   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"clock.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.global	SystemCoreClock
  19              		.section	.data.SystemCoreClock,"aw"
  20              		.align	2
  23              	SystemCoreClock:
  24 0000 00A3E111 		.word	300000000
  25              		.section	.itcm,"ax",%progbits
  26              		.align	1
  27              		.p2align 4,,15
  28              		.syntax unified
  29              		.thumb
  30              		.thumb_func
  32              	flash_ws_init:
  33              	.LFB396:
  34              		.file 1 "Modules/Platform/Clock/src/sr5e1/clock.c"
   1:Modules/Platform/Clock/src/sr5e1/clock.c **** /****************************************************************************
   2:Modules/Platform/Clock/src/sr5e1/clock.c ****  *
   3:Modules/Platform/Clock/src/sr5e1/clock.c ****  * Copyright (c) 2022 STMicroelectronics - All Rights Reserved
   4:Modules/Platform/Clock/src/sr5e1/clock.c ****  *
   5:Modules/Platform/Clock/src/sr5e1/clock.c ****  * License terms: STMicroelectronics Proprietary in accordance with licensing
   6:Modules/Platform/Clock/src/sr5e1/clock.c ****  * terms SLA0098 at www.st.com.
   7:Modules/Platform/Clock/src/sr5e1/clock.c ****  *
   8:Modules/Platform/Clock/src/sr5e1/clock.c ****  * THIS SOFTWARE IS DISTRIBUTED "AS IS," AND ALL WARRANTIES ARE DISCLAIMED,
   9:Modules/Platform/Clock/src/sr5e1/clock.c ****  * INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  10:Modules/Platform/Clock/src/sr5e1/clock.c ****  *
  11:Modules/Platform/Clock/src/sr5e1/clock.c ****  *****************************************************************************/
  12:Modules/Platform/Clock/src/sr5e1/clock.c **** /**
  13:Modules/Platform/Clock/src/sr5e1/clock.c ****  * @file    clock.c
  14:Modules/Platform/Clock/src/sr5e1/clock.c ****  * @brief   SR5E1 clock subsystem source file.
  15:Modules/Platform/Clock/src/sr5e1/clock.c ****  *
  16:Modules/Platform/Clock/src/sr5e1/clock.c ****  * @addtogroup PLATFORM
  17:Modules/Platform/Clock/src/sr5e1/clock.c ****  * @addtogroup CLOCK
  18:Modules/Platform/Clock/src/sr5e1/clock.c ****  * @ingroup PLATFORM
  19:Modules/Platform/Clock/src/sr5e1/clock.c ****  * @{
  20:Modules/Platform/Clock/src/sr5e1/clock.c ****  */
  21:Modules/Platform/Clock/src/sr5e1/clock.c **** 
  22:Modules/Platform/Clock/src/sr5e1/clock.c **** #include <clock.h>
  23:Modules/Platform/Clock/src/sr5e1/clock.c **** 
  24:Modules/Platform/Clock/src/sr5e1/clock.c **** /*===========================================================================*/
  25:Modules/Platform/Clock/src/sr5e1/clock.c **** /* Module local definitions.                                                 */
  26:Modules/Platform/Clock/src/sr5e1/clock.c **** /*===========================================================================*/
  27:Modules/Platform/Clock/src/sr5e1/clock.c **** 
  28:Modules/Platform/Clock/src/sr5e1/clock.c **** /*===========================================================================*/
  29:Modules/Platform/Clock/src/sr5e1/clock.c **** /* Module exported variables.                                                */
  30:Modules/Platform/Clock/src/sr5e1/clock.c **** /*===========================================================================*/
  31:Modules/Platform/Clock/src/sr5e1/clock.c **** 
  32:Modules/Platform/Clock/src/sr5e1/clock.c **** uint32_t SystemCoreClock = CLOCK_SYSCLKDIV;
  33:Modules/Platform/Clock/src/sr5e1/clock.c **** 
  34:Modules/Platform/Clock/src/sr5e1/clock.c **** /*===========================================================================*/
  35:Modules/Platform/Clock/src/sr5e1/clock.c **** /* Module local types.                                                       */
  36:Modules/Platform/Clock/src/sr5e1/clock.c **** /*===========================================================================*/
  37:Modules/Platform/Clock/src/sr5e1/clock.c **** 
  38:Modules/Platform/Clock/src/sr5e1/clock.c **** /*===========================================================================*/
  39:Modules/Platform/Clock/src/sr5e1/clock.c **** /* Module local variables.                                                   */
  40:Modules/Platform/Clock/src/sr5e1/clock.c **** /*===========================================================================*/
  41:Modules/Platform/Clock/src/sr5e1/clock.c **** 
  42:Modules/Platform/Clock/src/sr5e1/clock.c **** /*===========================================================================*/
  43:Modules/Platform/Clock/src/sr5e1/clock.c **** /* Module local functions.                                                   */
  44:Modules/Platform/Clock/src/sr5e1/clock.c **** /*===========================================================================*/
  45:Modules/Platform/Clock/src/sr5e1/clock.c **** 
  46:Modules/Platform/Clock/src/sr5e1/clock.c **** /**
  47:Modules/Platform/Clock/src/sr5e1/clock.c ****  * @brief   Initializes flash wait states
  48:Modules/Platform/Clock/src/sr5e1/clock.c ****  * @note    Since flash wait states cannot be updated while reading from flash,
  49:Modules/Platform/Clock/src/sr5e1/clock.c ****  *          the code for wait states updating is executed from ITCM.
  50:Modules/Platform/Clock/src/sr5e1/clock.c ****  *
  51:Modules/Platform/Clock/src/sr5e1/clock.c ****  * @notapi
  52:Modules/Platform/Clock/src/sr5e1/clock.c ****  */
  53:Modules/Platform/Clock/src/sr5e1/clock.c **** static void __attribute__((section(".itcm"))) flash_ws_init(void) {
  35              		.loc 1 53 67
  36              		.cfi_startproc
  37              		@ args = 0, pretend = 0, frame = 0
  38              		@ frame_needed = 0, uses_anonymous_args = 0
  39              		@ link register save eliminated.
  54:Modules/Platform/Clock/src/sr5e1/clock.c **** 
  55:Modules/Platform/Clock/src/sr5e1/clock.c ****     NVM_CTRL1->PFCR1 = CLOCK_NVMAPC_FIELD(0U)                   | 
  40              		.loc 1 55 14
  41 0000 044B     		ldr	r3, .L2
  42              		.loc 1 55 22
  43 0002 4FF40062 		mov	r2, #2048
  44 0006 1A60     		str	r2, [r3]
  56:Modules/Platform/Clock/src/sr5e1/clock.c ****                        CLOCK_NVMRWSC_FIELD(CLOCK_NVMRWSC_VALUE);
  57:Modules/Platform/Clock/src/sr5e1/clock.c ****     NVM_CTRL2->PFCR1 = CLOCK_NVMAPC_FIELD(0U)                   | 
  45              		.loc 1 57 14
  46 0008 034B     		ldr	r3, .L2+4
  47              		.loc 1 57 22
  48 000a 4FF40062 		mov	r2, #2048
  49 000e 1A60     		str	r2, [r3]
  58:Modules/Platform/Clock/src/sr5e1/clock.c ****                        CLOCK_NVMRWSC_FIELD(CLOCK_NVMRWSC_VALUE);
  59:Modules/Platform/Clock/src/sr5e1/clock.c **** }
  50              		.loc 1 59 1
  51 0010 00BF     		nop
  52 0012 7047     		bx	lr
  53              	.L3:
  54              		.align	2
  55              	.L2:
  56 0014 00180042 		.word	1107302400
  57 0018 001C0042 		.word	1107303424
  58              		.cfi_endproc
  59              	.LFE396:
  61              		.section	.text.clock_init,"ax",%progbits
  62              		.align	1
  63              		.p2align 4,,15
  64              		.global	clock_init
  65              		.syntax unified
  66              		.thumb
  67              		.thumb_func
  69              	clock_init:
  70              	.LFB397:
  60:Modules/Platform/Clock/src/sr5e1/clock.c **** 
  61:Modules/Platform/Clock/src/sr5e1/clock.c **** /*===========================================================================*/
  62:Modules/Platform/Clock/src/sr5e1/clock.c **** /* Module exported functions.                                                */
  63:Modules/Platform/Clock/src/sr5e1/clock.c **** /*===========================================================================*/
  64:Modules/Platform/Clock/src/sr5e1/clock.c **** 
  65:Modules/Platform/Clock/src/sr5e1/clock.c **** void clock_init(void) {
  71              		.loc 1 65 23
  72              		.cfi_startproc
  73              		@ args = 0, pretend = 0, frame = 48
  74              		@ frame_needed = 0, uses_anonymous_args = 0
  75 0000 00B5     		push	{lr}
  76              		.cfi_def_cfa_offset 4
  77              		.cfi_offset 14, -4
  78 0002 8DB0     		sub	sp, sp, #52
  79              		.cfi_def_cfa_offset 56
  80 0004 4FF0FF33 		mov	r3, #-1
  81 0008 0193     		str	r3, [sp, #4]
  82              	.LBB20:
  83              	.LBB21:
  84              		.file 2 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_demo\\modules\\platform\\clock\\include\\sr
   1:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /****************************************************************************
   2:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
   3:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * Copyright (c) 2022 STMicroelectronics - All Rights Reserved
   4:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
   5:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * License terms: STMicroelectronics Proprietary in accordance with licensing
   6:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * terms SLA0098 at www.st.com.
   7:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
   8:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * THIS SOFTWARE IS DISTRIBUTED "AS IS," AND ALL WARRANTIES ARE DISCLAIMED,
   9:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  10:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
  11:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *****************************************************************************/
  12:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
  13:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @file    clock.h
  14:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   SR5E1 clock subsystem header file.
  15:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
  16:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @addtogroup PLATFORM
  17:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @addtogroup CLOCK
  18:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @ingroup PLATFORM
  19:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @{
  20:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
  21:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
  22:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #ifndef _CLOCK_H_
  23:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define _CLOCK_H_
  24:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
  25:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #include <clock_cfg.h>
  26:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #include <platform.h>
  27:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #include <typedefs.h>
  28:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
  29:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
  30:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* Module constants.                                                         */
  31:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
  32:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
  33:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
  34:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @name    RCC CFGR register
  35:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @{
  36:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
  37:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SW_MASK               (3UL << 0U)
  38:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SW_IRCOSC             (4UL << 0U) /* Internal 16 MHz   */
  39:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SW_XOSC               (5UL << 0U) /* External 4-40 MHz */
  40:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SW_PLL0PHI            (6UL << 0U)
  41:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SW_PLL1PHI            (7UL << 0U)
  42:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
  43:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSPRE_MASK           (511UL << 8U)
  44:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSPRE_FIELD(n)       (((uint32_t)(n)) << 8U)
  45:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
  46:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_MASK           (15UL << 20U)
  47:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_NOCLOCK        (0UL << 20U)
  48:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_LSI            (8UL << 20U)
  49:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_IRCOSC         (9UL << 20U)
  50:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_XOSC           (10UL << 20U)
  51:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_PLL0PHI        (11UL << 20U)
  52:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_PLL1PHI        (12UL << 20U)
  53:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
  54:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOPRE_MASK           (63UL << 24U)
  55:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOPRE_FIELD(n)       (((uint32_t)(n)) << 24U)
  56:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
  57:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
  58:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
  59:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @name    RCC PLLCFGR register
  60:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @{
  61:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
  62:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0SRC_MASK          (3UL << 0U)
  63:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0SRC_NOCLOCK       (0UL << 0U)
  64:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0SRC_IRCOSC        (2UL << 0U)
  65:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0SRC_XOSC          (3UL << 0U)
  66:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
  67:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1SRC_MASK          (3UL << 8U)
  68:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1SRC_NOCLOCK       (0UL << 8U)
  69:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1SRC_PLL0PHI1      (2UL << 8U)
  70:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1SRC_XOSC          (3UL << 8U)
  71:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
  72:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
  73:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
  74:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @name    RCC CCIPR1 register
  75:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @{
  76:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
  77:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_MASK          (7UL << 0U)
  78:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_NOCLOCK       (0UL << 0U)
  79:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_IRCOSC        (4UL << 0U)
  80:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_XOSC          (5UL << 0U)
  81:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_PLL0PHI       (6UL << 0U)
  82:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_LSI           (7UL << 0U)
  83:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
  84:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSEL_MASK           (7UL << 4U)
  85:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSEL_NOCLOCK        (0UL << 4U)
  86:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSEL_IRCOSC         (4UL << 4U)
  87:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSEL_XOSC           (5UL << 4U)
  88:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSEL_PLL0PHI        (6UL << 4U)
  89:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
  90:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_MASK           (7UL << 8U)
  91:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_NOCLOCK        (0UL << 8U)
  92:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_IRCOSC         (4UL << 8U)
  93:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_XOSC           (5UL << 8U)
  94:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_PLL0PHI        (6UL << 8U)
  95:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_I2S_CKIN       (7UL << 8U)
  96:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
  97:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSEL_MASK         (7UL << 12U)
  98:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSEL_NOCLOCK      (0UL << 12U)
  99:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSEL_XOSC         (4UL << 12U)
 100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSEL_PLL0PHI      (5UL << 12U)
 101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSEL_MASK           (7UL << 16U)
 103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSEL_NOCLOCK        (0UL << 16U)
 104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSEL_XOSC           (4UL << 16U)
 105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSEL_PLL0PHI        (5UL << 16U)
 106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSEL_PLL1PHI        (6UL << 16U)
 107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSEL_MASK         (7UL << 20U)
 109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSEL_NOCLOCK      (0UL << 20U)
 110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSEL_XOSC         (4UL << 20U)
 111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSEL_PLL0PHI      (5UL << 20U)
 112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSEL_PLL1PHI      (6UL << 20U)
 113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
 116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @name    RCC CCIPR2 register
 117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
 119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTPRE_MASK          (31U << 0U)
 120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTPRE_FIELD(n)      (((uint32_t)(n)) << 0U)
 121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CPRE_MASK           (31U << 5U)
 123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CPRE_FIELD(n)       (((uint32_t)(n)) << 5U)
 124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPIPRE_MASK           (31U << 10U)
 126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPIPRE_FIELD(n)       (((uint32_t)(n)) << 10U)
 127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANPRE_MASK         (31U << 15U)
 129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANPRE_FIELD(n)     (((uint32_t)(n)) << 15U)
 130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCPRE_MASK           (63U << 20U)
 132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCPRE_FIELD(n)       (((uint32_t)(n)) << 20U)
 133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCPRE_MASK         (63U << 26U)
 135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCPRE_FIELD(n)     (((uint32_t)(n)) << 26U)
 136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
 139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @name    RCC LSCFGR register
 140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
 142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSEL_MASK           (3UL << 9U)
 143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSEL_NOCLOCK        (0UL << 9U)
 144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSEL_LSI            (2UL << 9U)  /* LSI after LSIPRE prescaler division */
 145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSEL_XOSC           (3UL << 9U)  /* XOSC divided by 32 */
 146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_LSIPRE_MASK           (31UL << 0U)
 148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_LSIPRE_FIELD(n)       (((uint32_t)(n)) << 0U)
 149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
 152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @name    PLLDIG PLL0DV register
 153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
 155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0MFD_MASK          (127UL << 0U)
 156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0MFD_FIELD(n)      (((uint32_t)(n)) << 0U)
 157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PREDIV_MASK       (7UL << 12U)
 159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PREDIV_FIELD(n)   (((uint32_t)(n)) << 12U)
 160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0RFDPHI_MASK       (63UL << 16U)
 162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0RFDPHI_FIELD(n)   (((uint32_t)(n)) << 16U)
 163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0RFDPHI1_MASK      (15UL << 27U)
 165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0RFDPHI1_FIELD(n)  (((uint32_t)(n)) << 27U)
 166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
 169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @name    PLLDIG PLL1DV register
 170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
 172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1MFD_MASK          (127UL << 0U)
 173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1MFD_FIELD(n)      (((uint32_t)(n)) << 0U)
 174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1RFDPHI_MASK       (63U << 16U)
 176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1RFDPHI_FIELD(n)   (((uint32_t)(n)) << 16U)
 177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
 180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @name    NVMPC PFCR1 register
 181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
 183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMCCBFEN_MASK        (1UL << 0U)
 185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMCCBFEN_FIELD(n)    (((uint32_t)(n)) << 0U)
 186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMDCBFEN_MASK        (1UL << 1U)
 188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMDCBFEN_FIELD(n)    ((n) << 1U)
 189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_MASK          (1FUL << 8U)
 191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_FIELD(n)      (((uint32_t)(n)) << 8U)
 192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMAPC_MASK           (7UL << 13U)
 194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMAPC_FIELD(n)       (((uint32_t)(n)) << 13U)
 195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
 198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @name    Internal oscillators
 199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
 201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_IRCOSCCLK             16000000UL
 202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_LSICLK                1000000UL
 203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* Module pre-compile time settings.                                         */
 207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* Derived constants and error checks.                                       */
 211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* Configuration file checks.*/
 214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(SR5E1xxx_CLOCKCONF)
 215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "SR5E1xxx_CLOCKCONF not defined in clock_cfg.h"
 216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SMP_MODE) || defined(__DOXYGEN__)
 219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SMP_MODE not defined in clock_cfg.h"
 220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_XOSC_ENABLED) || defined(__DOXYGEN__)
 223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_XOSC_ENABLED not defined in clock_cfg.h"
 224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_LSI_ENABLED) || defined(__DOXYGEN__)
 227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_LSI_ENABLED not defined in clock_cfg.h"
 228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_XOSCCLK)
 231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_XOSCCLK not defined in clock_cfg.h"
 232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_XOSC_BYPASS)
 235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_XOSC_BYPASS not defined in clock_cfg.h"
 236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL0SRC) || defined(__DOXYGEN__)
 239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL0SRC not defined in clock_cfg.h"
 240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL0MFD_VALUE) || defined(__DOXYGEN__)
 243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL0MFD_VALUE not defined in clock_cfg.h"
 244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL0PREDIV_VALUE) || defined(__DOXYGEN__)
 247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL0PREDIV_VALUE not defined in clock_cfg.h"
 248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL0RFDPHI_VALUE) || defined(__DOXYGEN__)
 251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL0RFDPHI_VALUE not defined in clock_cfg.h"
 252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL0RFDPHI1_VALUE) || defined(__DOXYGEN__)
 255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL0RFDPHI1_VALUE not defined in clock_cfg.h"
 256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL1SRC) || defined(__DOXYGEN__)
 259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL1SRC not defined in clock_cfg.h"
 260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL1MFD_VALUE) || defined(__DOXYGEN__)
 263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL1MFD_VALUE not defined in clock_cfg.h"
 264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL1RFDPHI_VALUE) || defined(__DOXYGEN__)
 267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL1RFDPHI_VALUE not defined in clock_cfg.h"
 268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SW) || defined(__DOXYGEN__)
 271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SW not defined in clock_cfg.h"
 272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SYSPRE_VALUE) || defined(__DOXYGEN__)
 275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SYSPRE_VALUE not defined in clock_cfg.h"
 276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_UARTSEL) || defined(__DOXYGEN__)
 279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_UARTSEL not defined in clock_cfg.h"
 280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_I2CSEL) || defined(__DOXYGEN__)
 283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_I2CSEL not defined in clock_cfg.h"
 284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SPISEL) || defined(__DOXYGEN__)
 287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SPISEL not defined in clock_cfg.h"
 288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_FDCANSEL) || defined(__DOXYGEN__)
 291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_FDCANSEL not defined in clock_cfg.h"
 292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_ADCSEL) || defined(__DOXYGEN__)
 295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_ADCSEL not defined in clock_cfg.h"
 296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SDADCSEL) || defined(__DOXYGEN__)
 299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SDADCSEL not defined in clock_cfg.h"
 300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_MCOSEL) || defined(__DOXYGEN__)
 303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_MCOSEL not defined in clock_cfg.h"
 304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_RTCSEL) || defined(__DOXYGEN__)
 307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_RTCSEL not defined in clock_cfg.h"
 308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_UARTPRE_VALUE) || defined(__DOXYGEN__)
 311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_UARTPRE_VALUE not defined in clock_cfg.h"
 312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_I2CPRE_VALUE) || defined(__DOXYGEN__)
 315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_I2CPRE_VALUE not defined in clock_cfg.h"
 316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SPIPRE_VALUE) || defined(__DOXYGEN__)
 319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SPIPRE_VALUE not defined in clock_cfg.h"
 320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_FDCANPRE_VALUE) || defined(__DOXYGEN__)
 323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_FDCANPRE_VALUE not defined in clock_cfg.h"
 324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_ADCPRE_VALUE) || defined(__DOXYGEN__)
 327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_ADCPRE_VALUE not defined in clock_cfg.h"
 328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SDADCPRE_VALUE) || defined(__DOXYGEN__)
 331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SDADCPRE_VALUE not defined in clock_cfg.h"
 332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_MCOPRE_VALUE) || defined(__DOXYGEN__)
 335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_MCOPRE_VALUE not defined in clock_cfg.h"
 336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_LSIPRE_VALUE) || defined(__DOXYGEN__)
 339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_LSIPRE_VALUE not defined in clock_cfg.h"
 340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* If SPISEL = I2S_CKIN, the value of I2S clock on the CKIN pin must be
 343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****    specified in the clock configuration file.*/
 344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SPISEL == CLOCK_SPISEL_I2S_CKIN)
 345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_I2S_CKIN) || defined(__DOXYGEN__)
 346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_I2S_CKIN not defined in clock_cfg.h"
 347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* Clock Limits */
 351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSCLK_MAX            300000000UL
 352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_XOSCCLK_MAX           40000000UL
 354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_XOSCCLK_BYP_MAX       100000000UL
 355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_XOSCCLK_MIN           4000000UL
 356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_XOSCCLK_BYP_MIN       4000000UL
 357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0IN_MAX            56000000UL
 359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0IN_MIN            8000000UL
 360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0VCO_MAX           1400000000UL
 361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0VCO_MIN           600000000UL
 362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI_MAX           700000000UL
 363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI_MIN           4762000UL
 364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI1_MAX          175000000UL
 365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI1_MIN          20000000UL
 366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1IN_MAX            87500000UL
 367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1IN_MIN            37500000UL
 368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1VCO_MAX           1400000000UL
 369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1VCO_MIN           600000000UL
 370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1PHI_MAX           700000000UL
 371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1PHI_MIN           4762000UL
 372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTCLK_MAX           100000000UL
 374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CCLK_MAX            100000000UL
 375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPICLK_MS_SPI1_4_MAX  50000000UL
 376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPICLK_MS_SPI2_3_MAX  37500000UL
 377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPICLK_SL_MAX         50000000UL
 378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2SCLK_MAX            100000000UL
 379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANCLK_MAX          80000000UL
 380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCCLK_MAX            37500000UL
 381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCCLK_MAX          16000000UL
 382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /*Checks on XOSC.*/
 384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_XOSC_ENABLED
 385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_XOSCCLK == 0U
 387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_XOSCCLK is zero in clock_cfg.h"
 388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else /* CLOCK_CFG_XOSCCLK != 0 */
 389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_XOSC_BYPASS
 390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_XOSCCLK < CLOCK_XOSCCLK_BYP_MIN) ||                          \
 392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_XOSCCLK > CLOCK_XOSCCLK_BYP_MAX)
 393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits  CLOCK_XOSCCLK value"
 394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else /* !CLOCK_CFG_XOSC_BYPASS */
 397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_XOSCCLK < CLOCK_XOSCCLK_MIN) ||                              \
 399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_XOSCCLK > CLOCK_XOSCCLK_MAX)
 400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits  CLOCK_XOSCCLK value"
 401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif /* !CLOCK_CFG_XOSC_BYPASS */
 404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif /* CLOCK_CFG_XOSCCLK != 0 */
 405:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 406:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else /* !CLOCK_CFG_XOSC_ENABLED */
 407:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 408:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SW == CLOCK_SW_XOSC
 409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_SW requires XOSC"
 410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 411:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL0PHI) &&                                   \
 413:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)
 414:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SW or CLOCK_CFG_PLL0SRC require XOSC"
 415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 416:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 417:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL1PHI) &&                                   \
 418:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC)
 419:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SW or CLOCK_CFG_PLL1SRC require XOSC"
 420:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 421:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 422:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL1PHI) &&                                   \
 423:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_PLL0PHI1) &&                        \
 424:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)
 425:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SW or CLOCK_CFG_PLL1SRC require XOSC"
 426:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 427:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 428:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_XOSC) ||                              \
 429:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL0PHI) &&                          \
 430:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)) ||                          \
 431:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL1PHI) &&                          \
 432:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC)) 
 433:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_MCOSEL requires XOSC"
 434:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 435:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 436:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_XOSC) ||                            \
 437:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_PLL0PHI) &&                        \
 438:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC))
 439:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_UARTSEL requires XOSC"
 440:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 441:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 442:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_XOSC) ||                              \
 443:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_PLL0PHI) &&                          \
 444:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC))
 445:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_I2CSEL requires XOSC"
 446:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 447:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 448:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SPISEL == CLOCK_SPISEL_XOSC) ||                              \
 449:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_SPISEL == CLOCK_SPISEL_PLL0PHI) &&                          \
 450:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC))
 451:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SPISEL requires XOSC"
 452:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 453:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 454:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_XOSC) ||                          \
 455:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_PLL0PHI) &&                      \
 456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC))
 457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_FDCANSEL requires XOSC"
 458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 459:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_XOSC) ||                              \
 461:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL0PHI) &&                          \
 462:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)) ||                          \
 463:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL1PHI) &&                          \
 464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC)) 
 465:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_ADCSEL requires XOSC"
 466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 467:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 468:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_XOSC) ||                          \
 469:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL0PHI) &&                      \
 470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)) ||                          \
 471:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL1PHI) &&                      \
 472:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC)) 
 473:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SDADCSEL requires XOSC"
 474:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 475:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 476:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_XOSCDIV
 477:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_RTCSEL requires XOSC"
 478:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 479:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 480:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif /* CLOCK_CFG_XOSC_ENABLED */
 481:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 482:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /*
 483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * LSI related checks.
 484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
 485:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !CLOCK_CFG_LSI_ENABLED
 486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 487:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_LSI
 488:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_UARTSEL requires LSI"
 489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 490:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 491:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_LSI
 492:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_MCOSEL requires LSI"
 493:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 494:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 495:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_LSI
 496:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_RTCSEL requires LSI"
 497:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 498:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 499:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif /* !CLOCK_CFG_LSI_ENABLED */
 500:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 501:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* PLL0 enable check.*/
 502:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL0PHI) ||                                   \
 503:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_PLL0PHI1) ||                        \
 504:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL0PHI) ||                           \
 505:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_PLL0PHI) ||                         \
 506:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_PLL0PHI) ||                           \
 507:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_SPISEL == CLOCK_SPISEL_PLL0PHI) ||                           \
 508:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_PLL0PHI) ||                       \
 509:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL0PHI) ||                           \
 510:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL0PHI)
 511:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ACTIVATE_PLL0         TRUE
 512:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 513:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ACTIVATE_PLL0         FALSE
 514:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 515:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 516:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* PLL0 fields.*/
 517:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL0MFD_VALUE >= 8U) && (CLOCK_CFG_PLL0MFD_VALUE <= 127U))
 518:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL0MFD_VALUE value in clock_cfg.h"
 519:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 520:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 521:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL0PREDIV_VALUE >= 0U) && (CLOCK_CFG_PLL0PREDIV_VALUE <= 7U))
 522:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL0PREDIV_VALUE value in clock_cfg.h"
 523:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 524:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 525:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL0RFDPHI_VALUE >= 1U) && (CLOCK_CFG_PLL0RFDPHI_VALUE <= 63U))
 526:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL0RFDPHI_VALUE value in clock_cfg.h"
 527:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 528:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 529:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL0RFDPHI1_VALUE >= 4U) && (CLOCK_CFG_PLL0RFDPHI1_VALUE <= 15U))
 530:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL0RFDPHI1_VALUE value in clock_cfg.h"
 531:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 532:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 533:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* PLL0 input clock.*/
 534:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC) || defined(__DOXYGEN__)
 535:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0IN                CLOCK_CFG_XOSCCLK
 536:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 537:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_IRCOSC
 538:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0IN                CLOCK_IRCOSCCLK
 539:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 540:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_NOCLOCK
 541:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0IN                0U
 542:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 543:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 544:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL0SRC value in clock_cfg.h"
 545:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 546:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 547:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_PLL0IN == 0U) && (CLOCK_ACTIVATE_PLL0 == TRUE)
 548:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "no PLL input clock"
 549:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 550:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 551:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_PLL0IN != 0U) && (CLOCK_ACTIVATE_PLL0 == TRUE)) &&              \
 552:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL0IN < CLOCK_PLL0IN_MIN) || (CLOCK_PLL0IN > CLOCK_PLL0IN_MAX))
 553:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL0IN value"
 554:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 555:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 556:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* PLL0 VCO clock.*/
 557:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_PLL0PREDIV_VALUE == 0U)
 558:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0VCO               0U
 559:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 560:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0VCO                                                       \
 561:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****   ((2U * CLOCK_CFG_PLL0MFD_VALUE * CLOCK_PLL0IN) / CLOCK_CFG_PLL0PREDIV_VALUE)
 562:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 563:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 564:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_PLL0VCO != 0U) && (CLOCK_ACTIVATE_PLL0 == TRUE) &&               \
 565:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL0VCO < CLOCK_PLL0VCO_MIN) || (CLOCK_PLL0VCO > CLOCK_PLL0VCO_MAX))
 566:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL0VCO value"
 567:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 568:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 569:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* PLL0 output clocks.*/
 570:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI                                                       \
 571:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****   ((CLOCK_PLL0VCO / CLOCK_CFG_PLL0RFDPHI_VALUE) / 2U)
 572:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 573:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_ACTIVATE_PLL0 == TRUE) &&                                        \
 574:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL0PHI < CLOCK_PLL0PHI_MIN) || (CLOCK_PLL0PHI > CLOCK_PLL0PHI_MAX))
 575:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL0PHI value"
 576:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 577:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 578:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI1                                                      \
 579:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****   ((CLOCK_PLL0VCO / CLOCK_CFG_PLL0RFDPHI1_VALUE) / 2U)
 580:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 581:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_ACTIVATE_PLL0 == TRUE) &&                                        \
 582:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL0PHI1 < CLOCK_PLL0PHI1_MIN) || (CLOCK_PLL0PHI1 > CLOCK_PLL0PHI1_MAX))
 583:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL0PHI1 value"
 584:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 585:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 586:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* PLL1 enable check.*/
 587:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL1PHI) ||                                   \
 588:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL1PHI) ||                           \
 589:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL1PHI) ||                           \
 590:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL1PHI)
 591:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ACTIVATE_PLL1         TRUE
 592:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 593:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ACTIVATE_PLL1         FALSE
 594:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 595:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 596:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* PLL1 fields.*/
 597:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL1MFD_VALUE >= 16U) && (CLOCK_CFG_PLL1MFD_VALUE <= 34U))
 598:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL1MFD_VALUE value in clock_cfg.h"
 599:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 600:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 601:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL1RFDPHI_VALUE >= 1U) && (CLOCK_CFG_PLL1RFDPHI_VALUE <= 63U))
 602:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL1RFDPHI_VALUE value in clock_cfg.h"
 603:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 604:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 605:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* PLL1 input clock.*/
 606:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_PLL0PHI1) || defined(__DOXYGEN__)
 607:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1IN                CLOCK_PLL0PHI1
 608:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 609:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC
 610:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1IN                CLOCK_CFG_XOSCCLK
 611:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 612:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_NOCLOCK
 613:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1IN                0U
 614:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 615:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 616:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL1SRC value in clock_cfg.h"
 617:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 618:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 619:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_PLL1IN == 0U && CLOCK_ACTIVATE_PLL1 == TRUE)
 620:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "no PLL input clock"
 621:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 622:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 623:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_PLL1IN != 0U) && (CLOCK_ACTIVATE_PLL1 == TRUE)) &&              \
 624:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL1IN < CLOCK_PLL1IN_MIN) || (CLOCK_PLL1IN > CLOCK_PLL1IN_MAX))
 625:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL1IN value"
 626:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 627:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 628:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* PLL1 VCO clock.*/
 629:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1VCO                                                       \
 630:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****   (CLOCK_PLL1IN * CLOCK_CFG_PLL1MFD_VALUE)
 631:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 632:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_ACTIVATE_PLL1 == TRUE) &&                                        \
 633:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL1VCO < CLOCK_PLL1VCO_MIN) || (CLOCK_PLL1VCO > CLOCK_PLL1VCO_MAX))
 634:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL1VCO value"
 635:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 636:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 637:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* PLL1 output clock.*/
 638:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1PHI                                                       \
 639:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****   ((CLOCK_PLL1VCO / CLOCK_CFG_PLL1RFDPHI_VALUE) / 2U)
 640:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 641:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_ACTIVATE_PLL1 == TRUE) &&                                        \
 642:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL1PHI < CLOCK_PLL1PHI_MIN) || (CLOCK_PLL1PHI > CLOCK_PLL1PHI_MAX))
 643:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL1PHI value"
 644:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 645:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 646:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* SYSCLK source.*/
 647:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_IRCOSC) || defined(__DOXYGEN__)
 648:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSCLK                CLOCK_IRCOSCCLK
 649:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 650:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_CFG_SW == CLOCK_SW_XOSC)
 651:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSCLK                CLOCK_CFG_XOSCCLK
 652:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 653:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_CFG_SW == CLOCK_SW_PLL0PHI)
 654:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSCLK                CLOCK_PLL0PHI
 655:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 656:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_CFG_SW == CLOCK_SW_PLL1PHI)
 657:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSCLK                CLOCK_PLL1PHI
 658:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 659:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 660:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SW value in clock_cfg.h"
 661:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 662:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 663:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* SYSCLK check.*/
 664:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_SYSCLK > CLOCK_SYSCLK_MAX
 665:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_SYSCLK value"
 666:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 667:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 668:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* SYSCLKDIV source.*/
 669:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_CFG_SYSPRE_VALUE >= 0U) && (CLOCK_CFG_SYSPRE_VALUE <= 511U))
 670:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define  CLOCK_SYSCLKDIV             (CLOCK_SYSCLK / (CLOCK_CFG_SYSPRE_VALUE + 1U))
 671:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 672:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SYSPRE_VALUE value in clock_cfg.h"
 673:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 674:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 675:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* APB1 frequency.*/
 676:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PCLK1                 (CLOCK_SYSCLKDIV / 4U)
 677:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 678:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* APB2 frequency.*/
 679:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PCLK2                 (CLOCK_SYSCLKDIV / 2U)
 680:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 681:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
 682:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   TIM clock.
 683:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
 684:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK1               (CLOCK_PCLK2 * 2U)
 685:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK2               (CLOCK_PCLK1 * 2U)
 686:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK3               (CLOCK_PCLK1 * 2U)
 687:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK4               (CLOCK_PCLK2 * 2U)
 688:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK5               (CLOCK_PCLK2 * 2U)
 689:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK6               (CLOCK_PCLK1 * 2U)
 690:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK7               (CLOCK_PCLK1 * 2U)
 691:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK8               (CLOCK_PCLK2 * 2U)
 692:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK15              (CLOCK_PCLK2 * 2U)
 693:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK16              (CLOCK_PCLK2 * 2U)
 694:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMTSCLK              (CLOCK_PCLK1 * 2U)
 695:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 696:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
 697:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   MCO divider clock frequency.
 698:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
 699:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_NOCLOCK) || defined(__DOXYGEN__)
 700:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             0U
 701:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 702:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_LSI
 703:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             CLOCK_LSICLK
 704:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 705:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_IRCOSC
 706:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             CLOCK_IRCOSCCLK
 707:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 708:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_XOSC
 709:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             CLOCK_CFG_XOSCCLK
 710:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 711:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL0PHI
 712:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             CLOCK_PLL0PHI
 713:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 714:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL1PHI
 715:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             CLOCK_PLL1PHI
 716:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 717:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 718:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_MCOSEL value in clock_cfg.h"
 719:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 720:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 721:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
 722:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   MCO output pin clock frequency.
 723:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
 724:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_MCOPRE_VALUE == 0U)
 725:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOCLK                CLOCK_MCODIVCLK
 726:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif ((CLOCK_CFG_MCOPRE_VALUE > 0U) && (CLOCK_CFG_MCOPRE_VALUE <= 63U))
 727:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOCLK                (CLOCK_MCODIVCLK / (2U * CLOCK_CFG_MCOPRE_VALUE))
 728:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 729:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_MCOPRE_VALUE value in clock_cfg.h"
 730:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 731:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 732:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
 733:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   RTC clock.
 734:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
 735:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_LSIPRE_VALUE == 0U)
 736:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_LSIDIVCLK             CLOCK_LSICLK
 737:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif ((CLOCK_CFG_LSIPRE_VALUE > 0U) && (CLOCK_CFG_LSIPRE_VALUE <= 31U))
 738:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_LSIDIVCLK             (CLOCK_LSICLK / (2U * CLOCK_CFG_LSIPRE_VALUE))
 739:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 740:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_LSIPRE_VALUE value in clock_cfg.h"
 741:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 742:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 743:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_NOCLOCK) || defined(__DOXYGEN__)
 744:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSELCLK             0U
 745:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 746:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_LSI
 747:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSELCLK             CLOCK_LSIDIVCLK
 748:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 749:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_XOSC
 750:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSELCLK             CLOCK_CFG_XOSCCLK
 751:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 752:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 753:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_RTCSEL value in clock_cfg.h"
 754:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 755:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 756:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
 757:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   UART clock.
 758:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
 759:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_NOCLOCK) || defined(__DOXYGEN__)
 760:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSELCLK            0U
 761:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 762:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_IRCOSC
 763:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSELCLK            CLOCK_IRCOSCCLK
 764:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 765:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_XOSC
 766:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSELCLK            CLOCK_CFG_XOSCCLK
 767:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 768:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_PLL0PHI
 769:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSELCLK            CLOCK_PLL0PHI
 770:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 771:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_LSI
 772:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSELCLK            CLOCK_LSICLK
 773:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 774:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 775:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_UARTSEL value in clock_cfg.h"
 776:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 777:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 778:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_CFG_UARTPRE_VALUE >= 0U) && (CLOCK_CFG_UARTPRE_VALUE <= 31U))
 779:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTCLK               (CLOCK_UARTSELCLK / (CLOCK_CFG_UARTPRE_VALUE + 1U))
 780:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 781:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_UARTPRE_VALUE value in clock_cfg.h"
 782:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 783:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 784:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_UARTCLK > CLOCK_UARTCLK_MAX
 785:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_UARTCLK value"
 786:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 787:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 788:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UART1CLK              CLOCK_UARTCLK
 789:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UART2CLK              CLOCK_UARTCLK
 790:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UART3CLK              CLOCK_UARTCLK
 791:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 792:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
 793:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   I2C clock.
 794:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
 795:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_NOCLOCK) || defined(__DOXYGEN__)
 796:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSELCLK             0U
 797:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 798:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_IRCOSC
 799:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSELCLK             CLOCK_IRCOSCCLK
 800:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 801:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_XOSC
 802:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSELCLK             CLOCK_CFG_XOSCCLK
 803:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 804:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_PLL0PHI
 805:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSELCLK             CLOCK_PLL0PHI
 806:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 807:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 808:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_I2CSEL value in clock_cfg.h"
 809:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 810:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 811:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_CFG_I2CPRE_VALUE >= 0U) && (CLOCK_CFG_I2CPRE_VALUE <= 31U))
 812:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CCLK                (CLOCK_I2CSELCLK / (CLOCK_CFG_I2CPRE_VALUE + 1U))
 813:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 814:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_I2CPRE_VALUE value in clock_cfg.h"
 815:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 816:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 817:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_I2CCLK > CLOCK_I2CCLK_MAX
 818:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_I2CCLK value"
 819:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 820:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 821:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
 822:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   SPI/I2S clock.
 823:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
 824:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SPISEL == CLOCK_SPISEL_NOCLOCK) || defined(__DOXYGEN__)
 825:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISELCLK             0U
 826:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 827:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SPISEL == CLOCK_SPISEL_IRCOSC
 828:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISELCLK             CLOCK_IRCOSCCLK
 829:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 830:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SPISEL == CLOCK_SPISEL_XOSC
 831:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISELCLK             CLOCK_CFG_XOSCCLK
 832:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 833:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SPISEL == CLOCK_SPISEL_PLL0PHI
 834:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISELCLK             CLOCK_PLL0PHI
 835:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 836:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SPISEL == CLOCK_SPISEL_I2S_CKIN
 837:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISELCLK             CLOCK_CFG_I2S_CKIN
 838:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 839:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 840:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SPISEL value in clock_cfg.h"
 841:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 842:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 843:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_CFG_SPIPRE_VALUE >= 0U) && (CLOCK_CFG_SPIPRE_VALUE <= 31U))
 844:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPICLK                (CLOCK_SPISELCLK / (CLOCK_CFG_SPIPRE_VALUE + 1U))
 845:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 846:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SPIPRE_VALUE value in clock_cfg.h"
 847:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 848:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 849:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPI1CLK               CLOCK_PCLK2
 850:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPI2CLK               CLOCK_PCLK1
 851:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPI3CLK               CLOCK_PCLK1
 852:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPI4CLK               CLOCK_PCLK2
 853:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2S2CLK               CLOCK_SPICLK
 854:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2S3CLK               CLOCK_SPICLK
 855:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 856:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
 857:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   FDCAN clock.
 858:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
 859:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_NOCLOCK) || defined(__DOXYGEN__)
 860:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSELCLK           0U
 861:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 862:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_XOSC
 863:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSELCLK           CLOCK_CFG_XOSCCLK
 864:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 865:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_PLL0PHI
 866:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSELCLK           CLOCK_PLL0PHI
 867:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 868:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 869:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_FDCANSEL value in clock_cfg.h"
 870:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 871:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 872:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_CFG_FDCANPRE_VALUE >= 0U) && (CLOCK_CFG_FDCANPRE_VALUE <= 31U))
 873:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANCLK              (CLOCK_FDCANSELCLK / (CLOCK_CFG_FDCANPRE_VALUE + 1U))
 874:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 875:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_FDCANPRE_VALUE value in clock_cfg.h"
 876:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 877:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 878:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_FDCANCLK > CLOCK_FDCANCLK_MAX
 879:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_FDCANCLK value"
 880:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 881:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 882:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
 883:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   ADC clock.
 884:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
 885:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_NOCLOCK) || defined(__DOXYGEN__)
 886:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSELCLK             0U
 887:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 888:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_XOSC
 889:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSELCLK             CLOCK_CFG_XOSCCLK
 890:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 891:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL0PHI
 892:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSELCLK             CLOCK_PLL0PHI
 893:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 894:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL1PHI
 895:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSELCLK             CLOCK_PLL1PHI
 896:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 897:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 898:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_ADCSEL value in clock_cfg.h"
 899:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 900:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* The range of values of ADCPRE must be verified */
 901:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_ADCPRE_VALUE == 0U)
 902:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCCLK                CLOCK_ADCSELCLK
 903:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif ((CLOCK_CFG_ADCPRE_VALUE > 0U) && (CLOCK_CFG_ADCPRE_VALUE <= 63U))
 904:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCCLK                (CLOCK_ADCSELCLK / (2U * CLOCK_CFG_ADCPRE_VALUE))
 905:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 906:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_ADCPRE_VALUE value in clock_cfg.h"
 907:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 908:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 909:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADC12CLK              CLOCK_ADCCLK
 910:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADC345CLK             CLOCK_ADCCLK
 911:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 912:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
 913:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   SDADC clock.
 914:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
 915:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_NOCLOCK) || defined(__DOXYGEN__)
 916:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSELCLK           0U
 917:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 918:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_XOSC
 919:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSELCLK           CLOCK_CFG_XOSCCLK
 920:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 921:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL0PHI
 922:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSELCLK           CLOCK_PLL0PHI
 923:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 924:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL1PHI
 925:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSELCLK           CLOCK_PLL1PHI
 926:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 927:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 928:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SDADCSEL value in clock_cfg.h"
 929:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 930:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* The range of values of SDADCPRE must be verified */
 931:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SDADCPRE_VALUE == 0U)
 932:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCCLK              CLOCK_SDADCSELCLK
 933:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif ((CLOCK_CFG_SDADCPRE_VALUE > 0U) && (CLOCK_CFG_SDADCPRE_VALUE <= 63U))
 934:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCCLK              (CLOCK_SDADCSELCLK / (2U * CLOCK_CFG_SDADCPRE_VALUE))
 935:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 936:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SDADCPRE_VALUE value in clock_cfg.h"
 937:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 938:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 939:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_SDADCCLK > CLOCK_SDADCCLK_MAX
 940:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_SDADCCLK value"
 941:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 942:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 943:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* Flash wait state (APC = 0) settings.*/
 944:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_SYSCLKDIV <= 136000000UL) || defined(__DOXYGEN__)
 945:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         3U /* 0 < core frequency < 136MHz  */
 946:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 947:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_SYSCLKDIV <= 170000000UL)
 948:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         4U /* 136MHz < core_freq <= 170MHz */
 949:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 950:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_SYSCLKDIV <= 204000000UL)
 951:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         5U /* 170MHz < core_freq <= 204MHz */
 952:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 953:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_SYSCLKDIV <= 238000000UL)
 954:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         6U /* 204MHz < core_freq <= 238MHz */
 955:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 956:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_SYSCLKDIV <= 273000000UL)
 957:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         7U /* 238MHz < core_freq <= 273MHz */
 958:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 959:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #else
 960:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         8U /* 273MHz < core_freq <= 307MHz */
 961:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 962:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 963:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 964:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 965:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* Module data structures and types.                                         */
 966:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 967:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 968:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 969:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* Module macros.                                                            */
 970:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 971:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 972:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 973:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* External declarations.                                                    */
 974:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 975:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 976:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
 977:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   CMSIS system core clock variable.
 978:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
 979:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** extern uint32_t SystemCoreClock;
 980:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 981:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #ifdef __cplusplus
 982:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** extern "C" {
 983:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 984:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 985:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
 986:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Initializes clock
 987:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
 988:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
 989:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
 990:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** void clock_init(void);
 991:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 992:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #ifdef __cplusplus
 993:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
 994:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 995:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
 996:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 997:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /* Module inline functions.                                                  */
 998:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 999:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1000:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1001:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables AHB1 peripherals clock [Low Word]
1002:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1003:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1004:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1005:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1006:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB1LENR after the update
1007:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1008:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1009:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1010:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_AHB1L(bool smode, uint32_t m) {
1011:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1012:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1LENR |= m;
1013:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1014:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB1LSMENR |= m;
1015:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1016:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB1LSMENR |= m;
1017:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
1018:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     }
1019:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     else {
1020:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB1LSMENR &= ~m;
1021:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1022:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB1LSMENR &= ~m;
1023:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
1024:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     }
1025:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1026:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB1LENR;
1027:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
1028:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1029:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1030:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables AHB1 peripherals clock [Low Word]
1031:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1032:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1033:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB1LENR after the update
1034:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1035:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1036:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1037:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_AHB1L(uint32_t m) {
1038:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1039:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1LENR &= ~m;
1040:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB1LSMENR &= ~m;
1041:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1042:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_AHB1LSMENR &= ~m;
1043:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
1044:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1045:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB1LENR;
1046:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
1047:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1048:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1049:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if AHB1 peripheral clock [Low Word] is enabled
1050:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1051:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1052:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1053:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1054:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1055:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_AHB1L(uint32_t m) {
1056:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1057:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->AHB1LENR & m) == m) ? true : false);
1058:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
1059:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1060:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1061:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets AHB1 peripherals [Low Word]
1062:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1063:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1064:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1065:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1066:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1067:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_AHB1L(uint32_t m) {
1068:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1069:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1LRSTR |= m;
  85              		.loc 2 1069 20
  86 000a 4FF08843 		mov	r3, #1140850688
  87 000e 1A6D     		ldr	r2, [r3, #80]
  88 0010 4FF08841 		mov	r1, #1140850688
  89 0014 019B     		ldr	r3, [sp, #4]
  90 0016 1343     		orrs	r3, r3, r2
  91 0018 0B65     		str	r3, [r1, #80]
1070:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1LRSTR &= ~m;
  92              		.loc 2 1070 20
  93 001a 4FF08843 		mov	r3, #1140850688
  94 001e 1A6D     		ldr	r2, [r3, #80]
  95              		.loc 2 1070 23
  96 0020 019B     		ldr	r3, [sp, #4]
  97 0022 DB43     		mvns	r3, r3
  98              		.loc 2 1070 20
  99 0024 4FF08841 		mov	r1, #1140850688
 100 0028 1340     		ands	r3, r3, r2
 101 002a 0B65     		str	r3, [r1, #80]
1071:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->AHB1LRSTR;
 102              		.loc 2 1071 14
 103 002c 4FF08843 		mov	r3, #1140850688
 104              		.loc 2 1071 5
 105 0030 1B6D     		ldr	r3, [r3, #80]
1072:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
 106              		.loc 2 1072 1
 107 0032 00BF     		nop
 108 0034 4FF0FF33 		mov	r3, #-1
 109 0038 0293     		str	r3, [sp, #8]
 110              	.LBE21:
 111              	.LBE20:
 112              	.LBB22:
 113              	.LBB23:
1073:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1074:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1075:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables AHB1 peripherals clock [High Word]
1076:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1077:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1078:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1079:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1080:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB1HENR after the update
1081:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1082:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1083:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1084:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_AHB1H(bool smode, uint32_t m) {
1085:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1086:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1HENR |= m;
1087:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1088:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB1HSMENR |= m;
1089:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1090:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB1HSMENR |= m;
1091:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
1092:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     }
1093:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     else {
1094:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB1HSMENR &= ~m;
1095:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1096:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB1HSMENR &= ~m;
1097:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
1098:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     }
1099:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB1HENR;
1101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
1102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables AHB1 peripherals clock [High Word]
1105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB1HENR after the update
1108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_AHB1H(uint32_t m) {
1112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1HENR &= ~m;
1114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB1HSMENR &= ~m;
1115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_AHB1HSMENR &= ~m;
1117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
1118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB1HENR;
1120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
1121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if AHB1 peripheral clock [High Word] is enabled
1124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_AHB1H(uint32_t m) {
1130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->AHB1HENR & m) == m) ? true : false);
1132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
1133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets AHB1 peripherals [High Word]
1136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_AHB1H(uint32_t m) {
1142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1HRSTR |= m;
 114              		.loc 2 1143 20
 115 003a 4FF08843 		mov	r3, #1140850688
 116 003e 5A6D     		ldr	r2, [r3, #84]
 117 0040 4FF08841 		mov	r1, #1140850688
 118 0044 029B     		ldr	r3, [sp, #8]
 119 0046 1343     		orrs	r3, r3, r2
 120 0048 4B65     		str	r3, [r1, #84]
1144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1HRSTR &= ~m;
 121              		.loc 2 1144 20
 122 004a 4FF08843 		mov	r3, #1140850688
 123 004e 5A6D     		ldr	r2, [r3, #84]
 124              		.loc 2 1144 23
 125 0050 029B     		ldr	r3, [sp, #8]
 126 0052 DB43     		mvns	r3, r3
 127              		.loc 2 1144 20
 128 0054 4FF08841 		mov	r1, #1140850688
 129 0058 1340     		ands	r3, r3, r2
 130 005a 4B65     		str	r3, [r1, #84]
1145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->AHB1HRSTR;
 131              		.loc 2 1145 14
 132 005c 4FF08843 		mov	r3, #1140850688
 133              		.loc 2 1145 5
 134 0060 5B6D     		ldr	r3, [r3, #84]
1146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
 135              		.loc 2 1146 1
 136 0062 00BF     		nop
 137 0064 B94B     		ldr	r3, .L16
 138 0066 0393     		str	r3, [sp, #12]
 139              	.LBE23:
 140              	.LBE22:
 141              	.LBB24:
 142              	.LBB25:
1147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables AHB2 peripherals clock [Low Word]
1150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB2LENR after the update
1155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_AHB2L(bool smode, uint32_t m) {
1159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2LENR |= m;
1161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB2LSMENR |= m;
1163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB2LSMENR |= m;
1165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
1166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     }
1167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     else {
1168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB2LSMENR &= ~m;
1169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB2LSMENR &= ~m;
1171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
1172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     }
1173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB2LENR;
1175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
1176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables AHB2 peripherals clock [Low Word]
1179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB2LENR after the update
1182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_AHB2L(uint32_t m) {
1186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2LENR &= ~m;
1188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB2LSMENR &= ~m;
1189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_AHB2LSMENR &= ~m;
1191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
1192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB2LENR;
1194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
1195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if AHB2 peripheral clock [Low Word] is enabled
1198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_AHB2L(uint32_t m) {
1204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->AHB2LENR & m) == m) ? true : false);
1206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
1207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets AHB2 peripherals [Low Word]
1210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_AHB2L(uint32_t m) {
1216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2LRSTR |= m;
 143              		.loc 2 1217 20
 144 0068 4FF08843 		mov	r3, #1140850688
 145 006c 9A6D     		ldr	r2, [r3, #88]
 146 006e 4FF08841 		mov	r1, #1140850688
 147 0072 039B     		ldr	r3, [sp, #12]
 148 0074 1343     		orrs	r3, r3, r2
 149 0076 8B65     		str	r3, [r1, #88]
1218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2LRSTR &= ~m;
 150              		.loc 2 1218 20
 151 0078 4FF08843 		mov	r3, #1140850688
 152 007c 9A6D     		ldr	r2, [r3, #88]
 153              		.loc 2 1218 23
 154 007e 039B     		ldr	r3, [sp, #12]
 155 0080 DB43     		mvns	r3, r3
 156              		.loc 2 1218 20
 157 0082 4FF08841 		mov	r1, #1140850688
 158 0086 1340     		ands	r3, r3, r2
 159 0088 8B65     		str	r3, [r1, #88]
1219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->AHB2LRSTR;
 160              		.loc 2 1219 14
 161 008a 4FF08843 		mov	r3, #1140850688
 162              		.loc 2 1219 5
 163 008e 9B6D     		ldr	r3, [r3, #88]
1220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
 164              		.loc 2 1220 1
 165 0090 00BF     		nop
 166 0092 4FF0FF33 		mov	r3, #-1
 167 0096 0493     		str	r3, [sp, #16]
 168              	.LBE25:
 169              	.LBE24:
 170              	.LBB26:
 171              	.LBB27:
1221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables AHB2 peripherals clock [High Word]
1224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB2HENR after the update
1229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_AHB2H(bool smode, uint32_t m) {
1233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2HENR |= m;
1235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB2HSMENR |= m;
1237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB2HSMENR |= m;
1239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
1240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     }
1241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     else {
1242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB2HSMENR &= ~m;
1243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB2HSMENR &= ~m;
1245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
1246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     }
1247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB2HENR;
1249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
1250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables AHB2 peripherals clock [High Word]
1253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB2HENR after the update
1256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_AHB2H(uint32_t m) {
1260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2HENR &= ~m;
1262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB2HSMENR &= ~m;
1263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_AHB2HSMENR &= ~m;
1265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
1266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB2HENR;
1268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
1269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if AHB2 peripheral clock [High Word] is enabled
1272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_AHB2H(uint32_t m) {
1278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->AHB2HENR & m) == m) ? true : false);
1280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
1281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets AHB2 peripherals [High Word]
1284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_AHB2H(uint32_t m) {
1290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2HRSTR |= m;
 172              		.loc 2 1291 20
 173 0098 4FF08843 		mov	r3, #1140850688
 174 009c DA6D     		ldr	r2, [r3, #92]
 175 009e 4FF08841 		mov	r1, #1140850688
 176 00a2 049B     		ldr	r3, [sp, #16]
 177 00a4 1343     		orrs	r3, r3, r2
 178 00a6 CB65     		str	r3, [r1, #92]
1292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2HRSTR &= ~m;
 179              		.loc 2 1292 20
 180 00a8 4FF08843 		mov	r3, #1140850688
 181 00ac DA6D     		ldr	r2, [r3, #92]
 182              		.loc 2 1292 23
 183 00ae 049B     		ldr	r3, [sp, #16]
 184 00b0 DB43     		mvns	r3, r3
 185              		.loc 2 1292 20
 186 00b2 4FF08841 		mov	r1, #1140850688
 187 00b6 1340     		ands	r3, r3, r2
 188 00b8 CB65     		str	r3, [r1, #92]
1293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->AHB2HRSTR;
 189              		.loc 2 1293 14
 190 00ba 4FF08843 		mov	r3, #1140850688
 191              		.loc 2 1293 5
 192 00be DB6D     		ldr	r3, [r3, #92]
1294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
 193              		.loc 2 1294 1
 194 00c0 00BF     		nop
 195 00c2 4FF0FF33 		mov	r3, #-1
 196 00c6 0593     		str	r3, [sp, #20]
 197              	.LBE27:
 198              	.LBE26:
 199              	.LBB28:
 200              	.LBB29:
1295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables APB1 peripherals clock [Low Word]
1298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB1LENR after the update
1303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_APB1L(bool smode, uint32_t m) {
1307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB1LENR |= m;
1309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB1LSMENR |= m;
1311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB1LSMENR |= m;
1313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
1314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     }
1315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     else {
1316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB1LSMENR &= ~m;
1317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB1LSMENR &= ~m;
1319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
1320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     }
1321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB1LENR;
1323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
1324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables APB1 peripherals clock [Low Word]
1327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB1LENR after the update
1330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_APB1L(uint32_t m) {
1334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB1LENR &= ~m;
1336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB1LSMENR &= ~m;
1337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_APB1LSMENR &= ~m;
1339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
1340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB1LENR;
1342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
1343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if APB1 peripheral clock [Low Word] is enabled
1346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_APB1L(uint32_t m) {
1352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->APB1LENR & m) == m) ? true : false);
1354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
1355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets APB1 peripherals [Low Word]
1358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_APB1L(uint32_t m) {
1364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB1LRSTR |= m;
 201              		.loc 2 1365 20
 202 00c8 4FF08843 		mov	r3, #1140850688
 203 00cc 1A6E     		ldr	r2, [r3, #96]
 204 00ce 4FF08841 		mov	r1, #1140850688
 205 00d2 059B     		ldr	r3, [sp, #20]
 206 00d4 1343     		orrs	r3, r3, r2
 207 00d6 0B66     		str	r3, [r1, #96]
1366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB1LRSTR &= ~m;
 208              		.loc 2 1366 20
 209 00d8 4FF08843 		mov	r3, #1140850688
 210 00dc 1A6E     		ldr	r2, [r3, #96]
 211              		.loc 2 1366 23
 212 00de 059B     		ldr	r3, [sp, #20]
 213 00e0 DB43     		mvns	r3, r3
 214              		.loc 2 1366 20
 215 00e2 4FF08841 		mov	r1, #1140850688
 216 00e6 1340     		ands	r3, r3, r2
 217 00e8 0B66     		str	r3, [r1, #96]
1367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->APB1LRSTR;
 218              		.loc 2 1367 14
 219 00ea 4FF08843 		mov	r3, #1140850688
 220              		.loc 2 1367 5
 221 00ee 1B6E     		ldr	r3, [r3, #96]
1368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
 222              		.loc 2 1368 1
 223 00f0 00BF     		nop
 224 00f2 4FF0FF33 		mov	r3, #-1
 225 00f6 0693     		str	r3, [sp, #24]
 226              	.LBE29:
 227              	.LBE28:
 228              	.LBB30:
 229              	.LBB31:
1369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables APB2 peripherals clock [Low Word]
1372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB2LENR after the update
1377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_APB2L(bool smode, uint32_t m) {
1381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2LENR |= m;
1383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB2LSMENR |= m;
1385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB2LSMENR |= m;
1387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
1388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     }
1389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     else {
1390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB2LSMENR &= ~m;
1391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB2LSMENR &= ~m;
1393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
1394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     }
1395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB2LENR;
1397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
1398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables APB2 peripherals clock [Low Word]
1401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB2LENR after the update
1404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1405:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1406:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1407:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_APB2L(uint32_t m) {
1408:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2LENR &= ~m;
1410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2LSMENR &= ~m;
1411:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_APB2LSMENR &= ~m;
1413:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
1414:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB2LENR;
1416:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
1417:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1418:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1419:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if APB2 peripheral clock [Low Word] is enabled
1420:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1421:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1422:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1423:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1424:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1425:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_APB2L(uint32_t m) {
1426:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1427:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->APB2LENR & m) == m) ? true : false);
1428:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
1429:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1430:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1431:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets APB2 peripherals [Low Word]
1432:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1433:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1434:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1435:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1436:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1437:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_APB2L(uint32_t m) {
1438:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1439:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2LRSTR |= m;
 230              		.loc 2 1439 20
 231 00f8 4FF08843 		mov	r3, #1140850688
 232 00fc 9A6E     		ldr	r2, [r3, #104]
 233 00fe 4FF08841 		mov	r1, #1140850688
 234 0102 069B     		ldr	r3, [sp, #24]
 235 0104 1343     		orrs	r3, r3, r2
 236 0106 8B66     		str	r3, [r1, #104]
1440:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2LRSTR &= ~m;
 237              		.loc 2 1440 20
 238 0108 4FF08843 		mov	r3, #1140850688
 239 010c 9A6E     		ldr	r2, [r3, #104]
 240              		.loc 2 1440 23
 241 010e 069B     		ldr	r3, [sp, #24]
 242 0110 DB43     		mvns	r3, r3
 243              		.loc 2 1440 20
 244 0112 4FF08841 		mov	r1, #1140850688
 245 0116 1340     		ands	r3, r3, r2
 246 0118 8B66     		str	r3, [r1, #104]
1441:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->APB2LRSTR;
 247              		.loc 2 1441 14
 248 011a 4FF08843 		mov	r3, #1140850688
 249              		.loc 2 1441 5
 250 011e 9B6E     		ldr	r3, [r3, #104]
1442:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
 251              		.loc 2 1442 1
 252 0120 00BF     		nop
 253 0122 4FF0FF33 		mov	r3, #-1
 254 0126 0793     		str	r3, [sp, #28]
 255              	.LBE31:
 256              	.LBE30:
 257              	.LBB32:
 258              	.LBB33:
1443:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1444:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1445:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables APB2 peripherals clock [High Word]
1446:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1447:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1448:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1449:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1450:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB2HENR after the update
1451:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1452:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1453:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1454:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_APB2H(bool smode, uint32_t m) {
1455:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2HENR |= m;
1457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB2HSMENR |= m;
1459:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB2HSMENR |= m;
1461:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
1462:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     }
1463:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     else {
1464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB2HSMENR &= ~m;
1465:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB2HSMENR &= ~m;
1467:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
1468:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     }
1469:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB2HENR;
1471:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
1472:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1473:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1474:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables APB2 peripherals clock [High Word]
1475:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1476:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1477:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB2HENR after the update
1478:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1479:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1480:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1481:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_APB2H(uint32_t m) {
1482:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2HENR &= ~m;
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2HSMENR &= ~m;
1485:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_APB2HSMENR &= ~m;
1487:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
1488:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB2HENR;
1490:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
1491:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1492:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1493:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if APB2 peripheral clock [High Word] is enabled
1494:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1495:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1496:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1497:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1498:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1499:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_APB2H(uint32_t m) {
1500:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1501:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->APB2HENR & m) == m) ? true : false);
1502:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
1503:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1504:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** /**
1505:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets APB2 peripherals [High Word]
1506:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1507:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1508:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  *
1509:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1510:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****  */
1511:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_APB2H(uint32_t m) {
1512:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** 
1513:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2HRSTR |= m;
 259              		.loc 2 1513 20
 260 0128 4FF08843 		mov	r3, #1140850688
 261 012c DA6E     		ldr	r2, [r3, #108]
 262 012e 4FF08841 		mov	r1, #1140850688
 263 0132 079B     		ldr	r3, [sp, #28]
 264 0134 1343     		orrs	r3, r3, r2
 265 0136 CB66     		str	r3, [r1, #108]
1514:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2HRSTR &= ~m;
 266              		.loc 2 1514 20
 267 0138 4FF08843 		mov	r3, #1140850688
 268 013c DA6E     		ldr	r2, [r3, #108]
 269              		.loc 2 1514 23
 270 013e 079B     		ldr	r3, [sp, #28]
 271 0140 DB43     		mvns	r3, r3
 272              		.loc 2 1514 20
 273 0142 4FF08841 		mov	r1, #1140850688
 274 0146 1340     		ands	r3, r3, r2
 275 0148 CB66     		str	r3, [r1, #108]
1515:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->APB2HRSTR;
 276              		.loc 2 1515 14
 277 014a 4FF08843 		mov	r3, #1140850688
 278              		.loc 2 1515 5
 279 014e DB6E     		ldr	r3, [r3, #108]
1516:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
 280              		.loc 2 1516 1
 281 0150 00BF     		nop
 282 0152 0023     		movs	r3, #0
 283 0154 8DF82730 		strb	r3, [sp, #39]
 284 0158 4FF48063 		mov	r3, #1024
 285 015c 0893     		str	r3, [sp, #32]
 286              	.LBE33:
 287              	.LBE32:
 288              	.LBB34:
 289              	.LBB35:
1308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
 290              		.loc 2 1308 19
 291 015e 4FF08843 		mov	r3, #1140850688
 292 0162 D3F88020 		ldr	r2, [r3, #128]
 293 0166 4FF08841 		mov	r1, #1140850688
 294 016a 089B     		ldr	r3, [sp, #32]
 295 016c 1343     		orrs	r3, r3, r2
 296 016e C1F88030 		str	r3, [r1, #128]
1309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB1LSMENR |= m;
 297              		.loc 2 1309 8
 298 0172 9DF82730 		ldrb	r3, [sp, #39]	@ zero_extendqisi2
 299 0176 002B     		cmp	r3, #0
 300 0178 14D0     		beq	.L5
1310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 301              		.loc 2 1310 28
 302 017a 4FF08843 		mov	r3, #1140850688
 303 017e D3F8A020 		ldr	r2, [r3, #160]
 304 0182 4FF08841 		mov	r1, #1140850688
 305 0186 089B     		ldr	r3, [sp, #32]
 306 0188 1343     		orrs	r3, r3, r2
 307 018a C1F8A030 		str	r3, [r1, #160]
1312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 308              		.loc 2 1312 28
 309 018e 4FF08843 		mov	r3, #1140850688
 310 0192 D3F8C020 		ldr	r2, [r3, #192]
 311 0196 4FF08841 		mov	r1, #1140850688
 312 019a 089B     		ldr	r3, [sp, #32]
 313 019c 1343     		orrs	r3, r3, r2
 314 019e C1F8C030 		str	r3, [r1, #192]
 315 01a2 15E0     		b	.L6
 316              	.L5:
1316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 317              		.loc 2 1316 28
 318 01a4 4FF08843 		mov	r3, #1140850688
 319 01a8 D3F8A020 		ldr	r2, [r3, #160]
1316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 320              		.loc 2 1316 31
 321 01ac 089B     		ldr	r3, [sp, #32]
 322 01ae DB43     		mvns	r3, r3
1316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 323              		.loc 2 1316 28
 324 01b0 4FF08841 		mov	r1, #1140850688
 325 01b4 1340     		ands	r3, r3, r2
 326 01b6 C1F8A030 		str	r3, [r1, #160]
1318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 327              		.loc 2 1318 28
 328 01ba 4FF08843 		mov	r3, #1140850688
 329 01be D3F8C020 		ldr	r2, [r3, #192]
1318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 330              		.loc 2 1318 31
 331 01c2 089B     		ldr	r3, [sp, #32]
 332 01c4 DB43     		mvns	r3, r3
1318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 333              		.loc 2 1318 28
 334 01c6 4FF08841 		mov	r1, #1140850688
 335 01ca 1340     		ands	r3, r3, r2
 336 01cc C1F8C030 		str	r3, [r1, #192]
 337              	.L6:
1322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
 338              		.loc 2 1322 15
 339 01d0 4FF08843 		mov	r3, #1140850688
 340 01d4 D3F88030 		ldr	r3, [r3, #128]
 341 01d8 0023     		movs	r3, #0
 342 01da 8DF82F30 		strb	r3, [sp, #47]
 343 01de 0123     		movs	r3, #1
 344 01e0 0A93     		str	r3, [sp, #40]
 345              	.LBE35:
 346              	.LBE34:
 347              	.LBB36:
 348              	.LBB37:
1382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
 349              		.loc 2 1382 19
 350 01e2 4FF08843 		mov	r3, #1140850688
 351 01e6 D3F88820 		ldr	r2, [r3, #136]
 352 01ea 4FF08841 		mov	r1, #1140850688
 353 01ee 0A9B     		ldr	r3, [sp, #40]
 354 01f0 1343     		orrs	r3, r3, r2
 355 01f2 C1F88830 		str	r3, [r1, #136]
1383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB2LSMENR |= m;
 356              		.loc 2 1383 8
 357 01f6 9DF82F30 		ldrb	r3, [sp, #47]	@ zero_extendqisi2
 358 01fa 002B     		cmp	r3, #0
 359 01fc 14D0     		beq	.L8
1384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 360              		.loc 2 1384 28
 361 01fe 4FF08843 		mov	r3, #1140850688
 362 0202 D3F8A820 		ldr	r2, [r3, #168]
 363 0206 4FF08841 		mov	r1, #1140850688
 364 020a 0A9B     		ldr	r3, [sp, #40]
 365 020c 1343     		orrs	r3, r3, r2
 366 020e C1F8A830 		str	r3, [r1, #168]
1386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 367              		.loc 2 1386 28
 368 0212 4FF08843 		mov	r3, #1140850688
 369 0216 D3F8C820 		ldr	r2, [r3, #200]
 370 021a 4FF08841 		mov	r1, #1140850688
 371 021e 0A9B     		ldr	r3, [sp, #40]
 372 0220 1343     		orrs	r3, r3, r2
 373 0222 C1F8C830 		str	r3, [r1, #200]
 374 0226 15E0     		b	.L9
 375              	.L8:
1390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 376              		.loc 2 1390 28
 377 0228 4FF08843 		mov	r3, #1140850688
 378 022c D3F8A820 		ldr	r2, [r3, #168]
1390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 379              		.loc 2 1390 31
 380 0230 0A9B     		ldr	r3, [sp, #40]
 381 0232 DB43     		mvns	r3, r3
1390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 382              		.loc 2 1390 28
 383 0234 4FF08841 		mov	r1, #1140850688
 384 0238 1340     		ands	r3, r3, r2
 385 023a C1F8A830 		str	r3, [r1, #168]
1392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 386              		.loc 2 1392 28
 387 023e 4FF08843 		mov	r3, #1140850688
 388 0242 D3F8C820 		ldr	r2, [r3, #200]
1392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 389              		.loc 2 1392 31
 390 0246 0A9B     		ldr	r3, [sp, #40]
 391 0248 DB43     		mvns	r3, r3
1392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** #endif
 392              		.loc 2 1392 28
 393 024a 4FF08841 		mov	r1, #1140850688
 394 024e 1340     		ands	r3, r3, r2
 395 0250 C1F8C830 		str	r3, [r1, #200]
 396              	.L9:
1396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_demo\modules\platform\clock\include\sr5e1\clock.h **** }
 397              		.loc 2 1396 15
 398 0254 4FF08843 		mov	r3, #1140850688
 399 0258 D3F88830 		ldr	r3, [r3, #136]
 400              	.LBE37:
 401              	.LBE36:
  66:Modules/Platform/Clock/src/sr5e1/clock.c **** 
  67:Modules/Platform/Clock/src/sr5e1/clock.c ****     /* Resets everything, required for clean debugging sessions.*/
  68:Modules/Platform/Clock/src/sr5e1/clock.c ****     clock_reset_AHB1L(0xFFFFFFFFU);
  69:Modules/Platform/Clock/src/sr5e1/clock.c ****     clock_reset_AHB1H(0xFFFFFFFFU);
  70:Modules/Platform/Clock/src/sr5e1/clock.c ****     clock_reset_AHB2L(0xFFFFFE00U); /* Not GPIOs.*/
  71:Modules/Platform/Clock/src/sr5e1/clock.c ****     clock_reset_AHB2H(0xFFFFFFFFU);
  72:Modules/Platform/Clock/src/sr5e1/clock.c ****     clock_reset_APB1L(0xFFFFFFFFU);
  73:Modules/Platform/Clock/src/sr5e1/clock.c ****     clock_reset_APB2L(0xFFFFFFFFU);
  74:Modules/Platform/Clock/src/sr5e1/clock.c ****     clock_reset_APB2H(0xFFFFFFFFU);
  75:Modules/Platform/Clock/src/sr5e1/clock.c **** 
  76:Modules/Platform/Clock/src/sr5e1/clock.c ****     /* Enables various clocks.*/
  77:Modules/Platform/Clock/src/sr5e1/clock.c ****     (void)clock_enable_APB1L(false, RCC_APB1LENR_RTC);
  78:Modules/Platform/Clock/src/sr5e1/clock.c ****     (void)clock_enable_APB2L(false, RCC_APB2LENR_SYSCFG);
  79:Modules/Platform/Clock/src/sr5e1/clock.c **** 
  80:Modules/Platform/Clock/src/sr5e1/clock.c ****     /* Wait IRCOSC is ready.*/
  81:Modules/Platform/Clock/src/sr5e1/clock.c ****     while ((RCC->CR & RCC_CR_IRCOSCRDY) == 0U) {
 402              		.loc 1 81 11
 403 025c 00BF     		nop
 404              	.L11:
 405              		.loc 1 81 16 discriminator 1
 406 025e 4FF08843 		mov	r3, #1140850688
 407 0262 1B68     		ldr	r3, [r3]
 408              		.loc 1 81 21 discriminator 1
 409 0264 03F48063 		and	r3, r3, #1024
 410              		.loc 1 81 11 discriminator 1
 411 0268 002B     		cmp	r3, #0
 412 026a F8D0     		beq	.L11
  82:Modules/Platform/Clock/src/sr5e1/clock.c ****     }
  83:Modules/Platform/Clock/src/sr5e1/clock.c **** 
  84:Modules/Platform/Clock/src/sr5e1/clock.c **** #if CLOCK_CFG_XOSC_ENABLED
  85:Modules/Platform/Clock/src/sr5e1/clock.c **** #if CLOCK_CFG_XOSC_BYPASS
  86:Modules/Platform/Clock/src/sr5e1/clock.c ****     /* XOSC activation with bypass.*/
  87:Modules/Platform/Clock/src/sr5e1/clock.c ****     RCC->CR |= RCC_CR_XOSCON | RCC_CR_XOSCBYP;
  88:Modules/Platform/Clock/src/sr5e1/clock.c **** #else
  89:Modules/Platform/Clock/src/sr5e1/clock.c ****     /* XOSC activation.*/
  90:Modules/Platform/Clock/src/sr5e1/clock.c ****     RCC->CR |= RCC_CR_XOSCON;
 413              		.loc 1 90 13
 414 026c 4FF08843 		mov	r3, #1140850688
 415 0270 1B68     		ldr	r3, [r3]
 416 0272 4FF08842 		mov	r2, #1140850688
 417 0276 43F48033 		orr	r3, r3, #65536
 418 027a 1360     		str	r3, [r2]
  91:Modules/Platform/Clock/src/sr5e1/clock.c **** #endif
  92:Modules/Platform/Clock/src/sr5e1/clock.c ****     /* Wait XOSC is ready.*/
  93:Modules/Platform/Clock/src/sr5e1/clock.c ****     while ((RCC->CR & RCC_CR_XOSCRDY) == 0U) {
 419              		.loc 1 93 11
 420 027c 00BF     		nop
 421              	.L12:
 422              		.loc 1 93 16 discriminator 1
 423 027e 4FF08843 		mov	r3, #1140850688
 424 0282 1B68     		ldr	r3, [r3]
 425              		.loc 1 93 21 discriminator 1
 426 0284 03F40033 		and	r3, r3, #131072
 427              		.loc 1 93 11 discriminator 1
 428 0288 002B     		cmp	r3, #0
 429 028a F8D0     		beq	.L12
  94:Modules/Platform/Clock/src/sr5e1/clock.c ****     }
  95:Modules/Platform/Clock/src/sr5e1/clock.c **** #endif
  96:Modules/Platform/Clock/src/sr5e1/clock.c **** 
  97:Modules/Platform/Clock/src/sr5e1/clock.c **** #if CLOCK_CFG_LSI_ENABLED
  98:Modules/Platform/Clock/src/sr5e1/clock.c ****     /* LSI activation if not already active.*/
  99:Modules/Platform/Clock/src/sr5e1/clock.c ****     RCC->CR |= RCC_CR_LSION;
 100:Modules/Platform/Clock/src/sr5e1/clock.c ****     /* Wait LSI is ready.*/
 101:Modules/Platform/Clock/src/sr5e1/clock.c ****     while ((RCC->CR & RCC_CR_LSIRDY) == 0U) {
 102:Modules/Platform/Clock/src/sr5e1/clock.c ****     }
 103:Modules/Platform/Clock/src/sr5e1/clock.c **** #endif
 104:Modules/Platform/Clock/src/sr5e1/clock.c **** 
 105:Modules/Platform/Clock/src/sr5e1/clock.c **** #if CLOCK_ACTIVATE_PLL0
 106:Modules/Platform/Clock/src/sr5e1/clock.c ****     /* PLL0 configuration and activation.*/
 107:Modules/Platform/Clock/src/sr5e1/clock.c ****     RCC->PLLCFGR |= CLOCK_CFG_PLL0SRC;
 430              		.loc 1 107 18
 431 028c 4FF08843 		mov	r3, #1140850688
 432 0290 DB68     		ldr	r3, [r3, #12]
 433 0292 4FF08842 		mov	r2, #1140850688
 434 0296 43F00303 		orr	r3, r3, #3
 435 029a D360     		str	r3, [r2, #12]
 108:Modules/Platform/Clock/src/sr5e1/clock.c ****     
 109:Modules/Platform/Clock/src/sr5e1/clock.c ****     PLLDIG->PLL0DV = CLOCK_PLL0RFDPHI1_FIELD(CLOCK_CFG_PLL0RFDPHI1_VALUE) |
 436              		.loc 1 109 11
 437 029c 2C4B     		ldr	r3, .L16+4
 438              		.loc 1 109 20
 439 029e 2D4A     		ldr	r2, .L16+8
 440 02a0 9A60     		str	r2, [r3, #8]
 110:Modules/Platform/Clock/src/sr5e1/clock.c ****                      CLOCK_PLL0RFDPHI_FIELD(CLOCK_CFG_PLL0RFDPHI_VALUE)   |
 111:Modules/Platform/Clock/src/sr5e1/clock.c ****                      CLOCK_PLL0PREDIV_FIELD(CLOCK_CFG_PLL0PREDIV_VALUE)   |
 112:Modules/Platform/Clock/src/sr5e1/clock.c ****                      CLOCK_PLL0MFD_FIELD(CLOCK_CFG_PLL0MFD_VALUE);
 113:Modules/Platform/Clock/src/sr5e1/clock.c **** 
 114:Modules/Platform/Clock/src/sr5e1/clock.c ****     RCC->CR |= RCC_CR_PLL0ON;
 441              		.loc 1 114 13
 442 02a2 4FF08843 		mov	r3, #1140850688
 443 02a6 1B68     		ldr	r3, [r3]
 444 02a8 4FF08842 		mov	r2, #1140850688
 445 02ac 43F08073 		orr	r3, r3, #16777216
 446 02b0 1360     		str	r3, [r2]
 115:Modules/Platform/Clock/src/sr5e1/clock.c ****     while ((RCC->CR & RCC_CR_PLL0LOCK) == 0U) {
 447              		.loc 1 115 11
 448 02b2 00BF     		nop
 449              	.L13:
 450              		.loc 1 115 16 discriminator 1
 451 02b4 4FF08843 		mov	r3, #1140850688
 452 02b8 1B68     		ldr	r3, [r3]
 453              		.loc 1 115 21 discriminator 1
 454 02ba 03F00073 		and	r3, r3, #33554432
 455              		.loc 1 115 11 discriminator 1
 456 02be 002B     		cmp	r3, #0
 457 02c0 F8D0     		beq	.L13
 116:Modules/Platform/Clock/src/sr5e1/clock.c ****     }
 117:Modules/Platform/Clock/src/sr5e1/clock.c **** #endif
 118:Modules/Platform/Clock/src/sr5e1/clock.c **** 
 119:Modules/Platform/Clock/src/sr5e1/clock.c **** #if CLOCK_ACTIVATE_PLL1
 120:Modules/Platform/Clock/src/sr5e1/clock.c ****     /* PLL1 configuration and activation.*/
 121:Modules/Platform/Clock/src/sr5e1/clock.c ****     RCC->PLLCFGR |= CLOCK_CFG_PLL1SRC;
 458              		.loc 1 121 18
 459 02c2 4FF08843 		mov	r3, #1140850688
 460 02c6 DB68     		ldr	r3, [r3, #12]
 461 02c8 4FF08842 		mov	r2, #1140850688
 462 02cc 43F40073 		orr	r3, r3, #512
 463 02d0 D360     		str	r3, [r2, #12]
 122:Modules/Platform/Clock/src/sr5e1/clock.c **** 
 123:Modules/Platform/Clock/src/sr5e1/clock.c ****     PLLDIG->PLL1DV = CLOCK_PLL1RFDPHI_FIELD(CLOCK_CFG_PLL1RFDPHI_VALUE)  | 
 464              		.loc 1 123 11
 465 02d2 1F4B     		ldr	r3, .L16+4
 466              		.loc 1 123 20
 467 02d4 204A     		ldr	r2, .L16+12
 468 02d6 9A62     		str	r2, [r3, #40]
 124:Modules/Platform/Clock/src/sr5e1/clock.c ****                      CLOCK_PLL1MFD_FIELD(CLOCK_CFG_PLL1MFD_VALUE);
 125:Modules/Platform/Clock/src/sr5e1/clock.c **** 
 126:Modules/Platform/Clock/src/sr5e1/clock.c ****     RCC->CR |= RCC_CR_PLL1ON;
 469              		.loc 1 126 13
 470 02d8 4FF08843 		mov	r3, #1140850688
 471 02dc 1B68     		ldr	r3, [r3]
 472 02de 4FF08842 		mov	r2, #1140850688
 473 02e2 43F08053 		orr	r3, r3, #268435456
 474 02e6 1360     		str	r3, [r2]
 127:Modules/Platform/Clock/src/sr5e1/clock.c ****     while ((RCC->CR & RCC_CR_PLL1LOCK) == 0U) {
 475              		.loc 1 127 11
 476 02e8 00BF     		nop
 477              	.L14:
 478              		.loc 1 127 16 discriminator 1
 479 02ea 4FF08843 		mov	r3, #1140850688
 480 02ee 1B68     		ldr	r3, [r3]
 481              		.loc 1 127 21 discriminator 1
 482 02f0 03F00053 		and	r3, r3, #536870912
 483              		.loc 1 127 11 discriminator 1
 484 02f4 002B     		cmp	r3, #0
 485 02f6 F8D0     		beq	.L14
 128:Modules/Platform/Clock/src/sr5e1/clock.c ****     }
 129:Modules/Platform/Clock/src/sr5e1/clock.c **** #endif
 130:Modules/Platform/Clock/src/sr5e1/clock.c **** 
 131:Modules/Platform/Clock/src/sr5e1/clock.c ****     /* Clock tree settings.*/
 132:Modules/Platform/Clock/src/sr5e1/clock.c ****     RCC->CFGR   = CLOCK_MCOPRE_FIELD(CLOCK_CFG_MCOPRE_VALUE) |
 486              		.loc 1 132 8
 487 02f8 4FF08843 		mov	r3, #1140850688
 488              		.loc 1 132 17
 489 02fc 0022     		movs	r2, #0
 490 02fe 9A60     		str	r2, [r3, #8]
 133:Modules/Platform/Clock/src/sr5e1/clock.c ****                   CLOCK_CFG_MCOSEL                           |
 134:Modules/Platform/Clock/src/sr5e1/clock.c ****                   CLOCK_SYSPRE_FIELD(CLOCK_CFG_SYSPRE_VALUE);
 135:Modules/Platform/Clock/src/sr5e1/clock.c **** 
 136:Modules/Platform/Clock/src/sr5e1/clock.c ****     RCC->CCIPR1 = CLOCK_CFG_SDADCSEL | CLOCK_CFG_ADCSEL   |
 491              		.loc 1 136 8
 492 0300 4FF08843 		mov	r3, #1140850688
 493              		.loc 1 136 17
 494 0304 154A     		ldr	r2, .L16+16
 495 0306 5A62     		str	r2, [r3, #36]
 137:Modules/Platform/Clock/src/sr5e1/clock.c ****                   CLOCK_CFG_FDCANSEL | CLOCK_CFG_SPISEL   |
 138:Modules/Platform/Clock/src/sr5e1/clock.c ****                   CLOCK_CFG_I2CSEL   | CLOCK_CFG_UARTSEL;
 139:Modules/Platform/Clock/src/sr5e1/clock.c **** 
 140:Modules/Platform/Clock/src/sr5e1/clock.c ****     RCC->CCIPR2 = CLOCK_SDADCPRE_FIELD(CLOCK_CFG_SDADCPRE_VALUE) | 
 496              		.loc 1 140 8
 497 0308 4FF08843 		mov	r3, #1140850688
 498              		.loc 1 140 17
 499 030c 4FF08052 		mov	r2, #268435456
 500 0310 9A62     		str	r2, [r3, #40]
 141:Modules/Platform/Clock/src/sr5e1/clock.c ****                   CLOCK_ADCPRE_FIELD(CLOCK_CFG_ADCPRE_VALUE)     |
 142:Modules/Platform/Clock/src/sr5e1/clock.c ****                   CLOCK_FDCANPRE_FIELD(CLOCK_CFG_FDCANPRE_VALUE) | 
 143:Modules/Platform/Clock/src/sr5e1/clock.c ****                   CLOCK_SPIPRE_FIELD(CLOCK_CFG_SPIPRE_VALUE)     |
 144:Modules/Platform/Clock/src/sr5e1/clock.c ****                   CLOCK_I2CPRE_FIELD(CLOCK_CFG_I2CPRE_VALUE)     | 
 145:Modules/Platform/Clock/src/sr5e1/clock.c ****                   CLOCK_UARTPRE_FIELD(CLOCK_CFG_UARTPRE_VALUE);
 146:Modules/Platform/Clock/src/sr5e1/clock.c **** 
 147:Modules/Platform/Clock/src/sr5e1/clock.c ****     RCC->LSCFGR = CLOCK_CFG_RTCSEL                           |
 501              		.loc 1 147 8
 502 0312 4FF08843 		mov	r3, #1140850688
 503              		.loc 1 147 17
 504 0316 4FF4C062 		mov	r2, #1536
 505 031a DA62     		str	r2, [r3, #44]
 148:Modules/Platform/Clock/src/sr5e1/clock.c ****                   CLOCK_LSIPRE_FIELD(CLOCK_CFG_LSIPRE_VALUE);
 149:Modules/Platform/Clock/src/sr5e1/clock.c **** 
 150:Modules/Platform/Clock/src/sr5e1/clock.c ****     /* Set flash wait states.*/
 151:Modules/Platform/Clock/src/sr5e1/clock.c ****     flash_ws_init();
 506              		.loc 1 151 5
 507 031c FFF7FEFF 		bl	flash_ws_init
 152:Modules/Platform/Clock/src/sr5e1/clock.c **** 
 153:Modules/Platform/Clock/src/sr5e1/clock.c ****     /* Final clock source.*/
 154:Modules/Platform/Clock/src/sr5e1/clock.c ****     RCC->CFGR |= CLOCK_CFG_SW;
 508              		.loc 1 154 15
 509 0320 4FF08843 		mov	r3, #1140850688
 510 0324 9B68     		ldr	r3, [r3, #8]
 511 0326 4FF08842 		mov	r2, #1140850688
 512 032a 43F00703 		orr	r3, r3, #7
 513 032e 9360     		str	r3, [r2, #8]
 155:Modules/Platform/Clock/src/sr5e1/clock.c ****     while ((RCC->CFGR & RCC_CFGR_SWS) != (CLOCK_CFG_SW << 3U)) {
 514              		.loc 1 155 11
 515 0330 00BF     		nop
 516              	.L15:
 517              		.loc 1 155 16 discriminator 1
 518 0332 4FF08843 		mov	r3, #1140850688
 519 0336 9B68     		ldr	r3, [r3, #8]
 520              		.loc 1 155 23 discriminator 1
 521 0338 03F03803 		and	r3, r3, #56
 522              		.loc 1 155 11 discriminator 1
 523 033c 382B     		cmp	r3, #56
 524 033e F8D1     		bne	.L15
 156:Modules/Platform/Clock/src/sr5e1/clock.c ****     }
 157:Modules/Platform/Clock/src/sr5e1/clock.c **** }
 525              		.loc 1 157 1
 526 0340 00BF     		nop
 527 0342 00BF     		nop
 528 0344 0DB0     		add	sp, sp, #52
 529              		.cfi_def_cfa_offset 4
 530              		@ sp needed
 531 0346 5DF804FB 		ldr	pc, [sp], #4
 532              	.L17:
 533 034a 00BF     		.align	2
 534              	.L16:
 535 034c 00FEFFFF 		.word	-512
 536 0350 00D80140 		.word	1073862656
 537 0354 18200840 		.word	1074274328
 538 0358 14000200 		.word	131092
 539 035c 55454400 		.word	4474197
 540              		.cfi_endproc
 541              	.LFE397:
 543              		.text
 544              	.Letext0:
 545              		.file 3 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_demo\\tools\\toolchain\\arm\\mingw64_nt\\10
 546              		.file 4 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_demo\\tools\\toolchain\\arm\\mingw64_nt\\10
 547              		.file 5 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_demo\\modules\\platform\\mcu\\include\\sr5e
 548              		.file 6 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_demo\\modules\\platform\\mcu\\include\\sr5e
 549              		.file 7 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_demo\\modules\\platform\\mcu\\include\\sr5e
DEFINED SYMBOLS
                            *ABS*:00000000 clock.c
C:\Users\AAA\AppData\Local\Temp\cc78GbM7.s:23     .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\AAA\AppData\Local\Temp\cc78GbM7.s:20     .data.SystemCoreClock:00000000 $d
C:\Users\AAA\AppData\Local\Temp\cc78GbM7.s:26     .itcm:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc78GbM7.s:32     .itcm:00000000 flash_ws_init
C:\Users\AAA\AppData\Local\Temp\cc78GbM7.s:56     .itcm:00000014 $d
C:\Users\AAA\AppData\Local\Temp\cc78GbM7.s:62     .text.clock_init:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc78GbM7.s:69     .text.clock_init:00000000 clock_init
C:\Users\AAA\AppData\Local\Temp\cc78GbM7.s:535    .text.clock_init:0000034c $d
                           .group:00000000 wm4.0.a614e68b47a8f647caa7e8088949ad9c
                           .group:00000000 wm4.clock_cfg.h.23.3c8ba5c0347398a4587362787f86fe62
                           .group:00000000 wm4.sr5e1xx.h.22.568547583bf3c00ded67adadc0110f08
                           .group:00000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:00000000 wm4.features.h.33.5bd1eea2d80518b50f7af0b5ce6750e0
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.0f826810625204eca22a19868bdc7586
                           .group:00000000 wm4.core_cm7.h.66.a4062db891274e2143912fc0bd7e55e3
                           .group:00000000 wm4.cmsis_gcc.h.26.498d0ad17a45fc9ef20fdc01caf02259
                           .group:00000000 wm4.core_cm7.h.305.f28cb27b64654b9b703ea60dbab0003d
                           .group:00000000 wm4.mpu_armv7.h.32.83326921a797fa9d6f70449916b4b839
                           .group:00000000 wm4.cachel1_armv7.h.32.abd77761a989e008b0c60891114a33c7
                           .group:00000000 wm4.core_cm7.h.2376.07b7b0525701732543280b71e0cd2400
                           .group:00000000 wm4.SR5E1_ADC.h.14.21608e6aff125ba995dd767d6d8dc311
                           .group:00000000 wm4.SR5E1_CEM.h.14.01fe5742c8f1ae35b1f3af05932f702e
                           .group:00000000 wm4.SR5E1_CMU.h.14.2617b38b159abe38028862394531e06d
                           .group:00000000 wm4.SR5E1_COMP.h.14.4b6fdfe4f5f7fd9bedf3a99b98bdf4cd
                           .group:00000000 wm4.SR5E1_CORDIC.h.14.354fbf7c9eaf6963d38eaa25cf28ffe8
                           .group:00000000 wm4.SR5E1_CRC.h.14.270685b4f0bb89cdb48054af5fe3c4ef
                           .group:00000000 wm4.SR5E1_DAC.h.14.8c26a0ff04b0cfeb55306cc3f22187b8
                           .group:00000000 wm4.SR5E1_DBGMCU.h.14.427df893d53a8044654f017ba01c25ed
                           .group:00000000 wm4.SR5E1_DMA.h.14.a7f9a92f844b40a86965798c2e64240b
                           .group:00000000 wm4.SR5E1_DMAMUX.h.14.471b3b4dfd4d41515f1df49493698866
                           .group:00000000 wm4.SR5E1_EXTI.h.14.a325ea3fe89cd84894660551c33241ea
                           .group:00000000 wm4.SR5E1_FCCU.h.14.0ebf0f0f36e079d28613ad2c80e17e23
                           .group:00000000 wm4.SR5E1_FDCAN.h.14.ac57101fad5dbc798bfb93f34c899de7
                           .group:00000000 wm4.SR5E1_FLASH_REG_ITF.h.14.d23d1d44923f9b20b8c8fdb51d66aefd
                           .group:00000000 wm4.SR5E1_GPIO.h.14.1c84071e130d7c64b62470ab0e18a1f1
                           .group:00000000 wm4.SR5E1_HRTIM.h.24.03932387d2522e6bd5c772a4edaf2f5d
                           .group:00000000 wm4.SR5E1_HSEM.h.14.cbe70eee519f01b16452c3f8c99d8df1
                           .group:00000000 wm4.SR5E1_I2C.h.14.350ba3e0f4fd57828457efa80135c36c
                           .group:00000000 wm4.SR5E1_IWDG.h.14.20b7c5f05cf7ae94464c360d7af3660d
                           .group:00000000 wm4.SR5E1_NVM_CTRL.h.14.5f442617f0628d4f16258f211c614ef9
                           .group:00000000 wm4.SR5E1_PLLDIG.h.14.bd87a8e6917eee17dae2f312c8e5fa53
                           .group:00000000 wm4.SR5E1_PMC_DIG.h.14.6b7406ff48d7bcd1e53033a370604200
                           .group:00000000 wm4.SR5E1_RCC.h.14.56734803c71534de286e793a53649740
                           .group:00000000 wm4.SR5E1_RTC.h.14.47037cbc7d8175dbf2be1dc0bb955e3f
                           .group:00000000 wm4.SR5E1_SD_ADC.h.14.552b97d0b8f3c1fd4df6d8964b2f1a80
                           .group:00000000 wm4.SR5E1_SPI.h.14.42d52112e540f85ade4d9135f8b87d72
                           .group:00000000 wm4.SR5E1_SSCM.h.14.8e6a2ad0ce5fca422fc3d69939b6125b
                           .group:00000000 wm4.SR5E1_SYSCFG.h.14.02b969490118ce4069914b5e94f7ca65
                           .group:00000000 wm4.SR5E1_TDM.h.14.a40ed7928cad243a57fd233fccf01ad2
                           .group:00000000 wm4.SR5E1_TIM.h.14.05b8efc5395873619642d61a4b0b5a54
                           .group:00000000 wm4.SR5E1_UART.h.14.eec3ab82b02b3bdb3de500483675b83f
                           .group:00000000 wm4.SR5E1_WWDG.h.14.59b45efc70e442cc6ef03702aad4ad88
                           .group:00000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:00000000 wm4.stddef.h.39.27677723d43e5b5a7afdf8d798429f1d
                           .group:00000000 wm4.typedefs.h.36.07fe3956b4e751037cfee70edcd0b397
                           .group:00000000 wm4.irq_numbers.h.38.b76ee9208c5ae3feb2392b512990cf71
                           .group:00000000 wm4.regs.h.23.38915225b13378a72a9bf21e632c378b
                           .group:00000000 wm4.clock.h.37.c942461032b5a15e2a4133c6666f70ce

NO UNDEFINED SYMBOLS
