<?xml version="1.0" encoding="UTF-8" standalone="no" ?><entity name="div_import"><interface bustype="wire" clock="clk" direction="end" name="ena"><port direction="Input" name="ena" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><interface bustype="wire" clock="clk" direction="end" name="z"><port direction="Input" name="z" role="wire" vhdl-type="STD_LOGIC_VECTOR" width="48"/></interface><interface bustype="wire" clock="clk" direction="end" name="d"><port direction="Input" name="d" role="wire" vhdl-type="STD_LOGIC_VECTOR" width="24"/></interface><interface bustype="wire" clock="clk" direction="start" name="q"><port direction="Output" name="q" role="wire" vhdl-type="STD_LOGIC_VECTOR" width="24"/></interface><hdl><native hdl-name="div" language="VHDL"/></hdl></entity>