Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Thu Jan 29 17:04:33 2026
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SupContador_timing_summary_routed.rpt -pb SupContador_timing_summary_routed.pb -rpx SupContador_timing_summary_routed.rpx -warn_on_violation
| Design       : SupContador
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    17          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: u5/aux_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: uo/aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.412        0.000                      0                   64        0.261        0.000                      0                   64        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.412        0.000                      0                   64        0.261        0.000                      0                   64        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.138ns (24.582%)  route 3.491ns (75.418%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    uo/aux_reg_0
    SLICE_X60Y22         FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.805     6.464    uo/cuenta[18]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.590     7.178    uo/cuenta[25]_i_7_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.432     7.734    uo/cuenta[25]_i_6_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.481     8.340    uo/cuenta[25]_i_3_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.464 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.183     9.647    uo/cuenta[25]_i_2_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.771 r  uo/cuenta[18]_i_1/O
                         net (fo=1, routed)           0.000     9.771    uo/cuenta_0[18]
    SLICE_X60Y22         FDCE                                         r  uo/cuenta_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.504    14.845    uo/aux_reg_0
    SLICE_X60Y22         FDCE                                         r  uo/cuenta_reg[18]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X60Y22         FDCE (Setup_fdce_C_D)        0.077    15.183    uo/cuenta_reg[18]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 1.160ns (24.938%)  route 3.491ns (75.062%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    uo/aux_reg_0
    SLICE_X60Y22         FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.805     6.464    uo/cuenta[18]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.590     7.178    uo/cuenta[25]_i_7_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.432     7.734    uo/cuenta[25]_i_6_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.481     8.340    uo/cuenta[25]_i_3_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.464 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.183     9.647    uo/cuenta[25]_i_2_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.146     9.793 r  uo/cuenta[21]_i_1/O
                         net (fo=1, routed)           0.000     9.793    uo/cuenta_0[21]
    SLICE_X60Y22         FDCE                                         r  uo/cuenta_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.504    14.845    uo/aux_reg_0
    SLICE_X60Y22         FDCE                                         r  uo/cuenta_reg[21]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X60Y22         FDCE (Setup_fdce_C_D)        0.118    15.224    uo/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  5.431    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.138ns (24.899%)  route 3.433ns (75.101%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    uo/aux_reg_0
    SLICE_X60Y22         FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.805     6.464    uo/cuenta[18]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.590     7.178    uo/cuenta[25]_i_7_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.432     7.734    uo/cuenta[25]_i_6_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.481     8.340    uo/cuenta[25]_i_3_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.464 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.124     9.588    uo/cuenta[25]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.712 r  uo/cuenta[22]_i_1/O
                         net (fo=1, routed)           0.000     9.712    uo/cuenta_0[22]
    SLICE_X60Y23         FDCE                                         r  uo/cuenta_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.503    14.844    uo/aux_reg_0
    SLICE_X60Y23         FDCE                                         r  uo/cuenta_reg[22]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.077    15.160    uo/cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.138ns (24.915%)  route 3.430ns (75.085%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    uo/aux_reg_0
    SLICE_X60Y22         FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.805     6.464    uo/cuenta[18]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.590     7.178    uo/cuenta[25]_i_7_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.432     7.734    uo/cuenta[25]_i_6_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.481     8.340    uo/cuenta[25]_i_3_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.464 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.121     9.585    uo/cuenta[25]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.709 r  uo/cuenta[23]_i_1/O
                         net (fo=1, routed)           0.000     9.709    uo/cuenta_0[23]
    SLICE_X60Y23         FDCE                                         r  uo/cuenta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.503    14.844    uo/aux_reg_0
    SLICE_X60Y23         FDCE                                         r  uo/cuenta_reg[23]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.081    15.164    uo/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.164ns (25.323%)  route 3.433ns (74.677%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    uo/aux_reg_0
    SLICE_X60Y22         FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.805     6.464    uo/cuenta[18]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.590     7.178    uo/cuenta[25]_i_7_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.432     7.734    uo/cuenta[25]_i_6_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.481     8.340    uo/cuenta[25]_i_3_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.464 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.124     9.588    uo/cuenta[25]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.150     9.738 r  uo/cuenta[25]_i_1/O
                         net (fo=1, routed)           0.000     9.738    uo/cuenta_0[25]
    SLICE_X60Y23         FDCE                                         r  uo/cuenta_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.503    14.844    uo/aux_reg_0
    SLICE_X60Y23         FDCE                                         r  uo/cuenta_reg[25]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.118    15.201    uo/cuenta_reg[25]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 1.164ns (25.340%)  route 3.430ns (74.660%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    uo/aux_reg_0
    SLICE_X60Y22         FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.805     6.464    uo/cuenta[18]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.590     7.178    uo/cuenta[25]_i_7_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.432     7.734    uo/cuenta[25]_i_6_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.481     8.340    uo/cuenta[25]_i_3_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.464 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.121     9.585    uo/cuenta[25]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.150     9.735 r  uo/cuenta[24]_i_1/O
                         net (fo=1, routed)           0.000     9.735    uo/cuenta_0[24]
    SLICE_X60Y23         FDCE                                         r  uo/cuenta_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.503    14.844    uo/aux_reg_0
    SLICE_X60Y23         FDCE                                         r  uo/cuenta_reg[24]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.118    15.201    uo/cuenta_reg[24]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.138ns (25.360%)  route 3.349ns (74.640%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    uo/aux_reg_0
    SLICE_X60Y22         FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.805     6.464    uo/cuenta[18]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.590     7.178    uo/cuenta[25]_i_7_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.432     7.734    uo/cuenta[25]_i_6_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.481     8.340    uo/cuenta[25]_i_3_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.464 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.041     9.505    uo/cuenta[25]_i_2_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.629 r  uo/cuenta[19]_i_1/O
                         net (fo=1, routed)           0.000     9.629    uo/cuenta_0[19]
    SLICE_X60Y22         FDCE                                         r  uo/cuenta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.504    14.845    uo/aux_reg_0
    SLICE_X60Y22         FDCE                                         r  uo/cuenta_reg[19]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X60Y22         FDCE (Setup_fdce_C_D)        0.081    15.187    uo/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 1.164ns (25.789%)  route 3.349ns (74.211%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    uo/aux_reg_0
    SLICE_X60Y22         FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.805     6.464    uo/cuenta[18]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.590     7.178    uo/cuenta[25]_i_7_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.432     7.734    uo/cuenta[25]_i_6_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.481     8.340    uo/cuenta[25]_i_3_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.464 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.041     9.505    uo/cuenta[25]_i_2_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.150     9.655 r  uo/cuenta[20]_i_1/O
                         net (fo=1, routed)           0.000     9.655    uo/cuenta_0[20]
    SLICE_X60Y22         FDCE                                         r  uo/cuenta_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.504    14.845    uo/aux_reg_0
    SLICE_X60Y22         FDCE                                         r  uo/cuenta_reg[20]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X60Y22         FDCE (Setup_fdce_C_D)        0.118    15.224    uo/cuenta_reg[20]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.138ns (26.420%)  route 3.169ns (73.580%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    uo/aux_reg_0
    SLICE_X60Y22         FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.805     6.464    uo/cuenta[18]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.590     7.178    uo/cuenta[25]_i_7_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.432     7.734    uo/cuenta[25]_i_6_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.481     8.340    uo/cuenta[25]_i_3_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.464 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.861     9.325    uo/cuenta[25]_i_2_n_0
    SLICE_X62Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.449 r  uo/cuenta[10]_i_1__0/O
                         net (fo=1, routed)           0.000     9.449    uo/cuenta_0[10]
    SLICE_X62Y20         FDCE                                         r  uo/cuenta_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    uo/aux_reg_0
    SLICE_X62Y20         FDCE                                         r  uo/cuenta_reg[10]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y20         FDCE (Setup_fdce_C_D)        0.029    15.103    uo/cuenta_reg[10]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.166ns (26.896%)  route 3.169ns (73.104%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    uo/aux_reg_0
    SLICE_X60Y22         FDCE                                         r  uo/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  uo/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.805     6.464    uo/cuenta[18]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.590     7.178    uo/cuenta[25]_i_7_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.302 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.432     7.734    uo/cuenta[25]_i_6_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.481     8.340    uo/cuenta[25]_i_3_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.464 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.861     9.325    uo/cuenta[25]_i_2_n_0
    SLICE_X62Y20         LUT2 (Prop_lut2_I0_O)        0.152     9.477 r  uo/cuenta[13]_i_1__0/O
                         net (fo=1, routed)           0.000     9.477    uo/cuenta_0[13]
    SLICE_X62Y20         FDCE                                         r  uo/cuenta_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    uo/aux_reg_0
    SLICE_X62Y20         FDCE                                         r  uo/cuenta_reg[13]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y20         FDCE (Setup_fdce_C_D)        0.075    15.149    uo/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  5.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.473    u5/CLK
    SLICE_X59Y14         FDRE                                         r  u5/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u5/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.117     1.731    u5/cuenta_reg_n_0_[12]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  u5/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.839    u5/plusOp_carry__1_n_4
    SLICE_X59Y14         FDRE                                         r  u5/cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.859     1.986    u5/CLK
    SLICE_X59Y14         FDRE                                         r  u5/cuenta_reg[12]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X59Y14         FDRE (Hold_fdre_C_D)         0.105     1.578    u5/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.473    u5/CLK
    SLICE_X59Y13         FDRE                                         r  u5/cuenta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u5/cuenta_reg[8]/Q
                         net (fo=2, routed)           0.117     1.731    u5/cuenta_reg_n_0_[8]
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  u5/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.839    u5/plusOp_carry__0_n_4
    SLICE_X59Y13         FDRE                                         r  u5/cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.859     1.986    u5/CLK
    SLICE_X59Y13         FDRE                                         r  u5/cuenta_reg[8]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X59Y13         FDRE (Hold_fdre_C_D)         0.105     1.578    u5/cuenta_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.474    u5/CLK
    SLICE_X59Y12         FDRE                                         r  u5/cuenta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u5/cuenta_reg[4]/Q
                         net (fo=2, routed)           0.120     1.735    u5/cuenta_reg_n_0_[4]
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  u5/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     1.843    u5/plusOp_carry_n_4
    SLICE_X59Y12         FDRE                                         r  u5/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     1.987    u5/CLK
    SLICE_X59Y12         FDRE                                         r  u5/cuenta_reg[4]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X59Y12         FDRE (Hold_fdre_C_D)         0.105     1.579    u5/cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.473    u5/CLK
    SLICE_X59Y15         FDRE                                         r  u5/cuenta_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u5/cuenta_reg[16]/Q
                         net (fo=2, routed)           0.120     1.734    u5/cuenta_reg_n_0_[16]
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  u5/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.842    u5/plusOp_carry__2_n_4
    SLICE_X59Y15         FDRE                                         r  u5/cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.858     1.985    u5/CLK
    SLICE_X59Y15         FDRE                                         r  u5/cuenta_reg[16]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X59Y15         FDRE (Hold_fdre_C_D)         0.105     1.578    u5/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.473    u5/CLK
    SLICE_X59Y13         FDRE                                         r  u5/cuenta_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u5/cuenta_reg[5]/Q
                         net (fo=2, routed)           0.116     1.730    u5/cuenta_reg_n_0_[5]
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  u5/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.845    u5/plusOp_carry__0_n_7
    SLICE_X59Y13         FDRE                                         r  u5/cuenta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.859     1.986    u5/CLK
    SLICE_X59Y13         FDRE                                         r  u5/cuenta_reg[5]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X59Y13         FDRE (Hold_fdre_C_D)         0.105     1.578    u5/cuenta_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.473    u5/CLK
    SLICE_X59Y14         FDRE                                         r  u5/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u5/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.120     1.735    u5/cuenta_reg_n_0_[11]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  u5/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.846    u5/plusOp_carry__1_n_5
    SLICE_X59Y14         FDRE                                         r  u5/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.859     1.986    u5/CLK
    SLICE_X59Y14         FDRE                                         r  u5/cuenta_reg[11]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X59Y14         FDRE (Hold_fdre_C_D)         0.105     1.578    u5/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.473    u5/CLK
    SLICE_X59Y15         FDRE                                         r  u5/cuenta_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u5/cuenta_reg[13]/Q
                         net (fo=2, routed)           0.117     1.731    u5/cuenta_reg_n_0_[13]
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  u5/plusOp_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.846    u5/plusOp_carry__2_n_7
    SLICE_X59Y15         FDRE                                         r  u5/cuenta_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.858     1.985    u5/CLK
    SLICE_X59Y15         FDRE                                         r  u5/cuenta_reg[13]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X59Y15         FDRE (Hold_fdre_C_D)         0.105     1.578    u5/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.473    u5/CLK
    SLICE_X59Y14         FDRE                                         r  u5/cuenta_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u5/cuenta_reg[9]/Q
                         net (fo=2, routed)           0.117     1.731    u5/cuenta_reg_n_0_[9]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  u5/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.846    u5/plusOp_carry__1_n_7
    SLICE_X59Y14         FDRE                                         r  u5/cuenta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.859     1.986    u5/CLK
    SLICE_X59Y14         FDRE                                         r  u5/cuenta_reg[9]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X59Y14         FDRE (Hold_fdre_C_D)         0.105     1.578    u5/cuenta_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.589     1.472    u5/CLK
    SLICE_X59Y16         FDRE                                         r  u5/cuenta_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u5/cuenta_reg[17]/Q
                         net (fo=2, routed)           0.117     1.730    u5/cuenta_reg_n_0_[17]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  u5/plusOp_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.845    u5/plusOp_carry__3_n_7
    SLICE_X59Y16         FDRE                                         r  u5/cuenta_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.857     1.984    u5/CLK
    SLICE_X59Y16         FDRE                                         r  u5/cuenta_reg[17]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X59Y16         FDRE (Hold_fdre_C_D)         0.105     1.577    u5/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.473    u5/CLK
    SLICE_X59Y15         FDRE                                         r  u5/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u5/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.122     1.736    u5/cuenta_reg_n_0_[15]
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  u5/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.847    u5/plusOp_carry__2_n_5
    SLICE_X59Y15         FDRE                                         r  u5/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.858     1.985    u5/CLK
    SLICE_X59Y15         FDRE                                         r  u5/cuenta_reg[15]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X59Y15         FDRE (Hold_fdre_C_D)         0.105     1.578    u5/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   u5/aux_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y13   u5/cuenta_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y14   u5/cuenta_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y14   u5/cuenta_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y14   u5/cuenta_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y15   u5/cuenta_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y15   u5/cuenta_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y15   u5/cuenta_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y15   u5/cuenta_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   u5/aux_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   u5/aux_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y13   u5/cuenta_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y13   u5/cuenta_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y14   u5/cuenta_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y14   u5/cuenta_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y14   u5/cuenta_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y14   u5/cuenta_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y14   u5/cuenta_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y14   u5/cuenta_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   u5/aux_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   u5/aux_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y13   u5/cuenta_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y13   u5/cuenta_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y14   u5/cuenta_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y14   u5/cuenta_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y14   u5/cuenta_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y14   u5/cuenta_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y14   u5/cuenta_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y14   u5/cuenta_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.120ns  (logic 5.671ns (40.160%)  route 8.450ns (59.840%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE                         0.000     0.000 r  u1/cuenta_reg[9]/C
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          1.204     1.623    u1/cuenta_reg_n_0_[9]
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.299     1.922 r  u1/segmento_OBUF[6]_inst_i_71/O
                         net (fo=7, routed)           1.044     2.966    u1/segmento_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y16         LUT5 (Prop_lut5_I2_O)        0.152     3.118 r  u1/segmento_OBUF[6]_inst_i_61/O
                         net (fo=3, routed)           0.667     3.785    u1/segmento_OBUF[6]_inst_i_61_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.332     4.117 r  u1/segmento_OBUF[6]_inst_i_52/O
                         net (fo=2, routed)           0.855     4.973    u1/segmento_OBUF[6]_inst_i_52_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I1_O)        0.124     5.097 r  u1/segmento_OBUF[6]_inst_i_29/O
                         net (fo=3, routed)           0.959     6.055    u1/segmento_OBUF[6]_inst_i_29_n_0
    SLICE_X61Y13         LUT5 (Prop_lut5_I2_O)        0.150     6.205 r  u1/segmento_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.819     7.025    u1/segmento_OBUF[6]_inst_i_11_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I2_O)        0.332     7.357 r  u1/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.002     8.359    u1/sg3[2]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.150     8.509 r  u1/segmento_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.899    10.408    segmento_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    14.120 r  segmento_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.120    segmento[0]
    W7                                                                r  segmento[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.109ns  (logic 5.704ns (40.426%)  route 8.405ns (59.574%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE                         0.000     0.000 r  u1/cuenta_reg[9]/C
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          1.204     1.623    u1/cuenta_reg_n_0_[9]
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.299     1.922 r  u1/segmento_OBUF[6]_inst_i_71/O
                         net (fo=7, routed)           1.044     2.966    u1/segmento_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y16         LUT5 (Prop_lut5_I2_O)        0.152     3.118 r  u1/segmento_OBUF[6]_inst_i_61/O
                         net (fo=3, routed)           0.667     3.785    u1/segmento_OBUF[6]_inst_i_61_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.332     4.117 r  u1/segmento_OBUF[6]_inst_i_52/O
                         net (fo=2, routed)           0.855     4.973    u1/segmento_OBUF[6]_inst_i_52_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I1_O)        0.124     5.097 r  u1/segmento_OBUF[6]_inst_i_29/O
                         net (fo=3, routed)           0.959     6.055    u1/segmento_OBUF[6]_inst_i_29_n_0
    SLICE_X61Y13         LUT5 (Prop_lut5_I2_O)        0.150     6.205 r  u1/segmento_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.819     7.025    u1/segmento_OBUF[6]_inst_i_11_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I2_O)        0.332     7.357 r  u1/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.007     8.364    u1/sg3[2]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.152     8.516 r  u1/segmento_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.849    10.365    segmento_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    14.109 r  segmento_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.109    segmento[3]
    V8                                                                r  segmento[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.982ns  (logic 5.061ns (36.200%)  route 8.921ns (63.800%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE                         0.000     0.000 r  u1/cuenta_reg[11]/C
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/cuenta_reg[11]/Q
                         net (fo=13, routed)          1.588     2.044    u1/cuenta_reg_n_0_[11]
    SLICE_X63Y15         LUT6 (Prop_lut6_I2_O)        0.124     2.168 r  u1/segmento_OBUF[6]_inst_i_64/O
                         net (fo=5, routed)           0.858     3.026    u1/segmento_OBUF[6]_inst_i_64_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.124     3.150 r  u1/segmento_OBUF[6]_inst_i_39/O
                         net (fo=9, routed)           1.151     4.301    u1/segmento_OBUF[6]_inst_i_39_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.425 r  u1/segmento_OBUF[6]_inst_i_40/O
                         net (fo=4, routed)           0.828     5.253    u1/segmento_OBUF[6]_inst_i_40_n_0
    SLICE_X63Y13         LUT6 (Prop_lut6_I1_O)        0.124     5.377 r  u1/segmento_OBUF[6]_inst_i_36/O
                         net (fo=2, routed)           1.004     6.381    u1/segmento_OBUF[6]_inst_i_36_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I3_O)        0.124     6.505 r  u1/segmento_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.797     7.302    u1/segmento_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124     7.426 r  u1/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.031     8.457    u1/sg3[3]
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.154     8.611 r  u1/segmento_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.663    10.275    segmento_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    13.982 r  segmento_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.982    segmento[5]
    V5                                                                r  segmento[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.866ns  (logic 5.461ns (39.384%)  route 8.405ns (60.616%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE                         0.000     0.000 r  u1/cuenta_reg[9]/C
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          1.204     1.623    u1/cuenta_reg_n_0_[9]
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.299     1.922 r  u1/segmento_OBUF[6]_inst_i_71/O
                         net (fo=7, routed)           1.044     2.966    u1/segmento_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y16         LUT5 (Prop_lut5_I2_O)        0.152     3.118 r  u1/segmento_OBUF[6]_inst_i_61/O
                         net (fo=3, routed)           0.667     3.785    u1/segmento_OBUF[6]_inst_i_61_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.332     4.117 r  u1/segmento_OBUF[6]_inst_i_52/O
                         net (fo=2, routed)           0.855     4.973    u1/segmento_OBUF[6]_inst_i_52_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I1_O)        0.124     5.097 r  u1/segmento_OBUF[6]_inst_i_29/O
                         net (fo=3, routed)           0.959     6.055    u1/segmento_OBUF[6]_inst_i_29_n_0
    SLICE_X61Y13         LUT5 (Prop_lut5_I2_O)        0.150     6.205 r  u1/segmento_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.819     7.025    u1/segmento_OBUF[6]_inst_i_11_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I2_O)        0.332     7.357 r  u1/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.002     8.359    u1/sg3[2]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.124     8.483 r  u1/segmento_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.854    10.337    segmento_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.866 r  segmento_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.866    segmento[1]
    W6                                                                r  segmento[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.795ns  (logic 4.844ns (35.113%)  route 8.951ns (64.887%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE                         0.000     0.000 r  u1/cuenta_reg[11]/C
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/cuenta_reg[11]/Q
                         net (fo=13, routed)          1.588     2.044    u1/cuenta_reg_n_0_[11]
    SLICE_X63Y15         LUT6 (Prop_lut6_I2_O)        0.124     2.168 r  u1/segmento_OBUF[6]_inst_i_64/O
                         net (fo=5, routed)           0.858     3.026    u1/segmento_OBUF[6]_inst_i_64_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.124     3.150 r  u1/segmento_OBUF[6]_inst_i_39/O
                         net (fo=9, routed)           1.151     4.301    u1/segmento_OBUF[6]_inst_i_39_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.425 r  u1/segmento_OBUF[6]_inst_i_40/O
                         net (fo=4, routed)           0.828     5.253    u1/segmento_OBUF[6]_inst_i_40_n_0
    SLICE_X63Y13         LUT6 (Prop_lut6_I1_O)        0.124     5.377 r  u1/segmento_OBUF[6]_inst_i_36/O
                         net (fo=2, routed)           1.004     6.381    u1/segmento_OBUF[6]_inst_i_36_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I3_O)        0.124     6.505 r  u1/segmento_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.797     7.302    u1/segmento_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I3_O)        0.124     7.426 r  u1/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.031     8.457    u1/sg3[3]
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.581 r  u1/segmento_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.694    10.275    segmento_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.795 r  segmento_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.795    segmento[4]
    U5                                                                r  segmento[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.739ns  (logic 5.467ns (39.794%)  route 8.271ns (60.206%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE                         0.000     0.000 r  u1/cuenta_reg[9]/C
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          1.204     1.623    u1/cuenta_reg_n_0_[9]
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.299     1.922 r  u1/segmento_OBUF[6]_inst_i_71/O
                         net (fo=7, routed)           1.044     2.966    u1/segmento_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y16         LUT5 (Prop_lut5_I2_O)        0.152     3.118 r  u1/segmento_OBUF[6]_inst_i_61/O
                         net (fo=3, routed)           0.667     3.785    u1/segmento_OBUF[6]_inst_i_61_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.332     4.117 r  u1/segmento_OBUF[6]_inst_i_52/O
                         net (fo=2, routed)           0.855     4.973    u1/segmento_OBUF[6]_inst_i_52_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I1_O)        0.124     5.097 r  u1/segmento_OBUF[6]_inst_i_29/O
                         net (fo=3, routed)           0.959     6.055    u1/segmento_OBUF[6]_inst_i_29_n_0
    SLICE_X61Y13         LUT5 (Prop_lut5_I2_O)        0.150     6.205 r  u1/segmento_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.819     7.025    u1/segmento_OBUF[6]_inst_i_11_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I2_O)        0.332     7.357 r  u1/segmento_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.007     8.364    u1/sg3[2]
    SLICE_X63Y17         LUT4 (Prop_lut4_I3_O)        0.124     8.488 r  u1/segmento_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.716    10.203    segmento_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.739 r  segmento_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.739    segmento[2]
    U8                                                                r  segmento[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.374ns  (logic 5.229ns (39.102%)  route 8.144ns (60.898%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE                         0.000     0.000 r  u1/cuenta_reg[9]/C
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          1.204     1.623    u1/cuenta_reg_n_0_[9]
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.299     1.922 r  u1/segmento_OBUF[6]_inst_i_71/O
                         net (fo=7, routed)           1.044     2.966    u1/segmento_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y16         LUT5 (Prop_lut5_I2_O)        0.152     3.118 r  u1/segmento_OBUF[6]_inst_i_61/O
                         net (fo=3, routed)           0.825     3.943    u1/segmento_OBUF[6]_inst_i_61_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.332     4.275 r  u1/segmento_OBUF[6]_inst_i_37/O
                         net (fo=6, routed)           1.052     5.327    u1/segmento_OBUF[6]_inst_i_37_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I0_O)        0.124     5.451 r  u1/segmento_OBUF[6]_inst_i_16/O
                         net (fo=4, routed)           0.686     6.137    u1/segmento_OBUF[6]_inst_i_16_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.261 r  u1/segmento_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.865     7.126    u1/segmento_OBUF[6]_inst_i_9_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.250 r  u1/segmento_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.809     8.059    u1/sg3[1]
    SLICE_X62Y12         LUT4 (Prop_lut4_I0_O)        0.124     8.183 r  u1/segmento_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.659     9.842    segmento_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.374 r  segmento_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.374    segmento[6]
    U7                                                                r  segmento[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.581ns  (logic 4.335ns (57.179%)  route 3.246ns (42.821%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE                         0.000     0.000 r  u4/cuenta_reg[0]/C
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u4/cuenta_reg[0]/Q
                         net (fo=10, routed)          1.010     1.466    u4/Q[0]
    SLICE_X64Y17         LUT3 (Prop_lut3_I0_O)        0.152     1.618 r  u4/anodo_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.236     3.854    anodo_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.727     7.581 r  anodo_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.581    anodo[0]
    U2                                                                r  anodo[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.294ns  (logic 4.329ns (59.353%)  route 2.965ns (40.647%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE                         0.000     0.000 r  u4/cuenta_reg[0]/C
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u4/cuenta_reg[0]/Q
                         net (fo=10, routed)          1.018     1.474    u4/Q[0]
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.146     1.620 r  u4/anodo_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.946     3.567    anodo_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727     7.294 r  anodo_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.294    anodo[2]
    V4                                                                r  anodo[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.179ns  (logic 4.079ns (56.822%)  route 3.100ns (43.178%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE                         0.000     0.000 r  u4/cuenta_reg[0]/C
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u4/cuenta_reg[0]/Q
                         net (fo=10, routed)          1.018     1.474    u4/Q[0]
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.124     1.598 r  u4/anodo_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.081     3.680    anodo_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.179 r  anodo_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.179    anodo[1]
    U4                                                                r  anodo[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u4/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u4/cuenta_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.183ns (50.086%)  route 0.182ns (49.914%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE                         0.000     0.000 r  u4/cuenta_reg[0]/C
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u4/cuenta_reg[0]/Q
                         net (fo=10, routed)          0.182     0.323    u4/Q[0]
    SLICE_X63Y17         LUT2 (Prop_lut2_I1_O)        0.042     0.365 r  u4/cuenta[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.365    u4/cuenta[1]_i_1__0_n_0
    SLICE_X63Y17         FDCE                                         r  u4/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDCE                         0.000     0.000 r  u1/cuenta_reg[0]/C
    SLICE_X61Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u1/cuenta_reg[0]/Q
                         net (fo=4, routed)           0.180     0.321    u1/cuenta_reg_n_0_[0]
    SLICE_X61Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  u1/cuenta[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.366    u1/cuenta[0]_i_1__1_n_0
    SLICE_X61Y13         FDCE                                         r  u1/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u4/cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE                         0.000     0.000 r  u4/cuenta_reg[0]/C
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u4/cuenta_reg[0]/Q
                         net (fo=10, routed)          0.182     0.323    u4/Q[0]
    SLICE_X63Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.368 r  u4/cuenta[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.368    u4/cuenta[0]_i_1__2_n_0
    SLICE_X63Y17         FDCE                                         r  u4/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u4/cuenta_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.186ns (37.215%)  route 0.314ns (62.785%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE                         0.000     0.000 r  u4/cuenta_reg[2]/C
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u4/cuenta_reg[2]/Q
                         net (fo=9, routed)           0.214     0.355    u4/Q[2]
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.045     0.400 r  u4/cuenta[2]_i_1/O
                         net (fo=1, routed)           0.100     0.500    u4/cuenta[2]_i_1_n_0
    SLICE_X63Y17         FDCE                                         r  u4/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.276ns (39.655%)  route 0.420ns (60.345%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE                         0.000     0.000 r  u1/cuenta_reg[10]/C
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u1/cuenta_reg[10]/Q
                         net (fo=13, routed)          0.187     0.328    u1/cuenta_reg_n_0_[10]
    SLICE_X61Y14         LUT6 (Prop_lut6_I5_O)        0.045     0.373 r  u1/cuenta[13]_i_3/O
                         net (fo=1, routed)           0.050     0.423    u1/cuenta[13]_i_3_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I0_O)        0.045     0.468 r  u1/cuenta[13]_i_2/O
                         net (fo=14, routed)          0.183     0.651    u1/cuenta[13]_i_2_n_0
    SLICE_X61Y14         LUT2 (Prop_lut2_I1_O)        0.045     0.696 r  u1/cuenta[10]_i_1/O
                         net (fo=1, routed)           0.000     0.696    u1/cuenta[10]
    SLICE_X61Y14         FDCE                                         r  u1/cuenta_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.697ns  (logic 0.277ns (39.742%)  route 0.420ns (60.258%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE                         0.000     0.000 r  u1/cuenta_reg[10]/C
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u1/cuenta_reg[10]/Q
                         net (fo=13, routed)          0.187     0.328    u1/cuenta_reg_n_0_[10]
    SLICE_X61Y14         LUT6 (Prop_lut6_I5_O)        0.045     0.373 r  u1/cuenta[13]_i_3/O
                         net (fo=1, routed)           0.050     0.423    u1/cuenta[13]_i_3_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I0_O)        0.045     0.468 r  u1/cuenta[13]_i_2/O
                         net (fo=14, routed)          0.183     0.651    u1/cuenta[13]_i_2_n_0
    SLICE_X61Y14         LUT2 (Prop_lut2_I1_O)        0.046     0.697 r  u1/cuenta[9]_i_1/O
                         net (fo=1, routed)           0.000     0.697    u1/cuenta[9]
    SLICE_X61Y14         FDCE                                         r  u1/cuenta_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.699ns  (logic 0.276ns (39.483%)  route 0.423ns (60.517%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE                         0.000     0.000 r  u1/cuenta_reg[10]/C
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u1/cuenta_reg[10]/Q
                         net (fo=13, routed)          0.187     0.328    u1/cuenta_reg_n_0_[10]
    SLICE_X61Y14         LUT6 (Prop_lut6_I5_O)        0.045     0.373 r  u1/cuenta[13]_i_3/O
                         net (fo=1, routed)           0.050     0.423    u1/cuenta[13]_i_3_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I0_O)        0.045     0.468 r  u1/cuenta[13]_i_2/O
                         net (fo=14, routed)          0.186     0.654    u1/cuenta[13]_i_2_n_0
    SLICE_X61Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.699 r  u1/cuenta[7]_i_1/O
                         net (fo=1, routed)           0.000     0.699    u1/cuenta[7]
    SLICE_X61Y13         FDCE                                         r  u1/cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.705ns  (logic 0.282ns (39.998%)  route 0.423ns (60.002%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE                         0.000     0.000 r  u1/cuenta_reg[10]/C
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u1/cuenta_reg[10]/Q
                         net (fo=13, routed)          0.187     0.328    u1/cuenta_reg_n_0_[10]
    SLICE_X61Y14         LUT6 (Prop_lut6_I5_O)        0.045     0.373 r  u1/cuenta[13]_i_3/O
                         net (fo=1, routed)           0.050     0.423    u1/cuenta[13]_i_3_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I0_O)        0.045     0.468 r  u1/cuenta[13]_i_2/O
                         net (fo=14, routed)          0.186     0.654    u1/cuenta[13]_i_2_n_0
    SLICE_X61Y13         LUT2 (Prop_lut2_I1_O)        0.051     0.705 r  u1/cuenta[8]_i_1/O
                         net (fo=1, routed)           0.000     0.705    u1/cuenta[8]
    SLICE_X61Y13         FDCE                                         r  u1/cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.715ns  (logic 0.422ns (59.057%)  route 0.293ns (40.943%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDCE                         0.000     0.000 r  u1/cuenta_reg[0]/C
    SLICE_X61Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/cuenta_reg[0]/Q
                         net (fo=4, routed)           0.133     0.274    u1/cuenta_reg_n_0_[0]
    SLICE_X60Y12         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.173     0.447 r  u1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.159     0.607    u1/plusOp_carry_n_5
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.108     0.715 r  u1/cuenta[3]_i_1/O
                         net (fo=1, routed)           0.000     0.715    u1/cuenta[3]
    SLICE_X61Y12         FDCE                                         r  u1/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.729ns  (logic 0.400ns (54.884%)  route 0.329ns (45.116%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDCE                         0.000     0.000 r  u1/cuenta_reg[6]/C
    SLICE_X61Y13         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u1/cuenta_reg[6]/Q
                         net (fo=14, routed)          0.134     0.262    u1/cuenta_reg_n_0_[6]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.164     0.426 r  u1/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.195     0.621    u1/plusOp_carry__0_n_6
    SLICE_X61Y13         LUT2 (Prop_lut2_I0_O)        0.108     0.729 r  u1/cuenta[6]_i_1/O
                         net (fo=1, routed)           0.000     0.729    u1/cuenta[6]
    SLICE_X61Y13         FDCE                                         r  u1/cuenta_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.500ns  (logic 1.441ns (26.204%)  route 4.059ns (73.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          4.059     5.500    uo/AR[0]
    SLICE_X60Y23         FDCE                                         f  uo/cuenta_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.503     4.844    uo/aux_reg_0
    SLICE_X60Y23         FDCE                                         r  uo/cuenta_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.500ns  (logic 1.441ns (26.204%)  route 4.059ns (73.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          4.059     5.500    uo/AR[0]
    SLICE_X60Y23         FDCE                                         f  uo/cuenta_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.503     4.844    uo/aux_reg_0
    SLICE_X60Y23         FDCE                                         r  uo/cuenta_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.500ns  (logic 1.441ns (26.204%)  route 4.059ns (73.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          4.059     5.500    uo/AR[0]
    SLICE_X60Y23         FDCE                                         f  uo/cuenta_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.503     4.844    uo/aux_reg_0
    SLICE_X60Y23         FDCE                                         r  uo/cuenta_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.500ns  (logic 1.441ns (26.204%)  route 4.059ns (73.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          4.059     5.500    uo/AR[0]
    SLICE_X60Y23         FDCE                                         f  uo/cuenta_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.503     4.844    uo/aux_reg_0
    SLICE_X60Y23         FDCE                                         r  uo/cuenta_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.358ns  (logic 1.441ns (26.898%)  route 3.917ns (73.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          3.917     5.358    uo/AR[0]
    SLICE_X60Y22         FDCE                                         f  uo/cuenta_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.504     4.845    uo/aux_reg_0
    SLICE_X60Y22         FDCE                                         r  uo/cuenta_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.358ns  (logic 1.441ns (26.898%)  route 3.917ns (73.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          3.917     5.358    uo/AR[0]
    SLICE_X60Y22         FDCE                                         f  uo/cuenta_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.504     4.845    uo/aux_reg_0
    SLICE_X60Y22         FDCE                                         r  uo/cuenta_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.358ns  (logic 1.441ns (26.898%)  route 3.917ns (73.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          3.917     5.358    uo/AR[0]
    SLICE_X60Y22         FDCE                                         f  uo/cuenta_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.504     4.845    uo/aux_reg_0
    SLICE_X60Y22         FDCE                                         r  uo/cuenta_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.358ns  (logic 1.441ns (26.898%)  route 3.917ns (73.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          3.917     5.358    uo/AR[0]
    SLICE_X60Y22         FDCE                                         f  uo/cuenta_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.504     4.845    uo/aux_reg_0
    SLICE_X60Y22         FDCE                                         r  uo/cuenta_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.207ns  (logic 1.441ns (27.681%)  route 3.765ns (72.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          3.765     5.207    uo/AR[0]
    SLICE_X60Y21         FDCE                                         f  uo/cuenta_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506     4.847    uo/aux_reg_0
    SLICE_X60Y21         FDCE                                         r  uo/cuenta_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.207ns  (logic 1.441ns (27.681%)  route 3.765ns (72.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          3.765     5.207    uo/AR[0]
    SLICE_X60Y21         FDCE                                         f  uo/cuenta_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506     4.847    uo/aux_reg_0
    SLICE_X60Y21         FDCE                                         r  uo/cuenta_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.795ns  (logic 0.210ns (11.675%)  route 1.585ns (88.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          1.585     1.795    uo/AR[0]
    SLICE_X60Y19         FDCE                                         f  uo/cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.854     1.981    uo/aux_reg_0
    SLICE_X60Y19         FDCE                                         r  uo/cuenta_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.795ns  (logic 0.210ns (11.675%)  route 1.585ns (88.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          1.585     1.795    uo/AR[0]
    SLICE_X60Y19         FDCE                                         f  uo/cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.854     1.981    uo/aux_reg_0
    SLICE_X60Y19         FDCE                                         r  uo/cuenta_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.795ns  (logic 0.210ns (11.675%)  route 1.585ns (88.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          1.585     1.795    uo/AR[0]
    SLICE_X60Y19         FDCE                                         f  uo/cuenta_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.854     1.981    uo/aux_reg_0
    SLICE_X60Y19         FDCE                                         r  uo/cuenta_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.795ns  (logic 0.210ns (11.675%)  route 1.585ns (88.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          1.585     1.795    uo/AR[0]
    SLICE_X60Y19         FDCE                                         f  uo/cuenta_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.854     1.981    uo/aux_reg_0
    SLICE_X60Y19         FDCE                                         r  uo/cuenta_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.795ns  (logic 0.210ns (11.675%)  route 1.585ns (88.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          1.585     1.795    uo/AR[0]
    SLICE_X60Y19         FDCE                                         f  uo/cuenta_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.854     1.981    uo/aux_reg_0
    SLICE_X60Y19         FDCE                                         r  uo/cuenta_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.795ns  (logic 0.210ns (11.675%)  route 1.585ns (88.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          1.585     1.795    uo/AR[0]
    SLICE_X60Y19         FDCE                                         f  uo/cuenta_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.854     1.981    uo/aux_reg_0
    SLICE_X60Y19         FDCE                                         r  uo/cuenta_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/aux_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.800ns  (logic 0.210ns (11.641%)  route 1.590ns (88.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          1.590     1.800    uo/AR[0]
    SLICE_X62Y19         FDCE                                         f  uo/aux_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.856     1.983    uo/aux_reg_0
    SLICE_X62Y19         FDCE                                         r  uo/aux_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.800ns  (logic 0.210ns (11.641%)  route 1.590ns (88.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          1.590     1.800    uo/AR[0]
    SLICE_X62Y19         FDCE                                         f  uo/cuenta_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.856     1.983    uo/aux_reg_0
    SLICE_X62Y19         FDCE                                         r  uo/cuenta_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.869ns  (logic 0.210ns (11.209%)  route 1.660ns (88.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          1.660     1.869    uo/AR[0]
    SLICE_X60Y20         FDCE                                         f  uo/cuenta_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.853     1.980    uo/aux_reg_0
    SLICE_X60Y20         FDCE                                         r  uo/cuenta_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.869ns  (logic 0.210ns (11.209%)  route 1.660ns (88.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          1.660     1.869    uo/AR[0]
    SLICE_X60Y20         FDCE                                         f  uo/cuenta_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.853     1.980    uo/aux_reg_0
    SLICE_X60Y20         FDCE                                         r  uo/cuenta_reg[12]/C





