Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'newChar' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:106]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'char' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:114]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'address' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addr_b' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" Line 3. Module FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" Line 37. Module AHBVGA doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.caeserEncoder
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.VGASYS
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
