
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Sat Mar  1 21:22:14 2025
Host:		ieng6-ece-11.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/fullchip.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sat Mar  1 21:22:36 2025
viaInitial ends at Sat Mar  1 21:22:36 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.22min, fe_real=0.40min, fe_mem=475.7M) ***
*** Begin netlist parsing (mem=475.7M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/fullchip.out.v'

*** Memory Usage v#1 (Current mem = 478.707M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=478.7M) ***
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1752 modules.
** info: there are 23281 stdCell insts.

*** Memory Usage v#1 (Current mem = 548.539M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:00:14.0, real=0:00:25.0, peak res=298.7M, current mem=668.7M)
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'reset]' (File ./constraints/fullchip.sdc, Line 12).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'reset]' (File ./constraints/fullchip.sdc, Line 12).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ./constraints/fullchip.sdc, Line 12).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ./constraints/fullchip.sdc, Line 12).

INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 2 Warnings and 2 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=313.9M, current mem=685.9M)
Current (total cpu=0:00:14.1, real=0:00:25.0, peak res=313.9M, current mem=685.9M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1088.28 CPU=0:00:02.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 1088.3M) ***
*** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:00:22.8 mem=1088.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.634  | -0.634  |  0.003  |
|           TNS (ns):|-590.295 |-590.295 |  0.000  |
|    Violating Paths:|  1201   |  1201   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 5.23 sec
Total Real time: 5.0 sec
Total Memory Usage: 1006.269531 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
23281 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
23281 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1006.3M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -number_of_sets 10 -spacing 6 -layer M4 -width 2 -nets { VSS VDD }

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 20 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1006.3M) ***
<CMD> sroute
*** Begin SPECIAL ROUTE on Sat Mar  1 21:23:02 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR
SPECIAL ROUTE ran on machine: ieng6-ece-11.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1891.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 134 used
Read in 134 components
  134 core components: 134 unplaced, 0 placed, 0 fixed
Read in 243 logical pins
Read in 243 nets
Read in 2 special nets, 2 routed
Read in 268 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 510
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 255
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1907.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sat Mar  1 21:23:02 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sat Mar  1 21:23:03 2025

sroute post-processing starts at Sat Mar  1 21:23:03 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Sat Mar  1 21:23:03 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 14.24 megs
sroute: Total Peak Memory used = 1020.51 megs
<CMD> fit
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType start -spacing 2.0 -start 55.1 0.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1168.4M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 2.0 -start 0.0 55.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} reset {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]}}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1168.4M).
<CMD> fit
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    243 |    243 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    243 |    243 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1168.4M).
<CMD> setMaxRouteLayer 4
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1168.5M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.21727 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1261.79 CPU=0:00:02.5 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.8  real=0:00:02.0  mem= 1261.8M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:04.2) (Real : 0:00:04.0) (mem : 1261.8M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 506 instances (buffers/inverters) removed
*       :      1 instance  of type 'INVD6' removed
*       :      4 instances of type 'INVD4' removed
*       :     11 instances of type 'INVD3' removed
*       :     14 instances of type 'INVD2' removed
*       :     30 instances of type 'INVD1' removed
*       :     11 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND4' removed
*       :      2 instances of type 'CKND3' removed
*       :     23 instances of type 'CKND2' removed
*       :      1 instance  of type 'CKBD6' removed
*       :    192 instances of type 'CKBD4' removed
*       :      7 instances of type 'CKBD2' removed
*       :     42 instances of type 'CKBD1' removed
*       :      6 instances of type 'BUFFD8' removed
*       :      3 instances of type 'BUFFD6' removed
*       :     19 instances of type 'BUFFD4' removed
*       :     11 instances of type 'BUFFD3' removed
*       :    103 instances of type 'BUFFD2' removed
*       :     20 instances of type 'BUFFD1' removed
*       :      5 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.9) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=22785 (0 fixed + 22785 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=24958 #term=87533 #term/net=3.51, #fixedIo=0, #floatIo=0, #fixedPin=241, #floatPin=0
stdCell: 22785 single + 0 double + 0 multi
Total standard cell length = 57.7834 (mm), area = 0.1040 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.497.
Density for the design = 0.497.
       = stdcell_area 288917 sites (104010 um^2) / alloc_area 581742 sites (209427 um^2).
Pin Density = 0.1497.
            = total # of pins 87533 / total area 584708.
*Internal placement parameters: * | 14 | 0x000555
End delay calculation. (MEM=1280.87 CPU=0:00:02.4 REAL=0:00:03.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 8.969e+04 (4.34e+04 4.63e+04)
              Est.  stn bbox = 1.163e+05 (6.52e+04 5.10e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1280.9M
Iteration  2: Total net bbox = 1.465e+05 (4.34e+04 1.03e+05)
              Est.  stn bbox = 2.153e+05 (6.52e+04 1.50e+05)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1280.9M
Iteration  3: Total net bbox = 1.590e+05 (5.81e+04 1.01e+05)
              Est.  stn bbox = 2.371e+05 (9.08e+04 1.46e+05)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 1280.9M
Iteration  4: Total net bbox = 1.858e+05 (5.98e+04 1.26e+05)
              Est.  stn bbox = 2.680e+05 (9.38e+04 1.74e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1280.9M
End delay calculation. (MEM=1299.95 CPU=0:00:02.5 REAL=0:00:02.0)
Iteration  5: Total net bbox = 5.045e+05 (2.28e+05 2.77e+05)
              Est.  stn bbox = 6.380e+05 (2.87e+05 3.51e+05)
              cpu = 0:00:11.7 real = 0:00:11.0 mem = 1299.9M
Iteration  6: Total net bbox = 3.405e+05 (1.33e+05 2.07e+05)
              Est.  stn bbox = 4.506e+05 (1.81e+05 2.69e+05)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 1299.9M
End delay calculation. (MEM=1299.95 CPU=0:00:02.5 REAL=0:00:02.0)
Iteration  7: Total net bbox = 3.683e+05 (1.61e+05 2.07e+05)
              Est.  stn bbox = 4.837e+05 (2.14e+05 2.69e+05)
              cpu = 0:00:05.1 real = 0:00:05.0 mem = 1299.9M
Iteration  8: Total net bbox = 4.017e+05 (1.61e+05 2.41e+05)
              Est.  stn bbox = 5.227e+05 (2.14e+05 3.08e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1299.9M
End delay calculation. (MEM=1282.25 CPU=0:00:02.5 REAL=0:00:02.0)
Iteration  9: Total net bbox = 4.130e+05 (1.72e+05 2.41e+05)
              Est.  stn bbox = 5.366e+05 (2.28e+05 3.08e+05)
              cpu = 0:00:05.3 real = 0:00:05.0 mem = 1282.4M
Iteration 10: Total net bbox = 4.713e+05 (2.00e+05 2.72e+05)
              Est.  stn bbox = 6.023e+05 (2.59e+05 3.43e+05)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 1282.4M
End delay calculation. (MEM=1301.45 CPU=0:00:02.5 REAL=0:00:02.0)
Iteration 11: Total net bbox = 4.776e+05 (2.04e+05 2.74e+05)
              Est.  stn bbox = 6.103e+05 (2.64e+05 3.46e+05)
              cpu = 0:00:08.1 real = 0:00:08.0 mem = 1301.5M
Iteration 12: Total net bbox = 5.103e+05 (2.19e+05 2.91e+05)
              Est.  stn bbox = 6.449e+05 (2.80e+05 3.65e+05)
              cpu = 0:00:04.8 real = 0:00:05.0 mem = 1301.5M
End delay calculation. (MEM=1301.45 CPU=0:00:02.4 REAL=0:00:02.0)
Iteration 13: Total net bbox = 5.459e+05 (2.52e+05 2.93e+05)
              Est.  stn bbox = 6.827e+05 (3.16e+05 3.67e+05)
              cpu = 0:00:10.1 real = 0:00:10.0 mem = 1301.5M
Iteration 14: Total net bbox = 5.333e+05 (2.60e+05 2.73e+05)
              Est.  stn bbox = 6.695e+05 (3.25e+05 3.45e+05)
              cpu = 0:00:05.0 real = 0:00:05.0 mem = 1301.5M
Iteration 15: Total net bbox = 5.587e+05 (2.82e+05 2.77e+05)
              Est.  stn bbox = 6.953e+05 (3.47e+05 3.48e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1301.5M
*** cost = 5.587e+05 (2.82e+05 2.77e+05) (cpu for global=0:00:58.4) real=0:00:59.0***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:01:50 mem=1189.8M) ***
Total net bbox length = 5.587e+05 (2.818e+05 2.768e+05) (ext = 2.604e+04)
Move report: Detail placement moves 19738 insts, mean move: 3.35 um, max move: 47.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/U13): (372.60, 330.40) --> (344.60, 350.20)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:04.0 MEM: 1196.1MB
Summary Report:
Instances move: 19738 (out of 22785 movable)
Mean displacement: 3.35 um
Max displacement: 47.80 um (Instance: core_instance/mac_array_instance/col_idx_5__mac_col_inst/U13) (372.6, 330.4) -> (344.6, 350.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 5.212e+05 (2.419e+05 2.793e+05) (ext = 2.566e+04)
Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 1196.1MB
*** Finished refinePlace (0:01:54 mem=1196.1M) ***
*** Finished Initial Placement (cpu=0:01:06, real=0:01:06, mem=1196.1M) ***
Starting IO pin assignment...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=8312 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=24958  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 24958 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 24958 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 6.466158e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.02% V
[NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.03% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 87292
[NR-eagl] Layer2(M2)(V) length: 2.299430e+05um, number of vias: 122672
[NR-eagl] Layer3(M3)(H) length: 3.122331e+05um, number of vias: 8829
[NR-eagl] Layer4(M4)(V) length: 1.207400e+05um, number of vias: 0
[NR-eagl] Total length: 6.629161e+05um, number of vias: 218793
[NR-eagl] End Peak syMemory usage = 1227.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.96 seconds
**placeDesign ... cpu = 0: 1:12, real = 0: 1:12, mem = 1217.2M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1225.2M, totSessionCpu=0:01:56 **
setTrialRouteMode -maxRouteLayer 4
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1227.2M)
Extraction called for design 'fullchip' of instances=22785 and nets=25084 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1227.199M)
** Profile ** Start :  cpu=0:00:00.0, mem=1227.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1227.2M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1328.73 CPU=0:00:03.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1328.7M) ***
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:04.0 totSessionCpu=0:02:01 mem=1328.7M)
** Profile ** Overall slacks :  cpu=0:00:04.5, mem=1328.7M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1328.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -9.537  |
|           TNS (ns):|-15196.1 |
|    Violating Paths:|  6079   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    223 (223)     |   -0.665   |    223 (223)     |
|   max_tran     |    229 (9743)    |  -11.688   |    229 (9743)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.412%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1328.7M
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1275.4M, totSessionCpu=0:02:02 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1277.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1277.6M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 22785

Instance distribution across the VT partitions:

 LVT : inst = 7364 (32.3%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 7364 (32.3%)

 HVT : inst = 15421 (67.7%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 15421 (67.7%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  24960
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1049.13MB/1049.13MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1049.25MB/1049.25MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1049.28MB/1049.28MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-01 21:25:40 (2025-Mar-02 05:25:40 GMT)
2025-Mar-01 21:25:40 (2025-Mar-02 05:25:40 GMT): 10%
2025-Mar-01 21:25:40 (2025-Mar-02 05:25:40 GMT): 20%
2025-Mar-01 21:25:40 (2025-Mar-02 05:25:40 GMT): 30%
2025-Mar-01 21:25:40 (2025-Mar-02 05:25:40 GMT): 40%
2025-Mar-01 21:25:40 (2025-Mar-02 05:25:40 GMT): 50%
2025-Mar-01 21:25:40 (2025-Mar-02 05:25:40 GMT): 60%
2025-Mar-01 21:25:40 (2025-Mar-02 05:25:40 GMT): 70%
2025-Mar-01 21:25:41 (2025-Mar-02 05:25:41 GMT): 80%
2025-Mar-01 21:25:41 (2025-Mar-02 05:25:41 GMT): 90%

Finished Levelizing
2025-Mar-01 21:25:41 (2025-Mar-02 05:25:41 GMT)

Starting Activity Propagation
2025-Mar-01 21:25:41 (2025-Mar-02 05:25:41 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-01 21:25:41 (2025-Mar-02 05:25:41 GMT): 10%
2025-Mar-01 21:25:41 (2025-Mar-02 05:25:41 GMT): 20%

Finished Activity Propagation
2025-Mar-01 21:25:41 (2025-Mar-02 05:25:41 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1050.39MB/1050.39MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-01 21:25:41 (2025-Mar-02 05:25:41 GMT)
 ... Calculating leakage power
2025-Mar-01 21:25:41 (2025-Mar-02 05:25:41 GMT): 10%
2025-Mar-01 21:25:41 (2025-Mar-02 05:25:41 GMT): 20%
2025-Mar-01 21:25:41 (2025-Mar-02 05:25:41 GMT): 30%
2025-Mar-01 21:25:41 (2025-Mar-02 05:25:41 GMT): 40%

Finished Calculating power
2025-Mar-01 21:25:41 (2025-Mar-02 05:25:41 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1050.55MB/1050.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1050.55MB/1050.55MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1050.58MB/1050.58MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-01 21:25:41 (2025-Mar-02 05:25:41 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.93367172
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2887       30.92
Macro                                  0           0
IO                                     0           0
Combinational                     0.6449       69.08
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.9337         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.9337         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U319 (FA1D4): 	 0.0002614
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U319 (FA1D4): 	 0.0002614
* 		Total Cap: 	1.82654e-10 F
* 		Total instances in design: 22785
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.933672 mW
Cell usage statistics:  
Library tcbn65gpluswc , 22785 cells ( 100.000000%) , 0.933672 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1050.60MB/1050.60MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -9.637 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.927 mW
Resizable instances =  22785 (100.0%), leakage = 0.927 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   7364 (32.3%), lkg = 0.267 mW (28.8%)
   -ve slk =   7336 (32.2%), lkg = 0.266 mW (28.7%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  15421 (67.7%), lkg = 0.660 mW (71.2%)
   -ve slk =  15179 (66.6%), lkg = 0.658 mW (70.9%)

OptMgr: Begin forced downsizing
OptMgr: 6971 instances resized in force mode
OptMgr: Updating timing
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1341.29 CPU=0:00:03.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1341.3M) ***
OptMgr: Design WNS: -11.288 ns
OptMgr: 2061 (30%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -9.782 ns

Design leakage power (state independent) = 0.866 mW
Resizable instances =  22785 (100.0%), leakage = 0.866 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   3338 (14.6%), lkg = 0.137 mW (15.8%)
   -ve slk =   3338 (14.6%), lkg = 0.137 mW (15.8%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  19447 (85.4%), lkg = 0.729 mW (84.2%)
   -ve slk =  19227 (84.4%), lkg = 0.726 mW (83.8%)


Summary: cell sizing

 4910 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0       4910       4910

    2 instances changed cell type from        AN2D1   to    CKAN2D0
   18 instances changed cell type from       AN2XD1   to    CKAN2D0
  200 instances changed cell type from       AO21D1   to     AO21D0
    1 instances changed cell type from      AOI21D1   to    AOI21D0
    3 instances changed cell type from      CKAN2D1   to    CKAN2D0
  264 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
  130 instances changed cell type from      CKND2D1   to    CKND2D0
  182 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
    3 instances changed cell type from     CKXOR2D1   to     XOR2D0
   63 instances changed cell type from       IND2D1   to     IND2D0
    7 instances changed cell type from       IND3D1   to     IND3D0
   95 instances changed cell type from       INR2D1   to     INR2D0
    8 instances changed cell type from       INR2D1   to    INR2XD0
   36 instances changed cell type from       INR2D2   to    INR2XD1
   22 instances changed cell type from      INR2XD0   to     INR2D0
  178 instances changed cell type from        INVD1   to      CKND0
    5 instances changed cell type from      IOA21D1   to    IOA21D0
    7 instances changed cell type from     MOAI22D1   to   MOAI22D0
   29 instances changed cell type from        ND2D0   to    CKND2D0
  171 instances changed cell type from        ND2D1   to    CKND2D0
  102 instances changed cell type from        ND2D2   to    CKND2D2
   18 instances changed cell type from        ND2D3   to    CKND2D3
   37 instances changed cell type from        ND2D4   to    CKND2D4
    4 instances changed cell type from        ND2D8   to    CKND2D8
    1 instances changed cell type from        ND4D1   to      ND4D0
   23 instances changed cell type from        NR2D1   to      NR2D0
    4 instances changed cell type from        NR2D1   to     NR2XD0
   29 instances changed cell type from        NR2D2   to     NR2XD1
    1 instances changed cell type from        NR2D4   to     NR2XD2
   45 instances changed cell type from       NR2XD0   to      NR2D0
    3 instances changed cell type from       OA21D1   to     OA21D0
   52 instances changed cell type from      OAI21D1   to    OAI21D0
  944 instances changed cell type from      OAI22D1   to    OAI22D0
   36 instances changed cell type from        OR2D1   to      OR2D0
    2 instances changed cell type from       OR2XD1   to      OR2D0
 2125 instances changed cell type from       XNR2D1   to     XNR2D0
    6 instances changed cell type from       XNR3D1   to     XNR3D0
   54 instances changed cell type from       XOR3D1   to     XOR3D0
  checkSum: 4910



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1077.11MB/1077.11MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1077.11MB/1077.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1077.11MB/1077.11MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-01 21:25:51 (2025-Mar-02 05:25:51 GMT)
2025-Mar-01 21:25:51 (2025-Mar-02 05:25:51 GMT): 10%
2025-Mar-01 21:25:51 (2025-Mar-02 05:25:51 GMT): 20%
2025-Mar-01 21:25:51 (2025-Mar-02 05:25:51 GMT): 30%
2025-Mar-01 21:25:51 (2025-Mar-02 05:25:51 GMT): 40%
2025-Mar-01 21:25:51 (2025-Mar-02 05:25:51 GMT): 50%
2025-Mar-01 21:25:51 (2025-Mar-02 05:25:51 GMT): 60%
2025-Mar-01 21:25:51 (2025-Mar-02 05:25:51 GMT): 70%
2025-Mar-01 21:25:51 (2025-Mar-02 05:25:51 GMT): 80%
2025-Mar-01 21:25:51 (2025-Mar-02 05:25:51 GMT): 90%

Finished Levelizing
2025-Mar-01 21:25:51 (2025-Mar-02 05:25:51 GMT)

Starting Activity Propagation
2025-Mar-01 21:25:51 (2025-Mar-02 05:25:51 GMT)
2025-Mar-01 21:25:52 (2025-Mar-02 05:25:52 GMT): 10%
2025-Mar-01 21:25:52 (2025-Mar-02 05:25:52 GMT): 20%

Finished Activity Propagation
2025-Mar-01 21:25:52 (2025-Mar-02 05:25:52 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1080.40MB/1080.40MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-01 21:25:52 (2025-Mar-02 05:25:52 GMT)
 ... Calculating leakage power
2025-Mar-01 21:25:52 (2025-Mar-02 05:25:52 GMT): 10%
2025-Mar-01 21:25:52 (2025-Mar-02 05:25:52 GMT): 20%
2025-Mar-01 21:25:52 (2025-Mar-02 05:25:52 GMT): 30%
2025-Mar-01 21:25:52 (2025-Mar-02 05:25:52 GMT): 40%

Finished Calculating power
2025-Mar-01 21:25:53 (2025-Mar-02 05:25:53 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1080.40MB/1080.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1080.40MB/1080.40MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1080.40MB/1080.40MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-01 21:25:53 (2025-Mar-02 05:25:53 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.87255065
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2887       33.09
Macro                                  0           0
IO                                     0           0
Combinational                     0.5838       66.91
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.8726         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.8726         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U319 (FA1D4): 	 0.0002614
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U319 (FA1D4): 	 0.0002614
* 		Total Cap: 	1.78888e-10 F
* 		Total instances in design: 22785
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.872551 mW
Cell usage statistics:  
Library tcbn65gpluswc , 22785 cells ( 100.000000%) , 0.872551 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1081.43MB/1081.43MB)

OptMgr: Leakage power optimization took: 13 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1418.0M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1418.0M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1418.0M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1418.0M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1418.0M)
CPU of: netlist preparation :0:00:00.0 (mem :1418.0M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1418.0M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 1309 out of 22785 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 16560
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -17.386  TNS Slack -32228.888 Density 48.40
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    48.40%|        -| -17.386|-32228.888|   0:00:00.0| 1515.8M|
|    48.40%|        0| -17.386|-32228.889|   0:00:00.0| 1515.8M|
|    48.40%|        0| -17.386|-32228.889|   0:00:01.0| 1515.8M|
|    47.99%|      706| -17.386|-32175.188|   0:00:05.0| 1515.8M|
|    47.99%|        4| -17.386|-32175.191|   0:00:00.0| 1515.8M|
|    47.99%|        0| -17.386|-32175.191|   0:00:00.0| 1515.8M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -17.386  TNS Slack -32175.191 Density 47.99
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.6) (real = 0:00:08.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1354.99M, totSessionCpu=0:02:29).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    47.99%|        -| -17.386|-32175.191|   0:00:00.0| 1488.5M|
|    47.99%|        -| -17.386|-32175.191|   0:00:00.0| 1488.5M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1488.5M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   395   | 11347   |   350   |    350  |     0   |     0   |     0   |     0   | -17.39 |          0|          0|          0|  47.99  |            |           |
|    14   |   859   |     2   |      2  |     0   |     0   |     0   |     0   | -2.22 |        198|          0|        326|  48.25  |   0:00:09.0|    1506.8M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.22 |          0|          0|         16|  48.25  |   0:00:01.0|    1506.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:10.4 real=0:00:11.0 mem=1506.8M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:50, real = 0:00:50, mem = 1355.4M, totSessionCpu=0:02:46 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.223  TNS Slack -4511.354 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.223|-4511.354|    48.25%|   0:00:00.0| 1502.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q7_reg_19_/D                                       |
|  -2.221|-3049.107|    48.55%|   0:00:17.0| 1573.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q7_reg_19_/D                                       |
|  -2.221|-2574.771|    49.05%|   0:00:12.0| 1554.3M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q7_reg_19_/D                                       |
|  -2.221|-2574.771|    49.05%|   0:00:01.0| 1554.3M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |          |            |        |          |         | q7_reg_19_/D                                       |
|  -1.626|-1672.134|    49.64%|   0:00:32.0| 1554.3M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.626|-1644.319|    49.80%|   0:00:10.0| 1573.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.626|-1608.132|    49.89%|   0:00:04.0| 1573.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.626|-1608.132|    49.89%|   0:00:01.0| 1573.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.505|-1493.579|    50.28%|   0:00:13.0| 1573.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.505|-1496.123|    50.30%|   0:00:06.0| 1573.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.505|-1488.156|    50.32%|   0:00:02.0| 1569.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.505|-1488.156|    50.32%|   0:00:01.0| 1569.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.503|-1459.192|    50.63%|   0:00:06.0| 1569.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.503|-1458.960|    50.63%|   0:00:04.0| 1569.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.503|-1458.951|    50.64%|   0:00:02.0| 1569.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.503|-1458.951|    50.64%|   0:00:01.0| 1569.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.500|-1448.724|    50.75%|   0:00:03.0| 1569.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q3_reg_18_/D                                       |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:55 real=0:01:55 mem=1569.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:55 real=0:01:55 mem=1569.1M) ***
** GigaOpt Global Opt End WNS Slack -1.500  TNS Slack -1448.725 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -1.500
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.500  TNS Slack -1448.725 Density 50.75
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    50.75%|        -|  -1.500|-1448.725|   0:00:00.0| 1549.9M|
|    50.73%|       25|  -1.500|-1448.509|   0:00:03.0| 1549.6M|
|    50.73%|        1|  -1.500|-1448.498|   0:00:00.0| 1549.6M|
|    50.73%|        0|  -1.500|-1448.498|   0:00:01.0| 1549.6M|
|    50.71%|       21|  -1.500|-1448.498|   0:00:01.0| 1549.6M|
|    50.41%|      798|  -1.498|-1452.121|   0:00:06.0| 1549.6M|
|    50.40%|       37|  -1.498|-1452.137|   0:00:01.0| 1549.6M|
|    50.40%|        2|  -1.498|-1452.137|   0:00:00.0| 1549.6M|
|    50.40%|        0|  -1.498|-1452.137|   0:00:00.0| 1549.6M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.498  TNS Slack -1452.137 Density 50.40
** Finished Core Area Reclaim Optimization (cpu = 0:00:12.9) (real = 0:00:13.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=1400.83M, totSessionCpu=0:05:02).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1400.8 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=8312 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=25878  numIgnoredNets=5
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 25873 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 25873 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 6.509700e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.02% V
[NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.02% V
[NR-eagl] End Peak syMemory usage = 1425.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.55 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:05:03 mem=1425.6M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
(cpu=0:00:01.2 mem=1425.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.6 mem=1425.6M) ***
Move report: Timing Driven Placement moves 23694 insts, mean move: 18.87 um, max move: 102.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFC378_n18): (264.00, 134.20) --> (361.40, 139.60)
	Runtime: CPU: 0:01:37 REAL: 0:01:38 MEM: 1574.5MB
Move report: Detail placement moves 3427 insts, mean move: 1.71 um, max move: 44.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFC101_n3): (158.00, 326.80) --> (202.80, 326.80)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1574.5MB
Summary Report:
Instances move: 23695 (out of 23705 movable)
Mean displacement: 18.89 um
Max displacement: 102.80 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFC378_n18) (264, 134.2) -> (361.4, 139.6)
	Length: 12 sites, height: 1 rows, site name: core, cell type: BUFFD6
Runtime: CPU: 0:01:40 REAL: 0:01:41 MEM: 1574.5MB
*** Finished refinePlace (0:06:43 mem=1574.5M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=8312 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=25878  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 25878 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 25878 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.709996e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 89132
[NR-eagl] Layer2(M2)(V) length: 2.395553e+05um, number of vias: 130780
[NR-eagl] Layer3(M3)(H) length: 2.567983e+05um, number of vias: 4694
[NR-eagl] Layer4(M4)(V) length: 8.810980e+04um, number of vias: 0
[NR-eagl] Total length: 5.844634e+05um, number of vias: 224606
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1433.3M)
Extraction called for design 'fullchip' of instances=23705 and nets=26004 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1433.285M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:04:49, real = 0:04:50, mem = 1426.3M, totSessionCpu=0:06:45 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1511.71 CPU=0:00:03.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1511.7M) ***
*** Timing NOT met, worst failing slack is -1.422
*** Check timing (0:00:04.6)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.422 TNS Slack -1394.023 Density 50.40
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.422|   -1.422|-1392.626|-1394.023|    50.40%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.394|   -1.394|-1374.282|-1375.680|    50.40%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -1.365|   -1.365|-1369.656|-1371.053|    50.40%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -1.342|   -1.342|-1356.528|-1357.925|    50.40%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.329|   -1.329|-1343.094|-1344.491|    50.40%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.302|   -1.302|-1334.882|-1336.279|    50.40%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.298|   -1.298|-1320.499|-1321.897|    50.40%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.290|   -1.290|-1310.463|-1311.860|    50.40%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -1.274|   -1.274|-1298.033|-1299.430|    50.41%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.276|   -1.276|-1294.758|-1296.155|    50.41%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.261|   -1.261|-1293.646|-1295.044|    50.42%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.247|   -1.247|-1283.894|-1285.291|    50.44%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.229|   -1.229|-1273.297|-1274.695|    50.44%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.225|   -1.225|-1268.424|-1269.821|    50.44%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.218|   -1.218|-1260.913|-1262.310|    50.44%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.214|   -1.214|-1257.690|-1259.087|    50.45%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.192|   -1.192|-1248.352|-1249.750|    50.45%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -1.181|   -1.181|-1241.000|-1242.398|    50.45%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.179|   -1.179|-1232.770|-1234.167|    50.46%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.177|   -1.177|-1227.069|-1228.467|    50.46%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.168|   -1.168|-1219.559|-1220.956|    50.46%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.160|   -1.160|-1214.911|-1216.308|    50.47%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_19_/D                                       |
|  -1.155|   -1.155|-1209.281|-1210.678|    50.48%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_19_/D                                       |
|  -1.151|   -1.151|-1206.758|-1208.155|    50.49%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_19_/D                                       |
|  -1.148|   -1.148|-1202.567|-1203.964|    50.51%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_19_/D                                       |
|  -1.142|   -1.142|-1200.516|-1201.914|    50.52%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -1.142|   -1.142|-1196.736|-1198.134|    50.53%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -1.134|   -1.134|-1195.237|-1196.634|    50.53%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -1.129|   -1.129|-1187.337|-1188.734|    50.55%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -1.127|   -1.127|-1183.899|-1185.296|    50.56%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -1.127|   -1.127|-1179.856|-1181.253|    50.57%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -1.122|   -1.122|-1179.419|-1180.816|    50.58%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -1.118|   -1.118|-1176.038|-1177.436|    50.60%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -1.115|   -1.115|-1173.978|-1175.375|    50.61%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -1.111|   -1.111|-1171.203|-1172.600|    50.62%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -1.106|   -1.106|-1169.153|-1170.551|    50.63%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -1.103|   -1.103|-1166.226|-1167.623|    50.64%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -1.103|   -1.103|-1164.268|-1165.665|    50.65%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -1.099|   -1.099|-1162.832|-1164.229|    50.67%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -1.095|   -1.095|-1159.490|-1160.887|    50.71%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.094|   -1.094|-1156.564|-1157.962|    50.73%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.094|   -1.094|-1156.209|-1157.606|    50.73%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.092|   -1.092|-1154.770|-1156.167|    50.76%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.092|   -1.092|-1152.806|-1154.204|    50.76%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.091|   -1.091|-1151.992|-1153.390|    50.77%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.083|   -1.083|-1150.500|-1151.897|    50.79%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.081|   -1.081|-1146.917|-1148.315|    50.80%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.081|   -1.081|-1145.421|-1146.818|    50.81%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.081|   -1.081|-1144.365|-1145.762|    50.81%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.077|   -1.077|-1141.653|-1143.051|    50.84%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -1.077|   -1.077|-1141.119|-1142.516|    50.85%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -1.076|   -1.076|-1139.766|-1141.163|    50.88%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -1.076|   -1.076|-1138.148|-1139.545|    50.88%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -1.072|   -1.072|-1137.834|-1139.231|    50.89%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.072|   -1.072|-1136.557|-1137.954|    50.89%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.070|   -1.070|-1133.662|-1135.060|    50.91%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.070|   -1.070|-1132.909|-1134.306|    50.92%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.066|   -1.066|-1131.850|-1133.247|    50.93%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.066|   -1.066|-1130.812|-1132.209|    50.93%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -1.066|   -1.066|-1130.772|-1132.169|    50.94%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -1.065|   -1.065|-1129.794|-1131.191|    50.96%|   0:00:00.0| 1593.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.064|   -1.064|-1129.589|-1130.986|    50.97%|   0:00:00.0| 1593.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.063|   -1.063|-1129.146|-1130.544|    50.98%|   0:00:00.0| 1593.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.063|   -1.063|-1128.087|-1129.484|    50.99%|   0:00:01.0| 1593.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.063|   -1.063|-1128.062|-1129.460|    50.99%|   0:00:00.0| 1593.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.060|   -1.060|-1127.135|-1128.532|    51.00%|   0:00:00.0| 1593.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -1.060|   -1.060|-1126.463|-1127.861|    51.00%|   0:00:01.0| 1593.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -1.060|   -1.060|-1126.402|-1127.799|    51.00%|   0:00:00.0| 1593.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -1.059|   -1.059|-1125.279|-1126.677|    51.02%|   0:00:00.0| 1593.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.059|   -1.059|-1124.896|-1126.294|    51.02%|   0:00:00.0| 1593.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.059|   -1.059|-1124.886|-1126.283|    51.02%|   0:00:00.0| 1593.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.057|   -1.057|-1123.919|-1125.316|    51.04%|   0:00:01.0| 1593.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.057|   -1.057|-1123.573|-1124.970|    51.05%|   0:00:00.0| 1593.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.057|   -1.057|-1123.101|-1124.498|    51.05%|   0:00:00.0| 1593.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.056|   -1.056|-1121.969|-1123.367|    51.07%|   0:00:00.0| 1593.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -1.055|   -1.055|-1121.501|-1122.898|    51.07%|   0:00:01.0| 1593.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.055|   -1.055|-1121.177|-1122.574|    51.07%|   0:00:00.0| 1593.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.053|   -1.053|-1120.440|-1121.837|    51.09%|   0:00:00.0| 1593.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.053|   -1.053|-1119.964|-1121.361|    51.09%|   0:00:00.0| 1593.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.051|   -1.051|-1118.456|-1119.853|    51.12%|   0:00:01.0| 1595.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -1.051|   -1.051|-1117.828|-1119.225|    51.12%|   0:00:00.0| 1595.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -1.050|   -1.050|-1116.741|-1118.139|    51.14%|   0:00:01.0| 1595.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -1.050|   -1.050|-1115.919|-1117.316|    51.14%|   0:00:00.0| 1595.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -1.049|   -1.049|-1115.270|-1116.667|    51.15%|   0:00:00.0| 1595.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.049|   -1.049|-1114.884|-1116.281|    51.15%|   0:00:01.0| 1595.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.048|   -1.048|-1114.588|-1115.985|    51.17%|   0:00:00.0| 1595.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.048|   -1.048|-1113.243|-1114.640|    51.20%|   0:00:02.0| 1596.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.048|   -1.048|-1112.851|-1114.248|    51.22%|   0:00:00.0| 1596.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.043|   -1.043|-1110.328|-1111.725|    51.26%|   0:00:01.0| 1596.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.043|   -1.043|-1107.760|-1109.157|    51.29%|   0:00:02.0| 1596.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.043|   -1.043|-1107.161|-1108.558|    51.30%|   0:00:01.0| 1596.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.039|   -1.039|-1105.035|-1106.432|    51.35%|   0:00:01.0| 1597.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.039|   -1.039|-1103.031|-1104.429|    51.38%|   0:00:02.0| 1597.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.039|   -1.039|-1102.758|-1104.156|    51.38%|   0:00:00.0| 1597.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.036|   -1.036|-1101.307|-1102.704|    51.45%|   0:00:01.0| 1597.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.036|   -1.036|-1099.525|-1100.922|    51.47%|   0:00:01.0| 1597.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.034|   -1.034|-1097.839|-1099.237|    51.52%|   0:00:01.0| 1597.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -1.034|   -1.034|-1096.611|-1098.008|    51.53%|   0:00:00.0| 1597.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -1.034|   -1.034|-1096.371|-1097.769|    51.53%|   0:00:01.0| 1599.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -1.030|   -1.030|-1095.514|-1096.911|    51.55%|   0:00:00.0| 1599.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -1.030|   -1.030|-1093.481|-1094.878|    51.56%|   0:00:01.0| 1599.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -1.030|   -1.030|-1093.445|-1094.842|    51.56%|   0:00:00.0| 1599.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -1.028|   -1.028|-1092.776|-1094.173|    51.60%|   0:00:01.0| 1599.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.028|   -1.028|-1092.465|-1093.862|    51.60%|   0:00:01.0| 1599.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.028|   -1.028|-1091.882|-1093.279|    51.63%|   0:00:00.0| 1599.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.028|   -1.028|-1091.760|-1093.157|    51.63%|   0:00:00.0| 1599.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.028|   -1.028|-1091.585|-1092.983|    51.64%|   0:00:01.0| 1599.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.029|   -1.029|-1089.681|-1091.078|    51.67%|   0:00:02.0| 1599.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -1.029|   -1.029|-1088.991|-1090.388|    51.72%|   0:00:01.0| 1600.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -1.029|   -1.029|-1088.967|-1090.365|    51.72%|   0:00:00.0| 1600.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -1.029|   -1.029|-1088.868|-1090.266|    51.73%|   0:00:00.0| 1600.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -1.029|   -1.029|-1088.601|-1089.999|    51.73%|   0:00:00.0| 1600.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -1.029|   -1.029|-1088.572|-1089.969|    51.74%|   0:00:00.0| 1600.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -1.029|   -1.029|-1088.323|-1089.720|    51.74%|   0:00:01.0| 1600.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -1.029|   -1.029|-1084.499|-1085.896|    51.77%|   0:00:02.0| 1600.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.029|   -1.029|-1084.334|-1085.731|    51.77%|   0:00:00.0| 1600.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.029|   -1.029|-1083.404|-1084.801|    51.82%|   0:00:01.0| 1602.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.029|   -1.029|-1083.242|-1084.639|    51.83%|   0:00:00.0| 1602.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.029|   -1.029|-1083.061|-1084.458|    51.83%|   0:00:00.0| 1602.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.029|   -1.029|-1083.036|-1084.433|    51.85%|   0:00:01.0| 1602.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.029|   -1.029|-1082.853|-1084.251|    51.85%|   0:00:00.0| 1602.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.029|   -1.029|-1082.721|-1084.118|    51.85%|   0:00:00.0| 1602.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.029|   -1.029|-1080.497|-1081.894|    51.88%|   0:00:02.0| 1603.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.029|   -1.029|-1080.307|-1081.704|    51.88%|   0:00:00.0| 1603.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.029|   -1.029|-1079.536|-1080.933|    51.91%|   0:00:00.0| 1603.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -1.029|   -1.029|-1079.202|-1080.599|    51.91%|   0:00:01.0| 1605.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -1.029|   -1.029|-1079.087|-1080.484|    51.92%|   0:00:00.0| 1605.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -1.029|   -1.029|-1079.030|-1080.427|    51.92%|   0:00:00.0| 1605.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -1.029|   -1.029|-1077.853|-1079.250|    51.93%|   0:00:02.0| 1605.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.029|   -1.029|-1077.562|-1078.960|    51.93%|   0:00:00.0| 1605.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.029|   -1.029|-1077.188|-1078.585|    51.96%|   0:00:00.0| 1605.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.029|   -1.029|-1076.921|-1078.318|    51.96%|   0:00:00.0| 1605.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.029|   -1.029|-1076.769|-1078.167|    51.97%|   0:00:01.0| 1605.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.029|   -1.029|-1076.614|-1078.011|    51.97%|   0:00:00.0| 1605.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.029|   -1.029|-1076.396|-1077.793|    51.98%|   0:00:00.0| 1605.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.029|   -1.029|-1076.251|-1077.648|    51.98%|   0:00:00.0| 1605.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.029|   -1.029|-1076.142|-1077.539|    51.98%|   0:00:00.0| 1605.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.029|   -1.029|-1074.649|-1076.046|    51.99%|   0:00:02.0| 1605.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.029|   -1.029|-1074.066|-1075.463|    52.02%|   0:00:00.0| 1605.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.029|   -1.029|-1073.812|-1075.209|    52.03%|   0:00:01.0| 1605.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.029|   -1.029|-1073.182|-1074.579|    52.04%|   0:00:00.0| 1605.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.029|   -1.029|-1073.160|-1074.557|    52.04%|   0:00:00.0| 1605.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.029|   -1.029|-1072.989|-1074.386|    52.05%|   0:00:01.0| 1605.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.029|   -1.029|-1072.841|-1074.238|    52.06%|   0:00:00.0| 1605.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.029|   -1.029|-1071.788|-1073.186|    52.07%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.029|   -1.029|-1071.485|-1072.882|    52.07%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.029|   -1.029|-1070.967|-1072.364|    52.08%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.029|   -1.029|-1070.866|-1072.263|    52.09%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.029|   -1.029|-1070.466|-1071.864|    52.09%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.029|   -1.029|-1070.175|-1071.572|    52.09%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.029|   -1.029|-1069.909|-1071.307|    52.10%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.029|   -1.029|-1069.631|-1071.028|    52.10%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -1.029|   -1.029|-1069.522|-1070.919|    52.12%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -1.029|   -1.029|-1069.484|-1070.881|    52.12%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -1.029|   -1.029|-1069.284|-1070.681|    52.12%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -1.029|   -1.029|-1068.436|-1069.833|    52.13%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -1.029|   -1.029|-1068.253|-1069.651|    52.15%|   0:00:01.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -1.029|   -1.029|-1068.241|-1069.638|    52.15%|   0:00:00.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -1.029|   -1.029|-1068.138|-1069.535|    52.15%|   0:00:00.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -1.029|   -1.029|-1068.133|-1069.530|    52.17%|   0:00:01.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -1.029|   -1.029|-1067.192|-1068.590|    52.18%|   0:00:00.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_12_/D                                       |
|  -1.029|   -1.029|-1066.995|-1068.393|    52.18%|   0:00:01.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_12_/D                                       |
|  -1.029|   -1.029|-1066.974|-1068.371|    52.18%|   0:00:00.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_12_/D                                       |
|  -1.029|   -1.029|-1066.956|-1068.353|    52.18%|   0:00:00.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_12_/D                                       |
|  -1.029|   -1.029|-1066.932|-1068.329|    52.18%|   0:00:00.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_12_/D                                       |
|  -1.029|   -1.029|-1065.598|-1066.995|    52.19%|   0:00:01.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -1.029|   -1.029|-1065.570|-1066.968|    52.19%|   0:00:00.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -1.029|   -1.029|-1065.320|-1066.718|    52.20%|   0:00:00.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -1.029|   -1.029|-1065.251|-1066.648|    52.20%|   0:00:00.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -1.029|   -1.029|-1065.033|-1066.430|    52.21%|   0:00:01.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -1.029|   -1.029|-1065.012|-1066.409|    52.21%|   0:00:00.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -1.029|   -1.029|-1064.912|-1066.309|    52.22%|   0:00:00.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -1.029|   -1.029|-1064.466|-1065.863|    52.22%|   0:00:01.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -1.029|   -1.029|-1064.376|-1065.773|    52.22%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -1.029|   -1.029|-1064.328|-1065.726|    52.23%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -1.029|   -1.029|-1064.316|-1065.713|    52.23%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -1.029|   -1.029|-1064.293|-1065.691|    52.23%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -1.029|   -1.029|-1063.629|-1065.026|    52.23%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -1.029|   -1.029|-1063.553|-1064.950|    52.24%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -1.029|   -1.029|-1063.165|-1064.562|    52.25%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
|  -1.029|   -1.029|-1063.080|-1064.478|    52.27%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
|  -1.029|   -1.029|-1063.056|-1064.453|    52.27%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -1.029|   -1.029|-1062.367|-1063.765|    52.27%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -1.029|   -1.029|-1062.237|-1063.634|    52.28%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -1.029|   -1.029|-1062.163|-1063.560|    52.28%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -1.029|   -1.029|-1061.989|-1063.386|    52.28%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -1.029|   -1.029|-1061.630|-1063.028|    52.28%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -1.029|   -1.029|-1061.500|-1062.897|    52.29%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -1.029|   -1.029|-1061.371|-1062.768|    52.29%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -1.029|   -1.029|-1061.351|-1062.748|    52.29%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -1.029|   -1.029|-1060.873|-1062.271|    52.30%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -1.029|   -1.029|-1060.870|-1062.268|    52.30%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -1.029|   -1.029|-1060.850|-1062.247|    52.31%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -1.029|   -1.029|-1060.452|-1061.849|    52.31%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -1.029|   -1.029|-1060.351|-1061.748|    52.32%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -1.029|   -1.029|-1060.346|-1061.744|    52.33%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -1.029|   -1.029|-1060.334|-1061.731|    52.33%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -1.029|   -1.029|-1060.191|-1061.588|    52.33%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -1.029|   -1.029|-1060.144|-1061.542|    52.33%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
|  -1.029|   -1.029|-1060.128|-1061.525|    52.33%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
|  -1.029|   -1.029|-1058.987|-1060.384|    52.33%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
|  -1.029|   -1.029|-1058.963|-1060.360|    52.33%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
|  -1.029|   -1.029|-1058.622|-1060.019|    52.34%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -1.029|   -1.029|-1058.484|-1059.881|    52.34%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -1.029|   -1.029|-1058.282|-1059.679|    52.34%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -1.029|   -1.029|-1058.134|-1059.531|    52.34%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -1.029|   -1.029|-1057.540|-1058.937|    52.34%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -1.029|   -1.029|-1057.329|-1058.726|    52.34%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -1.029|   -1.029|-1057.256|-1058.653|    52.34%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -1.029|   -1.029|-1057.235|-1058.632|    52.34%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -1.029|   -1.029|-1056.852|-1058.249|    52.34%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -1.029|   -1.029|-1056.808|-1058.205|    52.34%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -1.029|   -1.029|-1056.773|-1058.170|    52.34%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -1.029|   -1.029|-1056.760|-1058.157|    52.34%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -1.029|   -1.029|-1056.333|-1057.730|    52.35%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -1.029|   -1.029|-1056.026|-1057.424|    52.35%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -1.029|   -1.029|-1056.006|-1057.403|    52.35%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -1.029|   -1.029|-1055.862|-1057.260|    52.35%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -1.029|   -1.029|-1055.798|-1057.195|    52.35%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -1.029|   -1.029|-1055.157|-1056.555|    52.35%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -1.029|   -1.029|-1055.098|-1056.495|    52.36%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -1.029|   -1.029|-1054.953|-1056.350|    52.36%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
|  -1.029|   -1.029|-1054.487|-1055.884|    52.37%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -1.029|   -1.029|-1054.467|-1055.865|    52.37%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -1.029|   -1.029|-1054.449|-1055.846|    52.37%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -1.029|   -1.029|-1054.444|-1055.841|    52.37%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -1.029|   -1.029|-1054.426|-1055.823|    52.37%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -1.029|   -1.029|-1054.408|-1055.805|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -1.029|   -1.029|-1054.399|-1055.796|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -1.029|   -1.029|-1054.377|-1055.774|    52.38%|   0:00:01.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -1.029|   -1.029|-1054.357|-1055.754|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -1.029|   -1.029|-1054.338|-1055.735|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -1.029|   -1.029|-1054.313|-1055.711|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -1.029|   -1.029|-1054.285|-1055.682|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -1.029|   -1.029|-1053.824|-1055.221|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -1.029|   -1.029|-1053.721|-1055.118|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -1.029|   -1.029|-1053.596|-1054.993|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -1.029|   -1.029|-1053.492|-1054.889|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -1.029|   -1.029|-1053.247|-1054.644|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -1.029|   -1.029|-1053.215|-1054.612|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -1.029|   -1.029|-1053.144|-1054.541|    52.38%|   0:00:01.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -1.029|   -1.029|-1053.132|-1054.529|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -1.029|   -1.029|-1053.075|-1054.472|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -1.029|   -1.029|-1052.975|-1054.372|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -1.029|   -1.029|-1052.750|-1054.147|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -1.029|   -1.029|-1052.711|-1054.109|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -1.029|   -1.029|-1052.548|-1053.945|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -1.029|   -1.029|-1052.505|-1053.902|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -1.029|   -1.029|-1052.458|-1053.856|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -1.029|   -1.029|-1052.458|-1053.855|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -1.029|   -1.029|-1047.040|-1048.438|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_38_/D                             |
|  -1.029|   -1.029|-1043.764|-1045.161|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_55_/D                           |
|  -1.029|   -1.029|-1042.745|-1044.143|    52.38%|   0:00:01.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_0_/D                                        |
|  -1.029|   -1.029|-1042.739|-1044.136|    52.38%|   0:00:00.0| 1609.8M|        NA|       NA| NA                                                 |
|  -1.029|   -1.029|-1042.739|-1044.136|    52.38%|   0:00:00.0| 1609.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:31 real=0:01:32 mem=1609.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:31 real=0:01:32 mem=1609.8M) ***
** GigaOpt Optimizer WNS Slack -1.029 TNS Slack -1044.136 Density 52.38
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.029  TNS Slack -1044.136 Density 52.38
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    52.38%|        -|  -1.029|-1044.136|   0:00:00.0| 1609.8M|
|    52.33%|       59|  -1.029|-1044.341|   0:00:01.0| 1609.8M|
|    52.18%|      307|  -1.029|-1045.469|   0:00:04.0| 1609.8M|
|    52.18%|        2|  -1.029|-1045.469|   0:00:00.0| 1609.8M|
|    52.18%|        0|  -1.029|-1045.469|   0:00:00.0| 1609.8M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.029  TNS Slack -1045.469 Density 52.18
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.2) (real = 0:00:05.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1607.27M, totSessionCpu=0:08:32).
** GigaOpt Optimizer WNS Slack -1.029 TNS Slack -1045.469 Density 52.18

*** Finish pre-CTS Setup Fixing (cpu=0:01:37 real=0:01:37 mem=1607.3M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1471.7 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=8312 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=26786  numIgnoredNets=4
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 26782 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 26782 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.23% V. EstWL: 5.765886e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.10% V
[NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.23% V
[NR-eagl] End Peak syMemory usage = 1495.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.52 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 2.10 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (384.40 38.80 442.00 96.40)
HotSpot [2] box (341.20 182.80 384.40 226.00)
HotSpot [3] box (398.80 298.00 442.00 341.20)
HotSpot [4] box (211.60 384.40 254.80 413.20)
HotSpot [5] box (442.00 384.40 470.40 413.20)
*** Starting refinePlace (0:08:34 mem=1495.2M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 24572 insts, mean move: 7.32 um, max move: 76.60 um
	Max move on inst (core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_209_0): (351.00, 310.60) --> (384.40, 353.80)
	Runtime: CPU: 0:01:21 REAL: 0:01:21 MEM: 1599.5MB
Move report: Detail placement moves 3972 insts, mean move: 1.56 um, max move: 15.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1035): (394.40, 211.60) --> (378.80, 211.60)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1599.5MB
Summary Report:
Instances move: 24575 (out of 24662 movable)
Mean displacement: 7.35 um
Max displacement: 76.40 um (Instance: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_209_0) (351, 310.6) -> (384.2, 353.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Runtime: CPU: 0:01:24 REAL: 0:01:24 MEM: 1599.5MB
*** Finished refinePlace (0:09:58 mem=1599.5M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=8312 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=26786  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 26786 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 26786 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 5.589774e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 91707
[NR-eagl] Layer2(M2)(V) length: 2.372672e+05um, number of vias: 133764
[NR-eagl] Layer3(M3)(H) length: 2.504867e+05um, number of vias: 4650
[NR-eagl] Layer4(M4)(V) length: 8.517183e+04um, number of vias: 0
[NR-eagl] Total length: 5.729258e+05um, number of vias: 230121
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1459.1M)
Extraction called for design 'fullchip' of instances=24662 and nets=26912 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1459.059M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:08:04, real = 0:08:04, mem = 1452.2M, totSessionCpu=0:10:00 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1525.7 CPU=0:00:03.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 1525.7M) ***
*** Timing NOT met, worst failing slack is -1.073
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.073 TNS Slack -1067.326 Density 52.18
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.073|   -1.073|-1066.244|-1067.326|    52.18%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.051|   -1.051|-1064.902|-1065.984|    52.18%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -1.043|   -1.043|-1063.320|-1064.401|    52.19%|   0:00:01.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -1.036|   -1.036|-1060.225|-1061.307|    52.19%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -1.034|   -1.034|-1054.986|-1056.068|    52.21%|   0:00:01.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -1.027|   -1.027|-1054.449|-1055.531|    52.21%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -1.022|   -1.022|-1050.904|-1051.986|    52.21%|   0:00:01.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -1.020|   -1.020|-1047.835|-1048.917|    52.22%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -1.013|   -1.013|-1046.019|-1047.100|    52.22%|   0:00:01.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -1.010|   -1.010|-1041.716|-1042.798|    52.23%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -1.005|   -1.005|-1039.801|-1040.883|    52.24%|   0:00:01.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -1.002|   -1.002|-1038.025|-1039.107|    52.25%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.997|   -0.997|-1035.599|-1036.680|    52.27%|   0:00:01.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.995|   -0.995|-1031.166|-1032.247|    52.28%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.992|   -0.992|-1029.818|-1030.900|    52.28%|   0:00:01.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.992|   -0.992|-1025.584|-1026.666|    52.30%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.985|   -0.985|-1024.906|-1025.987|    52.30%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.983|   -0.983|-1020.338|-1021.419|    52.32%|   0:00:01.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.979|   -0.979|-1018.547|-1019.628|    52.32%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.979|   -0.979|-1015.963|-1017.045|    52.34%|   0:00:01.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.973|   -0.973|-1014.858|-1015.940|    52.34%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.968|   -0.968|-1007.389|-1008.471|    52.36%|   0:00:01.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.965|   -0.965|-1002.839|-1003.920|    52.38%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.963|   -0.963| -999.943|-1001.025|    52.39%|   0:00:01.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.963|   -0.963| -999.242|-1000.324|    52.40%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.963|   -0.963| -999.235|-1000.317|    52.40%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.956|   -0.956| -998.870| -999.952|    52.41%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.956|   -0.956| -994.323| -995.404|    52.43%|   0:00:01.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.956|   -0.956| -991.691| -992.773|    52.44%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.953|   -0.953| -991.296| -992.378|    52.44%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.949|   -0.949| -986.927| -988.009|    52.46%|   0:00:01.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.947|   -0.947| -985.119| -986.201|    52.48%|   0:00:01.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.947|   -0.947| -982.107| -983.188|    52.49%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.947|   -0.947| -981.960| -983.042|    52.49%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.945|   -0.945| -981.866| -982.947|    52.50%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.945|   -0.945| -980.386| -981.468|    52.50%|   0:00:01.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.945|   -0.945| -980.288| -981.370|    52.50%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.940|   -0.940| -980.170| -981.252|    52.51%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.940|   -0.940| -976.170| -977.252|    52.53%|   0:00:01.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.940|   -0.940| -976.016| -977.098|    52.53%|   0:00:00.0| 1621.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.933|   -0.933| -975.106| -976.187|    52.54%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.932|   -0.932| -968.692| -969.773|    52.57%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.929|   -0.929| -965.985| -967.067|    52.58%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.929|   -0.929| -963.114| -964.195|    52.60%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.929|   -0.929| -962.862| -963.943|    52.60%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.923|   -0.923| -961.890| -962.972|    52.61%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.921|   -0.921| -958.233| -959.315|    52.64%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.921|   -0.921| -954.852| -955.933|    52.66%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.921|   -0.921| -954.371| -955.452|    52.67%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.919|   -0.919| -953.462| -954.544|    52.69%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.919|   -0.919| -952.589| -953.671|    52.70%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.919|   -0.919| -952.531| -953.613|    52.70%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.912|   -0.912| -951.590| -952.671|    52.72%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.913|   -0.913| -946.897| -947.979|    52.76%|   0:00:02.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.912|   -0.912| -946.353| -947.435|    52.76%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.919|   -0.919| -945.386| -946.468|    52.80%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.911|   -0.911| -945.159| -946.241|    52.80%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.911|   -0.911| -944.236| -945.317|    52.81%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.911|   -0.911| -944.233| -945.315|    52.81%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.909|   -0.909| -943.844| -944.926|    52.83%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.909|   -0.909| -942.044| -943.125|    52.84%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.909|   -0.909| -941.771| -942.853|    52.85%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.907|   -0.907| -941.876| -942.958|    52.87%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.907|   -0.907| -939.416| -940.497|    52.88%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.905|   -0.905| -938.405| -939.486|    52.89%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.905|   -0.905| -937.713| -938.795|    52.90%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.905|   -0.905| -937.700| -938.782|    52.90%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.903|   -0.903| -937.253| -938.334|    52.90%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.903|   -0.903| -936.446| -937.528|    52.91%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.903|   -0.903| -936.427| -937.509|    52.91%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.902|   -0.902| -935.836| -936.918|    52.92%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.902|   -0.902| -935.654| -936.736|    52.93%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.902|   -0.902| -935.476| -936.557|    52.93%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.899|   -0.899| -934.640| -935.722|    52.94%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.899|   -0.899| -933.407| -934.489|    52.96%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.899|   -0.899| -933.362| -934.444|    52.96%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.898|   -0.898| -932.763| -933.845|    52.99%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.898|   -0.898| -932.456| -933.537|    53.00%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.895|   -0.895| -932.147| -933.229|    53.00%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.895|   -0.895| -931.025| -932.107|    53.02%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.895|   -0.895| -930.783| -931.865|    53.03%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.893|   -0.893| -930.483| -931.565|    53.05%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.894|   -0.894| -930.296| -931.377|    53.06%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.892|   -0.892| -929.883| -930.965|    53.07%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.891|   -0.891| -928.363| -929.445|    53.09%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.891|   -0.891| -928.130| -929.212|    53.10%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.890|   -0.890| -926.953| -928.034|    53.10%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.890|   -0.890| -926.764| -927.846|    53.11%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.889|   -0.889| -926.863| -927.945|    53.11%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.889|   -0.889| -926.779| -927.860|    53.12%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.888|   -0.888| -926.620| -927.702|    53.13%|   0:00:01.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.888|   -0.888| -926.451| -927.533|    53.13%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.888|   -0.888| -926.406| -927.488|    53.13%|   0:00:00.0| 1606.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.885|   -0.885| -925.526| -926.607|    53.16%|   0:00:01.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.885|   -0.885| -923.626| -924.708|    53.17%|   0:00:01.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.883|   -0.883| -922.239| -923.321|    53.20%|   0:00:02.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.884|   -0.884| -921.857| -922.939|    53.21%|   0:00:01.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.884|   -0.884| -921.833| -922.914|    53.21%|   0:00:00.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.883|   -0.883| -921.168| -922.250|    53.23%|   0:00:00.0| 1607.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.881|   -0.881| -920.393| -921.474|    53.24%|   0:00:01.0| 1609.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.881|   -0.881| -918.680| -919.762|    53.26%|   0:00:00.0| 1609.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.881|   -0.881| -918.377| -919.459|    53.26%|   0:00:01.0| 1609.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.880|   -0.880| -917.748| -918.830|    53.27%|   0:00:00.0| 1609.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.878|   -0.878| -916.869| -917.950|    53.29%|   0:00:01.0| 1609.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.877|   -0.877| -915.318| -916.399|    53.31%|   0:00:01.0| 1609.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.877|   -0.877| -915.025| -916.106|    53.32%|   0:00:01.0| 1609.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.877|   -0.877| -914.886| -915.967|    53.32%|   0:00:00.0| 1609.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.874|   -0.874| -914.456| -915.538|    53.34%|   0:00:01.0| 1609.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.872|   -0.872| -912.040| -913.122|    53.37%|   0:00:02.0| 1609.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.868|   -0.868| -909.605| -910.687|    53.39%|   0:00:03.0| 1610.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.868|   -0.868| -908.016| -909.098|    53.43%|   0:00:05.0| 1611.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.866|   -0.866| -906.816| -907.898|    53.44%|   0:00:01.0| 1611.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.864|   -0.864| -905.096| -906.178|    53.46%|   0:00:03.0| 1611.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.863|   -0.863| -904.429| -905.511|    53.48%|   0:00:04.0| 1611.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.862|   -0.862| -903.037| -904.119|    53.49%|   0:00:04.0| 1613.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.862|   -0.862| -902.777| -903.859|    53.50%|   0:00:02.0| 1617.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.861|   -0.861| -902.485| -903.566|    53.50%|   0:00:00.0| 1617.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.860|   -0.860| -902.182| -903.264|    53.50%|   0:00:00.0| 1617.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.859|   -0.859| -900.697| -901.779|    53.52%|   0:00:03.0| 1617.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.859|   -0.859| -900.147| -901.229|    53.53%|   0:00:03.0| 1618.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.857|   -0.857| -899.245| -900.326|    53.54%|   0:00:03.0| 1618.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.857|   -0.857| -897.128| -898.210|    53.57%|   0:00:05.0| 1618.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.857|   -0.857| -896.278| -897.360|    53.58%|   0:00:01.0| 1618.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.857|   -0.857| -896.266| -897.347|    53.58%|   0:00:00.0| 1618.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.853|   -0.853| -894.375| -895.456|    53.64%|   0:00:01.0| 1618.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.853|   -0.853| -892.992| -894.074|    53.67%|   0:00:04.0| 1618.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.854|   -0.854| -892.664| -893.746|    53.68%|   0:00:02.0| 1618.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.852|   -0.852| -891.797| -892.878|    53.72%|   0:00:00.0| 1618.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.852|   -0.852| -891.515| -892.597|    53.73%|   0:00:01.0| 1618.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.852|   -0.852| -891.447| -892.529|    53.73%|   0:00:00.0| 1618.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.850|   -0.850| -891.306| -892.388|    53.75%|   0:00:00.0| 1618.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.849|   -0.849| -890.328| -891.410|    53.77%|   0:00:02.0| 1618.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.848|   -0.848| -889.202| -890.284|    53.79%|   0:00:04.0| 1618.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.847|   -0.847| -888.632| -889.714|    53.80%|   0:00:02.0| 1618.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.847|   -0.847| -887.693| -888.775|    53.82%|   0:00:03.0| 1618.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.846|   -0.846| -887.621| -888.703|    53.82%|   0:00:00.0| 1618.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.846|   -0.846| -886.891| -887.973|    53.84%|   0:00:05.0| 1618.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.845|   -0.845| -886.856| -887.938|    53.84%|   0:00:01.0| 1618.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.846|   -0.846| -885.512| -886.594|    53.85%|   0:00:06.0| 1618.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.844|   -0.844| -884.574| -885.656|    53.85%|   0:00:00.0| 1618.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.842|   -0.842| -882.467| -883.549|    53.95%|   0:00:02.0| 1618.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.841|   -0.841| -880.307| -881.389|    53.96%|   0:00:03.0| 1619.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.839|   -0.839| -878.996| -880.078|    53.99%|   0:00:04.0| 1619.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.838|   -0.838| -877.530| -878.612|    54.01%|   0:00:06.0| 1624.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.837|   -0.837| -876.068| -877.150|    54.03%|   0:00:06.0| 1625.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.837|   -0.837| -875.770| -876.851|    54.05%|   0:00:02.0| 1625.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.837|   -0.837| -875.482| -876.564|    54.06%|   0:00:03.0| 1625.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.837|   -0.837| -875.440| -876.522|    54.06%|   0:00:00.0| 1625.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.836|   -0.836| -873.887| -874.969|    54.17%|   0:00:01.0| 1625.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.836|   -0.836| -873.068| -874.149|    54.20%|   0:00:02.0| 1625.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.836|   -0.836| -873.044| -874.126|    54.20%|   0:00:01.0| 1625.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.836|   -0.836| -872.930| -874.012|    54.21%|   0:00:00.0| 1625.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.836|   -0.836| -872.928| -874.010|    54.26%|   0:00:01.0| 1625.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.837|   -0.837| -873.007| -874.089|    54.31%|   0:00:02.0| 1625.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:30 real=0:02:31 mem=1625.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.162|   -0.837|  -1.082| -874.089|    54.31%|   0:00:00.0| 1625.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_75_/D        |
|  -0.090|   -0.836|  -0.963| -873.970|    54.31%|   0:00:00.0| 1625.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_62_/D        |
|  -0.076|   -0.836|  -0.799| -873.806|    54.31%|   0:00:00.0| 1625.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_3_/D         |
|  -0.064|   -0.836|  -0.651| -873.658|    54.31%|   0:00:00.0| 1663.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_76_/D        |
|  -0.035|   -0.836|  -0.527| -873.534|    54.31%|   0:00:00.0| 1663.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_75_/D        |
|  -0.026|   -0.836|  -0.420| -873.427|    54.31%|   0:00:00.0| 1663.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_61_/D        |
|  -0.017|   -0.836|  -0.394| -873.401|    54.31%|   0:00:00.0| 1663.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_43_/D        |
|  -0.017|   -0.836|  -0.105| -873.112|    54.32%|   0:00:01.0| 1663.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_43_/D        |
|  -0.017|   -0.836|  -0.091| -873.098|    54.32%|   0:00:00.0| 1663.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_43_/D        |
|  -0.008|   -0.836|  -0.077| -873.083|    54.31%|   0:00:00.0| 1663.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_43_/D        |
|  -0.002|   -0.836|  -0.003| -873.010|    54.32%|   0:00:00.0| 1663.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_114_/D       |
|   0.007|   -0.836|   0.000| -873.007|    54.32%|   0:00:00.0| 1663.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_42_/D        |
|   0.017|   -0.836|   0.000| -873.007|    54.32%|   0:00:00.0| 1663.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_54_/D        |
|   0.017|   -0.837|   0.000| -873.007|    54.32%|   0:00:00.0| 1663.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_54_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=1663.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:32 real=0:02:32 mem=1663.3M) ***
** GigaOpt Optimizer WNS Slack -0.837 TNS Slack -873.007 Density 54.32
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.837  TNS Slack -873.007 Density 54.32
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.32%|        -|  -0.837|-873.007|   0:00:00.0| 1663.3M|
|    54.12%|       87|  -0.836|-872.475|   0:00:01.0| 1663.3M|
|    53.93%|      382|  -0.833|-872.308|   0:00:05.0| 1663.3M|
|    53.93%|        1|  -0.833|-872.308|   0:00:00.0| 1663.3M|
|    53.93%|        0|  -0.833|-872.308|   0:00:00.0| 1663.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.833  TNS Slack -872.308 Density 53.93
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:07.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:07, mem=1625.15M, totSessionCpu=0:12:49).
*** Starting refinePlace (0:12:49 mem=1657.2M) ***
Total net bbox length = 4.611e+05 (1.965e+05 2.645e+05) (ext = 2.176e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1657.2MB
Move report: Detail placement moves 3140 insts, mean move: 0.67 um, max move: 4.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_2110_0): (82.20, 384.40) --> (84.80, 386.20)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1661.5MB
Summary Report:
Instances move: 3140 (out of 24986 movable)
Mean displacement: 0.67 um
Max displacement: 4.40 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_2110_0) (82.2, 384.4) -> (84.8, 386.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: OAI22D1
Total net bbox length = 4.622e+05 (1.973e+05 2.649e+05) (ext = 2.176e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1661.5MB
*** Finished refinePlace (0:12:50 mem=1661.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1661.5M)


Density : 0.5393
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1661.5M) ***
** GigaOpt Optimizer WNS Slack -0.833 TNS Slack -872.325 Density 53.93
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.833|   -0.833|-872.325| -872.325|    53.93%|   0:00:00.0| 1661.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.832|   -0.832|-869.512| -869.512|    53.98%|   0:00:21.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.830|   -0.830|-868.841| -868.841|    54.00%|   0:00:05.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.830|   -0.830|-866.934| -866.934|    54.03%|   0:00:16.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.830|   -0.830|-866.413| -866.413|    54.03%|   0:00:02.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.828|   -0.828|-865.235| -865.235|    54.08%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.828|   -0.828|-863.964| -863.964|    54.09%|   0:00:07.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.828|   -0.828|-863.854| -863.854|    54.09%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.824|   -0.824|-863.290| -863.290|    54.12%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.823|   -0.823|-860.853| -860.853|    54.14%|   0:00:25.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.823|   -0.823|-860.078| -860.078|    54.16%|   0:00:11.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.823|   -0.823|-860.019| -860.019|    54.17%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.823|   -0.823|-859.431| -859.431|    54.18%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.823|   -0.823|-859.414| -859.414|    54.18%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.819|   -0.819|-859.278| -859.278|    54.24%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.820|   -0.820|-856.559| -856.559|    54.26%|   0:00:17.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.820|   -0.820|-856.023| -856.023|    54.27%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.815|   -0.815|-855.250| -855.250|    54.33%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.815|   -0.815|-852.580| -852.580|    54.37%|   0:00:31.0| 1670.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.815|   -0.815|-852.058| -852.058|    54.39%|   0:00:04.0| 1670.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.814|   -0.814|-851.048| -851.048|    54.46%|   0:00:04.0| 1670.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.813|   -0.813|-850.372| -850.372|    54.50%|   0:00:03.0| 1670.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.811|   -0.811|-849.417| -849.417|    54.51%|   0:00:08.0| 1670.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.811|   -0.811|-848.733| -848.733|    54.53%|   0:00:13.0| 1670.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.811|   -0.811|-848.339| -848.339|    54.53%|   0:00:05.0| 1670.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.811|   -0.811|-848.330| -848.330|    54.53%|   0:00:00.0| 1670.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.810|   -0.810|-847.448| -847.448|    54.64%|   0:00:02.0| 1670.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.810|   -0.810|-846.871| -846.871|    54.65%|   0:00:09.0| 1670.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.810|   -0.810|-846.704| -846.704|    54.67%|   0:00:04.0| 1670.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.810|   -0.810|-846.471| -846.471|    54.68%|   0:00:01.0| 1670.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.810|   -0.810|-846.456| -846.456|    54.68%|   0:00:00.0| 1670.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.808|   -0.808|-845.951| -845.951|    54.74%|   0:00:01.0| 1670.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.808|   -0.808|-845.129| -845.129|    54.76%|   0:00:01.0| 1670.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.808|   -0.808|-844.766| -844.766|    54.82%|   0:00:02.0| 1666.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.808|   -0.808|-844.519| -844.519|    54.84%|   0:00:01.0| 1668.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.807|   -0.807|-844.452| -844.452|    54.84%|   0:00:01.0| 1668.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.807|   -0.807|-844.131| -844.131|    54.85%|   0:00:01.0| 1668.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.807|   -0.807|-844.083| -844.083|    54.85%|   0:00:00.0| 1668.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.807|   -0.807|-844.008| -844.008|    54.90%|   0:00:01.0| 1668.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.807|   -0.807|-843.953| -843.953|    54.91%|   0:00:00.0| 1668.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.807|   -0.807|-843.559| -843.559|    54.95%|   0:00:03.0| 1668.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -0.808|   -0.808|-843.430| -843.430|    54.98%|   0:00:01.0| 1668.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.808|   -0.808|-843.266| -843.266|    55.02%|   0:00:01.0| 1668.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.808|   -0.808|-843.266| -843.266|    55.03%|   0:00:00.0| 1668.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:29 real=0:03:29 mem=1668.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.006|   -0.808|   0.000| -843.266|    55.03%|   0:00:00.0| 1668.3M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/E                                       |
|   0.017|   -0.808|   0.000| -843.266|    55.03%|   0:00:00.0| 1668.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_54_/D        |
|   0.017|   -0.808|   0.000| -843.266|    55.03%|   0:00:00.0| 1668.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_54_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1668.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:29 real=0:03:29 mem=1668.3M) ***
** GigaOpt Optimizer WNS Slack -0.808 TNS Slack -843.266 Density 55.03
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.808  TNS Slack -843.266 Density 55.03
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.03%|        -|  -0.808|-843.266|   0:00:00.0| 1668.3M|
|    55.00%|       23|  -0.808|-843.255|   0:00:02.0| 1668.3M|
|    54.83%|      339|  -0.808|-842.795|   0:00:04.0| 1668.3M|
|    54.83%|        0|  -0.808|-842.795|   0:00:00.0| 1668.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.807  TNS Slack -842.795 Density 54.83
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.7) (real = 0:00:06.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1668.27M, totSessionCpu=0:16:25).
*** Starting refinePlace (0:16:25 mem=1668.3M) ***
Total net bbox length = 4.650e+05 (1.992e+05 2.659e+05) (ext = 2.176e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1668.3MB
Move report: Detail placement moves 2958 insts, mean move: 0.69 um, max move: 4.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_3125_0): (92.60, 350.20) --> (93.40, 353.80)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1672.6MB
Summary Report:
Instances move: 2958 (out of 25347 movable)
Mean displacement: 0.69 um
Max displacement: 4.40 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_3125_0) (92.6, 350.2) -> (93.4, 353.8)
	Length: 6 sites, height: 1 rows, site name: core, cell type: IND2D1
Total net bbox length = 4.663e+05 (2.001e+05 2.663e+05) (ext = 2.176e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1672.6MB
*** Finished refinePlace (0:16:26 mem=1672.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1672.6M)


Density : 0.5484
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1672.6M) ***
** GigaOpt Optimizer WNS Slack -0.807 TNS Slack -842.795 Density 54.84
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.807|   -0.807|-842.795| -842.795|    54.84%|   0:00:00.0| 1672.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.805|   -0.805|-841.980| -841.980|    54.85%|   0:00:23.0| 1682.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.803|   -0.803|-840.687| -840.687|    54.89%|   0:00:36.0| 1682.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.803|   -0.803|-839.513| -839.513|    54.92%|   0:00:21.0| 1682.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.803|   -0.803|-839.442| -839.442|    54.93%|   0:00:05.0| 1678.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.800|   -0.800|-838.404| -838.404|    55.04%|   0:00:03.0| 1678.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.800|   -0.800|-837.302| -837.302|    55.05%|   0:00:26.0| 1681.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.799|   -0.799|-836.821| -836.821|    55.07%|   0:00:07.0| 1681.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.799|   -0.799|-836.685| -836.685|    55.07%|   0:00:02.0| 1681.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.799|   -0.799|-835.703| -835.703|    55.09%|   0:00:13.0| 1681.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.799|   -0.799|-835.620| -835.620|    55.09%|   0:00:01.0| 1681.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.796|   -0.796|-834.459| -834.459|    55.24%|   0:00:04.0| 1681.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.797|   -0.797|-832.060| -832.060|    55.27%|   0:00:25.0| 1684.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.795|   -0.795|-831.382| -831.382|    55.28%|   0:00:04.0| 1684.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.795|   -0.795|-831.283| -831.283|    55.29%|   0:00:05.0| 1681.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.795|   -0.795|-830.808| -830.808|    55.31%|   0:00:10.0| 1682.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.795|   -0.795|-830.747| -830.747|    55.32%|   0:00:02.0| 1682.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.794|   -0.794|-829.119| -829.119|    55.43%|   0:00:04.0| 1683.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.792|   -0.792|-828.324| -828.324|    55.48%|   0:00:07.0| 1683.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.793|   -0.793|-827.514| -827.514|    55.50%|   0:00:22.0| 1689.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.793|   -0.793|-827.494| -827.494|    55.51%|   0:00:02.0| 1689.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.789|   -0.789|-826.795| -826.795|    55.59%|   0:00:03.0| 1689.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.789|   -0.789|-825.164| -825.164|    55.60%|   0:00:26.0| 1690.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.789|   -0.789|-824.718| -824.718|    55.61%|   0:00:05.0| 1690.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.789|   -0.789|-824.038| -824.038|    55.80%|   0:00:03.0| 1690.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.789|   -0.789|-823.575| -823.575|    55.82%|   0:00:16.0| 1690.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.786|   -0.786|-822.768| -822.768|    55.91%|   0:00:03.0| 1690.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.786|   -0.786|-822.355| -822.355|    55.93%|   0:00:02.0| 1690.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.785|   -0.785|-822.277| -822.277|    56.01%|   0:00:02.0| 1690.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.785|   -0.785|-822.163| -822.163|    56.02%|   0:00:01.0| 1690.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.785|   -0.785|-822.156| -822.156|    56.03%|   0:00:01.0| 1690.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.785|   -0.785|-821.700| -821.700|    56.09%|   0:00:06.0| 1690.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.785|   -0.785|-821.523| -821.523|    56.10%|   0:00:01.0| 1690.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.785|   -0.785|-821.032| -821.032|    56.14%|   0:00:02.0| 1690.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.786|   -0.786|-820.493| -820.493|    56.29%|   0:00:07.0| 1694.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.785|   -0.785|-820.428| -820.428|    56.30%|   0:00:02.0| 1694.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.785|   -0.785|-820.294| -820.294|    56.31%|   0:00:01.0| 1690.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.785|   -0.785|-820.244| -820.244|    56.31%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.785|   -0.785|-820.172| -820.172|    56.34%|   0:00:01.0| 1690.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.785|   -0.785|-820.210| -820.210|    56.35%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:04 real=0:05:04 mem=1690.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.006|   -0.785|   0.000| -820.210|    56.35%|   0:00:00.0| 1690.7M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/E                                       |
|   0.013|   -0.785|   0.000| -820.210|    56.35%|   0:00:00.0| 1690.7M|   WC_VIEW|  default| core_instance/kmem_instance/memory1_reg_19_/D      |
|   0.021|   -0.785|   0.000| -820.210|    56.35%|   0:00:00.0| 1690.7M|        NA|       NA| NA                                                 |
|   0.021|   -0.785|   0.000| -820.210|    56.35%|   0:00:00.0| 1690.7M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1690.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:04 real=0:05:04 mem=1690.7M) ***
** GigaOpt Optimizer WNS Slack -0.785 TNS Slack -820.210 Density 56.35
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.785  TNS Slack -820.210 Density 56.35
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    56.35%|        -|  -0.785|-820.210|   0:00:00.0| 1690.7M|
|    56.31%|       35|  -0.785|-820.174|   0:00:01.0| 1690.7M|
|    56.11%|      405|  -0.784|-820.019|   0:00:05.0| 1690.7M|
|    56.11%|        0|  -0.784|-820.019|   0:00:00.0| 1690.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.784  TNS Slack -820.019 Density 56.11
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.5) (real = 0:00:07.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:07, mem=1690.70M, totSessionCpu=0:21:37).
*** Starting refinePlace (0:21:37 mem=1690.7M) ***
Total net bbox length = 4.700e+05 (2.025e+05 2.675e+05) (ext = 2.176e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1690.7MB
Move report: Detail placement moves 4181 insts, mean move: 0.75 um, max move: 5.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_4220_0): (437.80, 190.00) --> (441.00, 191.80)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1695.9MB
Summary Report:
Instances move: 4181 (out of 25859 movable)
Mean displacement: 0.75 um
Max displacement: 5.00 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_4220_0) (437.8, 190) -> (441, 191.8)
	Length: 7 sites, height: 1 rows, site name: core, cell type: NR2XD1
Total net bbox length = 4.721e+05 (2.039e+05 2.682e+05) (ext = 2.176e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1695.9MB
*** Finished refinePlace (0:21:38 mem=1695.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1695.9M)


Density : 0.5611
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1695.9M) ***
** GigaOpt Optimizer WNS Slack -0.784 TNS Slack -820.019 Density 56.11
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.784|   -0.784|-820.019| -820.019|    56.11%|   0:00:00.0| 1695.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.785|   -0.785|-817.509| -817.509|    56.17%|   0:01:25.0| 1702.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.785|   -0.785|-817.033| -817.033|    56.19%|   0:00:07.0| 1702.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.785|   -0.785|-816.932| -816.932|    56.19%|   0:00:00.0| 1702.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.784|   -0.784|-816.393| -816.393|    56.26%|   0:00:01.0| 1702.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.785|   -0.785|-816.341| -816.341|    56.31%|   0:00:04.0| 1702.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.785|   -0.785|-816.308| -816.308|    56.31%|   0:00:02.0| 1702.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.786|   -0.786|-816.218| -816.218|    56.36%|   0:00:21.0| 1702.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.786|   -0.786|-816.185| -816.185|    56.38%|   0:00:06.0| 1702.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.786|   -0.786|-816.173| -816.173|    56.39%|   0:00:01.0| 1695.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.786|   -0.786|-816.080| -816.080|    56.39%|   0:00:02.0| 1695.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.786|   -0.786|-816.005| -816.005|    56.45%|   0:00:08.0| 1695.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.786|   -0.786|-816.005| -816.005|    56.45%|   0:00:00.0| 1695.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:17 real=0:02:17 mem=1695.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.006|   -0.786|   0.000| -816.005|    56.45%|   0:00:00.0| 1695.2M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/E                                       |
|   0.020|   -0.786|   0.000| -816.005|    56.45%|   0:00:00.0| 1695.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_155_/D       |
|   0.019|   -0.786|   0.000| -816.005|    56.45%|   0:00:00.0| 1695.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_155_/D       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1695.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:17 real=0:02:17 mem=1695.2M) ***
** GigaOpt Optimizer WNS Slack -0.786 TNS Slack -816.005 Density 56.45
*** Starting refinePlace (0:23:56 mem=1695.2M) ***
Total net bbox length = 4.730e+05 (2.046e+05 2.685e+05) (ext = 2.176e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1695.2MB
Move report: Detail placement moves 1693 insts, mean move: 0.75 um, max move: 5.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_4354_0): (340.20, 404.20) --> (343.40, 402.40)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1695.2MB
Summary Report:
Instances move: 1693 (out of 26021 movable)
Mean displacement: 0.75 um
Max displacement: 5.00 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_4354_0) (340.2, 404.2) -> (343.4, 402.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: IND2D1
Total net bbox length = 4.738e+05 (2.051e+05 2.687e+05) (ext = 2.176e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1695.2MB
*** Finished refinePlace (0:23:56 mem=1695.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1695.2M)


Density : 0.5645
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1695.2M) ***
** GigaOpt Optimizer WNS Slack -0.786 TNS Slack -816.005 Density 56.45
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.786|   -0.786|-816.005| -816.005|    56.45%|   0:00:00.0| 1695.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.786|   -0.786|-815.968| -815.968|    56.45%|   0:00:10.0| 1703.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.784|   -0.784|-815.828| -815.828|    56.47%|   0:00:01.0| 1703.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.784|   -0.784|-815.321| -815.321|    56.48%|   0:00:21.0| 1704.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.784|   -0.784|-815.213| -815.213|    56.48%|   0:00:00.0| 1704.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.784|   -0.784|-814.962| -814.962|    56.52%|   0:00:01.0| 1704.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.783|   -0.783|-814.888| -814.888|    56.54%|   0:00:02.0| 1704.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.783|   -0.783|-814.532| -814.532|    56.55%|   0:00:12.0| 1704.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.783|   -0.783|-814.306| -814.306|    56.55%|   0:00:01.0| 1704.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.783|   -0.783|-814.143| -814.143|    56.57%|   0:00:00.0| 1704.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.783|   -0.783|-814.112| -814.112|    56.58%|   0:00:01.0| 1704.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.784|   -0.784|-813.999| -813.999|    56.61%|   0:00:23.0| 1707.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.784|   -0.784|-813.951| -813.951|    56.64%|   0:00:04.0| 1707.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.776|   -0.776|-815.977| -816.054|    56.68%|   0:02:26.0| 1720.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.776|   -0.776|-814.696| -814.773|    56.71%|   0:00:10.0| 1720.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.776|   -0.776|-814.603| -814.680|    56.72%|   0:00:01.0| 1720.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.775|   -0.775|-813.285| -813.362|    56.86%|   0:00:02.0| 1720.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.774|   -0.774|-812.374| -812.450|    56.97%|   0:00:08.0| 1720.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.774|   -0.774|-811.891| -811.968|    56.98%|   0:00:02.0| 1720.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.774|   -0.774|-811.883| -811.960|    56.99%|   0:00:04.0| 1720.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.774|   -0.774|-811.870| -811.946|    56.99%|   0:00:00.0| 1720.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.774|   -0.774|-811.616| -811.693|    57.00%|   0:00:01.0| 1720.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.774|   -0.774|-811.577| -811.654|    57.01%|   0:00:00.0| 1720.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.770|   -0.770|-813.440| -813.616|    57.06%|   0:01:14.0| 1723.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.771|   -0.771|-813.315| -813.492|    57.07%|   0:00:05.0| 1723.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.769|   -0.769|-812.262| -812.438|    57.22%|   0:00:03.0| 1723.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.769|   -0.769|-810.987| -811.163|    57.32%|   0:00:08.0| 1723.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.769|   -0.769|-810.959| -811.135|    57.33%|   0:00:01.0| 1723.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.769|   -0.769|-810.908| -811.084|    57.33%|   0:00:03.0| 1723.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.769|   -0.769|-810.838| -811.014|    57.37%|   0:00:01.0| 1723.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.769|   -0.769|-810.762| -810.938|    57.37%|   0:00:01.0| 1723.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.769|   -0.769|-810.743| -810.919|    57.37%|   0:00:00.0| 1723.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.769|   -0.769|-809.365| -809.541|    57.43%|   0:00:21.0| 1729.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.769|   -0.769|-809.327| -809.503|    57.49%|   0:00:07.0| 1729.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.764|   -0.764|-810.514| -810.739|    57.55%|   0:01:09.0| 1733.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.764|   -0.764|-810.420| -810.645|    57.57%|   0:00:05.0| 1733.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.764|   -0.764|-809.234| -809.460|    57.73%|   0:00:04.0| 1733.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.764|   -0.764|-808.990| -809.216|    57.79%|   0:00:04.0| 1733.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.764|   -0.764|-808.539| -808.765|    57.81%|   0:00:01.0| 1733.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.759|   -0.759|-811.170| -811.472|    57.90%|   0:01:11.0| 1751.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.760|   -0.760|-811.030| -811.332|    57.92%|   0:00:05.0| 1751.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.759|   -0.759|-810.451| -810.753|    58.02%|   0:00:03.0| 1751.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.758|   -0.758|-810.883| -811.185|    58.14%|   0:00:06.0| 1751.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.758|   -0.758|-810.719| -811.021|    58.17%|   0:00:03.0| 1751.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.758|   -0.758|-810.577| -810.879|    58.18%|   0:00:05.0| 1751.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.758|   -0.758|-810.528| -810.830|    58.20%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.754|   -0.754|-809.601| -809.979|    58.35%|   0:01:09.0| 1746.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.754|   -0.754|-809.417| -809.795|    58.36%|   0:00:01.0| 1746.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.754|   -0.754|-809.389| -809.767|    58.36%|   0:00:00.0| 1746.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.755|   -0.755|-808.597| -808.975|    58.53%|   0:00:03.0| 1746.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.755|   -0.755|-808.517| -808.896|    58.55%|   0:00:02.0| 1746.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.755|   -0.755|-808.466| -808.844|    58.56%|   0:00:00.0| 1746.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.757|   -0.757|-808.137| -808.516|    58.60%|   0:00:03.0| 1746.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.755|   -0.755|-808.211| -808.589|    58.64%|   0:00:00.0| 1746.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.754|   -0.754|-808.195| -808.573|    58.64%|   0:00:01.0| 1744.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.751|   -0.751|-808.604| -809.032|    58.66%|   0:00:19.0| 1750.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.751|   -0.751|-808.597| -809.026|    58.66%|   0:00:01.0| 1750.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.751|   -0.751|-808.577| -809.005|    58.66%|   0:00:00.0| 1750.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.750|   -0.750|-808.305| -808.734|    58.81%|   0:00:03.0| 1750.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.750|   -0.750|-807.922| -808.350|    58.89%|   0:00:04.0| 1750.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.752|   -0.752|-807.833| -808.261|    58.94%|   0:00:01.0| 1750.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.750|   -0.750|-807.516| -807.944|    58.96%|   0:00:01.0| 1750.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.750|   -0.750|-807.444| -807.872|    58.96%|   0:00:01.0| 1750.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.750|   -0.750|-807.416| -807.844|    58.98%|   0:00:00.0| 1750.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.750|   -0.750|-807.410| -807.838|    58.98%|   0:00:00.0| 1750.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.752|   -0.752|-807.085| -807.513|    59.07%|   0:00:05.0| 1750.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.752|   -0.752|-806.869| -807.298|    59.09%|   0:00:00.0| 1750.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.752|   -0.752|-806.853| -807.282|    59.10%|   0:00:00.0| 1750.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.747|   -0.747|-810.019| -810.573|    59.11%|   0:00:21.0| 1750.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.747|   -0.747|-809.898| -810.453|    59.11%|   0:00:04.0| 1750.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.747|   -0.747|-809.881| -810.436|    59.11%|   0:00:00.0| 1750.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.747|   -0.747|-809.316| -809.871|    59.27%|   0:00:03.0| 1750.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.746|   -0.746|-809.136| -809.690|    59.30%|   0:00:01.0| 1750.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.746|   -0.746|-808.925| -809.480|    59.33%|   0:00:03.0| 1750.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.746|   -0.746|-808.893| -809.448|    59.33%|   0:00:02.0| 1750.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.746|   -0.746|-808.434| -808.988|    59.49%|   0:00:08.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.743|   -0.743|-810.517| -811.196|    59.62%|   0:00:15.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.743|   -0.743|-810.274| -810.954|    59.62%|   0:00:01.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.743|   -0.743|-809.955| -810.635|    59.67%|   0:00:01.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.742|   -0.742|-809.872| -810.551|    59.69%|   0:00:01.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -0.742|   -0.742|-809.598| -810.278|    59.70%|   0:00:01.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -0.742|   -0.742|-809.596| -810.275|    59.74%|   0:00:02.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.742|   -0.742|-809.359| -810.039|    59.77%|   0:00:01.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.739|   -0.739|-811.685| -812.488|    59.77%|   0:00:12.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.739|   -0.739|-811.450| -812.252|    59.77%|   0:00:03.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.739|   -0.739|-811.403| -812.205|    59.77%|   0:00:01.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.738|   -0.738|-811.074| -811.876|    59.85%|   0:00:02.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.738|   -0.738|-810.934| -811.736|    59.89%|   0:00:02.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.738|   -0.738|-810.772| -811.575|    59.90%|   0:00:01.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.738|   -0.738|-810.684| -811.487|    59.90%|   0:00:03.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.738|   -0.738|-810.569| -811.371|    59.93%|   0:00:01.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.738|   -0.738|-810.555| -811.358|    59.93%|   0:00:01.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.738|   -0.738|-810.421| -811.224|    60.02%|   0:00:04.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.735|   -0.735|-811.913| -812.742|    60.10%|   0:00:08.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.735|   -0.735|-811.913| -812.741|    60.10%|   0:00:00.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.735|   -0.735|-811.229| -812.057|    60.16%|   0:00:02.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.736|   -0.736|-811.113| -811.942|    60.23%|   0:00:03.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.737|   -0.737|-811.110| -811.938|    60.26%|   0:00:01.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.737|   -0.737|-811.079| -811.908|    60.26%|   0:00:01.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.733|   -0.733|-813.280| -814.208|    60.26%|   0:00:06.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.733|   -0.733|-813.035| -813.963|    60.26%|   0:00:01.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.732|   -0.732|-812.684| -813.612|    60.34%|   0:00:02.0| 1751.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.732|   -0.732|-812.274| -813.202|    60.33%|   0:00:11.0| 1750.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.732|   -0.732|-812.220| -813.148|    60.34%|   0:00:02.0| 1750.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.732|   -0.732|-811.880| -812.808|    60.47%|   0:00:03.0| 1750.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.732|   -0.732|-811.734| -812.662|    60.50%|   0:00:01.0| 1750.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.732|   -0.732|-810.961| -811.889|    60.68%|   0:00:08.0| 1751.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.729|   -0.729|-813.926| -814.955|    60.78%|   0:00:13.0| 1750.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.729|   -0.729|-813.881| -814.910|    60.78%|   0:00:00.0| 1750.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.729|   -0.729|-814.212| -815.241|    60.99%|   0:00:07.0| 1751.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.729|   -0.729|-814.102| -815.131|    61.06%|   0:00:02.0| 1751.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.725|   -0.725|-815.094| -816.229|    61.05%|   0:00:11.0| 1753.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.725|   -0.725|-814.883| -816.018|    61.05%|   0:00:01.0| 1753.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.725|   -0.725|-814.492| -815.627|    61.15%|   0:00:02.0| 1753.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.725|   -0.725|-814.485| -815.620|    61.19%|   0:00:03.0| 1753.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.725|   -0.725|-814.046| -815.181|    61.20%|   0:00:01.0| 1753.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.725|   -0.725|-813.951| -815.086|    61.19%|   0:00:05.0| 1753.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.725|   -0.725|-813.810| -814.945|    61.19%|   0:00:00.0| 1753.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.725|   -0.725|-813.797| -814.932|    61.19%|   0:00:00.0| 1753.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.725|   -0.725|-813.732| -814.867|    61.23%|   0:00:01.0| 1753.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.725|   -0.725|-813.544| -814.680|    61.24%|   0:00:01.0| 1753.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.725|   -0.725|-813.528| -814.663|    61.24%|   0:00:00.0| 1753.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.721|   -0.721|-815.147| -816.350|    61.30%|   0:00:12.0| 1751.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.721|   -0.721|-814.902| -816.104|    61.30%|   0:00:05.0| 1751.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.717|   -0.717|-817.107| -818.388|    61.65%|   0:00:28.0| 1752.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.717|   -0.717|-816.967| -818.247|    61.65%|   0:00:01.0| 1752.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.717|   -0.717|-816.775| -818.055|    61.65%|   0:00:01.0| 1752.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.718|   -0.718|-816.329| -817.609|    61.75%|   0:00:02.0| 1752.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.717|   -0.717|-815.935| -817.216|    61.79%|   0:00:02.0| 1752.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.718|   -0.718|-815.656| -816.936|    61.80%|   0:00:02.0| 1752.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.716|   -0.716|-815.541| -816.821|    61.82%|   0:00:01.0| 1752.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.716|   -0.716|-814.971| -816.251|    61.82%|   0:00:05.0| 1752.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.716|   -0.716|-814.950| -816.230|    61.82%|   0:00:01.0| 1752.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.716|   -0.716|-814.612| -815.892|    61.87%|   0:00:01.0| 1752.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.716|   -0.716|-814.583| -815.863|    61.91%|   0:00:01.0| 1752.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.713|   -0.713|-816.350| -817.680|    61.90%|   0:00:12.0| 1752.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.713|   -0.713|-816.268| -817.597|    61.89%|   0:00:01.0| 1752.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.713|   -0.713|-816.261| -817.590|    61.89%|   0:00:00.0| 1752.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.713|   -0.713|-815.893| -817.222|    61.98%|   0:00:02.0| 1752.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.713|   -0.713|-815.754| -817.083|    62.01%|   0:00:01.0| 1752.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.714|   -0.714|-814.733| -816.062|    62.07%|   0:00:03.0| 1752.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.714|   -0.714|-814.715| -816.045|    62.09%|   0:00:01.0| 1752.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.710|   -0.710|-814.549| -815.907|    62.08%|   0:00:11.0| 1753.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.710|   -0.710|-814.434| -815.792|    62.08%|   0:00:00.0| 1753.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.710|   -0.710|-814.011| -815.369|    62.17%|   0:00:02.0| 1753.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.710|   -0.710|-813.950| -815.308|    62.28%|   0:00:06.0| 1754.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.710|   -0.710|-813.709| -815.066|    62.36%|   0:00:02.0| 1753.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.710|   -0.710|-813.624| -814.981|    62.36%|   0:00:01.0| 1753.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.706|   -0.706|-814.759| -816.154|    62.36%|   0:00:12.0| 1753.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.706|   -0.706|-814.493| -815.889|    62.36%|   0:00:01.0| 1753.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.706|   -0.706|-814.383| -815.779|    62.36%|   0:00:00.0| 1753.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.706|   -0.706|-813.826| -815.221|    62.44%|   0:00:02.0| 1753.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.705|   -0.705|-813.931| -815.326|    62.48%|   0:00:02.0| 1754.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.705|   -0.705|-813.486| -814.882|    62.48%|   0:00:08.0| 1754.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.705|   -0.705|-813.073| -814.469|    62.47%|   0:00:04.0| 1754.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.704|   -0.704|-813.015| -814.410|    62.47%|   0:00:00.0| 1754.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.704|   -0.704|-812.983| -814.378|    62.47%|   0:00:01.0| 1755.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.704|   -0.704|-812.718| -814.113|    62.54%|   0:00:01.0| 1755.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.704|   -0.704|-812.556| -813.951|    62.55%|   0:00:01.0| 1755.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.705|   -0.705|-812.393| -813.789|    62.68%|   0:00:07.0| 1756.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.705|   -0.705|-812.431| -813.826|    62.73%|   0:00:03.0| 1754.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.701|   -0.701|-812.429| -813.885|    62.71%|   0:00:08.0| 1754.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.701|   -0.701|-812.356| -813.812|    62.72%|   0:00:00.0| 1754.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.701|   -0.701|-812.351| -813.807|    62.72%|   0:00:00.0| 1754.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.701|   -0.701|-811.839| -813.295|    62.79%|   0:00:01.0| 1754.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.701|   -0.701|-811.776| -813.232|    62.81%|   0:00:02.0| 1754.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.701|   -0.701|-811.775| -813.231|    62.82%|   0:00:00.0| 1754.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.702|   -0.702|-811.446| -812.902|    62.88%|   0:00:02.0| 1754.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.702|   -0.702|-811.407| -812.863|    62.90%|   0:00:01.0| 1754.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.698|   -0.698|-811.636| -813.150|    62.88%|   0:00:11.0| 1754.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.698|   -0.698|-811.433| -812.947|    62.88%|   0:00:02.0| 1754.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.698|   -0.698|-811.418| -812.932|    62.89%|   0:00:00.0| 1754.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.698|   -0.698|-811.069| -812.583|    62.97%|   0:00:01.0| 1754.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.697|   -0.697|-811.653| -813.167|    62.99%|   0:00:01.0| 1754.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.697|   -0.697|-810.968| -812.482|    62.99%|   0:00:01.0| 1754.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.697|   -0.697|-810.903| -812.417|    63.01%|   0:00:01.0| 1754.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.697|   -0.697|-810.892| -812.406|    63.03%|   0:00:01.0| 1754.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.697|   -0.697|-810.879| -812.393|    63.03%|   0:00:00.0| 1754.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.694|   -0.694|-809.626| -811.192|    63.02%|   0:00:08.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.694|   -0.694|-809.458| -811.024|    63.01%|   0:00:02.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.694|   -0.694|-809.408| -810.974|    63.01%|   0:00:00.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.693|   -0.693|-809.065| -810.630|    63.09%|   0:00:01.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.693|   -0.693|-808.840| -810.406|    63.08%|   0:00:06.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.693|   -0.693|-808.623| -810.189|    63.13%|   0:00:02.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.693|   -0.693|-808.389| -809.955|    63.15%|   0:00:00.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.690|   -0.690|-809.260| -810.839|    63.19%|   0:00:09.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.690|   -0.690|-809.201| -810.780|    63.19%|   0:00:01.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.690|   -0.690|-809.191| -810.769|    63.19%|   0:00:00.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.689|   -0.689|-808.996| -810.574|    63.24%|   0:00:01.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.689|   -0.689|-808.266| -809.844|    63.29%|   0:00:03.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.689|   -0.689|-808.145| -809.723|    63.29%|   0:00:01.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.689|   -0.689|-808.030| -809.608|    63.29%|   0:00:01.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.689|   -0.689|-808.011| -809.590|    63.29%|   0:00:00.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.689|   -0.689|-807.550| -809.128|    63.36%|   0:00:03.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.685|   -0.685|-807.173| -808.792|    63.38%|   0:00:12.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.685|   -0.685|-807.082| -808.701|    63.38%|   0:00:01.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.685|   -0.685|-806.893| -808.512|    63.44%|   0:00:01.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.687|   -0.687|-806.885| -808.504|    63.52%|   0:00:03.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.687|   -0.687|-806.865| -808.484|    63.52%|   0:00:00.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.680|   -0.680|-800.479| -802.217|    63.51%|   0:00:09.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.680|   -0.680|-800.111| -801.849|    63.50%|   0:00:03.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.680|   -0.680|-800.081| -801.819|    63.50%|   0:00:00.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.680|   -0.680|-799.538| -801.276|    63.50%|   0:00:01.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.679|   -0.679|-799.217| -800.956|    63.57%|   0:00:01.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.679|   -0.679|-798.295| -800.033|    63.60%|   0:00:02.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.679|   -0.679|-798.130| -799.868|    63.60%|   0:00:00.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.679|   -0.679|-798.067| -799.805|    63.62%|   0:00:01.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.679|   -0.679|-798.051| -799.789|    63.63%|   0:00:00.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.679|   -0.679|-797.782| -799.520|    63.63%|   0:00:01.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.679|   -0.679|-797.729| -799.468|    63.63%|   0:00:00.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.674|   -0.674|-795.353| -797.111|    63.62%|   0:00:06.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.674|   -0.674|-795.229| -796.986|    63.62%|   0:00:00.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.674|   -0.674|-795.131| -796.889|    63.62%|   0:00:03.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.674|   -0.674|-795.039| -796.796|    63.62%|   0:00:00.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.673|   -0.673|-795.089| -796.846|    63.68%|   0:00:01.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.673|   -0.673|-794.748| -796.506|    63.70%|   0:00:01.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.673|   -0.673|-794.736| -796.493|    63.70%|   0:00:00.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.673|   -0.673|-794.507| -796.264|    63.70%|   0:00:01.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.673|   -0.673|-794.402| -796.159|    63.71%|   0:00:00.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.674|   -0.674|-793.183| -794.941|    63.73%|   0:00:01.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.674|   -0.674|-793.115| -794.872|    63.73%|   0:00:00.0| 1756.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.666|   -0.666|-783.076| -784.870|    63.73%|   0:00:05.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.666|   -0.666|-782.526| -784.320|    63.73%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.666|   -0.666|-782.210| -784.004|    63.75%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.666|   -0.666|-782.118| -783.912|    63.76%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.665|   -0.665|-782.481| -784.274|    63.77%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.663|   -0.663|-781.521| -783.315|    63.77%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.662|   -0.662|-780.977| -782.770|    63.77%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.662|   -0.662|-779.240| -781.033|    63.77%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.662|   -0.662|-779.126| -780.920|    63.77%|   0:00:02.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.662|   -0.662|-778.901| -780.694|    63.77%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.661|   -0.661|-777.902| -779.695|    63.79%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.660|   -0.660|-777.385| -779.179|    63.81%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.660|   -0.660|-777.299| -779.092|    63.81%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.660|   -0.660|-776.861| -778.655|    63.82%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.660|   -0.660|-776.476| -778.270|    63.82%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.659|   -0.659|-776.118| -777.911|    63.83%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.659|   -0.659|-776.112| -777.906|    63.84%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.657|   -0.657|-775.928| -777.722|    63.84%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.657|   -0.657|-775.733| -777.526|    63.84%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.657|   -0.657|-775.612| -777.405|    63.84%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.656|   -0.656|-775.376| -777.170|    63.86%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.656|   -0.656|-774.117| -775.910|    63.86%|   0:00:02.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.656|   -0.656|-773.735| -775.529|    63.88%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.656|   -0.656|-773.606| -775.399|    63.88%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.656|   -0.656|-773.540| -775.334|    63.88%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.656|   -0.656|-773.199| -774.992|    63.89%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.641|   -0.641|-741.546| -743.369|    63.90%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.636|   -0.636|-737.231| -739.054|    63.91%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.635|   -0.635|-734.710| -736.533|    63.91%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.633|   -0.633|-733.832| -735.655|    63.91%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.630|   -0.630|-732.558| -734.381|    63.91%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.627|   -0.627|-728.913| -730.736|    63.91%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.626|   -0.626|-726.647| -728.469|    63.91%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.623|   -0.623|-725.178| -727.001|    63.91%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.620|   -0.620|-724.497| -726.319|    63.91%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.619|   -0.619|-723.760| -725.583|    63.91%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.616|   -0.616|-721.064| -722.887|    63.91%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.615|   -0.615|-718.875| -720.698|    63.91%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.614|   -0.614|-716.887| -718.709|    63.93%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.613|   -0.613|-716.600| -718.423|    63.93%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.610|   -0.610|-714.926| -716.748|    63.93%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.610|   -0.610|-713.504| -715.327|    63.93%|   0:00:02.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.610|   -0.610|-713.249| -715.072|    63.93%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.608|   -0.608|-710.901| -712.723|    63.95%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.608|   -0.608|-710.472| -712.294|    63.96%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.608|   -0.608|-710.403| -712.225|    63.96%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.605|   -0.605|-709.045| -710.868|    63.97%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.606|   -0.606|-708.257| -710.080|    63.98%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.605|   -0.605|-707.175| -708.998|    63.99%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.602|   -0.602|-706.522| -708.344|    63.99%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.601|   -0.601|-705.531| -707.354|    64.00%|   0:00:02.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.600|   -0.600|-705.015| -706.838|    64.00%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.600|   -0.600|-703.992| -705.815|    64.01%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.600|   -0.600|-702.415| -704.238|    64.06%|   0:00:02.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.596|   -0.596|-701.579| -703.402|    64.06%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.596|   -0.596|-701.474| -703.297|    64.07%|   0:00:02.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.596|   -0.596|-701.414| -703.237|    64.07%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.596|   -0.596|-700.396| -702.219|    64.10%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.595|   -0.595|-700.168| -701.991|    64.11%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.595|   -0.595|-699.630| -701.453|    64.11%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.594|   -0.594|-699.124| -700.946|    64.12%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.594|   -0.594|-698.618| -700.441|    64.12%|   0:00:02.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.593|   -0.593|-697.919| -699.742|    64.15%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.593|   -0.593|-697.727| -699.550|    64.15%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.592|   -0.592|-697.695| -699.518|    64.15%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.592|   -0.592|-697.201| -699.024|    64.19%|   0:00:03.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.592|   -0.592|-697.192| -699.014|    64.19%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.593|   -0.593|-697.176| -698.999|    64.24%|   0:00:02.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.593|   -0.593|-697.188| -699.010|    64.26%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:19:34 real=0:19:33 mem=1757.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.127|   -0.593| -20.945| -699.010|    64.26%|   0:00:01.0| 1757.9M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_46_/D                           |
|  -0.093|   -0.593| -13.657| -691.722|    64.26%|   0:00:00.0| 1757.9M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_13_/D                           |
|  -0.079|   -0.593|  -8.432| -682.593|    64.26%|   0:00:00.0| 1757.9M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_0_/D                            |
|  -0.050|   -0.593|  -4.169| -676.442|    64.26%|   0:00:00.0| 1757.9M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_42_/D                             |
|  -0.032|   -0.593|  -1.579| -668.584|    64.26%|   0:00:00.0| 1757.9M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_39_/D                             |
|  -0.017|   -0.593|  -0.275| -664.000|    64.26%|   0:00:00.0| 1777.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_47_/D                             |
|   0.002|   -0.593|   0.000| -663.775|    64.26%|   0:00:00.0| 1777.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_29_/D                           |
|   0.009|   -0.593|   0.000| -656.029|    64.26%|   0:00:00.0| 1777.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_20_/D                           |
|   0.011|   -0.593|   0.000| -656.029|    64.26%|   0:00:00.0| 1777.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_30_/D                           |
|   0.014|   -0.593|   0.000| -656.029|    64.26%|   0:00:00.0| 1777.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_37_/D                           |
|   0.021|   -0.593|   0.000| -656.029|    64.27%|   0:00:00.0| 1777.0M|        NA|       NA| NA                                                 |
|   0.021|   -0.593|   0.000| -656.029|    64.27%|   0:00:00.0| 1777.0M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1777.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:19:35 real=0:19:35 mem=1777.0M) ***
** GigaOpt Optimizer WNS Slack -0.593 TNS Slack -656.029 Density 64.27
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.593  TNS Slack -656.029 Density 64.27
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    64.27%|        -|  -0.593|-656.029|   0:00:00.0| 1777.0M|
|    63.77%|      463|  -0.593|-654.394|   0:00:04.0| 1777.0M|
|    62.23%|     2565|  -0.589|-649.051|   0:00:11.0| 1777.0M|
|    62.23%|       12|  -0.589|-649.051|   0:00:00.0| 1777.0M|
|    62.23%|        0|  -0.589|-649.051|   0:00:00.0| 1777.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.589  TNS Slack -649.051 Density 62.23
** Finished Core Area Reclaim Optimization (cpu = 0:00:16.0) (real = 0:00:15.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:16, real=0:00:15, mem=1757.90M, totSessionCpu=0:43:48).
*** Starting refinePlace (0:43:48 mem=1757.9M) ***
Total net bbox length = 4.982e+05 (2.187e+05 2.795e+05) (ext = 2.176e+04)
Move report: Timing Driven Placement moves 17346 insts, mean move: 7.26 um, max move: 73.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_5937_0): (127.20, 393.40) --> (100.80, 440.20)
	Runtime: CPU: 0:00:09.8 REAL: 0:00:09.0 MEM: 1779.1MB
Move report: Detail placement moves 8933 insts, mean move: 0.54 um, max move: 4.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_5797_0): (53.40, 445.60) --> (54.40, 449.20)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1779.1MB
Summary Report:
Instances move: 18952 (out of 30188 movable)
Mean displacement: 6.73 um
Max displacement: 73.20 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_5937_0) (127.2, 393.4) -> (100.8, 440.2)
	Length: 12 sites, height: 1 rows, site name: core, cell type: INVD8
Total net bbox length = 5.086e+05 (2.255e+05 2.831e+05) (ext = 2.175e+04)
Runtime: CPU: 0:00:10.5 REAL: 0:00:10.0 MEM: 1779.1MB
*** Finished refinePlace (0:43:58 mem=1779.1M) ***
Finished re-routing un-routed nets (0:00:00.2 1779.1M)


Density : 0.6224
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:12.8 real=0:00:12.0 mem=1779.1M) ***
** GigaOpt Optimizer WNS Slack -0.641 TNS Slack -675.378 Density 62.24
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.641|   -0.641|-675.378| -675.378|    62.24%|   0:00:00.0| 1779.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.637|   -0.637|-674.338| -674.338|    62.24%|   0:00:00.0| 1779.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.627|   -0.627|-672.129| -672.129|    62.24%|   0:00:00.0| 1779.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.619|   -0.619|-671.081| -671.081|    62.24%|   0:00:00.0| 1779.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.614|   -0.614|-668.575| -668.575|    62.24%|   0:00:03.0| 1779.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.614|   -0.614|-666.519| -666.519|    62.24%|   0:00:06.0| 1779.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.611|   -0.611|-666.150| -666.150|    62.25%|   0:00:00.0| 1779.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -0.611|   -0.611|-664.961| -664.961|    62.25%|   0:00:01.0| 1779.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -0.611|   -0.611|-664.440| -664.440|    62.27%|   0:00:00.0| 1779.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.610|   -0.610|-664.515| -664.515|    62.27%|   0:00:01.0| 1779.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -0.603|   -0.603|-663.729| -663.729|    62.27%|   0:00:00.0| 1779.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.602|   -0.602|-662.439| -662.439|    62.28%|   0:00:08.0| 1779.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.602|   -0.602|-661.748| -661.748|    62.28%|   0:00:01.0| 1779.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.600|   -0.600|-661.469| -661.469|    62.30%|   0:00:00.0| 1779.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.597|   -0.597|-660.331| -660.331|    62.31%|   0:00:01.0| 1771.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.596|   -0.596|-658.489| -658.489|    62.32%|   0:00:01.0| 1771.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.596|   -0.596|-657.361| -657.361|    62.32%|   0:00:01.0| 1763.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.593|   -0.593|-656.417| -656.417|    62.35%|   0:00:01.0| 1763.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.593|   -0.593|-655.008| -655.008|    62.37%|   0:00:01.0| 1760.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.593|   -0.593|-654.825| -654.825|    62.37%|   0:00:00.0| 1760.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.588|   -0.588|-654.055| -654.055|    62.40%|   0:00:01.0| 1760.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.588|   -0.588|-652.594| -652.594|    62.42%|   0:00:04.0| 1760.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.588|   -0.588|-652.588| -652.588|    62.41%|   0:00:00.0| 1760.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.591|   -0.591|-652.341| -652.341|    62.47%|   0:00:03.0| 1760.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.589|   -0.589|-652.098| -652.098|    62.47%|   0:00:00.0| 1760.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.586|   -0.586|-651.967| -651.967|    62.48%|   0:00:00.0| 1760.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.584|   -0.584|-650.935| -650.935|    62.48%|   0:00:02.0| 1761.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.584|   -0.584|-650.501| -650.501|    62.49%|   0:00:02.0| 1761.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.584|   -0.584|-649.412| -649.412|    62.57%|   0:00:03.0| 1761.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.582|   -0.582|-648.764| -648.764|    62.60%|   0:00:01.0| 1761.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.582|   -0.582|-648.738| -648.738|    62.60%|   0:00:02.0| 1761.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.581|   -0.581|-648.113| -648.113|    62.64%|   0:00:01.0| 1761.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.581|   -0.581|-647.618| -647.618|    62.64%|   0:00:02.0| 1761.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.581|   -0.581|-647.238| -647.238|    62.66%|   0:00:02.0| 1761.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.583|   -0.583|-647.390| -647.390|    62.89%|   0:00:09.0| 1762.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.583|   -0.583|-647.390| -647.390|    62.89%|   0:00:00.0| 1762.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:57.4 real=0:00:57.0 mem=1762.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.007|   -0.583|   0.000| -647.390|    62.89%|   0:00:00.0| 1762.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_102_/D       |
|   0.016|   -0.583|   0.000| -647.390|    62.89%|   0:00:01.0| 1762.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_112_/D       |
|   0.016|   -0.583|   0.000| -647.390|    62.89%|   0:00:00.0| 1762.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_112_/D       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1762.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:57.7 real=0:00:58.0 mem=1762.2M) ***
** GigaOpt Optimizer WNS Slack -0.583 TNS Slack -647.390 Density 62.89
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.583  TNS Slack -647.390 Density 62.89
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    62.89%|        -|  -0.583|-647.390|   0:00:00.0| 1762.2M|
|    62.61%|      256|  -0.583|-647.076|   0:00:04.0| 1762.2M|
|    62.08%|     1297|  -0.581|-645.987|   0:00:08.0| 1762.2M|
|    62.07%|        3|  -0.581|-645.987|   0:00:00.0| 1762.2M|
|    62.07%|        0|  -0.581|-645.987|   0:00:00.0| 1762.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.581  TNS Slack -645.987 Density 62.07
** Finished Core Area Reclaim Optimization (cpu = 0:00:12.7) (real = 0:00:12.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:12, mem=1759.41M, totSessionCpu=0:45:11).
*** Starting refinePlace (0:45:12 mem=1759.4M) ***
Total net bbox length = 5.096e+05 (2.261e+05 2.835e+05) (ext = 2.175e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1759.4MB
Move report: Detail placement moves 2464 insts, mean move: 0.70 um, max move: 4.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_9411_0): (93.60, 371.80) --> (94.60, 368.20)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 1767.2MB
Summary Report:
Instances move: 2464 (out of 30196 movable)
Mean displacement: 0.70 um
Max displacement: 4.60 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_9411_0) (93.6, 371.8) -> (94.6, 368.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.105e+05 (2.267e+05 2.839e+05) (ext = 2.175e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1767.2MB
*** Finished refinePlace (0:45:13 mem=1767.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1767.2M)


Density : 0.6207
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:02.0 mem=1767.2M) ***
** GigaOpt Optimizer WNS Slack -0.581 TNS Slack -646.381 Density 62.07

*** Finish pre-CTS Setup Fixing (cpu=0:35:03 real=0:35:04 mem=1767.2M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.581
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.581 TNS Slack -646.381 Density 62.07
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.581|   -0.581|-646.381| -646.381|    62.07%|   0:00:00.0| 1726.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.581|   -0.581|-643.725| -643.725|    62.09%|   0:00:41.0| 1734.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.577|   -0.577|-643.438| -643.438|    62.10%|   0:00:01.0| 1734.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.577|   -0.577|-642.625| -642.625|    62.11%|   0:00:21.0| 1734.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.577|   -0.577|-642.314| -642.314|    62.11%|   0:00:03.0| 1734.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.577|   -0.577|-641.766| -641.766|    62.11%|   0:00:09.0| 1734.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.577|   -0.577|-641.704| -641.704|    62.12%|   0:00:01.0| 1734.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.576|   -0.576|-640.268| -640.268|    62.18%|   0:00:02.0| 1734.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.575|   -0.575|-639.997| -639.997|    62.19%|   0:00:02.0| 1734.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.575|   -0.575|-639.550| -639.550|    62.20%|   0:00:13.0| 1744.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.575|   -0.575|-639.463| -639.463|    62.20%|   0:00:02.0| 1741.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.575|   -0.575|-638.867| -638.867|    62.23%|   0:00:02.0| 1741.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.575|   -0.575|-638.846| -638.846|    62.23%|   0:00:00.0| 1741.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.575|   -0.575|-638.818| -638.818|    62.23%|   0:00:04.0| 1741.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.575|   -0.575|-638.379| -638.379|    62.25%|   0:00:02.0| 1741.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.575|   -0.575|-638.341| -638.341|    62.25%|   0:00:00.0| 1741.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.575|   -0.575|-637.076| -637.076|    62.28%|   0:00:28.0| 1744.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.575|   -0.575|-637.043| -637.043|    62.28%|   0:00:00.0| 1744.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.575|   -0.575|-636.378| -636.378|    62.33%|   0:00:07.0| 1744.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.575|   -0.575|-636.320| -636.320|    62.34%|   0:00:01.0| 1744.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.575|   -0.575|-636.053| -636.053|    62.34%|   0:00:03.0| 1744.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.575|   -0.575|-636.045| -636.045|    62.34%|   0:00:01.0| 1744.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.575|   -0.575|-635.911| -635.911|    62.36%|   0:00:01.0| 1744.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.575|   -0.575|-635.899| -635.899|    62.36%|   0:00:01.0| 1744.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.575|   -0.575|-635.832| -635.832|    62.37%|   0:00:02.0| 1744.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.575|   -0.575|-635.825| -635.825|    62.37%|   0:00:00.0| 1744.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.575|   -0.575|-634.868| -634.868|    62.37%|   0:00:04.0| 1744.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.575|   -0.575|-634.864| -634.864|    62.37%|   0:00:01.0| 1741.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.575|   -0.575|-634.779| -634.779|    62.38%|   0:00:00.0| 1741.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.575|   -0.575|-634.762| -634.762|    62.38%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.575|   -0.575|-634.753| -634.753|    62.38%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.575|   -0.575|-634.700| -634.700|    62.38%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.575|   -0.575|-634.592| -634.592|    62.38%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.575|   -0.575|-632.647| -632.647|    62.39%|   0:00:03.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.575|   -0.575|-632.637| -632.637|    62.39%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
|  -0.575|   -0.575|-632.246| -632.246|    62.40%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
|  -0.575|   -0.575|-632.226| -632.226|    62.40%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
|  -0.575|   -0.575|-632.176| -632.176|    62.40%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
|  -0.575|   -0.575|-632.160| -632.160|    62.40%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
|  -0.575|   -0.575|-632.157| -632.157|    62.40%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
|  -0.575|   -0.575|-629.615| -629.615|    62.42%|   0:00:04.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.575|   -0.575|-629.567| -629.567|    62.42%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.575|   -0.575|-629.467| -629.467|    62.44%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.575|   -0.575|-629.440| -629.440|    62.44%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.575|   -0.575|-629.379| -629.379|    62.44%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.575|   -0.575|-629.284| -629.284|    62.45%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.575|   -0.575|-626.046| -626.046|    62.46%|   0:00:02.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.575|   -0.575|-625.913| -625.913|    62.47%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -0.575|   -0.575|-625.901| -625.901|    62.47%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -0.575|   -0.575|-625.843| -625.843|    62.48%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -0.575|   -0.575|-625.510| -625.510|    62.48%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -0.575|   -0.575|-625.484| -625.484|    62.49%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -0.575|   -0.575|-624.420| -624.420|    62.49%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -0.575|   -0.575|-623.901| -623.901|    62.50%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.575|   -0.575|-623.517| -623.517|    62.50%|   0:00:03.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.575|   -0.575|-623.430| -623.430|    62.51%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.575|   -0.575|-623.425| -623.425|    62.51%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.575|   -0.575|-623.414| -623.414|    62.51%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.575|   -0.575|-621.771| -621.771|    62.52%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.575|   -0.575|-621.722| -621.722|    62.52%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.575|   -0.575|-621.137| -621.137|    62.52%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.575|   -0.575|-621.095| -621.095|    62.52%|   0:00:02.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.575|   -0.575|-620.333| -620.333|    62.53%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.575|   -0.575|-620.270| -620.270|    62.53%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.575|   -0.575|-619.464| -619.464|    62.54%|   0:00:02.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.575|   -0.575|-619.334| -619.334|    62.54%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.575|   -0.575|-619.326| -619.326|    62.54%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.575|   -0.575|-619.120| -619.120|    62.54%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.575|   -0.575|-619.099| -619.099|    62.54%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.575|   -0.575|-616.940| -616.940|    62.55%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.575|   -0.575|-616.864| -616.864|    62.55%|   0:00:02.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.575|   -0.575|-616.850| -616.850|    62.55%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -0.575|   -0.575|-616.844| -616.844|    62.55%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.575|   -0.575|-616.877| -616.877|    62.57%|   0:00:03.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -0.575|   -0.575|-616.807| -616.807|    62.57%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -0.575|   -0.575|-616.768| -616.768|    62.57%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -0.575|   -0.575|-615.753| -615.753|    62.58%|   0:00:02.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.575|   -0.575|-614.990| -614.990|    62.58%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.575|   -0.575|-614.692| -614.692|    62.59%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -0.575|   -0.575|-614.670| -614.670|    62.59%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.575|   -0.575|-614.614| -614.614|    62.60%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.575|   -0.575|-612.720| -612.720|    62.61%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.575|   -0.575|-612.583| -612.583|    62.61%|   0:00:03.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.575|   -0.575|-612.459| -612.459|    62.62%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.575|   -0.575|-612.458| -612.458|    62.62%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.575|   -0.575|-612.451| -612.451|    62.62%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.575|   -0.575|-611.790| -611.790|    62.62%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.575|   -0.575|-611.781| -611.781|    62.63%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.575|   -0.575|-611.665| -611.665|    62.63%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.575|   -0.575|-611.658| -611.658|    62.63%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.575|   -0.575|-610.366| -610.366|    62.63%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.575|   -0.575|-609.039| -609.039|    62.64%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.575|   -0.575|-608.858| -608.858|    62.64%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.575|   -0.575|-608.577| -608.577|    62.64%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.575|   -0.575|-608.430| -608.430|    62.64%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.575|   -0.575|-608.376| -608.376|    62.64%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.575|   -0.575|-608.148| -608.148|    62.65%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.575|   -0.575|-608.102| -608.102|    62.65%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.575|   -0.575|-607.948| -607.948|    62.65%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.575|   -0.575|-607.941| -607.941|    62.65%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.575|   -0.575|-607.798| -607.798|    62.66%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.575|   -0.575|-606.602| -606.602|    62.66%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.575|   -0.575|-606.555| -606.555|    62.66%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.575|   -0.575|-604.364| -604.364|    62.66%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.575|   -0.575|-604.333| -604.333|    62.66%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.575|   -0.575|-602.892| -602.892|    62.67%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.575|   -0.575|-602.694| -602.694|    62.67%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.575|   -0.575|-602.432| -602.432|    62.67%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.575|   -0.575|-602.395| -602.395|    62.67%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.575|   -0.575|-602.310| -602.310|    62.67%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.575|   -0.575|-602.282| -602.282|    62.68%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.575|   -0.575|-602.281| -602.281|    62.67%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.575|   -0.575|-602.089| -602.089|    62.68%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.575|   -0.575|-601.966| -601.966|    62.68%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.575|   -0.575|-601.022| -601.022|    62.69%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.575|   -0.575|-600.790| -600.790|    62.69%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.575|   -0.575|-600.568| -600.568|    62.70%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.575|   -0.575|-600.524| -600.524|    62.70%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.575|   -0.575|-600.478| -600.478|    62.70%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.575|   -0.575|-600.215| -600.215|    62.71%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.575|   -0.575|-599.648| -599.648|    62.72%|   0:00:02.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.575|   -0.575|-599.253| -599.253|    62.72%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.575|   -0.575|-599.146| -599.146|    62.73%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.575|   -0.575|-599.068| -599.068|    62.73%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.575|   -0.575|-599.026| -599.026|    62.73%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.575|   -0.575|-598.763| -598.763|    62.73%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.575|   -0.575|-598.545| -598.545|    62.74%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.575|   -0.575|-598.478| -598.478|    62.74%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.575|   -0.575|-598.469| -598.469|    62.74%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.575|   -0.575|-598.440| -598.440|    62.74%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.575|   -0.575|-596.871| -596.871|    62.75%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.575|   -0.575|-596.691| -596.691|    62.75%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.575|   -0.575|-596.540| -596.540|    62.77%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.575|   -0.575|-596.514| -596.514|    62.77%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.575|   -0.575|-596.512| -596.512|    62.77%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.575|   -0.575|-594.784| -594.784|    62.77%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.575|   -0.575|-593.975| -593.975|    62.78%|   0:00:02.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -0.575|   -0.575|-593.943| -593.943|    62.78%|   0:00:01.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -0.575|   -0.575|-593.308| -593.308|    62.78%|   0:00:01.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -0.575|   -0.575|-593.245| -593.245|    62.78%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.575|   -0.575|-590.510| -590.510|    62.79%|   0:00:01.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.575|   -0.575|-590.411| -590.411|    62.80%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.575|   -0.575|-590.289| -590.289|    62.80%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -0.575|   -0.575|-589.938| -589.938|    62.81%|   0:00:01.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.575|   -0.575|-589.793| -589.793|    62.81%|   0:00:01.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.575|   -0.575|-589.694| -589.694|    62.82%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.575|   -0.575|-589.644| -589.644|    62.82%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.575|   -0.575|-589.643| -589.643|    62.82%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.575|   -0.575|-587.702| -587.702|    62.83%|   0:00:01.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.575|   -0.575|-587.295| -587.295|    62.83%|   0:00:02.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.575|   -0.575|-587.233| -587.233|    62.83%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -0.575|   -0.575|-587.169| -587.169|    62.83%|   0:00:01.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.575|   -0.575|-586.992| -586.992|    62.83%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.575|   -0.575|-586.859| -586.859|    62.84%|   0:00:01.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.575|   -0.575|-586.800| -586.800|    62.84%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.575|   -0.575|-586.518| -586.518|    62.84%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.575|   -0.575|-586.466| -586.466|    62.84%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -0.575|   -0.575|-586.338| -586.338|    62.84%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -0.575|   -0.575|-582.926| -582.926|    62.85%|   0:00:02.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.575|   -0.575|-582.908| -582.908|    62.85%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.575|   -0.575|-582.892| -582.892|    62.85%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.575|   -0.575|-582.884| -582.884|    62.85%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.575|   -0.575|-582.596| -582.596|    62.85%|   0:00:02.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.575|   -0.575|-582.561| -582.561|    62.85%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.575|   -0.575|-582.435| -582.435|    62.85%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.575|   -0.575|-582.411| -582.411|    62.85%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.575|   -0.575|-582.408| -582.408|    62.86%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.575|   -0.575|-581.389| -581.389|    62.86%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.575|   -0.575|-581.303| -581.303|    62.86%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.575|   -0.575|-581.248| -581.248|    62.86%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.575|   -0.575|-580.854| -580.854|    62.86%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.575|   -0.575|-580.313| -580.313|    62.87%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.575|   -0.575|-580.194| -580.194|    62.87%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -0.575|   -0.575|-580.166| -580.166|    62.87%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -0.575|   -0.575|-580.152| -580.152|    62.87%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.575|   -0.575|-578.882| -578.882|    62.88%|   0:00:02.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.575|   -0.575|-578.870| -578.870|    62.88%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.575|   -0.575|-578.832| -578.832|    62.89%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.575|   -0.575|-578.827| -578.827|    62.89%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.575|   -0.575|-578.777| -578.777|    62.89%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.575|   -0.575|-578.737| -578.737|    62.89%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.575|   -0.575|-578.722| -578.722|    62.89%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.575|   -0.575|-578.678| -578.678|    62.89%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -0.575|   -0.575|-578.670| -578.670|    62.89%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -0.575|   -0.575|-578.605| -578.605|    62.89%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -0.575|   -0.575|-578.564| -578.564|    62.89%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -0.575|   -0.575|-578.557| -578.557|    62.89%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -0.575|   -0.575|-572.630| -572.630|    62.90%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.575|   -0.575|-572.532| -572.532|    62.90%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.575|   -0.575|-572.523| -572.523|    62.90%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.575|   -0.575|-572.304| -572.304|    62.90%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.575|   -0.575|-571.930| -571.930|    62.90%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_3_/D                                        |
|  -0.575|   -0.575|-571.807| -571.807|    62.90%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.575|   -0.575|-571.720| -571.720|    62.90%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.575|   -0.575|-571.683| -571.683|    62.91%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.575|   -0.575|-571.571| -571.571|    62.91%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.575|   -0.575|-567.014| -567.014|    62.91%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.575|   -0.575|-566.990| -566.990|    62.91%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.575|   -0.575|-566.924| -566.924|    62.92%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.575|   -0.575|-566.918| -566.918|    62.92%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.575|   -0.575|-560.000| -560.000|    62.93%|   0:00:01.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.575|   -0.575|-556.720| -556.720|    62.93%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.575|   -0.575|-556.716| -556.716|    62.93%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.575|   -0.575|-556.652| -556.652|    62.93%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.575|   -0.575|-556.647| -556.647|    62.93%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.575|   -0.575|-546.935| -546.935|    62.94%|   0:00:01.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.575|   -0.575|-546.818| -546.818|    62.94%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.575|   -0.575|-546.697| -546.697|    62.94%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.575|   -0.575|-546.553| -546.553|    62.94%|   0:00:01.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.575|   -0.575|-546.081| -546.081|    62.94%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.575|   -0.575|-545.167| -545.167|    62.95%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.575|   -0.575|-544.785| -544.785|    62.95%|   0:00:01.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.575|   -0.575|-544.731| -544.731|    62.95%|   0:00:01.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.575|   -0.575|-544.720| -544.720|    62.95%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.575|   -0.575|-541.128| -541.128|    62.95%|   0:00:01.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.575|   -0.575|-541.111| -541.111|    62.95%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.575|   -0.575|-534.902| -534.902|    62.96%|   0:00:01.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.575|   -0.575|-534.814| -534.814|    62.96%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.575|   -0.575|-528.211| -528.211|    62.96%|   0:00:01.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.575|   -0.575|-527.775| -527.775|    62.97%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.575|   -0.575|-523.642| -523.642|    62.97%|   0:00:01.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.575|   -0.575|-523.482| -523.482|    62.97%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.575|   -0.575|-523.479| -523.479|    62.97%|   0:00:01.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.575|   -0.575|-523.472| -523.472|    62.98%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.575|   -0.575|-523.406| -523.406|    62.98%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.575|   -0.575|-523.397| -523.397|    62.98%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.575|   -0.575|-521.053| -521.053|    62.98%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.575|   -0.575|-520.994| -520.994|    62.98%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.575|   -0.575|-518.104| -518.104|    62.98%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.575|   -0.575|-518.049| -518.049|    62.98%|   0:00:00.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.575|   -0.575|-508.573| -508.573|    62.98%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.575|   -0.575|-506.356| -506.356|    62.99%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.575|   -0.575|-506.350| -506.350|    62.99%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.575|   -0.575|-506.322| -506.322|    62.99%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.575|   -0.575|-506.314| -506.314|    62.99%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.575|   -0.575|-505.017| -505.017|    63.00%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.575|   -0.575|-504.748| -504.748|    63.01%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.575|   -0.575|-504.714| -504.714|    63.01%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.575|   -0.575|-503.084| -503.084|    63.02%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -0.575|   -0.575|-502.455| -502.455|    63.02%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.575|   -0.575|-502.379| -502.379|    63.02%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_2_/D                                        |
|  -0.575|   -0.575|-502.250| -502.250|    63.02%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.575|   -0.575|-502.243| -502.243|    63.02%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.575|   -0.575|-502.234| -502.234|    63.03%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.575|   -0.575|-502.190| -502.190|    63.03%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.575|   -0.575|-502.149| -502.149|    63.03%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.575|   -0.575|-502.148| -502.148|    63.03%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.575|   -0.575|-502.127| -502.127|    63.04%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.575|   -0.575|-501.931| -501.931|    63.04%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.575|   -0.575|-501.908| -501.908|    63.04%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.575|   -0.575|-501.905| -501.905|    63.04%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.575|   -0.575|-501.897| -501.897|    63.04%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.575|   -0.575|-501.873| -501.873|    63.04%|   0:00:01.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.575|   -0.575|-501.868| -501.868|    63.04%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.575|   -0.575|-501.859| -501.859|    63.05%|   0:00:01.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.575|   -0.575|-501.859| -501.859|    63.05%|   0:00:01.0| 1761.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:28 real=0:04:29 mem=1761.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.007|   -0.575|   0.000| -501.859|    63.05%|   0:00:00.0| 1761.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_102_/D       |
|   0.021|   -0.575|   0.000| -501.859|    63.05%|   0:00:00.0| 1761.6M|        NA|       NA| NA                                                 |
|   0.021|   -0.575|   0.000| -501.860|    63.05%|   0:00:00.0| 1761.6M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1761.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:29 real=0:04:29 mem=1761.6M) ***
** GigaOpt Optimizer WNS Slack -0.575 TNS Slack -501.860 Density 63.05
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.575  TNS Slack -501.860 Density 63.05
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    63.05%|        -|  -0.575|-501.860|   0:00:01.0| 1761.6M|
|    62.96%|       91|  -0.575|-501.667|   0:00:03.0| 1761.6M|
|    62.63%|      938|  -0.573|-504.488|   0:00:08.0| 1761.6M|
|    62.63%|        3|  -0.573|-504.488|   0:00:00.0| 1761.6M|
|    62.63%|        0|  -0.573|-504.488|   0:00:00.0| 1761.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.573  TNS Slack -504.488 Density 62.63
** Finished Core Area Reclaim Optimization (cpu = 0:00:11.6) (real = 0:00:12.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1742.52M, totSessionCpu=0:49:59).
*** Starting refinePlace (0:49:59 mem=1758.5M) ***
Total net bbox length = 5.129e+05 (2.284e+05 2.845e+05) (ext = 2.175e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1758.5MB
Move report: Detail placement moves 4839 insts, mean move: 0.74 um, max move: 4.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_10576_0): (93.40, 335.80) --> (94.60, 332.20)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1763.4MB
Summary Report:
Instances move: 4839 (out of 30719 movable)
Mean displacement: 0.74 um
Max displacement: 4.80 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_10576_0) (93.4, 335.8) -> (94.6, 332.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.153e+05 (2.300e+05 2.853e+05) (ext = 2.175e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1763.4MB
*** Finished refinePlace (0:50:00 mem=1763.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1763.4M)


Density : 0.6263
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=1763.4M) ***
** GigaOpt Optimizer WNS Slack -0.600 TNS Slack -508.179 Density 62.63
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.600|   -0.600|-508.179| -508.179|    62.63%|   0:00:00.0| 1763.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.573|   -0.573|-505.180| -505.180|    62.63%|   0:00:00.0| 1763.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.574|   -0.574|-504.415| -504.415|    62.63%|   0:00:12.0| 1758.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.574|   -0.574|-504.504| -504.504|    62.65%|   0:00:01.0| 1758.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.6 real=0:00:13.0 mem=1758.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.007|   -0.574|   0.000| -504.504|    62.65%|   0:00:00.0| 1758.5M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_102_/D       |
|   0.016|   -0.574|   0.000| -504.504|    62.65%|   0:00:00.0| 1758.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_13_/D                           |
|   0.016|   -0.574|   0.000| -504.504|    62.65%|   0:00:00.0| 1758.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_13_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1758.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:13.8 real=0:00:14.0 mem=1758.5M) ***
** GigaOpt Optimizer WNS Slack -0.574 TNS Slack -504.504 Density 62.65
*** Starting refinePlace (0:50:15 mem=1758.5M) ***
Total net bbox length = 5.154e+05 (2.300e+05 2.854e+05) (ext = 2.175e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1758.5MB
Summary Report:
Instances move: 0 (out of 30728 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.154e+05 (2.300e+05 2.854e+05) (ext = 2.175e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1758.5MB
*** Finished refinePlace (0:50:15 mem=1758.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1758.5M)


Density : 0.6265
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1758.5M) ***
** GigaOpt Optimizer WNS Slack -0.574 TNS Slack -504.504 Density 62.65

*** Finish pre-CTS Setup Fixing (cpu=0:04:58 real=0:04:58 mem=1758.5M) ***

End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.574  TNS Slack -504.504 Density 62.65
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    62.65%|        -|  -0.574|-504.504|   0:00:00.0| 1755.8M|
|    62.65%|        5|  -0.574|-504.505|   0:00:01.0| 1755.8M|
|    62.60%|      115|  -0.574|-504.513|   0:00:02.0| 1755.8M|
|    62.59%|        7|  -0.574|-504.513|   0:00:00.0| 1755.8M|
|    62.59%|        1|  -0.574|-504.513|   0:00:00.0| 1755.8M|
|    62.59%|        0|  -0.574|-504.513|   0:00:00.0| 1755.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.574  TNS Slack -504.513 Density 62.59
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.5) (real = 0:00:03.0) **
*** Starting refinePlace (0:50:19 mem=1755.8M) ***
Total net bbox length = 5.154e+05 (2.301e+05 2.854e+05) (ext = 2.175e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1755.8MB
Summary Report:
Instances move: 0 (out of 30722 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.154e+05 (2.301e+05 2.854e+05) (ext = 2.175e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1755.8MB
*** Finished refinePlace (0:50:20 mem=1755.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1755.8M)


Density : 0.6259
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1755.8M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1606.96M, totSessionCpu=0:50:20).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=8312 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=32723  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 32723 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 32723 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 6.146892e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 108305
[NR-eagl] Layer2(M2)(V) length: 2.406339e+05um, number of vias: 154588
[NR-eagl] Layer3(M3)(H) length: 2.874377e+05um, number of vias: 6532
[NR-eagl] Layer4(M4)(V) length: 1.050583e+05um, number of vias: 0
[NR-eagl] Total length: 6.331299e+05um, number of vias: 269425
[NR-eagl] End Peak syMemory usage = 1600.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.39 seconds
Extraction called for design 'fullchip' of instances=30722 and nets=32849 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1589.730M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1680.7 CPU=0:00:03.7 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1680.7M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2   |     6   |     1   |      1  |     0   |     0   |     0   |     0   | -0.63 |          0|          0|          0|  62.59  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.63 |          0|          0|          2|  62.59  |   0:00:00.0|    1757.0M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.63 |          0|          0|          0|  62.59  |   0:00:00.0|    1757.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=1757.0M) ***

*** Starting refinePlace (0:50:32 mem=1789.0M) ***
Total net bbox length = 5.154e+05 (2.301e+05 2.854e+05) (ext = 2.175e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1789.0MB
Summary Report:
Instances move: 0 (out of 30722 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.154e+05 (2.301e+05 2.854e+05) (ext = 2.175e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1789.0MB
*** Finished refinePlace (0:50:33 mem=1789.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1789.0M)


Density : 0.6259
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1789.0M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.574 -> -0.629 (bump = 0.055)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.629 TNS Slack -551.242 Density 62.59
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.629|   -0.629|-551.121| -551.242|    62.59%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.625|   -0.625|-550.772| -550.893|    62.59%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.618|   -0.618|-549.363| -549.484|    62.59%|   0:00:01.0| 1791.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.615|   -0.615|-548.055| -548.176|    62.59%|   0:00:04.0| 1791.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.615|   -0.615|-547.134| -547.255|    62.59%|   0:00:01.0| 1774.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.615|   -0.615|-547.271| -547.392|    62.60%|   0:00:01.0| 1774.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.615|   -0.615|-546.810| -546.931|    62.61%|   0:00:00.0| 1774.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.615|   -0.615|-546.810| -546.931|    62.61%|   0:00:00.0| 1774.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.5 real=0:00:07.0 mem=1774.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.020|   -0.615|  -0.121| -546.931|    62.61%|   0:00:00.0| 1774.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_34_/D        |
|   0.000|   -0.615|   0.000| -546.810|    62.61%|   0:00:01.0| 1774.3M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1774.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.0 real=0:00:08.0 mem=1774.3M) ***
** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -546.810 Density 62.61
*** Starting refinePlace (0:50:45 mem=1774.3M) ***
Total net bbox length = 5.155e+05 (2.301e+05 2.854e+05) (ext = 2.175e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1774.3MB
Summary Report:
Instances move: 0 (out of 30729 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.155e+05 (2.301e+05 2.854e+05) (ext = 2.175e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1774.3MB
*** Finished refinePlace (0:50:45 mem=1774.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1774.3M)


Density : 0.6261
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1774.3M) ***
** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -546.810 Density 62.61

*** Finish pre-CTS Setup Fixing (cpu=0:00:09.3 real=0:00:09.0 mem=1774.3M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.574 -> -0.615 (bump = 0.041)
Begin: GigaOpt nonLegal postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.615 TNS Slack -546.810 Density 62.61
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.615|   -0.615|-546.810| -546.810|    62.61%|   0:00:00.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.609|   -0.609|-544.516| -544.516|    62.62%|   0:00:10.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.609|   -0.609|-544.120| -544.120|    62.62%|   0:00:01.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.609|   -0.609|-543.943| -543.943|    62.64%|   0:00:00.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.609|   -0.609|-543.821| -543.821|    62.65%|   0:00:14.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.609|   -0.609|-543.375| -543.375|    62.68%|   0:00:04.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.609|   -0.609|-543.266| -543.266|    62.68%|   0:00:00.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.608|   -0.608|-543.078| -543.078|    62.70%|   0:00:02.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.608|   -0.608|-542.442| -542.442|    62.71%|   0:00:02.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.608|   -0.608|-542.353| -542.353|    62.71%|   0:00:00.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.608|   -0.608|-542.299| -542.299|    62.72%|   0:00:02.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.607|   -0.607|-542.194| -542.194|    62.73%|   0:00:02.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.607|   -0.607|-542.152| -542.152|    62.72%|   0:00:01.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.607|   -0.607|-542.103| -542.103|    62.73%|   0:00:00.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.607|   -0.607|-542.100| -542.100|    62.73%|   0:00:02.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.607|   -0.607|-542.100| -542.100|    62.73%|   0:00:00.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:39.5 real=0:00:40.0 mem=1793.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:39.6 real=0:00:40.0 mem=1793.4M) ***
** GigaOpt Optimizer WNS Slack -0.607 TNS Slack -542.100 Density 62.73
*** Starting refinePlace (0:51:29 mem=1793.4M) ***
Total net bbox length = 5.158e+05 (2.301e+05 2.856e+05) (ext = 2.175e+04)
Move report: Detail placement moves 1361 insts, mean move: 0.70 um, max move: 5.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_10628_0): (76.20, 407.80) --> (79.60, 406.00)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1793.4MB
Summary Report:
Instances move: 1361 (out of 30781 movable)
Mean displacement: 0.70 um
Max displacement: 5.20 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_10628_0) (76.2, 407.8) -> (79.6, 406)
	Length: 7 sites, height: 1 rows, site name: core, cell type: IOA21D1
Total net bbox length = 5.163e+05 (2.306e+05 2.857e+05) (ext = 2.175e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1793.4MB
*** Finished refinePlace (0:51:30 mem=1793.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1793.4M)


Density : 0.6273
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1793.4M) ***
** GigaOpt Optimizer WNS Slack -0.607 TNS Slack -542.100 Density 62.73
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.607|   -0.607|-542.100| -542.100|    62.73%|   0:00:00.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.606|   -0.606|-541.656| -541.656|    62.74%|   0:00:06.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.606|   -0.606|-541.581| -541.581|    62.74%|   0:00:01.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.605|   -0.605|-541.349| -541.349|    62.75%|   0:00:00.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.605|   -0.605|-540.888| -540.888|    62.76%|   0:00:01.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.605|   -0.605|-540.987| -540.987|    62.85%|   0:00:19.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:26.3 real=0:00:27.0 mem=1793.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:26.4 real=0:00:27.0 mem=1793.4M) ***
** GigaOpt Optimizer WNS Slack -0.605 TNS Slack -540.987 Density 62.85
*** Starting refinePlace (0:51:57 mem=1793.4M) ***
Total net bbox length = 5.165e+05 (2.307e+05 2.859e+05) (ext = 2.175e+04)
Move report: Detail placement moves 1389 insts, mean move: 0.92 um, max move: 6.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPC4616_n1282): (40.40, 398.80) --> (43.20, 402.40)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1793.4MB
Summary Report:
Instances move: 1389 (out of 30832 movable)
Mean displacement: 0.92 um
Max displacement: 6.40 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPC4616_n1282) (40.4, 398.8) -> (43.2, 402.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Total net bbox length = 5.172e+05 (2.311e+05 2.860e+05) (ext = 2.175e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1793.4MB
*** Finished refinePlace (0:51:58 mem=1793.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1793.4M)


Density : 0.6285
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1793.4M) ***
** GigaOpt Optimizer WNS Slack -0.605 TNS Slack -540.987 Density 62.85

*** Finish pre-CTS Setup Fixing (cpu=0:01:10 real=0:01:09 mem=1793.4M) ***

End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -504.413 -> -540.887
Begin: GigaOpt TNS recovery
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.605 TNS Slack -540.987 Density 62.85
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.605|   -0.605|-540.987| -540.987|    62.85%|   0:00:00.0| 1793.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.605|   -0.605|-538.472| -538.472|    62.86%|   0:00:06.0| 1776.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.605|   -0.605|-538.461| -538.461|    62.86%|   0:00:00.0| 1776.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.605|   -0.605|-537.298| -537.298|    62.87%|   0:00:01.0| 1774.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.605|   -0.605|-536.808| -536.808|    62.87%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.605|   -0.605|-536.599| -536.599|    62.88%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.605|   -0.605|-536.220| -536.220|    62.88%|   0:00:02.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -0.605|   -0.605|-536.206| -536.206|    62.88%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -0.605|   -0.605|-536.029| -536.029|    62.88%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -0.605|   -0.605|-535.845| -535.845|    62.89%|   0:00:03.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.605|   -0.605|-535.734| -535.734|    62.89%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.605|   -0.605|-535.634| -535.634|    62.89%|   0:00:02.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.605|   -0.605|-535.572| -535.572|    62.89%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.605|   -0.605|-535.561| -535.561|    62.89%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.605|   -0.605|-535.535| -535.535|    62.89%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.605|   -0.605|-535.413| -535.413|    62.89%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.605|   -0.605|-535.404| -535.404|    62.90%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.605|   -0.605|-535.323| -535.323|    62.90%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.605|   -0.605|-535.247| -535.247|    62.90%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.605|   -0.605|-535.175| -535.175|    62.90%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.605|   -0.605|-535.172| -535.172|    62.90%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.605|   -0.605|-534.923| -534.923|    62.91%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.605|   -0.605|-534.922| -534.922|    62.91%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.605|   -0.605|-534.842| -534.842|    62.91%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.605|   -0.605|-534.795| -534.795|    62.91%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.605|   -0.605|-534.659| -534.659|    62.91%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.605|   -0.605|-534.632| -534.632|    62.91%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.605|   -0.605|-534.521| -534.521|    62.91%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.605|   -0.605|-534.432| -534.432|    62.91%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.605|   -0.605|-534.355| -534.355|    62.91%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.605|   -0.605|-534.024| -534.024|    62.91%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.605|   -0.605|-533.946| -533.946|    62.91%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -0.605|   -0.605|-533.919| -533.919|    62.91%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -0.605|   -0.605|-533.824| -533.824|    62.91%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -0.605|   -0.605|-533.785| -533.785|    62.91%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.605|   -0.605|-533.671| -533.671|    62.91%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_7_/D                                        |
|  -0.605|   -0.605|-533.492| -533.492|    62.91%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.605|   -0.605|-533.283| -533.283|    62.91%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.605|   -0.605|-533.254| -533.254|    62.91%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.605|   -0.605|-533.183| -533.183|    62.91%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.605|   -0.605|-533.076| -533.076|    62.92%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.605|   -0.605|-533.003| -533.003|    62.92%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.605|   -0.605|-532.988| -532.988|    62.92%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.605|   -0.605|-532.976| -532.976|    62.92%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_6_/D                                        |
|  -0.605|   -0.605|-532.909| -532.909|    62.92%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_6_/D                                        |
|  -0.605|   -0.605|-532.882| -532.882|    62.92%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_6_/D                                        |
|  -0.605|   -0.605|-532.741| -532.741|    62.92%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.605|   -0.605|-532.734| -532.734|    62.92%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.605|   -0.605|-532.587| -532.587|    62.92%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.605|   -0.605|-532.498| -532.498|    62.93%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.605|   -0.605|-532.479| -532.479|    62.93%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.605|   -0.605|-532.442| -532.442|    62.93%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.605|   -0.605|-532.432| -532.432|    62.93%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.605|   -0.605|-532.411| -532.411|    62.93%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.605|   -0.605|-532.406| -532.406|    62.93%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -0.605|   -0.605|-532.388| -532.388|    62.93%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.605|   -0.605|-532.384| -532.384|    62.93%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.605|   -0.605|-532.347| -532.347|    62.93%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.605|   -0.605|-532.269| -532.269|    62.93%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.605|   -0.605|-532.245| -532.245|    62.93%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.605|   -0.605|-532.228| -532.228|    62.93%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -0.605|   -0.605|-532.200| -532.200|    62.93%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.605|   -0.605|-532.050| -532.050|    62.93%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_3_/D                                        |
|  -0.605|   -0.605|-531.802| -531.802|    62.93%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.605|   -0.605|-531.734| -531.734|    62.94%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.605|   -0.605|-531.713| -531.713|    62.94%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.605|   -0.605|-531.654| -531.654|    62.94%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.605|   -0.605|-531.643| -531.643|    62.94%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.605|   -0.605|-531.602| -531.602|    62.94%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.605|   -0.605|-531.541| -531.541|    62.94%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.605|   -0.605|-531.462| -531.462|    62.94%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_3_/D                                        |
|  -0.605|   -0.605|-530.975| -530.975|    62.94%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.605|   -0.605|-530.917| -530.917|    62.95%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.605|   -0.605|-530.709| -530.709|    62.95%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.605|   -0.605|-530.634| -530.634|    62.95%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.605|   -0.605|-530.533| -530.533|    62.95%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.605|   -0.605|-530.505| -530.505|    62.95%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.605|   -0.605|-530.463| -530.463|    62.95%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.605|   -0.605|-530.086| -530.086|    62.95%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.605|   -0.605|-529.944| -529.944|    62.95%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -0.605|   -0.605|-529.840| -529.840|    62.95%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.605|   -0.605|-529.791| -529.791|    62.95%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.605|   -0.605|-529.776| -529.776|    62.95%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.605|   -0.605|-529.761| -529.761|    62.95%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.605|   -0.605|-529.761| -529.761|    62.95%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:36.2 real=0:00:36.0 mem=1759.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:36.2 real=0:00:36.0 mem=1759.2M) ***
** GigaOpt Optimizer WNS Slack -0.605 TNS Slack -529.761 Density 62.95
*** Starting refinePlace (0:52:39 mem=1759.2M) ***
Total net bbox length = 5.175e+05 (2.313e+05 2.862e+05) (ext = 2.175e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1759.2MB
Summary Report:
Instances move: 0 (out of 30840 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.175e+05 (2.313e+05 2.862e+05) (ext = 2.175e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1759.2MB
*** Finished refinePlace (0:52:39 mem=1759.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1759.2M)


Density : 0.6295
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1759.2M) ***
** GigaOpt Optimizer WNS Slack -0.605 TNS Slack -529.761 Density 62.95

*** Finish pre-CTS Setup Fixing (cpu=0:00:37.5 real=0:00:37.0 mem=1759.2M) ***

End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -0.574 -> -0.605 (bump = 0.031)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.605 TNS Slack -529.761 Density 62.95
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.605|   -0.605|-529.761| -529.761|    62.95%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.600|   -0.600|-529.741| -529.741|    62.96%|   0:00:05.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.1 real=0:00:05.0 mem=1759.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.2 real=0:00:05.0 mem=1759.2M) ***
** GigaOpt Optimizer WNS Slack -0.600 TNS Slack -529.741 Density 62.96
*** Starting refinePlace (0:52:49 mem=1759.2M) ***
Total net bbox length = 5.175e+05 (2.313e+05 2.862e+05) (ext = 2.175e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1759.2MB
Summary Report:
Instances move: 0 (out of 30845 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.175e+05 (2.313e+05 2.862e+05) (ext = 2.175e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1759.2MB
*** Finished refinePlace (0:52:49 mem=1759.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1759.2M)


Density : 0.6296
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1759.2M) ***
** GigaOpt Optimizer WNS Slack -0.600 TNS Slack -529.741 Density 62.96

*** Finish pre-CTS Setup Fixing (cpu=0:00:06.4 real=0:00:06.0 mem=1759.2M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 2.375%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1724.9M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.600 TNS Slack -529.741 Density 62.96
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.600|   -0.600|-529.741| -529.741|    62.96%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.600|   -0.600|-529.741| -529.741|    62.96%|   0:00:02.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.600|   -0.600|-529.741| -529.741|    62.96%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.600|   -0.600|-529.741| -529.741|    62.96%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.600|   -0.600|-529.741| -529.741|    62.96%|   0:00:01.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.600|   -0.600|-529.720| -529.720|    62.96%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.600|   -0.600|-529.720| -529.720|    62.96%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:03.0 mem=1759.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:03.0 mem=1759.2M) ***
** GigaOpt Optimizer WNS Slack -0.600 TNS Slack -529.720 Density 62.96

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.4 real=0:00:04.0 mem=1759.2M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:51:00, real = 0:51:01, mem = 1610.4M, totSessionCpu=0:52:56 **
** Profile ** Start :  cpu=0:00:00.0, mem=1610.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1610.4M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1618.4M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1618.4M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.600  | -0.600  |  0.000  |
|           TNS (ns):|-529.725 |-529.725 |  0.000  |
|    Violating Paths:|  1140   |  1140   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.961%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1618.4M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1329.18MB/1329.18MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1329.18MB/1329.18MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1329.18MB/1329.18MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-01 22:16:36 (2025-Mar-02 06:16:36 GMT)
2025-Mar-01 22:16:36 (2025-Mar-02 06:16:36 GMT): 10%
2025-Mar-01 22:16:36 (2025-Mar-02 06:16:36 GMT): 20%
2025-Mar-01 22:16:36 (2025-Mar-02 06:16:36 GMT): 30%
2025-Mar-01 22:16:36 (2025-Mar-02 06:16:36 GMT): 40%
2025-Mar-01 22:16:36 (2025-Mar-02 06:16:36 GMT): 50%
2025-Mar-01 22:16:37 (2025-Mar-02 06:16:37 GMT): 60%
2025-Mar-01 22:16:37 (2025-Mar-02 06:16:37 GMT): 70%
2025-Mar-01 22:16:37 (2025-Mar-02 06:16:37 GMT): 80%
2025-Mar-01 22:16:37 (2025-Mar-02 06:16:37 GMT): 90%

Finished Levelizing
2025-Mar-01 22:16:37 (2025-Mar-02 06:16:37 GMT)

Starting Activity Propagation
2025-Mar-01 22:16:37 (2025-Mar-02 06:16:37 GMT)
2025-Mar-01 22:16:37 (2025-Mar-02 06:16:37 GMT): 10%
2025-Mar-01 22:16:37 (2025-Mar-02 06:16:37 GMT): 20%

Finished Activity Propagation
2025-Mar-01 22:16:38 (2025-Mar-02 06:16:38 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1330.23MB/1330.23MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-01 22:16:38 (2025-Mar-02 06:16:38 GMT)
 ... Calculating switching power
2025-Mar-01 22:16:38 (2025-Mar-02 06:16:38 GMT): 10%
2025-Mar-01 22:16:38 (2025-Mar-02 06:16:38 GMT): 20%
2025-Mar-01 22:16:38 (2025-Mar-02 06:16:38 GMT): 30%
2025-Mar-01 22:16:38 (2025-Mar-02 06:16:38 GMT): 40%
2025-Mar-01 22:16:38 (2025-Mar-02 06:16:38 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-01 22:16:39 (2025-Mar-02 06:16:39 GMT): 60%
2025-Mar-01 22:16:39 (2025-Mar-02 06:16:39 GMT): 70%
2025-Mar-01 22:16:40 (2025-Mar-02 06:16:40 GMT): 80%
2025-Mar-01 22:16:41 (2025-Mar-02 06:16:41 GMT): 90%

Finished Calculating power
2025-Mar-01 22:16:41 (2025-Mar-02 06:16:41 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1330.33MB/1330.33MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1330.33MB/1330.33MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1330.33MB/1330.33MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-01 22:16:41 (2025-Mar-02 06:16:41 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.17627304 	   67.5314%
Total Switching Power:      37.18937369 	   31.3241%
Total Leakage Power:         1.35879823 	    1.1445%
Total Power:               118.72444507
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          43.1       3.194      0.3186       46.61       39.26
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      37.07          34        1.04       72.11       60.74
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.18       37.19       1.359       118.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.18       37.19       1.359       118.7         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/FE_OFC773_array_out_13_ (BUFFD16): 	    0.0935
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1312 (FA1D4): 	  0.000265
* 		Total Cap: 	2.21732e-10 F
* 		Total instances in design: 30845
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1330.33MB/1330.33MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.600  TNS Slack -529.720 Density 62.96
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    62.96%|        -|  -0.600|-529.720|   0:00:00.0| 1767.2M|
|    62.96%|        0|  -0.600|-529.720|   0:00:04.0| 1767.2M|
|    62.96%|       43|  -0.600|-529.732|   0:00:14.0| 1767.2M|
|    62.87%|      142|  -0.600|-529.530|   0:00:22.0| 1761.3M|
|    62.87%|        4|  -0.600|-529.530|   0:00:01.0| 1761.3M|
|    62.83%|     1504|  -0.600|-529.383|   0:00:11.0| 1764.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.600  TNS Slack -529.384 Density 62.83
** Finished Core Power Optimization (cpu = 0:00:52.3) (real = 0:00:53.0) **
Executing incremental physical updates
*** Starting refinePlace (0:53:56 mem=1730.0M) ***
Total net bbox length = 5.165e+05 (2.308e+05 2.858e+05) (ext = 2.175e+04)
Move report: Detail placement moves 787 insts, mean move: 0.49 um, max move: 4.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1036): (40.60, 375.40) --> (43.20, 377.20)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1730.0MB
Summary Report:
Instances move: 787 (out of 30653 movable)
Mean displacement: 0.49 um
Max displacement: 4.40 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1036) (40.6, 375.4) -> (43.2, 377.2)
	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D1
Total net bbox length = 5.167e+05 (2.309e+05 2.858e+05) (ext = 2.175e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1730.0MB
*** Finished refinePlace (0:53:57 mem=1730.0M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.600|   -0.600|-529.384| -529.384|    62.83%|   0:00:00.0| 1764.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1764.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:02.0 mem=1764.3M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1385.71MB/1385.71MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1385.71MB/1385.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1385.71MB/1385.71MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-01 22:17:42 (2025-Mar-02 06:17:42 GMT)
2025-Mar-01 22:17:42 (2025-Mar-02 06:17:42 GMT): 10%
2025-Mar-01 22:17:42 (2025-Mar-02 06:17:42 GMT): 20%
2025-Mar-01 22:17:42 (2025-Mar-02 06:17:42 GMT): 30%
2025-Mar-01 22:17:42 (2025-Mar-02 06:17:42 GMT): 40%
2025-Mar-01 22:17:42 (2025-Mar-02 06:17:42 GMT): 50%
2025-Mar-01 22:17:42 (2025-Mar-02 06:17:42 GMT): 60%
2025-Mar-01 22:17:42 (2025-Mar-02 06:17:42 GMT): 70%
2025-Mar-01 22:17:43 (2025-Mar-02 06:17:43 GMT): 80%
2025-Mar-01 22:17:43 (2025-Mar-02 06:17:43 GMT): 90%

Finished Levelizing
2025-Mar-01 22:17:43 (2025-Mar-02 06:17:43 GMT)

Starting Activity Propagation
2025-Mar-01 22:17:43 (2025-Mar-02 06:17:43 GMT)
2025-Mar-01 22:17:43 (2025-Mar-02 06:17:43 GMT): 10%
2025-Mar-01 22:17:43 (2025-Mar-02 06:17:43 GMT): 20%

Finished Activity Propagation
2025-Mar-01 22:17:44 (2025-Mar-02 06:17:44 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1386.29MB/1386.29MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-01 22:17:44 (2025-Mar-02 06:17:44 GMT)
 ... Calculating switching power
2025-Mar-01 22:17:44 (2025-Mar-02 06:17:44 GMT): 10%
2025-Mar-01 22:17:44 (2025-Mar-02 06:17:44 GMT): 20%
2025-Mar-01 22:17:44 (2025-Mar-02 06:17:44 GMT): 30%
2025-Mar-01 22:17:44 (2025-Mar-02 06:17:44 GMT): 40%
2025-Mar-01 22:17:44 (2025-Mar-02 06:17:44 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-01 22:17:45 (2025-Mar-02 06:17:45 GMT): 60%
2025-Mar-01 22:17:45 (2025-Mar-02 06:17:45 GMT): 70%
2025-Mar-01 22:17:46 (2025-Mar-02 06:17:46 GMT): 80%
2025-Mar-01 22:17:47 (2025-Mar-02 06:17:47 GMT): 90%

Finished Calculating power
2025-Mar-01 22:17:47 (2025-Mar-02 06:17:47 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1386.29MB/1386.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1386.29MB/1386.29MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1386.29MB/1386.29MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-01 22:17:47 (2025-Mar-02 06:17:47 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.04698022 	   67.6070%
Total Switching Power:      37.00428574 	   31.2535%
Total Leakage Power:         1.34919399 	    1.1395%
Total Power:               118.40046007
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         43.11       3.185      0.3186       46.61       39.37
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      36.94       33.82       1.031       71.79       60.63
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.05          37       1.349       118.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.05          37       1.349       118.4         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/FE_OFC773_array_out_13_ (BUFFD16): 	    0.0935
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1312 (FA1D4): 	  0.000265
* 		Total Cap: 	2.20593e-10 F
* 		Total instances in design: 30653
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1386.29MB/1386.29MB)

*** Finished Leakage Power Optimization (cpu=0:01:05, real=0:01:05, mem=1612.46M, totSessionCpu=0:54:09).
Extraction called for design 'fullchip' of instances=30653 and nets=32774 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1593.777M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1674.37 CPU=0:00:03.6 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1674.4M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1350.78MB/1350.78MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1350.78MB/1350.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1350.78MB/1350.78MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-01 22:17:54 (2025-Mar-02 06:17:54 GMT)
2025-Mar-01 22:17:54 (2025-Mar-02 06:17:54 GMT): 10%
2025-Mar-01 22:17:55 (2025-Mar-02 06:17:55 GMT): 20%

Finished Activity Propagation
2025-Mar-01 22:17:55 (2025-Mar-02 06:17:55 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1351.52MB/1351.52MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-01 22:17:55 (2025-Mar-02 06:17:55 GMT)
 ... Calculating switching power
2025-Mar-01 22:17:55 (2025-Mar-02 06:17:55 GMT): 10%
2025-Mar-01 22:17:55 (2025-Mar-02 06:17:55 GMT): 20%
2025-Mar-01 22:17:55 (2025-Mar-02 06:17:55 GMT): 30%
2025-Mar-01 22:17:55 (2025-Mar-02 06:17:55 GMT): 40%
2025-Mar-01 22:17:55 (2025-Mar-02 06:17:55 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-01 22:17:56 (2025-Mar-02 06:17:56 GMT): 60%
2025-Mar-01 22:17:57 (2025-Mar-02 06:17:57 GMT): 70%
2025-Mar-01 22:17:57 (2025-Mar-02 06:17:57 GMT): 80%
2025-Mar-01 22:17:58 (2025-Mar-02 06:17:58 GMT): 90%

Finished Calculating power
2025-Mar-01 22:17:58 (2025-Mar-02 06:17:58 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1351.52MB/1351.52MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1351.52MB/1351.52MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1351.52MB/1351.52MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-01 22:17:58 (2025-Mar-02 06:17:58 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.04693951 	   67.6070%
Total Switching Power:      37.00428574 	   31.2535%
Total Leakage Power:         1.34919399 	    1.1395%
Total Power:               118.40041939
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         43.11       3.185      0.3186       46.61       39.37
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      36.94       33.82       1.031       71.79       60.63
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.05          37       1.349       118.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.05          37       1.349       118.4         100
Total leakage power = 1.34919 mW
Cell usage statistics:  
Library tcbn65gpluswc , 30653 cells ( 100.000000%) , 1.34919 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1351.59MB/1351.59MB)


Output file is ./timingReports/fullchip_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:52:24, real = 0:52:25, mem = 1617.1M, totSessionCpu=0:54:20 **
** Profile ** Start :  cpu=0:00:00.0, mem=1617.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1617.1M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1625.1M
** Profile ** Total reports :  cpu=0:00:00.8, mem=1615.1M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1615.1M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.600  | -0.600  |  0.001  |
|           TNS (ns):|-529.338 |-529.338 |  0.000  |
|    Violating Paths:|  1140   |  1140   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.834%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1615.1M
**optDesign ... cpu = 0:52:26, real = 0:52:27, mem = 1613.1M, totSessionCpu=0:54:22 **
*** Finished optDesign ***
 *** Writing scheduling file: 'scheduling_file.cts.21727' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:53:40, real = 0:53:40, mem = 1581.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 1612 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 2730 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 4576 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 5877 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 18010 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 32805 filler insts added - prefix FILLER (CPU: 0:00:00.6).
For 32805 new insts, 32805 new pwr-pin connections were made to global net 'VDD'.
32805 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 63458 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.21727 in placement.enc.dat/scheduling_file.cts
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1582.0M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> fit
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1592.8) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 3.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1000
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:02.9  MEM: 172.1M)

<CMD> fit
<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/fullchip.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 5024 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1750.3M, init mem=1750.3M)
*info: Placed = 63458         
*info: Unplaced = 0           
Placement Density:98.65%(207650/210495)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1750.3M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 229246.880um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5024
    Delay constrained sinks:     5024
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=8312 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=32648  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 32648 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 32648 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 6.161148e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 108240
[NR-eagl] Layer2(M2)(V) length: 2.404572e+05um, number of vias: 154639
[NR-eagl] Layer3(M3)(H) length: 2.882395e+05um, number of vias: 6584
[NR-eagl] Layer4(M4)(V) length: 1.057929e+05um, number of vias: 0
[NR-eagl] Total length: 6.344897e+05um, number of vias: 269463
[NR-eagl] End Peak syMemory usage = 1610.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.26 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 229246.880um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5024
    Delay constrained sinks:     5024
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=937.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=937.440um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:55:00 mem=1667.6M) ***
Total net bbox length = 5.258e+05 (2.355e+05 2.903e+05) (ext = 2.201e+04)
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 5.258e+05 (2.355e+05 2.903e+05) (ext = 2.201e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1667.6MB
*** Finished refinePlace (0:55:00 mem=1667.6M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [2.6,2.975)             1
      [2.975,3.35)            0
      [3.35,3.725)           10
      [3.725,4.1)             0
      [4.1,4.475)             0
      [4.475,4.85)            0
      [4.85,5.225)            0
      [5.225,5.6)             0
      [5.6,5.975)             1
      [5.975,6.35)            2
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
          6.35         (227.493,230.683)    (226.907,224.917)    ccl clock buffer, uid:A17051 (a lib_cell CKBD16) at (224.400,224.200), in power domain auto-default
          6            (175.107,156.518)    (169.107,156.518)    ccl clock buffer, uid:A1706f (a lib_cell CKBD16) at (166.600,155.800), in power domain auto-default
          5.62         (160.507,228.518)    (161.093,223.482)    ccl clock buffer, uid:A1706d (a lib_cell CKBD16) at (158.000,222.400), in power domain auto-default
          3.6          (242.507,152.917)    (242.507,149.317)    ccl clock buffer, uid:A1707b (a lib_cell CKBD16) at (240.000,148.600), in power domain auto-default
          3.6          (227.893,230.683)    (227.893,234.282)    ccl clock buffer, uid:A1705f (a lib_cell CKBD16) at (224.800,233.200), in power domain auto-default
          3.6          (416.507,156.518)    (416.507,152.917)    ccl clock buffer, uid:A17285 (a lib_cell CKBD16) at (414.000,152.200), in power domain auto-default
          3.6          (176.708,156.518)    (176.708,160.118)    ccl clock buffer, uid:A17085 (a lib_cell CKBD16) at (174.200,159.400), in power domain auto-default
          3.6          (399.108,156.518)    (399.108,160.118)    ccl clock buffer, uid:A17295 (a lib_cell CKBD16) at (396.600,159.400), in power domain auto-default
          3.6          (176.708,156.518)    (176.708,152.917)    ccl clock buffer, uid:A172b2 (a lib_cell CKBD16) at (174.200,152.200), in power domain auto-default
          3.6          (177.292,230.683)    (177.292,234.282)    ccl clock buffer, uid:A172b6 (a lib_cell CKBD16) at (174.200,233.200), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=937.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=937.440um^2
      gate capacitance : top=0.000pF, trunk=0.511pF, leaf=4.579pF, total=5.091pF
      wire capacitance : top=0.000pF, trunk=0.546pF, leaf=4.225pF, total=4.771pF
      wire lengths   : top=0.000um, trunk=3574.785um, leaf=23412.228um, total=26987.013um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':
      Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.095),trunk(0.105),top(nil), margined worst slew is leaf(0.095),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.358, max=0.463, avg=0.390, sd=0.024], skew [0.104 vs 0.057*, 83.4% {0.358, 0.380, 0.409}] (wid=0.032 ws=0.019) (gid=0.434 gs=0.091)
    Clock network insertion delays are now [0.358ns, 0.463ns] average 0.390ns std.dev 0.024ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=63551 and nets=36898 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1602.410M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=93, i=0, cg=0, l=0, total=93
  Rebuilding timing graph   cell areas     : b=937.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=937.440um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.511pF, leaf=4.579pF, total=5.091pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.550pF, leaf=4.243pF, total=4.793pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3574.785um, leaf=23412.228um, total=26987.013um
  Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:
  Rebuilding timing graph   Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.096),trunk(0.106),top(nil), margined worst slew is leaf(0.096),trunk(0.106),top(nil)
    skew_group clk/CON: insertion delay [min=0.359, max=0.464, avg=0.390, sd=0.024], skew [0.105 vs 0.057*, 83.4% {0.359, 0.381, 0.410}] (wid=0.032 ws=0.019) (gid=0.434 gs=0.091)
  Clock network insertion delays are now [0.359ns, 0.464ns] average 0.390ns std.dev 0.024ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=937.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=937.440um^2
      gate capacitance : top=0.000pF, trunk=0.511pF, leaf=4.579pF, total=5.091pF
      wire capacitance : top=0.000pF, trunk=0.545pF, leaf=4.262pF, total=4.808pF
      wire lengths   : top=0.000um, trunk=3543.352um, leaf=23539.735um, total=27083.088um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.096),trunk(0.103),top(nil), margined worst slew is leaf(0.096),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.359, max=0.464, avg=0.390, sd=0.024], skew [0.105 vs 0.057*, 83.4% {0.359, 0.381, 0.409}] (wid=0.032 ws=0.019) (gid=0.434 gs=0.091)
    Clock network insertion delays are now [0.359ns, 0.464ns] average 0.390ns std.dev 0.024ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=93, i=0, cg=0, l=0, total=93
      cell areas     : b=937.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=937.440um^2
      gate capacitance : top=0.000pF, trunk=0.511pF, leaf=4.579pF, total=5.091pF
      wire capacitance : top=0.000pF, trunk=0.545pF, leaf=4.262pF, total=4.808pF
      wire lengths   : top=0.000um, trunk=3543.352um, leaf=23539.735um, total=27083.088um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.096),trunk(0.103),top(nil), margined worst slew is leaf(0.096),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.359, max=0.464, avg=0.390, sd=0.024], skew [0.105 vs 0.057*, 83.4% {0.359, 0.381, 0.409}] (wid=0.032 ws=0.019) (gid=0.434 gs=0.091)
    Clock network insertion delays are now [0.359ns, 0.464ns] average 0.390ns std.dev 0.024ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.579pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.578pF, leaf=4.262pF, total=4.840pF
      wire lengths   : top=0.000um, trunk=3786.340um, leaf=23539.735um, total=27326.075um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.096),trunk(0.105),top(nil), margined worst slew is leaf(0.096),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.315, max=0.408, avg=0.345, sd=0.022], skew [0.093 vs 0.057*, 81.4% {0.315, 0.337, 0.365}] (wid=0.047 ws=0.019) (gid=0.372 gs=0.088)
    Clock network insertion delays are now [0.315ns, 0.408ns] average 0.345ns std.dev 0.022ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.579pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.578pF, leaf=4.262pF, total=4.840pF
      wire lengths   : top=0.000um, trunk=3786.340um, leaf=23539.735um, total=27326.075um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.096),trunk(0.105),top(nil), margined worst slew is leaf(0.096),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.315, max=0.408, avg=0.345, sd=0.022], skew [0.093 vs 0.057*, 81.4% {0.315, 0.337, 0.365}] (wid=0.047 ws=0.019) (gid=0.372 gs=0.088)
    Clock network insertion delays are now [0.315ns, 0.408ns] average 0.345ns std.dev 0.022ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.579pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.578pF, leaf=4.262pF, total=4.840pF
      wire lengths   : top=0.000um, trunk=3786.340um, leaf=23539.735um, total=27326.075um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.096),trunk(0.105),top(nil), margined worst slew is leaf(0.096),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.315, max=0.408, avg=0.345, sd=0.022], skew [0.093 vs 0.057*, 81.4% {0.315, 0.337, 0.365}] (wid=0.047 ws=0.019) (gid=0.372 gs=0.088)
    Clock network insertion delays are now [0.315ns, 0.408ns] average 0.345ns std.dev 0.022ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.579pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.578pF, leaf=4.262pF, total=4.840pF
      wire lengths   : top=0.000um, trunk=3786.340um, leaf=23539.735um, total=27326.075um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.096),trunk(0.105),top(nil), margined worst slew is leaf(0.096),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.315, max=0.408, avg=0.345, sd=0.022], skew [0.093 vs 0.057*, 81.4% {0.315, 0.337, 0.365}] (wid=0.047 ws=0.019) (gid=0.372 gs=0.088)
    Clock network insertion delays are now [0.315ns, 0.408ns] average 0.345ns std.dev 0.022ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.579pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.578pF, leaf=4.262pF, total=4.840pF
      wire lengths   : top=0.000um, trunk=3786.340um, leaf=23539.735um, total=27326.075um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.096),trunk(0.105),top(nil), margined worst slew is leaf(0.096),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.315, max=0.408, avg=0.345, sd=0.022], skew [0.093 vs 0.057*, 81.4% {0.315, 0.337, 0.365}] (wid=0.047 ws=0.019) (gid=0.372 gs=0.088)
    Clock network insertion delays are now [0.315ns, 0.408ns] average 0.345ns std.dev 0.022ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 268 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.579pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.579pF, leaf=4.264pF, total=4.843pF
      wire lengths   : top=0.000um, trunk=3789.420um, leaf=23554.628um, total=27344.048um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.096),trunk(0.105),top(nil), margined worst slew is leaf(0.096),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.315, max=0.405, avg=0.345, sd=0.022], skew [0.091 vs 0.057*, 81.4% {0.315, 0.337, 0.365}] (wid=0.047 ws=0.019) (gid=0.372 gs=0.088)
    Clock network insertion delays are now [0.315ns, 0.405ns] average 0.345ns std.dev 0.022ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
      gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
      wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.267pF, total=4.847pF
      wire lengths   : top=0.000um, trunk=3798.133um, leaf=23572.050um, total=27370.183um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.357, max=0.405, avg=0.378, sd=0.009], skew [0.048 vs 0.057, 100% {0.357, 0.377, 0.405}] (wid=0.044 ws=0.017) (gid=0.374 gs=0.043)
    Clock network insertion delays are now [0.357ns, 0.405ns] average 0.378ns std.dev 0.009ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
      gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
      wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.267pF, total=4.847pF
      wire lengths   : top=0.000um, trunk=3798.133um, leaf=23572.050um, total=27370.183um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.357, max=0.405, avg=0.378, sd=0.009], skew [0.048 vs 0.057, 100% {0.357, 0.377, 0.405}] (wid=0.044 ws=0.017) (gid=0.374 gs=0.043)
    Clock network insertion delays are now [0.357ns, 0.405ns] average 0.378ns std.dev 0.009ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=92, i=0, cg=0, l=0, total=92
          cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
          gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
          wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.267pF, total=4.847pF
          wire lengths   : top=0.000um, trunk=3798.133um, leaf=23572.050um, total=27370.183um
          sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
      gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
      wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.267pF, total=4.847pF
      wire lengths   : top=0.000um, trunk=3798.133um, leaf=23572.050um, total=27370.183um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
    Clock network insertion delays are now [0.357ns, 0.405ns] average 0.378ns std.dev 0.009ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=92, i=0, cg=0, l=0, total=92
    cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
    gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
    wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.267pF, total=4.847pF
    wire lengths   : top=0.000um, trunk=3798.133um, leaf=23572.050um, total=27370.183um
    sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
    skew_group clk/CON: insertion delay [min=0.357, max=0.405, avg=0.378, sd=0.009], skew [0.048 vs 0.057, 100% {0.357, 0.377, 0.405}] (wid=0.044 ws=0.017) (gid=0.374 gs=0.043)
  Clock network insertion delays are now [0.357ns, 0.405ns] average 0.378ns std.dev 0.009ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
      gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
      wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.267pF, total=4.847pF
      wire lengths   : top=0.000um, trunk=3798.133um, leaf=23572.050um, total=27370.183um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.357, max=0.405, avg=0.378, sd=0.009], skew [0.048 vs 0.057, 100% {0.357, 0.377, 0.405}] (wid=0.044 ws=0.017) (gid=0.374 gs=0.043)
    Clock network insertion delays are now [0.357ns, 0.405ns] average 0.378ns std.dev 0.009ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=92, i=0, cg=0, l=0, total=92
          cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
          gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
          wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.267pF, total=4.847pF
          wire lengths   : top=0.000um, trunk=3798.133um, leaf=23572.050um, total=27370.183um
          sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
      gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
      wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.267pF, total=4.847pF
      wire lengths   : top=0.000um, trunk=3798.133um, leaf=23572.050um, total=27370.183um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.357, max=0.405, avg=0.378, sd=0.009], skew [0.048 vs 0.057, 100% {0.357, 0.377, 0.405}] (wid=0.044 ws=0.017) (gid=0.374 gs=0.043)
    Clock network insertion delays are now [0.357ns, 0.405ns] average 0.378ns std.dev 0.009ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
      gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
      wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.267pF, total=4.847pF
      wire lengths   : top=0.000um, trunk=3798.133um, leaf=23572.050um, total=27370.183um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.357, max=0.405, avg=0.378, sd=0.009], skew [0.048 vs 0.057, 100% {0.357, 0.377, 0.405}] (wid=0.044 ws=0.017) (gid=0.374 gs=0.043)
    Clock network insertion delays are now [0.357ns, 0.405ns] average 0.378ns std.dev 0.009ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
      gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
      wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.267pF, total=4.847pF
      wire lengths   : top=0.000um, trunk=3798.133um, leaf=23572.050um, total=27370.183um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.357, max=0.405, avg=0.378, sd=0.009], skew [0.048 vs 0.057, 100% {0.357, 0.377, 0.405}] (wid=0.044 ws=0.017) (gid=0.374 gs=0.043)
    Clock network insertion delays are now [0.357ns, 0.405ns] average 0.378ns std.dev 0.009ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=63550 and nets=36897 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1602.414M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=92, i=0, cg=0, l=0, total=92
  Rebuilding timing graph   cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.581pF, leaf=4.267pF, total=4.848pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3798.133um, leaf=23572.050um, total=27370.183um
  Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
    skew_group clk/CON: insertion delay [min=0.357, max=0.405, avg=0.379, sd=0.009], skew [0.048 vs 0.057, 100% {0.357, 0.377, 0.405}] (wid=0.044 ws=0.017) (gid=0.374 gs=0.043)
  Clock network insertion delays are now [0.357ns, 0.405ns] average 0.379ns std.dev 0.009ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=736.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=736.200um^2
      gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.579pF, total=4.986pF
      wire capacitance : top=0.000pF, trunk=0.581pF, leaf=4.267pF, total=4.848pF
      wire lengths   : top=0.000um, trunk=3798.133um, leaf=23572.050um, total=27370.183um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.357, max=0.405, avg=0.379, sd=0.009], skew [0.048 vs 0.057, 100% {0.357, 0.377, 0.405}] (wid=0.044 ws=0.017) (gid=0.374 gs=0.043)
    Clock network insertion delays are now [0.357ns, 0.405ns] average 0.379ns std.dev 0.009ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=4.986pF fall=4.970pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=4.967pF fall=4.951pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=699.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=699.480um^2
      gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.579pF, total=4.967pF
      wire capacitance : top=0.000pF, trunk=0.581pF, leaf=4.267pF, total=4.848pF
      wire lengths   : top=0.000um, trunk=3796.605um, leaf=23571.950um, total=27368.555um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.360, max=0.405, avg=0.382, sd=0.009], skew [0.046 vs 0.057, 100% {0.360, 0.382, 0.405}] (wid=0.041 ws=0.017) (gid=0.374 gs=0.042)
    Clock network insertion delays are now [0.360ns, 0.405ns] average 0.382ns std.dev 0.009ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=699.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=699.480um^2
      gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.579pF, total=4.967pF
      wire capacitance : top=0.000pF, trunk=0.581pF, leaf=4.267pF, total=4.848pF
      wire lengths   : top=0.000um, trunk=3796.605um, leaf=23571.950um, total=27368.555um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.360, max=0.405, avg=0.382, sd=0.009], skew [0.046 vs 0.057, 100% {0.360, 0.382, 0.405}] (wid=0.041 ws=0.017) (gid=0.374 gs=0.042)
    Clock network insertion delays are now [0.360ns, 0.405ns] average 0.382ns std.dev 0.009ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=699.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=699.480um^2
      gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.579pF, total=4.967pF
      wire capacitance : top=0.000pF, trunk=0.581pF, leaf=4.267pF, total=4.848pF
      wire lengths   : top=0.000um, trunk=3796.605um, leaf=23571.950um, total=27368.555um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.360, max=0.405, avg=0.382, sd=0.009], skew [0.046 vs 0.057, 100% {0.360, 0.382, 0.405}] (wid=0.041 ws=0.017) (gid=0.374 gs=0.042)
    Clock network insertion delays are now [0.360ns, 0.405ns] average 0.382ns std.dev 0.009ns
  Improving insertion delay done.
  Total capacitance is (rise=9.815pF fall=9.799pF), of which (rise=4.848pF fall=4.848pF) is wire, and (rise=4.967pF fall=4.951pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:55:18 mem=1667.6M) ***
Total net bbox length = 5.261e+05 (2.356e+05 2.905e+05) (ext = 2.185e+04)
Density distribution unevenness ratio = 0.685%
Move report: Detail placement moves 19854 insts, mean move: 6.90 um, max move: 366.20 um
	Max move on inst (core_instance/U1): (12.00, 55.00) --> (11.20, 420.40)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1667.6MB
Summary Report:
Instances move: 8708 (out of 25629 movable)
Mean displacement: 1.38 um
Max displacement: 366.20 um (Instance: core_instance/U1) (12, 55) -> (11.2, 420.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 5.346e+05 (2.405e+05 2.941e+05) (ext = 2.178e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1667.6MB
*** Finished refinePlace (0:55:19 mem=1667.6M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:55:19 mem=1667.6M) ***
Total net bbox length = 5.346e+05 (2.405e+05 2.941e+05) (ext = 2.178e+04)
Density distribution unevenness ratio = 0.208%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1667.6MB
Summary Report:
Instances move: 0 (out of 30745 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.346e+05 (2.405e+05 2.941e+05) (ext = 2.178e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1667.6MB
*** Finished refinePlace (0:55:20 mem=1667.6M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        93 (unrouted=93, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 32647 (unrouted=0, trialRouted=32647, noStatus=0, routed=0, fixed=0)
(Not counting 4157 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=63550 and nets=36897 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1669.188M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 93 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 93 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -routeTopRoutingLayer 4

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeTopRoutingLayer = "4" (current non-default setting)
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  1 22:19:58 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 36895 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1390.23 (MB), peak = 1543.83 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  1 22:20:19 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  1 22:20:19 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2305          80       25440    92.64%
#  Metal 2        V        2318          84       25440     1.27%
#  Metal 3        H        2385           0       25440     0.13%
#  Metal 4        V        2084         318       25440     0.62%
#  --------------------------------------------------------------
#  Total                   9093       5.01%  101760    23.66%
#
#  93 nets (0.25%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1393.04 (MB), peak = 1543.83 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1413.08 (MB), peak = 1543.83 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1413.82 (MB), peak = 1543.83 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1413.96 (MB), peak = 1543.83 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1414.04 (MB), peak = 1543.83 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4157 (skipped).
#Total number of selected nets for routing = 93.
#Total number of unselected nets (but routable) for routing = 32647 (skipped).
#Total number of nets in the design = 36897.
#
#32647 skipped nets do not have any wires.
#93 routable nets have only global wires.
#93 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 93               0  
#------------------------------------------------
#        Total                 93               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 93           32647  
#------------------------------------------------
#        Total                 93           32647  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2     13(0.05%)   (0.05%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4     12(0.05%)   (0.05%)
#  --------------------------------
#     Total     25(0.03%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.05% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 93
#Total wire length = 28029 um.
#Total half perimeter of net bounding box = 10477 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 987 um.
#Total wire length on LAYER M3 = 16038 um.
#Total wire length on LAYER M4 = 11004 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13535
#Up-Via Summary (total 13535):
#           
#-----------------------
#  Metal 1         5208
#  Metal 2         4678
#  Metal 3         3649
#-----------------------
#                 13535 
#
#Total number of involved priority nets 93
#Maximum src to sink distance for priority net 472.6
#Average of max src_to_sink distance for priority net 113.5
#Average of ave src_to_sink distance for priority net 67.8
#Max overcon = 1 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.05%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1414.52 (MB), peak = 1543.83 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1399.50 (MB), peak = 1543.83 (MB)
#Start Track Assignment.
#Done with 3699 horizontal wires in 2 hboxes and 2963 vertical wires in 2 hboxes.
#Done with 50 horizontal wires in 2 hboxes and 42 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 93
#Total wire length = 31308 um.
#Total half perimeter of net bounding box = 10477 um.
#Total wire length on LAYER M1 = 2984 um.
#Total wire length on LAYER M2 = 992 um.
#Total wire length on LAYER M3 = 15973 um.
#Total wire length on LAYER M4 = 11358 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13535
#Up-Via Summary (total 13535):
#           
#-----------------------
#  Metal 1         5208
#  Metal 2         4678
#  Metal 3         3649
#-----------------------
#                 13535 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1413.59 (MB), peak = 1543.83 (MB)
#
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 44.15 (MB)
#Total memory = 1413.62 (MB)
#Peak memory = 1543.83 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.3% of the total area was rechecked for DRC, and 74.4% required routing.
#    number of violations = 0
#cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1435.25 (MB), peak = 1543.83 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.00 (MB), peak = 1543.83 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 93
#Total wire length = 28276 um.
#Total half perimeter of net bounding box = 10477 um.
#Total wire length on LAYER M1 = 12 um.
#Total wire length on LAYER M2 = 1135 um.
#Total wire length on LAYER M3 = 15248 um.
#Total wire length on LAYER M4 = 11881 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15173
#Total number of multi-cut vias = 92 (  0.6%)
#Total number of single cut vias = 15081 ( 99.4%)
#Up-Via Summary (total 15173):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5095 ( 98.2%)        92 (  1.8%)       5187
#  Metal 2        5021 (100.0%)         0 (  0.0%)       5021
#  Metal 3        4965 (100.0%)         0 (  0.0%)       4965
#-----------------------------------------------------------
#                15081 ( 99.4%)        92 (  0.6%)      15173 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:38
#Elapsed time = 00:00:38
#Increased memory = -6.37 (MB)
#Total memory = 1407.25 (MB)
#Peak memory = 1543.83 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:38
#Elapsed time = 00:00:38
#Increased memory = -6.37 (MB)
#Total memory = 1407.25 (MB)
#Peak memory = 1543.83 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:03
#Elapsed time = 00:01:03
#Increased memory = 47.59 (MB)
#Total memory = 1388.02 (MB)
#Peak memory = 1543.83 (MB)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  1 22:21:01 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 93 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           1
        50.000     100.000          72
       100.000     150.000          11
       150.000     200.000           1
       200.000     250.000           4
       250.000     300.000           2
       300.000     350.000           0
       350.000     400.000           1
       400.000     450.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           3
        0.000     10.000          27
       10.000     20.000          18
       20.000     30.000          15
       30.000     40.000          11
       40.000     50.000           8
       50.000     60.000           5
       60.000     70.000           3
       70.000     80.000           2
       80.000     90.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core_instance/mac_array_instance/CTS_61 (62 terminals)
    Guided length:  max path =   106.603um, total =   313.985um
    Routed length:  max path =   194.200um, total =   370.480um
    Deviation:      max path =    82.172%,  total =    17.993%

    Net core_instance/CTS_141 (81 terminals)
    Guided length:  max path =    55.773um, total =   349.535um
    Routed length:  max path =    98.400um, total =   391.840um
    Deviation:      max path =    76.431%,  total =    12.103%

    Net core_instance/CTS_145 (60 terminals)
    Guided length:  max path =    71.630um, total =   259.718um
    Routed length:  max path =   123.800um, total =   306.100um
    Deviation:      max path =    72.833%,  total =    17.859%

    Net core_instance/ofifo_inst/CTS_10 (70 terminals)
    Guided length:  max path =    63.885um, total =   278.185um
    Routed length:  max path =   108.400um, total =   328.740um
    Deviation:      max path =    69.680%,  total =    18.173%

    Net core_instance/mac_array_instance/CTS_56 (49 terminals)
    Guided length:  max path =    66.680um, total =   212.338um
    Routed length:  max path =   112.000um, total =   246.400um
    Deviation:      max path =    67.966%,  total =    16.042%

    Net core_instance/psum_mem_instance/CTS_47 (89 terminals)
    Guided length:  max path =    61.400um, total =   341.183um
    Routed length:  max path =   100.400um, total =   389.120um
    Deviation:      max path =    63.518%,  total =    14.050%

    Net core_instance/ofifo_inst/col_idx_0__fifo_instance/CTS_4 (51 terminals)
    Guided length:  max path =    91.595um, total =   299.397um
    Routed length:  max path =   144.400um, total =   321.220um
    Deviation:      max path =    57.651%,  total =     7.289%

    Net core_instance/mac_array_instance/CTS_59 (58 terminals)
    Guided length:  max path =    68.630um, total =   243.970um
    Routed length:  max path =   107.600um, total =   286.660um
    Deviation:      max path =    56.783%,  total =    17.498%

    Net core_instance/CTS_163 (69 terminals)
    Guided length:  max path =    76.748um, total =   305.848um
    Routed length:  max path =   117.600um, total =   344.200um
    Deviation:      max path =    53.230%,  total =    12.540%

    Net core_instance/ofifo_inst/col_idx_4__fifo_instance/CTS_4 (99 terminals)
    Guided length:  max path =    67.650um, total =   365.355um
    Routed length:  max path =   102.200um, total =   427.780um
    Deviation:      max path =    51.072%,  total =    17.086%

Set FIXED routing status on 93 net(s)
Set FIXED placed status on 92 instance(s)
Net route status summary:
  Clock:        93 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=93)
  Non-clock: 32647 (unrouted=32647, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 4157 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=8312 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 93  numPreroutedWires = 16110
[NR-eagl] Read numTotalNets=32740  numIgnoredNets=93
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[NR-eagl] Rule id 1. Nets 32647 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 32647 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.07% V. EstWL: 6.047676e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.03% V
[NR-eagl] Overflow after earlyGlobalRoute 0.11% H + 0.03% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 1.180000e+01um, number of vias: 108403
[NR-eagl] Layer2(M2)(V) length: 2.326683e+05um, number of vias: 151194
[NR-eagl] Layer3(M3)(H) length: 2.981310e+05um, number of vias: 11921
[NR-eagl] Layer4(M4)(V) length: 1.197627e+05um, number of vias: 0
[NR-eagl] Total length: 6.505738e+05um, number of vias: 271518
End of congRepair (cpu=0:00:01.2, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=63550 and nets=36897 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1631.309M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.084        0.086      1.028       0.017        0.018      1.000      1.081         0.925
    S->S Wire Len.       um        191.363      206.738      1.080     130.759      137.206      0.999      1.048         0.952
    S->S Wire Res.       Ohm       216.852      241.147      1.112     143.943      154.431      0.998      1.071         0.930
    S->S Wire Res./um    Ohm         1.084        1.112      1.025       0.342        0.347      0.998      1.012         0.984
    Total Wire Len.      um        249.348      266.550      1.069     192.938      201.838      0.999      1.045         0.955
    Trans. Time          ns          0.066        0.070      1.064       0.034        0.036      1.000      1.051         0.951
    Wire Cap.            fF         37.894       40.288      1.063      28.907       30.060      0.999      1.039         0.961
    Wire Cap./um         fF          0.114        0.114      0.995       0.076        0.076      1.000      0.995         1.005
    Wire Delay           ns          0.009        0.010      1.150       0.007        0.007      0.999      1.132         0.882
    Wire Skew            ns          0.004        0.004      1.127       0.005        0.006      0.999      1.072         0.932
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.086        0.087      1.021       0.018        0.019      1.000      1.043         0.958
    S->S Wire Len.       um        122.657      127.645      1.041      95.798       96.705      0.997      1.007         0.988
    S->S Wire Res.       Ohm       146.385      154.027      1.052     105.655      110.961      0.996      1.046         0.948
    S->S Wire Res./um    Ohm         1.376        1.343      0.976       0.389        0.315      0.978      0.790         1.210
    Total Wire Len.      um        466.536      495.033      1.061     102.352      105.046      0.994      1.020         0.968
    Trans. Time          ns          0.095        0.098      1.029       0.006        0.005      0.989      0.890         1.099
    Wire Cap.            fF         71.523       75.655      1.058      15.131       15.628      0.995      1.028         0.964
    Wire Cap./um         fF          0.154        0.153      0.996       0.003        0.002      0.988      0.723         1.349
    Wire Delay           ns          0.008        0.009      1.076       0.008        0.008      0.996      1.060         0.935
    Wire Skew            ns          0.010        0.011      1.075       0.002        0.002      0.894      1.119         0.714
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.099        0.098      0.993      0.005         0.005      0.966      0.942         0.990
    S->S Wire Len.       um         45.519       57.469      1.263     21.159        27.626      0.814      1.063         0.623
    S->S Wire Res.       Ohm        71.572       81.738      1.142     29.264        36.603      0.783      0.979         0.626
    S->S Wire Res./um    Ohm         1.651        1.473      0.893      0.296         0.198      0.834      0.557         1.248
    Total Wire Len.      um        280.618      288.571      1.028     54.566        56.376      0.986      1.019         0.955
    Trans. Time          ns          0.091        0.092      1.003      0.008         0.008      0.978      0.969         0.986
    Wire Cap.            fF         50.797       49.665      0.978     10.811        10.272      0.990      0.941         1.042
    Wire Cap./um         fF          0.180        0.172      0.952      0.007         0.005      0.938      0.678         1.297
    Wire Delay           ns          0.004        0.005      1.448      0.002         0.003      0.685      1.107         0.424
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    --------------------------------------------------------------------------------------
    Route Sink Pin                                                          Difference (%)
    --------------------------------------------------------------------------------------
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A172b1/I                          -40.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A172b4/I                          -28.571
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A172b3/I                          -26.471
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A172b2/I                          -22.222
    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17295/I       -16.438
    --------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      1.600um        1.599         0.282         0.451
    M3                           610.325um    623.400um        1.599         0.282         0.451
    M4                           387.065um    441.200um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.850%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    -------------------------------------------------------------------------------------
    Route Sink Pin                                                         Difference (%)
    -------------------------------------------------------------------------------------
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1705b/I                         -110.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1706d/I                          -77.778
    core_instance/psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17080/I        -53.846
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17068/I                          -31.250
    core_instance/psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17075/I        -30.769
    -------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um      10.000um       1.599         0.282         0.451
    M3                           1469.987um    1553.200um       1.599         0.282         0.451
    M4                           1329.227um    1407.000um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.663%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Top/Trunk High-Fanout Routes)
    =============================================================
    
    Net: core_instance/CTS_184:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      15             1.000um         15
    M3                   135.005um      15           148.400um         15
    M4                   241.450um      20           253.400um         31
    -------------------------------------------------------------------------
    Totals               376.000um      50           402.000um         61
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.103ns       0.106ns         -             -
    S->WS Wire Len.      203.748um     230.600um         -             -
    S->WS Wire Res.      239.795Ohm    277.276Ohm        -             -
    Wire Cap.             56.921fF      60.932fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1704e/I.
    Post-route worst sink: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1704e/I.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A172b4.
    Driver fanout: 14.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Top Wire Delay Differences (Leaf routes):
    
    ---------------------------------------------------------------------
    Route Sink Pin                                         Difference (%)
    ---------------------------------------------------------------------
    core_instance/psum_mem_instance/memory6_reg_76_/CP       -1280.000
    core_instance/psum_mem_instance/memory3_reg_77_/CP       -1066.667
    core_instance/psum_mem_instance/memory1_reg_85_/CP       -1050.000
    core_instance/psum_mem_instance/memory4_reg_114_/CP       -914.286
    core_instance/psum_mem_instance/memory1_reg_77_/CP        -900.000
    ---------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um       11.800um       1.787         0.272         0.487
    M2                               0.000um     1123.800um       1.599         0.282         0.451
    M3                           11599.788um    13071.800um       1.599         0.282         0.451
    M4                           11972.163um    10032.600um       1.599         0.282         0.451
    Preferred Layer Adherence      100.000%        95.315%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: core_instance/CTS_168:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      50             5.800um         50
    M3                   108.985um      50           156.800um         50
    M4                   163.562um      75           127.000um         53
    -------------------------------------------------------------------------
    Totals               271.000um     175           288.000um        153
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.002ns         -             -
    S->WS Trans. Time      0.104ns       0.107ns         -             -
    S->WS Wire Len.       17.055um      56.800um         -             -
    S->WS Wire Res.       33.566Ohm     79.081Ohm        -             -
    Wire Cap.             46.885fF      48.359fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/psum_mem_instance/Q_reg_38_/CP.
    Post-route worst sink: core_instance/psum_mem_instance/Q_reg_39_/CP.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1707e.
    Driver fanout: 49.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Net: core_instance/CTS_149:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      81            23.800um         80
    M3                   181.385um      81           195.800um         76
    M4                   163.702um     119           124.200um         70
    -------------------------------------------------------------------------
    Totals               344.000um     281           342.000um        226
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.105ns       0.105ns         -             -
    S->WS Wire Len.       42.330um      97.800um         -             -
    S->WS Wire Res.       67.080Ohm    138.713Ohm        -             -
    Wire Cap.             63.364fF      59.920fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    core_instance/ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/CP.
    Post-route worst sink:
    core_instance/ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/CP.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17084.
    Driver fanout: 80.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047       2          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063      12          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    4989         98%       ER        92         92%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      51          1%        -         3          3%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      33          1%        -         5          5%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    4922        100%       ER        99        100%        ER         -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    4748        100%       ER       217        100%        ER         -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=699.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=699.480um^2
      gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.579pF, total=4.967pF
      wire capacitance : top=0.000pF, trunk=0.615pF, leaf=4.172pF, total=4.787pF
      wire lengths   : top=0.000um, trunk=4036.400um, leaf=24240.000um, total=28276.400um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Transition : {count=3, worst=[0.002ns, 0.001ns, 0.001ns]} avg=0.001ns sd=0.001ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.107),trunk(0.106),top(nil), margined worst slew is leaf(0.107),trunk(0.106),top(nil)
      skew_group clk/CON: insertion delay [min=0.368, max=0.411, avg=0.390, sd=0.008], skew [0.043 vs 0.057, 100% {0.368, 0.390, 0.411}] (wid=0.049 ws=0.023) (gid=0.376 gs=0.039)
    Clock network insertion delays are now [0.368ns, 0.411ns] average 0.390ns std.dev 0.008ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1769.97 CPU=0:00:03.7 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 1770.0M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=92, i=0, cg=0, l=0, total=92
      Rebuilding timing graph   cell areas     : b=699.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=699.480um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.579pF, total=4.967pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.615pF, leaf=4.172pF, total=4.787pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4036.400um, leaf=24240.000um, total=28276.400um
      Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Transition : {count=3, worst=[0.002ns, 0.001ns, 0.001ns]} avg=0.001ns sd=0.001ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=92, i=0, cg=0, l=0, total=92
        cell areas     : b=699.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=699.480um^2
        gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.579pF, total=4.967pF
        wire capacitance : top=0.000pF, trunk=0.615pF, leaf=4.172pF, total=4.787pF
        wire lengths   : top=0.000um, trunk=4036.400um, leaf=24240.000um, total=28276.400um
        sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=3, worst=[0.002ns, 0.001ns, 0.001ns]} avg=0.001ns sd=0.001ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 93, tested: 93, violation detected: 3, cannot run: 0, attempted: 3, failed: 0, sized: 3
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           1          1
        leaf            2          2
        ------------------------------
        Total           3          3
        ------------------------------
        
        Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 6.480um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=92, i=0, cg=0, l=0, total=92
          cell areas     : b=705.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=705.960um^2
          gate capacitance : top=0.000pF, trunk=0.391pF, leaf=4.579pF, total=4.971pF
          wire capacitance : top=0.000pF, trunk=0.615pF, leaf=4.172pF, total=4.787pF
          wire lengths   : top=0.000um, trunk=4036.400um, leaf=24240.000um, total=28276.400um
          sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
          skew_group clk/CON: insertion delay [min=0.356, max=0.411, avg=0.388, sd=0.011], skew [0.056 vs 0.057, 98.9% {0.360, 0.388, 0.411}] (wid=0.049 ws=0.023) (gid=0.376 gs=0.046)
        Clock network insertion delays are now [0.356ns, 0.411ns] average 0.388ns std.dev 0.011ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:56:37 mem=1640.7M) ***
Total net bbox length = 5.346e+05 (2.405e+05 2.941e+05) (ext = 2.178e+04)
Density distribution unevenness ratio = 0.487%
Move report: Detail placement moves 1048 insts, mean move: 2.73 um, max move: 14.40 um
	Max move on inst (FILLER_26429): (469.80, 323.20) --> (469.80, 337.60)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1652.9MB
Summary Report:
Instances move: 77 (out of 25629 movable)
Mean displacement: 3.33 um
Max displacement: 12.60 um (Instance: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_640_0) (469.8, 71.2) -> (469.8, 83.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 5.348e+05 (2.406e+05 2.942e+05) (ext = 2.178e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1652.9MB
*** Finished refinePlace (0:56:38 mem=1652.9M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:56:38 mem=1652.9M) ***
Total net bbox length = 5.348e+05 (2.406e+05 2.942e+05) (ext = 2.178e+04)
Density distribution unevenness ratio = 0.204%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1658.7MB
Summary Report:
Instances move: 0 (out of 30745 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.348e+05 (2.406e+05 2.942e+05) (ext = 2.178e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1658.7MB
*** Finished refinePlace (0:56:39 mem=1658.7M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 383 insts, 12 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=63550 and nets=36897 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1643.527M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=92, i=0, cg=0, l=0, total=92
      Rebuilding timing graph   cell areas     : b=705.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=705.960um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.391pF, leaf=4.579pF, total=4.971pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.615pF, leaf=4.172pF, total=4.787pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4036.400um, leaf=24240.000um, total=28276.400um
      Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        93 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=93)
  Non-clock: 32647 (unrouted=0, trialRouted=32647, noStatus=0, routed=0, fixed=0)
(Not counting 4157 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=705.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=705.960um^2
      gate capacitance : top=0.000pF, trunk=0.391pF, leaf=4.579pF, total=4.971pF
      wire capacitance : top=0.000pF, trunk=0.615pF, leaf=4.172pF, total=4.787pF
      wire lengths   : top=0.000um, trunk=4036.400um, leaf=24240.000um, total=28276.400um
      sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.356, max=0.411, avg=0.388, sd=0.011], skew [0.056 vs 0.057, 98.9% {0.360, 0.388, 0.411}] (wid=0.049 ws=0.023) (gid=0.376 gs=0.046)
    Clock network insertion delays are now [0.356ns, 0.411ns] average 0.388ns std.dev 0.011ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         92      705.960
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             92      705.960
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      4036.400
  Leaf      24240.000
  Total     28276.400
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.391    0.615    1.006
  Leaf     4.579    4.172    8.751
  Total    4.971    4.787    9.757
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5024     4.579     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.102               0.104
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.356     0.411     0.056       0.057         0.023           0.020           0.388        0.011     98.9% {0.360, 0.388, 0.411}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.356ns, 0.411ns] average 0.388ns std.dev 0.011ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=92, i=0, cg=0, l=0, total=92
  cell areas     : b=705.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=705.960um^2
  gate capacitance : top=0.000pF, trunk=0.391pF, leaf=4.579pF, total=4.971pF
  wire capacitance : top=0.000pF, trunk=0.615pF, leaf=4.172pF, total=4.787pF
  wire lengths   : top=0.000um, trunk=4036.400um, leaf=24240.000um, total=28276.400um
  sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
  skew_group clk/CON: insertion delay [min=0.356, max=0.411, avg=0.388, sd=0.011], skew [0.056 vs 0.057, 98.9% {0.360, 0.388, 0.411}] (wid=0.049 ws=0.023) (gid=0.376 gs=0.046)
Clock network insertion delays are now [0.356ns, 0.411ns] average 0.388ns std.dev 0.011ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1634.9M, totSessionCpu=0:56:44 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1634.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=1634.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1634.9M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1711.48 CPU=0:00:03.7 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 1711.5M) ***
*** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:56:50 mem=1711.5M)
** Profile ** Overall slacks :  cpu=0:00:04.8, mem=1711.5M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1711.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.646  |
|           TNS (ns):|-726.350 |
|    Violating Paths:|  2491   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.018   |      1 (1)       |
|   max_tran     |      1 (3)       |   -0.312   |      1 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.169%
       (98.984% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1711.5M
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 1649.5M, totSessionCpu=0:56:50 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 30745

Instance distribution across the VT partitions:

 LVT : inst = 14175 (46.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14175 (46.1%)

 HVT : inst = 16570 (53.9%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16570 (53.9%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1649.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1649.6M) ***
*** Starting optimizing excluded clock nets MEM= 1649.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1649.6M) ***
Include MVT Delays for Hold Opt
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt DRV Optimization
Info: 93 nets with fixed/cover wires excluded.
Info: 93 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |     3   |     1   |      1  |     0   |     0   |     0   |     0   | -0.65 |          0|          0|          0|  98.98  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.65 |          0|          0|          1|  98.98  |   0:00:01.0|    1825.8M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.65 |          0|          0|          0|  98.98  |   0:00:01.0|    1825.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=1825.8M) ***

*** Starting refinePlace (0:57:00 mem=1841.8M) ***
Total net bbox length = 5.348e+05 (2.406e+05 2.942e+05) (ext = 2.178e+04)
Density distribution unevenness ratio = 0.386%
Density distribution unevenness ratio = 0.380%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1848.6MB
Summary Report:
Instances move: 0 (out of 30653 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.348e+05 (2.406e+05 2.942e+05) (ext = 2.178e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1848.6MB
*** Finished refinePlace (0:57:01 mem=1848.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1848.6M)


Density : 0.9898
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1848.6M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1681.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1681.6M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1691.6M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1691.6M

------------------------------------------------------------
     Summary (cpu=0.15min real=0.15min mem=1681.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.646  |
|           TNS (ns):|-551.658 |
|    Violating Paths:|  1188   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.169%
       (98.984% with Fillers)
Routing Overflow: 0.11% H and 0.03% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1691.6M
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1681.6M, totSessionCpu=0:57:02 **
*** Timing NOT met, worst failing slack is -0.646
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 93 nets with fixed/cover wires excluded.
Info: 93 clock nets excluded from IPO operation.
*info: 93 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
*info: 93 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.646 TNS Slack -551.656 Density 98.98
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.646|   -0.646|-551.656| -551.656|    98.98%|   0:00:01.0| 1827.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.647|   -0.647|-552.088| -552.088|    98.98%|   0:00:04.0| 1833.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.647|   -0.647|-551.716| -551.716|    98.98%|   0:00:00.0| 1833.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.647|   -0.647|-551.493| -551.493|    98.98%|   0:00:01.0| 1834.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -0.647|   -0.647|-551.529| -551.529|    98.98%|   0:00:01.0| 1834.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.647|   -0.647|-551.286| -551.286|    98.98%|   0:00:01.0| 1834.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.647|   -0.647|-551.133| -551.133|    98.98%|   0:00:01.0| 1834.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.647|   -0.647|-551.157| -551.157|    98.98%|   0:00:00.0| 1834.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_3_/D                                        |
|  -0.647|   -0.647|-551.157| -551.157|    98.98%|   0:00:01.0| 1834.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.647|   -0.647|-550.982| -550.982|    98.98%|   0:00:00.0| 1834.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.647|   -0.647|-550.941| -550.941|    98.98%|   0:00:00.0| 1834.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_2_/D                                        |
|  -0.647|   -0.647|-550.871| -550.871|    98.98%|   0:00:00.0| 1834.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.647|   -0.647|-550.845| -550.845|    98.98%|   0:00:01.0| 1834.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.647|   -0.647|-550.842| -550.842|    98.98%|   0:00:00.0| 1834.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.647|   -0.647|-550.842| -550.842|    98.98%|   0:00:00.0| 1835.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.7 real=0:00:11.0 mem=1835.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.7 real=0:00:11.0 mem=1835.1M) ***
** GigaOpt Optimizer WNS Slack -0.647 TNS Slack -550.842 Density 98.98
*** Starting refinePlace (0:57:19 mem=1852.1M) ***
Total net bbox length = 5.348e+05 (2.406e+05 2.942e+05) (ext = 2.178e+04)
Density distribution unevenness ratio = 0.386%
Density distribution unevenness ratio = 0.380%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1871.7MB
Summary Report:
Instances move: 0 (out of 30650 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.348e+05 (2.406e+05 2.942e+05) (ext = 2.178e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1871.7MB
*** Finished refinePlace (0:57:20 mem=1871.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1871.7M)


Density : 0.9898
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1871.7M) ***
** GigaOpt Optimizer WNS Slack -0.647 TNS Slack -550.842 Density 98.98

*** Finish post-CTS Setup Fixing (cpu=0:00:14.4 real=0:00:15.0 mem=1871.7M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in WNS mode
Info: 93 nets with fixed/cover wires excluded.
Info: 93 clock nets excluded from IPO operation.
*info: 93 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
*info: 93 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.647 TNS Slack -550.842 Density 98.98
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.647|   -0.647|-550.842| -550.842|    98.98%|   0:00:01.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.7 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { -11.761 } { -0.157 } { 270 } { 5430 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 27 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.495|   -0.495|-447.896| -448.023|    98.97%|   0:00:20.0| 1873.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 32 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.326|   -0.326|-420.133| -442.012|    98.97%|   0:00:08.0| 1897.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_13_/D                             |
|  -0.312|   -0.312|-419.107| -440.986|    98.97%|   0:00:01.0| 1897.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_48_/D                             |
|  -0.311|   -0.311|-420.086| -441.965|    98.97%|   0:00:01.0| 1897.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.311|   -0.311|-420.277| -442.156|    98.97%|   0:00:05.0| 1897.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:34.9 real=0:00:36.0 mem=1897.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.278|   -0.311| -21.879| -442.156|    98.97%|   0:00:00.0| 1897.4M|   WC_VIEW|  default| out[24]                                            |
|  -0.278|   -0.311| -21.879| -442.156|    98.97%|   0:00:00.0| 1897.4M|   WC_VIEW|  default| out[24]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1897.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:35.0 real=0:00:36.0 mem=1897.4M) ***
** GigaOpt Optimizer WNS Slack -0.311 TNS Slack -442.156 Density 98.97
*** Starting refinePlace (0:58:01 mem=1913.4M) ***
Total net bbox length = 5.350e+05 (2.407e+05 2.943e+05) (ext = 2.178e+04)
Density distribution unevenness ratio = 0.465%
Density distribution unevenness ratio = 2.153%
Move report: Timing Driven Placement moves 62885 insts, mean move: 5.52 um, max move: 215.40 um
	Max move on inst (core_instance/U1): (11.20, 420.40) --> (12.40, 206.20)
	Runtime: CPU: 0:00:16.4 REAL: 0:00:17.0 MEM: 1948.5MB
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.835e+05 (2.214e+05 2.620e+05) (ext = 2.321e+04)
Runtime: CPU: 0:00:16.4 REAL: 0:00:17.0 MEM: 1948.5MB
*** Finished refinePlace (0:58:17 mem=1948.5M) ***
Finished re-routing un-routed nets (0:00:00.2 1948.5M)


Density : 0.9915
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:18.6 real=0:00:18.0 mem=1948.5M) ***
** GigaOpt Optimizer WNS Slack -0.383 TNS Slack -447.501 Density 99.15
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.383|   -0.383|-425.413| -447.501|    99.15%|   0:00:00.0| 1948.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.359|   -0.359|-424.270| -446.357|    99.15%|   0:00:01.0| 1948.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.349|   -0.349|-424.227| -446.315|    99.15%|   0:00:01.0| 1948.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.338|   -0.338|-423.404| -445.492|    99.15%|   0:00:00.0| 1948.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_42_/D                             |
|  -0.324|   -0.324|-422.809| -444.896|    99.15%|   0:00:00.0| 1948.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_42_/D                             |
|  -0.317|   -0.317|-425.525| -447.612|    99.15%|   0:00:00.0| 1948.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_42_/D                             |
|  -0.317|   -0.317|-425.489| -447.576|    99.15%|   0:00:01.0| 1948.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_42_/D                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 21 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.303|   -0.318|-396.617| -420.524|    99.11%|   0:00:09.0| 1909.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_12_/D                             |
|  -0.303|   -0.318|-396.581| -420.488|    99.11%|   0:00:01.0| 1928.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_12_/D                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 16 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.303|   -0.318|-380.163| -404.070|    99.11%|   0:00:08.0| 1911.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_12_/D                             |
|  -0.303|   -0.318|-380.163| -404.070|    99.11%|   0:00:00.0| 1911.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_12_/D                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.8 real=0:00:21.0 mem=1911.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.318|   -0.318| -23.907| -404.070|    99.11%|   0:00:00.0| 1911.1M|   WC_VIEW|  default| out[155]                                           |
|  -0.318|   -0.318| -23.907| -404.070|    99.11%|   0:00:00.0| 1911.1M|   WC_VIEW|  default| out[155]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1911.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:21.0 real=0:00:21.0 mem=1911.1M) ***
** GigaOpt Optimizer WNS Slack -0.318 TNS Slack -404.070 Density 99.11
*** Starting refinePlace (0:58:41 mem=1911.1M) ***
Total net bbox length = 4.867e+05 (2.220e+05 2.647e+05) (ext = 2.323e+04)
Density distribution unevenness ratio = 2.166%
Density distribution unevenness ratio = 2.300%
Move report: Timing Driven Placement moves 60137 insts, mean move: 2.80 um, max move: 145.80 um
	Max move on inst (core_instance/U1): (12.40, 206.20) --> (14.20, 62.20)
	Runtime: CPU: 0:00:12.8 REAL: 0:00:13.0 MEM: 1952.0MB
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.782e+05 (2.189e+05 2.593e+05) (ext = 2.331e+04)
Runtime: CPU: 0:00:12.9 REAL: 0:00:13.0 MEM: 1952.0MB
*** Finished refinePlace (0:58:54 mem=1952.0M) ***
Finished re-routing un-routed nets (0:00:00.1 1952.0M)


Density : 0.9918
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:14.7 real=0:00:15.0 mem=1952.0M) ***
** GigaOpt Optimizer WNS Slack -0.384 TNS Slack -400.014 Density 99.18
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.384|   -0.384|-376.014| -400.014|    99.18%|   0:00:01.0| 1952.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -0.312|   -0.318|-375.810| -399.810|    99.18%|   0:00:00.0| 1952.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -0.306|   -0.318|-374.632| -398.632|    99.18%|   0:00:00.0| 1952.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.299|   -0.318|-373.871| -397.872|    99.18%|   0:00:01.0| 1952.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.295|   -0.318|-369.068| -393.068|    99.19%|   0:00:01.0| 1952.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.291|   -0.318|-367.752| -391.752|    99.18%|   0:00:00.0| 1952.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.291|   -0.318|-359.280| -383.280|    99.18%|   0:00:01.0| 1952.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.291|   -0.318|-359.152| -383.152|    99.18%|   0:00:00.0| 1952.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.291|   -0.318|-359.152| -383.152|    99.18%|   0:00:00.0| 1952.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.0 real=0:00:04.0 mem=1952.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.318|   -0.318| -24.000| -383.152|    99.18%|   0:00:00.0| 1952.0M|   WC_VIEW|  default| out[155]                                           |
|  -0.300|   -0.300| -23.922| -383.074|    99.18%|   0:00:00.0| 1952.0M|   WC_VIEW|  default| out[35]                                            |
|  -0.300|   -0.300| -23.922| -383.074|    99.18%|   0:00:00.0| 1952.0M|   WC_VIEW|  default| out[35]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1952.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.2 real=0:00:05.0 mem=1952.0M) ***
*** Starting refinePlace (0:59:01 mem=1952.0M) ***
Total net bbox length = 4.805e+05 (2.189e+05 2.615e+05) (ext = 2.331e+04)
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.805e+05 (2.189e+05 2.615e+05) (ext = 2.331e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1952.0MB
*** Finished refinePlace (0:59:01 mem=1952.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1952.0M)


Density : 0.9918
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1952.0M) ***
** GigaOpt Optimizer WNS Slack -0.300 TNS Slack -382.907 Density 99.18

*** Finish post-CTS Setup Fixing (cpu=0:01:37 real=0:01:37 mem=1952.0M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 93 nets with fixed/cover wires excluded.
Info: 189 clock nets excluded from IPO operation.
*info: 189 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
*info: 93 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.300 TNS Slack -382.907 Density 99.18
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.291|   -0.300|-358.952| -382.907|    99.18%|   0:00:01.0| 1894.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.291|   -0.300|-355.326| -379.282|    99.13%|   0:00:22.0| 1913.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.291|   -0.300|-354.460| -378.416|    99.13%|   0:00:00.0| 1913.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.291|   -0.300|-353.611| -377.567|    99.11%|   0:00:12.0| 1913.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.291|   -0.300|-346.725| -370.681|    99.07%|   0:00:17.0| 1913.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_9_/D                              |
|  -0.291|   -0.300|-345.194| -369.149|    99.05%|   0:00:15.0| 1913.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_10_/D                           |
|  -0.291|   -0.300|-345.099| -369.054|    99.05%|   0:00:00.0| 1913.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_10_/D                           |
|  -0.291|   -0.300|-344.721| -368.677|    99.04%|   0:00:02.0| 1913.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_7_/D                            |
|  -0.291|   -0.300|-344.664| -368.620|    99.03%|   0:00:00.0| 1913.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_7_/D                            |
|  -0.291|   -0.300|-344.095| -368.050|    99.02%|   0:00:02.0| 1913.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_34_/D                           |
|  -0.291|   -0.300|-344.083| -368.039|    99.02%|   0:00:00.0| 1913.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_34_/D                           |
|  -0.291|   -0.300|-343.909| -367.865|    99.02%|   0:00:04.0| 1913.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_46_/D                             |
|  -0.291|   -0.300|-342.868| -366.824|    99.02%|   0:00:02.0| 1913.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_12_/D                             |
|  -0.291|   -0.300|-342.833| -366.789|    99.02%|   0:00:01.0| 1913.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.291|   -0.300|-342.703| -366.659|    99.02%|   0:00:04.0| 1913.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_23_/D                           |
|  -0.291|   -0.300|-342.615| -366.571|    99.02%|   0:00:00.0| 1913.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.291|   -0.300|-342.603| -366.558|    99.02%|   0:00:01.0| 1913.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.291|   -0.300|-342.212| -366.168|    99.02%|   0:00:03.0| 1913.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.291|   -0.300|-342.190| -366.146|    99.02%|   0:00:01.0| 1913.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.291|   -0.300|-341.978| -365.934|    99.02%|   0:00:03.0| 1913.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.291|   -0.300|-341.791| -365.747|    99.01%|   0:00:02.0| 1913.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_12_/D                                       |
|  -0.291|   -0.300|-341.707| -365.663|    99.01%|   0:00:03.0| 1913.2M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory0_reg_27_/D  |
|  -0.291|   -0.300|-341.707| -365.663|    99.01%|   0:00:05.0| 1913.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:40 real=0:01:40 mem=1913.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:40 real=0:01:40 mem=1913.2M) ***
** GigaOpt Optimizer WNS Slack -0.300 TNS Slack -365.663 Density 99.01
*** Starting refinePlace (1:00:47 mem=1929.3M) ***
Total net bbox length = 4.806e+05 (2.190e+05 2.616e+05) (ext = 2.331e+04)
Density distribution unevenness ratio = 2.338%
Density distribution unevenness ratio = 1.985%
Move report: Timing Driven Placement moves 57144 insts, mean move: 2.10 um, max move: 47.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_1420_0): (359.60, 206.20) --> (392.80, 191.80)
	Runtime: CPU: 0:00:12.5 REAL: 0:00:12.0 MEM: 1947.1MB
**ERROR: (IMPSP-2002):	Density too high (99.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.781e+05 (2.189e+05 2.592e+05) (ext = 2.336e+04)
Runtime: CPU: 0:00:12.6 REAL: 0:00:12.0 MEM: 1947.1MB
*** Finished refinePlace (1:00:59 mem=1947.1M) ***
Finished re-routing un-routed nets (0:00:00.1 1947.1M)


Density : 0.9901
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:14.1 real=0:00:14.0 mem=1947.1M) ***
** GigaOpt Optimizer WNS Slack -0.305 TNS Slack -366.324 Density 99.01

*** Finish post-CTS Setup Fixing (cpu=0:01:55 real=0:01:55 mem=1947.1M) ***

End: GigaOpt Optimization in TNS mode
Info: 93 nets with fixed/cover wires excluded.
Info: 189 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=8312 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 93  numPreroutedWires = 16139
[NR-eagl] Read numTotalNets=32807  numIgnoredNets=93
[NR-eagl] There are 96 clock nets ( 96 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 32604 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] Rule id 1. Nets 96 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 96 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.00% V. EstWL: 4.104000e+02um
[NR-eagl] 
[NR-eagl] Layer group 2: route 32604 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.32% H + 0.23% V. EstWL: 5.308110e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.13% H + 0.07% V
[NR-eagl] Overflow after earlyGlobalRoute 0.22% H + 0.09% V
[NR-eagl] Layer1(M1)(F) length: 1.180000e+01um, number of vias: 108538
[NR-eagl] Layer2(M2)(V) length: 1.855408e+05um, number of vias: 143821
[NR-eagl] Layer3(M3)(H) length: 2.666768e+05um, number of vias: 13567
[NR-eagl] Layer4(M4)(V) length: 1.264467e+05um, number of vias: 0
[NR-eagl] Total length: 5.786762e+05um, number of vias: 265926
[NR-eagl] End Peak syMemory usage = 1746.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.44 seconds
Extraction called for design 'fullchip' of instances=63617 and nets=32933 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1740.949M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1831.91 CPU=0:00:03.7 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.1  real=0:00:05.0  mem= 1831.9M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 93 nets with fixed/cover wires excluded.
Info: 189 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.31 |          0|          0|          0|  99.01  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.31 |          0|          0|          0|  99.01  |   0:00:00.0|    1908.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=1908.2M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.305 -> -0.302 (bump = -0.003)
Begin: GigaOpt postEco optimization
Info: 93 nets with fixed/cover wires excluded.
Info: 189 clock nets excluded from IPO operation.
*info: 189 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
*info: 93 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.306 TNS Slack -346.707 Density 99.01
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.301|   -0.306|-321.911| -346.707|    99.01%|   0:00:00.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.292|   -0.306|-320.559| -345.355|    99.01%|   0:00:01.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.288|   -0.306|-319.273| -344.069|    99.01%|   0:00:01.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.287|   -0.306|-319.102| -343.898|    99.01%|   0:00:01.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.287|   -0.306|-319.001| -343.798|    99.01%|   0:00:00.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.287|   -0.306|-319.002| -343.798|    99.01%|   0:00:00.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:03.0 mem=1923.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.306|   -0.306| -24.796| -343.798|    99.01%|   0:00:00.0| 1923.5M|   WC_VIEW|  default| out[35]                                            |
|  -0.306|   -0.306| -24.796| -343.798|    99.01%|   0:00:00.0| 1923.5M|   WC_VIEW|  default| out[35]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1923.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.6 real=0:00:03.0 mem=1923.5M) ***
** GigaOpt Optimizer WNS Slack -0.306 TNS Slack -343.798 Density 99.01
*** Starting refinePlace (1:01:20 mem=1923.5M) ***
Total net bbox length = 4.803e+05 (2.189e+05 2.614e+05) (ext = 2.337e+04)
**ERROR: (IMPSP-2002):	Density too high (99.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.803e+05 (2.189e+05 2.614e+05) (ext = 2.337e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1923.5MB
*** Finished refinePlace (1:01:21 mem=1923.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1923.5M)


Density : 0.9901
Max route overflow : 0.0022


*** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=1923.5M) ***
** GigaOpt Optimizer WNS Slack -0.306 TNS Slack -343.798 Density 99.01

*** Finish post-CTS Setup Fixing (cpu=0:00:04.0 real=0:00:04.0 mem=1923.5M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.305 -> -0.289 (bump = -0.016)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -366.224 -> -343.698
Begin: GigaOpt TNS recovery
Info: 93 nets with fixed/cover wires excluded.
Info: 189 clock nets excluded from IPO operation.
*info: 189 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
*info: 93 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.306 TNS Slack -343.798 Density 99.01
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.287|   -0.306|-319.002| -343.798|    99.01%|   0:00:00.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.287|   -0.306|-317.485| -342.281|    99.01%|   0:00:01.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.287|   -0.306|-315.038| -339.834|    99.02%|   0:00:02.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_19_/D                                       |
|  -0.287|   -0.306|-308.534| -333.331|    99.02%|   0:00:01.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.287|   -0.306|-296.268| -321.065|    99.03%|   0:00:02.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.287|   -0.306|-296.043| -320.840|    99.03%|   0:00:00.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.287|   -0.306|-290.104| -314.901|    99.04%|   0:00:01.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_33_/D                             |
|  -0.287|   -0.306|-290.089| -314.885|    99.03%|   0:00:01.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_33_/D                             |
|  -0.287|   -0.306|-289.873| -314.669|    99.03%|   0:00:00.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_33_/D                             |
|  -0.287|   -0.306|-289.834| -314.630|    99.03%|   0:00:00.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.287|   -0.306|-289.817| -314.613|    99.03%|   0:00:00.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.287|   -0.306|-289.803| -314.599|    99.03%|   0:00:00.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.287|   -0.306|-284.076| -308.872|    99.04%|   0:00:01.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.287|   -0.306|-281.345| -306.141|    99.04%|   0:00:02.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_38_/D                             |
|  -0.287|   -0.306|-273.333| -298.129|    99.05%|   0:00:02.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_28_/D                             |
|  -0.287|   -0.306|-273.222| -298.018|    99.05%|   0:00:00.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_28_/D                             |
|  -0.287|   -0.306|-270.161| -294.958|    99.06%|   0:00:02.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_28_/D                             |
|  -0.287|   -0.306|-270.111| -294.908|    99.06%|   0:00:00.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_28_/D                             |
|  -0.287|   -0.306|-266.744| -291.540|    99.07%|   0:00:01.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_35_/D                             |
|  -0.287|   -0.306|-264.208| -289.004|    99.07%|   0:00:02.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.287|   -0.306|-262.355| -287.152|    99.08%|   0:00:00.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.287|   -0.306|-258.241| -283.037|    99.08%|   0:00:01.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_47_/D                             |
|  -0.287|   -0.306|-257.781| -282.577|    99.08%|   0:00:02.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_32_/D                           |
|  -0.287|   -0.306|-251.079| -275.875|    99.09%|   0:00:01.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_30_/D                           |
|  -0.287|   -0.306|-251.025| -275.822|    99.09%|   0:00:00.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_30_/D                           |
|  -0.287|   -0.306|-249.034| -273.830|    99.10%|   0:00:01.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.287|   -0.306|-245.848| -270.644|    99.10%|   0:00:01.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_54_/D                           |
|  -0.287|   -0.306|-245.195| -269.992|    99.11%|   0:00:01.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_0_/D                            |
|  -0.287|   -0.306|-244.573| -269.369|    99.11%|   0:00:02.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_3_/D                            |
|  -0.287|   -0.306|-244.496| -269.292|    99.11%|   0:00:00.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_3_/D                            |
|  -0.287|   -0.306|-244.446| -269.242|    99.11%|   0:00:00.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_3_/D                            |
|  -0.287|   -0.306|-243.554| -268.350|    99.12%|   0:00:01.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_17_/D                             |
|  -0.287|   -0.306|-243.391| -268.187|    99.12%|   0:00:00.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_17_/D                             |
|  -0.287|   -0.306|-241.959| -266.755|    99.12%|   0:00:01.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_56_/D                           |
|  -0.287|   -0.306|-241.479| -266.275|    99.13%|   0:00:01.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_17_/D                           |
|  -0.287|   -0.306|-240.386| -265.182|    99.13%|   0:00:01.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.287|   -0.306|-240.159| -264.955|    99.13%|   0:00:01.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.287|   -0.306|-239.439| -264.236|    99.13%|   0:00:02.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.287|   -0.306|-239.295| -264.092|    99.14%|   0:00:01.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_63_/D                           |
|  -0.287|   -0.306|-239.234| -264.030|    99.14%|   0:00:00.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.287|   -0.306|-239.232| -264.028|    99.14%|   0:00:00.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.287|   -0.306|-239.232| -264.028|    99.14%|   0:00:01.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:35.7 real=0:00:36.0 mem=1923.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.306|   -0.306| -24.796| -264.028|    99.14%|   0:00:00.0| 1923.5M|   WC_VIEW|  default| out[35]                                            |
|  -0.306|   -0.306| -24.364| -263.595|    99.14%|   0:00:00.0| 1923.5M|   WC_VIEW|  default| out[54]                                            |
|  -0.306|   -0.306| -24.155| -263.386|    99.15%|   0:00:00.0| 1923.5M|   WC_VIEW|  default| out[4]                                             |
|  -0.306|   -0.306| -24.094| -263.326|    99.15%|   0:00:00.0| 1923.5M|   WC_VIEW|  default| out[13]                                            |
|  -0.306|   -0.306| -23.909| -263.140|    99.15%|   0:00:00.0| 1923.5M|   WC_VIEW|  default| out[16]                                            |
|  -0.306|   -0.306| -23.829| -263.061|    99.15%|   0:00:00.0| 1923.5M|   WC_VIEW|  default| out[41]                                            |
|  -0.306|   -0.306| -23.781| -263.013|    99.15%|   0:00:00.0| 1923.5M|   WC_VIEW|  default| out[53]                                            |
|  -0.306|   -0.306| -23.306| -262.538|    99.15%|   0:00:01.0| 1923.5M|   WC_VIEW|  default| out[113]                                           |
|  -0.306|   -0.306| -23.208| -262.439|    99.15%|   0:00:00.0| 1923.5M|   WC_VIEW|  default| out[113]                                           |
|  -0.306|   -0.306| -22.930| -262.162|    99.16%|   0:00:00.0| 1923.5M|   WC_VIEW|  default| out[117]                                           |
|  -0.306|   -0.306| -22.458| -261.690|    99.16%|   0:00:00.0| 1923.5M|   WC_VIEW|  default| out[22]                                            |
|  -0.306|   -0.306| -22.434| -261.666|    99.16%|   0:00:00.0| 1923.5M|   WC_VIEW|  default| out[22]                                            |
|  -0.306|   -0.306| -21.466| -260.697|    99.17%|   0:00:00.0| 1923.5M|   WC_VIEW|  default| out[142]                                           |
|  -0.306|   -0.306| -20.770| -260.002|    99.18%|   0:00:01.0| 1923.5M|   WC_VIEW|  default| out[108]                                           |
|  -0.306|   -0.306| -20.369| -259.600|    99.19%|   0:00:00.0| 1923.5M|   WC_VIEW|  default| out[32]                                            |
|  -0.306|   -0.306| -20.254| -259.485|    99.19%|   0:00:00.0| 1923.5M|   WC_VIEW|  default| out[104]                                           |
|  -0.306|   -0.306| -20.254| -259.485|    99.19%|   0:00:00.0| 1923.5M|   WC_VIEW|  default| out[35]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:02.0 mem=1923.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:38.3 real=0:00:38.0 mem=1923.5M) ***
** GigaOpt Optimizer WNS Slack -0.306 TNS Slack -259.485 Density 99.19
*** Starting refinePlace (1:02:04 mem=1923.5M) ***
Total net bbox length = 4.807e+05 (2.191e+05 2.616e+05) (ext = 2.335e+04)
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.807e+05 (2.191e+05 2.616e+05) (ext = 2.335e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1923.5MB
*** Finished refinePlace (1:02:04 mem=1923.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1923.5M)


Density : 0.9919
Max route overflow : 0.0022


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1923.5M) ***
** GigaOpt Optimizer WNS Slack -0.306 TNS Slack -259.485 Density 99.19

*** Finish post-CTS Setup Fixing (cpu=0:00:39.7 real=0:00:40.0 mem=1923.5M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.143%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 93 nets with fixed/cover wires excluded.
Info: 189 clock nets excluded from IPO operation.
*info: 189 clock nets excluded
*info: 2 special nets excluded.
*info: 124 no-driver nets excluded.
*info: 93 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.306 TNS Slack -259.485 Density 99.19
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.287|   -0.306|-239.232| -259.485|    99.19%|   0:00:00.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.287|   -0.306|-239.067| -259.320|    99.19%|   0:00:02.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_26_/D                             |
|  -0.287|   -0.306|-239.067| -259.320|    99.19%|   0:00:01.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_41_/D                           |
|  -0.287|   -0.306|-239.067| -259.320|    99.19%|   0:00:00.0| 1923.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.3 real=0:00:03.0 mem=1923.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.306|   -0.306| -20.254| -259.320|    99.19%|   0:00:00.0| 1923.5M|   WC_VIEW|  default| out[35]                                            |
|  -0.306|   -0.306| -20.254| -259.320|    99.19%|   0:00:00.0| 1923.5M|   WC_VIEW|  default| out[117]                                           |
|  -0.306|   -0.306| -20.254| -259.320|    99.19%|   0:00:00.0| 1923.5M|   WC_VIEW|  default| out[35]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1923.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.5 real=0:00:03.0 mem=1923.5M) ***
** GigaOpt Optimizer WNS Slack -0.306 TNS Slack -259.320 Density 99.19

*** Finish post-CTS Setup Fixing (cpu=0:00:04.0 real=0:00:04.0 mem=1923.5M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:05:28, real = 0:05:27, mem = 1759.6M, totSessionCpu=1:02:12 **
** Profile ** Start :  cpu=0:00:00.0, mem=1759.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1759.6M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1767.6M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1767.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.306  | -0.287  | -0.306  |
|           TNS (ns):|-259.323 |-239.069 | -20.254 |
|    Violating Paths:|  1887   |  1727   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.379%
       (99.193% with Fillers)
Routing Overflow: 0.22% H and 0.09% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1767.6M
Info: 93 nets with fixed/cover wires excluded.
Info: 189 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1473.02MB/1473.02MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1473.02MB/1473.02MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1473.02MB/1473.02MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-01 22:26:48 (2025-Mar-02 06:26:48 GMT)
2025-Mar-01 22:26:48 (2025-Mar-02 06:26:48 GMT): 10%
2025-Mar-01 22:26:48 (2025-Mar-02 06:26:48 GMT): 20%
2025-Mar-01 22:26:48 (2025-Mar-02 06:26:48 GMT): 30%
2025-Mar-01 22:26:48 (2025-Mar-02 06:26:48 GMT): 40%
2025-Mar-01 22:26:48 (2025-Mar-02 06:26:48 GMT): 50%
2025-Mar-01 22:26:48 (2025-Mar-02 06:26:48 GMT): 60%
2025-Mar-01 22:26:48 (2025-Mar-02 06:26:48 GMT): 70%
2025-Mar-01 22:26:48 (2025-Mar-02 06:26:48 GMT): 80%
2025-Mar-01 22:26:48 (2025-Mar-02 06:26:48 GMT): 90%

Finished Levelizing
2025-Mar-01 22:26:49 (2025-Mar-02 06:26:49 GMT)

Starting Activity Propagation
2025-Mar-01 22:26:49 (2025-Mar-02 06:26:49 GMT)
2025-Mar-01 22:26:49 (2025-Mar-02 06:26:49 GMT): 10%
2025-Mar-01 22:26:49 (2025-Mar-02 06:26:49 GMT): 20%

Finished Activity Propagation
2025-Mar-01 22:26:50 (2025-Mar-02 06:26:50 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1477.82MB/1477.82MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-01 22:26:50 (2025-Mar-02 06:26:50 GMT)
 ... Calculating switching power
2025-Mar-01 22:26:50 (2025-Mar-02 06:26:50 GMT): 10%
2025-Mar-01 22:26:50 (2025-Mar-02 06:26:50 GMT): 20%
2025-Mar-01 22:26:50 (2025-Mar-02 06:26:50 GMT): 30%
2025-Mar-01 22:26:50 (2025-Mar-02 06:26:50 GMT): 40%
2025-Mar-01 22:26:50 (2025-Mar-02 06:26:50 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-01 22:26:51 (2025-Mar-02 06:26:51 GMT): 60%
2025-Mar-01 22:26:51 (2025-Mar-02 06:26:51 GMT): 70%
2025-Mar-01 22:26:52 (2025-Mar-02 06:26:52 GMT): 80%
2025-Mar-01 22:26:53 (2025-Mar-02 06:26:53 GMT): 90%

Finished Calculating power
2025-Mar-01 22:26:53 (2025-Mar-02 06:26:53 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1477.82MB/1477.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1477.82MB/1477.82MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1477.82MB/1477.82MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-01 22:26:53 (2025-Mar-02 06:26:53 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       82.88326111 	   64.6474%
Total Switching Power:      43.60948616 	   34.0146%
Total Leakage Power:         1.71541689 	    1.3380%
Total Power:               128.20816418
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         41.88       3.096      0.3094       45.29       35.33
Macro                                  0           0      0.3343      0.3343      0.2608
IO                                     0           0           0           0           0
Combinational                      37.02       32.46       1.045       70.53       55.01
Clock (Combinational)              3.977       8.053     0.02693       12.06       9.404
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              82.88       43.61       1.715       128.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      82.88       43.61       1.715       128.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.977       8.053     0.02693       12.06       9.404
-----------------------------------------------------------------------------------------
Total                              3.977       8.053     0.02693       12.06       9.404
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC5159_CTS_4 (CKBD16): 	    0.1583
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1312 (FA1D4): 	  0.000265
* 		Total Cap: 	2.20487e-10 F
* 		Total instances in design: 63602
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 32805
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1482.95MB/1482.95MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.306  TNS Slack -259.320 Density 99.19
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    99.19%|        -|  -0.306|-259.320|   0:00:00.0| 1919.4M|
|    99.19%|        0|  -0.306|-259.320|   0:00:04.0| 1919.4M|
|    99.19%|        0|  -0.306|-259.320|   0:00:12.0| 1919.4M|
|    99.15%|       57|  -0.306|-259.366|   0:00:22.0| 1911.7M|
|    99.15%|        2|  -0.306|-259.366|   0:00:01.0| 1911.7M|
|    98.71%|     1954|  -0.306|-257.828|   0:00:16.0| 1914.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.306  TNS Slack -257.828 Density 98.71
** Finished Core Power Optimization (cpu = 0:00:56.9) (real = 0:00:57.0) **
Executing incremental physical updates
*** Starting refinePlace (1:03:17 mem=1880.4M) ***
Total net bbox length = 4.807e+05 (2.191e+05 2.616e+05) (ext = 2.334e+04)
Density distribution unevenness ratio = 2.015%
Density distribution unevenness ratio = 1.918%
Move report: Timing Driven Placement moves 49732 insts, mean move: 1.20 um, max move: 34.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC500_key_q_11_): (175.40, 287.20) --> (177.20, 319.60)
	Runtime: CPU: 0:00:09.1 REAL: 0:00:09.0 MEM: 1880.4MB
Density distribution unevenness ratio = 1.923%
Move report: Detail placement moves 57724 insts, mean move: 1.91 um, max move: 41.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_4357_0): (343.40, 404.20) --> (346.60, 366.40)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1880.4MB
Summary Report:
Instances move: 29711 (out of 30635 movable)
Mean displacement: 2.87 um
Max displacement: 46.20 um (Instance: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_2063_0) (377.6, 402.4) -> (391.4, 434.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.223e+05 (2.450e+05 2.773e+05) (ext = 2.328e+04)
Runtime: CPU: 0:00:11.7 REAL: 0:00:12.0 MEM: 1880.4MB
*** Finished refinePlace (1:03:29 mem=1880.4M) ***
Checking setup slack degradation ...
Info: 93 nets with fixed/cover wires excluded.
Info: 189 clock nets excluded from IPO operation.
Info: 93 nets with fixed/cover wires excluded.
Info: 189 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.306|   -0.306|-257.828| -257.828|    98.71%|   0:00:00.0| 1914.8M|   WC_VIEW|  default| out[35]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1917.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1917.8M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1579.03MB/1579.03MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1579.03MB/1579.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1579.03MB/1579.03MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-01 22:28:09 (2025-Mar-02 06:28:09 GMT)
2025-Mar-01 22:28:09 (2025-Mar-02 06:28:09 GMT): 10%
2025-Mar-01 22:28:09 (2025-Mar-02 06:28:09 GMT): 20%
2025-Mar-01 22:28:09 (2025-Mar-02 06:28:09 GMT): 30%
2025-Mar-01 22:28:09 (2025-Mar-02 06:28:09 GMT): 40%
2025-Mar-01 22:28:09 (2025-Mar-02 06:28:09 GMT): 50%
2025-Mar-01 22:28:09 (2025-Mar-02 06:28:09 GMT): 60%
2025-Mar-01 22:28:09 (2025-Mar-02 06:28:09 GMT): 70%
2025-Mar-01 22:28:09 (2025-Mar-02 06:28:09 GMT): 80%
2025-Mar-01 22:28:10 (2025-Mar-02 06:28:10 GMT): 90%

Finished Levelizing
2025-Mar-01 22:28:10 (2025-Mar-02 06:28:10 GMT)

Starting Activity Propagation
2025-Mar-01 22:28:10 (2025-Mar-02 06:28:10 GMT)
2025-Mar-01 22:28:10 (2025-Mar-02 06:28:10 GMT): 10%
2025-Mar-01 22:28:10 (2025-Mar-02 06:28:10 GMT): 20%

Finished Activity Propagation
2025-Mar-01 22:28:11 (2025-Mar-02 06:28:11 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1579.03MB/1579.03MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-01 22:28:11 (2025-Mar-02 06:28:11 GMT)
 ... Calculating switching power
2025-Mar-01 22:28:11 (2025-Mar-02 06:28:11 GMT): 10%
2025-Mar-01 22:28:11 (2025-Mar-02 06:28:11 GMT): 20%
2025-Mar-01 22:28:11 (2025-Mar-02 06:28:11 GMT): 30%
2025-Mar-01 22:28:11 (2025-Mar-02 06:28:11 GMT): 40%
2025-Mar-01 22:28:11 (2025-Mar-02 06:28:11 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-01 22:28:12 (2025-Mar-02 06:28:12 GMT): 60%
2025-Mar-01 22:28:12 (2025-Mar-02 06:28:12 GMT): 70%
2025-Mar-01 22:28:13 (2025-Mar-02 06:28:13 GMT): 80%
2025-Mar-01 22:28:14 (2025-Mar-02 06:28:14 GMT): 90%

Finished Calculating power
2025-Mar-01 22:28:14 (2025-Mar-02 06:28:14 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:03, mem(process/total)=1579.03MB/1579.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1579.03MB/1579.03MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:05, mem(process/total)=1579.03MB/1579.03MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-01 22:28:14 (2025-Mar-02 06:28:14 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       82.14068607 	   64.6736%
Total Switching Power:      43.18005354 	   33.9979%
Total Leakage Power:         1.68736849 	    1.3286%
Total Power:               127.00810813
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          41.9       3.078      0.3094       45.29       35.66
Macro                                  0           0      0.3343      0.3343      0.2632
IO                                     0           0           0           0           0
Combinational                      36.26       32.05       1.017       69.33       54.59
Clock (Combinational)              3.977       8.053     0.02693       12.06       9.493
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              82.14       43.18       1.687         127         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      82.14       43.18       1.687         127         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.977       8.053     0.02693       12.06       9.493
-----------------------------------------------------------------------------------------
Total                              3.977       8.053     0.02693       12.06       9.493
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC5159_CTS_4 (CKBD16): 	    0.1583
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1312 (FA1D4): 	  0.000265
* 		Total Cap: 	2.18484e-10 F
* 		Total instances in design: 63532
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 32805
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1579.03MB/1579.03MB)

*** Finished Leakage Power Optimization (cpu=0:01:20, real=0:01:21, mem=1766.94M, totSessionCpu=1:03:40).
Extraction called for design 'fullchip' of instances=63532 and nets=32848 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1748.262M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1826.87 CPU=0:00:03.7 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 1826.9M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1512.53MB/1512.53MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1512.53MB/1512.53MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1512.53MB/1512.53MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-01 22:28:22 (2025-Mar-02 06:28:22 GMT)
2025-Mar-01 22:28:22 (2025-Mar-02 06:28:22 GMT): 10%
2025-Mar-01 22:28:22 (2025-Mar-02 06:28:22 GMT): 20%

Finished Activity Propagation
2025-Mar-01 22:28:23 (2025-Mar-02 06:28:23 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1513.02MB/1513.02MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-01 22:28:23 (2025-Mar-02 06:28:23 GMT)
 ... Calculating switching power
2025-Mar-01 22:28:23 (2025-Mar-02 06:28:23 GMT): 10%
2025-Mar-01 22:28:23 (2025-Mar-02 06:28:23 GMT): 20%
2025-Mar-01 22:28:23 (2025-Mar-02 06:28:23 GMT): 30%
2025-Mar-01 22:28:23 (2025-Mar-02 06:28:23 GMT): 40%
2025-Mar-01 22:28:23 (2025-Mar-02 06:28:23 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-01 22:28:24 (2025-Mar-02 06:28:24 GMT): 60%
2025-Mar-01 22:28:24 (2025-Mar-02 06:28:24 GMT): 70%
2025-Mar-01 22:28:25 (2025-Mar-02 06:28:25 GMT): 80%
2025-Mar-01 22:28:26 (2025-Mar-02 06:28:26 GMT): 90%

Finished Calculating power
2025-Mar-01 22:28:26 (2025-Mar-02 06:28:26 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1513.02MB/1513.02MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1513.02MB/1513.02MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1513.02MB/1513.02MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-01 22:28:26 (2025-Mar-02 06:28:26 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       82.13995924 	   64.6734%
Total Switching Power:      43.18005354 	   33.9981%
Total Leakage Power:         1.68736849 	    1.3286%
Total Power:               127.00738127
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          41.9       3.078      0.3094       45.29       35.66
Macro                                  0           0      0.3343      0.3343      0.2632
IO                                     0           0           0           0           0
Combinational                      36.26       32.05       1.017       69.33       54.59
Clock (Combinational)              3.977       8.053     0.02693       12.06       9.493
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              82.14       43.18       1.687         127         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      82.14       43.18       1.687         127         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.977       8.053     0.02693       12.06       9.493
-----------------------------------------------------------------------------------------
Total                              3.977       8.053     0.02693       12.06       9.493
-----------------------------------------------------------------------------------------
Total leakage power = 1.68737 mW
Cell usage statistics:  
Library tcbn65gpluswc , 63532 cells ( 100.000000%) , 1.68737 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1513.58MB/1513.58MB)


Output file is ./timingReports/fullchip_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:07:08, real = 0:07:07, mem = 1766.9M, totSessionCpu=1:03:53 **
** Profile ** Start :  cpu=0:00:00.0, mem=1766.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1766.9M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1776.9M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1768.9M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1768.9M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.306  | -0.288  | -0.306  |
|           TNS (ns):|-258.620 |-238.149 | -20.470 |
|    Violating Paths:|  1883   |  1723   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.897%
       (98.711% with Fillers)
Routing Overflow: 0.22% H and 0.09% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1768.9M
**optDesign ... cpu = 0:07:10, real = 0:07:09, mem = 1766.9M, totSessionCpu=1:03:54 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
ERROR     IMPSP-2002           7  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 15 warning(s), 7 error(s)

**ccopt_design ... cpu = 0:09:09, real = 0:09:08, mem = 1736.4M, totSessionCpu=1:03:54 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1742.4M, totSessionCpu=1:03:56 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1742.4M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 545
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 545
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:03:57 mem=1740.4M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.9 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:00:12.3 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:06.4 real=0:00:07.0 totSessionCpu=0:00:12.4 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [41145 node(s), 64615 edge(s), 1 view(s)] (fixHold) cpu=0:00:08.3 real=0:00:09.0 totSessionCpu=0:00:14.3 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:09.3 real=0:00:10.0 totSessionCpu=1:04:06 mem=1740.4M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1740.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1748.4M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1748.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1748.4M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1748.4M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.306  | -0.288  | -0.306  |
|           TNS (ns):|-258.620 |-238.149 | -20.470 |
|    Violating Paths:|  1883   |  1723   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.377  | -0.095  | -0.377  |
|           TNS (ns):|-220.986 | -4.023  |-218.358 |
|    Violating Paths:|  1412   |   133   |  1330   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.897%
       (98.711% with Fillers)
Routing Overflow: 0.22% H and 0.09% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1744.4M, totSessionCpu=1:04:09 **
*info: Run optDesign holdfix with 1 thread.
Info: 93 nets with fixed/cover wires excluded.
Info: 189 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:13.3 real=0:00:14.0 totSessionCpu=1:04:10 mem=1929.2M density=98.711% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3773
      TNS :    -220.9856
      #VP :         1412
  Density :      98.711%
------------------------------------------------------------------------------------------
 cpu=0:00:13.7 real=0:00:14.0 totSessionCpu=1:04:10 mem=1929.2M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3773
      TNS :    -220.9856
      #VP :         1412
  Density :      98.711%
------------------------------------------------------------------------------------------
 cpu=0:00:13.9 real=0:00:14.0 totSessionCpu=1:04:10 mem=1929.2M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:14.1 real=0:00:15.0 totSessionCpu=1:04:11 mem=1929.2M density=98.711% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 2143 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:14.2 real=0:00:15.0 totSessionCpu=1:04:11 mem=1929.2M density=98.711%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 1775.4M, totSessionCpu=1:04:11 **
** Profile ** Start :  cpu=0:00:00.0, mem=1775.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1775.5M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.7 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.3  real=0:00:05.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:00:20.2 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-3:00.-6, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:06.3, mem=1783.5M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1771.5M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1771.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.306  | -0.288  | -0.306  |
|           TNS (ns):|-258.620 |-238.149 | -20.470 |
|    Violating Paths:|  1883   |  1723   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.377  | -0.095  | -0.377  |
|           TNS (ns):|-220.986 | -4.023  |-218.358 |
|    Violating Paths:|  1412   |   133   |  1330   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.897%
       (98.711% with Fillers)
Routing Overflow: 0.22% H and 0.09% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1771.5M
**optDesign ... cpu = 0:00:23, real = 0:00:24, mem = 1769.4M, totSessionCpu=1:04:19 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.21727 in cts.enc.dat/scheduling_file.cts
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 1000 markers are saved ...
... 1000 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1769.5M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

