
ubuntu-preinstalled/lowntfs-3g:     file format elf32-littlearm


Disassembly of section .init:

0000285c <.init>:
    285c:	push	{r3, lr}
    2860:	bl	3d98 <ntfs_check_empty_dir@plt+0xd50>
    2864:	pop	{r3, pc}

Disassembly of section .plt:

00002868 <pthread_mutex_unlock@plt-0x14>:
    2868:	push	{lr}		; (str lr, [sp, #-4]!)
    286c:	ldr	lr, [pc, #4]	; 2878 <pthread_mutex_unlock@plt-0x4>
    2870:	add	lr, pc, lr
    2874:	ldr	pc, [lr, #8]!
    2878:	andeq	lr, r1, ip, ror r4

0000287c <pthread_mutex_unlock@plt>:
    287c:			; <UNDEFINED> instruction: 0x46c04778
    2880:	add	ip, pc, #0, 12
    2884:	add	ip, ip, #122880	; 0x1e000
    2888:	ldr	pc, [ip, #1144]!	; 0x478

0000288c <calloc@plt>:
    288c:	add	ip, pc, #0, 12
    2890:	add	ip, ip, #122880	; 0x1e000
    2894:	ldr	pc, [ip, #1136]!	; 0x470

00002898 <strstr@plt>:
    2898:	add	ip, pc, #0, 12
    289c:	add	ip, ip, #122880	; 0x1e000
    28a0:	ldr	pc, [ip, #1128]!	; 0x468

000028a4 <ntfs_attr_add@plt>:
    28a4:	add	ip, pc, #0, 12
    28a8:	add	ip, ip, #122880	; 0x1e000
    28ac:	ldr	pc, [ip, #1120]!	; 0x460

000028b0 <raise@plt>:
    28b0:	add	ip, pc, #0, 12
    28b4:	add	ip, ip, #122880	; 0x1e000
    28b8:	ldr	pc, [ip, #1112]!	; 0x458

000028bc <ntfs_set_ownmod@plt>:
    28bc:	add	ip, pc, #0, 12
    28c0:	add	ip, ip, #122880	; 0x1e000
    28c4:	ldr	pc, [ip, #1104]!	; 0x450

000028c8 <ntfs_log_redirect@plt>:
    28c8:	add	ip, pc, #0, 12
    28cc:	add	ip, ip, #122880	; 0x1e000
    28d0:	ldr	pc, [ip, #1096]!	; 0x448

000028d4 <ntfs_inode_close_in_dir@plt>:
    28d4:	add	ip, pc, #0, 12
    28d8:	add	ip, ip, #122880	; 0x1e000
    28dc:	ldr	pc, [ip, #1088]!	; 0x440

000028e0 <ntfs_umount@plt>:
    28e0:	add	ip, pc, #0, 12
    28e4:	add	ip, ip, #122880	; 0x1e000
    28e8:	ldr	pc, [ip, #1080]!	; 0x438

000028ec <strcmp@plt>:
    28ec:	add	ip, pc, #0, 12
    28f0:	add	ip, ip, #122880	; 0x1e000
    28f4:	ldr	pc, [ip, #1072]!	; 0x430

000028f8 <__cxa_finalize@plt>:
    28f8:	add	ip, pc, #0, 12
    28fc:	add	ip, ip, #122880	; 0x1e000
    2900:	ldr	pc, [ip, #1064]!	; 0x428

00002904 <ntfs_attr_pwrite@plt>:
    2904:	add	ip, pc, #0, 12
    2908:	add	ip, ip, #122880	; 0x1e000
    290c:	ldr	pc, [ip, #1056]!	; 0x420

00002910 <getpwuid@plt>:
    2910:	add	ip, pc, #0, 12
    2914:	add	ip, ip, #122880	; 0x1e000
    2918:	ldr	pc, [ip, #1048]!	; 0x418

0000291c <ntfs_create_device@plt>:
    291c:	add	ip, pc, #0, 12
    2920:	add	ip, ip, #122880	; 0x1e000
    2924:	ldr	pc, [ip, #1040]!	; 0x410

00002928 <ntfs_set_shown_files@plt>:
    2928:	add	ip, pc, #0, 12
    292c:	add	ip, ip, #122880	; 0x1e000
    2930:	ldr	pc, [ip, #1032]!	; 0x408

00002934 <ntfs_link@plt>:
    2934:	add	ip, pc, #0, 12
    2938:	add	ip, ip, #122880	; 0x1e000
    293c:	ldr	pc, [ip, #1024]!	; 0x400

00002940 <ntfs_allowed_create@plt>:
    2940:	add	ip, pc, #0, 12
    2944:	add	ip, ip, #122880	; 0x1e000
    2948:	ldr	pc, [ip, #1016]!	; 0x3f8

0000294c <read@plt>:
    294c:	add	ip, pc, #0, 12
    2950:	add	ip, ip, #122880	; 0x1e000
    2954:	ldr	pc, [ip, #1008]!	; 0x3f0

00002958 <ntfs_inode_update_mbsname@plt>:
    2958:	add	ip, pc, #0, 12
    295c:	add	ip, ip, #122880	; 0x1e000
    2960:	ldr	pc, [ip, #1000]!	; 0x3e8

00002964 <pthread_mutex_destroy@plt>:
    2964:	add	ip, pc, #0, 12
    2968:	add	ip, ip, #122880	; 0x1e000
    296c:	ldr	pc, [ip, #992]!	; 0x3e0

00002970 <ntfs_readdir@plt>:
    2970:	add	ip, pc, #0, 12
    2974:	add	ip, ip, #122880	; 0x1e000
    2978:	ldr	pc, [ip, #984]!	; 0x3d8

0000297c <getuid@plt>:
    297c:	add	ip, pc, #0, 12
    2980:	add	ip, ip, #122880	; 0x1e000
    2984:	ldr	pc, [ip, #976]!	; 0x3d0

00002988 <ntfs_set_ignore_case@plt>:
    2988:	add	ip, pc, #0, 12
    298c:	add	ip, ip, #122880	; 0x1e000
    2990:	ldr	pc, [ip, #968]!	; 0x3c8

00002994 <memmove@plt>:
    2994:	add	ip, pc, #0, 12
    2998:	add	ip, ip, #122880	; 0x1e000
    299c:	ldr	pc, [ip, #960]!	; 0x3c0

000029a0 <ntfs_malloc@plt>:
    29a0:	add	ip, pc, #0, 12
    29a4:	add	ip, ip, #122880	; 0x1e000
    29a8:	ldr	pc, [ip, #952]!	; 0x3b8

000029ac <free@plt>:
    29ac:			; <UNDEFINED> instruction: 0x46c04778
    29b0:	add	ip, pc, #0, 12
    29b4:	add	ip, ip, #122880	; 0x1e000
    29b8:	ldr	pc, [ip, #940]!	; 0x3ac

000029bc <ntfs_allowed_as_owner@plt>:
    29bc:	add	ip, pc, #0, 12
    29c0:	add	ip, ip, #122880	; 0x1e000
    29c4:	ldr	pc, [ip, #932]!	; 0x3a4

000029c8 <ntfs_xattr_system_removexattr@plt>:
    29c8:	add	ip, pc, #0, 12
    29cc:	add	ip, ip, #122880	; 0x1e000
    29d0:	ldr	pc, [ip, #924]!	; 0x39c

000029d4 <fgets@plt>:
    29d4:	add	ip, pc, #0, 12
    29d8:	add	ip, ip, #122880	; 0x1e000
    29dc:	ldr	pc, [ip, #916]!	; 0x394

000029e0 <getresgid@plt>:
    29e0:	add	ip, pc, #0, 12
    29e4:	add	ip, ip, #122880	; 0x1e000
    29e8:	ldr	pc, [ip, #908]!	; 0x38c

000029ec <pthread_mutex_lock@plt>:
    29ec:	add	ip, pc, #0, 12
    29f0:	add	ip, ip, #122880	; 0x1e000
    29f4:	ldr	pc, [ip, #900]!	; 0x384

000029f8 <nanosleep@plt>:
    29f8:	add	ip, pc, #0, 12
    29fc:	add	ip, ip, #122880	; 0x1e000
    2a00:	ldr	pc, [ip, #892]!	; 0x37c

00002a04 <clock_gettime@plt>:
    2a04:	add	ip, pc, #0, 12
    2a08:	add	ip, ip, #122880	; 0x1e000
    2a0c:	ldr	pc, [ip, #884]!	; 0x374

00002a10 <_exit@plt>:
    2a10:	add	ip, pc, #0, 12
    2a14:	add	ip, ip, #122880	; 0x1e000
    2a18:	ldr	pc, [ip, #876]!	; 0x36c

00002a1c <memcpy@plt>:
    2a1c:	add	ip, pc, #0, 12
    2a20:	add	ip, ip, #122880	; 0x1e000
    2a24:	ldr	pc, [ip, #868]!	; 0x364

00002a28 <pthread_mutex_init@plt>:
    2a28:	add	ip, pc, #0, 12
    2a2c:	add	ip, ip, #122880	; 0x1e000
    2a30:	ldr	pc, [ip, #860]!	; 0x35c

00002a34 <ntfs_rl_vcn_to_lcn@plt>:
    2a34:	add	ip, pc, #0, 12
    2a38:	add	ip, ip, #122880	; 0x1e000
    2a3c:	ldr	pc, [ip, #852]!	; 0x354

00002a40 <rmdir@plt>:
    2a40:	add	ip, pc, #0, 12
    2a44:	add	ip, ip, #122880	; 0x1e000
    2a48:	ldr	pc, [ip, #844]!	; 0x34c

00002a4c <ntfs_forbidden_names@plt>:
    2a4c:	add	ip, pc, #0, 12
    2a50:	add	ip, ip, #122880	; 0x1e000
    2a54:	ldr	pc, [ip, #836]!	; 0x344

00002a58 <uname@plt>:
    2a58:	add	ip, pc, #0, 12
    2a5c:	add	ip, ip, #122880	; 0x1e000
    2a60:	ldr	pc, [ip, #828]!	; 0x33c

00002a64 <strdup@plt>:
    2a64:	add	ip, pc, #0, 12
    2a68:	add	ip, ip, #122880	; 0x1e000
    2a6c:	ldr	pc, [ip, #820]!	; 0x334

00002a70 <__stack_chk_fail@plt>:
    2a70:	add	ip, pc, #0, 12
    2a74:	add	ip, ip, #122880	; 0x1e000
    2a78:	ldr	pc, [ip, #812]!	; 0x32c

00002a7c <dlclose@plt>:
    2a7c:	add	ip, pc, #0, 12
    2a80:	add	ip, ip, #122880	; 0x1e000
    2a84:	ldr	pc, [ip, #804]!	; 0x324

00002a88 <ntfs_alloc_securid@plt>:
    2a88:	add	ip, pc, #0, 12
    2a8c:	add	ip, ip, #122880	; 0x1e000
    2a90:	ldr	pc, [ip, #796]!	; 0x31c

00002a94 <sysconf@plt>:
    2a94:	add	ip, pc, #0, 12
    2a98:	add	ip, ip, #122880	; 0x1e000
    2a9c:	ldr	pc, [ip, #788]!	; 0x314

00002aa0 <realloc@plt>:
    2aa0:	add	ip, pc, #0, 12
    2aa4:	add	ip, ip, #122880	; 0x1e000
    2aa8:	ldr	pc, [ip, #780]!	; 0x30c

00002aac <ntfs_attr_truncate@plt>:
    2aac:	add	ip, pc, #0, 12
    2ab0:	add	ip, ip, #122880	; 0x1e000
    2ab4:	ldr	pc, [ip, #772]!	; 0x304

00002ab8 <ntfs_check_if_mounted@plt>:
    2ab8:	add	ip, pc, #0, 12
    2abc:	add	ip, ip, #122880	; 0x1e000
    2ac0:	ldr	pc, [ip, #764]!	; 0x2fc

00002ac4 <dlerror@plt>:
    2ac4:	add	ip, pc, #0, 12
    2ac8:	add	ip, ip, #122880	; 0x1e000
    2acc:	ldr	pc, [ip, #756]!	; 0x2f4

00002ad0 <ntfs_forbidden_chars@plt>:
    2ad0:	add	ip, pc, #0, 12
    2ad4:	add	ip, ip, #122880	; 0x1e000
    2ad8:	ldr	pc, [ip, #748]!	; 0x2ec

00002adc <chdir@plt>:
    2adc:	add	ip, pc, #0, 12
    2ae0:	add	ip, ip, #122880	; 0x1e000
    2ae4:	ldr	pc, [ip, #740]!	; 0x2e4

00002ae8 <geteuid@plt>:
    2ae8:	add	ip, pc, #0, 12
    2aec:	add	ip, ip, #122880	; 0x1e000
    2af0:	ldr	pc, [ip, #732]!	; 0x2dc

00002af4 <perror@plt>:
    2af4:	add	ip, pc, #0, 12
    2af8:	add	ip, ip, #122880	; 0x1e000
    2afc:	ldr	pc, [ip, #724]!	; 0x2d4

00002b00 <poll@plt>:
    2b00:	add	ip, pc, #0, 12
    2b04:	add	ip, ip, #122880	; 0x1e000
    2b08:	ldr	pc, [ip, #716]!	; 0x2cc

00002b0c <setgroups@plt>:
    2b0c:	add	ip, pc, #0, 12
    2b10:	add	ip, ip, #122880	; 0x1e000
    2b14:	ldr	pc, [ip, #708]!	; 0x2c4

00002b18 <__fxstat64@plt>:
    2b18:	add	ip, pc, #0, 12
    2b1c:	add	ip, ip, #122880	; 0x1e000
    2b20:	ldr	pc, [ip, #700]!	; 0x2bc

00002b24 <ntfs_interix_types@plt>:
    2b24:	add	ip, pc, #0, 12
    2b28:	add	ip, ip, #122880	; 0x1e000
    2b2c:	ldr	pc, [ip, #692]!	; 0x2b4

00002b30 <getegid@plt>:
    2b30:	add	ip, pc, #0, 12
    2b34:	add	ip, ip, #122880	; 0x1e000
    2b38:	ldr	pc, [ip, #684]!	; 0x2ac

00002b3c <sigaction@plt>:
    2b3c:	add	ip, pc, #0, 12
    2b40:	add	ip, ip, #122880	; 0x1e000
    2b44:	ldr	pc, [ip, #676]!	; 0x2a4

00002b48 <__memcpy_chk@plt>:
    2b48:	add	ip, pc, #0, 12
    2b4c:	add	ip, ip, #122880	; 0x1e000
    2b50:	ldr	pc, [ip, #668]!	; 0x29c

00002b54 <fwrite@plt>:
    2b54:			; <UNDEFINED> instruction: 0x46c04778
    2b58:	add	ip, pc, #0, 12
    2b5c:	add	ip, ip, #122880	; 0x1e000
    2b60:	ldr	pc, [ip, #656]!	; 0x290

00002b64 <strcat@plt>:
    2b64:	add	ip, pc, #0, 12
    2b68:	add	ip, ip, #122880	; 0x1e000
    2b6c:	ldr	pc, [ip, #648]!	; 0x288

00002b70 <ntfs_set_owner@plt>:
    2b70:	add	ip, pc, #0, 12
    2b74:	add	ip, ip, #122880	; 0x1e000
    2b78:	ldr	pc, [ip, #640]!	; 0x280

00002b7c <__realpath_chk@plt>:
    2b7c:	add	ip, pc, #0, 12
    2b80:	add	ip, ip, #122880	; 0x1e000
    2b84:	ldr	pc, [ip, #632]!	; 0x278

00002b88 <waitpid@plt>:
    2b88:	add	ip, pc, #0, 12
    2b8c:	add	ip, ip, #122880	; 0x1e000
    2b90:	ldr	pc, [ip, #624]!	; 0x270

00002b94 <strcpy@plt>:
    2b94:	add	ip, pc, #0, 12
    2b98:	add	ip, ip, #122880	; 0x1e000
    2b9c:	ldr	pc, [ip, #616]!	; 0x268

00002ba0 <dlopen@plt>:
    2ba0:	add	ip, pc, #0, 12
    2ba4:	add	ip, ip, #122880	; 0x1e000
    2ba8:	ldr	pc, [ip, #608]!	; 0x260

00002bac <ntfs_efs_fixup_attribute@plt>:
    2bac:	add	ip, pc, #0, 12
    2bb0:	add	ip, ip, #122880	; 0x1e000
    2bb4:	ldr	pc, [ip, #600]!	; 0x258

00002bb8 <daemon@plt>:
    2bb8:	add	ip, pc, #0, 12
    2bbc:	add	ip, ip, #122880	; 0x1e000
    2bc0:	ldr	pc, [ip, #592]!	; 0x250

00002bc4 <getmntent@plt>:
    2bc4:	add	ip, pc, #0, 12
    2bc8:	add	ip, ip, #122880	; 0x1e000
    2bcc:	ldr	pc, [ip, #584]!	; 0x248

00002bd0 <ntfs_inode_lookup_by_mbsname@plt>:
    2bd0:	add	ip, pc, #0, 12
    2bd4:	add	ip, ip, #122880	; 0x1e000
    2bd8:	ldr	pc, [ip, #576]!	; 0x240

00002bdc <umount2@plt>:
    2bdc:	add	ip, pc, #0, 12
    2be0:	add	ip, ip, #122880	; 0x1e000
    2be4:	ldr	pc, [ip, #568]!	; 0x238

00002be8 <ntfs_realpath_canonicalize@plt>:
    2be8:	add	ip, pc, #0, 12
    2bec:	add	ip, ip, #122880	; 0x1e000
    2bf0:	ldr	pc, [ip, #560]!	; 0x230

00002bf4 <open64@plt>:
    2bf4:	add	ip, pc, #0, 12
    2bf8:	add	ip, ip, #122880	; 0x1e000
    2bfc:	ldr	pc, [ip, #552]!	; 0x228

00002c00 <ntfs_destroy_security_context@plt>:
    2c00:	add	ip, pc, #0, 12
    2c04:	add	ip, ip, #122880	; 0x1e000
    2c08:	ldr	pc, [ip, #544]!	; 0x220

00002c0c <ntfs_inode_update_times@plt>:
    2c0c:			; <UNDEFINED> instruction: 0x46c04778
    2c10:	add	ip, pc, #0, 12
    2c14:	add	ip, ip, #122880	; 0x1e000
    2c18:	ldr	pc, [ip, #532]!	; 0x214

00002c1c <ntfs_log_set_handler@plt>:
    2c1c:	add	ip, pc, #0, 12
    2c20:	add	ip, ip, #122880	; 0x1e000
    2c24:	ldr	pc, [ip, #524]!	; 0x20c

00002c28 <ntfs_xattr_build_mapping@plt>:
    2c28:	add	ip, pc, #0, 12
    2c2c:	add	ip, ip, #122880	; 0x1e000
    2c30:	ldr	pc, [ip, #516]!	; 0x204

00002c34 <ntfs_ucstombs@plt>:
    2c34:	add	ip, pc, #0, 12
    2c38:	add	ip, ip, #122880	; 0x1e000
    2c3c:	ldr	pc, [ip, #508]!	; 0x1fc

00002c40 <ntfs_set_inherited_posix@plt>:
    2c40:	add	ip, pc, #0, 12
    2c44:	add	ip, ip, #122880	; 0x1e000
    2c48:	ldr	pc, [ip, #500]!	; 0x1f4

00002c4c <malloc@plt>:
    2c4c:	add	ip, pc, #0, 12
    2c50:	add	ip, ip, #122880	; 0x1e000
    2c54:	ldr	pc, [ip, #492]!	; 0x1ec

00002c58 <ntfs_attr_close@plt>:
    2c58:	add	ip, pc, #0, 12
    2c5c:	add	ip, ip, #122880	; 0x1e000
    2c60:	ldr	pc, [ip, #484]!	; 0x1e4

00002c64 <__libc_start_main@plt>:
    2c64:	add	ip, pc, #0, 12
    2c68:	add	ip, ip, #122880	; 0x1e000
    2c6c:	ldr	pc, [ip, #476]!	; 0x1dc

00002c70 <strerror@plt>:
    2c70:	add	ip, pc, #0, 12
    2c74:	add	ip, ip, #122880	; 0x1e000
    2c78:	ldr	pc, [ip, #468]!	; 0x1d4

00002c7c <strsep@plt>:
    2c7c:	add	ip, pc, #0, 12
    2c80:	add	ip, ip, #122880	; 0x1e000
    2c84:	ldr	pc, [ip, #460]!	; 0x1cc

00002c88 <ntfs_xattr_system_setxattr@plt>:
    2c88:	add	ip, pc, #0, 12
    2c8c:	add	ip, ip, #122880	; 0x1e000
    2c90:	ldr	pc, [ip, #452]!	; 0x1c4

00002c94 <__gmon_start__@plt>:
    2c94:	add	ip, pc, #0, 12
    2c98:	add	ip, ip, #122880	; 0x1e000
    2c9c:	ldr	pc, [ip, #444]!	; 0x1bc

00002ca0 <getopt_long@plt>:
    2ca0:	add	ip, pc, #0, 12
    2ca4:	add	ip, ip, #122880	; 0x1e000
    2ca8:	ldr	pc, [ip, #436]!	; 0x1b4

00002cac <getcwd@plt>:
    2cac:	add	ip, pc, #0, 12
    2cb0:	add	ip, ip, #122880	; 0x1e000
    2cb4:	ldr	pc, [ip, #428]!	; 0x1ac

00002cb8 <exit@plt>:
    2cb8:	add	ip, pc, #0, 12
    2cbc:	add	ip, ip, #122880	; 0x1e000
    2cc0:	ldr	pc, [ip, #420]!	; 0x1a4

00002cc4 <strlen@plt>:
    2cc4:	add	ip, pc, #0, 12
    2cc8:	add	ip, ip, #122880	; 0x1e000
    2ccc:	ldr	pc, [ip, #412]!	; 0x19c

00002cd0 <ntfs_mount_error@plt>:
    2cd0:	add	ip, pc, #0, 12
    2cd4:	add	ip, ip, #122880	; 0x1e000
    2cd8:	ldr	pc, [ip, #404]!	; 0x194

00002cdc <strchr@plt>:
    2cdc:	add	ip, pc, #0, 12
    2ce0:	add	ip, ip, #122880	; 0x1e000
    2ce4:	ldr	pc, [ip, #396]!	; 0x18c

00002ce8 <ntfs_attr_put_search_ctx@plt>:
    2ce8:	add	ip, pc, #0, 12
    2cec:	add	ip, ip, #122880	; 0x1e000
    2cf0:	ldr	pc, [ip, #388]!	; 0x184

00002cf4 <ntfs_ioctl@plt>:
    2cf4:	add	ip, pc, #0, 12
    2cf8:	add	ip, ip, #122880	; 0x1e000
    2cfc:	ldr	pc, [ip, #380]!	; 0x17c

00002d00 <ntfs_allowed_access@plt>:
    2d00:	add	ip, pc, #0, 12
    2d04:	add	ip, ip, #122880	; 0x1e000
    2d08:	ldr	pc, [ip, #372]!	; 0x174

00002d0c <getpagesize@plt>:
    2d0c:	add	ip, pc, #0, 12
    2d10:	add	ip, ip, #122880	; 0x1e000
    2d14:	ldr	pc, [ip, #364]!	; 0x16c

00002d18 <ntfs_attr_pread@plt>:
    2d18:	add	ip, pc, #0, 12
    2d1c:	add	ip, ip, #122880	; 0x1e000
    2d20:	ldr	pc, [ip, #356]!	; 0x164

00002d24 <ntfs_set_char_encoding@plt>:
    2d24:	add	ip, pc, #0, 12
    2d28:	add	ip, ip, #122880	; 0x1e000
    2d2c:	ldr	pc, [ip, #348]!	; 0x15c

00002d30 <ntfs_create_symlink@plt>:
    2d30:	add	ip, pc, #0, 12
    2d34:	add	ip, ip, #122880	; 0x1e000
    2d38:	ldr	pc, [ip, #340]!	; 0x154

00002d3c <__errno_location@plt>:
    2d3c:	add	ip, pc, #0, 12
    2d40:	add	ip, ip, #122880	; 0x1e000
    2d44:	ldr	pc, [ip, #332]!	; 0x14c

00002d48 <ntfs_attr_open@plt>:
    2d48:	add	ip, pc, #0, 12
    2d4c:	add	ip, ip, #122880	; 0x1e000
    2d50:	ldr	pc, [ip, #324]!	; 0x144

00002d54 <__sprintf_chk@plt>:
    2d54:	add	ip, pc, #0, 12
    2d58:	add	ip, ip, #122880	; 0x1e000
    2d5c:	ldr	pc, [ip, #316]!	; 0x13c

00002d60 <__isoc99_sscanf@plt>:
    2d60:	add	ip, pc, #0, 12
    2d64:	add	ip, ip, #122880	; 0x1e000
    2d68:	ldr	pc, [ip, #308]!	; 0x134

00002d6c <getgid@plt>:
    2d6c:	add	ip, pc, #0, 12
    2d70:	add	ip, ip, #122880	; 0x1e000
    2d74:	ldr	pc, [ip, #300]!	; 0x12c

00002d78 <memset@plt>:
    2d78:	add	ip, pc, #0, 12
    2d7c:	add	ip, ip, #122880	; 0x1e000
    2d80:	ldr	pc, [ip, #292]!	; 0x124

00002d84 <strncpy@plt>:
    2d84:	add	ip, pc, #0, 12
    2d88:	add	ip, ip, #122880	; 0x1e000
    2d8c:	ldr	pc, [ip, #284]!	; 0x11c

00002d90 <ntfs_attr_pclose@plt>:
    2d90:	add	ip, pc, #0, 12
    2d94:	add	ip, ip, #122880	; 0x1e000
    2d98:	ldr	pc, [ip, #276]!	; 0x114

00002d9c <__fprintf_chk@plt>:
    2d9c:	add	ip, pc, #0, 12
    2da0:	add	ip, ip, #122880	; 0x1e000
    2da4:	ldr	pc, [ip, #268]!	; 0x10c

00002da8 <ntfs_xattr_free_mapping@plt>:
    2da8:	add	ip, pc, #0, 12
    2dac:	add	ip, ip, #122880	; 0x1e000
    2db0:	ldr	pc, [ip, #260]!	; 0x104

00002db4 <access@plt>:
    2db4:	add	ip, pc, #0, 12
    2db8:	add	ip, ip, #122880	; 0x1e000
    2dbc:	ldr	pc, [ip, #252]!	; 0xfc

00002dc0 <ntfs_build_mapping@plt>:
    2dc0:	add	ip, pc, #0, 12
    2dc4:	add	ip, ip, #122880	; 0x1e000
    2dc8:	ldr	pc, [ip, #244]!	; 0xf4

00002dcc <writev@plt>:
    2dcc:	add	ip, pc, #0, 12
    2dd0:	add	ip, ip, #122880	; 0x1e000
    2dd4:	ldr	pc, [ip, #236]!	; 0xec

00002dd8 <fclose@plt>:
    2dd8:	add	ip, pc, #0, 12
    2ddc:	add	ip, ip, #122880	; 0x1e000
    2de0:	ldr	pc, [ip, #228]!	; 0xe4

00002de4 <ntfs_xattr_system_getxattr@plt>:
    2de4:	add	ip, pc, #0, 12
    2de8:	add	ip, ip, #122880	; 0x1e000
    2dec:	ldr	pc, [ip, #220]!	; 0xdc

00002df0 <ntfs_inode_close@plt>:
    2df0:	add	ip, pc, #0, 12
    2df4:	add	ip, ip, #122880	; 0x1e000
    2df8:	ldr	pc, [ip, #212]!	; 0xd4

00002dfc <ntfs_get_owner_mode@plt>:
    2dfc:	add	ip, pc, #0, 12
    2e00:	add	ip, ip, #122880	; 0x1e000
    2e04:	ldr	pc, [ip, #204]!	; 0xcc

00002e08 <endmntent@plt>:
    2e08:	add	ip, pc, #0, 12
    2e0c:	add	ip, ip, #122880	; 0x1e000
    2e10:	ldr	pc, [ip, #196]!	; 0xc4

00002e14 <ntfs_attr_get_free_bits@plt>:
    2e14:	add	ip, pc, #0, 12
    2e18:	add	ip, ip, #122880	; 0x1e000
    2e1c:	ldr	pc, [ip, #188]!	; 0xbc

00002e20 <sigemptyset@plt>:
    2e20:	add	ip, pc, #0, 12
    2e24:	add	ip, ip, #122880	; 0x1e000
    2e28:	ldr	pc, [ip, #180]!	; 0xb4

00002e2c <getresuid@plt>:
    2e2c:	add	ip, pc, #0, 12
    2e30:	add	ip, ip, #122880	; 0x1e000
    2e34:	ldr	pc, [ip, #172]!	; 0xac

00002e38 <ntfs_mount@plt>:
    2e38:	add	ip, pc, #0, 12
    2e3c:	add	ip, ip, #122880	; 0x1e000
    2e40:	ldr	pc, [ip, #164]!	; 0xa4

00002e44 <fork@plt>:
    2e44:	add	ip, pc, #0, 12
    2e48:	add	ip, ip, #122880	; 0x1e000
    2e4c:	ldr	pc, [ip, #156]!	; 0x9c

00002e50 <ntfs_delete@plt>:
    2e50:	add	ip, pc, #0, 12
    2e54:	add	ip, ip, #122880	; 0x1e000
    2e58:	ldr	pc, [ip, #148]!	; 0x94

00002e5c <execle@plt>:
    2e5c:	add	ip, pc, #0, 12
    2e60:	add	ip, ip, #122880	; 0x1e000
    2e64:	ldr	pc, [ip, #140]!	; 0x8c

00002e68 <ntfs_attr_map_whole_runlist@plt>:
    2e68:	add	ip, pc, #0, 12
    2e6c:	add	ip, ip, #122880	; 0x1e000
    2e70:	ldr	pc, [ip, #132]!	; 0x84

00002e74 <strrchr@plt>:
    2e74:	add	ip, pc, #0, 12
    2e78:	add	ip, ip, #122880	; 0x1e000
    2e7c:	ldr	pc, [ip, #124]!	; 0x7c

00002e80 <ntfs_xattr_system_type@plt>:
    2e80:	add	ip, pc, #0, 12
    2e84:	add	ip, ip, #122880	; 0x1e000
    2e88:	ldr	pc, [ip, #116]!	; 0x74

00002e8c <ntfs_device_sync@plt>:
    2e8c:	add	ip, pc, #0, 12
    2e90:	add	ip, ip, #122880	; 0x1e000
    2e94:	ldr	pc, [ip, #108]!	; 0x6c

00002e98 <ntfs_dir_parent_inode@plt>:
    2e98:	add	ip, pc, #0, 12
    2e9c:	add	ip, ip, #122880	; 0x1e000
    2ea0:	ldr	pc, [ip, #100]!	; 0x64

00002ea4 <setresuid@plt>:
    2ea4:	add	ip, pc, #0, 12
    2ea8:	add	ip, ip, #122880	; 0x1e000
    2eac:	ldr	pc, [ip, #92]!	; 0x5c

00002eb0 <ntfs_calloc@plt>:
    2eb0:	add	ip, pc, #0, 12
    2eb4:	add	ip, ip, #122880	; 0x1e000
    2eb8:	ldr	pc, [ip, #84]!	; 0x54

00002ebc <ntfs_volume_error@plt>:
    2ebc:	add	ip, pc, #0, 12
    2ec0:	add	ip, ip, #122880	; 0x1e000
    2ec4:	ldr	pc, [ip, #76]!	; 0x4c

00002ec8 <ntfs_set_mode@plt>:
    2ec8:	add	ip, pc, #0, 12
    2ecc:	add	ip, ip, #122880	; 0x1e000
    2ed0:	ldr	pc, [ip, #68]!	; 0x44

00002ed4 <setuid@plt>:
    2ed4:	add	ip, pc, #0, 12
    2ed8:	add	ip, ip, #122880	; 0x1e000
    2edc:	ldr	pc, [ip, #60]!	; 0x3c

00002ee0 <ntfs_set_locale@plt>:
    2ee0:	add	ip, pc, #0, 12
    2ee4:	add	ip, ip, #122880	; 0x1e000
    2ee8:	ldr	pc, [ip, #52]!	; 0x34

00002eec <mkdtemp@plt>:
    2eec:	add	ip, pc, #0, 12
    2ef0:	add	ip, ip, #122880	; 0x1e000
    2ef4:	ldr	pc, [ip, #44]!	; 0x2c

00002ef8 <openlog@plt>:
    2ef8:	add	ip, pc, #0, 12
    2efc:	add	ip, ip, #122880	; 0x1e000
    2f00:	ldr	pc, [ip, #36]!	; 0x24

00002f04 <ntfs_mbstoucs@plt>:
    2f04:			; <UNDEFINED> instruction: 0x46c04778
    2f08:	add	ip, pc, #0, 12
    2f0c:	add	ip, ip, #122880	; 0x1e000
    2f10:	ldr	pc, [ip, #24]!

00002f14 <ntfs_inherited_id@plt>:
    2f14:	add	ip, pc, #0, 12
    2f18:	add	ip, ip, #122880	; 0x1e000
    2f1c:	ldr	pc, [ip, #16]!

00002f20 <fchdir@plt>:
    2f20:	add	ip, pc, #0, 12
    2f24:	add	ip, ip, #122880	; 0x1e000
    2f28:	ldr	pc, [ip, #8]!

00002f2c <fopen64@plt>:
    2f2c:	add	ip, pc, #0, 12
    2f30:	add	ip, ip, #122880	; 0x1e000
    2f34:	ldr	pc, [ip, #0]!

00002f38 <ntfs_attr_lookup@plt>:
    2f38:	add	ip, pc, #0, 12
    2f3c:	add	ip, ip, #118784	; 0x1d000
    2f40:	ldr	pc, [ip, #4088]!	; 0xff8

00002f44 <ntfs_make_symlink@plt>:
    2f44:	add	ip, pc, #0, 12
    2f48:	add	ip, ip, #118784	; 0x1d000
    2f4c:	ldr	pc, [ip, #4080]!	; 0xff0

00002f50 <setmntent@plt>:
    2f50:	add	ip, pc, #0, 12
    2f54:	add	ip, ip, #118784	; 0x1d000
    2f58:	ldr	pc, [ip, #4072]!	; 0xfe8

00002f5c <ntfs_get_reparse_point@plt>:
    2f5c:	add	ip, pc, #0, 12
    2f60:	add	ip, ip, #118784	; 0x1d000
    2f64:	ldr	pc, [ip, #4064]!	; 0xfe0

00002f68 <ntfs_attr_get_search_ctx@plt>:
    2f68:	add	ip, pc, #0, 12
    2f6c:	add	ip, ip, #118784	; 0x1d000
    2f70:	ldr	pc, [ip, #4056]!	; 0xfd8

00002f74 <ntfs_inode_open@plt>:
    2f74:			; <UNDEFINED> instruction: 0x46c04778
    2f78:	add	ip, pc, #0, 12
    2f7c:	add	ip, ip, #118784	; 0x1d000
    2f80:	ldr	pc, [ip, #4044]!	; 0xfcc

00002f84 <ntfs_log_set_levels@plt>:
    2f84:	add	ip, pc, #0, 12
    2f88:	add	ip, ip, #118784	; 0x1d000
    2f8c:	ldr	pc, [ip, #4036]!	; 0xfc4

00002f90 <umask@plt>:
    2f90:	add	ip, pc, #0, 12
    2f94:	add	ip, ip, #118784	; 0x1d000
    2f98:	ldr	pc, [ip, #4028]!	; 0xfbc

00002f9c <__xstat64@plt>:
    2f9c:	add	ip, pc, #0, 12
    2fa0:	add	ip, ip, #118784	; 0x1d000
    2fa4:	ldr	pc, [ip, #4020]!	; 0xfb4

00002fa8 <__xmknod@plt>:
    2fa8:	add	ip, pc, #0, 12
    2fac:	add	ip, ip, #118784	; 0x1d000
    2fb0:	ldr	pc, [ip, #4012]!	; 0xfac

00002fb4 <strncmp@plt>:
    2fb4:	add	ip, pc, #0, 12
    2fb8:	add	ip, ip, #118784	; 0x1d000
    2fbc:	ldr	pc, [ip, #4004]!	; 0xfa4

00002fc0 <abort@plt>:
    2fc0:	add	ip, pc, #0, 12
    2fc4:	add	ip, ip, #118784	; 0x1d000
    2fc8:	ldr	pc, [ip, #3996]!	; 0xf9c

00002fcc <ntfs_volume_check_hiberfile@plt>:
    2fcc:	add	ip, pc, #0, 12
    2fd0:	add	ip, ip, #118784	; 0x1d000
    2fd4:	ldr	pc, [ip, #3988]!	; 0xf94

00002fd8 <close@plt>:
    2fd8:			; <UNDEFINED> instruction: 0x46c04778
    2fdc:	add	ip, pc, #0, 12
    2fe0:	add	ip, ip, #118784	; 0x1d000
    2fe4:	ldr	pc, [ip, #3976]!	; 0xf88

00002fe8 <__lxstat64@plt>:
    2fe8:	add	ip, pc, #0, 12
    2fec:	add	ip, ip, #118784	; 0x1d000
    2ff0:	ldr	pc, [ip, #3968]!	; 0xf80

00002ff4 <setresgid@plt>:
    2ff4:	add	ip, pc, #0, 12
    2ff8:	add	ip, ip, #118784	; 0x1d000
    2ffc:	ldr	pc, [ip, #3960]!	; 0xf78

00003000 <dlsym@plt>:
    3000:	add	ip, pc, #0, 12
    3004:	add	ip, ip, #118784	; 0x1d000
    3008:	ldr	pc, [ip, #3952]!	; 0xf70

0000300c <__snprintf_chk@plt>:
    300c:	add	ip, pc, #0, 12
    3010:	add	ip, ip, #118784	; 0x1d000
    3014:	ldr	pc, [ip, #3944]!	; 0xf68

00003018 <__assert_fail@plt>:
    3018:	add	ip, pc, #0, 12
    301c:	add	ip, ip, #118784	; 0x1d000
    3020:	ldr	pc, [ip, #3936]!	; 0xf60

00003024 <ntfs_create@plt>:
    3024:	add	ip, pc, #0, 12
    3028:	add	ip, ip, #118784	; 0x1d000
    302c:	ldr	pc, [ip, #3928]!	; 0xf58

00003030 <ntfs_attr_remove@plt>:
    3030:	add	ip, pc, #0, 12
    3034:	add	ip, ip, #118784	; 0x1d000
    3038:	ldr	pc, [ip, #3920]!	; 0xf50

0000303c <mount@plt>:
    303c:	add	ip, pc, #0, 12
    3040:	add	ip, ip, #118784	; 0x1d000
    3044:	ldr	pc, [ip, #3912]!	; 0xf48

00003048 <ntfs_check_empty_dir@plt>:
    3048:	add	ip, pc, #0, 12
    304c:	add	ip, ip, #118784	; 0x1d000
    3050:	ldr	pc, [ip, #3904]!	; 0xf40

Disassembly of section .text:

00003058 <.text>:
    3058:	svcmi	0x00f0e92d
    305c:			; <UNDEFINED> instruction: 0xf8dfb0dd
    3060:	vstrge	d4, [pc, #-400]	; 2ed8 <setuid@plt+0x4>
    3064:	blcc	18413e8 <EXEC_NAME@@Base+0x18203e0>
    3068:	ldrbtmi	r4, [ip], #-1543	; 0xfffff9f9
    306c:	blhi	17413f0 <EXEC_NAME@@Base+0x17203e8>
    3070:	stmiapl	r6!, {r1, r3, r7, r9, sl, lr}^
    3074:	eorvs	r2, fp, r0, lsl #6
    3078:	ldmdavs	r3!, {r3, r4, r5, r6, r7, sl, lr}
    307c:	and	r9, r0, fp, asr r3
    3080:	tstcs	r2, r7, lsl #16
    3084:			; <UNDEFINED> instruction: 0xf7ff4640
    3088:	stmdacs	r2, {r1, r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    308c:			; <UNDEFINED> instruction: 0xf7ffddf8
    3090:			; <UNDEFINED> instruction: 0xf008efa6
    3094:	stmdacs	r0, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3098:	msrhi	CPSR_s, #64	; 0x40
    309c:	svc	0x0020f7ff
    30a0:	blcc	b41424 <EXEC_NAME@@Base+0xb2041c>
    30a4:	blls	b41428 <EXEC_NAME@@Base+0xb20420>
    30a8:	ldrbtmi	r5, [r9], #2272	; 0x8e0
    30ac:	ldc	7, cr15, [r6, #1020]!	; 0x3fc
    30b0:	stmdaeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    30b4:	blne	841438 <EXEC_NAME@@Base+0x820430>
    30b8:			; <UNDEFINED> instruction: 0x463a4653
    30bc:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    30c0:			; <UNDEFINED> instruction: 0xffa2f005
    30c4:	stmdacs	r0, {r1, r7, r9, sl, lr}
    30c8:	cmphi	ip, #64	; 0x40	; <UNPREDICTABLE>
    30cc:			; <UNDEFINED> instruction: 0xf7ff20c8
    30d0:			; <UNDEFINED> instruction: 0x4607eef0
    30d4:	andeq	pc, r0, r9, asr #17
    30d8:			; <UNDEFINED> instruction: 0xf0002800
    30dc:			; <UNDEFINED> instruction: 0xf7ff8362
    30e0:	andls	lr, r8, lr, asr #24
    30e4:	mcr	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    30e8:	sbccs	r4, r8, #84934656	; 0x5100000
    30ec:	ldrtmi	r4, [r8], -r3, lsl #13
    30f0:	mcr	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    30f4:			; <UNDEFINED> instruction: 0xf04f9b08
    30f8:	strbmi	r0, [r1], -r1, lsl #24
    30fc:	andlt	pc, r8, r7, asr #17
    3100:	rsbsvs	r4, fp, r2, ror #12
    3104:	movwcs	r4, #9784	; 0x2638
    3108:	andsgt	pc, r4, r7, asr #17
    310c:	subgt	pc, ip, r7, asr #17
    3110:	subsgt	pc, r0, r7, asr #17
    3114:			; <UNDEFINED> instruction: 0xf00561bb
    3118:	eorvs	pc, r8, r9, asr fp	; <UNPREDICTABLE>
    311c:			; <UNDEFINED> instruction: 0xf0002800
    3120:	svcge	0x00108308
    3124:	ldrdeq	pc, [ip], -r9
    3128:			; <UNDEFINED> instruction: 0xf7ff4639
    312c:	stmdacs	r0, {r1, r2, r6, r7, sl, fp, sp, lr, pc}
    3130:	rschi	pc, r2, #0
    3134:	bvc	fe9414b8 <EXEC_NAME@@Base+0xfe9204b0>
    3138:	ldmib	r7, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    313c:	stmdavc	r3, {ip, pc}
    3140:			; <UNDEFINED> instruction: 0xf0002b2f
    3144:	vst2.8	{d24-d27}, [pc :256], r4
    3148:			; <UNDEFINED> instruction: 0xf7ff5080
    314c:			; <UNDEFINED> instruction: 0xf8d7ec2a
    3150:			; <UNDEFINED> instruction: 0xf8c98000
    3154:			; <UNDEFINED> instruction: 0xf8d8008c
    3158:			; <UNDEFINED> instruction: 0xf1b9908c
    315c:			; <UNDEFINED> instruction: 0xf0000f00
    3160:	ldmdavs	r8!, {r2, r3, r4, r8, r9, pc}^
    3164:	stc	7, cr15, [lr, #1020]!	; 0x3fc
    3168:	svcpl	0x0080f5b0
    316c:	movwhi	pc, #57472	; 0xe080	; <UNPREDICTABLE>
    3170:	cmnvs	pc, r0, asr #11	; <UNPREDICTABLE>
    3174:	tstcc	pc, r8, asr #12
    3178:	ldc	7, cr15, [r8, #1020]	; 0x3fc
    317c:			; <UNDEFINED> instruction: 0xf0002800
    3180:			; <UNDEFINED> instruction: 0xf8df8305
    3184:			; <UNDEFINED> instruction: 0xf8d81a5c
    3188:	ldrbtmi	r0, [r9], #-140	; 0xffffff74
    318c:	stcl	7, cr15, [sl], #1020	; 0x3fc
    3190:			; <UNDEFINED> instruction: 0xf8d86879
    3194:			; <UNDEFINED> instruction: 0xf7ff008c
    3198:			; <UNDEFINED> instruction: 0xf8dfece6
    319c:	ldrbtmi	r3, [fp], #-2632	; 0xfffff5b8
    31a0:	ldrdvc	lr, [r0, -r3]
    31a4:	ldrdcc	pc, [ip], r7
    31a8:			; <UNDEFINED> instruction: 0xf0002b00
    31ac:	movwcs	r8, #758	; 0x2f6
    31b0:			; <UNDEFINED> instruction: 0x332ae9c7
    31b4:	blcs	be11e8 <EXEC_NAME@@Base+0xbc01e0>
    31b8:	rscshi	pc, lr, #0
    31bc:			; <UNDEFINED> instruction: 0xf9d6f001
    31c0:			; <UNDEFINED> instruction: 0xf0084681
    31c4:	strmi	pc, [r3], -r7, asr #29
    31c8:			; <UNDEFINED> instruction: 0xf0402800
    31cc:			; <UNDEFINED> instruction: 0xf1b982ec
    31d0:	vmax.f32	d16, d0, d1
    31d4:			; <UNDEFINED> instruction: 0xf10d82ff
    31d8:			; <UNDEFINED> instruction: 0xf8df0bc0
    31dc:	ldrbmi	r3, [sl], -ip, lsl #20
    31e0:	ldrbtmi	r2, [fp], #-3
    31e4:	ldrmi	r9, [r9], -r8, lsl #6
    31e8:	mrc	7, 6, APSR_nzcv, cr8, cr15, {7}
    31ec:			; <UNDEFINED> instruction: 0xf7ffb130
    31f0:	stmdavs	r3, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
    31f4:	blcs	a7220 <EXEC_NAME@@Base+0x86218>
    31f8:	teqhi	pc, #0	; <UNPREDICTABLE>
    31fc:	cdp2	0, 5, cr15, cr10, cr8, {0}
    3200:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    3204:	sbchi	pc, pc, #64	; 0x40
    3208:	stmibhi	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    320c:	andcs	sl, r3, r6, lsl fp
    3210:	ldrbtmi	r9, [r8], #776	; 0x308
    3214:			; <UNDEFINED> instruction: 0xf8d8461a
    3218:			; <UNDEFINED> instruction: 0xf7ff100c
    321c:	stmdacs	r0, {r6, r7, r9, sl, fp, sp, lr, pc}
    3220:	movthi	pc, #12352	; 0x3040	; <UNPREDICTABLE>
    3224:			; <UNDEFINED> instruction: 0xf8d89b08
    3228:			; <UNDEFINED> instruction: 0xf8d8a00c
    322c:	ldmdbvs	fp, {sp}
    3230:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    3234:	svcmi	0x00c0f5b3
    3238:			; <UNDEFINED> instruction: 0xf1b9d103
    323c:			; <UNDEFINED> instruction: 0xf0400f02
    3240:	cdpvs	3, 9, cr8, cr3, cr9, {2}
    3244:	svclt	0x00142b00
    3248:			; <UNDEFINED> instruction: 0xf04f2100
    324c:	bvs	fe5db654 <EXEC_NAME@@Base+0xfe5ba64c>
    3250:			; <UNDEFINED> instruction: 0x3014e9d2
    3254:			; <UNDEFINED> instruction: 0xf0002f00
    3258:			; <UNDEFINED> instruction: 0xf04182e9
    325c:	tstlt	fp, r1, lsl #2
    3260:	orrpl	pc, r0, r1, asr #32
    3264:			; <UNDEFINED> instruction: 0xf041b108
    3268:	ldrbmi	r5, [r0], -r0, lsl #2
    326c:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
    3270:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3274:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    3278:	andvs	r4, r8, r7, lsl #12
    327c:			; <UNDEFINED> instruction: 0xf0002800
    3280:	cfstrsvs	mvf8, [fp, #24]
    3284:	stmdavs	r3, {r0, r1, r3, r5, r8, ip, sp, pc}
    3288:	ldmdavs	sl, {r0, r1, r3, r4, r8, ip, sp, pc}^
    328c:	andseq	pc, r0, #66	; 0x42
    3290:	mcrrvs	0, 5, r6, sl, cr10
    3294:	bcs	1d588 <nf_ns_user_prefix@@Base+0xec00>
    3298:	sbcshi	pc, ip, #0
    329c:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    32a0:	adcsvs	r6, fp, sl, lsl #30
    32a4:	movwcs	fp, #266	; 0x10a
    32a8:	blvs	129bfdc <EXEC_NAME@@Base+0x127afd4>
    32ac:	blvs	fe2d4b94 <EXEC_NAME@@Base+0xfe2b3b8c>
    32b0:			; <UNDEFINED> instruction: 0xf282fab2
    32b4:	ldmdbeq	r2, {r0, r3, r8, r9, fp, sp, lr}^
    32b8:	bl	dc12bc <EXEC_NAME@@Base+0xda02b4>
    32bc:	cmple	sl, r0, lsl #16
    32c0:	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    32c4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    32c8:			; <UNDEFINED> instruction: 0xb1236c1b
    32cc:			; <UNDEFINED> instruction: 0xf7ff4638
    32d0:	stmdacs	r0, {r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    32d4:	mrcvs	1, 7, sp, cr8, cr15, {1}
    32d8:	ldc	7, cr15, [ip, #1020]	; 0x3fc
    32dc:	stmib	r7, {fp, sp}^
    32e0:			; <UNDEFINED> instruction: 0xf1710132
    32e4:	vsubw.s8	q8, q0, d0
    32e8:			; <UNDEFINED> instruction: 0xf8d783c1
    32ec:	strbmi	r8, [r0], -r0, lsl #1
    32f0:	ldc	7, cr15, [r0, #1020]	; 0x3fc
    32f4:			; <UNDEFINED> instruction: 0xf1712800
    32f8:	vsubw.s8	q8, q0, d0
    32fc:	ldmib	r8, {r0, r1, r2, r3, r4, sl, pc}^
    3300:			; <UNDEFINED> instruction: 0xf8d83209
    3304:			; <UNDEFINED> instruction: 0xf8d8c020
    3308:	bl	fef3b3c0 <EXEC_NAME@@Base+0xfef1a3b8>
    330c:	bl	18c3b1c <EXEC_NAME@@Base+0x18a2b14>
    3310:	b	13c6b50 <EXEC_NAME@@Base+0x13a5b48>
    3314:	bl	706624 <EXEC_NAME@@Base+0x6e561c>
    3318:	movwls	r0, #41728	; 0xa300
    331c:	biceq	lr, lr, #323584	; 0x4f000
    3320:	cmpvc	r2, #274432	; 0x43000
    3324:	movwls	r4, #45387	; 0xb14b
    3328:	movwcs	lr, #43485	; 0xa9dd
    332c:	stmib	r7, {r9, fp, sp}^
    3330:			; <UNDEFINED> instruction: 0xf1732334
    3334:	vsubw.s8	q8, q0, d0
    3338:			; <UNDEFINED> instruction: 0xf7ff8403
    333c:			; <UNDEFINED> instruction: 0xf8dfed00
    3340:	ldrbtmi	r3, [fp], #-2232	; 0xfffff748
    3344:	ldclvs	8, cr6, [fp, #-108]	; 0xffffff94
    3348:	blcs	14d50 <nf_ns_user_prefix@@Base+0x63c8>
    334c:			; <UNDEFINED> instruction: 0x83b1f040
    3350:			; <UNDEFINED> instruction: 0xf8c82300
    3354:			; <UNDEFINED> instruction: 0xf7ff3000
    3358:	stmdavs	r0, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    335c:	stc	7, cr15, [lr, #1020]!	; 0x3fc
    3360:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    3364:	rsbshi	pc, r3, #64	; 0x40
    3368:	ldmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    336c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3370:	stmdblt	r2!, {r1, r3, r4, r7, r9, fp, sp, lr}
    3374:	ldmvs	r2, {r1, r3, r4, fp, sp, lr}
    3378:			; <UNDEFINED> instruction: 0xf10007d2
    337c:	bvs	ff6e402c <EXEC_NAME@@Base+0xff6c3024>
    3380:			; <UNDEFINED> instruction: 0xf0402b00
    3384:			; <UNDEFINED> instruction: 0xf8df825b
    3388:	ldrbtmi	r3, [fp], #-2168	; 0xfffff788
    338c:	mrcvs	8, 4, r6, cr10, cr11, {0}
    3390:			; <UNDEFINED> instruction: 0xf0402a00
    3394:			; <UNDEFINED> instruction: 0xf8df82e4
    3398:	ldrbtmi	r3, [fp], #-2156	; 0xfffff794
    339c:			; <UNDEFINED> instruction: 0xf103681b
    33a0:			; <UNDEFINED> instruction: 0xf8d30098
    33a4:	ldmdavs	r9, {r7, sp}
    33a8:	ldrsbtgt	pc, [r0], #-131	; 0xffffff7d	; <UNPREDICTABLE>
    33ac:	svceq	0x0005f012
    33b0:	addsne	pc, r8, r3, asr #17
    33b4:	addscs	pc, r4, r1, asr #17
    33b8:	sbcsgt	pc, r8, r1, asr #17
    33bc:	ldrdne	pc, [r8], r3
    33c0:	svcvs	0x00dbd006
    33c4:	eoreq	pc, r0, #2
    33c8:	svclt	0x000c4313
    33cc:	strcs	r2, [r0, -r1, lsl #14]
    33d0:			; <UNDEFINED> instruction: 0xf7ff463a
    33d4:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    33d8:	addhi	pc, r0, #64	; 0x40
    33dc:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    33e0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    33e4:			; <UNDEFINED> instruction: 0xf8d2681a
    33e8:	bfieq	r2, r4, #1, #16
    33ec:	rschi	pc, sp, #0, 2
    33f0:	ldmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    33f4:	andls	r4, r9, #2046820352	; 0x7a000000
    33f8:	stmib	r3, {r9, sp}^
    33fc:			; <UNDEFINED> instruction: 0xf8df2203
    3400:	ldrbtmi	r3, [fp], #-2064	; 0xfffff7f0
    3404:			; <UNDEFINED> instruction: 0xf8d7681f
    3408:	smlabblt	r8, r8, r0, r0
    340c:	b	ff441410 <EXEC_NAME@@Base+0xff420408>
    3410:	ldmdavs	r8!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr}
    3414:	stc	7, cr15, [r8], {255}	; 0xff
    3418:	ubfxcc	pc, pc, #17, #25
    341c:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    3420:			; <UNDEFINED> instruction: 0x4680683b
    3424:			; <UNDEFINED> instruction: 0xf8c36f78
    3428:	ldrdlt	r8, [r8, -ip]
    342c:	b	ff041430 <EXEC_NAME@@Base+0xff020428>
    3430:	ubfxcs	pc, pc, #17, #5
    3434:			; <UNDEFINED> instruction: 0xf8df4638
    3438:	movwcs	r7, #2020	; 0x7e4
    343c:	tstcs	r3, sl, ror r4
    3440:			; <UNDEFINED> instruction: 0xf2ca447f
    3444:	strls	r0, [sl, -r0, lsl #2]
    3448:			; <UNDEFINED> instruction: 0xf0054617
    344c:	ldrtmi	pc, [sl], -r5, ror #31	; <UNPREDICTABLE>
    3450:	movwcs	r9, #3850	; 0xf0a
    3454:	vaddw.s8	q9, q5, d12
    3458:			; <UNDEFINED> instruction: 0xf10d0100
    345c:	ldmdavs	r8!, {r3, r6, r9, fp}
    3460:			; <UNDEFINED> instruction: 0xffdaf005
    3464:			; <UNDEFINED> instruction: 0xf0066838
    3468:			; <UNDEFINED> instruction: 0xf8dff8c9
    346c:	ldmdavs	fp!, {r2, r4, r5, r7, r8, r9, sl, sp}
    3470:	ldrbtmi	r4, [sl], #-1624	; 0xfffff9a8
    3474:	ldmdavs	r1, {r0, r1, r2, r3, r5, fp, sp, lr}
    3478:	movwcs	r9, #780	; 0x30c
    347c:	andcc	pc, r0, sl, asr #17
    3480:	movwcc	lr, #6602	; 0x19ca
    3484:	teqcc	r0, #3358720	; 0x334000
    3488:			; <UNDEFINED> instruction: 0xf0079332
    348c:	andcc	pc, r1, pc, asr #31
    3490:	addhi	pc, sl, #0
    3494:			; <UNDEFINED> instruction: 0x178cf8df
    3498:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    349c:			; <UNDEFINED> instruction: 0xffc6f007
    34a0:			; <UNDEFINED> instruction: 0xf0003001
    34a4:	ldrtmi	r8, [r9], -r1, lsl #5
    34a8:			; <UNDEFINED> instruction: 0xf0074658
    34ac:			; <UNDEFINED> instruction: 0x3001ffbf
    34b0:	rsbshi	pc, sl, #0
    34b4:	ldrbmi	r9, [r9], -sl, lsl #22
    34b8:			; <UNDEFINED> instruction: 0xf0096858
    34bc:	andls	pc, sl, r7, ror #23
    34c0:			; <UNDEFINED> instruction: 0xf8df4658
    34c4:			; <UNDEFINED> instruction: 0xf0077764
    34c8:	blls	343324 <EXEC_NAME@@Base+0x32231c>
    34cc:			; <UNDEFINED> instruction: 0x461a447f
    34d0:	ldrvs	r9, [r3, sl, lsl #22]
    34d4:	svcvs	0x0092683a
    34d8:			; <UNDEFINED> instruction: 0xf0002a00
    34dc:			; <UNDEFINED> instruction: 0xf8df832d
    34e0:	ldrbmi	r1, [r0], -ip, asr #14
    34e4:			; <UNDEFINED> instruction: 0xf0074479
    34e8:	andcc	pc, r1, r1, lsr #31
    34ec:			; <UNDEFINED> instruction: 0x81b8f000
    34f0:	mrcvs	8, 0, r6, cr11, cr11, {1}
    34f4:			; <UNDEFINED> instruction: 0xf8dfb143
    34f8:			; <UNDEFINED> instruction: 0x46501738
    34fc:			; <UNDEFINED> instruction: 0xf0074479
    3500:	mulcc	r1, r5, pc	; <UNPREDICTABLE>
    3504:			; <UNDEFINED> instruction: 0x81acf000
    3508:			; <UNDEFINED> instruction: 0x1728f8df
    350c:	addcs	r2, ip, #0, 6
    3510:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    3514:			; <UNDEFINED> instruction: 0xf0073104
    3518:	pkhbtmi	pc, r3, r9, lsl #29	; <UNPREDICTABLE>
    351c:			; <UNDEFINED> instruction: 0xf0002800
    3520:			; <UNDEFINED> instruction: 0xf008819f
    3524:	strmi	pc, [r7], -fp, lsl #24
    3528:			; <UNDEFINED> instruction: 0xf0402800
    352c:			; <UNDEFINED> instruction: 0xf8df8196
    3530:	ldrbmi	r3, [r8], -r8, lsl #14
    3534:	movwls	r4, #42107	; 0xa47b
    3538:	svcvs	0x0091681a
    353c:	blx	ff0bf564 <EXEC_NAME@@Base+0xff09e55c>
    3540:			; <UNDEFINED> instruction: 0xf0074650
    3544:	blls	2c32a8 <EXEC_NAME@@Base+0x2a22a0>
    3548:	ldmdavs	sl, {r0, r8, sp}
    354c:	ldrbvs	r9, [r1], r8, lsl #22
    3550:	vst2.8	{d6,d8}, [r3 :64], fp
    3554:			; <UNDEFINED> instruction: 0xf5b34370
    3558:	smlabtle	r3, r0, pc, r4	; <UNPREDICTABLE>
    355c:	svceq	0x0002f1b9
    3560:	movwhi	pc, #0	; <UNPREDICTABLE>
    3564:			; <UNDEFINED> instruction: 0x36d4f8df
    3568:	ldrbtmi	r6, [fp], #-2090	; 0xfffff7d6
    356c:	ldrdge	pc, [r0], -r3
    3570:			; <UNDEFINED> instruction: 0xf8da9208
    3574:			; <UNDEFINED> instruction: 0xf1b99064
    3578:			; <UNDEFINED> instruction: 0xf0000f00
    357c:			; <UNDEFINED> instruction: 0xf8df825b
    3580:			; <UNDEFINED> instruction: 0xf04f36c0
    3584:			; <UNDEFINED> instruction: 0xf8df0900
    3588:	ldrbtmi	sl, [fp], #-1724	; 0xfffff944
    358c:	ldrbtmi	r9, [sl], #778	; 0x30a
    3590:			; <UNDEFINED> instruction: 0xf8c3681b
    3594:			; <UNDEFINED> instruction: 0xf0099094
    3598:			; <UNDEFINED> instruction: 0xf8dffba9
    359c:			; <UNDEFINED> instruction: 0xf8dfc6ac
    35a0:	ldrbmi	r3, [r1], -ip, lsr #13
    35a4:			; <UNDEFINED> instruction: 0xf8df44fc
    35a8:			; <UNDEFINED> instruction: 0xf10c26a8
    35ac:			; <UNDEFINED> instruction: 0xf8df04fc
    35b0:	ldrbtmi	ip, [fp], #-1700	; 0xfffff95c
    35b4:	ldrbtmi	r4, [ip], #1146	; 0x47a
    35b8:	andls	r9, r2, #201326592	; 0xc000000
    35bc:	vcgt.s8	d18, d1, d8
    35c0:			; <UNDEFINED> instruction: 0xf8cd12bd
    35c4:			; <UNDEFINED> instruction: 0xf8cdc004
    35c8:	strls	r9, [ip], #-0
    35cc:	strtmi	r9, [r0], -r4
    35d0:	ldmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    35d4:	ldmib	r3, {r1, r3, r8, r9, fp, ip, pc}^
    35d8:	ldrmi	r3, [r0], -r3, lsl #4
    35dc:	andls	r4, sp, #26214400	; 0x1900000
    35e0:			; <UNDEFINED> instruction: 0xf7ff930a
    35e4:	blls	2bdbfc <EXEC_NAME@@Base+0x29cbf4>
    35e8:	stmdacs	r0, {r0, r2, r3, r9, fp, ip, pc}
    35ec:	andshi	pc, r3, #64	; 0x40
    35f0:			; <UNDEFINED> instruction: 0x2664f8df
    35f4:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    35f8:	ldrd	pc, [ip], -r2
    35fc:	bcs	1e06c <nf_ns_user_prefix@@Base+0xf6e4>
    3600:			; <UNDEFINED> instruction: 0x81a9f040
    3604:			; <UNDEFINED> instruction: 0xc654f8df
    3608:	ldmdavs	sl, {r2, r3, r4, r5, r6, r7, sl, lr}
    360c:			; <UNDEFINED> instruction: 0xf8df2400
    3610:	movwcs	r1, #34384	; 0x8650
    3614:	ldrbtmi	r7, [r9], #-3152	; 0xfffff3b0
    3618:	ldcvc	0, cr9, [r0], {6}
    361c:	ldmdavs	r0, {r0, r2, ip, pc}^
    3620:	sbcne	pc, r4, #268435460	; 0x10000004
    3624:			; <UNDEFINED> instruction: 0xf8df9101
    3628:	andls	r1, r4, ip, lsr r6
    362c:			; <UNDEFINED> instruction: 0x0638f8df
    3630:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    3634:	ldrbtmi	lr, [r8], #-3074	; 0xfffff3fe
    3638:	rscscc	r9, ip, r0, lsl #8
    363c:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3640:			; <UNDEFINED> instruction: 0x3628f8df
    3644:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    3648:			; <UNDEFINED> instruction: 0xf0002a00
    364c:			; <UNDEFINED> instruction: 0xf8df820c
    3650:			; <UNDEFINED> instruction: 0xf04f9620
    3654:			; <UNDEFINED> instruction: 0xf8df0a00
    3658:	movwcs	r4, #34332	; 0x861c
    365c:			; <UNDEFINED> instruction: 0xf8df44f9
    3660:	ldrbtmi	ip, [ip], #-1560	; 0xfffff9e8
    3664:	mvnseq	pc, r9, lsl #2
    3668:	andls	r4, r2, #252, 8	; 0xfc000000
    366c:			; <UNDEFINED> instruction: 0xac00e9cd
    3670:	sbcne	pc, r5, #268435460	; 0x10000004
    3674:	strmi	r9, [r8], -sl, lsl #2
    3678:			; <UNDEFINED> instruction: 0xf7ff4621
    367c:	bls	23db1c <EXEC_NAME@@Base+0x21cb14>
    3680:	ldrbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    3684:	stmdals	sl, {r0, r5, r9, sl, lr}
    3688:	ldrbtmi	r9, [fp], #-514	; 0xfffffdfe
    368c:	andge	pc, r0, sp, asr #17
    3690:	sbcne	pc, r6, #268435460	; 0x10000004
    3694:	movwcs	r9, #33537	; 0x8301
    3698:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    369c:			; <UNDEFINED> instruction: 0xf8df9a09
    36a0:	strtmi	r3, [r1], -r0, ror #11
    36a4:	andge	pc, r0, sp, asr #17
    36a8:	sbcseq	pc, r8, r9, lsl #2
    36ac:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    36b0:	movwcs	r3, #33281	; 0x8201
    36b4:	andls	r2, r3, #-1879048192	; 0x90000000
    36b8:	sbccs	pc, r1, #268435460	; 0x10000004
    36bc:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    36c0:			; <UNDEFINED> instruction: 0xf0064658
    36c4:	ldrbmi	pc, [r8], -r1, lsr #16	; <UNPREDICTABLE>
    36c8:	blx	193f6f2 <EXEC_NAME@@Base+0x191e6ea>
    36cc:	ldrcc	pc, [r4, #2271]!	; 0x8df
    36d0:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    36d4:	svcvs	0x00912000
    36d8:	blx	ffbbf704 <EXEC_NAME@@Base+0xffb9e6fc>
    36dc:			; <UNDEFINED> instruction: 0xf0084658
    36e0:	strht	pc, [r9], -r3	; <UNPREDICTABLE>
    36e4:	bls	16cd338 <EXEC_NAME@@Base+0x16ac330>
    36e8:	ldmdavs	r3!, {r3, r4, r5, r9, sl, lr}
    36ec:			; <UNDEFINED> instruction: 0xf040429a
    36f0:	subslt	r8, sp, ip, asr r2
    36f4:	svchi	0x00f0e8bd
    36f8:			; <UNDEFINED> instruction: 0x07d9683b
    36fc:	cfldr32ge	mvfx15, [sl, #-508]	; 0xfffffe04
    3700:	movweq	pc, #16403	; 0x4013	; <UNPREDICTABLE>
    3704:			; <UNDEFINED> instruction: 0xf8d9d005
    3708:	bvs	fe6cf710 <EXEC_NAME@@Base+0xfe6ae708>
    370c:			; <UNDEFINED> instruction: 0xf47f2b00
    3710:			; <UNDEFINED> instruction: 0x4698ad11
    3714:	and	r2, pc, r0, lsl r7	; <UNPREDICTABLE>
    3718:	strbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    371c:	andeq	pc, r1, #66	; 0x42
    3720:			; <UNDEFINED> instruction: 0xf8c74628
    3724:	ldrbtmi	r2, [r9], #-148	; 0xffffff6c
    3728:			; <UNDEFINED> instruction: 0xffa4f004
    372c:			; <UNDEFINED> instruction: 0xf0002800
    3730:	strcs	r8, [fp, -sl, ror #1]
    3734:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3738:	ldrbmi	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    373c:	ldrbtmi	r4, [ip], #-1594	; 0xfffff9c6
    3740:	stmdavs	r1!, {r5, r6, r7, fp, sp, lr}^
    3744:	b	ff141748 <EXEC_NAME@@Base+0xff120740>
    3748:			; <UNDEFINED> instruction: 0xf8d36823
    374c:	smlabblt	r8, ip, r0, r0
    3750:	stmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3754:			; <UNDEFINED> instruction: 0xf7ff4640
    3758:			; <UNDEFINED> instruction: 0xf8dfeb28
    375c:			; <UNDEFINED> instruction: 0xf0004534
    3760:	ldrbtmi	pc, [ip], #-3657	; 0xfffff1b7	; <UNPREDICTABLE>
    3764:			; <UNDEFINED> instruction: 0xf0056820
    3768:	stmdavs	r0!, {r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    376c:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3770:			; <UNDEFINED> instruction: 0xf7ff6828
    3774:	stmiavs	r0!, {r1, r2, r3, r4, r8, fp, sp, lr, pc}
    3778:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    377c:			; <UNDEFINED> instruction: 0xf7ff68e0
    3780:			; <UNDEFINED> instruction: 0xe7b0e918
    3784:	blx	fe63f78e <EXEC_NAME@@Base+0xfe61e786>
    3788:	str	r2, [ip, fp, lsl #14]!
    378c:	ldrdeq	pc, [ip], r8
    3790:	stmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3794:			; <UNDEFINED> instruction: 0xf8c82300
    3798:	ldrcs	r3, [r4, -ip, lsl #1]
    379c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    37a0:	ldrcs	lr, [r4, -sl, asr #15]
    37a4:			; <UNDEFINED> instruction: 0x2713e7d9
    37a8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    37ac:			; <UNDEFINED> instruction: 0xf7ffe7c4
    37b0:			; <UNDEFINED> instruction: 0xf8c9e95a
    37b4:	ldrbt	r0, [r0], #140	; 0x8c
    37b8:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
    37bc:	strbmi	r2, [r2], -r3
    37c0:	bl	ffb417c4 <EXEC_NAME@@Base+0xffb207bc>
    37c4:			; <UNDEFINED> instruction: 0xf47f2800
    37c8:	ldmib	r8, {r0, r3, r4, r5, r6, r7, sl, fp, sp, pc}^
    37cc:	stmib	r7, {r1, r2, r8, r9, sp}^
    37d0:	ldrbt	r2, [r3], #810	; 0x32a
    37d4:	ldrtvc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    37d8:	bleq	ff03fc14 <EXEC_NAME@@Base+0xff01ec0c>
    37dc:	beq	123fc18 <EXEC_NAME@@Base+0x121ec10>
    37e0:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    37e4:			; <UNDEFINED> instruction: 0x465a447f
    37e8:	vst4.8	{d18-d21}, [pc], r3
    37ec:	ldrtmi	r4, [r9], -r1, ror #24
    37f0:	lfmpl	f7, 3, [r5], #768	; 0x300
    37f4:	andcc	pc, r0, sl, asr #17
    37f8:	andcc	pc, r0, r8, asr #17
    37fc:	andgt	pc, r4, sl, asr #17
    3800:	bl	ff341804 <EXEC_NAME@@Base+0xff3207fc>
    3804:			; <UNDEFINED> instruction: 0xf0002800
    3808:			; <UNDEFINED> instruction: 0xf04f8092
    380c:	and	r0, r3, sl, lsl #18
    3810:	stmdbeq	r1, {r0, r3, r4, r5, r7, r8, ip, sp, lr, pc}
    3814:	cfstrdge	mvd15, [r1], #252	; 0xfc
    3818:	ldrbmi	r2, [r0], -r0, lsl #2
    381c:	stmia	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3820:	cdp2	0, 10, cr15, cr4, cr0, {0}
    3824:	rscsle	r2, r3, r0, lsl #16
    3828:	ldrb	r4, [r6], #1665	; 0x681
    382c:	cmnle	sl, r0, lsl #16
    3830:	tstvc	r0, r1, asr #32	; <UNPREDICTABLE>
    3834:			; <UNDEFINED> instruction: 0xf43f2b00
    3838:	ldr	sl, [r1, #-3352]	; 0xfffff2e8
    383c:	ldrbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3840:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    3844:			; <UNDEFINED> instruction: 0xff16f004
    3848:			; <UNDEFINED> instruction: 0xf43f2800
    384c:			; <UNDEFINED> instruction: 0xf04fad9c
    3850:	ldrb	r0, [r1, -r0, lsl #16]!
    3854:	movteq	pc, #35	; 0x23	; <UNPREDICTABLE>
    3858:	ldrbmi	lr, [r8], -r2, lsr #10
    385c:			; <UNDEFINED> instruction: 0xf9f4f008
    3860:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3864:	ldrbtmi	r2, [fp], #-1813	; 0xfffff8eb
    3868:	ldrdcs	lr, [r0], -r3
    386c:			; <UNDEFINED> instruction: 0xf0096f91
    3870:	ldrbmi	pc, [r0], -r3, lsr #20	; <UNPREDICTABLE>
    3874:	ldc2	0, cr15, [lr, #28]!
    3878:	andcs	lr, r0, lr, asr r7
    387c:	strbcs	pc, [r5, r0, asr #12]!	; <UNPREDICTABLE>
    3880:	bl	fe1c1884 <EXEC_NAME@@Base+0xfe1a087c>
    3884:	vpadd.i8	d26, d2, d2
    3888:	stmdbls	r8, {r1, r2, r4, r5, r7, r9, ip}
    388c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3890:	ldmdavc	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    3894:	andcs	r9, r1, ip
    3898:	bl	fe1c189c <EXEC_NAME@@Base+0xfe1a0894>
    389c:			; <UNDEFINED> instruction: 0xf0402800
    38a0:	stmdals	ip, {r1, r2, r3, r4, r8, pc}
    38a4:	bl	1d418a8 <EXEC_NAME@@Base+0x1d208a0>
    38a8:	ldmibmi	sp!, {r3, r5, r7, sl, sp, lr, pc}^
    38ac:	orrvc	pc, r0, #1325400064	; 0x4f000000
    38b0:	ldrdmi	pc, [ip], -r8
    38b4:	eorscs	pc, r8, #268435460	; 0x10000004
    38b8:	ldrbtmi	r4, [r9], #-2298	; 0xfffff706
    38bc:	ldrtmi	r9, [r8], r1, lsl #2
    38c0:	ldrbtmi	r4, [r8], #-2553	; 0xfffff607
    38c4:	sbcscc	r9, r8, r0, lsl #14
    38c8:	ldrbtmi	r9, [r9], #-1026	; 0xfffffbfe
    38cc:			; <UNDEFINED> instruction: 0xf7fe2713
    38d0:			; <UNDEFINED> instruction: 0xe731effc
    38d4:	strmi	r2, [r1], -r1, lsl #6
    38d8:	ldrt	r6, [r8], #1683	; 0x693
    38dc:			; <UNDEFINED> instruction: 0xf04f4bf3
    38e0:	ldrbtmi	r0, [fp], #-3072	; 0xfffff400
    38e4:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
    38e8:	ldmvs	r9, {ip, sp, lr}
    38ec:			; <UNDEFINED> instruction: 0x2094f8d7
    38f0:	adceq	pc, r8, r3, asr #17
    38f4:	eoreq	pc, r1, r2
    38f8:	adcne	pc, ip, r3, asr #17
    38fc:	stmib	r3, {r5, fp, sp}^
    3900:			; <UNDEFINED> instruction: 0xf43fcc27
    3904:	blmi	ffaaf530 <EXEC_NAME@@Base+0xffa8e528>
    3908:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    390c:			; <UNDEFINED> instruction: 0xf8d2681a
    3910:	bfieq	r3, r4, #1, #25
    3914:			; <UNDEFINED> instruction: 0xf043d577
    3918:			; <UNDEFINED> instruction: 0xf8c20302
    391c:	blmi	ff94fb74 <EXEC_NAME@@Base+0xff92eb6c>
    3920:	movwls	r4, #38011	; 0x947b
    3924:	blcs	3ced8 <EXEC_NAME@@Base+0x1bed0>
    3928:	cfldrsge	mvf15, [sl], {127}	; 0x7f
    392c:			; <UNDEFINED> instruction: 0xf7ffe49b
    3930:	pkhtbmi	lr, r1, ip, asr #17
    3934:			; <UNDEFINED> instruction: 0xf47f2800
    3938:			; <UNDEFINED> instruction: 0xf7ffaf68
    393c:	strmi	lr, [r3], -r4, lsl #21
    3940:			; <UNDEFINED> instruction: 0xf0002800
    3944:	stfnep	f0, [r3], {52}	; 0x34
    3948:	svcge	0x005ff43f
    394c:	strbmi	r4, [r9], -sl, asr #12
    3950:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3954:			; <UNDEFINED> instruction: 0xf8dfe759
    3958:	ldrbtmi	ip, [ip], #864	; 0x360
    395c:	ldmdavs	fp, {r0, r2, r4, r6, r9, sl, sp, lr, pc}
    3960:			; <UNDEFINED> instruction: 0xf50d201e
    3964:			; <UNDEFINED> instruction: 0xf8d37896
    3968:			; <UNDEFINED> instruction: 0xf7ffa018
    396c:			; <UNDEFINED> instruction: 0xf8dfe894
    3970:	movtcs	ip, #844	; 0x34c
    3974:	andcs	r4, r1, #26214400	; 0x1900000
    3978:			; <UNDEFINED> instruction: 0xf8cd44fc
    397c:			; <UNDEFINED> instruction: 0xf1b0c000
    3980:	strbmi	r0, [r0], -r0, lsl #24
    3984:			; <UNDEFINED> instruction: 0xf44fbfd8
    3988:	ldrbmi	r5, [r4, #3200]	; 0xc80
    398c:	ldrbmi	fp, [r4], r8, lsr #30
    3990:	andgt	pc, r4, sp, asr #17
    3994:	bl	ec1998 <EXEC_NAME@@Base+0xea0990>
    3998:	strtmi	r4, [r8], -r1, asr #12
    399c:	stc2l	0, cr15, [lr, #16]!
    39a0:			; <UNDEFINED> instruction: 0xf43f2800
    39a4:	smmlsr	r2, r8, ip, sl
    39a8:	strcs	r4, [r0, -r5, asr #19]
    39ac:	orrcs	r4, r0, #12910592	; 0xc50000
    39b0:	tstls	r1, r9, ror r4
    39b4:	ldrbtmi	r4, [r8], #-2500	; 0xfffff63c
    39b8:	vabd.s8	d25, d1, d0
    39bc:	ldrbtmi	r1, [r9], #-621	; 0xfffffd93
    39c0:	strls	r3, [sl, -ip, ror #1]
    39c4:	svc	0x0080f7fe
    39c8:	bmi	ff03cfb8 <EXEC_NAME@@Base+0xff01bfb0>
    39cc:	andls	r4, r9, #2046820352	; 0x7a000000
    39d0:	ldmibmi	pc!, {r1, r4, r8, sl, sp, lr, pc}	; <UNPREDICTABLE>
    39d4:	sbcsvs	r2, r8, #268435456	; 0x10000000
    39d8:	addsvs	r4, sl, #40, 12	; 0x2800000
    39dc:			; <UNDEFINED> instruction: 0xf0044479
    39e0:	stmdacs	r0, {r0, r3, r6, r9, sl, fp, ip, sp, lr, pc}
    39e4:	svcge	0x0033f47f
    39e8:	movwcs	r4, #35258	; 0x89ba
    39ec:	vtst.8	d20, d17, d26
    39f0:	ldrbtmi	r2, [r9], #-596	; 0xfffffdac
    39f4:	smlabtvc	r0, sp, r9, lr
    39f8:	ldrbtmi	r4, [r8], #-2488	; 0xfffff648
    39fc:	ldrbtmi	r3, [r9], #-216	; 0xffffff28
    3a00:	svc	0x0062f7fe
    3a04:	ldmibmi	r6!, {r0, r1, r2, r3, r4, r5, r7, sl, sp, lr, pc}
    3a08:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    3a0c:	addscc	pc, r4, r2, asr #17
    3a10:	tstls	r9, r9, ror r4
    3a14:	cfldrsmi	mvf14, [r3], #972	; 0x3cc
    3a18:	movwls	r4, #13905	; 0x3651
    3a1c:	ldrbtmi	r2, [ip], #-776	; 0xfffffcf8
    3a20:	stmdals	ip, {r1, r9, ip, pc}
    3a24:	addpl	pc, lr, #1325400064	; 0x4f000000
    3a28:	andls	pc, r0, sp, asr #17
    3a2c:			; <UNDEFINED> instruction: 0xf7fe9401
    3a30:	ldrb	lr, [sp, #3916]	; 0xf4c
    3a34:	ldrdne	pc, [r0], #-138	; 0xffffff76	; <UNPREDICTABLE>
    3a38:			; <UNDEFINED> instruction: 0xf7ff4648
    3a3c:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}
    3a40:	adchi	pc, r4, r0, asr #32
    3a44:	ldrdcc	pc, [r0], #-138	; 0xffffff76	; <UNPREDICTABLE>
    3a48:			; <UNDEFINED> instruction: 0xf47f2b00
    3a4c:	blmi	fe9af0b4 <EXEC_NAME@@Base+0xfe98e0ac>
    3a50:			; <UNDEFINED> instruction: 0xf7ff58e0
    3a54:	blmi	fe97ddec <EXEC_NAME@@Base+0xfe95cde4>
    3a58:	tstcs	r1, r8, lsl r2
    3a5c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    3a60:	b	12c1a64 <EXEC_NAME@@Base+0x12a0a5c>
    3a64:	bmi	fe8bd098 <EXEC_NAME@@Base+0xfe89c090>
    3a68:	ldrb	r4, [r0, #1146]!	; 0x47a
    3a6c:	andcs	r4, r0, #2637824	; 0x284000
    3a70:	vst2.32	{d20-d21}, [pc :128], r1
    3a74:	ldrbtmi	r7, [r9], #-896	; 0xfffffc80
    3a78:	stmibmi	r0!, {r0, r8, ip, pc}
    3a7c:	andls	r4, r0, #120, 8	; 0x78000000
    3a80:	vhadd.s8	<illegal reg q9.5>, <illegal reg q8.5>, q8
    3a84:	ldrbtmi	r0, [r9], #-725	; 0xfffffd2b
    3a88:	svc	0x001ef7fe
    3a8c:	ldmibmi	ip, {r0, r1, r5, r6, sl, sp, lr, pc}
    3a90:	orrvc	pc, r0, #1325400064	; 0x4f000000
    3a94:	vtst.8	d20, d17, d11
    3a98:	ldrbtmi	r0, [r9], #-702	; 0xfffffd42
    3a9c:	ldmibmi	sl, {r0, r8, ip, pc}
    3aa0:			; <UNDEFINED> instruction: 0xf8cd4478
    3aa4:	rsccc	sl, r0, r8
    3aa8:	ldrbtmi	r9, [r9], #-1792	; 0xfffff900
    3aac:	svc	0x000cf7fe
    3ab0:			; <UNDEFINED> instruction: 0x4638e451
    3ab4:			; <UNDEFINED> instruction: 0xf7ff2100
    3ab8:	stmdacs	r0, {r1, r3, r7, r9, fp, sp, lr, pc}
    3abc:	cfstrdge	mvd15, [r8], {63}	; 0x3f
    3ac0:	ldrdcc	pc, [r0], -r8
    3ac4:			; <UNDEFINED> instruction: 0xf47f2b01
    3ac8:	bmi	fe42ebe8 <EXEC_NAME@@Base+0xfe40dbe0>
    3acc:	andcs	r2, r0, r5, lsl #2
    3ad0:			; <UNDEFINED> instruction: 0xf004447a
    3ad4:	stmdacs	r0, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    3ad8:	cfldrsge	mvf15, [sl], #-252	; 0xffffff04
    3adc:			; <UNDEFINED> instruction: 0xf8dfe43b
    3ae0:	vst1.8	{d26-d29}, [pc :256], r0
    3ae4:	bls	2208ec <EXEC_NAME@@Base+0x1ff8e4>
    3ae8:	ldrbtmi	r2, [sl], #1792	; 0x700
    3aec:			; <UNDEFINED> instruction: 0xf8df4989
    3af0:			; <UNDEFINED> instruction: 0xf10ac228
    3af4:	ldrbtmi	r0, [r9], #-2760	; 0xfffff538
    3af8:	ldrbtmi	r9, [ip], #514	; 0x202
    3afc:	andne	pc, lr, #268435460	; 0x10000004
    3b00:			; <UNDEFINED> instruction: 0xf8cd4650
    3b04:	strls	ip, [r0, -r4]
    3b08:			; <UNDEFINED> instruction: 0xf7fe4688
    3b0c:	blls	27f68c <EXEC_NAME@@Base+0x25e684>
    3b10:	blcs	5db84 <EXEC_NAME@@Base+0x3cb7c>
    3b14:	mcrge	4, 6, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    3b18:	movwcs	r4, #2688	; 0xa80
    3b1c:	strbmi	r4, [r1], -r0, lsl #31
    3b20:	movwls	r4, #1146	; 0x47a
    3b24:	andls	r4, r2, #2130706432	; 0x7f000000
    3b28:	orrcs	r4, r0, #80, 12	; 0x5000000
    3b2c:	andsne	pc, r0, #268435460	; 0x10000004
    3b30:			; <UNDEFINED> instruction: 0xf7fe9701
    3b34:	ldrt	lr, [r4], sl, asr #29
    3b38:	ldrb	r2, [sp, #1813]!	; 0x715
    3b3c:	teqeq	r4, r7, asr #19
    3b40:	andcs	r4, r0, #120, 18	; 0x1e0000
    3b44:	vst2.16	{d20-d21}, [pc :256], r8
    3b48:	ldrbtmi	r7, [r9], #-896	; 0xfffffc80
    3b4c:	ldmdbmi	r7!, {r0, r8, ip, pc}^
    3b50:	andls	r4, r0, #120, 8	; 0x78000000
    3b54:	vhadd.s8	<illegal reg q9.5>, <illegal reg q8.5>, q8
    3b58:	ldrbtmi	r0, [r9], #-731	; 0xfffffd25
    3b5c:	mrc	7, 5, APSR_nzcv, cr4, cr14, {7}
    3b60:	bllt	ffe81b64 <EXEC_NAME@@Base+0xffe60b5c>
    3b64:	movwcs	r4, #35186	; 0x8972
    3b68:	vtst.8	q10, <illegal reg q0.5>, q9
    3b6c:	ldrbtmi	r2, [r9], #-698	; 0xfffffd46
    3b70:	ldrdgt	pc, [r4, #143]	; 0x8f
    3b74:	ldrbtmi	r9, [r8], #-257	; 0xfffffeff
    3b78:	ldrbtmi	r4, [ip], #2416	; 0x970
    3b7c:	sbcscc	r9, r8, r0, lsl #14
    3b80:	andgt	pc, r8, sp, asr #17
    3b84:			; <UNDEFINED> instruction: 0xf7fe4479
    3b88:	strbt	lr, [fp], #3744	; 0xea0
    3b8c:	orrcs	r4, r0, #108, 18	; 0x1b0000
    3b90:	vadd.i8	q10, <illegal reg q0.5>, q14
    3b94:	ldrbtmi	r1, [r9], #-689	; 0xfffffd4f
    3b98:	smlabtls	r0, sp, r9, lr
    3b9c:	ldrbtmi	r4, [r8], #-2410	; 0xfffff696
    3ba0:	ldrbtmi	r3, [r9], #-252	; 0xffffff04
    3ba4:	mrc	7, 4, APSR_nzcv, cr0, cr14, {7}
    3ba8:			; <UNDEFINED> instruction: 0xf7fee4e9
    3bac:	bmi	19ff93c <EXEC_NAME@@Base+0x19de934>
    3bb0:			; <UNDEFINED> instruction: 0xf8cd4639
    3bb4:	ldrtmi	r8, [r8], -r0
    3bb8:			; <UNDEFINED> instruction: 0xf7ff447a
    3bbc:	andcs	lr, r1, r0, asr r9
    3bc0:	svc	0x0026f7fe
    3bc4:	andeq	sp, r1, r6, lsl #25
    3bc8:	andeq	r0, r0, r0, asr #5
    3bcc:	andeq	fp, r0, ip, lsr #5
    3bd0:	andeq	r0, r0, r4, ror #5
    3bd4:	muleq	r1, lr, r0
    3bd8:	strdeq	r0, [r0], -r7
    3bdc:	andeq	lr, r1, r0, lsl r0
    3be0:	andeq	fp, r0, r6, lsr #3
    3be4:	andeq	sp, r1, sl, lsr #31
    3be8:	andeq	fp, r0, sl, ror #2
    3bec:	andeq	sp, r1, r6, lsr pc
    3bf0:	ldrdeq	sp, [r1], -r4
    3bf4:	andeq	sp, r1, r4, lsl #29
    3bf8:	andeq	sp, r1, r6, lsl #28
    3bfc:	ldrdeq	sp, [r1], -ip
    3c00:			; <UNDEFINED> instruction: 0x0001ddbe
    3c04:	andeq	sp, r1, lr, lsr #27
    3c08:	andeq	sp, r1, r8, ror #26
    3c0c:	andeq	sl, r0, r0, lsr #29
    3c10:	andeq	sp, r1, r6, asr #26
    3c14:	andeq	sp, r1, ip, lsr #26
    3c18:	andeq	sp, r1, r0, rrx
    3c1c:	andeq	sp, r1, r8, lsl #26
    3c20:	muleq	r1, r2, fp
    3c24:	strdeq	fp, [r0], -sl
    3c28:	andeq	sp, r1, ip, ror ip
    3c2c:	andeq	ip, r0, r8, lsl sl
    3c30:	muleq	r0, ip, r0
    3c34:	strdeq	sp, [r1], -r2
    3c38:	andeq	sp, r1, r4, lsl ip
    3c3c:	ldrdeq	sp, [r1], -lr
    3c40:			; <UNDEFINED> instruction: 0x0001dbbe
    3c44:	andeq	sl, r0, r6, ror #16
    3c48:	andeq	sl, r0, r4, asr #14
    3c4c:	andeq	sl, r0, r2, asr r8
    3c50:	andeq	sl, r0, r0, ror #16
    3c54:	andeq	fp, r0, lr, lsr #4
    3c58:	andeq	sp, r1, r4, asr fp
    3c5c:	andeq	sl, r0, r0, lsl sp
    3c60:	andeq	fp, r0, lr, lsl #4
    3c64:	andeq	sl, r0, r4, asr #15
    3c68:			; <UNDEFINED> instruction: 0x0000a6b2
    3c6c:	andeq	sp, r1, r4, lsl #22
    3c70:	andeq	sl, r0, ip, lsl #13
    3c74:	muleq	r0, r2, r7
    3c78:	andeq	fp, r0, r8, ror #3
    3c7c:	ldrdeq	fp, [r0], -lr
    3c80:	ldrdeq	fp, [r0], -r0
    3c84:	andeq	sp, r1, r8, ror sl
    3c88:	andeq	sl, r0, r6, lsr lr
    3c8c:	andeq	sp, r1, sl, lsl #20
    3c90:	andeq	sp, r1, r6, ror #19
    3c94:	andeq	sl, r0, r0, asr fp
    3c98:	andeq	sl, r0, r2, lsl #26
    3c9c:	andeq	sp, r1, r2, ror #17
    3ca0:	ldrdeq	sl, [r0], -r2
    3ca4:	andeq	sl, r0, r6, lsr #8
    3ca8:	andeq	sl, r0, sl, lsr #10
    3cac:	andeq	sp, r1, r6, ror #16
    3cb0:	andeq	sp, r1, r0, asr #16
    3cb4:	muleq	r0, ip, r9
    3cb8:			; <UNDEFINED> instruction: 0x0000a9b2
    3cbc:	ldrdeq	sl, [r0], -r0
    3cc0:	andeq	sl, r0, r4, asr #23
    3cc4:	andeq	sl, r0, r2, lsr r3
    3cc8:	andeq	sl, r0, r6, lsr r4
    3ccc:	andeq	sl, r0, r0, lsr #17
    3cd0:	andeq	sl, r0, r4, lsr fp
    3cd4:	andeq	sl, r0, r2, lsr #22
    3cd8:	andeq	sl, r0, lr, ror #5
    3cdc:	strdeq	sl, [r0], -r6
    3ce0:	ldrdeq	sl, [r0], -r8
    3ce4:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    3ce8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3cec:	andeq	sp, r1, r8, lsr #11
    3cf0:	muleq	r0, r4, r4
    3cf4:	andeq	sl, r0, r6, asr #20
    3cf8:	andeq	sl, r0, ip, ror #4
    3cfc:	andeq	sl, r0, lr, ror #6
    3d00:	andeq	sl, r0, sl, lsl #20
    3d04:	andeq	sl, r0, r8, asr #4
    3d08:	andeq	sl, r0, sl, asr #6
    3d0c:	andeq	sl, r0, r0, lsr sl
    3d10:	strdeq	sl, [r0], -lr
    3d14:	strdeq	sl, [r0], -lr
    3d18:	andeq	sl, r0, lr, asr r8
    3d1c:	andeq	sl, r0, r0, asr r8
    3d20:	andeq	sl, r0, r4, ror #18
    3d24:	andeq	sl, r0, lr, lsl #19
    3d28:	muleq	r0, r8, r1
    3d2c:	muleq	r0, sl, r2
    3d30:	andeq	sl, r0, sl, lsl r9
    3d34:	andeq	sl, r0, r2, ror r1
    3d38:	andeq	sl, r0, r6, lsr #20
    3d3c:	andeq	sl, r0, r0, ror r2
    3d40:	andeq	sl, r0, r6, lsr ip
    3d44:	andeq	sl, r0, sl, asr #2
    3d48:	andeq	sl, r0, r2, asr r2
    3d4c:	andeq	sl, r0, ip, lsl #15
    3d50:	bleq	3fe94 <EXEC_NAME@@Base+0x1ee8c>
    3d54:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    3d58:	strbtmi	fp, [sl], -r2, lsl #24
    3d5c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3d60:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    3d64:	ldrmi	sl, [sl], #776	; 0x308
    3d68:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    3d6c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    3d70:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    3d74:			; <UNDEFINED> instruction: 0xf85a4b06
    3d78:	stmdami	r6, {r0, r1, ip, sp}
    3d7c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3d80:	svc	0x0070f7fe
    3d84:	ldmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d88:	andeq	ip, r1, ip, ror #30
    3d8c:	andeq	r0, r0, r4, lsr #5
    3d90:	andeq	r0, r0, r0, ror #5
    3d94:	strdeq	r0, [r0], -r8
    3d98:	ldr	r3, [pc, #20]	; 3db4 <ntfs_check_empty_dir@plt+0xd6c>
    3d9c:	ldr	r2, [pc, #20]	; 3db8 <ntfs_check_empty_dir@plt+0xd70>
    3da0:	add	r3, pc, r3
    3da4:	ldr	r2, [r3, r2]
    3da8:	cmp	r2, #0
    3dac:	bxeq	lr
    3db0:	b	2c94 <__gmon_start__@plt>
    3db4:	andeq	ip, r1, ip, asr #30
    3db8:	ldrdeq	r0, [r0], -ip
    3dbc:	blmi	1d5ddc <EXEC_NAME@@Base+0x1b4dd4>
    3dc0:	bmi	1d4fa8 <EXEC_NAME@@Base+0x1b3fa0>
    3dc4:	addmi	r4, r3, #2063597568	; 0x7b000000
    3dc8:	andle	r4, r3, sl, ror r4
    3dcc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3dd0:	ldrmi	fp, [r8, -r3, lsl #2]
    3dd4:	svclt	0x00004770
    3dd8:	andeq	sp, r1, r4, lsl #7
    3ddc:	andeq	sp, r1, r0, lsl #7
    3de0:	andeq	ip, r1, r8, lsr #30
    3de4:			; <UNDEFINED> instruction: 0x000002b4
    3de8:	blmi	255e10 <EXEC_NAME@@Base+0x234e08>
    3dec:	bmi	254fd4 <EXEC_NAME@@Base+0x233fcc>
    3df0:	bne	654fe4 <EXEC_NAME@@Base+0x633fdc>
    3df4:	addne	r4, r9, sl, ror r4
    3df8:	bicsvc	lr, r1, r1, lsl #22
    3dfc:	andle	r1, r3, r9, asr #32
    3e00:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3e04:	ldrmi	fp, [r8, -r3, lsl #2]
    3e08:	svclt	0x00004770
    3e0c:	andeq	sp, r1, r8, asr r3
    3e10:	andeq	sp, r1, r4, asr r3
    3e14:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    3e18:	andeq	r0, r0, r4, lsl #6
    3e1c:	blmi	2b1244 <EXEC_NAME@@Base+0x29023c>
    3e20:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    3e24:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3e28:	blmi	2723dc <EXEC_NAME@@Base+0x2513d4>
    3e2c:	ldrdlt	r5, [r3, -r3]!
    3e30:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    3e34:			; <UNDEFINED> instruction: 0xf7fe6818
    3e38:			; <UNDEFINED> instruction: 0xf7ffed60
    3e3c:	blmi	1c3d40 <EXEC_NAME@@Base+0x1a2d38>
    3e40:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3e44:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3e48:	andeq	sp, r1, r2, lsr #6
    3e4c:	andeq	ip, r1, ip, asr #29
    3e50:			; <UNDEFINED> instruction: 0x000002b0
    3e54:	andeq	sp, r1, lr, asr #3
    3e58:	andeq	sp, r1, r2, lsl #6
    3e5c:	svclt	0x0000e7c4
    3e60:	ldrbtlt	r4, [r0], #2836	; 0xb14
    3e64:	stmibvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    3e68:			; <UNDEFINED> instruction: 0xf040681a
    3e6c:	orrvs	r0, fp, r0, asr #6
    3e70:	ldrdlt	r6, [ip, #212]	; 0xd4
    3e74:			; <UNDEFINED> instruction: 0xf8966816
    3e78:	ldmib	r6, {r2, r5, sp}^
    3e7c:			; <UNDEFINED> instruction: 0xf1a26718
    3e80:	blx	186f08 <EXEC_NAME@@Base+0x165f00>
    3e84:	blx	1c2ebc <EXEC_NAME@@Base+0x1a1eb4>
    3e88:	blx	200e98 <EXEC_NAME@@Base+0x1dfe90>
    3e8c:			; <UNDEFINED> instruction: 0xf1c2f502
    3e90:	blx	985b18 <EXEC_NAME@@Base+0x964b10>
    3e94:	b	1181ab8 <EXEC_NAME@@Base+0x1160ab0>
    3e98:	teqmi	sp, #12, 10	; 0x3000000
    3e9c:			; <UNDEFINED> instruction: 0xf1752c00
    3ea0:	svclt	0x00a80201
    3ea4:	msreq	SPSR_, #64	; 0x40
    3ea8:	movwvs	pc, #1091	; 0x443	; <UNPREDICTABLE>
    3eac:	ldflte	f6, [r0], #556	; 0x22c
    3eb0:	svclt	0x00004770
    3eb4:	andeq	sp, r1, r4, ror #5
    3eb8:	strdlt	fp, [fp], r0
    3ebc:			; <UNDEFINED> instruction: 0x26094c13
    3ec0:	ldrbtmi	r4, [ip], #-3347	; 0xfffff2ed
    3ec4:	stmdavs	r7!, {r0, r2, r3, r4, r5, r6, sl, lr}
    3ec8:			; <UNDEFINED> instruction: 0xff10f008
    3ecc:	stmdavs	r1!, {r0, r4, r8, r9, fp, lr}
    3ed0:	stmiapl	sl!, {sl, sp}^
    3ed4:	blmi	429ae4 <EXEC_NAME@@Base+0x408adc>
    3ed8:	tstls	r7, r5, lsl r8
    3edc:	stmdbmi	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    3ee0:	ldrbtmi	r4, [r9], #-2575	; 0xfffff5f1
    3ee4:	stmdbmi	pc, {r0, r8, ip, pc}	; <UNPREDICTABLE>
    3ee8:	movwls	r4, #17530	; 0x447a
    3eec:	andls	r2, r3, #8, 6	; 0x20000000
    3ef0:	strls	r4, [r8, #-1145]	; 0xfffffb87
    3ef4:	rscseq	pc, r1, #268435460	; 0x10000004
    3ef8:	strls	r9, [r0], #-1542	; 0xfffff9fa
    3efc:	stmdami	sl, {r0, r2, ip, pc}
    3f00:			; <UNDEFINED> instruction: 0xf7fe4478
    3f04:	andlt	lr, fp, r2, ror #25
    3f08:	svclt	0x0000bdf0
    3f0c:	andeq	sp, r1, r2, asr #2
    3f10:	andeq	ip, r1, ip, lsr #28
    3f14:	andeq	r0, r0, r0, lsr #5
    3f18:	andeq	r9, r0, r8, lsr #30
    3f1c:	andeq	r9, r0, r2, asr #30
    3f20:	andeq	r9, r0, ip, lsr #30
    3f24:	andeq	r9, r0, r4, lsl #30
    3f28:	andeq	r9, r0, r8, ror #27
    3f2c:	mvnsmi	lr, sp, lsr #18
    3f30:	svclt	0x00142801
    3f34:	andcs	r4, r5, #2097152	; 0x200000
    3f38:	movwcs	r4, #3097	; 0xc19
    3f3c:	ldrbtmi	r4, [ip], #-1549	; 0xfffff9f3
    3f40:	stmdavs	r0, {r5, fp, sp, lr}
    3f44:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f48:	strtmi	fp, [r9], -r0, lsr #6
    3f4c:			; <UNDEFINED> instruction: 0xf7fe4680
    3f50:			; <UNDEFINED> instruction: 0xf020ee40
    3f54:	addlt	r0, pc, #1048576	; 0x100000
    3f58:	movweq	lr, #31318	; 0x7a56
    3f5c:	strmi	r4, [sp], -r4, lsl #12
    3f60:			; <UNDEFINED> instruction: 0x4640d011
    3f64:			; <UNDEFINED> instruction: 0xf7fe4025
    3f68:	andcc	lr, r0, r4, asr #30
    3f6c:	andcs	fp, r1, r8, lsl pc
    3f70:	svccc	0x00fff1b5
    3f74:			; <UNDEFINED> instruction: 0x4605bf14
    3f78:	streq	pc, [r1, #-64]	; 0xffffffc0
    3f7c:			; <UNDEFINED> instruction: 0x4620b955
    3f80:	pop	{r0, r3, r4, r5, r9, sl, lr}
    3f84:			; <UNDEFINED> instruction: 0xf7fe81f0
    3f88:	movwcs	lr, #11994	; 0x2eda
    3f8c:	strbmi	r6, [r0], -r3
    3f90:	svc	0x002ef7fe
    3f94:	rscscc	pc, pc, pc, asr #32
    3f98:	pop	{r0, r9, sl, lr}
    3f9c:	svclt	0x000081f0
    3fa0:	andeq	sp, r1, sl, lsl #4
    3fa4:	cfldr32mi	mvfx11, [r5, #-992]	; 0xfffffc20
    3fa8:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    3fac:	ldreq	pc, [r4], r3, lsl #2
    3fb0:			; <UNDEFINED> instruction: 0x409cf8d3
    3fb4:	subvs	r6, ip, pc, lsl r8
    3fb8:	ldrdmi	pc, [r0], r3	; <UNPREDICTABLE>
    3fbc:	stmib	r1, {r0, r1, r2, r3, sp, lr}^
    3fc0:	orrlt	r4, r8, r2, lsl #12
    3fc4:			; <UNDEFINED> instruction: 0xf007460c
    3fc8:	stmdavs	fp!, {r0, r1, r2, r4, r8, fp, ip, sp, lr, pc}
    3fcc:			; <UNDEFINED> instruction: 0x7600e9d0
    3fd0:	andne	lr, r2, #208, 18	; 0x340000
    3fd4:			; <UNDEFINED> instruction: 0x009cf8d3
    3fd8:	strvc	lr, [r4], -r4, asr #19
    3fdc:	stmib	r4, {ip, sp}^
    3fe0:	svclt	0x00181206
    3fe4:	ldcllt	0, cr2, [r8, #4]!
    3fe8:	andeq	lr, r4, r1, asr #19
    3fec:	andeq	lr, r6, r1, asr #19
    3ff0:			; <UNDEFINED> instruction: 0x009cf8d3
    3ff4:	svclt	0x00183000
    3ff8:	ldcllt	0, cr2, [r8, #4]!
    3ffc:	andeq	sp, r1, r0, lsr #3
    4000:			; <UNDEFINED> instruction: 0x4615b570
    4004:			; <UNDEFINED> instruction: 0xf7fe4606
    4008:	blmi	3ffa78 <EXEC_NAME@@Base+0x3dea70>
    400c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    4010:			; <UNDEFINED> instruction: 0xf8d3681b
    4014:	strmi	r1, [r4], -ip, lsl #1
    4018:	eorvs	r4, r2, r0, lsr r6
    401c:	svc	0x0092f7fe
    4020:	tstlt	r8, r8, lsr #32
    4024:	ldcllt	0, cr2, [r0, #-0]
    4028:	ldmdacs	pc, {r5, fp, sp, lr}^	; <UNPREDICTABLE>
    402c:	submi	fp, r0, #24, 30	; 0x60
    4030:	stmdami	r6, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    4034:	andcc	r4, r8, r8, ror r4
    4038:	ldc	7, cr15, [r4, #-1016]	; 0xfffffc08
    403c:	stmdacs	r0, {r3, r5, sp, lr}
    4040:	stmdavs	r0!, {r4, r5, r6, r7, r8, ip, lr, pc}
    4044:	lfmlt	f4, 2, [r0, #-256]!	; 0xffffff00
    4048:	andeq	sp, r1, sl, lsr r1
    404c:			; <UNDEFINED> instruction: 0x00009cb4
    4050:	mvnsmi	lr, sp, lsr #18
    4054:	ldrmi	r4, [r4], -r5, lsl #12
    4058:	mrc	7, 3, APSR_nzcv, cr0, cr14, {7}
    405c:			; <UNDEFINED> instruction: 0x26004b19
    4060:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4064:	ldrdne	pc, [ip], r3
    4068:	strtmi	r4, [r8], -r7, lsl #12
    406c:			; <UNDEFINED> instruction: 0xf7fe603e
    4070:	strmi	lr, [r0], sl, ror #30
    4074:			; <UNDEFINED> instruction: 0xf7feb1d8
    4078:	stmib	r4, {r1, r2, r5, r9, sl, fp, sp, lr, pc}^
    407c:	blvs	ac58b4 <EXEC_NAME@@Base+0xaa48ac>
    4080:	rscsne	pc, pc, #64, 4
    4084:	strbmi	r6, [r0], -r9, ror #22
    4088:			; <UNDEFINED> instruction: 0xf04f189b
    408c:	bl	1084894 <EXEC_NAME@@Base+0x106388c>
    4090:	vst4.8	{d16,d18,d20,d22}, [pc], r1
    4094:	beq	16d491c <EXEC_NAME@@Base+0x16b3914>
    4098:	b	10dc528 <EXEC_NAME@@Base+0x10bb520>
    409c:	subne	r5, r9, #67108867	; 0x4000003
    40a0:	tstcc	r0, r4, asr #19
    40a4:	stc	7, cr15, [r4], {254}	; 0xfe
    40a8:	ldmfd	sp!, {sp}
    40ac:	ldmdavs	r8!, {r4, r5, r6, r7, r8, pc}
    40b0:	svclt	0x0018285f
    40b4:	mvnsle	r4, r0, asr #4
    40b8:	movwcs	r2, #537	; 0x219
    40bc:	movwcs	lr, #51652	; 0xc9c4
    40c0:	svclt	0x0000e7dd
    40c4:	andeq	sp, r1, r8, ror #1
    40c8:	stmdbmi	r3, {r1, r6, r8, r9, fp, lr}^
    40cc:	ldrbtmi	r4, [fp], #-2627	; 0xfffff5bd
    40d0:	svcmi	0x00f0e92d
    40d4:	ldmdapl	lr, {r1, r3, r4, r5, r6, sl, lr}^
    40d8:	ldmdavs	r2, {r0, r1, r3, r4, r7, ip, sp, pc}
    40dc:			; <UNDEFINED> instruction: 0xf8d26833
    40e0:	tstls	r9, #0
    40e4:	svceq	0x0000f1bc
    40e8:	ldmib	ip, {r0, r2, r3, r5, r6, ip, lr, pc}^
    40ec:			; <UNDEFINED> instruction: 0x4607ab32
    40f0:			; <UNDEFINED> instruction: 0x1018f8dc
    40f4:	svceq	0x0000f1ba
    40f8:	mla	r4, ip, r8, pc	; <UNPREDICTABLE>
    40fc:	movweq	pc, #379	; 0x17b	; <UNPREDICTABLE>
    4100:	ldmdbhi	r8, {r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    4104:	smlabtne	r0, sp, r9, lr
    4108:	mlane	r5, ip, r8, pc	; <UNPREDICTABLE>
    410c:			; <UNDEFINED> instruction: 0xf04fbfbc
    4110:			; <UNDEFINED> instruction: 0xf04f0a00
    4114:	stmib	sp, {r8, r9, fp}^
    4118:	bl	fefa6528 <EXEC_NAME@@Base+0xfef85520>
    411c:	stmib	sp, {r0}^
    4120:	stmib	sp, {r2, r8, r9, fp, sp, pc}^
    4124:	ldrtle	sl, [sl], #-2822	; 0xfffff4fa
    4128:	abseqdp	f7, f0
    412c:	vpmax.u8	d15, d0, d11
    4130:	smlawteq	r0, r0, r1, pc	; <UNPREDICTABLE>
    4134:	vseleq.f32	s30, s28, s20
    4138:	movweq	lr, #59971	; 0xea43
    413c:			; <UNDEFINED> instruction: 0xf101fa2a
    4140:	blx	294d74 <EXEC_NAME@@Base+0x273d6c>
    4144:			; <UNDEFINED> instruction: 0xf8dcf000
    4148:	ldmib	ip, {r7, sp}^
    414c:	ldmib	r2, {r2, r4, r5, fp, sp, lr, pc}^
    4150:	b	13f4978 <EXEC_NAME@@Base+0x13d3970>
    4154:	sbcseq	r0, r2, ip, asr #3
    4158:	b	108a184 <EXEC_NAME@@Base+0x106917c>
    415c:	tstls	r8, ip, asr r2
    4160:	andeq	lr, r2, #68608	; 0x10c00
    4164:	streq	lr, [lr], #-2832	; 0xfffff4f0
    4168:	streq	lr, [r8, #-2883]	; 0xfffff4bd
    416c:			; <UNDEFINED> instruction: 0xf1752c00
    4170:	ldrtmi	r0, [r8], -r0, lsl #6
    4174:			; <UNDEFINED> instruction: 0xf04f4669
    4178:	svclt	0x00bc03ff
    417c:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    4180:	stmib	sp, {r0, r3, r9, ip, pc}^
    4184:	stmib	sp, {r2, r3, r8, sl, lr}^
    4188:	tstls	r1, #41943040	; 0x2800000
    418c:			; <UNDEFINED> instruction: 0xff16f006
    4190:	ldmdavs	r3!, {r0, r3, r4, r9, fp, ip, pc}
    4194:			; <UNDEFINED> instruction: 0xd11a429a
    4198:	pop	{r0, r1, r3, r4, ip, sp, pc}
    419c:	bl	fe868164 <EXEC_NAME@@Base+0xfe84715c>
    41a0:			; <UNDEFINED> instruction: 0xf1c1010e
    41a4:			; <UNDEFINED> instruction: 0xf1b10e20
    41a8:	blx	2c6230 <EXEC_NAME@@Base+0x2a5228>
    41ac:	blx	ac39ec <EXEC_NAME@@Base+0xaa29e4>
    41b0:	b	10401bc <EXEC_NAME@@Base+0x101f1b4>
    41b4:	svclt	0x005c000e
    41b8:			; <UNDEFINED> instruction: 0xf808fa4b
    41bc:	andeq	lr, r8, r0, asr #20
    41c0:	vpmax.u8	<illegal reg q7.5>, <illegal reg q0.5>, <illegal reg q5.5>
    41c4:			; <UNDEFINED> instruction: 0x2113e7bf
    41c8:	stc2l	0, cr15, [lr, #20]!
    41cc:			; <UNDEFINED> instruction: 0xf7fee7e0
    41d0:	svclt	0x0000ec50
    41d4:	andeq	ip, r1, r2, lsr #24
    41d8:	andeq	r0, r0, r0, asr #5
    41dc:	andeq	sp, r1, r4, ror r0
    41e0:	svcmi	0x00f0e92d
    41e4:	vldmdbmi	r9!, {d18}
    41e8:	cdpmi	0, 7, cr11, cr9, cr5, {5}
    41ec:	streq	pc, [r0], #-79	; 0xffffffb1
    41f0:			; <UNDEFINED> instruction: 0xf8dd447d
    41f4:			; <UNDEFINED> instruction: 0xf8dd90c0
    41f8:	stmibpl	sp!, {r2, r6, r7, sp, pc}
    41fc:	stmdavs	lr!, {r0, r1, r2, sl, ip, pc}
    4200:	andsle	r9, r7, r3, lsr #12
    4204:	strtmi	r4, [r3], -r0, lsl #13
    4208:	ldrmi	r4, [r1], -r8, lsl #12
    420c:			; <UNDEFINED> instruction: 0xf7feaa07
    4210:	adcmi	lr, r0, #1152	; 0x480
    4214:	sbchi	pc, r1, r0, asr #5
    4218:	movweq	pc, #4137	; 0x1029	; <UNPREDICTABLE>
    421c:	blx	7e8e34 <EXEC_NAME@@Base+0x7c7e2c>
    4220:	movwls	pc, #21386	; 0x538a	; <UNPREDICTABLE>
    4224:	blge	13e9a0 <EXEC_NAME@@Base+0x11d998>
    4228:	movweq	lr, #47706	; 0xba5a
    422c:	stmdals	r7, {r0, r1, r3, r8, ip, lr, pc}
    4230:	bl	fefc2230 <EXEC_NAME@@Base+0xfefa1228>
    4234:	strtmi	r9, [r0], -r3, lsr #20
    4238:	addsmi	r6, sl, #2818048	; 0x2b0000
    423c:	sbchi	pc, r4, r0, asr #32
    4240:	pop	{r0, r2, r5, ip, sp, pc}
    4244:	mcrge	15, 0, r8, cr8, cr0, {7}
    4248:	strtmi	r2, [r1], -r0, ror #4
    424c:			; <UNDEFINED> instruction: 0x463046da
    4250:	ldc	7, cr15, [r2, #1016]	; 0x3f8
    4254:	bls	16af24 <EXEC_NAME@@Base+0x149f1c>
    4258:			; <UNDEFINED> instruction: 0xf8cd3b01
    425c:	eorls	r9, r1, #128	; 0x80
    4260:	stmdale	r4, {r0, r1, r3, r8, r9, fp, sp}^
    4264:			; <UNDEFINED> instruction: 0xf003e8df
    4268:	subcc	r2, r3, r8, lsr #24
    426c:	movtmi	r3, #15171	; 0x3b43
    4270:	strbeq	r3, [r3], -r3, asr #30
    4274:	movtmi	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    4278:			; <UNDEFINED> instruction: 0xf8d8930c
    427c:	ldmib	r8, {r2, lr}^
    4280:	blls	1f3298 <EXEC_NAME@@Base+0x1d2290>
    4284:	andvc	lr, r1, #212, 18	; 0x350000
    4288:	bl	6e9a90 <EXEC_NAME@@Base+0x6c8a88>
    428c:			; <UNDEFINED> instruction: 0xf1020b02
    4290:			; <UNDEFINED> instruction: 0xf14c010c
    4294:	strtmi	r0, [r1], #-3072	; 0xfffff400
    4298:			; <UNDEFINED> instruction: 0xbc02e9cd
    429c:			; <UNDEFINED> instruction: 0xf8d81aba
    42a0:			; <UNDEFINED> instruction: 0xf0050018
    42a4:	msrlt	SPSR_f, #5824	; 0x16c0
    42a8:	andcc	lr, r1, #212, 18	; 0x350000
    42ac:	addsmi	r4, r8, #16, 8	; 0x10000000
    42b0:	adcvs	sp, r0, r9, lsr #16
    42b4:	ldr	r2, [sl, r0, lsl #8]!
    42b8:	orrpl	pc, r0, #1325400064	; 0x4f000000
    42bc:	ldrb	r9, [ip, ip, lsl #6]
    42c0:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    42c4:	ldrb	r9, [r8, ip, lsl #6]
    42c8:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
    42cc:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}
    42d0:	vrsra.u64	q10, <illegal reg q5.5>, #61
    42d4:	vst2.8	{d16-d19}, [r3], r8
    42d8:	movwls	r4, #50048	; 0xc380
    42dc:	vst1.64	{d30}, [pc]!
    42e0:	movwls	r4, #50112	; 0xc3c0
    42e4:	vabd.s8	q15, q13, <illegal reg q4.5>
    42e8:	movwls	r1, #50175	; 0xc3ff
    42ec:	blmi	ebe208 <EXEC_NAME@@Base+0xe9d200>
    42f0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    42f4:	bicsmi	r6, fp, #14352384	; 0xdb0000
    42f8:	movweq	pc, #33731	; 0x83c3	; <UNPREDICTABLE>
    42fc:	movwmi	pc, #1091	; 0x443	; <UNPREDICTABLE>
    4300:	ldr	r9, [sl, ip, lsl #6]!
    4304:			; <UNDEFINED> instruction: 0xf1036863
    4308:			; <UNDEFINED> instruction: 0xf7fe000c
    430c:	strmi	lr, [r7], -sl, asr #22
    4310:	stmdavs	r3!, {r3, r8, r9, ip, sp, pc}^
    4314:			; <UNDEFINED> instruction: 0xf1002200
    4318:	addvs	r0, r2, ip, lsl #2
    431c:	stmiavs	r0!, {r1, sp, lr}
    4320:	rsbsvs	r4, fp, sl, lsl r6
    4324:	ldmib	r8, {r0, r1, r2, r5, sp, lr}^
    4328:			; <UNDEFINED> instruction: 0xf8c83404
    432c:	bl	4e0344 <EXEC_NAME@@Base+0x4bf33c>
    4330:	strls	r0, [r0], -r0, lsl #22
    4334:	stfeqd	f7, [r0], {68}	; 0x44
    4338:	stmib	r8, {r0, r1, r2, r8, r9, fp, ip, pc}^
    433c:	stmib	sp, {r2, sl, fp, ip, sp, pc}^
    4340:			; <UNDEFINED> instruction: 0xf8d8bc02
    4344:			; <UNDEFINED> instruction: 0xf0050018
    4348:	strmi	pc, [r6], -r9, lsl #26
    434c:	ldmvs	r8!, {r4, r6, r8, ip, sp, pc}
    4350:	ldrtmi	r4, [r0], #-1596	; 0xfffff9c4
    4354:			; <UNDEFINED> instruction: 0xf7fee7ad
    4358:			; <UNDEFINED> instruction: 0xf04fecf2
    435c:	movwcs	r3, #50431	; 0xc4ff
    4360:	strb	r6, [r4, -r3]!
    4364:	stcl	7, cr15, [sl], #1016	; 0x3f8
    4368:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    436c:			; <UNDEFINED> instruction: 0xf04f4f1c
    4370:	ldmdbmi	ip, {r0, r2, r9, sl, fp}
    4374:	ldrbtmi	r4, [pc], #-1276	; 437c <ntfs_check_empty_dir@plt+0x1334>
    4378:	vcgt.s8	d18, d16, d0
    437c:	ldrbtmi	r4, [r9], #-683	; 0xfffffd55
    4380:	ldrbtcc	pc, [pc], #79	; 4388 <ntfs_check_empty_dir@plt+0x1340>	; <UNPREDICTABLE>
    4384:	and	pc, r0, r0, asr #17
    4388:	eoreq	pc, r4, ip, lsl #2
    438c:	bls	beac8 <EXEC_NAME@@Base+0x9dac0>
    4390:	strvs	lr, [r0, -sp, asr #19]
    4394:	b	fe642394 <EXEC_NAME@@Base+0xfe62138c>
    4398:	ldmdbmi	r3, {r0, r3, r6, r8, r9, sl, sp, lr, pc}
    439c:	vshll.u8	<illegal reg q7.5>, d15, #2
    43a0:	vtst.8	d20, d0, d2
    43a4:	ldrbtmi	r4, [r9], #-594	; 0xfffffdae
    43a8:	ldmdbmi	r1, {r0, r8, ip, pc}
    43ac:	movwls	r4, #13432	; 0x3478
    43b0:	strls	r3, [r0], #-36	; 0xffffffdc
    43b4:	orrvc	pc, r0, #1325400064	; 0x4f000000
    43b8:	andls	pc, r8, sp, asr #17
    43bc:			; <UNDEFINED> instruction: 0xf04f4479
    43c0:			; <UNDEFINED> instruction: 0xf7fe34ff
    43c4:	ldr	lr, [r5, -r2, lsl #21]!
    43c8:	bl	14c23c8 <EXEC_NAME@@Base+0x14a13c0>
    43cc:	andeq	ip, r1, r0, lsl #22
    43d0:	andeq	r0, r0, r0, asr #5
    43d4:	andeq	ip, r1, lr, ror lr
    43d8:	andeq	ip, r1, r8, asr lr
    43dc:	andeq	r9, r0, r4, ror r9
    43e0:	andeq	r9, r0, r2, lsl #26
    43e4:	andeq	r9, r0, r6, ror sl
    43e8:	andeq	r9, r0, sl, lsr #25
    43ec:	andeq	r9, r0, ip, lsr r9
    43f0:	andeq	r9, r0, r8, lsr sl
    43f4:	blmi	1416d38 <EXEC_NAME@@Base+0x13f5d30>
    43f8:	push	{r1, r3, r4, r5, r6, sl, lr}
    43fc:			; <UNDEFINED> instruction: 0xb09047f0
    4400:	ldmpl	r4, {r1, r2, r3, r6, r8, sl, fp, lr}^
    4404:	stmdavs	r2!, {r0, r2, r3, r4, r5, r6, sl, lr}
    4408:	andls	r6, pc, #2818048	; 0x2b0000
    440c:	ldmdavs	r8, {r0, r1, r5, r6, r8, ip, sp, pc}
    4410:	mrcvs	1, 6, fp, cr11, cr0, {2}
    4414:	tstcs	r0, r3, lsr #22
    4418:	b	18c2418 <EXEC_NAME@@Base+0x18a1410>
    441c:	blmi	1232984 <EXEC_NAME@@Base+0x121197c>
    4420:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    4424:	andsvs	r6, sl, fp, lsl r8
    4428:	stmdavs	r3!, {r0, r1, r2, r3, r9, fp, ip, pc}
    442c:			; <UNDEFINED> instruction: 0xd17e429a
    4430:	pop	{r4, ip, sp, pc}
    4434:	stmdami	r3, {r4, r5, r6, r7, r8, r9, sl, pc}^
    4438:	andls	r2, r0, #0, 4
    443c:	orrvc	pc, r0, #1325400064	; 0x4f000000
    4440:	stmdbmi	r1, {r3, r4, r5, r6, sl, lr}^
    4444:	subseq	pc, pc, #268435460	; 0x10000004
    4448:	ldrbtmi	r6, [r9], #-2245	; 0xfffff73b
    444c:	stmib	sp, {r0, r1, r2, r3, r4, r5, fp, lr}^
    4450:	ldrbtmi	r1, [r8], #-1281	; 0xfffffaff
    4454:	eorscc	r4, r8, lr, lsr r9
    4458:			; <UNDEFINED> instruction: 0xf7fe4479
    445c:			; <UNDEFINED> instruction: 0xe7deea36
    4460:	ldrsbthi	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    4464:			; <UNDEFINED> instruction: 0xf8df2600
    4468:	movwcs	r9, #33008	; 0x80f0
    446c:	ldrbtmi	r6, [r8], #2113	; 0x841
    4470:	ldrbtmi	r6, [r9], #2287	; 0x8ef
    4474:	ldmdaeq	r8!, {r3, r8, ip, sp, lr, pc}
    4478:	ldrdgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    447c:	subeq	pc, lr, #268435460	; 0x10000004
    4480:	ldrbtmi	r9, [ip], #259	; 0x103
    4484:	strbmi	r4, [r0], -r9, asr #12
    4488:	stmib	sp, {r1, r8, r9, sl, ip, pc}^
    448c:			; <UNDEFINED> instruction: 0xf7fe6c00
    4490:	stmdavs	fp!, {r2, r3, r4, r9, fp, sp, lr, pc}
    4494:	ldreq	pc, [r4, #259]	; 0x103
    4498:	ldmib	r3, {r3, r4, fp, sp, lr}^
    449c:	stmib	sp, {r0, r1, r2, r5, r8, sp}^
    44a0:	andls	r6, r7, fp, lsl #12
    44a4:	strvs	lr, [sp], -sp, asr #19
    44a8:	smlabtcs	r8, sp, r9, lr
    44ac:			; <UNDEFINED> instruction: 0xb122950a
    44b0:			; <UNDEFINED> instruction: 0x5094f8d3
    44b4:	stmiavs	pc!, {r0, r2, r3, r8, ip, sp, pc}	; <UNPREDICTABLE>
    44b8:	stmdage	r7, {r0, r1, r2, r5, r6, r8, fp, ip, sp, pc}
    44bc:	bl	fe8424bc <EXEC_NAME@@Base+0xfe8214b4>
    44c0:	tstcs	r0, r7, lsr #22
    44c4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    44c8:			; <UNDEFINED> instruction: 0xf7fe6818
    44cc:	stmdacs	r0, {r1, r3, r9, fp, sp, lr, pc}
    44d0:	ldr	sp, [r0, r5, lsr #1]!
    44d4:	ldrdge	pc, [ip], -r5
    44d8:	rsbsvc	pc, sl, pc, asr #8
    44dc:	blx	15dca <nf_ns_user_prefix@@Base+0x7442>
    44e0:			; <UNDEFINED> instruction: 0xf009f00a
    44e4:			; <UNDEFINED> instruction: 0xf64cf9a5
    44e8:			; <UNDEFINED> instruction: 0xf6cc43cd
    44ec:			; <UNDEFINED> instruction: 0xf04f43cc
    44f0:	strmi	r0, [r2], -sl, lsl #24
    44f4:	blx	fe8cc68e <EXEC_NAME@@Base+0xfe8ab686>
    44f8:	ldrtmi	r1, [r9], -r2, lsl #6
    44fc:			; <UNDEFINED> instruction: 0xf00afb00
    4500:	blx	306876 <EXEC_NAME@@Base+0x2e586e>
    4504:	movwls	r2, #21267	; 0x5313
    4508:			; <UNDEFINED> instruction: 0xf992f009
    450c:	strbmi	r9, [r9], -r3, lsl #14
    4510:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    4514:	vcgt.s8	d18, d1, d8
    4518:	ldrbtmi	r0, [ip], #600	; 0x258
    451c:	strbmi	r9, [r0], -r4
    4520:	strls	r6, [r0], -pc, ror #16
    4524:	strgt	lr, [r1, -sp, asr #19]
    4528:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    452c:			; <UNDEFINED> instruction: 0xf7fee7c5
    4530:	svclt	0x0000eaa0
    4534:	strdeq	ip, [r1], -r8
    4538:	andeq	r0, r0, r0, asr #5
    453c:	andeq	ip, r1, r4, asr #26
    4540:	andeq	ip, r1, r6, lsr #26
    4544:	andeq	ip, r1, r8, lsl #26
    4548:	andeq	r9, r0, lr, lsr #25
    454c:	muleq	r0, r6, r8
    4550:	muleq	r0, ip, r9
    4554:	andeq	r9, r0, sl, ror r8
    4558:	andeq	r9, r0, r2, lsl #19
    455c:	andeq	r9, r0, r6, lsr #24
    4560:	andeq	ip, r1, r4, lsl #25
    4564:	andeq	r9, r0, r2, lsr #23
    4568:	svclt	0x0000e744
    456c:	blmi	a16e10 <EXEC_NAME@@Base+0x9f5e08>
    4570:	stmdbmi	r8!, {r1, r3, r4, r5, r6, sl, lr}
    4574:	mvnsmi	lr, #737280	; 0xb4000
    4578:			; <UNDEFINED> instruction: 0xf852b0c5
    457c:	ldrbtmi	r9, [r9], #-3
    4580:			; <UNDEFINED> instruction: 0xf8d94825
    4584:	ldrbtmi	r3, [r8], #-0
    4588:			; <UNDEFINED> instruction: 0xf7fe9343
    458c:			; <UNDEFINED> instruction: 0x4606ecd0
    4590:	svcmi	0x0022b348
    4594:			; <UNDEFINED> instruction: 0xf8dfac03
    4598:	strcs	r8, [r0, #-136]	; 0xffffff78
    459c:	ldrbtmi	r4, [r8], #1151	; 0x47f
    45a0:	ldrtmi	lr, [r9], -fp
    45a4:			; <UNDEFINED> instruction: 0xf7fe4620
    45a8:	ldmiblt	r0, {r3, r4, r5, r6, r8, fp, sp, lr, pc}^
    45ac:	strtmi	r4, [r0], -r1, asr #12
    45b0:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45b4:	svclt	0x00182800
    45b8:	ldrtmi	r2, [r2], -r2, lsl #10
    45bc:	orrvc	pc, r0, pc, asr #8
    45c0:			; <UNDEFINED> instruction: 0xf7fe4620
    45c4:	stmdacs	r0, {r3, r9, fp, sp, lr, pc}
    45c8:	ldrtmi	sp, [r0], -fp, ror #3
    45cc:	stc	7, cr15, [r4], {254}	; 0xfe
    45d0:	strtmi	r9, [r8], -r3, asr #20
    45d4:	ldrdcc	pc, [r0], -r9
    45d8:			; <UNDEFINED> instruction: 0xd115429a
    45dc:	pop	{r0, r2, r6, ip, sp, pc}
    45e0:	strcs	r8, [r3, #-1008]	; 0xfffffc10
    45e4:	stmdbmi	pc, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    45e8:	orrvc	pc, r0, #1325400064	; 0x4f000000
    45ec:	vadd.i8	d20, d1, d14
    45f0:	ldrbtmi	r1, [r9], #-559	; 0xfffffdd1
    45f4:	stmdbmi	sp, {r0, r8, ip, pc}
    45f8:			; <UNDEFINED> instruction: 0x96004478
    45fc:	ldrbtmi	r3, [r9], #-68	; 0xffffffbc
    4600:			; <UNDEFINED> instruction: 0xf7fe2501
    4604:	strb	lr, [r3, r2, ror #18]!
    4608:	b	cc2608 <EXEC_NAME@@Base+0xca1600>
    460c:	andeq	ip, r1, r0, lsl #15
    4610:	andeq	r0, r0, r0, asr #5
    4614:	andeq	sl, r0, r6, ror r9
    4618:	andeq	r9, r0, lr, lsl #23
    461c:			; <UNDEFINED> instruction: 0x00009bb0
    4620:			; <UNDEFINED> instruction: 0x00009bba
    4624:	andeq	r9, r0, r6, lsr fp
    4628:	strdeq	r9, [r0], -r0
    462c:	strdeq	r9, [r0], -r6
    4630:			; <UNDEFINED> instruction: 0x4604b510
    4634:	bl	fe0c2634 <EXEC_NAME@@Base+0xfe0a162c>
    4638:	subsmi	r6, fp, #196608	; 0x30000
    463c:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    4640:	svcmi	0x00f0e92d
    4644:			; <UNDEFINED> instruction: 0xf8dfb093
    4648:			; <UNDEFINED> instruction: 0xf04f6530
    464c:			; <UNDEFINED> instruction: 0xf8df0c00
    4650:	ldrmi	r3, [r4], -ip, lsr #10
    4654:			; <UNDEFINED> instruction: 0x4607447e
    4658:	ldrmi	r4, [r0], -sp, lsl #12
    465c:			; <UNDEFINED> instruction: 0x466158f3
    4660:			; <UNDEFINED> instruction: 0xf8cd2268
    4664:	movwls	ip, #53308	; 0xd03c
    4668:	tstls	r1, #1769472	; 0x1b0000
    466c:	bl	fe14266c <EXEC_NAME@@Base+0xfe121664>
    4670:			; <UNDEFINED> instruction: 0xf8df68aa
    4674:			; <UNDEFINED> instruction: 0xf8d7350c
    4678:	bhi	1464690 <EXEC_NAME@@Base+0x1443688>
    467c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    4680:	bhi	ff4dcc0c <EXEC_NAME@@Base+0xff4bbc04>
    4684:			; <UNDEFINED> instruction: 0xf1000799
    4688:	stmdbvs	r9!, {r1, r4, r6, r7, pc}^
    468c:			; <UNDEFINED> instruction: 0xf140054a
    4690:	bge	424a7c <EXEC_NAME@@Base+0x403a74>
    4694:	movwcs	r4, #1577	; 0x629
    4698:			; <UNDEFINED> instruction: 0xf0049310
    469c:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    46a0:	andhi	pc, r8, #0
    46a4:	ldmdbls	r0, {r0, r1, fp, sp, lr}
    46a8:			; <UNDEFINED> instruction: 0xf0002b00
    46ac:	strtmi	r8, [r2], -r9, lsl #4
    46b0:	ldrmi	r4, [r8, r8, lsr #12]
    46b4:			; <UNDEFINED> instruction: 0x46039910
    46b8:	movwls	r4, #62984	; 0xf608
    46bc:	ldmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    46c0:	blcs	2b304 <EXEC_NAME@@Base+0xa2fc>
    46c4:			; <UNDEFINED> instruction: 0x81b3f000
    46c8:	vqdmulh.s<illegal width 8>	d22, d0, d27
    46cc:	blvs	1a88ed0 <EXEC_NAME@@Base+0x1a67ec8>
    46d0:	ldmdane	fp, {sp}^
    46d4:	bl	1015ef4 <EXEC_NAME@@Base+0xff4eec>
    46d8:	vst1.8	{d16-d19}, [pc], r2
    46dc:	beq	16d4b64 <EXEC_NAME@@Base+0x16b3b5c>
    46e0:	b	10dcb6c <EXEC_NAME@@Base+0x10bbb64>
    46e4:	andscs	r5, r9, r2, asr #7
    46e8:	tstcs	r0, r2, asr r2
    46ec:	strbtvs	r6, [r2], #-1059	; 0xfffffbdd
    46f0:	smlabteq	ip, r4, r9, lr
    46f4:			; <UNDEFINED> instruction: 0xf1b8960f
    46f8:			; <UNDEFINED> instruction: 0xf0000f00
    46fc:			; <UNDEFINED> instruction: 0x463880b9
    4700:	strtmi	r4, [r9], -r2, lsr #12
    4704:	bl	1ec2704 <EXEC_NAME@@Base+0x1ea16fc>
    4708:	movwls	r9, #43791	; 0xab0f
    470c:	vmlal.s8	q9, d0, d0
    4710:	stmdbvs	r3!, {r0, r2, r3, r5, r6, r7, pc}
    4714:	rsbsmi	pc, r0, #50331648	; 0x3000000
    4718:	svcmi	0x0020f5b2
    471c:	b	1bf432c <EXEC_NAME@@Base+0x1bd3324>
    4720:	b	1bcd474 <EXEC_NAME@@Base+0x1bac46c>
    4724:			; <UNDEFINED> instruction: 0x61232343
    4728:			; <UNDEFINED> instruction: 0xf44f6d29
    472c:	stclvs	7, cr4, [r8, #-0]
    4730:	strbcs	pc, [r1, r2, asr #13]	; <UNPREDICTABLE>
    4734:	blge	3ee90 <EXEC_NAME@@Base+0x1de88>
    4738:	smlabtls	r4, r9, r9, r1
    473c:	msrvs	R9_usr, r4
    4740:	msrvs	(UNDEF: 98), pc
    4744:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4748:	tsteq	r1, r0, asr #22
    474c:	stmib	r4, {r0, r2, r8, ip, pc}^
    4750:	vpadd.i8	d26, d9, d8
    4754:	ldmib	sp, {r7, r9, sp, lr}^
    4758:	vaddw.s8	q8, q0, d4
    475c:			; <UNDEFINED> instruction: 0xf0090298
    4760:	ldmib	sp, {r0, r1, r5, r7, r8, fp, ip, sp, lr, pc}^
    4764:	vst1.8	{d17-d20}, [pc], r4
    4768:			; <UNDEFINED> instruction: 0xf6cf49d3
    476c:	strbtcs	r7, [r4], -r7, ror #18
    4770:	ldrdgt	pc, [r8], #-133	; 0xffffff7b
    4774:	ldrd	pc, [ip], #-133	; 0xffffff7b
    4778:	ldmne	pc!, {r2, r3, r6, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    477c:	ldmcc	sl, {r0, r1, r6, r7, r9, sl, ip, sp, lr, pc}
    4780:	blx	ff24d38a <EXEC_NAME@@Base+0xff22c382>
    4784:	strtvs	r1, [r0], #512	; 0x200
    4788:	addvs	pc, r0, #-1879048188	; 0x90000004
    478c:	addseq	pc, r8, #192, 4
    4790:	blx	1961c2 <EXEC_NAME@@Base+0x1751ba>
    4794:	strbmi	pc, [r1, #-266]	; 0xfffffef6	; <UNPREDICTABLE>
    4798:	smlabbcs	r0, r8, pc, fp	; <UNPREDICTABLE>
    479c:	andeq	lr, r7, ip, lsl fp
    47a0:			; <UNDEFINED> instruction: 0xf6449008
    47a4:			; <UNDEFINED> instruction: 0xf6cf6021
    47a8:	strbtvs	r6, [r1], #98	; 0x62
    47ac:	andeq	lr, r0, lr, asr #22
    47b0:	ldmib	sp, {r0, r3, ip, pc}^
    47b4:	ldrbmi	sl, [r0], -r8, lsl #22
    47b8:			; <UNDEFINED> instruction: 0xf0094659
    47bc:			; <UNDEFINED> instruction: 0x4651f975
    47c0:	ldmib	r5, {r1, r3, r4, r6, r9, sl, lr}^
    47c4:	movwcs	ip, #1296	; 0x510
    47c8:	andne	pc, r0, #205824	; 0x32400
    47cc:	vrshl.s8	d22, d16, d25
    47d0:	vsubl.s8	q11, d16, d0
    47d4:	pkhbtmi	r0, sl, r8, lsl #5
    47d8:			; <UNDEFINED> instruction: 0xf10afb06
    47dc:	svclt	0x00884541
    47e0:	bl	70cbe8 <EXEC_NAME@@Base+0x6ebbe0>
    47e4:	andls	r0, r6, r7
    47e8:	eorvs	pc, r1, r4, asr #12
    47ec:	rsbvs	pc, r2, pc, asr #13
    47f0:	bl	115df7c <EXEC_NAME@@Base+0x113cf74>
    47f4:	andls	r0, r7, r0
    47f8:	blge	1bef74 <EXEC_NAME@@Base+0x19df6c>
    47fc:			; <UNDEFINED> instruction: 0x46594650
    4800:			; <UNDEFINED> instruction: 0xf952f009
    4804:			; <UNDEFINED> instruction: 0x465b4652
    4808:	movwcs	pc, #3017	; 0xbc9	; <UNPREDICTABLE>
    480c:	blx	19dc96 <EXEC_NAME@@Base+0x17cc8e>
    4810:	strbmi	pc, [r6, #-1538]	; 0xfffff9fe	; <UNPREDICTABLE>
    4814:	strcs	fp, [r0], -r8, lsl #31
    4818:	blls	35ddb8 <EXEC_NAME@@Base+0x33cdb0>
    481c:	stmdals	sl, {r0, r4, r9, fp, ip, pc}
    4820:	addsmi	r6, sl, #1769472	; 0x1b0000
    4824:	orrshi	pc, r9, r0, asr #32
    4828:	pop	{r0, r1, r4, ip, sp, pc}
    482c:	stmdbvs	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    4830:			; <UNDEFINED> instruction: 0xf53f055b
    4834:	stmdbvs	r3, {r1, r2, r3, r5, r8, r9, sl, fp, sp, pc}
    4838:	ldrbeq	r6, [r1], -sl, lsr #18
    483c:	movweq	lr, #14959	; 0x3a6f
    4840:	movweq	pc, #33731	; 0x83c3	; <UNPREDICTABLE>
    4844:	orrmi	pc, r0, #1124073472	; 0x43000000
    4848:	ldrble	r6, [r8, #-291]	; 0xfffffedd
    484c:	strcs	r6, [r1], -r9, lsr #22
    4850:	ldmib	r5, {r3, r5, r6, r8, r9, fp, sp, lr}^
    4854:	beq	124d484 <EXEC_NAME@@Base+0x122c47c>
    4858:	b	105cdf8 <EXEC_NAME@@Base+0x103bdf0>
    485c:	subne	r5, r0, #192, 2	; 0x30
    4860:	movwcs	lr, #51652	; 0xc9c4
    4864:	andsne	lr, r0, r4, asr #19
    4868:	svceq	0x0000f1b8
    486c:	svcge	0x0047f47f
    4870:	bls	3d7788 <EXEC_NAME@@Base+0x3b6780>
    4874:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4878:	ldmib	r3, {r1, r3, r9, ip, pc}^
    487c:	stmib	r4, {r0, r8, r9, sp}^
    4880:	strb	r2, [r6, -r6, lsl #6]
    4884:	vst1.32	{d22-d23}, [pc :128], fp
    4888:	bvs	ffa98090 <EXEC_NAME@@Base+0xffa77088>
    488c:	ldrsbtgt	pc, [r0], #-128	; 0xffffff80	; <UNPREDICTABLE>
    4890:	ands	pc, r0, r4, asr #17
    4894:	andcc	lr, ip, #196, 18	; 0x310000
    4898:	svceq	0x0000f1bc
    489c:	b	14f88cc <EXEC_NAME@@Base+0x14d78c4>
    48a0:	svclt	0x00140c02
    48a4:	stceq	0, cr15, [r1], {79}	; 0x4f
    48a8:	stceq	0, cr15, [r0], {79}	; 0x4f
    48ac:	vldmiacc	r1, {s28-s55}
    48b0:	rschi	pc, r2, r0, asr #32
    48b4:	vqdmulh.s<illegal width 8>	d22, d0, d27
    48b8:	blvs	1a8c4bc <EXEC_NAME@@Base+0x1a6b4b4>
    48bc:	stceq	0, cr15, [r0], {79}	; 0x4f
    48c0:	movweq	lr, #60179	; 0xeb13
    48c4:	andeq	lr, ip, #67584	; 0x10800
    48c8:	b	10c723c <EXEC_NAME@@Base+0x10a6234>
    48cc:	subsne	r5, r2, #134217731	; 0x8000003
    48d0:	andscc	lr, r0, #196, 18	; 0x310000
    48d4:	svclt	0x0058074a
    48d8:	andmi	pc, r0, #1325400064	; 0x4f000000
    48dc:	stmiavs	r3, {r0, r1, r2, r5, sl, ip, lr, pc}^
    48e0:	vrsra.u64	q10, <illegal reg q5.5>, #61
    48e4:	tstmi	r3, #8, 6	; 0x20000000
    48e8:	str	r6, [r4, -r3, lsr #2]
    48ec:			; <UNDEFINED> instruction: 0xf47f2b00
    48f0:	stmdage	pc, {r4, r8, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
    48f4:	mrc2	7, 4, pc, cr12, cr15, {7}
    48f8:	movwls	r9, #43791	; 0xab0f
    48fc:	bmi	fe8be528 <EXEC_NAME@@Base+0xfe89d520>
    4900:	lslcs	r2, r4, #6
    4904:	ldmpl	r2!, {r3, r5, r9, sl, lr}
    4908:	b	7c2908 <EXEC_NAME@@Base+0x7a1900>
    490c:	addsle	r2, sp, r0, lsl #16
    4910:	movwcs	lr, #43472	; 0xa9d0
    4914:	blge	23f05c <EXEC_NAME@@Base+0x21e054>
    4918:	stmib	r5, {r0, r3, r5, r8, fp, sp, lr}^
    491c:			; <UNDEFINED> instruction: 0xf041230a
    4920:	stmib	r5, {r6, r8}^
    4924:			; <UNDEFINED> instruction: 0x6129ab0c
    4928:	ldmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    492c:	bmi	fe5fe76c <EXEC_NAME@@Base+0xfe5dd764>
    4930:	orrcs	r4, r0, r3, ror #12
    4934:	ldmpl	r2!, {r3, r5, r9, sl, lr}
    4938:	b	1c2938 <EXEC_NAME@@Base+0x1a1930>
    493c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    4940:	sbchi	pc, r1, r0
    4944:	ldmib	r0, {r0, r1, r3, r5, r6, r8, fp, sp, lr}^
    4948:	ldreq	r0, [fp, sl, lsl #2]
    494c:	addhi	pc, r4, r0, asr #2
    4950:	beq	281018 <EXEC_NAME@@Base+0x260010>
    4954:	blcc	e60 <pthread_mutex_unlock@plt-0x1a1c>
    4958:	svceq	0x0000f1bb
    495c:			; <UNDEFINED> instruction: 0xf5babf08
    4960:	subsle	r5, ip, #0, 30
    4964:	ldmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4968:	stmdacs	r0, {r0, r7, r9, sl, lr}
    496c:	rschi	pc, sl, r0
    4970:	andcs	r9, r0, #2
    4974:	blge	2bf0d4 <EXEC_NAME@@Base+0x29e0cc>
    4978:	ldrtmi	r2, [r0], -r0, lsl #6
    497c:	blge	3f0b8 <EXEC_NAME@@Base+0x1e0b0>
    4980:	stmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4984:	movwcs	lr, #43478	; 0xa9d6
    4988:	pkhbtmi	r4, r2, r9, lsl #5
    498c:	addsmi	fp, r0, #8, 30
    4990:			; <UNDEFINED> instruction: 0xf040468b
    4994:			; <UNDEFINED> instruction: 0xa172809b
    4998:	ldrdeq	lr, [r0, -r1]
    499c:	ldrdcc	pc, [r4], -r9
    49a0:	ldrdcs	pc, [r0], -r9
    49a4:	svclt	0x0008428b
    49a8:			; <UNDEFINED> instruction: 0xf0004282
    49ac:	cmnge	lr, r1, asr #1
    49b0:	ldrdeq	lr, [r0, -r1]
    49b4:	svclt	0x0008428b
    49b8:			; <UNDEFINED> instruction: 0xf0004282
    49bc:			; <UNDEFINED> instruction: 0xa16c8095
    49c0:	ldrdeq	lr, [r0, -r1]
    49c4:	svclt	0x0008428b
    49c8:	smlawble	r5, r2, r2, r4
    49cc:	movweq	pc, #33210	; 0x81ba	; <UNPREDICTABLE>
    49d0:			; <UNDEFINED> instruction: 0xf14b930a
    49d4:	andls	r3, fp, #-268435441	; 0xf000000f
    49d8:	blge	2bf154 <EXEC_NAME@@Base+0x29e14c>
    49dc:	bge	40d5e4 <EXEC_NAME@@Base+0x3ec5dc>
    49e0:	andeq	pc, r8, r9, lsl #2
    49e4:			; <UNDEFINED> instruction: 0x46599310
    49e8:	bl	688914 <EXEC_NAME@@Base+0x66790c>
    49ec:			; <UNDEFINED> instruction: 0xf14b0a01
    49f0:	b	13c75f8 <EXEC_NAME@@Base+0x13a65f0>
    49f4:	b	1044f64 <EXEC_NAME@@Base+0x1023f5c>
    49f8:			; <UNDEFINED> instruction: 0xf7fe71cb
    49fc:			; <UNDEFINED> instruction: 0xf1b0e91c
    4a00:	blle	18c7208 <EXEC_NAME@@Base+0x18a6200>
    4a04:	b	13eaa4c <EXEC_NAME@@Base+0x13c9a44>
    4a08:			; <UNDEFINED> instruction: 0xf7fd7bea
    4a0c:			; <UNDEFINED> instruction: 0xf44fefd2
    4a10:	stmib	r4, {r5, r8, r9, lr}^
    4a14:			; <UNDEFINED> instruction: 0x6123ab0c
    4a18:			; <UNDEFINED> instruction: 0xf7fd4648
    4a1c:	ldrtmi	lr, [r0], -sl, asr #31
    4a20:	ldmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a24:	stmdbvs	r2!, {r1, r3, r4, r6, r8, r9, fp, lr}
    4a28:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    4a2c:	stmdbvs	r2!, {r0, r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}
    4a30:	cmnmi	r0, #33554432	; 0x2000000	; <UNPREDICTABLE>
    4a34:	svcmi	0x0000f5b3
    4a38:			; <UNDEFINED> instruction: 0xf5b3d034
    4a3c:	eorle	r4, sp, r0, lsr #30
    4a40:	svcmi	0x0080f5b3
    4a44:	mrcge	4, 2, APSR_nzcv, cr7, cr15, {3}
    4a48:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
    4a4c:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}
    4a50:	andeq	lr, r3, #139264	; 0x22000
    4a54:	strb	r6, [lr], -r2, lsr #2
    4a58:	movweq	lr, #6736	; 0x1a50
    4a5c:			; <UNDEFINED> instruction: 0xf44fbf04
    4a60:	smlawbvs	r3, r0, r3, r5
    4a64:	stmdbcs	r0, {r0, r1, r3, r4, r6, r7, ip, lr, pc}
    4a68:	stmdacs	r1, {r3, r8, r9, sl, fp, ip, sp, pc}
    4a6c:	svcge	0x0070f47f
    4a70:	movtmi	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    4a74:	ldrb	r6, [r2, r3, lsr #2]
    4a78:	lfmne	f7, 3, [pc], #256	; 4b80 <ntfs_check_empty_dir@plt+0x1b38>
    4a7c:	movweq	lr, #51987	; 0xcb13
    4a80:	mvnsvc	pc, #587202560	; 0x23000000
    4a84:	stceq	0, cr15, [r0], {79}	; 0x4f
    4a88:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
    4a8c:	andeq	lr, ip, #67584	; 0x10800
    4a90:			; <UNDEFINED> instruction: 0x63233302
    4a94:	andeq	lr, ip, #67584	; 0x10800
    4a98:	str	r6, [fp, -r2, ror #6]
    4a9c:	mvnsne	pc, #-1610612732	; 0xa0000004
    4aa0:	strt	r6, [r8], -r3, lsr #2
    4aa4:	ldrbtmi	r4, [fp], #-2876	; 0xfffff4c4
    4aa8:	ldmvs	fp, {r0, r1, r3, r4, fp, sp, lr}^
    4aac:	andeq	lr, r3, #139264	; 0x22000
    4ab0:	strt	r6, [r0], -r2, lsr #2
    4ab4:	stmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ab8:	stmdavs	r3, {r4, r8, fp, ip, pc}
    4abc:	ldrb	r4, [fp, #603]!	; 0x25b
    4ac0:	cmpeq	lr, #111	; 0x6f	; <UNPREDICTABLE>
    4ac4:	blls	3fe2ac <EXEC_NAME@@Base+0x3dd2a4>
    4ac8:	strt	r9, [sp], -sl, lsl #6
    4acc:	ldmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ad0:	strbmi	r6, [r8], -r3, lsl #16
    4ad4:	movwls	r4, #62043	; 0xf25b
    4ad8:	svc	0x006af7fd
    4adc:			; <UNDEFINED> instruction: 0xf7fe4630
    4ae0:	blls	3fedd8 <EXEC_NAME@@Base+0x3dddd0>
    4ae4:	ldr	r9, [r8], sl, lsl #6
    4ae8:	svceq	0x0000f1bb
    4aec:			; <UNDEFINED> instruction: 0xf1babf08
    4af0:	orrsle	r0, r1, r8, lsl pc
    4af4:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    4af8:	vst4.8	{d22,d24,d26,d28}, [pc :128], r3
    4afc:			; <UNDEFINED> instruction: 0xf8d9427f
    4b00:	vmov.i32	d16, #0	; 0x00000000
    4b04:			; <UNDEFINED> instruction: 0xf8d9020f
    4b08:	tstcs	r0, r8
    4b0c:	mvnsvc	pc, pc, asr #13
    4b10:	tstcc	r0, r1, lsl #20
    4b14:	andcs	lr, r3, #8192	; 0x2000
    4b18:	cmnvs	pc, #587202560	; 0x23000000	; <UNPREDICTABLE>
    4b1c:			; <UNDEFINED> instruction: 0xf023430a
    4b20:	sbclt	r0, r1, #1006632960	; 0x3c000000
    4b24:	tstpl	r0, #274432	; 0x43000
    4b28:	stmib	r4, {r1, r3, r8, r9, lr}^
    4b2c:	ldrb	r2, [r3, -r8, lsl #6]!
    4b30:	svceq	0x0000f1bb
    4b34:			; <UNDEFINED> instruction: 0xf1babf04
    4b38:			; <UNDEFINED> instruction: 0xf44f0f18
    4b3c:			; <UNDEFINED> instruction: 0xf47f43c0
    4b40:	ldrb	sl, [r9, fp, ror #30]
    4b44:	ldm	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b48:	ldrtmi	r6, [r0], -r3, lsl #16
    4b4c:	movwls	r4, #62043	; 0xf25b
    4b50:	stm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b54:	movwls	r9, #43791	; 0xab0f
    4b58:			; <UNDEFINED> instruction: 0xf7fde65f
    4b5c:	svclt	0x0000ef8a
    4b60:	ldmdavc	r4!, {r0, r3, r6, r9, sl, fp, sp, lr}^
    4b64:	subeq	r4, fp, r2, asr #24
    4b68:	ldmdavc	r4!, {r0, r3, r6, r9, sl, fp, sp, lr}^
    4b6c:	subseq	r4, r2, r3, asr #16
    4b70:	ldmdavc	r4!, {r0, r3, r6, r9, sl, fp, sp, lr}^
    4b74:	cmpeq	fp, ip, asr #28
    4b78:	muleq	r1, ip, r6
    4b7c:	andeq	r0, r0, r0, asr #5
    4b80:	andeq	ip, r1, ip, asr #21
    4b84:	ldrdeq	ip, [r1], -r4
    4b88:	andeq	r0, r0, ip, asr #5
    4b8c:			; <UNDEFINED> instruction: 0x000002b8
    4b90:	andeq	ip, r1, r0, lsr #14
    4b94:	strdeq	ip, [r1], -lr
    4b98:	andeq	ip, r1, r2, lsr #13
    4b9c:	push	{r2, r4, r6, r8, r9, fp, lr}
    4ba0:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    4ba4:	adclt	r4, fp, r3, asr ip
    4ba8:	ldrmi	r4, [r0], -r5, lsl #12
    4bac:			; <UNDEFINED> instruction: 0x460f4616
    4bb0:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
    4bb4:			; <UNDEFINED> instruction: 0xf7fe9329
    4bb8:	ldmcs	pc!, {r1, r2, r7, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    4bbc:	stmdami	lr, {r0, r2, r6, fp, ip, lr, pc}^
    4bc0:			; <UNDEFINED> instruction: 0xf04f2f01
    4bc4:	ldrbtmi	r0, [r8], #-768	; 0xfffffd00
    4bc8:	shadd16mi	fp, sl, r4
    4bcc:	stmdavs	r1, {r0, r2, r9, sp}
    4bd0:			; <UNDEFINED> instruction: 0xf7fe6808
    4bd4:			; <UNDEFINED> instruction: 0x4607e9d2
    4bd8:			; <UNDEFINED> instruction: 0xf10db350
    4bdc:	strtmi	r0, [r8], -r4, lsl #17
    4be0:			; <UNDEFINED> instruction: 0xf7ff4641
    4be4:	ldrsblt	pc, [r8, #-159]	; 0xffffff61	; <UNPREDICTABLE>
    4be8:			; <UNDEFINED> instruction: 0xf8d39b21
    4bec:	bfieq	r3, r4, #1, #27
    4bf0:	subcs	sp, r0, #100663296	; 0x6000000
    4bf4:			; <UNDEFINED> instruction: 0x46404639
    4bf8:	stm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4bfc:	rsble	r2, r8, r0, lsl #16
    4c00:			; <UNDEFINED> instruction: 0x46384631
    4c04:	svc	0x00e4f7fd
    4c08:	andeq	pc, r1, #32
    4c0c:	tstmi	r3, #-1342177272	; 0xb0000008
    4c10:	strmi	r4, [lr], -r1, lsl #13
    4c14:			; <UNDEFINED> instruction: 0xf7fed11f
    4c18:	movwcs	lr, #10386	; 0x2892
    4c1c:	ldrtmi	r4, [r8], -r6, lsl #12
    4c20:			; <UNDEFINED> instruction: 0xf7fe6033
    4c24:	ldmdavs	r1!, {r1, r2, r5, r6, r7, fp, sp, lr, pc}
    4c28:	ldrtmi	lr, [r0], -r5
    4c2c:	stmia	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c30:	stm	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c34:	strtmi	r6, [r8], -r1, lsl #16
    4c38:			; <UNDEFINED> instruction: 0xf8b6f005
    4c3c:	stmdavs	r3!, {r0, r3, r5, r9, fp, ip, pc}
    4c40:			; <UNDEFINED> instruction: 0xd14f429a
    4c44:	pop	{r0, r1, r3, r5, ip, sp, pc}
    4c48:			; <UNDEFINED> instruction: 0xf7fe83f0
    4c4c:			; <UNDEFINED> instruction: 0x2324e878
    4c50:	andvs	r4, r3, r9, lsl r6
    4c54:	ldrtmi	lr, [r8], -pc, ror #15
    4c58:	stmia	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c5c:	movweq	lr, #27145	; 0x6a09
    4c60:	svclt	0x00181c5e
    4c64:	stmdacs	r0, {r0, r9, sl, sp}
    4c68:			; <UNDEFINED> instruction: 0x2600bf18
    4c6c:	sbcsle	r2, pc, r0, lsl #28
    4c70:	strbmi	r4, [sl], -r2, lsr #30
    4c74:			; <UNDEFINED> instruction: 0xf8cd2300
    4c78:	ldrbtmi	r9, [pc], #-0	; 4c80 <ntfs_check_empty_dir@plt+0x1c38>
    4c7c:	stmdavs	r8, {r0, r3, r4, r5, fp, sp, lr}
    4c80:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c84:	stmdacs	r0, {r1, r2, r9, sl, lr}
    4c88:			; <UNDEFINED> instruction: 0x4640d0d2
    4c8c:	ldrtmi	sl, [r1], -r2, lsl #20
    4c90:	ldc2l	7, cr15, [r6], {255}	; 0xff
    4c94:	bicle	r2, r8, r0, lsl #16
    4c98:	mrc	8, 5, r6, cr2, cr11, {1}
    4c9c:	vldr	d7, [pc, #16]	; 4cb4 <ntfs_check_empty_dir@plt+0x1c6c>
    4ca0:			; <UNDEFINED> instruction: 0x46306b12
    4ca4:	andls	r2, r1, #268435456	; 0x10000000
    4ca8:			; <UNDEFINED> instruction: 0xf8d3681b
    4cac:			; <UNDEFINED> instruction: 0xf0133094
    4cb0:	svclt	0x00080f01
    4cb4:	blvc	11c077c <EXEC_NAME@@Base+0x119f774>
    4cb8:	blvc	7402f4 <EXEC_NAME@@Base+0x71f2ec>
    4cbc:	blvc	7c02f8 <EXEC_NAME@@Base+0x79f2f0>
    4cc0:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4cc4:			; <UNDEFINED> instruction: 0xd1b32800
    4cc8:	strbtmi	r4, [r9], -r8, lsr #12
    4ccc:			; <UNDEFINED> instruction: 0xff46f005
    4cd0:			; <UNDEFINED> instruction: 0x4638e7b4
    4cd4:	stm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4cd8:	ldmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4cdc:	ldrmi	r2, [r9], -sp, lsl #6
    4ce0:	str	r6, [r8, r3]!
    4ce4:	mcr	7, 6, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
	...
    4cf0:	andeq	ip, r1, lr, asr #2
    4cf4:	andeq	r0, r0, r0, asr #5
    4cf8:	andeq	ip, r1, r2, lsl #11
    4cfc:	andeq	ip, r1, lr, asr #9
    4d00:	svcmi	0x00f0e92d
    4d04:	stclmi	6, cr4, [sl, #-512]!	; 0xfffffe00
    4d08:			; <UNDEFINED> instruction: 0xf8df4616
    4d0c:	stmdbcs	r1, {r3, r5, r7, r8, lr, pc}
    4d10:			; <UNDEFINED> instruction: 0x460abf14
    4d14:	ldrbtmi	r2, [sp], #-517	; 0xfffffdfb
    4d18:	addlt	r4, sp, r7, ror #16
    4d1c:			; <UNDEFINED> instruction: 0xf8552400
    4d20:	ldrbtmi	r9, [r8], #-12
    4d24:	ldrmi	r4, [pc], -r9, lsr #12
    4d28:	strtmi	r6, [r3], -r0, lsl #16
    4d2c:	ldrdne	pc, [r0], -r9
    4d30:	stmdavs	r0, {r0, sl, ip, pc}
    4d34:	strls	r9, [r2], #-267	; 0xfffffef5
    4d38:	ldrsbge	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    4d3c:	ldmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d40:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4d44:			; <UNDEFINED> instruction: 0xf1bad05b
    4d48:	andle	r0, r3, r0, lsl #30
    4d4c:	bhi	ff6def60 <EXEC_NAME@@Base+0xff6bdf58>
    4d50:	strtle	r0, [pc], #-1946	; 4d58 <ntfs_check_empty_dir@plt+0x1d10>
    4d54:	ldrtmi	sl, [r8], -r1, lsl #18
    4d58:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d5c:	bleq	41424 <EXEC_NAME@@Base+0x2041c>
    4d60:	mrrcmi	11, 4, sp, r6, cr13
    4d64:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    4d68:	ldmdavs	r8, {r1, r3, r4, r6, r7, r8, r9, fp, sp, lr}
    4d6c:			; <UNDEFINED> instruction: 0xf0402a00
    4d70:	cdpcs	0, 0, cr8, cr1, cr15, {4}
    4d74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4d78:	shadd16mi	fp, r2, r4
    4d7c:			; <UNDEFINED> instruction: 0xf7fe2205
    4d80:			; <UNDEFINED> instruction: 0x4604e8fc
    4d84:	suble	r2, r9, r0, lsl #16
    4d88:	strbmi	sl, [r0], -r3, lsl #28
    4d8c:			; <UNDEFINED> instruction: 0xf7ff4631
    4d90:	stmdacs	r0, {r0, r3, r8, fp, ip, sp, lr, pc}
    4d94:	blls	f8e84 <EXEC_NAME@@Base+0xd7e7c>
    4d98:			; <UNDEFINED> instruction: 0x3094f8d3
    4d9c:	ldrtle	r0, [r5], #-2011	; 0xfffff825
    4da0:	strtmi	r2, [r1], -r0, asr #5
    4da4:			; <UNDEFINED> instruction: 0xf7fd4630
    4da8:	bllt	1e40c60 <EXEC_NAME@@Base+0x1e1fc58>
    4dac:	movweq	pc, #49263	; 0xc06f	; <UNPREDICTABLE>
    4db0:	and	r9, r6, r2, lsl #6
    4db4:	svc	0x00c2f7fd
    4db8:			; <UNDEFINED> instruction: 0xf04f2301
    4dbc:	andls	r3, r2, #-268435441	; 0xf000000f
    4dc0:	strtmi	r6, [r0], -r3
    4dc4:	ldmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4dc8:	blls	b1250 <EXEC_NAME@@Base+0x90248>
    4dcc:	stmdage	r2, {r0, r1, r4, r8, fp, ip, sp, pc}
    4dd0:	stc2	7, cr15, [lr], #-1020	; 0xfffffc04
    4dd4:			; <UNDEFINED> instruction: 0xf7fe4628
    4dd8:			; <UNDEFINED> instruction: 0xb120e80c
    4ddc:	ldmdblt	r3, {r1, r8, r9, fp, ip, pc}
    4de0:			; <UNDEFINED> instruction: 0xf7ffa802
    4de4:	stmdals	r1, {r0, r2, r5, sl, fp, ip, sp, lr, pc}
    4de8:	stcl	7, cr15, [r2, #1012]!	; 0x3f4
    4dec:			; <UNDEFINED> instruction: 0xf8d99a0b
    4df0:	stmdals	r2, {ip, sp}
    4df4:			; <UNDEFINED> instruction: 0xd155429a
    4df8:	pop	{r0, r2, r3, ip, sp, pc}
    4dfc:			; <UNDEFINED> instruction: 0xf7fd8ff0
    4e00:	strcs	lr, [r0], #-3998	; 0xfffff062
    4e04:	subsmi	r6, fp, #196608	; 0x30000
    4e08:	ldrb	r9, [sl, r2, lsl #6]
    4e0c:			; <UNDEFINED> instruction: 0xf38bfa5f
    4e10:	strtmi	r9, [r1], -r1, lsl #20
    4e14:			; <UNDEFINED> instruction: 0xf7fd4628
    4e18:	smlawblt	r8, lr, sp, lr
    4e1c:	svc	0x008ef7fd
    4e20:	subsmi	r6, fp, #196608	; 0x30000
    4e24:	strb	r9, [ip, r2, lsl #6]
    4e28:	ldmib	r5, {r0, r3, r4, r5, r9, sl, lr}^
    4e2c:	strtmi	r2, [r0], -r0, lsl #6
    4e30:	ldc	7, cr15, [r2, #1012]	; 0x3f4
    4e34:	svceq	0x0000f1ba
    4e38:	blmi	878eb4 <EXEC_NAME@@Base+0x857eac>
    4e3c:	blvc	14090c <EXEC_NAME@@Base+0x11f904>
    4e40:	blvs	6804c4 <EXEC_NAME@@Base+0x65f4bc>
    4e44:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    4e48:	ldrtmi	r6, [r0], -sl, lsr #16
    4e4c:	stmib	sl, {r0, r1, r3, r4, fp, sp, lr}^
    4e50:			; <UNDEFINED> instruction: 0xf10a2100
    4e54:	strtmi	r0, [r9], -r8, lsl #4
    4e58:			; <UNDEFINED> instruction: 0xf8d3681b
    4e5c:			; <UNDEFINED> instruction: 0xf0133094
    4e60:	svclt	0x00080f01
    4e64:	blvc	11c092c <EXEC_NAME@@Base+0x119f924>
    4e68:	blvc	740498 <EXEC_NAME@@Base+0x71f490>
    4e6c:	blvc	7c049c <EXEC_NAME@@Base+0x79f494>
    4e70:	blx	ff9c2e76 <EXEC_NAME@@Base+0xff9a1e6e>
    4e74:	stmdbvs	fp!, {r1, ip, pc}^
    4e78:	tstcs	r4, r8, lsr #12
    4e7c:	nopeq	{67}	; 0x43
    4e80:			; <UNDEFINED> instruction: 0xf7fd616b
    4e84:	smlabtcs	r6, r6, lr, lr
    4e88:			; <UNDEFINED> instruction: 0xf7fd4620
    4e8c:	ldr	lr, [r8, r2, asr #29]
    4e90:	ldrbmi	r2, [sl], -r1, lsl #6
    4e94:			; <UNDEFINED> instruction: 0xf7fd9901
    4e98:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    4e9c:	stmdavs	r3!, {r0, r1, r2, r3, r5, r7, r8, ip, lr, pc}
    4ea0:			; <UNDEFINED> instruction: 0xe7666818
    4ea4:	stcl	7, cr15, [r4, #1012]!	; 0x3f4
	...
    4eb0:	ldrdeq	fp, [r1], -sl
    4eb4:	andeq	r0, r0, r0, asr #5
    4eb8:	andeq	ip, r1, r6, lsr #8
    4ebc:	andeq	ip, r1, r4, ror #7
    4ec0:	andeq	ip, r1, r2, lsl #6
    4ec4:	strdlt	fp, [r5], r0	; <UNPREDICTABLE>
    4ec8:	cdpge	12, 0, cr4, cr2, cr14, {0}
    4ecc:	strmi	r4, [r7], -lr, lsl #26
    4ed0:	stmdbpl	r4!, {r2, r3, r4, r5, r6, sl, lr}^
    4ed4:	stmdavs	r5!, {r9, sl, ip, pc}
    4ed8:			; <UNDEFINED> instruction: 0xf7ff9523
    4edc:	cmplt	r8, r1, lsl pc	; <UNPREDICTABLE>
    4ee0:	ldrtmi	r4, [r8], -r1, asr #4
    4ee4:			; <UNDEFINED> instruction: 0xff60f004
    4ee8:	stmdavs	r3!, {r0, r1, r5, r9, fp, ip, pc}
    4eec:			; <UNDEFINED> instruction: 0xd106429a
    4ef0:	ldcllt	0, cr11, [r0, #148]!	; 0x94
    4ef4:			; <UNDEFINED> instruction: 0x46384631
    4ef8:	cdp2	0, 3, cr15, cr0, cr5, {0}
    4efc:			; <UNDEFINED> instruction: 0xf7fde7f4
    4f00:	svclt	0x0000edb8
    4f04:	andeq	fp, r1, r0, lsr #28
    4f08:	andeq	r0, r0, r0, asr #5
    4f0c:	push	{r3, r4, r5, r8, r9, fp, lr}
    4f10:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    4f14:	addlt	r4, fp, r7, lsr ip
    4f18:	ldrmi	sl, [r7], -r1, lsl #28
    4f1c:	pkhbtmi	r4, r8, sl, lsl #12
    4f20:			; <UNDEFINED> instruction: 0x4631591c
    4f24:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4f28:			; <UNDEFINED> instruction: 0xf8cd4605
    4f2c:	stmdavs	r3!, {ip, pc}
    4f30:			; <UNDEFINED> instruction: 0xf7ff9309
    4f34:	stmiblt	r0, {r0, r1, r2, r4, r5, fp, ip, sp, lr, pc}^
    4f38:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
    4f3c:	ldclvs	8, cr6, [fp], {27}
    4f40:	cmpcs	pc, fp, ror #18
    4f44:	cmpeq	lr, #111	; 0x6f	; <UNPREDICTABLE>
    4f48:	strtmi	r9, [r8], -r0, lsl #6
    4f4c:			; <UNDEFINED> instruction: 0xff2cf004
    4f50:	stmdavs	r3!, {r0, r3, r9, fp, ip, pc}
    4f54:			; <UNDEFINED> instruction: 0xd148429a
    4f58:	pop	{r0, r1, r3, ip, sp, pc}
    4f5c:	strdls	r8, [r0], -r0
    4f60:	tstcs	r0, r8, lsr #12
    4f64:			; <UNDEFINED> instruction: 0xff20f004
    4f68:	stmdbmi	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4f6c:	svceq	0x0001f1b8
    4f70:	ldrbtmi	r4, [r9], #-1611	; 0xfffff9b5
    4f74:			; <UNDEFINED> instruction: 0x4642bf14
    4f78:	stmdavs	r9, {r0, r2, r9, sp}
    4f7c:			; <UNDEFINED> instruction: 0xf7fd6808
    4f80:			; <UNDEFINED> instruction: 0x4680effc
    4f84:	ldrbeq	fp, [fp, -r8, asr #6]!
    4f88:	blls	78ff4 <EXEC_NAME@@Base+0x57fec>
    4f8c:	andeq	pc, r1, #23
    4f90:	subcs	fp, r0, #24, 30	; 0x60
    4f94:			; <UNDEFINED> instruction: 0xf8d307b8
    4f98:	svclt	0x00483094
    4f9c:	ldrbeq	r3, [r9, -r0, lsl #5]!
    4fa0:			; <UNDEFINED> instruction: 0xf502bf48
    4fa4:	ldrbeq	r7, [fp, r0, lsl #5]
    4fa8:	ldrtmi	sp, [r0], -r9, lsl #8
    4fac:			; <UNDEFINED> instruction: 0xf7fd4641
    4fb0:	stmdblt	r0!, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
    4fb4:	mcr	7, 6, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    4fb8:	subsmi	r6, fp, #196608	; 0x30000
    4fbc:	strbmi	r9, [r0], -r0, lsl #6
    4fc0:	svc	0x0016f7fd
    4fc4:			; <UNDEFINED> instruction: 0xb1209900
    4fc8:			; <UNDEFINED> instruction: 0x4668b919
    4fcc:	blx	c42fd2 <EXEC_NAME@@Base+0xc21fca>
    4fd0:	stmdbcs	r0, {r8, fp, ip, pc}
    4fd4:	submi	sp, r9, #196, 20	; 0xc4000
    4fd8:			; <UNDEFINED> instruction: 0xf7fde7b7
    4fdc:	stmdavs	r1, {r4, r5, r7, r9, sl, fp, sp, lr, pc}
    4fe0:	tstls	r0, r9, asr #4
    4fe4:	ble	feecf3ec <EXEC_NAME@@Base+0xfeeae3e4>
    4fe8:			; <UNDEFINED> instruction: 0xf7fde7f5
    4fec:	svclt	0x0000ed42
    4ff0:	ldrdeq	fp, [r1], -lr
    4ff4:	andeq	r0, r0, r0, asr #5
    4ff8:	andeq	ip, r1, lr, lsl #4
    4ffc:	ldrdeq	ip, [r1], -r6
    5000:	svcmi	0x00f0e92d
    5004:	ldcmi	0, cr11, [r9], #-532	; 0xfffffdec
    5008:	ldcmi	6, cr4, [r9, #-608]!	; 0xfffffda0
    500c:	ldrbtmi	r4, [ip], #-1559	; 0xfffff9e9
    5010:	andcs	r9, r0, #15, 28	; 0xf0
    5014:	ldrdge	pc, [r0], #-141	; 0xffffff73
    5018:	strtmi	r5, [r3], -r5, ror #18
    501c:	stmdavs	fp!, {r1, r9, ip, pc}
    5020:			; <UNDEFINED> instruction: 0xf0169303
    5024:	andle	r0, ip, r1, lsl #6
    5028:			; <UNDEFINED> instruction: 0xf06f2126
    502c:	movwls	r0, #8997	; 0x2325
    5030:	cdp2	0, 11, cr15, cr10, cr4, {0}
    5034:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
    5038:			; <UNDEFINED> instruction: 0xd155429a
    503c:	pop	{r0, r2, ip, sp, pc}
    5040:			; <UNDEFINED> instruction: 0x46818ff0
    5044:	stmdbcs	r1, {r0, r1, r3, r5, fp, lr}
    5048:	svclt	0x00144478
    504c:	andcs	r4, r5, #10485760	; 0xa00000
    5050:	stmdavs	r8, {r0, fp, sp, lr}
    5054:	svc	0x0090f7fd
    5058:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    505c:	ldmib	sp, {r1, r2, r4, r5, ip, lr, pc}^
    5060:	addsmi	r2, r3, #1140850688	; 0x44000000
    5064:	sasxmi	fp, r3, r8
    5068:	cmplt	r3, r8, lsl r6
    506c:	ldc	7, cr15, [r8], {253}	; 0xfd
    5070:	tstlt	r8, #4, 12	; 0x400000
    5074:	bls	4569c0 <EXEC_NAME@@Base+0x4359b8>
    5078:	ldcl	7, cr15, [r0], {253}	; 0xfd
    507c:	ldrmi	lr, [ip], -r0
    5080:	ldrtmi	r9, [r3], -r0, lsl #8
    5084:	ldrtmi	r4, [r9], -r2, asr #12
    5088:			; <UNDEFINED> instruction: 0xf7fd4658
    508c:	andls	lr, r2, r4, lsr lr
    5090:			; <UNDEFINED> instruction: 0xf7fd4658
    5094:			; <UNDEFINED> instruction: 0xb120eeae
    5098:	bllt	6b4a8 <EXEC_NAME@@Base+0x4a4a0>
    509c:			; <UNDEFINED> instruction: 0xf7ffa802
    50a0:	stmdbls	r2, {r0, r1, r2, r6, r7, r9, fp, ip, sp, lr, pc}
    50a4:			; <UNDEFINED> instruction: 0x4648b9d9
    50a8:			; <UNDEFINED> instruction: 0x46229b12
    50ac:			; <UNDEFINED> instruction: 0xf878f006
    50b0:	adcsle	r2, pc, r0, lsl #24
    50b4:			; <UNDEFINED> instruction: 0xf7fd4620
    50b8:			; <UNDEFINED> instruction: 0xe7bbec7c
    50bc:			; <UNDEFINED> instruction: 0xf06f4648
    50c0:	movwcs	r0, #49419	; 0xc10b
    50c4:			; <UNDEFINED> instruction: 0xf0049302
    50c8:	ldr	pc, [r3, pc, ror #28]!
    50cc:	mrc	7, 1, APSR_nzcv, cr6, cr13, {7}
    50d0:	strbmi	r6, [r8], -r1, lsl #16
    50d4:	movwls	r4, #8779	; 0x224b
    50d8:	cdp2	0, 6, cr15, cr6, cr4, {0}
    50dc:	submi	lr, r9, #44564480	; 0x2a80000
    50e0:			; <UNDEFINED> instruction: 0xf0044648
    50e4:	strb	pc, [r3, r1, ror #28]!	; <UNPREDICTABLE>
    50e8:	stcl	7, cr15, [r2], {253}	; 0xfd
    50ec:	andeq	fp, r1, r2, ror #25
    50f0:	andeq	r0, r0, r0, asr #5
    50f4:	andeq	ip, r1, r0, lsl #2
    50f8:	svcmi	0x00f0e92d
    50fc:	mcrrmi	6, 1, r4, lr, cr7
    5100:	cdpmi	6, 4, cr4, cr14, cr5, {0}
    5104:	ldrbtmi	fp, [ip], #-133	; 0xffffff7b
    5108:	ldrbtmi	r4, [lr], #-2893	; 0xfffff4b3
    510c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5110:	ldmpl	r4!, {r1, r5, fp, sp, lr}^
    5114:	stmdavs	r3!, {r4, fp, sp, lr}
    5118:	andhi	pc, r8, sp, asr #17
    511c:			; <UNDEFINED> instruction: 0x9018f8d0
    5120:	ldrmi	r9, [r9, #771]!	; 0x303
    5124:			; <UNDEFINED> instruction: 0xf06fbf3e
    5128:	tstcs	r6, r5, lsl r3
    512c:	movtle	r9, #8962	; 0x2302
    5130:	strbmi	r2, [r3], -r1, lsl #18
    5134:			; <UNDEFINED> instruction: 0x460abf14
    5138:			; <UNDEFINED> instruction: 0xf7fd2205
    513c:	pkhbtmi	lr, r2, lr, lsl #30
    5140:	bmi	1031da8 <EXEC_NAME@@Base+0x1010da0>
    5144:	orrcs	r4, r0, r3, asr #12
    5148:			; <UNDEFINED> instruction: 0xf7fd58b2
    514c:			; <UNDEFINED> instruction: 0x4606edfe
    5150:	eorsle	r2, pc, r0, lsl #16
    5154:	vmla.i8	d24, d20, d3
    5158:	andsmi	r0, sl, #-268435441	; 0xf000000f
    515c:	stmibvs	r3, {r1, r8, ip, lr, pc}
    5160:	strtle	r0, [ip], #-1947	; 0xfffff865
    5164:			; <UNDEFINED> instruction: 0xf06f2700
    5168:	ssatmi	r0, #25, r5, lsl #6
    516c:	ldrtmi	r9, [r0], -r2, lsl #6
    5170:	ldcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    5174:			; <UNDEFINED> instruction: 0xf7fd4650
    5178:	stmdbls	r2, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    517c:	ldmdblt	r9, {r5, r6, r8, ip, sp, pc}^
    5180:			; <UNDEFINED> instruction: 0xf7ffa802
    5184:	stmdbls	r2, {r0, r2, r4, r6, r9, fp, ip, sp, lr, pc}
    5188:			; <UNDEFINED> instruction: 0xf7fde006
    518c:			; <UNDEFINED> instruction: 0x2700edd8
    5190:	stmdavs	r1, {r3, r4, r5, r7, r9, sl, lr}
    5194:	tstls	r2, r9, asr #4
    5198:	blle	2cf5a0 <EXEC_NAME@@Base+0x2ae598>
    519c:			; <UNDEFINED> instruction: 0x4643463a
    51a0:			; <UNDEFINED> instruction: 0xf0054628
    51a4:	bls	105120 <EXEC_NAME@@Base+0xe4118>
    51a8:	addsmi	r6, sl, #2293760	; 0x230000
    51ac:	andlt	sp, r5, r2, asr #2
    51b0:	svchi	0x00f0e8bd
    51b4:	strtmi	r4, [r8], -r9, asr #4
    51b8:	ldc2l	0, cr15, [r6, #16]!
    51bc:			; <UNDEFINED> instruction: 0xf7fde7f3
    51c0:	cmnlt	r8, r4, asr lr
    51c4:	ldc	7, cr15, [sl, #1012]!	; 0x3f4
    51c8:	ldrtmi	r2, [r8], r0, lsl #14
    51cc:	subsmi	r6, fp, #196608	; 0x30000
    51d0:	strb	r9, [ip, r2, lsl #6]
    51d4:	ldc	7, cr15, [r2, #1012]!	; 0x3f4
    51d8:	ldrtmi	r2, [r8], r0, lsl #14
    51dc:	subsmi	r6, fp, #196608	; 0x30000
    51e0:	strb	r9, [r7, r2, lsl #6]
    51e4:			; <UNDEFINED> instruction: 0x46484639
    51e8:	blx	8c1212 <EXEC_NAME@@Base+0x8a020a>
    51ec:	stmibvc	r0!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    51f0:	strmi	r4, [r0], r3, lsl #13
    51f4:	ldmib	sp, {r1, r3, r4, r6, r9, sl, lr}^
    51f8:	strbmi	r0, [fp], -lr, lsl #2
    51fc:	stc2	0, cr15, [r4], #32
    5200:	movwls	r4, #5655	; 0x1617
    5204:	strmi	r4, [fp], -r2, lsl #12
    5208:			; <UNDEFINED> instruction: 0xf7fd6830
    520c:	stmdacs	r1, {r2, r4, sl, fp, sp, lr, pc}
    5210:	andeq	pc, r0, #1073741852	; 0x4000001c
    5214:			; <UNDEFINED> instruction: 0x2700bfbc
    5218:	blle	fea16d00 <EXEC_NAME@@Base+0xfe9f5cf8>
    521c:	vqrdmulh.s<illegal width 8>	d15, d1, d11
    5220:	movwcc	pc, #39680	; 0x9b00	; <UNPREDICTABLE>
    5224:	smlatbeq	r0, fp, fp, pc	; <UNPREDICTABLE>
    5228:	blls	56294 <EXEC_NAME@@Base+0x3528c>
    522c:	bl	104b950 <EXEC_NAME@@Base+0x102a948>
    5230:	ldr	r0, [ip, r3, lsl #16]
    5234:	ldc	7, cr15, [ip], {253}	; 0xfd
    5238:	andeq	ip, r1, r2, asr #32
    523c:	andeq	fp, r1, r6, ror #23
    5240:	andeq	r0, r0, r0, asr #5
    5244:			; <UNDEFINED> instruction: 0x000002b8
    5248:	svcmi	0x00f0e92d
    524c:	svcmi	0x00ce4690
    5250:	bmi	ff3b14b4 <EXEC_NAME@@Base+0xff3904ac>
    5254:	ldrbtmi	r4, [pc], #-1564	; 525c <ntfs_check_empty_dir@plt+0x2214>
    5258:	strmi	r4, [sp], -r6, lsl #12
    525c:	ldmpl	sl!, {r6, r9, sl, lr}
    5260:	movwcs	r4, #1595	; 0x63b
    5264:	movwls	r9, #37640	; 0x9308
    5268:	andls	sl, r5, #8, 18	; 0x20000
    526c:	ldmdavs	r2, {r2, r3, r8, r9, ip, pc}
    5270:			; <UNDEFINED> instruction: 0x9322e9dd
    5274:	andsls	r9, r5, #36, 30	; 0x90
    5278:			; <UNDEFINED> instruction: 0xf7fd9306
    527c:			; <UNDEFINED> instruction: 0xf1b0ee46
    5280:	vmlsl.s8	q8, d0, d0
    5284:	blmi	ff0a55b8 <EXEC_NAME@@Base+0xff0845b0>
    5288:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    528c:	bcs	201fc <nf_ns_user_prefix@@Base+0x11874>
    5290:	adcshi	pc, fp, r0, asr #32
    5294:			; <UNDEFINED> instruction: 0xf0002d0b
    5298:	ldmibmi	lr!, {r1, r2, r4, r8, pc}
    529c:			; <UNDEFINED> instruction: 0xf04f2d01
    52a0:	ldrbtmi	r0, [r9], #-768	; 0xfffffd00
    52a4:	qadd16mi	fp, sl, r4
    52a8:	stmdavs	r9, {r0, r2, r9, sp}
    52ac:			; <UNDEFINED> instruction: 0xf7fd6808
    52b0:	strmi	lr, [r5], -r4, ror #28
    52b4:			; <UNDEFINED> instruction: 0xf0002800
    52b8:			; <UNDEFINED> instruction: 0xf10d80b9
    52bc:			; <UNDEFINED> instruction: 0x46300b34
    52c0:			; <UNDEFINED> instruction: 0xf7fe4659
    52c4:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    52c8:	tsthi	r3, r0, asr #32	; <UNPREDICTABLE>
    52cc:			; <UNDEFINED> instruction: 0xf4044bb2
    52d0:			; <UNDEFINED> instruction: 0xf5b24270
    52d4:	ldrbtmi	r4, [fp], #-3968	; 0xfffff080
    52d8:			; <UNDEFINED> instruction: 0xf000681b
    52dc:	ldmvs	r9, {r0, r3, r5, r6, r7, pc}^
    52e0:	tsteq	r1, r4, lsr #20
    52e4:	smlabteq	r8, r1, r3, pc	; <UNPREDICTABLE>
    52e8:			; <UNDEFINED> instruction: 0xf8d39107
    52ec:			; <UNDEFINED> instruction: 0xb16e609c
    52f0:	addmi	pc, r0, #679477248	; 0x28800000
    52f4:	blx	feca1268 <EXEC_NAME@@Base+0xfec80260>
    52f8:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    52fc:			; <UNDEFINED> instruction: 0xf0002b00
    5300:			; <UNDEFINED> instruction: 0x462980f8
    5304:			; <UNDEFINED> instruction: 0xf7fd4658
    5308:	strmi	lr, [r6], -r6, lsl #28
    530c:	ldrbtvs	pc, [pc], #-1060	; 5314 <ntfs_check_empty_dir@plt+0x22cc>	; <UNPREDICTABLE>
    5310:	streq	pc, [pc], #-36	; 5318 <ntfs_check_empty_dir@plt+0x22d0>
    5314:	svcmi	0x00c0f5b4
    5318:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
    531c:	svcmi	0x0020f5b4
    5320:	rscshi	pc, r2, r0
    5324:	svcpl	0x0000f5b4
    5328:	mrshi	pc, (UNDEF: 0)	; <UNPREDICTABLE>
    532c:	blx	17ea334 <EXEC_NAME@@Base+0x17c932c>
    5330:	bls	242160 <EXEC_NAME@@Base+0x221158>
    5334:			; <UNDEFINED> instruction: 0x46284631
    5338:	mrc	7, 3, APSR_nzcv, cr4, cr13, {7}
    533c:	stccs	6, cr4, [r0], {4}
    5340:	blmi	fe5b9518 <EXEC_NAME@@Base+0xfe598510>
    5344:			; <UNDEFINED> instruction: 0xf686fab6
    5348:	ldmdbeq	r6!, {r0, r1, r3, r4, r5, r6, sl, lr}^
    534c:			; <UNDEFINED> instruction: 0xf8d3681b
    5350:	blcs	115c8 <nf_ns_user_prefix@@Base+0x2c40>
    5354:	strcs	fp, [r0], -r8, lsl #30
    5358:			; <UNDEFINED> instruction: 0xf0402e00
    535c:	stmdbvs	r3!, {r0, r3, r4, r5, r6, r7, pc}^
    5360:	eoreq	pc, r0, #67	; 0x43
    5364:	svccs	0x00006162
    5368:	rscshi	pc, r0, r0
    536c:			; <UNDEFINED> instruction: 0xf4134a8c
    5370:	ldrbtmi	r6, [sl], #-3840	; 0xfffff100
    5374:			; <UNDEFINED> instruction: 0x2602bf14
    5378:	ldmdavs	r2, {r9, sl, sp}
    537c:	tstlt	r9, r1, lsl pc
    5380:	svclt	0x0048045b
    5384:	streq	pc, [r4], -r6, asr #32
    5388:	movwcs	lr, #35282	; 0x89d2
    538c:	svclt	0x00184313
    5390:	streq	pc, [r8], -r6, asr #32
    5394:	movwcs	lr, #2516	; 0x9d4
    5398:	strtmi	r4, [r8], -r1, asr #12
    539c:	b	ff743398 <EXEC_NAME@@Base+0xff722390>
    53a0:			; <UNDEFINED> instruction: 0xeeb24a80
    53a4:	stmdbvs	r1!, {r2, r8, r9, fp, ip, sp, lr}
    53a8:			; <UNDEFINED> instruction: 0xf04f447a
    53ac:	ldc	12, cr0, [pc, #4]	; 53b8 <ntfs_check_empty_dir@plt+0x2370>
    53b0:	b	1060188 <EXEC_NAME@@Base+0x103f180>
    53b4:	ldmdavs	r3, {r2, r3, r8}
    53b8:			; <UNDEFINED> instruction: 0xf1094658
    53bc:			; <UNDEFINED> instruction: 0xf8d30208
    53c0:	stmdavs	r3!, {sp, lr, pc}
    53c4:	strtmi	r6, [r1], -r1, lsr #2
    53c8:	andcc	pc, r0, r9, asr #17
    53cc:			; <UNDEFINED> instruction: 0x3094f8de
    53d0:	andgt	pc, r4, r9, asr #17
    53d4:	svceq	0x0001f013
    53d8:	cdp	15, 11, cr11, cr0, cr8, {0}
    53dc:	vstr	d7, [r9, #280]	; 0x118
    53e0:	vstr	d7, [r9, #112]	; 0x70
    53e4:			; <UNDEFINED> instruction: 0xf7ff7b1e
    53e8:	strtmi	pc, [r9], -fp, lsr #18
    53ec:	strtmi	r9, [r0], -ip
    53f0:	b	1c433ec <EXEC_NAME@@Base+0x1c223e4>
    53f4:	blls	33187c <EXEC_NAME@@Base+0x310874>
    53f8:	stmdage	ip, {r0, r1, r4, r8, fp, ip, sp, pc}
    53fc:			; <UNDEFINED> instruction: 0xf918f7ff
    5400:	strtmi	r2, [r8], -r6, lsl #2
    5404:	stc	7, cr15, [r4], {253}	; 0xfd
    5408:	ldmdavs	r8, {r1, r2, r4, sp, lr, pc}
    540c:	movwcs	r4, #5714	; 0x1652
    5410:			; <UNDEFINED> instruction: 0xf7fd9908
    5414:	stmdacs	r0, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
    5418:	svcge	0x003cf43f
    541c:	stc	7, cr15, [lr], {253}	; 0xfd
    5420:	ldrtmi	r2, [r5], -r0, lsl #12
    5424:	subsmi	r6, fp, #196608	; 0x30000
    5428:	and	r9, r5, ip, lsl #6
    542c:	stc	7, cr15, [r6], {253}	; 0xfd
    5430:	stmdavs	r3, {r9, sl, sp}
    5434:	movwls	r4, #49755	; 0xc25b
    5438:			; <UNDEFINED> instruction: 0xf7fd9808
    543c:			; <UNDEFINED> instruction: 0x4628eaba
    5440:	ldcl	7, cr15, [r6], {253}	; 0xfd
    5444:	blls	3318cc <EXEC_NAME@@Base+0x3108c4>
    5448:	stmdage	ip, {r0, r1, r4, r8, fp, ip, sp, pc}
    544c:			; <UNDEFINED> instruction: 0xf8f0f7ff
    5450:	tstlt	r8, r9, lsl #16
    5454:	b	feb43450 <EXEC_NAME@@Base+0xfeb22448>
    5458:	bicmi	r9, r3, #12, 16	; 0xc0000
    545c:	svccs	0x00000fdb
    5460:	movwcs	fp, #3848	; 0xf08
    5464:	blls	173978 <EXEC_NAME@@Base+0x152970>
    5468:	ldmdavs	fp, {r0, r2, r4, r9, fp, ip, pc}
    546c:			; <UNDEFINED> instruction: 0xf040429a
    5470:	andslt	r8, r7, r3, lsl #1
    5474:	svchi	0x00f0e8bd
    5478:			; <UNDEFINED> instruction: 0xf7fd2040
    547c:	stmdacs	r0, {r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    5480:	blmi	1279610 <EXEC_NAME@@Base+0x1258608>
    5484:			; <UNDEFINED> instruction: 0xf8d92400
    5488:	ldrbtmi	r1, [fp], #-0
    548c:	ldmdavs	sl, {r1, r2, r7, r8, sp, lr}
    5490:	strne	lr, [r4], #-2496	; 0xfffff640
    5494:	ldrsbtcc	pc, [r8], r2	; <UNPREDICTABLE>
    5498:	strcc	lr, [r0], #-2496	; 0xfffff640
    549c:	subsvs	fp, r8, r3, lsl #2
    54a0:	adcseq	pc, r8, r2, asr #17
    54a4:	strmi	r1, [r2], -r3, asr #15
    54a8:	stmib	r7, {r2, r3, fp, ip, pc}^
    54ac:	ldrb	r2, [sl, r4, lsl #6]
    54b0:	stmdals	fp, {r0, r3, r4, r8, fp, sp, lr}
    54b4:	tsteq	r1, r4, lsr #20
    54b8:	smlabteq	r8, r1, r3, pc	; <UNPREDICTABLE>
    54bc:	addvs	pc, r0, r0, lsl #8
    54c0:	tstls	r7, r1, lsl #6
    54c4:			; <UNDEFINED> instruction: 0x2600e711
    54c8:	mvnscc	pc, #79	; 0x4f
    54cc:	movwls	r4, #50741	; 0xc635
    54d0:	blge	2ff3a0 <EXEC_NAME@@Base+0x2de398>
    54d4:	strtmi	sl, [r9], -sl, lsl #20
    54d8:			; <UNDEFINED> instruction: 0xf7fd4658
    54dc:			; <UNDEFINED> instruction: 0x4606ea32
    54e0:			; <UNDEFINED> instruction: 0xf47f2800
    54e4:			; <UNDEFINED> instruction: 0xf7fdaef3
    54e8:	stmdavs	r3, {r1, r3, r5, sl, fp, sp, lr, pc}
    54ec:	movwls	r4, #49755	; 0xc25b
    54f0:	andls	lr, r1, #42467328	; 0x2880000
    54f4:	bls	1d6da8 <EXEC_NAME@@Base+0x1b5da0>
    54f8:	ldmdbls	r1, {r3, r4, r6, r9, sl, lr}
    54fc:	bls	2a9d04 <EXEC_NAME@@Base+0x288cfc>
    5500:	b	ff0c34fc <EXEC_NAME@@Base+0xff0a24f4>
    5504:	str	r4, [r1, -r6, lsl #12]
    5508:	stmdbge	r9, {r1, r2, fp, ip, pc}
    550c:	ldcl	7, cr15, [ip], #1012	; 0x3f4
    5510:	blle	fe2cf518 <EXEC_NAME@@Base+0xfe2ae510>
    5514:	blx	17ec540 <EXEC_NAME@@Base+0x17cb538>
    5518:	andls	pc, r1, sl, lsl #7
    551c:	bls	216de8 <EXEC_NAME@@Base+0x1f5de0>
    5520:	strls	r4, [r0], #-1576	; 0xfffff9d8
    5524:	stc	7, cr15, [r4], {253}	; 0xfd
    5528:	str	r4, [r8, -r4, lsl #12]
    552c:			; <UNDEFINED> instruction: 0x2320e9dd
    5530:	strls	r4, [r0], #-1585	; 0xfffff9cf
    5534:	stmib	sp, {r3, r5, r9, sl, lr}^
    5538:	blx	17ce148 <EXEC_NAME@@Base+0x17ad140>
    553c:	bls	24236c <EXEC_NAME@@Base+0x221364>
    5540:	stmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5544:	ldrbt	r4, [sl], r4, lsl #12
    5548:	str	r9, [ip, ip, lsl #16]
    554c:			; <UNDEFINED> instruction: 0xe721463e
    5550:	strtmi	r9, [r1], -r7, lsl #22
    5554:	ldrbmi	r9, [r8], -r0, lsl #10
    5558:	movwls	r9, #6673	; 0x1a11
    555c:			; <UNDEFINED> instruction: 0xf7fd9b0a
    5560:	stmdacs	r0, {r4, r5, r6, r8, r9, fp, sp, lr, pc}
    5564:	mrcge	6, 7, APSR_nzcv, cr11, cr15, {5}
    5568:	blcs	2c1a0 <EXEC_NAME@@Base+0xb198>
    556c:	mrcge	4, 7, APSR_nzcv, cr7, cr15, {3}
    5570:			; <UNDEFINED> instruction: 0xf7ffa80c
    5574:	usat	pc, #18, sp, asr #16	; <UNPREDICTABLE>
    5578:	b	1ec3574 <EXEC_NAME@@Base+0x1ea256c>
    557c:	andhi	pc, r0, pc, lsr #7
	...
    5588:	muleq	r1, sl, sl
    558c:	andeq	r0, r0, r0, asr #5
    5590:	andeq	fp, r1, r0, asr #29
    5594:	andeq	fp, r1, r6, lsr #29
    5598:	andeq	fp, r1, r2, ror lr
    559c:	andeq	fp, r1, r0, lsl #28
    55a0:	ldrdeq	fp, [r1], -r6
    55a4:	andeq	fp, r1, r0, lsr #27
    55a8:			; <UNDEFINED> instruction: 0x0001bcbe
    55ac:	mvnsmi	lr, #737280	; 0xb4000
    55b0:	ldcmi	0, cr11, [r7], {169}	; 0xa9
    55b4:	stceq	0, cr15, [r0], {79}	; 0x4f
    55b8:	addslt	r4, fp, #1408	; 0x580
    55bc:	svcls	0x0030447c
    55c0:	strmi	sl, [r0], r6, lsl #28
    55c4:	andls	pc, r5, r4, asr r8	; <UNPREDICTABLE>
    55c8:	stmib	sp, {sl, sp}^
    55cc:	strcs	ip, [r0, #-1795]	; 0xfffff8fd
    55d0:	ldrdgt	pc, [r0], -r9
    55d4:	stmib	sp, {r1, r9, sl, ip, pc}^
    55d8:			; <UNDEFINED> instruction: 0xf8cd4500
    55dc:			; <UNDEFINED> instruction: 0xf7ffc09c
    55e0:	stmdacs	r0, {r0, r1, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    55e4:	ldrtmi	sp, [sl], -ip, lsl #22
    55e8:			; <UNDEFINED> instruction: 0x46404631
    55ec:	blx	ffc41608 <EXEC_NAME@@Base+0xffc20600>
    55f0:			; <UNDEFINED> instruction: 0xf8d99a27
    55f4:	addsmi	r3, sl, #0
    55f8:	eorlt	sp, r9, r7, lsl #2
    55fc:	mvnshi	lr, #12386304	; 0xbd0000
    5600:	strbmi	r4, [r0], -r1, asr #4
    5604:	blx	ff44161e <EXEC_NAME@@Base+0xff420616>
    5608:			; <UNDEFINED> instruction: 0xf7fde7f2
    560c:	svclt	0x0000ea32
    5610:	andeq	fp, r1, r4, lsr r7
    5614:	andeq	r0, r0, r0, asr #5
    5618:	mvnsmi	lr, #737280	; 0xb4000
    561c:	ldcmi	6, cr4, [r7], {148}	; 0x94
    5620:	ldcmi	6, cr4, [r7, #-104]	; 0xffffff98
    5624:	ldrbtmi	fp, [ip], #-169	; 0xffffff57
    5628:	cdpge	7, 0, cr2, cr6, cr0, {0}
    562c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5630:	stmdbpl	r4!, {r0, r1, r5, r9, sl, lr}^
    5634:	strbtmi	r9, [r1], -r3, lsl #2
    5638:	vst1.8	{d25}, [pc], r4
    563c:	stmdavs	r7!, {r5, r8, r9, lr}
    5640:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5644:	strmi	r9, [r5], -r2, lsl #12
    5648:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    564c:			; <UNDEFINED> instruction: 0xf7ff9727
    5650:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    5654:	ldrtmi	sp, [r1], -sl, lsl #22
    5658:			; <UNDEFINED> instruction: 0xf0054628
    565c:	bls	a04060 <EXEC_NAME@@Base+0x9e3058>
    5660:	addsmi	r6, sl, #2293760	; 0x230000
    5664:	eorlt	sp, r9, r7, lsl #2
    5668:	mvnshi	lr, #12386304	; 0xbd0000
    566c:	strtmi	r4, [r8], -r1, asr #4
    5670:	blx	fe6c168a <EXEC_NAME@@Base+0xfe6a0682>
    5674:			; <UNDEFINED> instruction: 0xf7fde7f3
    5678:	svclt	0x0000e9fc
    567c:	andeq	fp, r1, sl, asr #13
    5680:	andeq	r0, r0, r0, asr #5
    5684:			; <UNDEFINED> instruction: 0x4df0e92d
    5688:	ldcmi	0, cr11, [r6], {168}	; 0xa8
    568c:	ldcmi	6, cr2, [r6, #-0]
    5690:	movweq	pc, #46019	; 0xb3c3	; <UNPREDICTABLE>
    5694:	vst3.16	{d20-d22}, [r3 :256], ip
    5698:	svcge	0x00064380
    569c:	beq	417e0 <EXEC_NAME@@Base+0x207d8>
    56a0:			; <UNDEFINED> instruction: 0xf04f5964
    56a4:	stmib	sp, {r8, r9, fp}^
    56a8:	strmi	r6, [r0], r3, lsl #12
    56ac:	strls	r6, [r2, -r5, lsr #16]
    56b0:	blge	3fdec <EXEC_NAME@@Base+0x1ede4>
    56b4:			; <UNDEFINED> instruction: 0xf7ff9527
    56b8:	stmdacs	r0, {r0, r1, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    56bc:	ldrtmi	sp, [r9], -sl, lsl #22
    56c0:			; <UNDEFINED> instruction: 0xf0054640
    56c4:	bls	a03ff8 <EXEC_NAME@@Base+0x9e2ff0>
    56c8:	addsmi	r6, sl, #2293760	; 0x230000
    56cc:	eorlt	sp, r8, r7, lsl #2
    56d0:	ldclhi	8, cr14, [r0, #756]!	; 0x2f4
    56d4:	strbmi	r4, [r0], -r1, asr #4
    56d8:	blx	19c16f2 <EXEC_NAME@@Base+0x19a06ea>
    56dc:			; <UNDEFINED> instruction: 0xf7fde7f3
    56e0:	svclt	0x0000e9c8
    56e4:	andeq	fp, r1, ip, asr r6
    56e8:	andeq	r0, r0, r0, asr #5
    56ec:	mvnsmi	lr, #737280	; 0xb4000
    56f0:	ldcmi	0, cr11, [r3], {169}	; 0xa9
    56f4:	ldcmi	6, cr2, [r3, #-0]
    56f8:	ldrbtmi	fp, [ip], #-667	; 0xfffffd65
    56fc:	ldmdbhi	r0!, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    5700:	vstrge.16	s10, [r6, #-200]	; 0xffffff38	; <UNPREDICTABLE>
    5704:	stmib	sp, {r2, r9, sl, ip, pc}^
    5708:	stmdavs	r7!, {r8, fp, pc}
    570c:	strmi	r9, [r6], -r3, lsl #12
    5710:	strls	r9, [r7, -r2, lsl #10]!
    5714:	ldc2	7, cr15, [r8, #1020]	; 0x3fc
    5718:	blle	28f720 <EXEC_NAME@@Base+0x26e718>
    571c:	ldrtmi	r4, [r0], -r9, lsr #12
    5720:	blx	74173c <EXEC_NAME@@Base+0x720734>
    5724:	stmdavs	r3!, {r0, r1, r2, r5, r9, fp, ip, pc}
    5728:			; <UNDEFINED> instruction: 0xd107429a
    572c:	pop	{r0, r3, r5, ip, sp, pc}
    5730:	submi	r8, r1, #240, 6	; 0xc0000003
    5734:			; <UNDEFINED> instruction: 0xf0044630
    5738:			; <UNDEFINED> instruction: 0xe7f3fb37
    573c:	ldmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5740:	strdeq	fp, [r1], -r6
    5744:	andeq	r0, r0, r0, asr #5
    5748:	push	{r1, r2, r4, r6, r8, r9, fp, lr}
    574c:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    5750:	addlt	r4, sp, r5, asr ip
    5754:	ldrsbge	pc, [r4, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    5758:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    575c:			; <UNDEFINED> instruction: 0x461a4616
    5760:	ldrbtmi	r5, [sl], #2335	; 0x91f
    5764:	strbmi	r4, [r1], -sp, lsl #12
    5768:	bleq	418ac <EXEC_NAME@@Base+0x208a4>
    576c:	ldmdavs	fp!, {r0, r7, r9, sl, lr}
    5770:	andlt	pc, r8, sp, asr #17
    5774:			; <UNDEFINED> instruction: 0xf7fe930b
    5778:			; <UNDEFINED> instruction: 0xf8dafc15
    577c:	stccs	0, cr1, [r1, #-0]
    5780:	svclt	0x0014465b
    5784:	andcs	r4, r5, #44040192	; 0x2a00000
    5788:			; <UNDEFINED> instruction: 0xf7fd6808
    578c:			; <UNDEFINED> instruction: 0x4605ebf6
    5790:	subsle	r2, r6, r0, lsl #16
    5794:	ldrdeq	pc, [r0], -sl
    5798:			; <UNDEFINED> instruction: 0xf0034629
    579c:			; <UNDEFINED> instruction: 0x4604ff5d
    57a0:	blls	f2488 <EXEC_NAME@@Base+0xd1480>
    57a4:			; <UNDEFINED> instruction: 0x3094f8d3
    57a8:	strle	r0, [r7], #-2011	; 0xfffff825
    57ac:	vst1.16	{d20-d22}, [pc], r0
    57b0:	strtmi	r7, [r9], -r0, lsl #5
    57b4:	b	fe9437b0 <EXEC_NAME@@Base+0xfe9227a8>
    57b8:	suble	r2, r9, r0, lsl #16
    57bc:	strtmi	r2, [r8], -r0, lsl #2
    57c0:	bl	ff4c37bc <EXEC_NAME@@Base+0xff4a27b4>
    57c4:	stmdacs	r0, {r7, r9, sl, lr}
    57c8:	ldrtmi	sp, [r4], -r3, rrx
    57cc:	cmple	r4, r0, lsl #28
    57d0:	ldrbtmi	r4, [fp], #-2871	; 0xfffff4c9
    57d4:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}^
    57d8:	bcs	4d148 <EXEC_NAME@@Base+0x2c140>
    57dc:			; <UNDEFINED> instruction: 0xf7fdd949
    57e0:	stmdavs	r3, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}
    57e4:	svclt	0x001c2b02
    57e8:	movwls	r4, #8795	; 0x225b
    57ec:			; <UNDEFINED> instruction: 0xf7fd4640
    57f0:			; <UNDEFINED> instruction: 0x4628ea7c
    57f4:	b	fff437f0 <EXEC_NAME@@Base+0xfff227e8>
    57f8:	stmiblt	r8!, {r1, r8, fp, ip, pc}
    57fc:	blle	6cfc04 <EXEC_NAME@@Base+0x6aebfc>
    5800:	strbmi	fp, [r8], -r6, ror #18
    5804:	mcrr2	0, 0, pc, sl, cr5	; <UNPREDICTABLE>
    5808:	ldmdavs	fp!, {r0, r1, r3, r9, fp, ip, pc}
    580c:			; <UNDEFINED> instruction: 0xd147429a
    5810:	andlt	r4, sp, r0, lsr #12
    5814:	svcmi	0x00f0e8bd
    5818:	stmialt	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    581c:	strbmi	r4, [r8], -sl, lsl #12
    5820:			; <UNDEFINED> instruction: 0xf0054621
    5824:	strb	pc, [pc, sp, lsr #23]!	; <UNPREDICTABLE>
    5828:	mvnle	r2, r0, lsl #18
    582c:			; <UNDEFINED> instruction: 0xf7fea802
    5830:	stmdbls	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    5834:	ble	ff8cfc3c <EXEC_NAME@@Base+0xff8aec34>
    5838:	strbmi	r4, [r8], -r9, asr #4
    583c:	blx	fed41854 <EXEC_NAME@@Base+0xfed2084c>
    5840:			; <UNDEFINED> instruction: 0xf7fde7e2
    5844:			; <UNDEFINED> instruction: 0x462cea7c
    5848:	submi	r6, r9, #65536	; 0x10000
    584c:	ldrb	r9, [r5, r2, lsl #2]
    5850:	movweq	pc, #49263	; 0xc06f	; <UNPREDICTABLE>
    5854:	movwls	r4, #9732	; 0x2604
    5858:	ldrtmi	lr, [r0], -fp, asr #15
    585c:	ldmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5860:	stmdacs	r0, {r2, r9, sl, lr}
    5864:			; <UNDEFINED> instruction: 0xf7fdd1b4
    5868:	stmdavs	r3, {r1, r3, r5, r6, r9, fp, sp, lr, pc}
    586c:	movwls	r4, #8795	; 0x225b
    5870:			; <UNDEFINED> instruction: 0xf1a3e7bc
    5874:	strbmi	r0, [r1], -r1, lsl #4
    5878:			; <UNDEFINED> instruction: 0xf282fab2
    587c:			; <UNDEFINED> instruction: 0x46284633
    5880:	andls	r0, r0, #1343488	; 0x148000
    5884:			; <UNDEFINED> instruction: 0xf0034622
    5888:	stmdacs	r0, {r0, r1, r3, r8, sl, fp, ip, sp, lr, pc}
    588c:	ble	fe9a989c <EXEC_NAME@@Base+0xfe988894>
    5890:			; <UNDEFINED> instruction: 0xf7fde7ac
    5894:			; <UNDEFINED> instruction: 0x4644ea54
    5898:	subsmi	r6, fp, #196608	; 0x30000
    589c:	str	r9, [r8, r2, lsl #6]!
    58a0:	stmia	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    58a4:	andeq	fp, r1, r2, lsr #11
    58a8:	andeq	r0, r0, r0, asr #5
    58ac:	andeq	fp, r1, r6, ror #19
    58b0:	andeq	fp, r1, r6, ror r9
    58b4:	mvnsmi	lr, #737280	; 0xb4000
    58b8:	mrrcmi	9, 0, r2, sp, cr1	; <UNPREDICTABLE>
    58bc:			; <UNDEFINED> instruction: 0xf8df460d
    58c0:			; <UNDEFINED> instruction: 0x4606c174
    58c4:	ldmdbmi	ip, {r2, r3, r4, r5, r6, sl, lr}^
    58c8:			; <UNDEFINED> instruction: 0xf04fb08d
    58cc:			; <UNDEFINED> instruction: 0xf8540300
    58d0:	ldrbtmi	r8, [r9], #-12
    58d4:			; <UNDEFINED> instruction: 0x46224617
    58d8:	svclt	0x00186808
    58dc:			; <UNDEFINED> instruction: 0xf8d8462a
    58e0:	svclt	0x00081000
    58e4:	movwls	r2, #4613	; 0x1205
    58e8:	tstls	fp, r0, lsl #16
    58ec:	bl	11438e8 <EXEC_NAME@@Base+0x11228e0>
    58f0:	suble	r2, sp, r0, lsl #16
    58f4:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    58f8:	ldrtmi	r4, [r0], -r4, lsl #12
    58fc:			; <UNDEFINED> instruction: 0xf7fe4649
    5900:	cmplt	r8, r1, asr fp	; <UNPREDICTABLE>
    5904:			; <UNDEFINED> instruction: 0x07d8683b
    5908:	addcs	fp, r0, #72, 30	; 0x120
    590c:	blls	faeb8 <EXEC_NAME@@Base+0xd9eb0>
    5910:			; <UNDEFINED> instruction: 0x3094f8d3
    5914:	ldrble	r0, [r0, #-2009]!	; 0xfffff827
    5918:	ldrbeq	r6, [fp, #-2403]	; 0xfffff69d
    591c:			; <UNDEFINED> instruction: 0x4620d43e
    5920:	b	19c391c <EXEC_NAME@@Base+0x19a2914>
    5924:			; <UNDEFINED> instruction: 0x9c01b968
    5928:	rsbmi	fp, r1, #164, 2	; 0x29
    592c:			; <UNDEFINED> instruction: 0xf0044630
    5930:	bls	304224 <EXEC_NAME@@Base+0x2e321c>
    5934:	ldrdcc	pc, [r0], -r8
    5938:			; <UNDEFINED> instruction: 0xd177429a
    593c:	pop	{r0, r2, r3, ip, sp, pc}
    5940:	stcls	3, cr8, [r1], {240}	; 0xf0
    5944:	mvnsle	r2, r0, lsl #24
    5948:			; <UNDEFINED> instruction: 0xf7fea801
    594c:	stcls	14, cr15, [r1], {113}	; 0x71
    5950:	mvnle	r2, r0, lsl #24
    5954:			; <UNDEFINED> instruction: 0xf7fd2028
    5958:	strmi	lr, [r1], r4, lsr #16
    595c:	subsle	r2, ip, r0, lsl #16
    5960:	movwcs	lr, #18903	; 0x49d7
    5964:	strmi	lr, [r0], #-2496	; 0xfffff640
    5968:	sfmls	f6, 4, [r1], {4}
    596c:	movwcs	lr, #10688	; 0x29c0
    5970:	movwcs	r2, #512	; 0x200
    5974:	stmib	r0, {r0, r2, r6, r7, r8, sp, lr}^
    5978:	strbmi	r2, [r8], -r4, lsl #6
    597c:	stmib	r7, {r0, r6, r7, r8, r9, sl, ip}^
    5980:	stfcss	f0, [r0], {4}
    5984:			; <UNDEFINED> instruction: 0x4639d1d1
    5988:			; <UNDEFINED> instruction: 0xf0054630
    598c:			; <UNDEFINED> instruction: 0xe7d0fa55
    5990:	ldmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5994:	rsbmi	r6, r4, #4, 16	; 0x40000
    5998:	ldrb	r9, [r2, r1, lsl #8]!
    599c:	andcs	r4, r0, r7, lsr #22
    59a0:	bge	8dda8 <EXEC_NAME@@Base+0x6cda0>
    59a4:	stmib	r7, {r0, r1, r3, r4, r5, r6, sl, lr}^
    59a8:	strtmi	r0, [r1], -r4, lsl #2
    59ac:	stceq	0, cr15, [r0], {79}	; 0x4f
    59b0:			; <UNDEFINED> instruction: 0xf8cd6818
    59b4:			; <UNDEFINED> instruction: 0xf003c008
    59b8:	movtlt	pc, #3405	; 0xd4d	; <UNPREDICTABLE>
    59bc:	stmdbls	r2, {r0, r1, r6, r7, r8, fp, sp, lr}
    59c0:	eorsle	r2, r0, r0, lsl #22
    59c4:			; <UNDEFINED> instruction: 0x4620463a
    59c8:	stmdbls	r2, {r3, r4, r7, r8, r9, sl, lr}
    59cc:	strmi	r4, [r8], -r3, lsl #12
    59d0:			; <UNDEFINED> instruction: 0xf7fc9301
    59d4:	strtmi	lr, [r0], -lr, ror #31
    59d8:	b	2c39d4 <EXEC_NAME@@Base+0x2a29cc>
    59dc:	adcle	r2, r2, r0, lsl #16
    59e0:			; <UNDEFINED> instruction: 0xf013e7af
    59e4:	blls	c95f4 <EXEC_NAME@@Base+0xa85ec>
    59e8:			; <UNDEFINED> instruction: 0xf44fbf14
    59ec:	vst1.64	{d23-d26}, [pc], r0
    59f0:			; <UNDEFINED> instruction: 0xf8d37280
    59f4:	bfieq	r3, r4, #1, #25
    59f8:	strbmi	sp, [r8], -lr, lsl #9
    59fc:			; <UNDEFINED> instruction: 0xf7fd4621
    5a00:	stmdacs	r0, {r7, r8, fp, sp, lr, pc}
    5a04:			; <UNDEFINED> instruction: 0xf06fd188
    5a08:	movwls	r0, #4876	; 0x130c
    5a0c:			; <UNDEFINED> instruction: 0xf7fde784
    5a10:	stmdbls	r2, {r1, r2, r4, r7, r8, fp, sp, lr, pc}
    5a14:	subsmi	r6, fp, #196608	; 0x30000
    5a18:			; <UNDEFINED> instruction: 0xf7fde7d9
    5a1c:	stmdavs	r4, {r4, r7, r8, fp, sp, lr, pc}
    5a20:	strls	r4, [r1], #-612	; 0xfffffd9c
    5a24:			; <UNDEFINED> instruction: 0xf06fe7a9
    5a28:			; <UNDEFINED> instruction: 0xe7d0035e
    5a2c:	stmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a30:	andeq	fp, r1, ip, lsr #8
    5a34:	andeq	r0, r0, r0, asr #5
    5a38:	andeq	fp, r1, r6, ror r8
    5a3c:	andeq	fp, r1, r4, lsr #15
    5a40:	ldrbmi	lr, [r0, sp, lsr #18]!
    5a44:			; <UNDEFINED> instruction: 0xf8df460e
    5a48:	pkhbtmi	r9, r0, ip, lsl #4
    5a4c:	vmlacs.f16	s8, s3, s12	; <UNPREDICTABLE>
    5a50:	blmi	fe196e3c <EXEC_NAME@@Base+0xfe175e34>
    5a54:			; <UNDEFINED> instruction: 0xf04fb08c
    5a58:			; <UNDEFINED> instruction: 0xf8590400
    5a5c:	ldrbtmi	r7, [fp], #-1
    5a60:	svclt	0x00184615
    5a64:	ldmdavs	r8, {r1, r4, r5, r9, sl, lr}
    5a68:	andcs	fp, r5, #8, 30
    5a6c:			; <UNDEFINED> instruction: 0x46236839
    5a70:	stmdavs	r0, {r0, sl, ip, pc}
    5a74:			; <UNDEFINED> instruction: 0xf7fd910b
    5a78:	strmi	lr, [r2], r0, lsl #21
    5a7c:	rsbsle	r2, sl, r0, lsl #16
    5a80:			; <UNDEFINED> instruction: 0xf4136943
    5a84:	eorsle	r6, r5, r0, lsl #7
    5a88:	stcge	6, cr4, [r3], {161}	; 0xa1
    5a8c:	strtmi	r4, [r1], -r0, asr #12
    5a90:	blx	fe243a90 <EXEC_NAME@@Base+0xfe222a88>
    5a94:	stmdavs	fp!, {r3, r6, r8, ip, sp, pc}
    5a98:	svclt	0x004807d9
    5a9c:	ldrble	r2, [r6, #-640]!	; 0xfffffd80
    5aa0:			; <UNDEFINED> instruction: 0xf8d39b03
    5aa4:	bfieq	r3, r4, #1, #24
    5aa8:			; <UNDEFINED> instruction: 0xf8dad57d
    5aac:	ldrbeq	r3, [sl, #-20]	; 0xffffffec
    5ab0:	addhi	pc, r8, r0, lsl #2
    5ab4:	bcs	2c2c0 <EXEC_NAME@@Base+0xb2b8>
    5ab8:	stmdavs	sl!, {r0, r1, r8, r9, fp, ip, lr, pc}
    5abc:			; <UNDEFINED> instruction: 0xf0400790
    5ac0:	strcs	r8, [r0], #-165	; 0xffffff5b
    5ac4:			; <UNDEFINED> instruction: 0xf7fd4648
    5ac8:	ldrbmi	lr, [r0], -r8, asr #17
    5acc:	ldmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ad0:	tstlt	r8, r1, lsl #18
    5ad4:	subsle	r2, r5, r0, lsl #18
    5ad8:	ble	6cfee0 <EXEC_NAME@@Base+0x6aeed8>
    5adc:	strbmi	r4, [r0], -r9, asr #4
    5ae0:			; <UNDEFINED> instruction: 0xf962f004
    5ae4:	ldmdavs	fp!, {r0, r1, r3, r9, fp, ip, pc}
    5ae8:			; <UNDEFINED> instruction: 0xf040429a
    5aec:	strhlt	r8, [ip], -r8	; <UNPREDICTABLE>
    5af0:			; <UNDEFINED> instruction: 0x87f0e8bd
    5af4:	orrcs	r4, r0, lr, asr sl
    5af8:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    5afc:	stmdb	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b00:	stmdacs	r0, {r0, r7, r9, sl, lr}
    5b04:			; <UNDEFINED> instruction: 0xf7fdd1c1
    5b08:			; <UNDEFINED> instruction: 0x464ce91a
    5b0c:	subsmi	r6, fp, #196608	; 0x30000
    5b10:	ldrb	r9, [sl, r1, lsl #6]
    5b14:			; <UNDEFINED> instruction: 0xf7fd2040
    5b18:	pkhbtmi	lr, r4, sl, lsl #17
    5b1c:			; <UNDEFINED> instruction: 0xf8ccb318
    5b20:			; <UNDEFINED> instruction: 0xf10c6010
    5b24:	cdpmi	14, 5, cr0, cr3, cr0, {1}
    5b28:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5b2c:	stmdavs	r9!, {r3, r5, fp, sp, lr}^
    5b30:	stmiavs	sl!, {r1, r2, r3, r4, r5, r6, sl, lr}
    5b34:	stmib	ip, {r0, r1, r3, r5, r6, r7, fp, sp, lr}^
    5b38:	ldmdavs	r4!, {r0, r2, sl, ip, pc}
    5b3c:	andeq	lr, pc, lr, lsr #17
    5b40:	stmdbvs	r8!, {r0, r1, r3, r5, r6, r7, r8, fp, sp, lr}
    5b44:	stmibvs	sl!, {r0, r3, r5, r6, r8, fp, sp, lr}
    5b48:	andeq	lr, pc, lr, lsr #17
    5b4c:	ldrsbtcc	pc, [r8], r4	; <UNPREDICTABLE>
    5b50:	stmdbcc	r0, {r2, r3, r6, r7, r8, fp, sp, lr, pc}
    5b54:			; <UNDEFINED> instruction: 0xf8c3b10b
    5b58:	strbtmi	ip, [r0], -r4
    5b5c:	adcsgt	pc, r8, r4, asr #17
    5b60:	stmib	r5, {r0, r6, r7, r8, r9, sl, ip}^
    5b64:	stmdbls	r1, {r2, r8}
    5b68:			; <UNDEFINED> instruction: 0xd1b72900
    5b6c:	strbmi	r4, [r0], -r9, lsr #12
    5b70:			; <UNDEFINED> instruction: 0xf962f005
    5b74:			; <UNDEFINED> instruction: 0xf7fde7b6
    5b78:	ldrbmi	lr, [r4], -r2, ror #17
    5b7c:	submi	r6, r9, #65536	; 0x10000
    5b80:	str	r9, [r9, r1, lsl #2]!
    5b84:			; <UNDEFINED> instruction: 0xf7fea801
    5b88:	stmdbls	r1, {r0, r1, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    5b8c:			; <UNDEFINED> instruction: 0xf013e7a4
    5b90:	blls	c97a0 <EXEC_NAME@@Base+0xa8798>
    5b94:			; <UNDEFINED> instruction: 0xf44fbf14
    5b98:	vst1.64	{d23-d26}, [pc], r0
    5b9c:			; <UNDEFINED> instruction: 0xf8d37280
    5ba0:	bfieq	r3, r4, #1, #24
    5ba4:	strtmi	sp, [r0], -r1, lsl #9
    5ba8:			; <UNDEFINED> instruction: 0xf7fd4651
    5bac:	stmdacs	r0, {r1, r3, r5, r7, fp, sp, lr, pc}
    5bb0:	svcge	0x007bf47f
    5bb4:			; <UNDEFINED> instruction: 0x3014f8da
    5bb8:	andeq	pc, ip, #111	; 0x6f
    5bbc:	ldrbeq	r9, [r9, #-513]	; 0xfffffdff
    5bc0:	svcge	0x007ff57f
    5bc4:	andcs	r4, r0, ip, lsr #22
    5bc8:	bge	8dfd0 <EXEC_NAME@@Base+0x6cfc8>
    5bcc:	stmib	r5, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5bd0:	ldrbmi	r0, [r1], -r4, lsl #2
    5bd4:	ldmdavs	r8, {sl, sp}
    5bd8:			; <UNDEFINED> instruction: 0xf0039402
    5bdc:	stmdacs	r0, {r0, r1, r3, r4, r5, sl, fp, ip, sp, lr, pc}
    5be0:	stmdavs	r3, {r2, r4, r5, ip, lr, pc}^
    5be4:	blcs	2bff4 <EXEC_NAME@@Base+0xafec>
    5be8:			; <UNDEFINED> instruction: 0x462ad036
    5bec:			; <UNDEFINED> instruction: 0x47984650
    5bf0:	strmi	r9, [r3], -r2, lsl #18
    5bf4:	movwls	r4, #5640	; 0x1608
    5bf8:	mrc	7, 6, APSR_nzcv, cr10, cr12, {7}
    5bfc:	bllt	72cc08 <EXEC_NAME@@Base+0x70bc00>
    5c00:	movwcs	lr, #18901	; 0x49d5
    5c04:	svclt	0x00184313
    5c08:	smmla	lr, r0, r4, r2
    5c0c:			; <UNDEFINED> instruction: 0xf8b94a1b
    5c10:	ldrbtmi	r0, [sl], #-12
    5c14:	sbclt	r6, r1, #1179648	; 0x120000
    5c18:	svcvs	0x00112900
    5c1c:	strcs	fp, [r0], #-3852	; 0xfffff0f4
    5c20:			; <UNDEFINED> instruction: 0xb1292402
    5c24:	strle	r0, [r3], #-1089	; 0xfffffbbf
    5c28:	svclt	0x0048045b
    5c2c:	streq	pc, [r4], #-68	; 0xffffffbc
    5c30:	movwcs	lr, #35282	; 0x89d2
    5c34:	svclt	0x00184313
    5c38:	streq	pc, [r8], #-68	; 0xffffffbc
    5c3c:	svclt	0x009c2e0f
    5c40:	mvnscc	pc, #79	; 0x4f
    5c44:	ldr	r9, [sp, -r1, lsl #6]!
    5c48:	ldr	r2, [lr, -r0, lsl #8]!
    5c4c:	ldmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c50:	stmdavs	r3, {r1, r8, fp, ip, pc}
    5c54:			; <UNDEFINED> instruction: 0xe7cd425b
    5c58:	cmpeq	lr, #111	; 0x6f	; <UNPREDICTABLE>
    5c5c:			; <UNDEFINED> instruction: 0xf7fce7ca
    5c60:	svclt	0x0000ef08
    5c64:	andeq	fp, r1, r0, lsr #5
    5c68:	andeq	r0, r0, r0, asr #5
    5c6c:	andeq	fp, r1, sl, ror #13
    5c70:			; <UNDEFINED> instruction: 0x000002b8
    5c74:	andeq	fp, r1, r8, lsl r6
    5c78:	andeq	fp, r1, ip, ror r5
    5c7c:	andeq	fp, r1, r6, lsr r5
    5c80:	svcmi	0x00f0e92d
    5c84:			; <UNDEFINED> instruction: 0xf8dfb08f
    5c88:			; <UNDEFINED> instruction: 0x461d91f8
    5c8c:			; <UNDEFINED> instruction: 0x46904c7d
    5c90:	strdls	r4, [r4], -r9
    5c94:	ldrsblt	pc, [r0, #143]!	; 0x8f	; <UNPREDICTABLE>
    5c98:	svclt	0x00142901
    5c9c:	andcs	r4, r5, #10485760	; 0xa00000
    5ca0:	andcc	pc, r4, r9, asr r8	; <UNPREDICTABLE>
    5ca4:	beq	41de8 <EXEC_NAME@@Base+0x20de0>
    5ca8:	cfldrsls	mvf4, [r8], {251}	; 0xfb
    5cac:			; <UNDEFINED> instruction: 0x46199e19
    5cb0:	ldrdeq	pc, [r0], -fp
    5cb4:	movwls	r6, #22537	; 0x5809
    5cb8:	stmdavs	r0, {r0, r1, r4, r6, r9, sl, lr}
    5cbc:	ldmdbls	sl, {r0, r2, r3, r8, ip, pc}
    5cc0:			; <UNDEFINED> instruction: 0xf7fd9107
    5cc4:			; <UNDEFINED> instruction: 0x4607e95a
    5cc8:	rsble	r2, ip, r0, lsl #16
    5ccc:			; <UNDEFINED> instruction: 0xf4136943
    5cd0:	movwls	r6, #25472	; 0x6380
    5cd4:	blls	1f9dc4 <EXEC_NAME@@Base+0x1d8dbc>
    5cd8:			; <UNDEFINED> instruction: 0xf8dbaa0b
    5cdc:	ldrtmi	r0, [r9], -r0
    5ce0:	eorge	pc, ip, sp, asr #17
    5ce4:			; <UNDEFINED> instruction: 0x9010f8d3
    5ce8:	blx	fed41cfe <EXEC_NAME@@Base+0xfed20cf6>
    5cec:			; <UNDEFINED> instruction: 0xf0002800
    5cf0:			; <UNDEFINED> instruction: 0xf8d080b6
    5cf4:			; <UNDEFINED> instruction: 0xf06fa010
    5cf8:	stmdbls	fp, {r1, r2, r3, r4, r6, r8, r9}
    5cfc:	svceq	0x0000f1ba
    5d00:			; <UNDEFINED> instruction: 0xf109d00a
    5d04:	strls	r0, [r0], #-800	; 0xfffffce0
    5d08:	strbmi	r9, [r2], -r2, lsl #6
    5d0c:	strls	r4, [r1], -fp, lsr #12
    5d10:			; <UNDEFINED> instruction: 0x47d04638
    5d14:	strmi	r9, [r3], -fp, lsl #18
    5d18:	movwls	r4, #42504	; 0xa608
    5d1c:	mcr	7, 2, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    5d20:	blcs	2c950 <EXEC_NAME@@Base+0xb948>
    5d24:	svclt	0x0018db4a
    5d28:	beq	41e6c <EXEC_NAME@@Base+0x20e64>
    5d2c:	blmi	15f9e4c <EXEC_NAME@@Base+0x15d8e44>
    5d30:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5d34:	movwcs	lr, #35285	; 0x89d5
    5d38:	cmple	fp, r3, lsl r3
    5d3c:	ldrtmi	r2, [r8], -r6, lsl #2
    5d40:	svc	0x0066f7fc
    5d44:	svceq	0x0000f1ba
    5d48:	eor	sp, r7, fp, lsr #32
    5d4c:	orrcs	r4, r0, r0, asr sl
    5d50:			; <UNDEFINED> instruction: 0xf8599b06
    5d54:			; <UNDEFINED> instruction: 0xf7fc2002
    5d58:			; <UNDEFINED> instruction: 0x4682eff8
    5d5c:			; <UNDEFINED> instruction: 0xf8ddb318
    5d60:			; <UNDEFINED> instruction: 0x46cb9018
    5d64:	add	fp, r0, r5, lsr r9
    5d68:	strmi	r1, [r1], #2084	; 0x824
    5d6c:	streq	lr, [r6], -r1, asr #22
    5d70:	rsble	r1, sp, sp, lsr #20
    5d74:	movweq	lr, #39688	; 0x9b08
    5d78:	movwls	r9, #9472	; 0x2500
    5d7c:	ldrtmi	r4, [r3], -r2, lsr #12
    5d80:	andlt	pc, r4, sp, asr #17
    5d84:			; <UNDEFINED> instruction: 0xf7fc4650
    5d88:	stmdacs	r1, {r1, r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    5d8c:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    5d90:			; <UNDEFINED> instruction: 0xf7fcdaea
    5d94:	stmdavs	r3, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5d98:	movwls	r4, #41563	; 0xa25b
    5d9c:			; <UNDEFINED> instruction: 0xf7fc4650
    5da0:	blls	2c1b18 <EXEC_NAME@@Base+0x2a0b10>
    5da4:			; <UNDEFINED> instruction: 0xf7fce004
    5da8:	stmdavs	r3, {r1, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5dac:	movwls	r4, #41563	; 0xa25b
    5db0:	svclt	0x00c22b00
    5db4:			; <UNDEFINED> instruction: 0xf043697b
    5db8:	cmnvs	fp, r0, lsr #6
    5dbc:			; <UNDEFINED> instruction: 0xf7fd4638
    5dc0:	stmdbls	sl, {r3, r4, fp, sp, lr, pc}
    5dc4:	ldmdblt	r9, {r5, r8, ip, sp, pc}
    5dc8:			; <UNDEFINED> instruction: 0xf7fea80a
    5dcc:	stmdbls	sl, {r0, r4, r5, sl, fp, ip, sp, lr, pc}
    5dd0:	blle	2901d8 <EXEC_NAME@@Base+0x26f1d0>
    5dd4:			; <UNDEFINED> instruction: 0xf0059804
    5dd8:	blls	1840ac <EXEC_NAME@@Base+0x1630a4>
    5ddc:	ldmdavs	fp, {r0, r2, r3, r9, fp, ip, pc}
    5de0:			; <UNDEFINED> instruction: 0xd144429a
    5de4:	pop	{r0, r1, r2, r3, ip, sp, pc}
    5de8:	submi	r8, r9, #240, 30	; 0x3c0
    5dec:			; <UNDEFINED> instruction: 0xf0039804
    5df0:	ubfx	pc, fp, #31, #19
    5df4:	andcs	sl, r0, fp, lsl #18
    5df8:	mcr	7, 0, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    5dfc:	vadd.i8	d25, d8, d12
    5e00:	vmov.i32	d21, #6225920	; 0x005f0000
    5e04:	stmdbls	fp, {r0, r1, r3, r5, r6, r7, sl, ip}
    5e08:	strvs	pc, [r0], r9, asr #4
    5e0c:	strcc	pc, [r0], #-2948	; 0xfffff47c
    5e10:	ldmib	r3, {r0, r3, r4, r8, r9, sp, pc}^
    5e14:	vsubw.s8	q9, q0, d0
    5e18:	bfine	r0, r8, (invalid: 13:0)
    5e1c:	movwcs	pc, #7110	; 0x1bc6	; <UNPREDICTABLE>
    5e20:	rsbne	lr, r4, r0, asr #23
    5e24:	bl	4a0f10 <EXEC_NAME@@Base+0x47ff08>
    5e28:	ldclvs	8, cr0, [ip], #-0
    5e2c:	stmibvc	r0!, {r0, r1, r6, r8, r9, fp, sp, lr, pc}^
    5e30:	movweq	lr, #7096	; 0x1bb8
    5e34:	bl	1a6aa5c <EXEC_NAME@@Base+0x1a49a54>
    5e38:	movwls	r0, #37636	; 0x9304
    5e3c:	ldrdeq	lr, [r8, -r5]
    5e40:	strcc	lr, [r8], #-2525	; 0xfffff623
    5e44:	bl	1c568ac <EXEC_NAME@@Base+0x1c358a4>
    5e48:			; <UNDEFINED> instruction: 0xf6ff0304
    5e4c:			; <UNDEFINED> instruction: 0xe779af77
    5e50:	svceq	0x0000f1b9
    5e54:	eorls	pc, r8, sp, asr #17
    5e58:	svcge	0x0069f73f
    5e5c:			; <UNDEFINED> instruction: 0xf7fce79e
    5e60:	stmdbls	fp, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    5e64:	subsmi	r6, fp, #196608	; 0x30000
    5e68:	strls	lr, [sl, #-1878]	; 0xfffff8aa
    5e6c:			; <UNDEFINED> instruction: 0xf7fce796
    5e70:	svclt	0x0000ee00
    5e74:	andhi	pc, r0, pc, lsr #7
    5e78:	ldrle	r8, [lr, #-0]!
    5e7c:			; <UNDEFINED> instruction: 0x019db1de
    5e80:	andeq	fp, r1, r0, rrx
    5e84:	andeq	r0, r0, r0, asr #5
    5e88:	andeq	fp, r1, r0, lsr #9
    5e8c:	andeq	fp, r1, r8, lsl r4
    5e90:			; <UNDEFINED> instruction: 0x000002b8
    5e94:	svcmi	0x00f0e92d
    5e98:	svcmi	0x00754605
    5e9c:	svclt	0x00142901
    5ea0:	andcs	r4, r5, #10485760	; 0xa00000
    5ea4:	addlt	r4, fp, r3, ror ip
    5ea8:			; <UNDEFINED> instruction: 0xf8df447f
    5eac:	strcs	r8, [r0], -ip, asr #3
    5eb0:	andge	pc, r4, r7, asr r8	; <UNPREDICTABLE>
    5eb4:			; <UNDEFINED> instruction: 0x463344f8
    5eb8:			; <UNDEFINED> instruction: 0xf8d89606
    5ebc:			; <UNDEFINED> instruction: 0xf8da0000
    5ec0:	stmdavs	r0, {ip}
    5ec4:	strls	r9, [r7], -r9, lsl #2
    5ec8:	ldmda	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ecc:	stmdacs	r0, {r2, r9, sl, lr}
    5ed0:	addhi	pc, ip, r0
    5ed4:			; <UNDEFINED> instruction: 0xf4136943
    5ed8:	cmnle	r7, r0, lsl #19
    5edc:	svclt	0x005c075b
    5ee0:	tsteq	r5, #111	; 0x6f	; <UNPREDICTABLE>
    5ee4:	ldrle	r9, [sp], #-775	; 0xfffffcf9
    5ee8:			; <UNDEFINED> instruction: 0xf7fc4620
    5eec:	stmdbls	r7, {r1, r7, r8, r9, sl, fp, sp, lr, pc}
    5ef0:	stmdbcs	r0, {r3, r8, ip, sp, pc}
    5ef4:	stmdbcs	r0, {r0, r1, r2, r3, r6, ip, lr, pc}
    5ef8:			; <UNDEFINED> instruction: 0x4628db53
    5efc:			; <UNDEFINED> instruction: 0xf0049906
    5f00:	blmi	17c5ce4 <EXEC_NAME@@Base+0x17a4cdc>
    5f04:	ldrbtmi	r9, [fp], #-2054	; 0xfffff7fa
    5f08:	addsmi	r3, r8, #8, 6	; 0x20000000
    5f0c:			; <UNDEFINED> instruction: 0xf7fcd001
    5f10:	bls	281458 <EXEC_NAME@@Base+0x260450>
    5f14:	ldrdcc	pc, [r0], -sl
    5f18:			; <UNDEFINED> instruction: 0xf040429a
    5f1c:	andlt	r8, fp, r3, lsr #1
    5f20:	svchi	0x00f0e8bd
    5f24:			; <UNDEFINED> instruction: 0x464b4a56
    5f28:	ldmpl	sl!, {r7, r8, sp}
    5f2c:	svc	0x000cf7fc
    5f30:	stmdacs	r0, {r7, r9, sl, lr}
    5f34:	bvs	fe03a0a4 <EXEC_NAME@@Base+0xfe01909c>
    5f38:	svclt	0x009c2808
    5f3c:	tsteq	r5, #111	; 0x6f	; <UNPREDICTABLE>
    5f40:	stmdble	r4!, {r0, r1, r2, r8, r9, ip, pc}
    5f44:	movweq	pc, #33346	; 0x8242	; <UNPREDICTABLE>
    5f48:	svclt	0x00844298
    5f4c:	msreq	CPSR_xc, #111	; 0x6f
    5f50:	ldmdale	ip, {r0, r1, r2, r8, r9, ip, pc}
    5f54:	stc	7, cr15, [r4, #-1008]!	; 0xfffffc10
    5f58:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    5f5c:	andls	sp, r2, r4, rrx
    5f60:	ldmib	r8, {r9, sp}^
    5f64:	movwcs	r6, #1802	; 0x70a
    5f68:	stmib	sp, {r6, r9, sl, lr}^
    5f6c:			; <UNDEFINED> instruction: 0xf7fc6700
    5f70:	ldmib	r8, {r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    5f74:	addsmi	r2, r9, #671088640	; 0x28000000
    5f78:	addsmi	fp, r0, #8, 30
    5f7c:			; <UNDEFINED> instruction: 0xf7fcd03c
    5f80:	stmdavs	r3, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    5f84:	movwls	r4, #29275	; 0x725b
    5f88:			; <UNDEFINED> instruction: 0xf7fc4658
    5f8c:			; <UNDEFINED> instruction: 0x4640ed12
    5f90:	mcr	7, 3, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    5f94:	stmdage	r7, {r3, r5, r7, r8, r9, sl, sp, lr, pc}
    5f98:	blx	12c3f9a <EXEC_NAME@@Base+0x12a2f92>
    5f9c:	stmdbcs	r0, {r0, r1, r2, r8, fp, ip, pc}
    5fa0:	submi	sp, r9, #700416	; 0xab000
    5fa4:			; <UNDEFINED> instruction: 0xf0034628
    5fa8:			; <UNDEFINED> instruction: 0xe7aafeff
    5fac:	ldrdeq	pc, [r0], -r8
    5fb0:	strtmi	sl, [r1], -r8, lsl #20
    5fb4:			; <UNDEFINED> instruction: 0xf0039608
    5fb8:	msrlt	SPSR_, #315392	; 0x4d000
    5fbc:	stmdbls	r8, {r0, r1, r6, r8, fp, sp, lr}
    5fc0:	bge	1b2db4 <EXEC_NAME@@Base+0x191dac>
    5fc4:	ldrmi	r4, [r8, r0, lsr #12]
    5fc8:	strmi	r9, [r3], -r8, lsl #18
    5fcc:	movwls	r4, #30216	; 0x7608
    5fd0:	stcl	7, cr15, [lr], #1008	; 0x3f0
    5fd4:	blcs	2cbf8 <EXEC_NAME@@Base+0xbbf0>
    5fd8:	stmdami	sl!, {r1, r2, r7, ip, lr, pc}
    5fdc:	andcc	r4, r8, r8, ror r4
    5fe0:	stcl	7, cr15, [r0, #-1008]	; 0xfffffc10
    5fe4:	stmdacs	r0, {r1, r2, ip, pc}
    5fe8:	svcge	0x007ef47f
    5fec:	mcr	7, 5, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    5ff0:	subsmi	r6, fp, #196608	; 0x30000
    5ff4:	ldrb	r9, [r7, -r7, lsl #6]!
    5ff8:	ldmib	r7, {r0, r1, r3, r4, r8, r9, sl, sp, pc}^
    5ffc:			; <UNDEFINED> instruction: 0xf8db6700
    6000:			; <UNDEFINED> instruction: 0xf8db3004
    6004:	adcsmi	r2, fp, #0
    6008:	adcsmi	fp, r2, #8, 30
    600c:			; <UNDEFINED> instruction: 0xf06fd012
    6010:	movwls	r0, #29461	; 0x7315
    6014:			; <UNDEFINED> instruction: 0xf7fce7b8
    6018:	stmdbls	r8, {r1, r4, r7, r9, sl, fp, sp, lr, pc}
    601c:	subsmi	r6, fp, #196608	; 0x30000
    6020:			; <UNDEFINED> instruction: 0xf06fe7d4
    6024:			; <UNDEFINED> instruction: 0xe7d1035e
    6028:	mcr	7, 4, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    602c:	subsmi	r6, fp, #196608	; 0x30000
    6030:	str	r9, [ip, r7, lsl #6]!
    6034:	movweq	pc, #33200	; 0x81b0	; <UNPREDICTABLE>
    6038:			; <UNDEFINED> instruction: 0xf1419304
    603c:	andls	r3, r5, #-268435441	; 0xf000000f
    6040:			; <UNDEFINED> instruction: 0x6704e9dd
    6044:	bge	197978 <EXEC_NAME@@Base+0x176970>
    6048:	andeq	pc, r8, fp, lsl #2
    604c:	ldmdane	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, fp}^
    6050:	streq	pc, [r0, -r7, asr #2]
    6054:	b	1048220 <EXEC_NAME@@Base+0x1027218>
    6058:			; <UNDEFINED> instruction: 0xf7fc71c7
    605c:	stmdacs	r0, {r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    6060:			; <UNDEFINED> instruction: 0xe78cda92
    6064:	stc	7, cr15, [r4, #-1008]	; 0xfffffc10
    6068:	ldmdavc	r4!, {r0, r3, r6, r9, sl, fp, sp, lr}^
    606c:	cmpeq	fp, ip, asr #28
    6070:	andeq	sl, r1, r8, asr #28
    6074:	andeq	r0, r0, r0, asr #5
    6078:	muleq	r1, r4, r2
    607c:	andeq	r7, r0, r2, ror #27
    6080:			; <UNDEFINED> instruction: 0x000002b8
    6084:	andeq	r7, r0, ip, lsl #26
    6088:	stmdbcs	r1, {r0, r2, r3, r5, r8, r9, fp, lr}
    608c:			; <UNDEFINED> instruction: 0x460abf14
    6090:	ldrblt	r2, [r0, #517]!	; 0x205
    6094:	cfstrsmi	mvf4, [fp], #-492	; 0xfffffe14
    6098:	stmdami	fp!, {r0, r2, r9, sl, lr}
    609c:	adclt	r4, r7, r9, lsl r6
    60a0:	stmdbpl	lr, {r8, r9, sp}
    60a4:	stmdavs	r0, {r3, r4, r5, r6, sl, lr}
    60a8:	stmdavs	r0, {r0, r4, r5, fp, sp, lr}
    60ac:			; <UNDEFINED> instruction: 0xf7fc9125
    60b0:	stmdacs	r0, {r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    60b4:	svcge	0x001dd036
    60b8:	strtmi	r4, [r8], -r4, lsl #12
    60bc:			; <UNDEFINED> instruction: 0xf7fd4639
    60c0:	qsub16mi	pc, r1, r1	; <UNPREDICTABLE>
    60c4:	ldrtmi	sl, [r8], -r2, lsl #20
    60c8:	blx	feec40c8 <EXEC_NAME@@Base+0xfeea30c0>
    60cc:	strtmi	r9, [r0], -r1
    60d0:	mcr	7, 4, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    60d4:	stmiblt	r8, {r0, r8, fp, ip, pc}^
    60d8:	blmi	7348c4 <EXEC_NAME@@Base+0x7138bc>
    60dc:	bleq	141bac <EXEC_NAME@@Base+0x120ba4>
    60e0:	blvc	581764 <EXEC_NAME@@Base+0x56075c>
    60e4:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    60e8:	ldmdavs	fp, {r1, r8, fp, sp, pc}
    60ec:			; <UNDEFINED> instruction: 0xf8d3681b
    60f0:			; <UNDEFINED> instruction: 0xf0133094
    60f4:	svclt	0x00080f01
    60f8:	bleq	1201bc0 <EXEC_NAME@@Base+0x11e0bb8>
    60fc:	stc2l	0, cr15, [sl, #16]
    6100:	ldmdavs	r3!, {r0, r2, r5, r9, fp, ip, pc}
    6104:			; <UNDEFINED> instruction: 0xd113429a
    6108:	ldcllt	0, cr11, [r0, #156]!	; 0x9c
    610c:	stmdage	r1, {r0, r3, r5, r8, fp, ip, sp, pc}
    6110:	blx	fe3c4110 <EXEC_NAME@@Base+0xfe3a3108>
    6114:	stmdbcs	r0, {r0, r8, fp, ip, pc}
    6118:	submi	sp, r9, #223	; 0xdf
    611c:			; <UNDEFINED> instruction: 0xf0034628
    6120:	strb	pc, [sp, r3, asr #28]!	; <UNPREDICTABLE>
    6124:	mcr	7, 0, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    6128:	submi	r6, r9, #65536	; 0x10000
    612c:	ldrb	r9, [r3, r1, lsl #2]
    6130:	ldc	7, cr15, [lr], {252}	; 0xfc
    6134:	andhi	pc, r0, pc, lsr #7
	...
    6140:	andeq	sl, r1, ip, asr ip
    6144:	andeq	r0, r0, r0, asr #5
    6148:	andeq	fp, r1, r4, lsr #1
    614c:	andeq	fp, r1, r2, rrx
    6150:	mvnsmi	lr, #737280	; 0xb4000
    6154:	ldcmi	6, cr4, [r6], #-24	; 0xffffffe8
    6158:	ldmdami	r6!, {r4, r7, r9, sl, lr}
    615c:	ldrbtmi	r4, [ip], #-1567	; 0xfffff9e1
    6160:	ldmdavs	r5!, {r0, r2, r4, r5, r9, fp, lr}^
    6164:	strtmi	fp, [r3], -r3, lsl #1
    6168:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
    616c:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
    6170:	stmdavs	r2!, {r0, r1, r4, fp, sp, lr}
    6174:	tstlt	sp, r1, lsl #4
    6178:	ldrdlt	r6, [r2, sl]
    617c:	ldmdblt	r2!, {r1, r3, r4, r6, r7, sl, fp, sp, lr}^
    6180:	strbmi	r6, [r2, #-2138]	; 0xfffff7a6
    6184:			; <UNDEFINED> instruction: 0xf06fd008
    6188:	bls	46308 <EXEC_NAME@@Base+0x25300>
    618c:	addsmi	r6, sl, #2293760	; 0x230000
    6190:	andlt	sp, r3, ip, asr #2
    6194:	mvnshi	lr, #12386304	; 0xbd0000
    6198:	adcsmi	r6, sl, #10092544	; 0x9a0000
    619c:	stmdbcs	r1, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    61a0:	streq	pc, [r0, #-79]	; 0xffffffb1
    61a4:			; <UNDEFINED> instruction: 0x462b6818
    61a8:			; <UNDEFINED> instruction: 0x460abf14
    61ac:	strls	r2, [r0, #-517]	; 0xfffffdfb
    61b0:	mcr	7, 7, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    61b4:	mvnlt	r4, r5, lsl #12
    61b8:	hvclt	13955	; 0x3683
    61bc:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
    61c0:	svcvs	0x00db681b
    61c4:	b	234638 <EXEC_NAME@@Base+0x213630>
    61c8:	movwcc	r0, #4871	; 0x1307
    61cc:			; <UNDEFINED> instruction: 0x464ad116
    61d0:			; <UNDEFINED> instruction: 0x46294630
    61d4:	blx	d441d4 <EXEC_NAME@@Base+0xd231cc>
    61d8:	strtmi	r9, [r8], -r0
    61dc:	mcr	7, 0, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    61e0:	stmdals	r0, {r3, r5, r8, ip, sp, pc}
    61e4:	bicsle	r2, r0, r0, lsl #16
    61e8:			; <UNDEFINED> instruction: 0xf7fe4668
    61ec:	stmdals	r0, {r0, r5, r9, fp, ip, sp, lr, pc}
    61f0:			; <UNDEFINED> instruction: 0xf7fce7cb
    61f4:	stmdavs	r0, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
    61f8:	strb	r4, [r6, r0, asr #4]
    61fc:	ldrtmi	r4, [fp], -r1, lsl #12
    6200:	ldrtmi	r4, [r0], -r2, asr #12
    6204:	ldc	7, cr15, [r4], #1008	; 0x3f0
    6208:			; <UNDEFINED> instruction: 0xf7fcb128
    620c:	stmdavs	r3, {r3, r4, r7, r8, sl, fp, sp, lr, pc}
    6210:	movwls	r4, #603	; 0x25b
    6214:	smlattcs	r4, r1, r7, lr
    6218:			; <UNDEFINED> instruction: 0xf7fc4628
    621c:			; <UNDEFINED> instruction: 0x464aecfa
    6220:	ldrtmi	r4, [r0], -r9, lsr #12
    6224:	blx	344224 <EXEC_NAME@@Base+0x32321c>
    6228:	ldrb	r9, [r6, r0]
    622c:	stc	7, cr15, [r0], #-1008	; 0xfffffc10
    6230:	muleq	r1, r2, fp
    6234:	andeq	r0, r0, r0, asr #5
    6238:	ldrdeq	sl, [r1], -lr
    623c:	andeq	sl, r1, sl, lsl #31
    6240:	mvnsmi	lr, #737280	; 0xb4000
    6244:	ldcmi	6, cr4, [r5], #-24	; 0xffffffe8
    6248:	ldmdami	r5!, {r4, r7, r9, sl, lr}
    624c:	ldrbtmi	r4, [ip], #-1567	; 0xfffff9e1
    6250:	ldmdavs	r5!, {r2, r4, r5, r9, fp, lr}^
    6254:	strtmi	fp, [r3], -r5, lsl #1
    6258:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
    625c:	ldrsbtls	pc, [r4], -sp	; <UNPREDICTABLE>
    6260:	stmdavs	r2!, {r0, r1, r4, fp, sp, lr}
    6264:	tstlt	sp, r3, lsl #4
    6268:	ldrdlt	r6, [r2, sl]
    626c:	ldmdblt	r2!, {r1, r3, r4, r6, r7, sl, fp, sp, lr}^
    6270:	strbmi	r6, [r2, #-2138]	; 0xfffff7a6
    6274:			; <UNDEFINED> instruction: 0xf06fd008
    6278:	bls	c63f8 <EXEC_NAME@@Base+0xa53f0>
    627c:	addsmi	r6, sl, #2293760	; 0x230000
    6280:	andlt	sp, r5, sl, asr #2
    6284:	mvnshi	lr, #12386304	; 0xbd0000
    6288:	adcsmi	r6, sl, #10092544	; 0x9a0000
    628c:	stmdbcs	r1, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    6290:	streq	pc, [r0, #-79]	; 0xffffffb1
    6294:			; <UNDEFINED> instruction: 0x462b6818
    6298:			; <UNDEFINED> instruction: 0x460abf14
    629c:	strls	r2, [r2, #-517]	; 0xfffffdfb
    62a0:	mcr	7, 3, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    62a4:	biclt	r4, r0, r5, lsl #12
    62a8:			; <UNDEFINED> instruction: 0xb1236873
    62ac:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
    62b0:	svcvs	0x00db681b
    62b4:			; <UNDEFINED> instruction: 0x464ab1b3
    62b8:			; <UNDEFINED> instruction: 0x46294630
    62bc:			; <UNDEFINED> instruction: 0xf9c0f7fe
    62c0:	strtmi	r9, [r8], -r2
    62c4:	ldc	7, cr15, [r4, #1008]	; 0x3f0
    62c8:	stmdals	r2, {r3, r5, r8, ip, sp, pc}
    62cc:	bicsle	r2, r4, r0, lsl #16
    62d0:			; <UNDEFINED> instruction: 0xf7fea802
    62d4:	stmdals	r2, {r0, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}
    62d8:			; <UNDEFINED> instruction: 0xf7fce7cf
    62dc:	stmdavs	r0, {r4, r5, r8, sl, fp, sp, lr, pc}
    62e0:	strb	r4, [sl, r0, asr #4]
    62e4:	strmi	r9, [r1], -ip, lsl #22
    62e8:	ldrtmi	r4, [r0], -r2, asr #12
    62ec:	ldrtmi	r9, [fp], -r0, lsl #6
    62f0:	b	ff9442e8 <EXEC_NAME@@Base+0xff9232e0>
    62f4:			; <UNDEFINED> instruction: 0xf7fcb128
    62f8:	stmdavs	r3, {r1, r5, r8, sl, fp, sp, lr, pc}
    62fc:	movwls	r4, #8795	; 0x225b
    6300:	ldrdcs	lr, [r4, -pc]
    6304:			; <UNDEFINED> instruction: 0xf7fc4628
    6308:	strbmi	lr, [sl], -r4, lsl #25
    630c:	ldrtmi	r4, [r0], -r9, lsr #12
    6310:			; <UNDEFINED> instruction: 0xf996f7fe
    6314:	ldrb	r9, [r4, r2]
    6318:	bl	feac4310 <EXEC_NAME@@Base+0xfeaa3308>
    631c:	andeq	sl, r1, r2, lsr #21
    6320:	andeq	r0, r0, r0, asr #5
    6324:	andeq	sl, r1, lr, ror #29
    6328:	muleq	r1, sl, lr
    632c:	svcmi	0x00f0e92d
    6330:	mcrmi	6, 7, r4, cr7, cr1, {4}
    6334:			; <UNDEFINED> instruction: 0xf8dfb0b3
    6338:			; <UNDEFINED> instruction: 0x461cc39c
    633c:	movwcs	r4, #1150	; 0x47e
    6340:	strmi	sl, [sp], -r9, lsr #30
    6344:	andcs	pc, ip, r6, asr r8	; <UNPREDICTABLE>
    6348:	movwls	r4, #46720	; 0xb680
    634c:			; <UNDEFINED> instruction: 0xf8dd4639
    6350:	ldmdavs	r3, {r4, r5, r6, r7, sp, pc}
    6354:	teqls	r1, #4, 4	; 0x40000000
    6358:	mcr2	7, 1, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    635c:	teqeq	pc, #20	; <UNPREDICTABLE>
    6360:	ldmibmi	sp, {r0, r1, r3, r4, r8, ip, lr, pc}^
    6364:	ldrbtmi	r2, [r9], #-3329	; 0xfffff2ff
    6368:	qadd16mi	fp, sl, r4
    636c:	stmdavs	r9, {r0, r2, r9, sp}
    6370:			; <UNDEFINED> instruction: 0xf7fc6808
    6374:	strmi	lr, [r3], r2, lsl #28
    6378:	subsle	r2, r4, r0, lsl #16
    637c:	bge	397b88 <EXEC_NAME@@Base+0x376b80>
    6380:			; <UNDEFINED> instruction: 0xf7fe4638
    6384:	andls	pc, fp, sp, asr r9	; <UNPREDICTABLE>
    6388:			; <UNDEFINED> instruction: 0xf7fc4658
    638c:			; <UNDEFINED> instruction: 0xb120ed32
    6390:	ldmdblt	r3, {r0, r1, r3, r8, r9, fp, ip, pc}
    6394:			; <UNDEFINED> instruction: 0xf7fea80b
    6398:			; <UNDEFINED> instruction: 0xf014f94b
    639c:	svclt	0x00080307
    63a0:	andsle	r9, fp, fp, lsl #18
    63a4:	blcs	154fb4 <EXEC_NAME@@Base+0x133fac>
    63a8:	eorshi	pc, r9, #0, 4
    63ac:			; <UNDEFINED> instruction: 0xf013e8df
    63b0:	ldrdeq	r0, [r5], #8	; <UNPREDICTABLE>
    63b4:	strdeq	r0, [r2, -r5]
    63b8:	andeq	r0, r6, fp, lsl #2
    63bc:			; <UNDEFINED> instruction: 0xc010f8d9
    63c0:			; <UNDEFINED> instruction: 0xf8d94629
    63c4:	bge	39243c <EXEC_NAME@@Base+0x371434>
    63c8:	andls	r4, r1, #56, 12	; 0x3800000
    63cc:	andgt	pc, r0, sp, asr #17
    63d0:			; <UNDEFINED> instruction: 0x2018f8d9
    63d4:			; <UNDEFINED> instruction: 0xff34f7ff
    63d8:	tstls	fp, r1, lsl #12
    63dc:	cmple	r8, r0, lsl #18
    63e0:			; <UNDEFINED> instruction: 0x07204bbe
    63e4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    63e8:	ldrdlt	pc, [r0], -r3
    63ec:			; <UNDEFINED> instruction: 0xf014d446
    63f0:			; <UNDEFINED> instruction: 0xf0400f30
    63f4:	cdp	0, 11, cr8, cr2, cr11, {7}
    63f8:			; <UNDEFINED> instruction: 0xf8db0b04
    63fc:	ldc	0, cr3, [pc, #592]	; 6654 <ntfs_check_empty_dir@plt+0x360c>
    6400:			; <UNDEFINED> instruction: 0x46407bb0
    6404:	svceq	0x0001f013
    6408:	svclt	0x0008a90e
    640c:	bleq	1201ed4 <EXEC_NAME@@Base+0x11e0ecc>
    6410:	mcrr2	0, 0, pc, r0, cr4	; <UNPREDICTABLE>
    6414:	bls	c6d02c <EXEC_NAME@@Base+0xc4c024>
    6418:	addsmi	r6, sl, #1769472	; 0x1b0000
    641c:	mvnshi	pc, r0, asr #32
    6420:	pop	{r0, r1, r4, r5, ip, sp, pc}
    6424:			; <UNDEFINED> instruction: 0xf7fc8ff0
    6428:	stmdavs	r3, {r1, r3, r7, sl, fp, sp, lr, pc}
    642c:	movwls	r4, #45659	; 0xb25b
    6430:			; <UNDEFINED> instruction: 0x4658e7b3
    6434:	movwcs	r2, #517	; 0x205
    6438:			; <UNDEFINED> instruction: 0xf7fc9106
    643c:	stmdbls	r6, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    6440:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    6444:	cmnhi	pc, r0	; <UNPREDICTABLE>
    6448:	movwcs	r9, #6661	; 0x1a05
    644c:	andsvs	r2, r3, r0, lsl #12
    6450:	mvnscc	pc, #79	; 0x4f
    6454:	movwls	r4, #50736	; 0xc630
    6458:	bl	fffc4450 <EXEC_NAME@@Base+0xfffa3448>
    645c:			; <UNDEFINED> instruction: 0xf7fc4658
    6460:	stmdbls	ip, {r3, r6, r7, sl, fp, sp, lr, pc}
    6464:			; <UNDEFINED> instruction: 0xf0002800
    6468:	stmdbcs	r0, {r0, r1, r2, r4, r5, r6, r8, pc}
    646c:	cmnhi	r0, r0	; <UNPREDICTABLE>
    6470:	submi	r9, r9, #-1073741822	; 0xc0000002
    6474:			; <UNDEFINED> instruction: 0xf0034640
    6478:	bfi	pc, r7, (invalid: 25:11)	; <UNPREDICTABLE>
    647c:			; <UNDEFINED> instruction: 0xf7fc9106
    6480:	stccs	12, cr14, [r1, #-376]	; 0xfffffe88
    6484:	andls	r9, r5, r6, lsl #18
    6488:			; <UNDEFINED> instruction: 0x4658d0d3
    648c:			; <UNDEFINED> instruction: 0xbc0ce9d9
    6490:	strtmi	r4, [sl], -fp, lsl #12
    6494:	stmib	sp, {r3, r8, ip, pc}^
    6498:			; <UNDEFINED> instruction: 0xf7fcbc06
    649c:	stmdbls	r8, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    64a0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    64a4:	mrshi	pc, SPSR	; <UNPREDICTABLE>
    64a8:	stmible	sp, {r0, r1, r2, r3, r8, sl, fp, sp}^
    64ac:	ldrbeq	r6, [fp, #-2371]	; 0xfffff6bd
    64b0:	msrhi	SPSR_f, r0, asr #2
    64b4:	blx	fe2c4fa4 <EXEC_NAME@@Base+0xfe2a3f9c>
    64b8:	b	13ed168 <EXEC_NAME@@Base+0x13cc160>
    64bc:	blcs	ce2c <ntfs_check_empty_dir@plt+0x9de4>
    64c0:	uadd16mi	fp, r3, r4
    64c4:	blcs	f0cc <nf_ns_user_prefix@@Base+0x744>
    64c8:	mrshi	pc, (UNDEF: 12)	; <UNPREDICTABLE>
    64cc:			; <UNDEFINED> instruction: 0xf8d39b29
    64d0:	bfieq	r3, r4, #1, #27
    64d4:			; <UNDEFINED> instruction: 0x460ebf58
    64d8:	mrshi	pc, (UNDEF: 20)	; <UNPREDICTABLE>
    64dc:	ldrbmi	r2, [r9], -r0, lsl #5
    64e0:			; <UNDEFINED> instruction: 0xf7fc4638
    64e4:	stmdacs	r0, {r1, r2, r3, sl, fp, sp, lr, pc}
    64e8:	orrshi	pc, r1, r0
    64ec:			; <UNDEFINED> instruction: 0x1014f8db
    64f0:	cfstrsvs	mvf15, [r0], {17}
    64f4:	rscshi	pc, r7, r0, asr #32
    64f8:	andne	lr, sl, #3506176	; 0x358000
    64fc:	stmib	sp, {r0, r1, r4, r5, r8, r9, fp, ip, sp, lr}^
    6500:	teqlt	fp, r8, lsl #4
    6504:	movwcs	lr, #51670	; 0xc9d6
    6508:	ldrdeq	lr, [r6, -sp]
    650c:	orrmi	r4, fp, r2, lsl #5
    6510:	cmphi	r4, r0, asr #5	; <UNPREDICTABLE>
    6514:	movwcs	lr, #27101	; 0x69dd
    6518:			; <UNDEFINED> instruction: 0xf7fc4630
    651c:	stmdacs	r0, {r3, r6, r7, r9, fp, sp, lr, pc}
    6520:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
    6524:	movwcs	lr, #27101	; 0x69dd
    6528:	ldrdeq	lr, [r8, -sp]
    652c:	svclt	0x0008428b
    6530:	andle	r4, r5, r2, lsl #5
    6534:			; <UNDEFINED> instruction: 0x3014f8db
    6538:	nopeq	{67}	; 0x43
    653c:	andscc	pc, r4, fp, asr #17
    6540:	ldrbmi	r2, [r8], -r6, lsl #2
    6544:	bl	194453c <EXEC_NAME@@Base+0x1923534>
    6548:	ldrbmi	sl, [r9], -lr, lsl #20
    654c:			; <UNDEFINED> instruction: 0xf7fe4638
    6550:			; <UNDEFINED> instruction: 0x4603f877
    6554:	stmdblt	r0, {r1, r6, r9, lr}
    6558:	stmdbls	r5, {r1, r9, sl, lr}
    655c:	ldrb	r6, [r9, -sl]!
    6560:	mvnscc	pc, #79	; 0x4f
    6564:	strtmi	sl, [r9], -lr, lsl #20
    6568:	ldrtmi	r9, [r8], -r0, lsl #4
    656c:			; <UNDEFINED> instruction: 0x2018f8d9
    6570:	stc2l	7, cr15, [lr, #1020]!	; 0x3fc
    6574:	andls	r4, fp, r1, lsl #12
    6578:	bge	3c0240 <EXEC_NAME@@Base+0x39f238>
    657c:			; <UNDEFINED> instruction: 0x0010f8d9
    6580:			; <UNDEFINED> instruction: 0xf04f9201
    6584:			; <UNDEFINED> instruction: 0xf8d933ff
    6588:			; <UNDEFINED> instruction: 0x46292018
    658c:	ldrtmi	r9, [r8], -r0
    6590:	mrc2	7, 2, pc, cr6, cr15, {7}
    6594:	andls	r4, fp, r1, lsl #12
    6598:			; <UNDEFINED> instruction: 0xf8d9e720
    659c:	bge	392614 <EXEC_NAME@@Base+0x37160c>
    65a0:	andls	r4, r0, #42991616	; 0x2900000
    65a4:			; <UNDEFINED> instruction: 0xf04f4638
    65a8:			; <UNDEFINED> instruction: 0xf7ff32ff
    65ac:			; <UNDEFINED> instruction: 0x4601fdd1
    65b0:	ldr	r9, [r3, -fp]
    65b4:			; <UNDEFINED> instruction: 0x0010f8d9
    65b8:			; <UNDEFINED> instruction: 0xf8d9a90e
    65bc:			; <UNDEFINED> instruction: 0xf04f301c
    65c0:	strdls	r3, [r1, -pc]
    65c4:			; <UNDEFINED> instruction: 0xf8d9e7e1
    65c8:	bfi	r3, ip, #0, #12
    65cc:			; <UNDEFINED> instruction: 0xf04f2d01
    65d0:	ldrbmi	r0, [r8], -r0, lsl #2
    65d4:	svclt	0x0014460b
    65d8:	andcs	r4, r5, #44040192	; 0x2a00000
    65dc:			; <UNDEFINED> instruction: 0xf7fc910d
    65e0:	strmi	lr, [r5], -ip, asr #25
    65e4:			; <UNDEFINED> instruction: 0xf0002800
    65e8:	strmi	r8, [r1], -r8, asr #1
    65ec:			; <UNDEFINED> instruction: 0xf7fc4638
    65f0:	stmdacs	r0, {r1, r2, r5, r6, r7, r8, fp, sp, lr, pc}
    65f4:	addshi	pc, ip, r0
    65f8:	svclt	0x00480622
    65fc:	ldrle	r2, [pc], #-261	; 6604 <ntfs_check_empty_dir@plt+0x35bc>
    6600:	svclt	0x005806e6
    6604:	ldrle	r2, [fp, #-260]	; 0xfffffefc
    6608:	ldrdeq	pc, [ip], #-137	; 0xffffff77
    660c:	ldrpl	pc, [pc], -r8, asr #4
    6610:	strbtne	pc, [fp], r5, asr #5	; <UNPREDICTABLE>
    6614:	ldrdne	pc, [r8], #-137	; 0xffffff77
    6618:	ldmib	r3, {r0, r1, r3, r5, r8, r9, sp, pc}^
    661c:	vcgt.s8	d18, d9, d0
    6620:	blx	fe1a182a <EXEC_NAME@@Base+0xfe180822>
    6624:	vsubhn.i16	d30, q0, q0
    6628:	bfine	r0, r8, (invalid: 25:0)
    662c:	movwcs	pc, #7116	; 0x1bcc	; <UNPREDICTABLE>
    6630:	bl	ff00ea48 <EXEC_NAME@@Base+0xfefeda40>
    6634:	ldmdane	r2, {r1, r2, r5, r6, ip}
    6638:	mvnvc	lr, #68608	; 0x10c00
    663c:	tstcs	r4, #3227648	; 0x314000
    6640:	svclt	0x004805e0
    6644:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
    6648:	ssateq	sp, #3, ip, lsl #8
    664c:			; <UNDEFINED> instruction: 0xf8d9d51a
    6650:	vqadd.s8	q8, q4, q2
    6654:	vmov.i32	d21, #6225920	; 0x005f0000
    6658:			; <UNDEFINED> instruction: 0xf8d914eb
    665c:	tstge	sl, #80	; 0x50
    6660:	movwcs	lr, #2515	; 0x9d3
    6664:	strvs	pc, [r0], r9, asr #4
    6668:	str	pc, [r0], #-2948	; 0xfffff47c
    666c:	ldreq	pc, [r8], r0, asr #5
    6670:	blx	ff18c57a <EXEC_NAME@@Base+0xff16b572>
    6674:	bl	ff00f2ac <EXEC_NAME@@Base+0xfefee2a4>
    6678:	ldmdane	r2, {r2, r5, r6, ip}
    667c:	mvnvc	lr, #68608	; 0x10c00
    6680:	tstcs	r0, #3227648	; 0x314000
    6684:			; <UNDEFINED> instruction: 0xf7fc4628
    6688:	blls	3811a0 <EXEC_NAME@@Base+0x360198>
    668c:	rsble	r2, sp, r0, lsl #22
    6690:			; <UNDEFINED> instruction: 0xf7fc4628
    6694:	stmdbls	sp, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    6698:	stmdbcs	r0, {r4, r5, r8, ip, sp, pc}
    669c:	mcrge	4, 7, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    66a0:			; <UNDEFINED> instruction: 0xf7fda80d
    66a4:	stmdbls	sp, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    66a8:	stmdbcs	r0, {r0, r1, r3, r8, ip, pc}
    66ac:	mcrge	4, 7, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    66b0:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    66b4:			; <UNDEFINED> instruction: 0xf8d3681b
    66b8:	ldr	fp, [ip], r0
    66bc:	andhi	pc, r0, pc, lsr #7
	...
    66c8:	ldrle	r8, [lr, #-0]!
    66cc:			; <UNDEFINED> instruction: 0x019db1de
    66d0:			; <UNDEFINED> instruction: 0x0001a9b4
    66d4:	andeq	r0, r0, r0, asr #5
    66d8:	andeq	sl, r1, r2, ror #27
    66dc:	andeq	sl, r1, r4, ror #26
    66e0:	muleq	r1, r6, sl
    66e4:	blmi	1f17f24 <EXEC_NAME@@Base+0x1ef6f1c>
    66e8:	bge	34e6f0 <EXEC_NAME@@Base+0x32d6e8>
    66ec:	ldrbtmi	r9, [fp], #-13
    66f0:	ldmdavs	r8, {r0, r3, r4, r6, r9, sl, lr}
    66f4:	cdp2	0, 10, cr15, cr14, cr2, {0}
    66f8:	rsbsle	r2, r4, r0, lsl #16
    66fc:			; <UNDEFINED> instruction: 0xa018f8d0
    6700:	cmpeq	lr, #111	; 0x6f	; <UNPREDICTABLE>
    6704:			; <UNDEFINED> instruction: 0xf1ba980d
    6708:	andle	r0, r6, r0, lsl #30
    670c:	movwcs	lr, #27101	; 0x69dd
    6710:	ldrbmi	r4, [r8], -r1, lsl #12
    6714:			; <UNDEFINED> instruction: 0x460347d0
    6718:	movwls	r9, #51213	; 0xc80d
    671c:	stmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6720:	blcs	2d358 <EXEC_NAME@@Base+0xc350>
    6724:	svcge	0x0006f43f
    6728:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    672c:			; <UNDEFINED> instruction: 0xe691425b
    6730:	bicvc	pc, r0, #4, 8	; 0x4000000
    6734:	svcvc	0x00c0f5b3
    6738:			; <UNDEFINED> instruction: 0xf7fcd05a
    673c:	stmdavs	r3, {r8, r9, fp, sp, lr, pc}
    6740:	movwls	r4, #53851	; 0xd25b
    6744:	blls	1805d4 <EXEC_NAME@@Base+0x15f5cc>
    6748:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
    674c:	pkhtb	r4, r1, fp, asr #4
    6750:			; <UNDEFINED> instruction: 0xf7fda80c
    6754:	stmdbls	ip, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    6758:	stmdbcs	r0, {r0, r1, r3, r8, ip, pc}
    675c:	mcrge	4, 4, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    6760:	ldrbtmi	r4, [fp], #-2910	; 0xfffff4a2
    6764:			; <UNDEFINED> instruction: 0xf8d3681b
    6768:	strb	fp, [r0], -r0
    676c:	bge	398054 <EXEC_NAME@@Base+0x37704c>
    6770:			; <UNDEFINED> instruction: 0xf7fd4629
    6774:	andls	pc, sp, r5, ror #30
    6778:			; <UNDEFINED> instruction: 0xf7fce78a
    677c:	stmdavs	r1, {r5, r6, r7, r9, fp, sp, lr, pc}
    6780:	ldr	r4, [r1, r9, asr #4]
    6784:			; <UNDEFINED> instruction: 0x460b4a56
    6788:	ldmpl	r2!, {r7, r8, sp}
    678c:	b	ff744784 <EXEC_NAME@@Base+0xff72377c>
    6790:	stmdacs	r0, {r1, r2, r9, sl, lr}
    6794:	blx	feebaabc <EXEC_NAME@@Base+0xfee99ab4>
    6798:	blls	ac51c8 <EXEC_NAME@@Base+0xaa41c0>
    679c:	bne	16c10e0 <EXEC_NAME@@Base+0x16a00d8>
    67a0:	svclt	0x00142b00
    67a4:	movwcs	r4, #1619	; 0x653
    67a8:			; <UNDEFINED> instruction: 0xf43f2b00
    67ac:	blls	a72230 <EXEC_NAME@@Base+0xa51228>
    67b0:			; <UNDEFINED> instruction: 0x3094f8d3
    67b4:			; <UNDEFINED> instruction: 0xf53f07d9
    67b8:	pkhbt	sl, pc, r9, lsl #29	; <UNPREDICTABLE>
    67bc:	rscscc	pc, pc, #16, 2
    67c0:			; <UNDEFINED> instruction: 0xf141a80d
    67c4:	strdls	r3, [r2], -pc	; <UNPREDICTABLE>
    67c8:	andcs	r2, r1, r0, lsl #2
    67cc:	smlabteq	r0, sp, r9, lr
    67d0:			; <UNDEFINED> instruction: 0xf88d4630
    67d4:			; <UNDEFINED> instruction: 0xf7fcc034
    67d8:	stmdacs	r1, {r1, r2, r4, r7, fp, sp, lr, pc}
    67dc:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    67e0:	mcrge	6, 5, pc, cr0, cr15, {5}	; <UNPREDICTABLE>
    67e4:	blls	18066c <EXEC_NAME@@Base+0x15f664>
    67e8:	ldmdavs	fp, {r0, r2, r3, fp, ip, pc}
    67ec:			; <UNDEFINED> instruction: 0xe794425b
    67f0:			; <UNDEFINED> instruction: 0xf8d39b29
    67f4:	bfieq	r3, r4, #1, #27
    67f8:	mrcge	5, 7, APSR_nzcv, cr14, cr15, {1}
    67fc:	strtmi	r2, [r9], -r0, lsl #5
    6800:			; <UNDEFINED> instruction: 0xf7fc4638
    6804:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    6808:	mrcge	4, 7, APSR_nzcv, cr6, cr15, {3}
    680c:	bls	180668 <EXEC_NAME@@Base+0x15f660>
    6810:	andsvs	r2, r3, sp, lsl #6
    6814:	movweq	pc, #49263	; 0xc06f	; <UNPREDICTABLE>
    6818:			; <UNDEFINED> instruction: 0xf7fce61c
    681c:	blmi	c80ccc <EXEC_NAME@@Base+0xc5fcc4>
    6820:	bls	a8ec28 <EXEC_NAME@@Base+0xa6dc20>
    6824:	tstls	sp, fp, ror r4
    6828:			; <UNDEFINED> instruction: 0x1010f8d9
    682c:	tstlt	sl, fp, lsl r8
    6830:	ldrdlt	r6, [sl, -sl]!
    6834:	ldmdblt	sl, {r1, r3, r4, r6, r7, sl, fp, sp, lr}
    6838:	cmpeq	lr, pc, rrx	; <UNPREDICTABLE>
    683c:	ldr	r9, [r8], -fp, lsl #2
    6840:	ldmdavs	r8, {r0, r8, sl, fp, sp}
    6844:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6848:	svclt	0x00149105
    684c:	andcs	r4, r5, #44040192	; 0x2a00000
    6850:	bl	fe4c4848 <EXEC_NAME@@Base+0xfe4a3840>
    6854:	strmi	r9, [r3], r5, lsl #18
    6858:	blls	ab2fc0 <EXEC_NAME@@Base+0xa91fb8>
    685c:	blmi	8b2cf0 <EXEC_NAME@@Base+0x891ce8>
    6860:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6864:	ldrdlt	r6, [fp, #251]	; 0xfb
    6868:	ldrbmi	sl, [r9], -lr, lsl #20
    686c:			; <UNDEFINED> instruction: 0xf7fd4638
    6870:	andls	pc, sp, r7, ror #29
    6874:			; <UNDEFINED> instruction: 0xf7fc4658
    6878:	stmdbls	sp, {r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    687c:			; <UNDEFINED> instruction: 0xf43f2800
    6880:	stmdbcs	r0, {r2, r3, r5, r7, r8, sl, fp, sp, pc}
    6884:	cfstrsge	mvf15, [r9, #508]!	; 0x1fc
    6888:			; <UNDEFINED> instruction: 0xf7fda80d
    688c:	stmdbls	sp, {r0, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    6890:			; <UNDEFINED> instruction: 0xf7fce5a3
    6894:	stmdavs	r1, {r2, r4, r6, r9, fp, sp, lr, pc}
    6898:	ldr	r4, [lr, #585]	; 0x249
    689c:	andeq	pc, fp, #67108867	; 0x4000003
    68a0:	ldrtmi	r4, [r8], -r1, lsl #12
    68a4:	bl	44489c <EXEC_NAME@@Base+0x423894>
    68a8:			; <UNDEFINED> instruction: 0xf7fcb158
    68ac:	stmdavs	r3, {r3, r6, r9, fp, sp, lr, pc}
    68b0:	movwls	r4, #53851	; 0xd25b
    68b4:			; <UNDEFINED> instruction: 0x3010f8db
    68b8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    68bc:	andscc	pc, r0, fp, asr #17
    68c0:	ldrdcs	lr, [r4, -r8]
    68c4:			; <UNDEFINED> instruction: 0xf7fc4658
    68c8:	bge	3c0f60 <EXEC_NAME@@Base+0x39ff58>
    68cc:			; <UNDEFINED> instruction: 0x46384659
    68d0:	mrc2	7, 5, pc, cr6, cr13, {7}
    68d4:	strb	r9, [sp, sp]!
    68d8:	andeq	sl, r1, sl, asr sl
    68dc:	andeq	sl, r1, r6, ror #19
    68e0:			; <UNDEFINED> instruction: 0x000002b8
    68e4:	andeq	sl, r1, r4, lsr #18
    68e8:	andeq	sl, r1, r8, ror #17
    68ec:	stmdbcc	r1, {r0, r5, r8, r9, fp, lr}
    68f0:	mvnsmi	lr, sp, lsr #18
    68f4:	strcs	r4, [r0], #-1147	; 0xfffffb85
    68f8:	stmdbcs	r4, {r2, r4, sp, lr}
    68fc:	ldm	pc, {r0, r1, r2, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    6900:	stmdaeq	sp!, {r0, ip, sp, lr, pc}
    6904:	andeq	r0, r3, r8, lsl #16
    6908:	pop	{r0, r4, r9, sl, lr}
    690c:			; <UNDEFINED> instruction: 0xf7fc41f0
    6910:			; <UNDEFINED> instruction: 0x4614baf9
    6914:			; <UNDEFINED> instruction: 0x46054a18
    6918:	andhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    691c:			; <UNDEFINED> instruction: 0xf7fc4640
    6920:			; <UNDEFINED> instruction: 0x4606e9d2
    6924:			; <UNDEFINED> instruction: 0xf7fc4628
    6928:	ldrtmi	lr, [r0], #-2510	; 0xfffff632
    692c:			; <UNDEFINED> instruction: 0xf7fc3001
    6930:			; <UNDEFINED> instruction: 0x4607e838
    6934:			; <UNDEFINED> instruction: 0x4632b1d8
    6938:			; <UNDEFINED> instruction: 0xf7fc4641
    693c:			; <UNDEFINED> instruction: 0x4629e870
    6940:			; <UNDEFINED> instruction: 0xf7fc19b8
    6944:	strtmi	lr, [r1], -r8, lsr #18
    6948:			; <UNDEFINED> instruction: 0xf7fc4638
    694c:			; <UNDEFINED> instruction: 0x4604eade
    6950:			; <UNDEFINED> instruction: 0xf7fc4638
    6954:	strtmi	lr, [r0], -lr, lsr #16
    6958:	ldrhhi	lr, [r0, #141]!	; 0x8d
    695c:	ldrmi	r4, [r1], -r7, lsl #24
    6960:	pop	{r0, r1, r3, r4, r8, fp, ip, lr}
    6964:	ldmdavs	fp, {r4, r5, r6, r7, r8, lr}
    6968:			; <UNDEFINED> instruction: 0xf7fc4418
    696c:			; <UNDEFINED> instruction: 0xf04fbacb
    6970:	udf	#847	; 0x34f
    6974:	strdeq	sl, [r1], -ip
    6978:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    697c:	ldrdeq	r0, [r0], -r4
    6980:	push	{r3, r6, r8, r9, fp, lr}
    6984:	ssub8mi	r4, r6, r0
    6988:	ldrbtmi	r4, [fp], #-2631	; 0xfffff5b9
    698c:	addlt	r6, pc, r4, lsr r9	; <UNPREDICTABLE>
    6990:	ldmpl	sp, {r0, r1, r2, r9, sl, lr}
    6994:	movwls	r6, #55339	; 0xd82b
    6998:	stmibvs	r3!, {r2, r4, r5, r8, ip, sp, pc}^
    699c:	strmi	r4, [r9], r0, lsr #13
    69a0:	svclt	0x0018428b
    69a4:	andle	r2, sl, r0, lsl #8
    69a8:	ldrtmi	r4, [r8], -r1, lsr #12
    69ac:			; <UNDEFINED> instruction: 0xf9fcf003
    69b0:	stmdavs	fp!, {r0, r2, r3, r9, fp, ip, pc}
    69b4:			; <UNDEFINED> instruction: 0xd173429a
    69b8:	pop	{r0, r1, r2, r3, ip, sp, pc}
    69bc:			; <UNDEFINED> instruction: 0xf8d48ff0
    69c0:	ldrbmi	sl, [r0], -r0
    69c4:	svceq	0x0000f1ba
    69c8:			; <UNDEFINED> instruction: 0xf8dad009
    69cc:			; <UNDEFINED> instruction: 0xf7fba000
    69d0:			; <UNDEFINED> instruction: 0xf8c4eff0
    69d4:	ldrbmi	sl, [r0], -r0
    69d8:	svceq	0x0000f1ba
    69dc:	ldmib	r4, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    69e0:	tstmi	r3, #134217728	; 0x8000000
    69e4:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    69e8:			; <UNDEFINED> instruction: 0xf8dfd01b
    69ec:			; <UNDEFINED> instruction: 0xf1b9a0c0
    69f0:			; <UNDEFINED> instruction: 0xf04f0f01
    69f4:	ldrbtmi	r0, [sl], #2816	; 0xb00
    69f8:			; <UNDEFINED> instruction: 0x464abf14
    69fc:	ldrbmi	r2, [fp], -r5, lsl #4
    6a00:	ldrdne	pc, [r0], -sl
    6a04:			; <UNDEFINED> instruction: 0xf7fc6808
    6a08:			; <UNDEFINED> instruction: 0x4681eab8
    6a0c:	stmdbvs	r3, {r4, r5, r8, ip, sp, pc}^
    6a10:	strle	r0, [sl], #-1371	; 0xfffffaa5
    6a14:	stmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a18:	tstlt	r0, r4, lsl #12
    6a1c:	stmib	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a20:	strbmi	r6, [r0], -r4, lsl #16
    6a24:	svc	0x00c4f7fb
    6a28:	blge	140928 <EXEC_NAME@@Base+0x11f920>
    6a2c:	ldmdavs	r1!, {r4, r5, fp, sp, lr}^
    6a30:			; <UNDEFINED> instruction: 0x469c68b2
    6a34:	ldmvs	r3!, {r0, r8, r9, ip, pc}^
    6a38:	andlt	pc, ip, sp, asr #17
    6a3c:	andeq	lr, pc, ip, lsr #17
    6a40:	ldmdbvs	r1!, {r4, r5, r8, fp, sp, lr}^
    6a44:	ldmibvs	r3!, {r1, r4, r5, r7, r8, fp, sp, lr}^
    6a48:	andeq	lr, pc, ip, lsr #17
    6a4c:	ldmib	r4, {r0, r1, r9, fp, sp, pc}^
    6a50:	strbmi	r3, [r9], -r2, lsl #8
    6a54:	ldrdeq	pc, [r0], -sl
    6a58:	strcc	lr, [r8], #-2509	; 0xfffff633
    6a5c:	ldc2l	0, cr15, [sl], #8
    6a60:	stmvs	r3, {r3, r7, r8, ip, sp, pc}
    6a64:	orrslt	r9, fp, r3, lsl #18
    6a68:	strbmi	r9, [r8], -r1, lsl #20
    6a6c:			; <UNDEFINED> instruction: 0x46044798
    6a70:			; <UNDEFINED> instruction: 0xf7fb9803
    6a74:			; <UNDEFINED> instruction: 0x4648ef9e
    6a78:	ldmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a7c:	stfcsd	f3, [r0], {8}
    6a80:	rsbmi	sp, r4, #204	; 0xcc
    6a84:			; <UNDEFINED> instruction: 0xf7fce7cd
    6a88:	stmdavs	r4, {r1, r3, r4, r6, r8, fp, sp, lr, pc}
    6a8c:	strb	r4, [pc, r4, ror #4]!
    6a90:	ldrbcs	r4, [pc], #-1544	; 6a98 <ntfs_check_empty_dir@plt+0x3a50>
    6a94:	svc	0x008cf7fb
    6a98:			; <UNDEFINED> instruction: 0xf7fc4648
    6a9c:	strb	lr, [r0, sl, lsr #19]
    6aa0:	svc	0x00e6f7fb
    6aa4:	andeq	sl, r1, r6, ror #6
    6aa8:	andeq	r0, r0, r0, asr #5
    6aac:	andeq	sl, r1, r2, asr r7
    6ab0:	ldrbmi	lr, [r0, sp, lsr #18]!
    6ab4:			; <UNDEFINED> instruction: 0x4616461d
    6ab8:	stmdbeq	sp, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
    6abc:	stcls	6, cr4, [r8], {15}
    6ac0:	blx	1c44abc <EXEC_NAME@@Base+0x1c23ab4>
    6ac4:	cmple	r2, r0, lsl #16
    6ac8:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
    6acc:	ldrdhi	pc, [r0], -r3
    6ad0:	svceq	0x0001f1b9
    6ad4:			; <UNDEFINED> instruction: 0xf1a5d94c
    6ad8:			; <UNDEFINED> instruction: 0xf8d80507
    6adc:	blx	fed46ae4 <EXEC_NAME@@Base+0xfed25adc>
    6ae0:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
    6ae4:	eorle	r4, r6, ip, lsr #32
    6ae8:	strtmi	r2, [r5], -r1, lsl #28
    6aec:	stmiaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    6af0:	andcs	fp, r5, #8, 30
    6af4:	ldrtmi	sp, [r2], -r0
    6af8:			; <UNDEFINED> instruction: 0xf7fc2300
    6afc:	stmdacs	r0, {r1, r2, r3, r4, r5, r9, fp, sp, lr, pc}
    6b00:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    6b04:	cmnlt	r4, r6, lsl #12
    6b08:	movwcs	lr, #2512	; 0x9d0
    6b0c:	svclt	0x00082b00
    6b10:	teqle	ip, r5, lsl #20
    6b14:	cmple	r7, r0, lsl #26
    6b18:			; <UNDEFINED> instruction: 0xf8d3683b
    6b1c:	bfieq	r3, r4, #1, #26
    6b20:	ldrtmi	sp, [r0], -r9, asr #10
    6b24:			; <UNDEFINED> instruction: 0x87f0e8bd
    6b28:	streq	pc, [r7, #-421]	; 0xfffffe5b
    6b2c:	ldrdeq	pc, [r0], -r8
    6b30:			; <UNDEFINED> instruction: 0xf585fab5
    6b34:	vmlscs.f16	s0, s2, s27	; <UNPREDICTABLE>
    6b38:	strcs	fp, [r0], #-3868	; 0xfffff0e4
    6b3c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    6b40:	andcs	sp, r5, #1073741878	; 0x40000036
    6b44:	pop	{r8, r9, sp}
    6b48:			; <UNDEFINED> instruction: 0xf7fc47f0
    6b4c:	blmi	9753a0 <EXEC_NAME@@Base+0x954398>
    6b50:			; <UNDEFINED> instruction: 0xf8d3447b
    6b54:			; <UNDEFINED> instruction: 0xf8d88000
    6b58:			; <UNDEFINED> instruction: 0xf0033080
    6b5c:	blcs	107780 <EXEC_NAME@@Base+0xe6778>
    6b60:	stfcsd	f5, [r0], {182}	; 0xb6
    6b64:			; <UNDEFINED> instruction: 0xf8d8d0e0
    6b68:	blcs	12d60 <nf_ns_user_prefix@@Base+0x43d8>
    6b6c:			; <UNDEFINED> instruction: 0xe7afd0b3
    6b70:	stmia	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b74:	ldrdvs	pc, [ip], #-136	; 0xffffff78
    6b78:	strcs	fp, [r0], -r6, lsr #2
    6b7c:	ldrtmi	r6, [r0], -r6
    6b80:			; <UNDEFINED> instruction: 0x87f0e8bd
    6b84:	andvs	r2, r3, pc, asr r3
    6b88:	pop	{r4, r5, r9, sl, lr}
    6b8c:			; <UNDEFINED> instruction: 0xf7fc87f0
    6b90:	strmi	lr, [r4], -r4, lsl #19
    6b94:	ldmdavs	fp!, {r6, r8, ip, sp, pc}
    6b98:			; <UNDEFINED> instruction: 0x3094f8d3
    6b9c:	ldrle	r0, [r2, #-2011]	; 0xfffff825
    6ba0:	stmdb	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6ba4:	adcsle	r2, ip, r0, lsl #16
    6ba8:			; <UNDEFINED> instruction: 0x26004630
    6bac:	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6bb0:	pop	{r4, r5, r9, sl, lr}
    6bb4:			; <UNDEFINED> instruction: 0x464287f0
    6bb8:			; <UNDEFINED> instruction: 0x46314638
    6bbc:	stmia	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6bc0:			; <UNDEFINED> instruction: 0xd1ae2800
    6bc4:			; <UNDEFINED> instruction: 0x4642e7f0
    6bc8:			; <UNDEFINED> instruction: 0x46214638
    6bcc:	ldm	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6bd0:			; <UNDEFINED> instruction: 0x4620b918
    6bd4:	stmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6bd8:	strtmi	lr, [r0], -r6, ror #15
    6bdc:	svclt	0x0000e7e0
    6be0:	andeq	sl, r1, lr, ror r6
    6be4:	strdeq	sl, [r1], -r8
    6be8:	blmi	a743d0 <EXEC_NAME@@Base+0xa533c8>
    6bec:	ldrbtmi	r4, [fp], #-3369	; 0xfffff2d7
    6bf0:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    6bf4:			; <UNDEFINED> instruction: 0x2c01695c
    6bf8:	strcs	fp, [r5], #-3864	; 0xfffff0e8
    6bfc:	strtmi	sp, [r0], -r1
    6c00:	bmi	9763e8 <EXEC_NAME@@Base+0x9553e0>
    6c04:	blmi	958424 <EXEC_NAME@@Base+0x93741c>
    6c08:	stmiapl	r9!, {r1, r3, r5, r7, fp, ip, lr}^
    6c0c:			; <UNDEFINED> instruction: 0x463a6817
    6c10:	ldmib	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6c14:	ldrtmi	fp, [r0], -r0, lsr #18
    6c18:	ldmda	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6c1c:	mvnle	r4, r7, lsl #5
    6c20:			; <UNDEFINED> instruction: 0x46304a1f
    6c24:	stmiapl	sl!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}
    6c28:	ldmdavs	r4, {r0, r3, r5, r6, r7, fp, ip, lr}
    6c2c:			; <UNDEFINED> instruction: 0xf7fc4622
    6c30:	ldmdblt	r0!, {r1, r6, r7, r8, fp, sp, lr, pc}
    6c34:			; <UNDEFINED> instruction: 0xf7fc4630
    6c38:	addmi	lr, r4, #4587520	; 0x460000
    6c3c:	strcs	fp, [r2], #-3864	; 0xfffff0e8
    6c40:	bmi	67b3bc <EXEC_NAME@@Base+0x65a3b4>
    6c44:	blmi	65850c <EXEC_NAME@@Base+0x637504>
    6c48:	stmiapl	r9!, {r1, r3, r5, r7, fp, ip, lr}^
    6c4c:			; <UNDEFINED> instruction: 0x46226814
    6c50:	ldmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c54:	bmi	5b327c <EXEC_NAME@@Base+0x592274>
    6c58:	blmi	598520 <EXEC_NAME@@Base+0x577518>
    6c5c:	stmiapl	r9!, {r1, r3, r5, r7, fp, ip, lr}^
    6c60:			; <UNDEFINED> instruction: 0x462a6815
    6c64:	stmib	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c68:	ldmdblt	r0!, {r2, r9, sl, lr}^
    6c6c:			; <UNDEFINED> instruction: 0xf7fc4630
    6c70:	addmi	lr, r5, #2752512	; 0x2a0000
    6c74:	strcs	fp, [r4], #-3864	; 0xfffff0e8
    6c78:	ldrtmi	lr, [r0], -r1, asr #15
    6c7c:	stmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c80:	svclt	0x00184284
    6c84:			; <UNDEFINED> instruction: 0xd1ba2403
    6c88:	strcs	lr, [r0], #-2021	; 0xfffff81b
    6c8c:	svclt	0x0000e7b7
    6c90:	andeq	sl, r1, sl, asr r5
    6c94:	andeq	sl, r1, r0, lsl #2
    6c98:	ldrdeq	r0, [r0], -r4
    6c9c:			; <UNDEFINED> instruction: 0x000002bc
    6ca0:	strdeq	r0, [r0], -ip
    6ca4:	strdeq	r0, [r0], -r4
    6ca8:	andeq	r0, r0, r4, asr #5
    6cac:	andeq	r0, r0, r8, ror #5
    6cb0:	andeq	r0, r0, r8, lsr #5
    6cb4:	andeq	r0, r0, ip, ror #5
    6cb8:	push	{r4, r7, r8, r9, fp, lr}
    6cbc:			; <UNDEFINED> instruction: 0x461543f0
    6cc0:	ldrbtmi	r4, [fp], #-2703	; 0xfffff571
    6cc4:	eorsls	pc, ip, #14614528	; 0xdf0000
    6cc8:	strmi	fp, [r6], -pc, lsl #1
    6ccc:			; <UNDEFINED> instruction: 0xf853460f
    6cd0:	ldrbtmi	r8, [r9], #2
    6cd4:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    6cd8:	ldrdcs	pc, [r0], -r9
    6cdc:	ldrdcc	pc, [r0], -r8
    6ce0:	ldmdavs	r1, {r0, r1, sl, ip, pc}
    6ce4:	strls	r9, [r4], #-781	; 0xfffffcf3
    6ce8:	stmia	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6cec:			; <UNDEFINED> instruction: 0xf8d9b9d8
    6cf0:	ldmdbvs	fp, {ip, sp}^
    6cf4:	blcs	55900 <EXEC_NAME@@Base+0x348f8>
    6cf8:	strtmi	sp, [r8], -r5, lsl #16
    6cfc:			; <UNDEFINED> instruction: 0xff74f7ff
    6d00:	stmdacs	r0, {r2, r9, sl, lr}
    6d04:	cmpcs	pc, r0, asr #2
    6d08:	cmpeq	lr, #111	; 0x6f	; <UNPREDICTABLE>
    6d0c:	ldrtmi	r9, [r0], -r4, lsl #6
    6d10:			; <UNDEFINED> instruction: 0xf84af003
    6d14:			; <UNDEFINED> instruction: 0xf8d89a0d
    6d18:	addsmi	r3, sl, #0
    6d1c:	rschi	pc, ip, r0, asr #32
    6d20:	pop	{r0, r1, r2, r3, ip, sp, pc}
    6d24:	stmdacs	fp, {r4, r5, r6, r7, r8, r9, pc}
    6d28:	stmdale	sl, {r2, r9, sl, lr}
    6d2c:			; <UNDEFINED> instruction: 0xf6402101
    6d30:	blx	639b0 <EXEC_NAME@@Base+0x429a8>
    6d34:	andsmi	pc, sl, #0, 4
    6d38:			; <UNDEFINED> instruction: 0xf04fbf1c
    6d3c:	movwls	r3, #17407	; 0x43ff
    6d40:			; <UNDEFINED> instruction: 0xf10dd1e5
    6d44:	andcs	r0, r1, r4, lsl r9
    6d48:	andls	r4, r0, sl, lsr r6
    6d4c:	strbmi	r4, [r9], -r3, lsr #12
    6d50:			; <UNDEFINED> instruction: 0xf7ff4630
    6d54:	strmi	pc, [r5], -sp, lsr #29
    6d58:	subsle	r2, r4, r0, lsl #16
    6d5c:	strbmi	r4, [r8], -r1, lsl #12
    6d60:	mcr	7, 1, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    6d64:	rsble	r2, r6, r0, lsl #16
    6d68:	subsle	r2, r8, r7, lsl #24
    6d6c:	movwcs	r4, #1608	; 0x648
    6d70:	strtmi	r4, [r1], -sl, lsr #12
    6d74:	mcr	7, 1, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    6d78:	stmdacs	r0, {r2, ip, pc}
    6d7c:	tstcs	r4, fp, asr r1
    6d80:			; <UNDEFINED> instruction: 0xf7fb4628
    6d84:	rsb	lr, r0, r6, asr #30
    6d88:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    6d8c:			; <UNDEFINED> instruction: 0x46494630
    6d90:			; <UNDEFINED> instruction: 0xf908f7fd
    6d94:	blcs	4e928 <EXEC_NAME@@Base+0x2d920>
    6d98:	ldmdbmi	fp, {r1, r2, r3, r4, r6, r8, fp, ip, lr, pc}^
    6d9c:			; <UNDEFINED> instruction: 0xf04f2f01
    6da0:	ldrbtmi	r0, [r9], #-768	; 0xfffffd00
    6da4:	shadd16mi	fp, sl, r4
    6da8:	stmdavs	r9, {r0, r2, r9, sp}
    6dac:			; <UNDEFINED> instruction: 0xf7fc6808
    6db0:	strmi	lr, [r7], -r4, ror #17
    6db4:	stccs	3, cr11, [r2], {56}	; 0x38
    6db8:	blle	187afa8 <EXEC_NAME@@Base+0x1859fa0>
    6dbc:	mrrcle	12, 0, r2, pc, cr4	; <UNPREDICTABLE>
    6dc0:	blcs	2d9ec <EXEC_NAME@@Base+0xc9e4>
    6dc4:			; <UNDEFINED> instruction: 0x4621d158
    6dc8:	bge	d8670 <EXEC_NAME@@Base+0xb7668>
    6dcc:	stc2	7, cr15, [lr, #1020]	; 0x3fc
    6dd0:	rsbsle	r1, r4, r1, asr #24
    6dd4:	bls	d85e8 <EXEC_NAME@@Base+0xb75e0>
    6dd8:	ldrtmi	r2, [r8], -r0, lsl #3
    6ddc:	stmdb	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6de0:	stmdacs	r0, {r2, r8, r9, fp, ip, pc}
    6de4:	blcs	3b2ec <EXEC_NAME@@Base+0x1a2e4>
    6de8:	stmdals	r3, {r0, r4, r5, r6, ip, lr, pc}
    6dec:	stcl	7, cr15, [r0, #1004]!	; 0x3ec
    6df0:			; <UNDEFINED> instruction: 0xf7fb4638
    6df4:	stmdbls	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    6df8:	stmdblt	r9, {r4, r6, r8, ip, sp, pc}^
    6dfc:			; <UNDEFINED> instruction: 0xf7fda804
    6e00:	stmdbls	r4, {r0, r1, r2, r4, sl, fp, ip, sp, lr, pc}
    6e04:			; <UNDEFINED> instruction: 0xf7fbe004
    6e08:	stmdavs	r1, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    6e0c:	tstls	r4, r9, asr #4
    6e10:	blle	1691218 <EXEC_NAME@@Base+0x1670210>
    6e14:	tstcs	r0, r0, lsr r6
    6e18:			; <UNDEFINED> instruction: 0xffc6f002
    6e1c:			; <UNDEFINED> instruction: 0x4628e77a
    6e20:	ldmda	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6e24:	strtmi	r4, [r1], -sl, lsr #12
    6e28:	strbmi	r4, [r8], -r3, lsl #12
    6e2c:	stcl	7, cr15, [ip, #1004]	; 0x3ec
    6e30:	stmdacs	r0, {r2, ip, pc}
    6e34:			; <UNDEFINED> instruction: 0xf7fbd0ee
    6e38:	stccs	15, cr14, [r7], {130}	; 0x82
    6e3c:			; <UNDEFINED> instruction: 0xf1c16801
    6e40:	mrsls	r0, (UNDEF: 20)
    6e44:	stmdbcs	r0, {r2, r5, r6, r7, ip, lr, pc}
    6e48:			; <UNDEFINED> instruction: 0x4628d099
    6e4c:	svc	0x00d0f7fb
    6e50:	stmdacs	r0, {r2, r8, fp, ip, pc}
    6e54:			; <UNDEFINED> instruction: 0xe7dbd1d1
    6e58:	blcs	2da84 <EXEC_NAME@@Base+0xca7c>
    6e5c:			; <UNDEFINED> instruction: 0xf06fd09d
    6e60:	tstcs	sp, ip, lsl #6
    6e64:	ldrb	r9, [r2, -r4, lsl #6]
    6e68:	svc	0x0068f7fb
    6e6c:	blcs	a0e80 <EXEC_NAME@@Base+0x7fe78>
    6e70:	subsmi	sp, fp, #60	; 0x3c
    6e74:	ldr	r9, [r6, r4, lsl #6]!
    6e78:	mvnscc	pc, #79	; 0x4f
    6e7c:	ldr	r9, [r4, r4, lsl #6]!
    6e80:	ldrtmi	r4, [r9], -r2, lsr #22
    6e84:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    6e88:	blx	ff9c2e9a <EXEC_NAME@@Base+0xff9a1e92>
    6e8c:	rscsle	r2, r3, r0, lsl #16
    6e90:			; <UNDEFINED> instruction: 0xf8d39b05
    6e94:	bfieq	r3, r4, #1, #24
    6e98:			; <UNDEFINED> instruction: 0x4648d495
    6e9c:	ldrtmi	r2, [r9], -r0, lsl #5
    6ea0:	svc	0x002ef7fb
    6ea4:	orrle	r2, lr, r0, lsl #16
    6ea8:	movweq	pc, #49263	; 0xc06f	; <UNPREDICTABLE>
    6eac:	ldr	r9, [ip, r4, lsl #6]
    6eb0:	ldrtmi	r4, [r9], -r8, asr #12
    6eb4:	stc	7, cr15, [r2, #1004]	; 0x3ec
    6eb8:	orrle	r2, r4, r0, lsl #16
    6ebc:			; <UNDEFINED> instruction: 0xf7fbe7f4
    6ec0:	stmdavs	r3, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    6ec4:	movwls	r4, #16987	; 0x425b
    6ec8:	submi	lr, r9, #37486592	; 0x23c0000
    6ecc:	tstcs	r4, pc, lsl r7
    6ed0:			; <UNDEFINED> instruction: 0xf7fb4638
    6ed4:	ldmdbvs	fp!, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}^
    6ed8:	strle	r0, [r6], #1690	; 0x69a
    6edc:			; <UNDEFINED> instruction: 0xf043693a
    6ee0:	cmnvs	fp, r0, lsr #6
    6ee4:	andeq	pc, r8, #66	; 0x42
    6ee8:			; <UNDEFINED> instruction: 0xe77e613a
    6eec:	andvs	r2, r3, sp, lsr r3
    6ef0:	teqeq	ip, #111	; 0x6f	; <UNPREDICTABLE>
    6ef4:	ldrb	r9, [r8, -r4, lsl #6]!
    6ef8:	ldc	7, cr15, [sl, #1004]!	; 0x3ec
    6efc:	andeq	sl, r1, lr, lsr #32
    6f00:	andeq	r0, r0, r0, asr #5
    6f04:	andeq	sl, r1, r6, ror r4
    6f08:	andeq	sl, r1, r6, lsr #7
    6f0c:	andeq	sl, r1, r4, asr #5
    6f10:	svcmi	0x00f0e92d
    6f14:	stclmi	6, cr4, [r9], {22}
    6f18:	bmi	ff258794 <EXEC_NAME@@Base+0xff23778c>
    6f1c:	ldrbtmi	fp, [ip], #-147	; 0xffffff6d
    6f20:	msrhi	CPSR_, #14614528	; 0xdf0000
    6f24:	strmi	r4, [fp], r7, lsl #12
    6f28:	ldrbtmi	r4, [r8], #1571	; 0x623
    6f2c:	movwcs	r5, #2212	; 0x8a4
    6f30:	ldrdcs	pc, [r0], -r8
    6f34:	movwls	r4, #30256	; 0x7630
    6f38:	ldmdavs	r1, {r0, r1, r5, fp, sp, lr}
    6f3c:			; <UNDEFINED> instruction: 0xf7fb9311
    6f40:	strmi	lr, [r2], r0, lsr #31
    6f44:	cmple	r7, r0, lsl #16
    6f48:	ldrdcc	pc, [r0], -r8
    6f4c:	blcs	214c0 <EXEC_NAME@@Base+0x4b8>
    6f50:			; <UNDEFINED> instruction: 0x4630d03e
    6f54:	mcr2	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    6f58:	stmdacs	r0, {r7, r9, sl, lr}
    6f5c:			; <UNDEFINED> instruction: 0xf10dd038
    6f60:	ldrtmi	r0, [r8], -r4, lsr #18
    6f64:			; <UNDEFINED> instruction: 0xf7fd4649
    6f68:			; <UNDEFINED> instruction: 0xf1b8f81d
    6f6c:			; <UNDEFINED> instruction: 0xf0000f04
    6f70:	ldmibmi	r5!, {r4, r7, pc}
    6f74:	svceq	0x0001f1bb
    6f78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6f7c:	svclt	0x00144479
    6f80:	andcs	r4, r5, #94371840	; 0x5a00000
    6f84:	stmdavs	r8, {r0, r2, r8, ip, pc}
    6f88:			; <UNDEFINED> instruction: 0xf7fb6800
    6f8c:	stmdbls	r5, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    6f90:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    6f94:	sbchi	pc, r7, r0
    6f98:	ldrbmi	r6, [r9], -r8, lsl #16
    6f9c:	blx	1742fae <EXEC_NAME@@Base+0x1721fa6>
    6fa0:			; <UNDEFINED> instruction: 0xf0002800
    6fa4:	blls	2672f8 <EXEC_NAME@@Base+0x2462f0>
    6fa8:			; <UNDEFINED> instruction: 0x3094f8d3
    6fac:	ldrbtle	r0, [r9], #-2008	; 0xfffff828
    6fb0:	vst1.16	{d20-d22}, [pc], r8
    6fb4:	ldrbmi	r7, [r9], -r0, lsl #5
    6fb8:	mcr	7, 5, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    6fbc:	cmnle	r1, r0, lsl #16
    6fc0:	mrc	7, 5, APSR_nzcv, cr12, cr11, {7}
    6fc4:	beq	43108 <EXEC_NAME@@Base+0x22100>
    6fc8:	subsmi	r6, fp, #196608	; 0x30000
    6fcc:	sbc	r9, r2, r8, lsl #6
    6fd0:			; <UNDEFINED> instruction: 0xf06f215f
    6fd4:	movwls	r0, #33630	; 0x835e
    6fd8:	beq	4311c <EXEC_NAME@@Base+0x22114>
    6fdc:			; <UNDEFINED> instruction: 0xf0024638
    6fe0:	ldrbmi	pc, [r0], -r3, ror #29	; <UNPREDICTABLE>
    6fe4:	stcl	7, cr15, [r4], #1004	; 0x3ec
    6fe8:	stmdavs	r3!, {r0, r4, r9, fp, ip, pc}
    6fec:			; <UNDEFINED> instruction: 0xf040429a
    6ff0:	andslt	r8, r3, r0, lsr #2
    6ff4:	svchi	0x00f0e8bd
    6ff8:	bllt	1f588b8 <EXEC_NAME@@Base+0x1f378b0>
    6ffc:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    7000:	ldrbmi	r2, [sl], -r0
    7004:	ldrbmi	r9, [r3], -r0
    7008:	ldrtmi	r4, [r8], -r9, asr #12
    700c:	ldc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
    7010:	stmdacs	r0, {r7, r9, sl, lr}
    7014:	adcshi	pc, r7, r0
    7018:			; <UNDEFINED> instruction: 0xf8d39b09
    701c:	bfieq	r3, r4, #1, #27
    7020:	sbcshi	pc, r6, r0, asr #2
    7024:	svceq	0x0007f1ba
    7028:	adcshi	pc, r3, r0
    702c:	ldrbmi	r9, [r1], -r1, lsl #10
    7030:	strbmi	r9, [r8], -r0, lsl #12
    7034:	strbmi	r2, [r2], -r0, lsl #6
    7038:	mrc	7, 6, APSR_nzcv, cr4, cr11, {7}
    703c:	strbmi	r9, [r0], -r8
    7040:	mrc	7, 6, APSR_nzcv, cr6, cr11, {7}
    7044:	stmdacs	r0, {r3, r9, fp, ip, pc}
    7048:	addshi	pc, r5, r0, asr #32
    704c:	blle	6d1854 <EXEC_NAME@@Base+0x6b084c>
    7050:			; <UNDEFINED> instruction: 0x4611b995
    7054:			; <UNDEFINED> instruction: 0xf0044638
    7058:	ands	pc, r1, r1, lsr #16
    705c:			; <UNDEFINED> instruction: 0xf7fb4628
    7060:	strmi	lr, [r6], -r0, lsr #25
    7064:	bicle	r2, r9, r0, lsl #16
    7068:	mcr	7, 3, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    706c:	stmdbcs	r0, {r0, fp, sp, lr}
    7070:	andeq	pc, r0, #1073741872	; 0x40000030
    7074:	sfmle	f1, 1, [r8], {8}
    7078:			; <UNDEFINED> instruction: 0x46314638
    707c:			; <UNDEFINED> instruction: 0xff80f003
    7080:			; <UNDEFINED> instruction: 0xf7fb4630
    7084:			; <UNDEFINED> instruction: 0xe7afec96
    7088:			; <UNDEFINED> instruction: 0x46384251
    708c:	cdp2	0, 8, cr15, cr12, cr2, {0}
    7090:	blls	381070 <EXEC_NAME@@Base+0x360068>
    7094:			; <UNDEFINED> instruction: 0xf43f2b00
    7098:			; <UNDEFINED> instruction: 0xf06faf6c
    709c:	teqcs	sp, ip, lsr r3
    70a0:	ldr	r9, [r9, r8, lsl #6]
    70a4:	ldrtmi	r4, [r0], -r1, asr #12
    70a8:			; <UNDEFINED> instruction: 0xf7ffaa07
    70ac:	mcrrne	12, 1, pc, r1, cr15	; <UNPREDICTABLE>
    70b0:	strmi	sp, [r3], -r6, lsl #1
    70b4:	orrcs	r9, r0, r7, lsl #20
    70b8:			; <UNDEFINED> instruction: 0xf7fb4658
    70bc:	strmi	lr, [r6], -r6, asr #28
    70c0:	suble	r2, r3, r0, lsl #16
    70c4:	ldmib	r0, {r0, r5, r6, r8, r9, fp, lr}^
    70c8:	ldrbtmi	r8, [fp], #-2314	; 0xfffff6f6
    70cc:	svcvs	0x001b681b
    70d0:	b	1633824 <EXEC_NAME@@Base+0x161281c>
    70d4:			; <UNDEFINED> instruction: 0xf0000309
    70d8:	stmibhi	r3, {r0, r1, r2, r3, r7, pc}
    70dc:	ldrle	r0, [r3, #-1114]	; 0xfffffba6
    70e0:	ldreq	r6, [fp, r3, lsl #19]
    70e4:	vqrshl.s8	d29, d0, d0
    70e8:	bl	60c0ec <EXEC_NAME@@Base+0x5eb0e4>
    70ec:	vld2.8	{d0-d3}, [r3], r3
    70f0:			; <UNDEFINED> instruction: 0xf04f73ff
    70f4:			; <UNDEFINED> instruction: 0xf0230200
    70f8:	bl	1247d04 <EXEC_NAME@@Base+0x1226cfc>
    70fc:			; <UNDEFINED> instruction: 0xf1130202
    7100:			; <UNDEFINED> instruction: 0xf1420802
    7104:	ldrmi	r0, [r3], -r0, lsl #18
    7108:	rsbsle	r2, r0, r0, lsl #26
    710c:	strbmi	r4, [r2], r8, lsr #11
    7110:			; <UNDEFINED> instruction: 0xf06fbf82
    7114:			; <UNDEFINED> instruction: 0xf04f0321
    7118:	movwls	r0, #35328	; 0x8a00
    711c:	ldrtmi	sp, [r0], -pc, ror #18
    7120:	ldc	7, cr15, [sl, #1004]	; 0x3ec
    7124:			; <UNDEFINED> instruction: 0xf7fbe017
    7128:	ldrbmi	lr, [sl], sl, lsl #28
    712c:	subsmi	r6, r2, #131072	; 0x20000
    7130:	bcs	2b958 <EXEC_NAME@@Base+0xa950>
    7134:			; <UNDEFINED> instruction: 0xb125db7f
    7138:			; <UNDEFINED> instruction: 0x46514638
    713c:			; <UNDEFINED> instruction: 0xff20f003
    7140:	ldrmi	lr, [r1], -pc, asr #14
    7144:			; <UNDEFINED> instruction: 0xf0034638
    7148:	strb	pc, [sl, -r9, lsr #31]	; <UNPREDICTABLE>
    714c:	beq	43290 <EXEC_NAME@@Base+0x22288>
    7150:	teqeq	ip, #111	; 0x6f	; <UNPREDICTABLE>
    7154:	stmdals	r7, {r3, r8, r9, ip, pc}
    7158:	stc	7, cr15, [sl], #-1004	; 0xfffffc14
    715c:			; <UNDEFINED> instruction: 0xf7fb4658
    7160:	bls	242a88 <EXEC_NAME@@Base+0x221a80>
    7164:	rscle	r2, r4, r0, lsl #16
    7168:	mvnle	r2, r0, lsl #20
    716c:			; <UNDEFINED> instruction: 0xf7fda808
    7170:	bls	245af4 <EXEC_NAME@@Base+0x224aec>
    7174:	bcs	410f0 <EXEC_NAME@@Base+0x200e8>
    7178:	svcge	0x0068f47f
    717c:			; <UNDEFINED> instruction: 0xf7fda808
    7180:	bls	245ae4 <EXEC_NAME@@Base+0x224adc>
    7184:			; <UNDEFINED> instruction: 0xf7fbe762
    7188:	stmdavs	r2, {r1, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    718c:	andls	r4, r8, #536870917	; 0x20000005
    7190:			; <UNDEFINED> instruction: 0x4640e75c
    7194:	mcr	7, 4, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    7198:	ldrbmi	r9, [r1], -r1, lsl #10
    719c:	strbmi	r9, [r2], -r0, lsl #12
    71a0:	strbmi	r4, [r8], -r3, lsl #13
    71a4:			; <UNDEFINED> instruction: 0xf7fb465b
    71a8:	andls	lr, r8, lr, lsl lr
    71ac:	svceq	0x0000f1bb
    71b0:	svcge	0x0045f43f
    71b4:			; <UNDEFINED> instruction: 0xf7fb4658
    71b8:	stmdacs	r0, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
    71bc:	svcge	0x003ff43f
    71c0:	blcs	2dde8 <EXEC_NAME@@Base+0xcde0>
    71c4:	svcge	0x003bf47f
    71c8:			; <UNDEFINED> instruction: 0xf7fda808
    71cc:			; <UNDEFINED> instruction: 0xe736fa31
    71d0:	vst1.8	{d20-d22}, [pc], r1
    71d4:	strbmi	r7, [r8], -r0, lsl #5
    71d8:	ldc	7, cr15, [r2, #1004]	; 0x3ec
    71dc:			; <UNDEFINED> instruction: 0xf47f2800
    71e0:			; <UNDEFINED> instruction: 0xf7fbaf21
    71e4:	stmdavs	r3, {r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    71e8:	movwls	r4, #33371	; 0x825b
    71ec:	strbmi	lr, [r3], -r7, lsr #14
    71f0:			; <UNDEFINED> instruction: 0xf04f9308
    71f4:	ldr	r0, [r2, r0, lsl #20]
    71f8:	stccs	6, cr4, [r0, #-172]	; 0xffffff54
    71fc:			; <UNDEFINED> instruction: 0x4650d0f8
    7200:	bl	ff3c51f4 <EXEC_NAME@@Base+0xff3a41ec>
    7204:	cmnlt	r0, r2, lsl #13
    7208:	movwcs	r9, #2
    720c:	stmib	sp, {r9, sp}^
    7210:	ldrtmi	r8, [r0], -r0, lsl #18
    7214:	stc	7, cr15, [r0, #1004]	; 0x3ec
    7218:	andls	r1, r8, r3, asr #15
    721c:	svclt	0x0008454b
    7220:			; <UNDEFINED> instruction: 0xf43f4540
    7224:			; <UNDEFINED> instruction: 0xf7fbaf7c
    7228:	stmdavs	r3, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
    722c:	movwls	r4, #33371	; 0x825b
    7230:			; <UNDEFINED> instruction: 0xf7fbe775
    7234:	subsmi	lr, r1, #7680	; 0x1e00
    7238:	svclt	0x0000e6d0
    723c:	ldrdeq	r9, [r1], -r2
    7240:	andeq	r0, r0, r0, asr #5
    7244:	andeq	sl, r1, lr, lsl r2
    7248:	andeq	sl, r1, ip, asr #3
    724c:	andeq	sl, r1, lr, ror r0
    7250:	svcmi	0x00f0e92d
    7254:	ldclmi	6, cr4, [sp], {21}
    7258:	bmi	ff758cc0 <EXEC_NAME@@Base+0xff737cb8>
    725c:	ldrbtmi	fp, [ip], #-145	; 0xffffff6f
    7260:	cmnls	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    7264:	strmi	r4, [pc], -r6, lsl #12
    7268:	ldrbtmi	r4, [r9], #1571	; 0x623
    726c:	strtmi	r5, [r8], -r4, lsr #17
    7270:	ldrdcs	pc, [r0], -r9
    7274:	bleq	433b8 <EXEC_NAME@@Base+0x223b0>
    7278:	ldmdavs	r1, {r0, r1, r5, fp, sp, lr}
    727c:	andslt	pc, r4, sp, asr #17
    7280:			; <UNDEFINED> instruction: 0xf7fb930f
    7284:			; <UNDEFINED> instruction: 0x4682edfe
    7288:			; <UNDEFINED> instruction: 0xf0402800
    728c:			; <UNDEFINED> instruction: 0xf8d980a3
    7290:	ldmdbvs	fp, {ip, sp}^
    7294:	blcs	55ea0 <EXEC_NAME@@Base+0x34e98>
    7298:	addhi	pc, sp, r0, lsl #4
    729c:			; <UNDEFINED> instruction: 0xf7ff4628
    72a0:	strmi	pc, [r1], r3, lsr #25
    72a4:			; <UNDEFINED> instruction: 0xf0002800
    72a8:			; <UNDEFINED> instruction: 0xf10d8086
    72ac:			; <UNDEFINED> instruction: 0x46300b1c
    72b0:			; <UNDEFINED> instruction: 0xf7fc4659
    72b4:			; <UNDEFINED> instruction: 0xf1a9fe77
    72b8:	blcs	47ecc <EXEC_NAME@@Base+0x26ec4>
    72bc:	sbchi	pc, r9, r0, asr #4
    72c0:	svccs	0x000149c5
    72c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    72c8:	svclt	0x00144479
    72cc:	andcs	r4, r5, #60817408	; 0x3a00000
    72d0:	stmdavs	r8, {r0, r3, fp, sp, lr}
    72d4:	mrc	7, 2, APSR_nzcv, cr0, cr11, {7}
    72d8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    72dc:	adchi	pc, sp, r0
    72e0:	svceq	0x0002f1b9
    72e4:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
    72e8:	sbcshi	pc, ip, r0, asr #5
    72ec:	svceq	0x0004f1b9
    72f0:	sbcshi	pc, r8, r0, lsl #6
    72f4:	blcs	2df28 <EXEC_NAME@@Base+0xcf20>
    72f8:	msrhi	CPSR_sxc, r0, asr #32
    72fc:	strbmi	r4, [r9], -r8, lsr #12
    7300:			; <UNDEFINED> instruction: 0xf7ffaa05
    7304:	mcrrne	10, 15, pc, r3, cr3	; <UNPREDICTABLE>
    7308:			; <UNDEFINED> instruction: 0xf0004605
    730c:	blmi	fece783c <EXEC_NAME@@Base+0xfecc6834>
    7310:	ldrbtmi	r9, [fp], #-2565	; 0xfffff5fb
    7314:	blvs	ff6e1388 <EXEC_NAME@@Base+0xff6c0380>
    7318:	ldrmi	fp, [r0], -r3, asr #2
    731c:	andcs	r4, r1, #42991616	; 0x2900000
    7320:	bl	ff5c5314 <EXEC_NAME@@Base+0xff5a430c>
    7324:			; <UNDEFINED> instruction: 0xf0402800
    7328:	bls	167820 <EXEC_NAME@@Base+0x146818>
    732c:	orrcs	r4, r0, fp, lsr #12
    7330:			; <UNDEFINED> instruction: 0xf7fb4638
    7334:	blls	702764 <EXEC_NAME@@Base+0x6e175c>
    7338:	movweq	pc, #4515	; 0x11a3	; <UNPREDICTABLE>
    733c:			; <UNDEFINED> instruction: 0xf383fab3
    7340:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
    7344:	movwcs	fp, #3848	; 0xf08
    7348:	blcs	18d54 <nf_ns_user_prefix@@Base+0xa3cc>
    734c:	rscshi	pc, r5, r0, asr #32
    7350:			; <UNDEFINED> instruction: 0xf0002800
    7354:	andcs	r8, r0, #255	; 0xff
    7358:			; <UNDEFINED> instruction: 0xf7fb2300
    735c:	stmdacs	r0, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    7360:	msrhi	CPSR_sx, r0, asr #32
    7364:	strcs	r9, [r0, #-2842]	; 0xfffff4e6
    7368:	blcs	2c788 <EXEC_NAME@@Base+0xb780>
    736c:	sbchi	pc, sl, r0, asr #32
    7370:			; <UNDEFINED> instruction: 0xf7fb4648
    7374:	stmdacs	r0, {r1, r2, r3, r8, sl, fp, sp, lr, pc}
    7378:	sbcshi	pc, r9, r0, asr #32
    737c:	ldrbtmi	r4, [fp], #-2968	; 0xfffff468
    7380:	svcvs	0x001b681b
    7384:	ldmdbvs	fp!, {r0, r1, r3, r4, r8, ip, sp, pc}^
    7388:			; <UNDEFINED> instruction: 0xf1000459
    738c:	blls	1a77f0 <EXEC_NAME@@Base+0x1867e8>
    7390:			; <UNDEFINED> instruction: 0xf0402b00
    7394:	ldrdcs	r8, [r4, -r5]
    7398:			; <UNDEFINED> instruction: 0xf7fb4638
    739c:	ldmdbvs	fp!, {r1, r3, r4, r5, sl, fp, sp, lr, pc}^
    73a0:			; <UNDEFINED> instruction: 0xf100069a
    73a4:	ldmdbvs	sl!, {r0, r2, r3, r6, r7, pc}
    73a8:	nopeq	{67}	; 0x43
    73ac:			; <UNDEFINED> instruction: 0xf042617b
    73b0:	teqvs	sl, r8, lsl #4
    73b4:	cmpcs	pc, r4, asr #1
    73b8:	cmpeq	lr, #111	; 0x6f	; <UNPREDICTABLE>
    73bc:	ldrtmi	r9, [r0], -r6, lsl #6
    73c0:	ldc2l	0, cr15, [r2], #8
    73c4:	stmdavs	r3!, {r0, r1, r2, r3, r9, fp, ip, pc}
    73c8:			; <UNDEFINED> instruction: 0xf040429a
    73cc:	ldrshlt	r8, [r1], -sp
    73d0:	svchi	0x00f0e8bd
    73d4:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    73d8:	ldrtmi	r2, [sl], -r1
    73dc:	ldrbmi	r9, [r3], -r0
    73e0:	ldrtmi	r4, [r0], -r9, asr #12
    73e4:	blx	19453ea <EXEC_NAME@@Base+0x19243e2>
    73e8:	teqlt	r0, #5242880	; 0x500000
    73ec:	strbmi	r4, [r8], -r1, lsl #12
    73f0:	b	ff9453e4 <EXEC_NAME@@Base+0xff9243dc>
    73f4:	suble	r2, r9, r0, lsl #16
    73f8:	svceq	0x0007f1ba
    73fc:	blls	6fb4d4 <EXEC_NAME@@Base+0x6da4cc>
    7400:	bls	698d28 <EXEC_NAME@@Base+0x677d20>
    7404:			; <UNDEFINED> instruction: 0xf8cd4651
    7408:	movwls	r8, #8192	; 0x2000
    740c:	andls	r4, r1, #95420416	; 0x5b00000
    7410:			; <UNDEFINED> instruction: 0xf7fb462a
    7414:	andls	lr, r6, sl, lsr ip
    7418:	teqle	r7, r0, lsl #16
    741c:	strtmi	r2, [r8], -r4, lsl #2
    7420:	bl	ffdc5414 <EXEC_NAME@@Base+0xffda440c>
    7424:			; <UNDEFINED> instruction: 0xf7fb4628
    7428:	stmdbls	r6, {r2, r5, r6, r7, sl, fp, sp, lr, pc}
    742c:	stmdblt	r9, {r4, r6, r8, ip, sp, pc}^
    7430:			; <UNDEFINED> instruction: 0xf7fda806
    7434:	stmdbls	r6, {r0, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    7438:			; <UNDEFINED> instruction: 0xf7fbe004
    743c:	stmdavs	r1, {r7, sl, fp, sp, lr, pc}
    7440:	tstls	r6, r9, asr #4
    7444:	blle	35184c <EXEC_NAME@@Base+0x330844>
    7448:	tstcs	r0, r0, lsr r6
    744c:	stc2	0, cr15, [ip], #8
    7450:	blls	301338 <EXEC_NAME@@Base+0x2e0330>
    7454:			; <UNDEFINED> instruction: 0xf43f2b00
    7458:			; <UNDEFINED> instruction: 0xf04faf33
    745c:	strdcs	r3, [r1, -pc]
    7460:	str	r9, [ip, r6, lsl #6]!
    7464:	str	r4, [sl, r9, asr #4]!
    7468:			; <UNDEFINED> instruction: 0xf7fb4628
    746c:	blls	7028cc <EXEC_NAME@@Base+0x6e18c4>
    7470:			; <UNDEFINED> instruction: 0xf8cd462a
    7474:	ldrbmi	r8, [r1], -r0
    7478:	blls	6ac088 <EXEC_NAME@@Base+0x68b080>
    747c:	strmi	r9, [r3], -r1, lsl #6
    7480:			; <UNDEFINED> instruction: 0xf7fb4648
    7484:	andls	lr, r6, r2, lsl #24
    7488:	sbcsle	r2, sp, r0, lsl #16
    748c:	mrrc	7, 15, pc, r6, cr11	; <UNPREDICTABLE>
    7490:	svceq	0x0007f1ba
    7494:			; <UNDEFINED> instruction: 0xf1c16801
    7498:	mrsls	r0, (UNDEF: 22)
    749c:	stmdbcs	r0, {r1, r4, r6, r7, ip, lr, pc}
    74a0:	ldr	sp, [fp, r0, asr #3]!
    74a4:	ldrtmi	r4, [r9], -pc, asr #22
    74a8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    74ac:			; <UNDEFINED> instruction: 0xf8d4f002
    74b0:	suble	r2, sl, r0, lsl #16
    74b4:			; <UNDEFINED> instruction: 0xf8d39b07
    74b8:	bfieq	r3, r4, #1, #26
    74bc:	svcge	0x001ef53f
    74c0:	addcs	r4, r0, #88, 12	; 0x5800000
    74c4:			; <UNDEFINED> instruction: 0xf7fb4639
    74c8:	stmdacs	r0, {r2, r3, r4, sl, fp, sp, lr, pc}
    74cc:	svcge	0x0016f47f
    74d0:			; <UNDEFINED> instruction: 0xf06f9a05
    74d4:	movwls	r0, #25356	; 0x630c
    74d8:			; <UNDEFINED> instruction: 0xf7fb4610
    74dc:	ldrtmi	lr, [r8], -sl, ror #20
    74e0:	stc	7, cr15, [r6], {251}	; 0xfb
    74e4:	stmdacs	r0, {r1, r2, r8, fp, ip, pc}
    74e8:	str	sp, [fp, r1, lsr #3]!
    74ec:			; <UNDEFINED> instruction: 0x46394658
    74f0:	b	19454e4 <EXEC_NAME@@Base+0x19244dc>
    74f4:			; <UNDEFINED> instruction: 0xf47f2800
    74f8:	strb	sl, [r9, r1, lsl #30]!
    74fc:	strmi	r9, [r2], #2842	; 0xb1a
    7500:	ldmdble	r0, {r0, r1, r4, r6, r8, sl, lr}
    7504:	bl	22e174 <EXEC_NAME@@Base+0x20d16c>
    7508:	strls	r0, [r1, #-522]	; 0xfffffdf6
    750c:	bl	fe8d8e34 <EXEC_NAME@@Base+0xfe8b7e2c>
    7510:	andls	r0, r2, #671088640	; 0x28000000
    7514:	ldrbmi	r9, [r2], -r0, lsl #6
    7518:			; <UNDEFINED> instruction: 0xf7fb2300
    751c:	stmdacs	r1, {r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    7520:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    7524:	blls	6be0d4 <EXEC_NAME@@Base+0x69d0cc>
    7528:			; <UNDEFINED> instruction: 0xf43f459a
    752c:			; <UNDEFINED> instruction: 0xf7fbaf21
    7530:	stmdavs	r3, {r1, r2, sl, fp, sp, lr, pc}
    7534:	movwls	r4, #25179	; 0x625b
    7538:			; <UNDEFINED> instruction: 0xf06fe72a
    753c:	movwls	r0, #25360	; 0x6310
    7540:			; <UNDEFINED> instruction: 0xf7fb4648
    7544:	bls	182374 <EXEC_NAME@@Base+0x16136c>
    7548:			; <UNDEFINED> instruction: 0xf04fe7c6
    754c:	bls	154550 <EXEC_NAME@@Base+0x133548>
    7550:	strb	r9, [r1, r6, lsl #6]
    7554:	bls	16e1c8 <EXEC_NAME@@Base+0x14d1c0>
    7558:	svclt	0x00042b02
    755c:	teqeq	ip, #111	; 0x6f	; <UNPREDICTABLE>
    7560:	adcsle	r9, r9, r6, lsl #6
    7564:	andls	r2, r0, r0, lsl #2
    7568:	andcs	fp, r0, fp, ror #5
    756c:	smlabteq	r2, sp, r9, lr
    7570:	ldrtmi	r2, [r8], -r0, lsl #3
    7574:	ldmib	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7578:	ldmdbvs	fp!, {r3, r4, r7, r8, fp, ip, sp, pc}^
    757c:	strle	r0, [r6], #-1688	; 0xfffff968
    7580:			; <UNDEFINED> instruction: 0xf043693a
    7584:	cmnvs	fp, r0, lsr #6
    7588:	andeq	pc, r8, #66	; 0x42
    758c:			; <UNDEFINED> instruction: 0x462b613a
    7590:	orrcs	r9, r0, r5, lsl #20
    7594:			; <UNDEFINED> instruction: 0xf7fb4638
    7598:	pkhtbmi	lr, r1, r8, asr #23
    759c:			; <UNDEFINED> instruction: 0xf47f2800
    75a0:			; <UNDEFINED> instruction: 0xf7fbaee1
    75a4:	bls	1824dc <EXEC_NAME@@Base+0x1614d4>
    75a8:	subsmi	r6, fp, #196608	; 0x30000
    75ac:	ldr	r9, [r3, r6, lsl #6]
    75b0:	bl	ff1455a4 <EXEC_NAME@@Base+0xff12459c>
    75b4:	subsmi	r6, fp, #196608	; 0x30000
    75b8:	strb	r9, [r1, r6, lsl #6]
    75bc:			; <UNDEFINED> instruction: 0xf7fb4649
    75c0:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    75c4:			; <UNDEFINED> instruction: 0xe6e2d1b3
    75c8:	b	14c55bc <EXEC_NAME@@Base+0x14a45b4>
    75cc:	muleq	r1, r2, sl
    75d0:	andeq	r0, r0, r0, asr #5
    75d4:	ldrdeq	r9, [r1], -lr
    75d8:	andeq	r9, r1, r0, lsl #29
    75dc:	andeq	r9, r1, r6, lsr lr
    75e0:	andeq	r9, r1, sl, asr #27
    75e4:	andeq	r9, r1, r0, lsr #25
    75e8:	ldrlt	r4, [r0, #-2827]	; 0xfffff4f5
    75ec:			; <UNDEFINED> instruction: 0x4604447b
    75f0:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}
    75f4:			; <UNDEFINED> instruction: 0xf7fb6818
    75f8:	teqlt	r8, sl, asr #24
    75fc:	bl	fe7c55f0 <EXEC_NAME@@Base+0xfe7a45e8>
    7600:	strtmi	r6, [r0], -r1, lsl #16
    7604:			; <UNDEFINED> instruction: 0x4010e8bd
    7608:	bllt	ff3c3618 <EXEC_NAME@@Base+0xff3a2610>
    760c:	strtmi	r4, [r0], -r1, lsl #12
    7610:			; <UNDEFINED> instruction: 0x4010e8bd
    7614:	bllt	ff243624 <EXEC_NAME@@Base+0xff22261c>
    7618:	andeq	r9, r1, ip, asr fp
    761c:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
    7620:	ldmibvs	fp, {r0, r1, r3, r4, fp, sp, lr}
    7624:	andle	r2, r5, r1, lsl #22
    7628:	svclt	0x00182b02
    762c:	andle	r2, r4, r1, lsl #2
    7630:	blt	ffb45624 <EXEC_NAME@@Base+0xffb2461c>
    7634:			; <UNDEFINED> instruction: 0xf7fb2100
    7638:	ldmib	r0, {r0, r3, r5, r6, r7, r9, fp, ip, sp, pc}^
    763c:	ldrtlt	r2, [r0], #-788	; 0xfffffcec
    7640:	ldrmi	lr, [r0, #-2512]	; 0xfffff630
    7644:	bl	1cd80d4 <EXEC_NAME@@Base+0x1cb70cc>
    7648:	blle	187a64 <EXEC_NAME@@Base+0x166a5c>
    764c:	ldrmi	lr, [r2, #-2512]	; 0xfffff630
    7650:			; <UNDEFINED> instruction: 0x41ab42a2
    7654:			; <UNDEFINED> instruction: 0xbc30db01
    7658:	tstcs	r1, r0, ror r7
    765c:			; <UNDEFINED> instruction: 0xf7fbbc30
    7660:	svclt	0x0000bad5
    7664:	andeq	r9, r1, sl, lsr #22
    7668:	svcmi	0x00f0e92d
    766c:	blmi	fe7b38c0 <EXEC_NAME@@Base+0xfe7928b8>
    7670:	ldmdbls	lr, {r3, r7, r9, sl, lr}
    7674:	ldrbtmi	r4, [fp], #-1665	; 0xfffff97f
    7678:			; <UNDEFINED> instruction: 0x4692489c
    767c:	mrsls	r2, R10_usr
    7680:	stmdapl	lr, {r0, r3, r4, r9, sl, lr}
    7684:	stmdals	r2, {r8, r9, sp}
    7688:	stmib	sp, {r8, sp}^
    768c:	ldmdavs	r3!, {r1, r2, r8, r9, sp}
    7690:	tstls	r4, r5, lsl #18
    7694:	tstlt	r5, r1, lsl r3
    7698:	strbmi	r6, [r3, #-2539]	; 0xfffff615
    769c:			; <UNDEFINED> instruction: 0xf7fbd024
    76a0:	vldrmi	d14, [r3, #312]	; 0x138
    76a4:			; <UNDEFINED> instruction: 0xf04f4c93
    76a8:	ldmibmi	r3, {r0, r2, sl, fp}
    76ac:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    76b0:	ldrbtmi	r2, [r9], #-1792	; 0xfffff900
    76b4:	vst2.32	{d18-d21}, [pc], r0
    76b8:			; <UNDEFINED> instruction: 0xf06f62b3
    76bc:			; <UNDEFINED> instruction: 0xf8cd0e04
    76c0:			; <UNDEFINED> instruction: 0xf8c0e010
    76c4:			; <UNDEFINED> instruction: 0xf105c000
    76c8:	stmib	sp, {r2, r4, r6}^
    76cc:			; <UNDEFINED> instruction: 0xf7fb7400
    76d0:	stmdbls	r4, {r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    76d4:			; <UNDEFINED> instruction: 0xd12c2900
    76d8:	ldmdavs	r3!, {r0, r4, r9, fp, ip, pc}
    76dc:			; <UNDEFINED> instruction: 0xf040429a
    76e0:	andslt	r8, r3, r0, lsl #2
    76e4:	svchi	0x00f0e8bd
    76e8:	andscc	lr, ip, #3620864	; 0x374000
    76ec:	bvs	a98340 <EXEC_NAME@@Base+0xa77338>
    76f0:	movwcs	fp, #7948	; 0x1f0c
    76f4:	addmi	r4, sl, #11534336	; 0xb00000
    76f8:	strmi	fp, [fp], -r8, lsl #30
    76fc:	movtlt	fp, #43507	; 0xa9f3
    7700:	stccs	8, cr6, [r0], {44}	; 0x2c
    7704:	sbcshi	pc, r2, r0
    7708:	blcs	2199c <EXEC_NAME@@Base+0x994>
    770c:	adcshi	pc, r3, r0, asr #32
    7710:	and	r4, r4, r0, lsr #12
    7714:	strtmi	r6, [r0], -r3, lsr #17
    7718:			; <UNDEFINED> instruction: 0xf0402b00
    771c:	stmdavs	r4!, {r3, r5, r7, pc}
    7720:	stmdb	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7724:	stccs	0, cr6, [r0], {44}	; 0x2c
    7728:	stmdbls	r4, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    772c:			; <UNDEFINED> instruction: 0xf0002900
    7730:	submi	r8, r9, #189	; 0xbd
    7734:			; <UNDEFINED> instruction: 0xf0024648
    7738:			; <UNDEFINED> instruction: 0xe7cdfb37
    773c:	strtmi	r6, [r0], -ip, lsr #16
    7740:	stmdavs	r4!, {r2, r4, r5, r8, ip, sp, pc}
    7744:	ldmdb	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7748:	strtmi	r6, [r0], -ip, lsr #32
    774c:	mvnsle	r2, r0, lsl #24
    7750:	eorvs	r2, fp, #0, 6
    7754:	andeq	pc, ip, sl, lsl #2
    7758:	stmdb	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    775c:	stmdacs	r0, {r2, r9, sl, lr}
    7760:	addshi	pc, ip, r0
    7764:			; <UNDEFINED> instruction: 0xf1b84b65
    7768:			; <UNDEFINED> instruction: 0xf8c00f01
    776c:			; <UNDEFINED> instruction: 0xf04fa004
    7770:	ldrbtmi	r0, [fp], #-2816	; 0xfffff500
    7774:			; <UNDEFINED> instruction: 0x4642bf18
    7778:	svclt	0x00089303
    777c:	ldrmi	r2, [r9], -r5, lsl #4
    7780:	beq	438c4 <EXEC_NAME@@Base+0x228bc>
    7784:	movwcs	r6, #2057	; 0x809
    7788:	eorvs	r6, r3, r3, lsr #1
    778c:			; <UNDEFINED> instruction: 0xf8c56808
    7790:	stmib	r5, {r3, r4, ip, pc}^
    7794:	stmib	r5, {sl, lr}^
    7798:			; <UNDEFINED> instruction: 0xf7fbab04
    779c:	strmi	lr, [r0], lr, ror #23
    77a0:	rsbsle	r2, r5, r0, lsl #16
    77a4:	ldrbeq	r6, [fp, #-2371]	; 0xfffff6bd
    77a8:	addhi	pc, r7, r0, asr #2
    77ac:			; <UNDEFINED> instruction: 0xf10d9b02
    77b0:	strcs	r0, [r0, -r0, lsr #20]
    77b4:	ldrbmi	r9, [r4], r5, lsl #14
    77b8:	ldmdavs	r9, {r3, r4, fp, sp, lr}^
    77bc:	ldmvs	fp, {r1, r3, r4, r7, fp, sp, lr}^
    77c0:	andeq	lr, pc, ip, lsr #17
    77c4:	ldmdbvs	r8, {r1, r8, r9, fp, ip, pc}
    77c8:	ldmibvs	sl, {r0, r3, r4, r6, r8, fp, sp, lr}
    77cc:	stmia	ip!, {r0, r1, r3, r4, r6, r7, r8, fp, sp, lr}
    77d0:	bge	147814 <EXEC_NAME@@Base+0x12680c>
    77d4:	strbmi	r9, [r1], -r3, lsl #22
    77d8:			; <UNDEFINED> instruction: 0xbc02e9d5
    77dc:	stmib	sp, {r3, r4, fp, sp, lr}^
    77e0:			; <UNDEFINED> instruction: 0xf001bc0c
    77e4:	stmdacs	r0, {r0, r1, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    77e8:	bvs	1fb9c4 <EXEC_NAME@@Base+0x1da9bc>
    77ec:	cmpeq	lr, #111	; 0x6f	; <UNPREDICTABLE>
    77f0:	cmnlt	r7, r5, lsl #18
    77f4:	ldrdgt	pc, [r8, -pc]
    77f8:			; <UNDEFINED> instruction: 0xf8cd462b
    77fc:	bge	1af814 <EXEC_NAME@@Base+0x18e80c>
    7800:			; <UNDEFINED> instruction: 0x464044fc
    7804:	andgt	pc, r0, sp, asr #17
    7808:	stmdbls	r5, {r3, r4, r5, r7, r8, r9, sl, lr}
    780c:	strmi	r4, [r8], -r3, lsl #12
    7810:			; <UNDEFINED> instruction: 0xf7fb9304
    7814:	movwcs	lr, #6350	; 0x18ce
    7818:	eorvs	r4, fp, #64, 12	; 0x4000000
    781c:	mrc2	7, 7, pc, cr14, cr15, {7}
    7820:			; <UNDEFINED> instruction: 0xf7fb4640
    7824:	stmdbls	r4, {r1, r2, r5, r6, r7, r9, fp, sp, lr, pc}
    7828:	stmdbcs	r0, {r3, r5, r8, ip, sp, pc}
    782c:	stmdage	r4, {r0, r7, r8, ip, lr, pc}
    7830:	mrc2	7, 7, pc, cr14, cr12, {7}
    7834:			; <UNDEFINED> instruction: 0xf04f9904
    7838:			; <UNDEFINED> instruction: 0xf04f0a00
    783c:	stmdbcs	r0, {r8, r9, fp}
    7840:	svcge	0x0077f47f
    7844:			; <UNDEFINED> instruction: 0x011ce9dd
    7848:	strmi	r6, [r2, #2210]	; 0x8a2
    784c:	movweq	lr, #7035	; 0x1b7b
    7850:	stmdblt	r2!, {r8, r9, fp, ip, lr, pc}^
    7854:	strtmi	r6, [r0], -r3, lsr #16
    7858:	beq	c24c8 <EXEC_NAME@@Base+0xa14c0>
    785c:	bleq	43d90 <EXEC_NAME@@Base+0x22d88>
    7860:			; <UNDEFINED> instruction: 0xf7fb602b
    7864:	stmdavs	ip!, {r1, r2, r5, r7, fp, sp, lr, pc}
    7868:	mvnle	r2, r0, lsl #24
    786c:	stmdbls	r4, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    7870:			; <UNDEFINED> instruction: 0xf47f2900
    7874:			; <UNDEFINED> instruction: 0xf104af5e
    7878:	stmiavs	r2!, {r2, r3, r8}
    787c:			; <UNDEFINED> instruction: 0xf0034648
    7880:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    7884:	eorvs	r4, fp, r0, lsr #12
    7888:	ldm	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    788c:	str	r9, [r1, -r4, lsl #18]!
    7890:	b	1545884 <EXEC_NAME@@Base+0x152487c>
    7894:	submi	r6, r9, #65536	; 0x10000
    7898:	strb	r9, [ip, r4, lsl #2]
    789c:	b	13c5890 <EXEC_NAME@@Base+0x13a4888>
    78a0:	submi	r6, fp, #65536	; 0x10000
    78a4:	stmdbcs	r0, {r2, r8, r9, ip, pc}
    78a8:	svcge	0x0044f47f
    78ac:	strbmi	r2, [r8], -r0, lsl #4
    78b0:			; <UNDEFINED> instruction: 0xf0034611
    78b4:	stmdbls	r4, {r0, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    78b8:	blmi	4c14f0 <EXEC_NAME@@Base+0x4a04e8>
    78bc:	stmdbge	r6, {r1, r3, r5, r9, sl, lr}
    78c0:			; <UNDEFINED> instruction: 0xf7fb447b
    78c4:	stmdacs	r0, {r1, r2, r4, r6, fp, sp, lr, pc}
    78c8:			; <UNDEFINED> instruction: 0xf7fbd0a5
    78cc:	stmdavs	r3, {r3, r4, r5, r9, fp, sp, lr, pc}
    78d0:	movwls	r4, #16987	; 0x425b
    78d4:			; <UNDEFINED> instruction: 0xf7fbe79f
    78d8:	stmdbls	r5, {r1, r4, r5, r9, fp, sp, lr, pc}
    78dc:	subsmi	r6, fp, #196608	; 0x30000
    78e0:			; <UNDEFINED> instruction: 0xf7fbe795
    78e4:	svclt	0x0000e8c6
    78e8:	andeq	r9, r1, sl, ror r6
    78ec:	andeq	r0, r0, r0, asr #5
    78f0:	andeq	r6, r0, ip, lsr r6
    78f4:			; <UNDEFINED> instruction: 0x00006ab2
    78f8:	andeq	r6, r0, r2, asr #14
    78fc:	ldrdeq	r9, [r1], -r6
    7900:			; <UNDEFINED> instruction: 0xffffc9dd
    7904:			; <UNDEFINED> instruction: 0xffffc91d
    7908:	svcmi	0x00f0e92d
    790c:	stcmi	0, cr11, [r3], #604	; 0x25c
    7910:	blmi	fe8d9170 <EXEC_NAME@@Base+0xfe8b8168>
    7914:	andls	r4, sl, ip, ror r4
    7918:	stmiapl	r3!, {r1, r5, r8, sl, fp, ip, pc}^
    791c:	ldmdavs	fp, {r0, r1, r3, r8, r9, ip, pc}
    7920:	bllt	cac57c <EXEC_NAME@@Base+0xc8b574>
    7924:			; <UNDEFINED> instruction: 0x46914690
    7928:			; <UNDEFINED> instruction: 0x46489213
    792c:	b	1845920 <EXEC_NAME@@Base+0x1824918>
    7930:	stmiblt	r8, {r0, r1, r4, r9, fp, ip, pc}
    7934:	blle	5d213c <EXEC_NAME@@Base+0x5b1134>
    7938:	strbmi	r9, [r1], -sl, lsl #16
    793c:	blx	843952 <EXEC_NAME@@Base+0x82294a>
    7940:			; <UNDEFINED> instruction: 0xf7fb4640
    7944:	blls	301a24 <EXEC_NAME@@Base+0x2e0a1c>
    7948:	ldmdavs	fp, {r0, r2, r4, r9, fp, ip, pc}
    794c:			; <UNDEFINED> instruction: 0xf040429a
    7950:	andslt	r8, r7, r2, lsr #2
    7954:	svchi	0x00f0e8bd
    7958:	mvnle	r2, r0, lsl #20
    795c:			; <UNDEFINED> instruction: 0xf7fca813
    7960:	bls	507304 <EXEC_NAME@@Base+0x4e62fc>
    7964:	ble	ff9d216c <EXEC_NAME@@Base+0xff9b1164>
    7968:	stmdals	sl, {r0, r4, r6, r9, lr}
    796c:	blx	74397c <EXEC_NAME@@Base+0x722974>
    7970:	ldrmi	lr, [r0], -r6, ror #15
    7974:			; <UNDEFINED> instruction: 0xf7fb4689
    7978:	pkhbtmi	lr, r0, r4, lsl #16
    797c:			; <UNDEFINED> instruction: 0xf0002800
    7980:	svcmi	0x008880e8
    7984:	svceq	0x0001f1b9
    7988:	beq	43acc <EXEC_NAME@@Base+0x22ac4>
    798c:	svclt	0x0014447f
    7990:	andcs	r4, r5, #77594624	; 0x4a00000
    7994:	ldmdavs	r9!, {r0, r1, r4, r6, r9, sl, lr}
    7998:			; <UNDEFINED> instruction: 0xf7fb6808
    799c:	strmi	lr, [r1], lr, ror #21
    79a0:			; <UNDEFINED> instruction: 0xf0002800
    79a4:	stmdbvs	r3, {r4, r6, r7, pc}^
    79a8:	orrvs	pc, r0, #318767104	; 0x13000000
    79ac:	ldmdavs	r8!, {r1, r2, r5, ip, lr, pc}
    79b0:			; <UNDEFINED> instruction: 0x4649aa14
    79b4:			; <UNDEFINED> instruction: 0xf8cd692c
    79b8:			; <UNDEFINED> instruction: 0xf001a050
    79bc:	stmdacs	r0, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    79c0:	sbcshi	pc, r4, r0
    79c4:			; <UNDEFINED> instruction: 0xf06f68c5
    79c8:	ldmdbls	r4, {r1, r2, r3, r4, r6, r8, r9}
    79cc:	ldmib	sp, {r0, r2, r3, r4, r6, r8, ip, sp, pc}^
    79d0:	strtcc	r2, [r0], #-800	; 0xfffffce0
    79d4:	strls	r4, [r2], #-1608	; 0xfffff9b8
    79d8:	movwcs	lr, #2509	; 0x9cd
    79dc:			; <UNDEFINED> instruction: 0x46424633
    79e0:	ldmdbls	r4, {r3, r5, r7, r8, r9, sl, lr}
    79e4:	strmi	r4, [r8], -r3, lsl #12
    79e8:			; <UNDEFINED> instruction: 0xf7fa9313
    79ec:	blls	50397c <EXEC_NAME@@Base+0x4e2974>
    79f0:	blle	fe6925f8 <EXEC_NAME@@Base+0xfe6715f0>
    79f4:			; <UNDEFINED> instruction: 0xf7ff4648
    79f8:			; <UNDEFINED> instruction: 0xe796fe11
    79fc:	orrcs	r4, r0, sl, ror #20
    7a00:			; <UNDEFINED> instruction: 0xf7fb58a2
    7a04:	andls	lr, lr, r2, lsr #19
    7a08:			; <UNDEFINED> instruction: 0xf0002800
    7a0c:	ldmdavs	r9!, {r2, r3, r4, r7, pc}
    7a10:	svcvs	0x0009980e
    7a14:	movwcs	lr, #43472	; 0xa9d0
    7a18:	b	14b40e4 <EXEC_NAME@@Base+0x14930dc>
    7a1c:	andsle	r0, r3, r3, lsl #2
    7a20:	strbeq	r8, [ip], #-2433	; 0xfffff67f
    7a24:	stmibvs	r1, {r4, r8, sl, ip, lr, pc}
    7a28:	strle	r0, [sp, #-1929]	; 0xfffff877
    7a2c:	mvnsne	pc, r0, asr #4
    7a30:	vld2.16	{d1-d2}, [r1 :64], r1
    7a34:			; <UNDEFINED> instruction: 0xf04f71ff
    7a38:			; <UNDEFINED> instruction: 0xf0210000
    7a3c:	bl	10c7e48 <EXEC_NAME@@Base+0x10a6e40>
    7a40:	stcne	0, cr0, [sl], {0}
    7a44:	movweq	pc, #320	; 0x140	; <UNPREDICTABLE>
    7a48:			; <UNDEFINED> instruction: 0xf04f9920
    7a4c:	ldrtmi	r0, [r2], r0, lsl #22
    7a50:	tstls	ip, r1, ror r8
    7a54:	bl	12edee0 <EXEC_NAME@@Base+0x12cced8>
    7a58:	tstls	sp, r1, lsl #2
    7a5c:	ldrdeq	lr, [ip, -sp]
    7a60:	bl	1cd8470 <EXEC_NAME@@Base+0x1cb7468>
    7a64:	ble	307e70 <EXEC_NAME@@Base+0x2e6e68>
    7a68:	ldrdeq	lr, [r0, -sp]!
    7a6c:	bl	1cd847c <EXEC_NAME@@Base+0x1cb7474>
    7a70:	blle	1d47e7c <EXEC_NAME@@Base+0x1d26e74>
    7a74:	bne	15adefc <EXEC_NAME@@Base+0x158cef4>
    7a78:	addhi	pc, fp, r0
    7a7c:			; <UNDEFINED> instruction: 0xf04f46b2
    7a80:	blmi	128a688 <EXEC_NAME@@Base+0x1269680>
    7a84:	bmi	129168c <EXEC_NAME@@Base+0x1270684>
    7a88:			; <UNDEFINED> instruction: 0xf8cd447b
    7a8c:	ldrbtmi	r8, [sl], #-48	; 0xffffffd0
    7a90:			; <UNDEFINED> instruction: 0xf8cd3368
    7a94:			; <UNDEFINED> instruction: 0x46b8903c
    7a98:	andsls	r4, r0, #185597952	; 0xb100000
    7a9c:	ldmib	sp, {r0, r4, r8, r9, ip, pc}^
    7aa0:	and	r6, lr, r0, lsr #14
    7aa4:	bl	1ed9134 <EXEC_NAME@@Base+0x1eb812c>
    7aa8:	blle	19486c4 <EXEC_NAME@@Base+0x19276bc>
    7aac:	bl	114df8c <EXEC_NAME@@Base+0x112cf84>
    7ab0:	bl	6096d4 <EXEC_NAME@@Base+0x5e86cc>
    7ab4:	bl	fee49acc <EXEC_NAME@@Base+0xfee28ac4>
    7ab8:	rsble	r0, r4, r4, lsl #18
    7abc:			; <UNDEFINED> instruction: 0xf04f46ca
    7ac0:	blls	30a6c8 <EXEC_NAME@@Base+0x2e96c0>
    7ac4:	stmib	sp, {r1, r4, r5, r9, sl, lr}^
    7ac8:	bl	f26d0 <EXEC_NAME@@Base+0xd16c8>
    7acc:	stmdals	lr, {r3, r8}
    7ad0:	tstls	r2, fp, lsr r6
    7ad4:	stmdb	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ad8:	strmi	r4, [r4], -fp, lsl #11
    7adc:	strmi	fp, [r2, #3848]	; 0xf08
    7ae0:	rscle	r4, r3, sp, lsl #12
    7ae4:			; <UNDEFINED> instruction: 0xf04f980f
    7ae8:	stmib	sp, {sl, fp}^
    7aec:	vst3.8	{d20,d22,d24}, [pc], r8
    7af0:	stmib	sp, {r7, r8, r9, ip, sp, lr}^
    7af4:	vqdmulh.s<illegal width 8>	d26, d0, d6
    7af8:	stmib	sp, {r0, r2, r6, r9, sp, lr}^
    7afc:	ldmib	r0, {r2, r8, r9, sl, sp, lr}^
    7b00:			; <UNDEFINED> instruction: 0xf8cd0100
    7b04:	stmib	sp, {lr, pc}^
    7b08:	stmdami	sl!, {r1, r8}
    7b0c:	ldrbtmi	r9, [r8], #-2320	; 0xfffff6f0
    7b10:	ldmdals	r1, {r0, ip, pc}
    7b14:	mrc	7, 6, APSR_nzcv, cr8, cr10, {7}
    7b18:			; <UNDEFINED> instruction: 0xf1752c01
    7b1c:	ble	ff048724 <EXEC_NAME@@Base+0xff02771c>
    7b20:	movweq	lr, #23124	; 0x5a54
    7b24:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
    7b28:	ldrsbtls	pc, [ip], -sp	; <UNPREDICTABLE>
    7b2c:			; <UNDEFINED> instruction: 0xf06fbf08
    7b30:	andle	r0, r3, r4, lsl #6
    7b34:	stmdb	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7b38:	subsmi	r6, fp, #196608	; 0x30000
    7b3c:	stmdals	lr, {r0, r1, r4, r8, r9, ip, pc}
    7b40:	stm	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7b44:			; <UNDEFINED> instruction: 0xf7fbe6f1
    7b48:	stmdavs	r3, {r1, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    7b4c:	tstls	r3, #-1342177275	; 0xb0000005
    7b50:			; <UNDEFINED> instruction: 0xf7fbe6eb
    7b54:			; <UNDEFINED> instruction: 0x46c1e8f4
    7b58:	subsmi	r6, fp, #196608	; 0x30000
    7b5c:	usat	r9, #4, r3, lsl #6
    7b60:	strbmi	r2, [r8], -r0, lsl #14
    7b64:			; <UNDEFINED> instruction: 0xf7ff9713
    7b68:	ubfx	pc, r9, #26, #9
    7b6c:	stmia	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b70:	stmdavs	r3, {r2, r4, r8, fp, ip, pc}
    7b74:			; <UNDEFINED> instruction: 0xe736425b
    7b78:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
    7b7c:	movweq	pc, #16495	; 0x406f	; <UNPREDICTABLE>
    7b80:	ldrsbtls	pc, [ip], -sp	; <UNPREDICTABLE>
    7b84:			; <UNDEFINED> instruction: 0x4647e7da
    7b88:	ldrsbtls	pc, [ip], -sp	; <UNPREDICTABLE>
    7b8c:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
    7b90:	ldrtmi	lr, [r7], -r7, ror #15
    7b94:			; <UNDEFINED> instruction: 0xf7fae7e5
    7b98:	svclt	0x0000ef6c
    7b9c:	ldrdeq	r9, [r1], -ip
    7ba0:	andeq	r0, r0, r0, asr #5
    7ba4:			; <UNDEFINED> instruction: 0x000197bc
    7ba8:			; <UNDEFINED> instruction: 0x000002b8
    7bac:	andeq	r6, r0, r0, ror #4
    7bb0:	andeq	r6, r0, r6, ror #6
    7bb4:	andeq	r6, r0, r2, ror r6
    7bb8:	mvnsmi	lr, sp, lsr #18
    7bbc:	stcmi	6, cr4, [r9], #-576	; 0xfffffdc0
    7bc0:	stcmi	6, cr4, [r9, #-124]!	; 0xffffff84
    7bc4:	ldrbtmi	fp, [ip], #-156	; 0xffffff64
    7bc8:	stmdbpl	r5!, {r1, fp, sp, lr}^
    7bcc:			; <UNDEFINED> instruction: 0xf8d24623
    7bd0:	stmdavs	sl!, {r2, r4, r7, ip, sp}
    7bd4:	bfieq	r9, fp, #4, #23
    7bd8:	strcs	fp, [r1], #-3912	; 0xfffff0b8
    7bdc:	bls	6fd000 <EXEC_NAME@@Base+0x6dbff8>
    7be0:	stmdavs	fp!, {r5, r9, sl, lr}
    7be4:			; <UNDEFINED> instruction: 0xd129429a
    7be8:	pop	{r2, r3, r4, ip, sp, pc}
    7bec:	vst4.<illegal width 64>	{d24,d26,d28,d30}, [pc :256], r0
    7bf0:			; <UNDEFINED> instruction: 0x46067230
    7bf4:	stm	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7bf8:	strmi	r2, [r4], -r2, lsl #16
    7bfc:	cmnlt	pc, pc, ror #3
    7c00:			; <UNDEFINED> instruction: 0x466a4639
    7c04:			; <UNDEFINED> instruction: 0xf7fb4630
    7c08:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    7c0c:	ldmdbvs	r3!, {r2, r4, r8, r9, fp, ip, lr, pc}
    7c10:	bne	ff92ec30 <EXEC_NAME@@Base+0xff90dc28>
    7c14:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
    7c18:	strb	r0, [r0, r4, ror #18]!
    7c1c:			; <UNDEFINED> instruction: 0xf1b84913
    7c20:	ldrtmi	r0, [fp], -r1, lsl #30
    7c24:	svclt	0x00144479
    7c28:	andcs	r4, r5, #69206016	; 0x4200000
    7c2c:	stmdavs	r8, {r0, r3, fp, sp, lr}
    7c30:	stmib	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c34:	ldmdblt	r8, {r7, r9, sl, lr}
    7c38:	ldrb	r2, [r0, r0, lsl #8]
    7c3c:	svc	0x0018f7fa
    7c40:	strbtmi	r4, [sl], -r1, lsl #12
    7c44:			; <UNDEFINED> instruction: 0xf7fb4630
    7c48:	stmdacs	r0, {r1, r3, r4, r6, r7, fp, sp, lr, pc}
    7c4c:	ldmdbvs	r4!, {r3, r8, r9, fp, ip, lr, pc}
    7c50:	bne	ff8ee870 <EXEC_NAME@@Base+0xff8cd868>
    7c54:	cmpmi	ip, ip, asr r2
    7c58:			; <UNDEFINED> instruction: 0xf7fb4640
    7c5c:	ldr	lr, [lr, sl, asr #17]!
    7c60:			; <UNDEFINED> instruction: 0xe7f9463c
    7c64:	andeq	r9, r1, sl, lsr #2
    7c68:	andeq	r0, r0, r0, asr #5
    7c6c:	andeq	r9, r1, r4, lsr #10
    7c70:	svcmi	0x00f0e92d
    7c74:	blmi	febf3f00 <EXEC_NAME@@Base+0xfebd2ef8>
    7c78:	andls	r2, r6, fp, lsl #18
    7c7c:	streq	pc, [r0, #-79]	; 0xffffffb1
    7c80:	ldrbtmi	r4, [fp], #-2221	; 0xfffff753
    7c84:	strls	r5, [fp, #-2075]	; 0xfffff7e5
    7c88:	ldmdavs	fp, {r0, r1, r8, r9, ip, pc}
    7c8c:			; <UNDEFINED> instruction: 0xf000931f
    7c90:	stcmi	0, cr8, [sl], #988	; 0x3dc
    7c94:	strmi	r2, [pc], -r1, lsl #18
    7c98:	ldrbtmi	r4, [ip], #-1680	; 0xfffff970
    7c9c:	pkhbtmi	fp, r9, r4, lsl #30
    7ca0:	stmdbeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7ca4:	stmdavs	r1!, {r0, r1, r3, r5, r9, sl, lr}
    7ca8:	stmdavs	r8, {r1, r3, r6, r9, sl, lr}
    7cac:	stmdb	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7cb0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    7cb4:	sbcshi	pc, sp, r0
    7cb8:	strbmi	sl, [r0], -fp, lsl #18
    7cbc:	stmdb	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7cc0:	movwls	r1, #32259	; 0x7e03
    7cc4:			; <UNDEFINED> instruction: 0x4641db1a
    7cc8:			; <UNDEFINED> instruction: 0xf7fa4630
    7ccc:	strmi	lr, [fp], -r2, lsl #31
    7cd0:	stmib	sp, {r1, r9, sl, lr}^
    7cd4:	mcrrne	3, 0, r2, fp, cr4
    7cd8:			; <UNDEFINED> instruction: 0xf1b0bf08
    7cdc:	strdle	r3, [sp], -pc	; <UNPREDICTABLE>
    7ce0:	movwcs	lr, #18909	; 0x49dd
    7ce4:	ldrmi	r2, [r0], pc, lsl #20
    7ce8:			; <UNDEFINED> instruction: 0x4628d832
    7cec:	bcc	3e30 <ntfs_check_empty_dir@plt+0xde8>
    7cf0:	ldmda	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7cf4:			; <UNDEFINED> instruction: 0xf7fb4630
    7cf8:	ands	lr, ip, ip, ror r8
    7cfc:	ldmda	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d00:			; <UNDEFINED> instruction: 0xf1c36803
    7d04:	strtmi	r0, [r8], -r0, lsl #20
    7d08:	ldmda	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7d0c:			; <UNDEFINED> instruction: 0xf1bab138
    7d10:	mvnle	r0, r0, lsl #30
    7d14:	ldmda	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d18:			; <UNDEFINED> instruction: 0xf1c36803
    7d1c:	ldrtmi	r0, [r0], -r0, lsl #20
    7d20:	stmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7d24:			; <UNDEFINED> instruction: 0xf1bab138
    7d28:	tstle	r4, r0, lsl #30
    7d2c:	stmda	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d30:			; <UNDEFINED> instruction: 0xf1c36803
    7d34:	stmdals	fp, {r9, fp}
    7d38:	mrc	7, 1, APSR_nzcv, cr10, cr10, {7}
    7d3c:	bls	7ee950 <EXEC_NAME@@Base+0x7cd948>
    7d40:	ldmdavs	fp, {r4, r6, r9, sl, lr}
    7d44:			; <UNDEFINED> instruction: 0xf040429a
    7d48:	strdlt	r8, [r1], -r2	; <UNPREDICTABLE>
    7d4c:	svchi	0x00f0e8bd
    7d50:	strtmi	r6, [fp], -r1, lsr #16
    7d54:	stmdavs	r8, {r2, r9, fp, ip, pc}
    7d58:	stmdb	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d5c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    7d60:	stcge	0, cr13, [sp], {204}	; 0xcc
    7d64:	strtmi	r9, [r1], -r6, lsl #16
    7d68:			; <UNDEFINED> instruction: 0xf91cf7fc
    7d6c:			; <UNDEFINED> instruction: 0xf0402800
    7d70:	blmi	1ce8048 <EXEC_NAME@@Base+0x1cc7040>
    7d74:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7d78:	ldrsbtmi	pc, [r8], r3	; <UNPREDICTABLE>
    7d7c:			; <UNDEFINED> instruction: 0xf0002c00
    7d80:	blmi	1c280d8 <EXEC_NAME@@Base+0x1c070d0>
    7d84:	ldrdlt	pc, [r0, #143]	; 0x8f
    7d88:	cmncc	r8, #2063597568	; 0x7b000000
    7d8c:	stmib	sp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
    7d90:	and	r3, r3, r8, lsl #18
    7d94:	stccs	8, cr6, [r0], {36}	; 0x24
    7d98:	addhi	pc, r2, r0
    7d9c:	ldrmi	r6, [r0, #2338]	; 0x922
    7da0:	stmibvs	r2!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    7da4:	ldrbtle	r0, [r5], #2001	; 0x7d1
    7da8:	strtmi	fp, [r8], -sp, lsr #2
    7dac:	stmda	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7db0:			; <UNDEFINED> instruction: 0xd1a32800
    7db4:			; <UNDEFINED> instruction: 0xf8db69a2
    7db8:			; <UNDEFINED> instruction: 0xf10dc000
    7dbc:			; <UNDEFINED> instruction: 0xf0420954
    7dc0:	blls	2085cc <EXEC_NAME@@Base+0x1e75c4>
    7dc4:	andvc	lr, r5, #196, 18	; 0x310000
    7dc8:			; <UNDEFINED> instruction: 0xf8dc4648
    7dcc:	eorcs	r5, r8, #192	; 0xc0
    7dd0:	ldrdne	pc, [r4], #140	; 0x8c
    7dd4:			; <UNDEFINED> instruction: 0xf8cc3501
    7dd8:			; <UNDEFINED> instruction: 0xf14150c0
    7ddc:			; <UNDEFINED> instruction: 0xf8cc0100
    7de0:	rscvs	r1, r1, r4, asr #1
    7de4:	smlatbls	r1, r5, r0, r6
    7de8:	strls	r2, [r0, #-257]	; 0xfffffeff
    7dec:			; <UNDEFINED> instruction: 0xf7fa2500
    7df0:			; <UNDEFINED> instruction: 0x4648efb2
    7df4:	strls	sl, [ip, #-2316]	; 0xfffff6f4
    7df8:	stm	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7dfc:	beq	444c4 <EXEC_NAME@@Base+0x234bc>
    7e00:	svcge	0x007cf6ff
    7e04:	ldrtmi	r4, [r0], -r9, asr #12
    7e08:	mcr	7, 7, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    7e0c:	svclt	0x00081c4b
    7e10:	svccc	0x00fff1b0
    7e14:	addlt	sp, fp, #62	; 0x3e
    7e18:	ldrdne	pc, [r0], -fp
    7e1c:	stmdavs	r8, {r1, r9, sl, lr}
    7e20:	stmia	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e24:			; <UNDEFINED> instruction: 0xf8db4629
    7e28:	blx	17dbe30 <EXEC_NAME@@Base+0x17bae28>
    7e2c:	ldrtmi	pc, [r3], -sl, lsl #5	; <UNPREDICTABLE>
    7e30:	andls	r6, r1, #2949120	; 0x2d0000
    7e34:	andls	r9, r0, #12, 20	; 0xc000
    7e38:	strtmi	r4, [r8], -r2, lsl #12
    7e3c:	stmda	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e40:			; <UNDEFINED> instruction: 0xf7fa980c
    7e44:	stmdbvs	r1!, {r1, r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    7e48:	strbmi	r2, [fp], -r0
    7e4c:	ldrtmi	r9, [sl], -r0
    7e50:			; <UNDEFINED> instruction: 0xf7fc9806
    7e54:			; <UNDEFINED> instruction: 0x4605ff55
    7e58:	cmnle	r4, r0, lsl #16
    7e5c:			; <UNDEFINED> instruction: 0x4603493b
    7e60:	ldrbtmi	r9, [r9], #-2569	; 0xfffff5f7
    7e64:	stmdavs	r8, {r0, r3, fp, sp, lr}
    7e68:	stm	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e6c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    7e70:			; <UNDEFINED> instruction: 0xf7fad190
    7e74:	ldrtmi	lr, [r5], -r4, ror #30
    7e78:			; <UNDEFINED> instruction: 0xf1c36803
    7e7c:	strb	r0, [r2, -r0, lsl #20]
    7e80:	strtmi	r4, [lr], -r8, lsr #12
    7e84:	svc	0x00b4f7fa
    7e88:			; <UNDEFINED> instruction: 0xf04f4630
    7e8c:			; <UNDEFINED> instruction: 0xf7fa3aff
    7e90:			; <UNDEFINED> instruction: 0xe750efb0
    7e94:			; <UNDEFINED> instruction: 0xf7fa4630
    7e98:	stmdacs	r0, {r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    7e9c:			; <UNDEFINED> instruction: 0xe745d0d0
    7ea0:	ldrbtmi	r4, [ip], #-3115	; 0xfffff3d5
    7ea4:	ldmdavs	r8, {r0, r1, r5, fp, sp, lr}
    7ea8:	stmdbls	fp, {r0, r2, r4, r7, r8, r9, ip, sp, pc}
    7eac:			; <UNDEFINED> instruction: 0xf89d4633
    7eb0:	tstls	r0, ip, lsl r0
    7eb4:	andls	r2, r1, #0, 2
    7eb8:			; <UNDEFINED> instruction: 0xf7fa462a
    7ebc:	strmi	lr, [r6], -sl, asr #31
    7ec0:			; <UNDEFINED> instruction: 0xf7fab9f0
    7ec4:	stmdacs	r0, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    7ec8:	svcge	0x0024f47f
    7ecc:	svc	0x0090f7fa
    7ed0:	stmdacs	r0, {r1, r7, r9, sl, lr}
    7ed4:	svcge	0x002af47f
    7ed8:	strtmi	lr, [r0], -sp, lsr #14
    7edc:	bls	119790 <EXEC_NAME@@Base+0xf8788>
    7ee0:			; <UNDEFINED> instruction: 0xf7ff4631
    7ee4:	stmdacs	r0, {r0, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    7ee8:	svcge	0x0043f47f
    7eec:	svc	0x0026f7fa
    7ef0:			; <UNDEFINED> instruction: 0xf06f230d
    7ef4:	andvs	r0, r3, ip, lsl #20
    7ef8:			; <UNDEFINED> instruction: 0xf7fa4628
    7efc:			; <UNDEFINED> instruction: 0xe6f9ef7a
    7f00:	svc	0x001cf7fa
    7f04:	strtmi	r2, [lr], -r0, lsl #10
    7f08:			; <UNDEFINED> instruction: 0xf1c36803
    7f0c:	ldrbt	r0, [sl], r0, lsl #20
    7f10:	bls	1197c4 <EXEC_NAME@@Base+0xf87bc>
    7f14:	ldmda	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f18:	stmdacs	r0, {r0, r2, r9, sl, lr}
    7f1c:	mcrge	4, 7, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
    7f20:	ldmdavs	r8, {r0, r1, r5, fp, sp, lr}
    7f24:	strmi	lr, [r2], r1, asr #15
    7f28:	ldmdavs	r8, {r0, r2, r8, r9, sl, sp, lr, pc}
    7f2c:			; <UNDEFINED> instruction: 0xf7fae7bd
    7f30:	svclt	0x0000eda0
    7f34:	andeq	r9, r1, lr, rrx
    7f38:	andeq	r0, r0, r0, asr #5
    7f3c:	andeq	r9, r1, lr, lsr #9
    7f40:	ldrdeq	r9, [r1], -r4
    7f44:	andeq	r5, r0, r0, ror #30
    7f48:			; <UNDEFINED> instruction: 0x000193bc
    7f4c:	andeq	r9, r1, r6, ror #5
    7f50:	andeq	r9, r1, r6, lsr #5
    7f54:			; <UNDEFINED> instruction: 0x4604b510
    7f58:	mcr2	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    7f5c:	submi	fp, r1, #40, 2
    7f60:	pop	{r5, r9, sl, lr}
    7f64:			; <UNDEFINED> instruction: 0xf0014010
    7f68:			; <UNDEFINED> instruction: 0x4601bf1f
    7f6c:	pop	{r5, r9, sl, lr}
    7f70:			; <UNDEFINED> instruction: 0xf0014010
    7f74:	svclt	0x0000bf19
    7f78:	svclt	0x0000e7ec
    7f7c:	svcmi	0x00f0e92d
    7f80:	stclmi	0, cr11, [r3, #-580]!	; 0xfffffdbc
    7f84:	blmi	18d9990 <EXEC_NAME@@Base+0x18b8988>
    7f88:	ldmdbvs	r4, {r0, r2, r3, r4, r5, r6, sl, lr}
    7f8c:	andhi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    7f90:	ldrdcc	pc, [r0], -r8
    7f94:	stccs	3, cr9, [r0], {15}
    7f98:	stmibvs	r3!, {r1, r2, r4, r6, ip, lr, pc}
    7f9c:	andseq	pc, lr, #19
    7fa0:	andls	fp, r3, #8, 30
    7fa4:			; <UNDEFINED> instruction: 0xf8dfd035
    7fa8:	stmdbcs	r1, {r4, r5, r6, r8, sp, pc}
    7fac:	streq	pc, [r0, -pc, asr #32]
    7fb0:	svclt	0x001444fa
    7fb4:	andcs	r4, r5, #10485760	; 0xa00000
    7fb8:			; <UNDEFINED> instruction: 0xf8da463b
    7fbc:	stmdavs	r8, {ip}
    7fc0:	svc	0x00daf7fa
    7fc4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    7fc8:	stmdbvs	r3, {r0, r1, r2, r3, r4, r5, r6, ip, lr, pc}^
    7fcc:	blvs	fe045020 <EXEC_NAME@@Base+0xfe024018>
    7fd0:	bmi	14bc4d8 <EXEC_NAME@@Base+0x149b4d0>
    7fd4:	orrcs	r4, r0, fp, asr r6
    7fd8:			; <UNDEFINED> instruction: 0xf7fa58aa
    7fdc:			; <UNDEFINED> instruction: 0x4605eeb6
    7fe0:	rsbsle	r2, r2, r0, lsl #16
    7fe4:			; <UNDEFINED> instruction: 0xf8cd69a3
    7fe8:	ldreq	fp, [pc, ip]
    7fec:	addhi	pc, r5, r0, lsl #2
    7ff0:	ldrbtle	r0, [fp], #-1881	; 0xfffff8a7
    7ff4:	ldrbtle	r0, [r4], #-1818	; 0xfffff8e6
    7ff8:			; <UNDEFINED> instruction: 0xf7fa4628
    7ffc:	ldrtmi	lr, [r0], -lr, lsr #28
    8000:	mrc	7, 7, APSR_nzcv, cr6, cr10, {7}
    8004:	blls	f448c <EXEC_NAME@@Base+0xd3484>
    8008:	stmdage	r3, {r0, r1, r4, r8, fp, ip, sp, pc}
    800c:	blx	446006 <EXEC_NAME@@Base+0x424ffe>
    8010:	ldrbeq	r6, [fp, r3, lsr #19]
    8014:	ldmib	r4, {r6, sl, ip, lr, pc}^
    8018:	mrslt	r2, (UNDEF: 58)
    801c:	stmdavs	r3!, {r0, r1, r4, r6, sp, lr}^
    8020:	suble	r2, ip, r0, lsl #22
    8024:			; <UNDEFINED> instruction: 0x4620601a
    8028:	stcl	7, cr15, [r2], {250}	; 0xfa
    802c:	cmnlt	r1, r3, lsl #18
    8030:	strbmi	r4, [r8], -r9, asr #4
    8034:	cdp2	0, 11, cr15, cr8, cr1, {0}
    8038:			; <UNDEFINED> instruction: 0xf8d89a0f
    803c:	addsmi	r3, sl, #0
    8040:	andslt	sp, r1, r3, ror #2
    8044:	svchi	0x00f0e8bd
    8048:	strbmi	r9, [r8], -r3, lsl #8
    804c:			; <UNDEFINED> instruction: 0xf0012100
    8050:	ldrb	pc, [r1, fp, lsr #29]!	; <UNPREDICTABLE>
    8054:	ldrdeq	pc, [r0], -sl
    8058:	ldrtmi	sl, [r1], -r4, lsl #20
    805c:			; <UNDEFINED> instruction: 0xf0019704
    8060:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    8064:	stmvs	r3, {r0, r1, r2, r4, r5, ip, lr, pc}
    8068:	blcs	2e480 <EXEC_NAME@@Base+0xd478>
    806c:			; <UNDEFINED> instruction: 0xf104d04a
    8070:	ldrtmi	r0, [r0], -r0, lsr #4
    8074:	stmdbls	r4, {r3, r4, r7, r8, r9, sl, lr}
    8078:	strmi	r4, [r8], -r3, lsl #12
    807c:			; <UNDEFINED> instruction: 0xf7fa9303
    8080:	blls	1032e8 <EXEC_NAME@@Base+0xe22e0>
    8084:			; <UNDEFINED> instruction: 0xd1ba2b00
    8088:	ldreq	r6, [fp, -r3, lsr #19]
    808c:			; <UNDEFINED> instruction: 0x2106d5b7
    8090:			; <UNDEFINED> instruction: 0xf7fa4630
    8094:			; <UNDEFINED> instruction: 0xe7b2edbe
    8098:			; <UNDEFINED> instruction: 0x6702e9d4
    809c:	blmi	8334b8 <EXEC_NAME@@Base+0x8124b0>
    80a0:	strtmi	r2, [r8], -r8, lsr #4
    80a4:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    80a8:	strvs	lr, [r0, -sp, asr #19]
    80ac:			; <UNDEFINED> instruction: 0xf7fa3378
    80b0:			; <UNDEFINED> instruction: 0x462aee52
    80b4:	strbmi	r6, [r8], -r1, ror #18
    80b8:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    80bc:	blmi	681f70 <EXEC_NAME@@Base+0x660f68>
    80c0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    80c4:	adcscs	pc, r8, r3, asr #17
    80c8:			; <UNDEFINED> instruction: 0xf7fae7ad
    80cc:	stmdavs	r3, {r3, r4, r5, r9, sl, fp, sp, lr, pc}
    80d0:	movwls	r4, #12891	; 0x325b
    80d4:			; <UNDEFINED> instruction: 0xf7fae793
    80d8:	stmdbls	r4, {r1, r4, r5, r9, sl, fp, sp, lr, pc}
    80dc:	subsmi	r6, fp, #196608	; 0x30000
    80e0:	smlabtcs	r6, fp, r7, lr
    80e4:			; <UNDEFINED> instruction: 0xf7fa4630
    80e8:			; <UNDEFINED> instruction: 0xe785ed94
    80ec:	andcs	r4, r0, r9, lsr #12
    80f0:	ldcl	7, cr15, [ip, #-1000]	; 0xfffffc18
    80f4:	andls	r6, r3, r3, lsr #19
    80f8:			; <UNDEFINED> instruction: 0xf7fae77c
    80fc:	stmibvs	r3!, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
    8100:	ldrb	r9, [r5, -r3]!
    8104:	cmpeq	lr, #111	; 0x6f	; <UNPREDICTABLE>
    8108:			; <UNDEFINED> instruction: 0xf7fae7b7
    810c:	svclt	0x0000ecb2
    8110:	andeq	r8, r1, r8, ror #26
    8114:	andeq	r0, r0, r0, asr #5
    8118:	muleq	r1, r8, r1
    811c:			; <UNDEFINED> instruction: 0x000002b8
    8120:	andeq	r5, r0, r2, asr #24
    8124:	andeq	r9, r1, r8, lsl #1
    8128:	svcmi	0x00f0e92d
    812c:	ldcmi	6, cr4, [r1], #544	; 0x220
    8130:	ldcmi	6, cr4, [r1, #68]!	; 0x44
    8134:	ldrbtmi	r4, [ip], #-1681	; 0xfffff96f
    8138:	umullslt	r4, r5, fp, r6
    813c:	stmdbpl	r2!, {r1, r2, r9, sl, lr}^
    8140:	strbmi	r4, [r0], -r3, lsr #12
    8144:	ldrsbtge	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    8148:	andls	r6, r5, #1245184	; 0x130000
    814c:			; <UNDEFINED> instruction: 0xf7fb9313
    8150:	mcrrne	14, 14, pc, r2, cr13	; <UNPREDICTABLE>
    8154:			; <UNDEFINED> instruction: 0x4607d037
    8158:			; <UNDEFINED> instruction: 0x46584651
    815c:	mcr2	7, 7, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    8160:	strmi	r1, [r5], -r3, asr #24
    8164:	stcmi	0, cr13, [r5], #492	; 0x1ec
    8168:			; <UNDEFINED> instruction: 0xf04f2801
    816c:	ldrbtmi	r0, [ip], #-768	; 0xfffffd00
    8170:			; <UNDEFINED> instruction: 0x4602bf14
    8174:	stmdavs	r1!, {r0, r2, r9, sp}
    8178:			; <UNDEFINED> instruction: 0xf7fa6808
    817c:	tstlt	r0, #4064	; 0xfe0
    8180:			; <UNDEFINED> instruction: 0xf7fa9006
    8184:	blls	1c3f14 <EXEC_NAME@@Base+0x1a2f0c>
    8188:	andls	r2, sl, r0, lsl #16
    818c:	addhi	pc, r4, r0, asr #5
    8190:			; <UNDEFINED> instruction: 0xf7fa4618
    8194:	andls	lr, r6, lr, lsr #28
    8198:	stflsd	f3, [sl], {232}	; 0xe8
    819c:	cmple	r9, r0, lsl #24
    81a0:			; <UNDEFINED> instruction: 0xf7fca80a
    81a4:			; <UNDEFINED> instruction: 0x9c0afa45
    81a8:	cmple	r3, r0, lsl #24
    81ac:	tstcs	r0, r0, lsr r6
    81b0:	ldc2l	0, cr15, [sl, #4]!
    81b4:	bls	4eedd0 <EXEC_NAME@@Base+0x4cddc8>
    81b8:	addsmi	r6, sl, #1769472	; 0x1b0000
    81bc:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
    81c0:	pop	{r0, r2, r4, ip, sp, pc}
    81c4:			; <UNDEFINED> instruction: 0xf7fa8ff0
    81c8:	stmdavs	r4, {r1, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    81cc:	strls	r4, [sl], #-612	; 0xfffffd9c
    81d0:	rscle	r2, fp, r0, lsl #24
    81d4:			; <UNDEFINED> instruction: 0x4650e03e
    81d8:	ldcl	7, cr15, [r4, #-1000]!	; 0xfffffc18
    81dc:	tsteq	r4, r0, lsl #2	; <UNPREDICTABLE>
    81e0:	tstls	r7, r9
    81e4:			; <UNDEFINED> instruction: 0xf7fa4608
    81e8:	stmdbls	r7, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    81ec:	stmdacs	r0, {r3, ip, pc}
    81f0:	addhi	pc, ip, r0
    81f4:	andge	pc, r4, sp, asr #17
    81f8:	and	pc, r4, #14614528	; 0xdf0000
    81fc:	bmi	fe062790 <EXEC_NAME@@Base+0xfe041788>
    8200:			; <UNDEFINED> instruction: 0xf10344fe
    8204:			; <UNDEFINED> instruction: 0xf04f0c01
    8208:	ldrbtmi	r3, [sl], #-1023	; 0xfffffc01
    820c:			; <UNDEFINED> instruction: 0xec02e9cd
    8210:	andcs	r9, r1, #0, 4
    8214:	andsgt	pc, r4, r4, asr #17
    8218:	mrc	7, 7, APSR_nzcv, cr8, cr10, {7}
    821c:	andscc	r9, r3, #36864	; 0x9000
    8220:	umaalle	r4, r7, r0, r2
    8224:	orrcs	r9, r0, #1536	; 0x600
    8228:	andls	r4, r2, r7, ror r9
    822c:	ldrbtmi	r4, [r9], #-2167	; 0xfffff789
    8230:	smlabtmi	r0, sp, r9, lr
    8234:	ldrbtmi	r4, [r8], #-2422	; 0xfffff68a
    8238:	addscc	r9, r0, r3, lsl #4
    823c:	adcscc	pc, r5, #64, 12	; 0x4000000
    8240:			; <UNDEFINED> instruction: 0xf7fa4479
    8244:	stmdals	r8, {r1, r6, r8, r9, fp, sp, lr, pc}
    8248:	bl	fecc6238 <EXEC_NAME@@Base+0xfeca5230>
    824c:	movteq	pc, #41071	; 0xa06f	; <UNPREDICTABLE>
    8250:	movwls	r4, #42524	; 0xa61c
    8254:	ldrtmi	r4, [r0], -r1, ror #4
    8258:	stc2	0, cr15, [r6, #4]!
    825c:	andcs	lr, r0, #44564480	; 0x2a80000
    8260:	andls	r4, r0, #59768832	; 0x3900000
    8264:			; <UNDEFINED> instruction: 0x465a4653
    8268:			; <UNDEFINED> instruction: 0xf7fc4630
    826c:	strmi	pc, [r4], -r9, asr #26
    8270:	stmdacs	r0, {r1, r3, ip, pc}
    8274:	strbmi	sp, [sl], -lr, ror #3
    8278:	ldrtmi	r4, [r0], -r1, asr #12
    827c:	ldc2l	7, cr15, [r8], #1020	; 0x3fc
    8280:	stmdacs	r0, {r1, r3, ip, pc}
    8284:			; <UNDEFINED> instruction: 0x4652d092
    8288:			; <UNDEFINED> instruction: 0x46304659
    828c:	ldc2l	7, cr15, [r0], #1020	; 0x3fc
    8290:	stccs	12, cr9, [r0], {10}
    8294:	ldrb	sp, [sp, sl, lsl #1]
    8298:	ldcl	7, cr15, [r0, #-1000]	; 0xfffffc18
    829c:	stmdavs	r2, {r1, r2, r8, r9, fp, ip, pc}
    82a0:	subsmi	r4, r2, #24, 12	; 0x1800000
    82a4:			; <UNDEFINED> instruction: 0xf7fa920a
    82a8:	stcls	13, cr14, [sl], {164}	; 0xa4
    82ac:			; <UNDEFINED> instruction: 0xf43f2c00
    82b0:			; <UNDEFINED> instruction: 0xe7cfaf7d
    82b4:			; <UNDEFINED> instruction: 0xf1bb6821
    82b8:	blls	18bec4 <EXEC_NAME@@Base+0x16aebc>
    82bc:	uadd16mi	fp, sl, r4
    82c0:	stmdavs	r8, {r0, r2, r9, sp}
    82c4:	mrc	7, 2, APSR_nzcv, cr8, cr10, {7}
    82c8:	orrslt	r4, r8, r4, lsl #12
    82cc:	ldrtmi	sl, [r0], -fp, lsl #20
    82d0:	ldrmi	r9, [r1], -r7, lsl #4
    82d4:	mcr2	7, 3, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    82d8:	teqlt	r8, r7, lsl #20
    82dc:	blls	199b24 <EXEC_NAME@@Base+0x178b1c>
    82e0:	strtmi	r4, [r1], -sl, lsr #12
    82e4:	stc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    82e8:	subsle	r2, r0, r0, lsl #16
    82ec:			; <UNDEFINED> instruction: 0xf7fa4620
    82f0:	orrlt	lr, r0, r0, lsl #27
    82f4:	stc	7, cr15, [r2, #-1000]!	; 0xfffffc18
    82f8:	rsbmi	r6, r4, #4, 16	; 0x40000
    82fc:			; <UNDEFINED> instruction: 0xf7fa9808
    8300:	strls	lr, [sl], #-2904	; 0xfffff4a8
    8304:			; <UNDEFINED> instruction: 0xf43f2c00
    8308:	sbfx	sl, r1, #30, #4
    830c:	ldc	7, cr15, [r6, #-1000]	; 0xfffffc18
    8310:	rsbmi	r6, r4, #4, 16	; 0x40000
    8314:	strdls	lr, [r0], -r5
    8318:	blls	219c88 <EXEC_NAME@@Base+0x1f8c80>
    831c:	ldrtmi	r4, [r0], -r9, lsr #12
    8320:	stc2l	7, cr15, [lr], #1008	; 0x3f0
    8324:	stmdacs	r0, {r2, r9, sl, lr}
    8328:	ldrbmi	sp, [r2], -r8, ror #3
    832c:			; <UNDEFINED> instruction: 0x46304659
    8330:	ldc2	7, cr15, [lr], {255}	; 0xff
    8334:	stmdacs	r0, {r2, r9, sl, lr}
    8338:	andls	sp, r0, lr, lsr r1
    833c:			; <UNDEFINED> instruction: 0x46534639
    8340:			; <UNDEFINED> instruction: 0x4630465a
    8344:	ldc2l	7, cr15, [ip], {252}	; 0xfc
    8348:	bllt	1619b60 <EXEC_NAME@@Base+0x15f8b58>
    834c:	strbmi	r4, [r1], -sl, asr #12
    8350:			; <UNDEFINED> instruction: 0xf7ff4630
    8354:	strmi	pc, [r4], -sp, lsl #25
    8358:			; <UNDEFINED> instruction: 0x4652b370
    835c:			; <UNDEFINED> instruction: 0x46304659
    8360:	stc2	7, cr15, [r6], {255}	; 0xff
    8364:	stflsd	f3, [r8, #-960]	; 0xfffffc40
    8368:	stmdami	sl!, {r8, sp}
    836c:	orrvc	pc, r0, #1325400064	; 0x4f000000
    8370:	bmi	a6c778 <EXEC_NAME@@Base+0xa4b770>
    8374:	stmdbmi	r9!, {r3, r4, r5, r6, sl, lr}
    8378:	ldrbtmi	r3, [sl], #-176	; 0xffffff50
    837c:	strge	lr, [r2, #-2509]	; 0xfffff633
    8380:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
    8384:	addcc	pc, pc, #64, 12	; 0x4000000
    8388:	b	fe7c6378 <EXEC_NAME@@Base+0xfe7a5370>
    838c:			; <UNDEFINED> instruction: 0x4620e7b6
    8390:	stc	7, cr15, [lr, #-1000]!	; 0xfffffc18
    8394:			; <UNDEFINED> instruction: 0xf7fa9808
    8398:			; <UNDEFINED> instruction: 0xf06feb0c
    839c:	ldrmi	r0, [ip], -ip, lsl #6
    83a0:	ldrb	r9, [r7, -sl, lsl #6]
    83a4:	strtmi	r2, [r9], -r0, lsl #4
    83a8:	ldrbmi	r9, [r3], -r0, lsl #4
    83ac:			; <UNDEFINED> instruction: 0x4630465a
    83b0:	stc2	7, cr15, [r6], #1008	; 0x3f0
    83b4:	bicsle	r2, r6, r0, lsl #16
    83b8:	bls	219d24 <EXEC_NAME@@Base+0x1f8d1c>
    83bc:			; <UNDEFINED> instruction: 0xf7ff4630
    83c0:	stmdacs	r0, {r0, r1, r2, r4, r6, sl, fp, ip, sp, lr, pc}
    83c4:	vstrls	s26, [r8, #-616]	; 0xfffffd98
    83c8:	ldmdami	r5, {r8, sp}
    83cc:	orrvc	pc, r0, #1325400064	; 0x4f000000
    83d0:	bmi	52c7d8 <EXEC_NAME@@Base+0x50b7d0>
    83d4:	ldmdbmi	r4, {r3, r4, r5, r6, sl, lr}
    83d8:	ldrbtmi	r3, [sl], #-176	; 0xffffff50
    83dc:	strge	lr, [r2, #-2509]	; 0xfffff633
    83e0:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
    83e4:	addscc	pc, sl, #64, 12	; 0x4000000
    83e8:	b	1bc63d8 <EXEC_NAME@@Base+0x1ba53d0>
    83ec:			; <UNDEFINED> instruction: 0xf7fae786
    83f0:	svclt	0x0000eb40
    83f4:			; <UNDEFINED> instruction: 0x00018bba
    83f8:	andeq	r0, r0, r0, asr #5
    83fc:	ldrdeq	r8, [r1], -sl
    8400:	andeq	r5, r0, r8, asr #31
    8404:	andeq	r5, r0, sl, asr #31
    8408:			; <UNDEFINED> instruction: 0x00005fb2
    840c:			; <UNDEFINED> instruction: 0x00005ab2
    8410:			; <UNDEFINED> instruction: 0x00005bb4
    8414:	andeq	r5, r0, r4, ror r9
    8418:	andeq	r5, r0, r2, lsl #29
    841c:	andeq	r5, r0, r2, ror sl
    8420:	andeq	r5, r0, r4, lsl r9
    8424:	andeq	r5, r0, sl, asr lr
    8428:	andeq	r5, r0, r2, lsl sl
    842c:	svclt	0x00181c13
    8430:	stmdbcs	r0, {r0, r8, r9, sp}
    8434:	movwcs	fp, #3848	; 0xf08
    8438:	svclt	0x00082800
    843c:			; <UNDEFINED> instruction: 0xb1a32300
    8440:	tstcs	r8, fp, lsl #16
    8444:	smlabteq	r0, r8, r2, pc	; <UNPREDICTABLE>
    8448:	andle	r4, r3, fp, lsl #5
    844c:	strle	r0, [ip, #-217]	; 0xffffff27
    8450:	strle	r0, [sl], #-153	; 0xffffff67
    8454:	bhi	ff6e2668 <EXEC_NAME@@Base+0xff6c1660>
    8458:	strle	r0, [r6, #-1947]	; 0xfffff865
    845c:			; <UNDEFINED> instruction: 0xf0106810
    8460:	svclt	0x00180003
    8464:	subseq	pc, lr, pc, rrx
    8468:			; <UNDEFINED> instruction: 0xf06f4770
    846c:			; <UNDEFINED> instruction: 0x4770005e
    8470:	ldrbmi	r2, [r0, -r0]!
    8474:	mvnsmi	lr, #737280	; 0xb4000
    8478:	svclt	0x00181c13
    847c:	stmdbcs	r0, {r0, r8, r9, sp}
    8480:	movwcs	fp, #3848	; 0xf08
    8484:	svclt	0x00082800
    8488:	blcs	11090 <nf_ns_user_prefix@@Base+0x2708>
    848c:	stmdavs	fp, {r0, r2, r6, ip, lr, pc}
    8490:	vsra.s8	d18, d8, #8
    8494:	addmi	r0, fp, #0, 2
    8498:	sbcseq	sp, sp, r3
    849c:	addseq	sp, ip, sp, lsr r5
    84a0:	stmvs	r3, {r0, r1, r3, r4, r5, sl, ip, lr, pc}
    84a4:			; <UNDEFINED> instruction: 0x07998adb
    84a8:	stmdbvs	r3, {r0, r1, r2, r4, r5, r8, sl, ip, lr, pc}
    84ac:	pkhbtmi	r4, r0, r1, lsl #13
    84b0:	rsbne	pc, sp, #68, 4	; 0x40000004
    84b4:			; <UNDEFINED> instruction: 0xf8c9065b
    84b8:	ldrle	r2, [r5, #-16]
    84bc:	ldrsbtcc	pc, [r0], -r8	; <UNPREDICTABLE>
    84c0:			; <UNDEFINED> instruction: 0xf8d82000
    84c4:	tstcs	r1, r4, lsr r0
    84c8:	strmi	lr, [sl, #-2520]	; 0xfffff628
    84cc:			; <UNDEFINED> instruction: 0xf8c90a5b
    84d0:	b	10cc528 <EXEC_NAME@@Base+0x10ab520>
    84d4:	subsne	r5, r2, #134217731	; 0x8000003
    84d8:	subcc	pc, r0, r9, asr #17
    84dc:	subcs	pc, r4, r9, asr #17
    84e0:	strmi	lr, [ip, #-2505]	; 0xfffff637
    84e4:	mvnshi	lr, #12386304	; 0xbd0000
    84e8:	movwcs	r4, #18957	; 0x4a0d
    84ec:	ldrbtmi	r2, [sl], #-416	; 0xfffffe60
    84f0:	stc	7, cr15, [sl], #-1000	; 0xfffffc18
    84f4:	rscle	r2, r1, r0, lsl #16
    84f8:			; <UNDEFINED> instruction: 0x670ae9d0
    84fc:	strmi	lr, [r8, #-2512]	; 0xfffff630
    8500:			; <UNDEFINED> instruction: 0x3010f8d8
    8504:	strvs	lr, [sl, -r8, asr #19]
    8508:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    850c:	strmi	lr, [ip, #-2504]	; 0xfffff638
    8510:	andscc	pc, r0, r8, asr #17
    8514:	bl	fe846504 <EXEC_NAME@@Base+0xfe8254fc>
    8518:			; <UNDEFINED> instruction: 0xf06fe7d0
    851c:	ubfx	r0, lr, #0, #2
    8520:	andeq	r8, r1, r6, lsr #23
    8524:	svclt	0x00182800
    8528:	ldrlt	r2, [r8, #-2304]!	; 0xfffff700
    852c:			; <UNDEFINED> instruction: 0x461a4615
    8530:	eorle	r9, r0, r4, lsl #22
    8534:	svclt	0x00181c14
    8538:	cfstrscs	mvf2, [r0, #-4]
    853c:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    8540:	svclt	0x00082b00
    8544:			; <UNDEFINED> instruction: 0xb1b42400
    8548:	ldrcs	r6, [r8], #-2057	; 0xfffff7f7
    854c:	streq	pc, [r0], #-712	; 0xfffffd38
    8550:	andle	r4, r3, r1, lsr #5
    8554:	strle	r0, [lr, #-204]	; 0xffffff34
    8558:	strle	r0, [ip], #-140	; 0xffffff74
    855c:	bhi	ff262768 <EXEC_NAME@@Base+0xff241760>
    8560:	strle	r0, [r8, #-1929]	; 0xfffff877
    8564:			; <UNDEFINED> instruction: 0xf7fa4629
    8568:	tstlt	r8, r4, lsl #20
    856c:	bl	ff9c655c <EXEC_NAME@@Base+0xff9a5554>
    8570:	submi	r6, r0, #0, 16
    8574:			; <UNDEFINED> instruction: 0xf06fbd38
    8578:	ldclt	0, cr0, [r8, #-376]!	; 0xfffffe88
    857c:	ldrbmi	lr, [r0, sp, lsr #18]!
    8580:			; <UNDEFINED> instruction: 0xf8dfb084
    8584:	ldrbtmi	r9, [r9], #208	; 0xd0
    8588:	suble	r2, sl, r0, lsl #16
    858c:			; <UNDEFINED> instruction: 0x4606b359
    8590:	strmi	r4, [sp], -r8, lsl #12
    8594:	bl	fe5c6584 <EXEC_NAME@@Base+0xfe5a557c>
    8598:	ldrdhi	pc, [r0], -r6
    859c:			; <UNDEFINED> instruction: 0xf1b84607
    85a0:	andsle	r0, sp, r0, lsl #30
    85a4:			; <UNDEFINED> instruction: 0xf7fa4640
    85a8:			; <UNDEFINED> instruction: 0xf5b0eb8e
    85ac:	strmi	r5, [r2], r0, lsl #30
    85b0:	strcs	fp, [r0], #-3988	; 0xfffff06c
    85b4:			; <UNDEFINED> instruction: 0xf5b72401
    85b8:	svclt	0x00885f00
    85bc:	streq	pc, [r1], #-68	; 0xffffffbc
    85c0:			; <UNDEFINED> instruction: 0x1c79b9ac
    85c4:	ldrbmi	r4, [r1], #-1600	; 0xfffff9c0
    85c8:	b	1ac65b8 <EXEC_NAME@@Base+0x1aa55b0>
    85cc:	eorsvs	fp, r0, r0, ror #6
    85d0:	ldrbmi	r4, [r0], #-1577	; 0xfffff9d7
    85d4:	b	ff7c65c4 <EXEC_NAME@@Base+0xff7a55bc>
    85d8:	andlt	r4, r4, r0, lsr #12
    85dc:			; <UNDEFINED> instruction: 0x87f0e8bd
    85e0:	strbmi	r4, [r2], r4, asr #12
    85e4:	strmi	lr, [r8], -r7, ror #15
    85e8:	pop	{r2, ip, sp, pc}
    85ec:			; <UNDEFINED> instruction: 0xf7fa87f0
    85f0:	vldrmi	d14, [r9, #-664]	; 0xfffffd68
    85f4:	ldcmi	7, cr2, [r9], {75}	; 0x4b
    85f8:	ldmdbmi	r9, {r9, sl, sp}
    85fc:	vst3.16	{d20-d22}, [pc :256], ip
    8600:	addscs	r7, fp, #128, 6
    8604:	andvs	r4, r7, r9, ror r4
    8608:	andeq	pc, r5, r9, asr r8	; <UNPREDICTABLE>
    860c:	strvs	lr, [r0], #-2509	; 0xfffff633
    8610:	ldmdami	r4, {r2, fp, sp, lr}
    8614:	ldrbtmi	r9, [r8], #-1026	; 0xfffffbfe
    8618:	ldmdb	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    861c:	rscscc	pc, pc, pc, asr #32
    8620:			; <UNDEFINED> instruction: 0xf04fe7db
    8624:			; <UNDEFINED> instruction: 0xe7d830ff
    8628:			; <UNDEFINED> instruction: 0xf44f4c0b
    862c:	stmdbmi	lr, {r7, r8, r9, ip, sp, lr}
    8630:			; <UNDEFINED> instruction: 0xf85922a1
    8634:	ldrbtmi	r4, [r9], #-4
    8638:	smlabteq	r0, sp, r9, lr
    863c:	stmdavs	r4!, {r0, r1, r3, r8, fp, lr}
    8640:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    8644:	strls	r4, [r2], #-1144	; 0xfffffb88
    8648:	ldmdb	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    864c:	rscscc	pc, pc, pc, asr #32
    8650:	svclt	0x0000e7c3
    8654:	andeq	r8, r1, sl, ror #14
    8658:	andeq	r0, r0, ip, lsr #5
    865c:	andeq	r6, r0, r4, lsr #7
    8660:	andeq	r6, r0, r8, lsl #7
    8664:	andeq	r6, r0, lr, lsl #5
    8668:	andeq	r6, r0, r6, lsl #7
    866c:	andeq	r6, r0, sl, asr #6
    8670:	andeq	r6, r0, r0, ror #4
    8674:	svcmi	0x00f0e92d
    8678:	svcmi	0x004bb085
    867c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    8680:	stmdbcs	r0, {r3, r4, r5, r6, ip, lr, pc}
    8684:			; <UNDEFINED> instruction: 0x4605d054
    8688:	strmi	r4, [ip], -r8, lsl #12
    868c:	bl	6c667c <EXEC_NAME@@Base+0x6a5674>
    8690:	strmi	r6, [r2], lr, lsr #16
    8694:	eorsle	r2, sl, r0, lsl #28
    8698:			; <UNDEFINED> instruction: 0xf7fa4630
    869c:			; <UNDEFINED> instruction: 0xf5b0eb14
    86a0:	strmi	r5, [r0], r0, lsl #30
    86a4:	movwcs	fp, #3988	; 0xf94
    86a8:			; <UNDEFINED> instruction: 0xf5ba2301
    86ac:	svclt	0x00885f00
    86b0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    86b4:	teqle	pc, r0, lsl #22
    86b8:	beq	84ae8 <EXEC_NAME@@Base+0x63ae0>
    86bc:	andeq	lr, r8, sl, lsl #22
    86c0:	b	ff1466b0 <EXEC_NAME@@Base+0xff1256a8>
    86c4:	stmdacs	r0, {r0, r7, r9, sl, lr}
    86c8:			; <UNDEFINED> instruction: 0xf8dfd057
    86cc:	ldrtmi	fp, [r1], -r0, ror #1
    86d0:	b	18466c0 <EXEC_NAME@@Base+0x18256b8>
    86d4:	ldrbtmi	r4, [fp], #1608	; 0x648
    86d8:			; <UNDEFINED> instruction: 0xf7fa4659
    86dc:			; <UNDEFINED> instruction: 0x4607e8de
    86e0:	strtmi	fp, [r1], -r0, asr #3
    86e4:			; <UNDEFINED> instruction: 0xf7fa4652
    86e8:			; <UNDEFINED> instruction: 0x4659e99a
    86ec:			; <UNDEFINED> instruction: 0xf7fa4630
    86f0:			; <UNDEFINED> instruction: 0xb118e8d4
    86f4:	strbmi	r4, [r8], -r1, lsl #12
    86f8:	b	d466e8 <EXEC_NAME@@Base+0xd256e0>
    86fc:			; <UNDEFINED> instruction: 0xf7fa4630
    8700:	andcs	lr, r0, r8, asr r9
    8704:	andls	pc, r0, r5, asr #17
    8708:	pop	{r0, r2, ip, sp, pc}
    870c:	shsub8mi	r8, r3, r0
    8710:			; <UNDEFINED> instruction: 0xe7ca46b0
    8714:			; <UNDEFINED> instruction: 0xf7fa4630
    8718:			; <UNDEFINED> instruction: 0xf8c5e94c
    871c:	strtmi	r9, [r1], -r0
    8720:	andeq	lr, r8, r9, lsl #22
    8724:	b	dc6714 <EXEC_NAME@@Base+0xda570c>
    8728:	andlt	r4, r5, r8, lsr r6
    872c:	svchi	0x00f0e8bd
    8730:	andlt	r4, r5, r8, lsl #12
    8734:	svchi	0x00f0e8bd
    8738:	bl	46728 <EXEC_NAME@@Base+0x25720>
    873c:			; <UNDEFINED> instruction: 0xf04f4d1c
    8740:	ldcmi	14, cr0, [ip], {75}	; 0x4b
    8744:	stceq	0, cr15, [r0], {79}	; 0x4f
    8748:	ldrbtmi	r4, [ip], #-3611	; 0xfffff1e5
    874c:	ldrbtmi	r4, [lr], #-2331	; 0xfffff6e5
    8750:	orrvc	pc, r0, #1325400064	; 0x4f000000
    8754:	ldrbtmi	r2, [r9], #-705	; 0xfffffd3f
    8758:	and	pc, r0, r0, asr #17
    875c:	andseq	pc, r0, r6, lsl #2
    8760:	stmib	sp, {r0, r2, r3, r4, r5, r6, r8, fp, ip, lr}^
    8764:	stmdavs	ip!, {sl, lr, pc}
    8768:			; <UNDEFINED> instruction: 0xf7fa9402
    876c:			; <UNDEFINED> instruction: 0xf04fe8ae
    8770:			; <UNDEFINED> instruction: 0xe7c930ff
    8774:	rscscc	pc, pc, pc, asr #32
    8778:	stmdami	sp, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    877c:	orrvc	pc, r0, #1325400064	; 0x4f000000
    8780:	sbccs	r4, r7, #245760	; 0x3c000
    8784:	ldrbtmi	r5, [r9], #-2108	; 0xfffff7c4
    8788:	andls	pc, r0, sp, asr #17
    878c:	stmdavs	r4!, {r0, r2, r3, fp, lr}
    8790:	ldrbtmi	r9, [r8], #-257	; 0xfffffeff
    8794:	andscc	r4, r0, ip, lsl #18
    8798:	ldrbtmi	r9, [r9], #-1026	; 0xfffffbfe
    879c:	ldm	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    87a0:	rscscc	pc, pc, pc, asr #32
    87a4:	svclt	0x0000e7b0
    87a8:	andeq	r8, r1, r4, ror r6
    87ac:	andeq	r6, r0, r6, lsr #6
    87b0:	andeq	r0, r0, ip, lsr #5
    87b4:	andeq	r6, r0, r6, asr r2
    87b8:	andeq	r6, r0, r6, asr r1
    87bc:	andeq	r6, r0, r6, lsr r2
    87c0:	andeq	r6, r0, r6, asr r2
    87c4:	andeq	r6, r0, r2, lsl r1
    87c8:	strdeq	r6, [r0], -r2
    87cc:	svcmi	0x00f0e92d
    87d0:			; <UNDEFINED> instruction: 0xf8df4689
    87d4:	addslt	r4, r3, r8, asr #14
    87d8:			; <UNDEFINED> instruction: 0x1744f8df
    87dc:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
    87e0:			; <UNDEFINED> instruction: 0xf8d99208
    87e4:	andcs	r0, r1, #4
    87e8:	movwcs	r5, #2145	; 0x861
    87ec:			; <UNDEFINED> instruction: 0xf8c66472
    87f0:	stmdavs	sl, {r7, ip, sp}
    87f4:	movwls	r9, #61700	; 0xf104
    87f8:	andsls	r6, r1, #13369344	; 0xcc0000
    87fc:			; <UNDEFINED> instruction: 0xf0002800
    8800:			; <UNDEFINED> instruction: 0xf7fa81c7
    8804:			; <UNDEFINED> instruction: 0x4680e930
    8808:			; <UNDEFINED> instruction: 0xf0002800
    880c:			; <UNDEFINED> instruction: 0xf8df8310
    8810:	smladcs	r0, r4, r7, r3
    8814:			; <UNDEFINED> instruction: 0x900d46bb
    8818:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    881c:			; <UNDEFINED> instruction: 0x33207706
    8820:	strmi	r9, [r3], -r9, lsl #6
    8824:	ldmdavc	fp, {r0, r2, r8, r9, sl, ip, pc}
    8828:			; <UNDEFINED> instruction: 0xf0002b00
    882c:			; <UNDEFINED> instruction: 0xf8df808d
    8830:	stmdage	sp, {r3, r4, r5, r6, r7, r9, sl, ip}
    8834:			; <UNDEFINED> instruction: 0xf7fa4479
    8838:	andls	lr, lr, r2, lsr #20
    883c:			; <UNDEFINED> instruction: 0xf0002800
    8840:			; <UNDEFINED> instruction: 0xf8df8083
    8844:	stmdage	lr, {r3, r5, r6, r7, r9, sl, ip}
    8848:	usatmi	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    884c:			; <UNDEFINED> instruction: 0xf7fa4479
    8850:	ldrbtmi	lr, [ip], #-2582	; 0xfffff5ea
    8854:			; <UNDEFINED> instruction: 0xf8df4605
    8858:	ldrbtmi	r0, [r8], #-1756	; 0xfffff924
    885c:			; <UNDEFINED> instruction: 0xf854e004
    8860:	stmdacs	r0, {r2, r3, r8, r9, sl, fp}
    8864:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
    8868:			; <UNDEFINED> instruction: 0xf7fa4629
    886c:	stmdacs	r0, {r6, fp, sp, lr, pc}
    8870:	stmiavs	r3!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    8874:			; <UNDEFINED> instruction: 0xf14007d9
    8878:	bls	3a8b5c <EXEC_NAME@@Base+0x387b54>
    887c:			; <UNDEFINED> instruction: 0xf0402a00
    8880:	ldrbeq	r8, [sl, -fp, ror #5]
    8884:	adchi	pc, lr, #0, 2
    8888:	ldrle	r0, [r1, #-1818]	; 0xfffff8e6
    888c:	bls	38a1f4 <EXEC_NAME@@Base+0x3691ec>
    8890:	sbcshi	pc, ip, r0, asr #2
    8894:			; <UNDEFINED> instruction: 0xf0002a00
    8898:			; <UNDEFINED> instruction: 0xf8df8112
    889c:			; <UNDEFINED> instruction: 0x4610169c
    88a0:	ldrbtmi	sl, [r9], #-2576	; 0xfffff5f0
    88a4:	b	1746894 <EXEC_NAME@@Base+0x172588c>
    88a8:			; <UNDEFINED> instruction: 0xf0002800
    88ac:	stmiavs	r3!, {r1, r4, r6, r7, pc}
    88b0:	strle	r0, [r3, #-1946]	; 0xfffff866
    88b4:	bcs	2f0f4 <EXEC_NAME@@Base+0xe0ec>
    88b8:	rschi	pc, fp, #0
    88bc:	bcs	b62a4c <EXEC_NAME@@Base+0xb41a44>
    88c0:	subshi	pc, lr, #0, 4
    88c4:			; <UNDEFINED> instruction: 0xf012e8df
    88c8:	cmneq	r9, r6, ror r1
    88cc:	cmneq	pc, ip, ror r1	; <UNPREDICTABLE>
    88d0:	bicseq	r0, r6, lr, lsr #32
    88d4:	subseq	r0, ip, #-2147483619	; 0x8000001d
    88d8:	ldrsbeq	r0, [lr, #25]
    88dc:	mvneq	r0, r1, ror #3
    88e0:	mvneq	r0, r7, ror #3
    88e4:	ldrsheq	r0, [r4, #16]!
    88e8:	ldrsheq	r0, [ip, #24]!
    88ec:	andeq	r0, r2, #-1073741761	; 0xc000003f
    88f0:	andeq	r0, ip, #1342177280	; 0x50000000
    88f4:			; <UNDEFINED> instruction: 0x01ae020f
    88f8:			; <UNDEFINED> instruction: 0x01b401b1
    88fc:			; <UNDEFINED> instruction: 0x01ba01b7
    8900:			; <UNDEFINED> instruction: 0x01ab01a8
    8904:	subseq	r0, ip, #805306372	; 0x30000004
    8908:	andseq	r0, r2, #92, 4	; 0xc0000005
    890c:	eorseq	r0, sl, r3, ror r1
    8910:	orreq	r0, fp, r2, lsl #3
    8914:			; <UNDEFINED> instruction: 0x01bd018e
    8918:	biceq	r0, pc, ip, asr #3
    891c:	eoreq	r0, r1, #-2147483609	; 0x80000027
    8920:			; <UNDEFINED> instruction: 0x01a5022c
    8924:	stmdacs	r0, {r4, fp, ip, pc}
    8928:	subhi	pc, r9, #0
    892c:	addvs	pc, r0, #-1879048188	; 0x90000004
    8930:	addseq	pc, r8, #192, 4
    8934:	smlabbeq	r2, r0, fp, pc	; <UNPREDICTABLE>
    8938:	smlabteq	r8, r6, r9, lr
    893c:	strbtle	r0, [r5], #-1752	; 0xfffff928
    8940:	blcs	2f57c <EXEC_NAME@@Base+0xe574>
    8944:	svcge	0x006ff47f
    8948:	blcs	2f564 <EXEC_NAME@@Base+0xe55c>
    894c:	eorshi	pc, pc, #0
    8950:	blls	1b3994 <EXEC_NAME@@Base+0x19298c>
    8954:	bls	1f6de8 <EXEC_NAME@@Base+0x1d5de0>
    8958:	movweq	pc, #4235	; 0x108b	; <UNPREDICTABLE>
    895c:	andle	r4, r7, r3, lsl r2
    8960:	ldrbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    8964:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8968:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    896c:	cmple	ip, r0, lsl #16
    8970:	blcs	a3044 <EXEC_NAME@@Base+0x8203c>
    8974:	andshi	pc, r6, #0
    8978:			; <UNDEFINED> instruction: 0xf0002b00
    897c:	blcs	6913c <EXEC_NAME@@Base+0x48134>
    8980:	mvnshi	pc, r0
    8984:	ldrne	pc, [r8, #2271]!	; 0x8df
    8988:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    898c:	ldc2l	7, cr15, [r6, #1020]!	; 0x3fc
    8990:	cmple	sl, r0, lsl #16
    8994:	ldrdne	pc, [r8], -r9
    8998:			; <UNDEFINED> instruction: 0xf7ff4620
    899c:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    89a0:	bls	1fceb4 <EXEC_NAME@@Base+0x1dbeac>
    89a4:	movweq	pc, #4235	; 0x108b	; <UNPREDICTABLE>
    89a8:			; <UNDEFINED> instruction: 0xf0404213
    89ac:			; <UNDEFINED> instruction: 0xf1bb822c
    89b0:	andle	r0, r5, r0, lsl #30
    89b4:	ldrdcc	pc, [r0], r6
    89b8:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    89bc:	addcc	pc, r0, r6, asr #17
    89c0:			; <UNDEFINED> instruction: 0xf8d6b12f
    89c4:			; <UNDEFINED> instruction: 0xf0433080
    89c8:			; <UNDEFINED> instruction: 0xf8c60320
    89cc:	bvs	fecd4bd4 <EXEC_NAME@@Base+0xfecb3bcc>
    89d0:	cmnlt	r3, #3840	; 0xf00
    89d4:	ldrdcc	pc, [r0], r6
    89d8:	ldrbvs	r2, [r2, #-512]!	; 0xfffffe00
    89dc:	movweq	pc, #32803	; 0x8023	; <UNPREDICTABLE>
    89e0:			; <UNDEFINED> instruction: 0xf8c662f2
    89e4:	eor	r3, r4, r0, lsl #1
    89e8:			; <UNDEFINED> instruction: 0xf57f0759
    89ec:	stmdals	lr, {r0, r2, r3, r6, r8, r9, sl, fp, sp, pc}
    89f0:			; <UNDEFINED> instruction: 0xf0002800
    89f4:			; <UNDEFINED> instruction: 0xf8df81f7
    89f8:	bge	40df30 <EXEC_NAME@@Base+0x3ecf28>
    89fc:			; <UNDEFINED> instruction: 0xf7fa4479
    8a00:	stmdacs	r0, {r4, r5, r7, r8, fp, sp, lr, pc}
    8a04:	mvnhi	pc, r0
    8a08:	ldr	r6, [sp, -r3, lsr #17]!
    8a0c:	beq	f44e48 <EXEC_NAME@@Base+0xf23e40>
    8a10:	ldrbmi	r6, [r0], -r1, lsr #16
    8a14:	ldc2	7, cr15, [r2, #1020]!	; 0x3fc
    8a18:			; <UNDEFINED> instruction: 0xf8dfb938
    8a1c:	ldrbmi	r1, [r0], -ip, lsr #10
    8a20:			; <UNDEFINED> instruction: 0xf7ff4479
    8a24:	stmdacs	r0, {r0, r1, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    8a28:	stmdals	pc, {r1, r3, r7, ip, lr, pc}	; <UNPREDICTABLE>
    8a2c:			; <UNDEFINED> instruction: 0xf7f92400
    8a30:	strbmi	lr, [r0], -r0, asr #31
    8a34:	svc	0x00bcf7f9
    8a38:	strtmi	r9, [r0], -r4, lsl #22
    8a3c:	ldmdavs	fp, {r0, r4, r9, fp, ip, pc}
    8a40:			; <UNDEFINED> instruction: 0xf040429a
    8a44:	andslt	r8, r3, r8, asr r2
    8a48:	svchi	0x00f0e8bd
    8a4c:			; <UNDEFINED> instruction: 0xf47f2a00
    8a50:			; <UNDEFINED> instruction: 0xf8dfaf24
    8a54:	strcs	r1, [r0], #-1272	; 0xfffffb08
    8a58:	ldrbteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    8a5c:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
    8a60:			; <UNDEFINED> instruction: 0xf8df9101
    8a64:	ldrbtmi	r1, [r8], #-1264	; 0xfffffb10
    8a68:	vst3.8	{d25,d27,d29}, [pc], r2
    8a6c:	strls	r7, [r0], #-655	; 0xfffffd71
    8a70:	eorcc	r4, r0, r9, ror r4
    8a74:	svc	0x0028f7f9
    8a78:			; <UNDEFINED> instruction: 0xf10de7d7
    8a7c:			; <UNDEFINED> instruction: 0x46290a3c
    8a80:			; <UNDEFINED> instruction: 0xf7ff4650
    8a84:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    8a88:	blls	3bd1cc <EXEC_NAME@@Base+0x39c1c4>
    8a8c:			; <UNDEFINED> instruction: 0xf8dfb16b
    8a90:	ldrbmi	r1, [r0], -r8, asr #9
    8a94:			; <UNDEFINED> instruction: 0xf7ff4479
    8a98:	stmdacs	r0, {r0, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    8a9c:	stmdbls	lr, {r0, r2, r6, r7, r8, ip, lr, pc}
    8aa0:			; <UNDEFINED> instruction: 0xf7ff4650
    8aa4:	stmdacs	r0, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    8aa8:			; <UNDEFINED> instruction: 0xf8dfd1bf
    8aac:			; <UNDEFINED> instruction: 0x465014b0
    8ab0:			; <UNDEFINED> instruction: 0xf7ff4479
    8ab4:	stmdacs	r0, {r0, r1, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    8ab8:	svcge	0x0042f43f
    8abc:			; <UNDEFINED> instruction: 0x0799e7b5
    8ac0:			; <UNDEFINED> instruction: 0xf1009210
    8ac4:	stmdavs	r1!, {r1, r2, r5, r6, r7, r8, pc}^
    8ac8:	vmla.i8	d2, d0, d29
    8acc:	andge	r8, r2, r9, asr r1
    8ad0:	eorne	pc, r1, r0, asr r8	; <UNPREDICTABLE>
    8ad4:	strmi	r4, [r0, -r8, lsl #8]
    8ad8:	ldrdeq	r0, [r0], -sp
    8adc:	andeq	r0, r0, r3, ror #1
    8ae0:	andeq	r0, r0, r9, ror #1
    8ae4:	andeq	r0, r0, pc, ror #1
    8ae8:	andeq	r0, r0, r7, ror #5
    8aec:	muleq	r0, sp, r1
    8af0:	ldrdeq	r0, [r0], -sp
    8af4:	andeq	r0, r0, r9, lsr #5
    8af8:	andeq	r0, r0, r3, lsr #3
    8afc:	andeq	r0, r0, sp, lsr #3
    8b00:			; <UNDEFINED> instruction: 0x000001b3
    8b04:			; <UNDEFINED> instruction: 0x000001b9
    8b08:			; <UNDEFINED> instruction: 0x000001bf
    8b0c:	andeq	r0, r0, r9, asr #3
    8b10:	ldrdeq	r0, [r0], -r1
    8b14:	ldrdeq	r0, [r0], -r9
    8b18:	andeq	r0, r0, r1, ror #3
    8b1c:	andeq	r0, r0, r9, ror #3
    8b20:	andeq	r0, r0, pc, ror #3
    8b24:	strdeq	r0, [r0], -r5
    8b28:	strdeq	r0, [r0], -fp
    8b2c:	andeq	r0, r0, r9, lsl #4
    8b30:	andeq	r0, r0, pc, lsl #4
    8b34:	andeq	r0, r0, sp, asr #2
    8b38:	andeq	r0, r0, r3, asr r1
    8b3c:	andeq	r0, r0, r9, asr r1
    8b40:	andeq	r0, r0, pc, asr r1
    8b44:	andeq	r0, r0, r5, ror #2
    8b48:	andeq	r0, r0, r1, asr #2
    8b4c:	andeq	r0, r0, r7, asr #2
    8b50:	andeq	r0, r0, r9, ror r2
    8b54:	andeq	r0, r0, r9, lsr #5
    8b58:	andeq	r0, r0, r9, lsr #5
    8b5c:	andeq	r0, r0, r7, lsl r2
    8b60:	ldrdeq	r0, [r0], -r7
    8b64:			; <UNDEFINED> instruction: 0xfffffe65
    8b68:	strdeq	r0, [r0], -r5
    8b6c:	andeq	r0, r0, r7, lsl #2
    8b70:	andeq	r0, r0, sp, lsl #2
    8b74:	andeq	r0, r0, fp, ror #2
    8b78:	andeq	r0, r0, r9, lsl #3
    8b7c:	andeq	r0, r0, pc, lsl #3
    8b80:	andeq	r0, r0, sp, lsr #2
    8b84:	andeq	r0, r0, r5, lsr r2
    8b88:	andeq	r0, r0, fp, asr #4
    8b8c:	andeq	r0, r0, fp, lsr r1
    8b90:	ldrbtmi	r4, [r8], #-2291	; 0xfffff70d
    8b94:	ldmibmi	r3!, {r0, r2, r4, r5, r9, sl, sp, lr, pc}^
    8b98:	movwls	r4, #46608	; 0xb610
    8b9c:	andls	r4, sl, #2030043136	; 0x79000000
    8ba0:	mcr	7, 5, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    8ba4:	movwcs	lr, #43485	; 0xa9dd
    8ba8:			; <UNDEFINED> instruction: 0xf0402800
    8bac:	andcs	r8, r1, #-1073741812	; 0xc000000c
    8bb0:			; <UNDEFINED> instruction: 0xe6c36172
    8bb4:	adcsvs	r2, r2, #268435456	; 0x10000000
    8bb8:	andcs	lr, r1, #192, 12	; 0xc000000
    8bbc:			; <UNDEFINED> instruction: 0xe6bd61b2
    8bc0:			; <UNDEFINED> instruction: 0x61b22200
    8bc4:	andcs	lr, r2, #195035136	; 0xba00000
    8bc8:			; <UNDEFINED> instruction: 0xe6b761b2
    8bcc:	ldrtvs	r2, [r0], -r1
    8bd0:	ldmib	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8bd4:			; <UNDEFINED> instruction: 0xf7fa2002
    8bd8:	stmiavs	r3!, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    8bdc:	andcs	lr, r1, #182452224	; 0xae00000
    8be0:			; <UNDEFINED> instruction: 0xe6ab6672
    8be4:	andcs	r4, r0, #224, 18	; 0x380000
    8be8:	orrcs	r4, r0, #224, 16	; 0xe00000
    8bec:	tstls	r1, r9, ror r4
    8bf0:	ldrbtmi	r4, [r8], #-2527	; 0xfffff621
    8bf4:	eorcc	r9, r0, r0, lsl #4
    8bf8:	sbcne	pc, r1, #64, 4
    8bfc:			; <UNDEFINED> instruction: 0xf7f94479
    8c00:	ldr	lr, [r2, -r4, ror #28]
    8c04:	ldrdcs	pc, [r0], r6
    8c08:	andseq	pc, r0, #66	; 0x42
    8c0c:	addcs	pc, r0, r6, asr #17
    8c10:	andcs	lr, r1, #148, 12	; 0x9400000
    8c14:			; <UNDEFINED> instruction: 0xe6916732
    8c18:	ldrvs	r2, [r2, #513]!	; 0x201
    8c1c:	andcs	lr, r1, #148897792	; 0x8e00000
    8c20:			; <UNDEFINED> instruction: 0xe68b65f2
    8c24:	ldrbtvs	r2, [r2], #-512	; 0xfffffe00
    8c28:	andcs	lr, r1, #136, 12	; 0x8800000
    8c2c:			; <UNDEFINED> instruction: 0xe68564f2
    8c30:	ldrvs	r2, [r2, #-513]!	; 0xfffffdff
    8c34:	andcs	lr, r0, #136314880	; 0x8200000
    8c38:			; <UNDEFINED> instruction: 0xe67f6532
    8c3c:	ldrbvs	r2, [r2, #-513]!	; 0xfffffdff
    8c40:	stmiami	ip, {r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
    8c44:	stmibmi	ip, {r9, sp}^
    8c48:	ldrbtmi	r2, [r8], #-776	; 0xfffffcf8
    8c4c:	andls	r9, r1, r0, lsl #4
    8c50:	sbcne	pc, r5, #64, 4
    8c54:	stmdals	r9, {r0, r3, r4, r5, r6, sl, lr}
    8c58:	mrc	7, 1, APSR_nzcv, cr6, cr9, {7}
    8c5c:	strbt	r6, [sp], -r3, lsr #17
    8c60:	ldrbvs	r2, [r2, r1, lsl #4]!
    8c64:			; <UNDEFINED> instruction: 0xf8d6e66a
    8c68:			; <UNDEFINED> instruction: 0xf0422080
    8c6c:			; <UNDEFINED> instruction: 0xf8c60208
    8c70:	strbt	r2, [r3], -r0, lsl #1
    8c74:	rscsvs	r2, r2, #268435456	; 0x10000000
    8c78:	andcs	lr, r0, #96, 12	; 0x6000000
    8c7c:	andcs	r6, r1, #-234881024	; 0xf2000000
    8c80:	ldrb	r9, [fp], -r5, lsl #4
    8c84:	andls	r2, r6, #268435456	; 0x10000000
    8c88:	andcs	lr, r1, #88, 12	; 0x5800000
    8c8c:	ldrb	r9, [r5], -r7, lsl #4
    8c90:	bleq	84dd4 <EXEC_NAME@@Base+0x63dcc>
    8c94:	bls	4425e4 <EXEC_NAME@@Base+0x4215dc>
    8c98:	stmib	r6, {r0, r8, r9, sl, sp}^
    8c9c:	strb	r2, [sp], -r3, lsl #4
    8ca0:	smladcs	r1, r0, sl, r9
    8ca4:			; <UNDEFINED> instruction: 0xe64960f2
    8ca8:	smladcs	r1, r0, sl, r9
    8cac:			; <UNDEFINED> instruction: 0xe6456132
    8cb0:	smladcs	r1, r0, sl, r9
    8cb4:			; <UNDEFINED> instruction: 0xe6416072
    8cb8:	smladcs	r1, r0, sl, r9
    8cbc:			; <UNDEFINED> instruction: 0xe63d60b2
    8cc0:	teqvs	r2, #268435456	; 0x10000000
    8cc4:	andcs	lr, r1, #60817408	; 0x3a00000
    8cc8:			; <UNDEFINED> instruction: 0xe6376372
    8ccc:			; <UNDEFINED> instruction: 0x63b22201
    8cd0:	bls	2425a8 <EXEC_NAME@@Base+0x2215a0>
    8cd4:			; <UNDEFINED> instruction: 0xf0002a00
    8cd8:	andcs	r8, r1, #252	; 0xfc
    8cdc:			; <UNDEFINED> instruction: 0xe62d6432
    8ce0:	mvnsvs	r2, #268435456	; 0x10000000
    8ce4:	andcs	lr, r1, #44040192	; 0x2a00000
    8ce8:			; <UNDEFINED> instruction: 0xe6276472
    8cec:	stmibmi	r3!, {r1, r2, r3, r9, fp, ip, pc}
    8cf0:	movwls	r4, #46608	; 0xb610
    8cf4:	andls	r4, sl, #2030043136	; 0x79000000
    8cf8:	ldcl	7, cr15, [r8, #996]!	; 0x3e4
    8cfc:	movwcs	lr, #43485	; 0xa9dd
    8d00:			; <UNDEFINED> instruction: 0xf47f2800
    8d04:	cmnvs	r0, r8, asr #30
    8d08:	bls	3c2570 <EXEC_NAME@@Base+0x3a1568>
    8d0c:			; <UNDEFINED> instruction: 0xf7f94610
    8d10:			; <UNDEFINED> instruction: 0xf8c6eeaa
    8d14:	stmdacs	r0, {r3, r7}
    8d18:	rschi	pc, pc, r0
    8d1c:	str	r6, [sp], -r3, lsr #17
    8d20:	ldrmi	r9, [r0], -lr, lsl #20
    8d24:	mrc	7, 4, APSR_nzcv, cr14, cr9, {7}
    8d28:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, sp, lr}
    8d2c:	ldmibmi	r4, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    8d30:	ldcmi	3, cr2, [r4], {128}	; 0x80
    8d34:	rscsvc	pc, r5, #1325400064	; 0x4f000000
    8d38:	ldrbtmi	r4, [ip], #-1145	; 0xfffffb87
    8d3c:	streq	lr, [r0], #-2509	; 0xfffff633
    8d40:	eoreq	pc, r0, r1, lsl #2
    8d44:	ldrbtmi	r4, [r9], #-2448	; 0xfffff670
    8d48:	ldc	7, cr15, [lr, #996]!	; 0x3e4
    8d4c:	bls	3c2708 <EXEC_NAME@@Base+0x3a1700>
    8d50:			; <UNDEFINED> instruction: 0xf7f94610
    8d54:	stmiavs	r3!, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    8d58:	stmibmi	ip, {r4, r5, r6, r7, r8, sl, sp, lr, pc}
    8d5c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8d60:	stc2	7, cr15, [ip], {255}	; 0xff
    8d64:			; <UNDEFINED> instruction: 0xf47f2800
    8d68:	ldmibvs	r3!, {r5, r6, r9, sl, fp, sp, pc}
    8d6c:	stmibmi	r8, {r0, r1, r2, r9, sl, sp, lr, pc}
    8d70:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8d74:	stc2	7, cr15, [r2], {255}	; 0xff
    8d78:			; <UNDEFINED> instruction: 0xf43f2800
    8d7c:	ldrb	sl, [r4], -r3, lsl #28
    8d80:	orrcs	r4, r0, #132, 18	; 0x210000
    8d84:	strcs	r6, [r0], #-2082	; 0xfffff7de
    8d88:	ldrbtmi	r4, [r9], #-2179	; 0xfffff77d
    8d8c:	stmibmi	r3, {r0, r8, ip, pc}
    8d90:	andls	r4, r2, #120, 8	; 0x78000000
    8d94:	vhadd.s8	d19, d0, d16
    8d98:	strls	r1, [r0], #-763	; 0xfffffd05
    8d9c:			; <UNDEFINED> instruction: 0xf7f94479
    8da0:			; <UNDEFINED> instruction: 0xe642ed94
    8da4:			; <UNDEFINED> instruction: 0x4620497e
    8da8:			; <UNDEFINED> instruction: 0xf7ff4479
    8dac:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    8db0:	mrcge	4, 1, APSR_nzcv, cr11, cr15, {3}
    8db4:	blcs	23488 <EXEC_NAME@@Base+0x2480>
    8db8:	cfstrdge	mvd15, [r1, #508]!	; 0x1fc
    8dbc:	vst1.64	{d30}, [pc]!
    8dc0:	eorscs	r4, ip, #140	; 0x8c
    8dc4:	sbccc	pc, r3, r2, asr #5
    8dc8:	andsls	r2, r0, #0, 2
    8dcc:	ldmdbmi	r5!, {r2, r4, r5, r7, r8, sl, sp, lr, pc}^
    8dd0:	ldrbtmi	sl, [r9], #-3087	; 0xfffff3f1
    8dd4:	cmncc	r0, r0, lsr #12
    8dd8:	blx	ff446dde <EXEC_NAME@@Base+0xff425dd6>
    8ddc:			; <UNDEFINED> instruction: 0xf43f2800
    8de0:			; <UNDEFINED> instruction: 0xe622adb8
    8de4:	strcs	r4, [r0], #-2416	; 0xfffff690
    8de8:	orrcs	r4, r0, #112, 16	; 0x700000
    8dec:	tstls	r1, r9, ror r4
    8df0:	ldrbtmi	r4, [r8], #-2415	; 0xfffff691
    8df4:	vrshl.s8	d25, d2, d0
    8df8:	strls	r1, [r0], #-531	; 0xfffffded
    8dfc:	eorcc	r4, r0, r9, ror r4
    8e00:	stcl	7, cr15, [r2, #-996]!	; 0xfffffc1c
    8e04:			; <UNDEFINED> instruction: 0xf8d6e611
    8e08:			; <UNDEFINED> instruction: 0xf0433080
    8e0c:			; <UNDEFINED> instruction: 0xf8c60301
    8e10:	ldrb	r3, [r5, #128]	; 0x80
    8e14:	ldrmi	r4, [r0], -r7, ror #18
    8e18:	ldrbtmi	r9, [r9], #-779	; 0xfffffcf5
    8e1c:			; <UNDEFINED> instruction: 0xf7f9920a
    8e20:	ldmib	sp, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}^
    8e24:	bllt	e11a54 <EXEC_NAME@@Base+0xdf0a4c>
    8e28:	cmnvs	r2, r2, lsl #4
    8e2c:	stmdami	r2!, {r1, r2, r7, r8, sl, sp, lr, pc}^
    8e30:	orrvc	pc, r0, #1325400064	; 0x4f000000
    8e34:	vmla.i8	q10, q0, <illegal reg q8.5>
    8e38:	stmdapl	r0!, {r0, r9, ip}
    8e3c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    8e40:	strbmi	r8, [r4], -r0, lsl #2
    8e44:	stmdavs	r5, {r1, r2, r3, r4, r6, r8, fp, lr}
    8e48:	ldrbtmi	r4, [r9], #-2142	; 0xfffff7a2
    8e4c:	strls	r4, [r2, #-1144]	; 0xfffffb88
    8e50:			; <UNDEFINED> instruction: 0xf7f93020
    8e54:	strb	lr, [pc, #3386]!	; 9b96 <ntfs_check_empty_dir@plt+0x6b4e>
    8e58:	orrcs	r4, r0, #1490944	; 0x16c000
    8e5c:	sbcscs	r4, lr, #23296	; 0x5b00
    8e60:	tstls	r1, r9, ror r4
    8e64:	ldmdbmi	sl, {r2, r3, r4, r5, r6, sl, lr}^
    8e68:	strls	r9, [r2, #-0]
    8e6c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8e70:			; <UNDEFINED> instruction: 0xf7f93034
    8e74:	ldrb	lr, [r8, #3370]	; 0xd2a
    8e78:	blls	22daa8 <EXEC_NAME@@Base+0x20caa0>
    8e7c:	ldmdbmi	r5, {r0, r1, r3, r6, r7, r8, fp, ip, sp, pc}^
    8e80:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    8e84:	ldc	7, cr15, [r2, #-996]!	; 0xfffffc1c
    8e88:	andcs	fp, r3, #152, 18	; 0x260000
    8e8c:	cmnvs	r2, sl, lsl #22
    8e90:	ldmdbmi	r1, {r2, r4, r6, r8, sl, sp, lr, pc}^
    8e94:	ldmdami	r1, {sl, sp}^
    8e98:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
    8e9c:	ldmdbmi	r0, {r0, r8, ip, pc}^
    8ea0:	strls	r4, [r2, #-1144]	; 0xfffffb88
    8ea4:	strls	r2, [r0], #-743	; 0xfffffd19
    8ea8:	subcc	r4, r8, r9, ror r4
    8eac:	stc	7, cr15, [ip, #-996]	; 0xfffffc1c
    8eb0:	stmdbmi	ip, {r0, r1, r3, r4, r5, r7, r8, sl, sp, lr, pc}^
    8eb4:	stmdami	ip, {r9, sp}^
    8eb8:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
    8ebc:	stmdbmi	fp, {r0, r8, ip, pc}^
    8ec0:	andls	r4, r0, #120, 8	; 0x78000000
    8ec4:	vst4.8	{d19-d22}, [pc :128], r0
    8ec8:	ldrbtmi	r7, [r9], #-726	; 0xfffffd2a
    8ecc:	ldcl	7, cr15, [ip], #996	; 0x3e4
    8ed0:	stmdals	r8, {r0, r1, r3, r5, r7, r8, sl, sp, lr, pc}
    8ed4:	stmdavs	r4!, {r7, r8, r9, sp}
    8ed8:	adcsvc	pc, r8, #1325400064	; 0x4f000000
    8edc:	andls	r4, r0, r4, asr #18
    8ee0:	ldrbtmi	r4, [r9], #-2116	; 0xfffff7bc
    8ee4:	strne	lr, [r1], #-2509	; 0xfffff633
    8ee8:	ldrbtmi	r4, [r8], #-2371	; 0xfffff6bd
    8eec:	ldrbtmi	r3, [r9], #-32	; 0xffffffe0
    8ef0:	stcl	7, cr15, [sl], #996	; 0x3e4
    8ef4:			; <UNDEFINED> instruction: 0xf7f9e599
    8ef8:	stmdbmi	r0, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
    8efc:	mcrrmi	3, 8, r2, r0, cr0
    8f00:	rscsvc	pc, r0, #1325400064	; 0x4f000000
    8f04:	ldrbtmi	r4, [ip], #-1145	; 0xfffffb87
    8f08:	streq	lr, [r0], #-2509	; 0xfffff633
    8f0c:	eoreq	pc, r0, r1, lsl #2
    8f10:	ldrbtmi	r4, [r9], #-2364	; 0xfffff6c4
    8f14:	ldcl	7, cr15, [r8], {249}	; 0xf9
    8f18:	svclt	0x0000e587
    8f1c:	andeq	r8, r1, r2, lsl r5
    8f20:	andeq	r0, r0, r0, asr #5
    8f24:	andeq	r6, r0, ip, lsl #1
    8f28:	andeq	r6, r0, ip, lsl r4
    8f2c:	andeq	r6, r0, r4, asr #22
    8f30:	andeq	r7, r1, lr, ror #24
    8f34:	andeq	r6, r0, lr, lsr #3
    8f38:	andeq	r6, r0, lr, ror #3
    8f3c:	andeq	r6, r0, sl, asr #5
    8f40:	ldrdeq	r6, [r0], -r2
    8f44:	andeq	r6, r0, r8, asr #32
    8f48:	andeq	r6, r0, r0, lsr r2
    8f4c:	andeq	r6, r0, r6, lsr r0
    8f50:	andeq	r5, r0, lr, lsr lr
    8f54:	andeq	r5, r0, ip, lsl pc
    8f58:	strdeq	r6, [r0], -ip
    8f5c:	andeq	r6, r0, r0, lsr #3
    8f60:	andeq	r7, r0, sl, ror #6
    8f64:	andeq	r5, r0, r8, asr #30
    8f68:	andeq	r5, r0, r8, lsr pc
    8f6c:			; <UNDEFINED> instruction: 0x00005cb2
    8f70:	muleq	r0, r0, sp
    8f74:	andeq	r5, r0, lr, lsr pc
    8f78:	andeq	r5, r0, r8, lsr sp
    8f7c:	andeq	r5, r0, r4, ror #27
    8f80:	andeq	r5, r0, ip, ror #22
    8f84:	andeq	r5, r0, r6, asr #29
    8f88:	andeq	r5, r0, r6, asr #24
    8f8c:	strdeq	r5, [r0], -r6
    8f90:	strdeq	r5, [r0], -r2
    8f94:	andeq	r5, r0, lr, lsr #26
    8f98:	andeq	r5, r0, r4, lsl fp
    8f9c:	strdeq	r5, [r0], -r0
    8fa0:	andeq	r5, r0, r0, lsr #29
    8fa4:	ldrdeq	r5, [r0], -r2
    8fa8:	andeq	r5, r0, ip, asr ip
    8fac:			; <UNDEFINED> instruction: 0x00005ab2
    8fb0:	muleq	r0, r0, fp
    8fb4:	andeq	r5, r0, r6, asr #25
    8fb8:	andeq	r0, r0, ip, lsr #5
    8fbc:	ldrdeq	r5, [r0], -r0
    8fc0:	andeq	r5, r0, r2, asr #22
    8fc4:	andeq	r5, r0, r8, asr sl
    8fc8:	andeq	r5, r0, r0, asr #23
    8fcc:	andeq	r5, r0, r0, asr #20
    8fd0:	andeq	r5, r0, lr, lsl fp
    8fd4:	andeq	r5, r0, sl, ror #24
    8fd8:	ldrdeq	r5, [r0], -r2
    8fdc:	andeq	r5, r0, r4, lsl #20
    8fe0:	andeq	r5, r0, r4, ror #21
    8fe4:	andeq	r5, r0, sl, lsr ip
    8fe8:	andeq	r5, r0, r4, ror #19
    8fec:	andeq	r5, r0, r2, asr #21
    8ff0:	ldrdeq	r5, [r0], -r6
    8ff4:			; <UNDEFINED> instruction: 0x000059ba
    8ff8:	muleq	r0, lr, sl
    8ffc:	andeq	r5, r0, r0, lsr #19
    9000:	andeq	r5, r0, sl, asr #25
    9004:	andeq	r5, r0, sl, ror sl
    9008:	svcmi	0x00f0e92d
    900c:	cdpmi	6, 8, cr4, cr8, cr1, {4}
    9010:	stmmi	r8, {r0, r3, r7, ip, sp, pc}
    9014:	ldrbtmi	r4, [lr], #-1688	; 0xfffff968
    9018:	stfmid	f1, [r7, #28]
    901c:	ldmdapl	r3!, {r0, r1, r4, r7, r9, sl, lr}
    9020:			; <UNDEFINED> instruction: 0xf8df2200
    9024:	ldrbtmi	sl, [sp], #-536	; 0xfffffde8
    9028:	strvc	pc, [sp, #-1285]	; 0xfffffafb
    902c:	ldrbtmi	r6, [sl], #26
    9030:	ldrbtmi	r4, [fp], #-2947	; 0xfffff47d
    9034:	strcs	r9, [r0, -r6, lsl #6]
    9038:	strls	r4, [r0, -fp, lsr #12]
    903c:			; <UNDEFINED> instruction: 0x46414652
    9040:			; <UNDEFINED> instruction: 0xf7f94658
    9044:	mcrrne	14, 2, lr, r3, cr14
    9048:	adchi	pc, r7, r0
    904c:	rscsle	r2, r3, lr, ror #16
    9050:	ldmdacs	r6, {r0, r2, r4, sl, fp, ip, lr, pc}^
    9054:	stmdacs	r8!, {r4, r6, ip, lr, pc}^
    9058:	adcshi	pc, lr, r0
    905c:			; <UNDEFINED> instruction: 0xd1292801
    9060:	ldrdcc	pc, [r8], -r9
    9064:	rsble	r2, r6, r0, lsl #22
    9068:	ldrdcc	pc, [r0], -r9
    906c:			; <UNDEFINED> instruction: 0xf0402b00
    9070:	blmi	1d292f0 <EXEC_NAME@@Base+0x1d082e8>
    9074:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    9078:	andcc	pc, r0, r9, asr #17
    907c:	ldmdacs	r3!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    9080:	ldmdacs	r6!, {r1, r3, r4, r6, r7, ip, lr, pc}^
    9084:	stmdacs	pc!, {r3, r4, r6, r7, ip, lr, pc}^	; <UNPREDICTABLE>
    9088:			; <UNDEFINED> instruction: 0xf8d9d114
    908c:			; <UNDEFINED> instruction: 0xf1093004
    9090:			; <UNDEFINED> instruction: 0xb1230404
    9094:	strtmi	r9, [r0], -r6, lsl #18
    9098:	blx	1c4709c <EXEC_NAME@@Base+0x1c26094>
    909c:	blmi	1a77584 <EXEC_NAME@@Base+0x1a5657c>
    90a0:	ldmpl	r3!, {r5, r9, sl, lr}^
    90a4:			; <UNDEFINED> instruction: 0xf7ff6819
    90a8:	stmdacs	r0, {r0, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    90ac:			; <UNDEFINED> instruction: 0xf04fd0c3
    90b0:			; <UNDEFINED> instruction: 0xe01d34ff
    90b4:	strcs	r4, [r0, #-2660]	; 0xfffff59c
    90b8:	orrcs	r4, r0, #100, 16	; 0x640000
    90bc:	ldrbtcc	pc, [pc], #79	; 90c4 <ntfs_check_empty_dir@plt+0x607c>	; <UNPREDICTABLE>
    90c0:	vtst.8	d21, d16, d17
    90c4:	stmdavs	r9, {r1, r2, r7, r9, sp}
    90c8:	orrmi	pc, r0, r1, lsl #2
    90cc:			; <UNDEFINED> instruction: 0xf8583901
    90d0:	tstls	r3, r1, lsr #32
    90d4:	strls	r5, [r0, #-2096]	; 0xfffff7d0
    90d8:	stmdavs	r5, {r0, r2, r3, r4, r6, r8, fp, lr}
    90dc:	ldrbtmi	r4, [r9], #-2141	; 0xfffff7a3
    90e0:	strne	lr, [r1, #-2509]	; 0xfffff633
    90e4:	ldmdbmi	ip, {r3, r4, r5, r6, sl, lr}^
    90e8:	ldrbtmi	r3, [r9], #-120	; 0xffffff88
    90ec:	bl	ffb470d8 <EXEC_NAME@@Base+0xffb260d0>
    90f0:	andlt	r4, r9, r0, lsr #12
    90f4:	svchi	0x00f0e8bd
    90f8:	mrrcmi	11, 5, r4, r8, cr4
    90fc:	ldmpl	r3!, {r3, r4, r6, r8, sl, fp, lr}^
    9100:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
    9104:			; <UNDEFINED> instruction: 0xf003681e
    9108:	ldmdbmi	r6, {r0, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    910c:	strls	r2, [r4], #-776	; 0xfffffcf8
    9110:	addcs	pc, r2, #64, 4
    9114:	ldrbtmi	r4, [r9], #-3156	; 0xfffff3ac
    9118:	ldmdbmi	r4, {r0, r8, ip, pc}^
    911c:			; <UNDEFINED> instruction: 0x9602447c
    9120:	ldrbtmi	r9, [r9], #-1792	; 0xfffff900
    9124:	andls	r9, r5, r3, lsl #10
    9128:	rsbseq	pc, r8, r4, lsl #2
    912c:	bl	ff347118 <EXEC_NAME@@Base+0xff326110>
    9130:			; <UNDEFINED> instruction: 0xf7f92000
    9134:	vadd.f32	q15, <illegal reg q8.5>, q1
    9138:			; <UNDEFINED> instruction: 0xf7f90001
    913c:			; <UNDEFINED> instruction: 0xf8c9ec32
    9140:	stmdacs	r0, {r3}
    9144:	blmi	ffd418 <EXEC_NAME@@Base+0xfdc410>
    9148:	ldmpl	r4!, {r0, r9, sl, lr}^
    914c:			; <UNDEFINED> instruction: 0xf8c96820
    9150:			; <UNDEFINED> instruction: 0xf7f9000c
    9154:	stmdacs	r0, {r1, r3, r6, r8, sl, fp, sp, lr, pc}
    9158:	svcge	0x006df47f
    915c:	ldmdbmi	fp!, {r0, r1, r2, r9, sl, lr}
    9160:	vst2.8	{d22-d23}, [pc :128], r0
    9164:	vst2.32	{d23-d26}, [pc], r0
    9168:			; <UNDEFINED> instruction: 0xf04f7216
    916c:	strdls	r3, [r3], -pc	; <UNPREDICTABLE>
    9170:	ldmdbmi	pc!, {r4, r5, r6, fp, ip, lr}	; <UNPREDICTABLE>
    9174:	stmdavs	r5, {r8, r9, sl, ip, pc}
    9178:	ldmdami	lr!, {r0, r3, r4, r5, r6, sl, lr}
    917c:	ldmdbmi	lr!, {r0, r8, ip, pc}
    9180:	strls	r4, [r2, #-1144]	; 0xfffffb88
    9184:	ldrbtmi	r3, [r9], #-120	; 0xffffff88
    9188:	bl	fe7c7174 <EXEC_NAME@@Base+0xfe7a616c>
    918c:	ldrdeq	pc, [r8], -r9
    9190:	stc	7, cr15, [lr], {249}	; 0xf9
    9194:	andvc	pc, r8, r9, asr #17
    9198:			; <UNDEFINED> instruction: 0xf8d9e7aa
    919c:	strmi	r1, [r4], -r8
    91a0:	eorsle	r2, r1, r0, lsl #18
    91a4:	ldrdne	pc, [r0], -r9
    91a8:	strcs	fp, [r0], #-473	; 0xfffffe27
    91ac:	stmdami	r7!, {r5, r7, r8, r9, sl, sp, lr, pc}
    91b0:	ldmdbmi	r2!, {r7, r8, r9, sp}
    91b4:	rsbcs	pc, r2, #64, 4
    91b8:	ldrbtcc	pc, [pc], #79	; 91c0 <ntfs_check_empty_dir@plt+0x6178>	; <UNPREDICTABLE>
    91bc:	ldrbtmi	r5, [r9], #-2096	; 0xfffff7d0
    91c0:	smlabtvc	r0, sp, r9, lr
    91c4:	stmdavs	r5, {r1, r2, r3, r5, r8, fp, lr}
    91c8:	ldrbtmi	r4, [r9], #-2094	; 0xfffff7d2
    91cc:	strls	r4, [r2, #-1144]	; 0xfffffb88
    91d0:			; <UNDEFINED> instruction: 0xf7f93078
    91d4:			; <UNDEFINED> instruction: 0xe78beb7a
    91d8:	ldrmi	r9, [r8, r7, lsl #22]
    91dc:			; <UNDEFINED> instruction: 0xf7f92009
    91e0:	ldcmi	13, cr14, [sl, #-432]	; 0xfffffe50
    91e4:	stmdami	r8!, {r7, r8, r9, sp}
    91e8:	eorvc	pc, r4, #1325400064	; 0x4f000000
    91ec:	ldrbtmi	r5, [r8], #-2421	; 0xfffff68b
    91f0:	andne	lr, r0, sp, asr #19
    91f4:	stmdavs	sp!, {r0, r2, r5, fp, lr}
    91f8:	ldrbtmi	r4, [r8], #-2341	; 0xfffff6db
    91fc:	ldrbtmi	r3, [r9], #-120	; 0xffffff88
    9200:			; <UNDEFINED> instruction: 0xf7f99502
    9204:	ldrb	lr, [r3, -r2, ror #22]!
    9208:	orrcs	r4, r0, #16, 26	; 0x400
    920c:	vst2.8	{d20-d21}, [pc :128], r1
    9210:	ldmdbpl	r5!, {r0, r1, r5, r9, ip, sp, lr}^
    9214:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    9218:	ldmdami	pc, {ip}	; <UNPREDICTABLE>
    921c:	ldmdbmi	pc, {r0, r2, r3, r5, fp, sp, lr}	; <UNPREDICTABLE>
    9220:	rsbscc	r4, r8, r8, ror r4
    9224:	strls	r4, [r2, #-1145]	; 0xfffffb87
    9228:	bl	13c7214 <EXEC_NAME@@Base+0x13a620c>
    922c:	svclt	0x0000e760
    9230:	ldrdeq	r7, [r1], -sl
    9234:	andeq	r0, r0, r0, lsl #6
    9238:	muleq	r1, sl, r4
    923c:	ldrdeq	r5, [r0], -sl
    9240:	andeq	r5, r0, lr, lsl ip
    9244:	andeq	r0, r0, r8, lsl #6
    9248:	andeq	r0, r0, r8, asr #5
    924c:	andeq	r0, r0, ip, lsr #5
    9250:	andeq	r5, r0, lr, lsl #24
    9254:	andeq	r5, r0, r0, asr #15
    9258:	andeq	r5, r0, r2, lsr #17
    925c:	andeq	r4, r0, r4, lsl #26
    9260:	andeq	r4, r0, r2, lsl sp
    9264:	andeq	r5, r0, r6, asr #23
    9268:	andeq	r5, r0, r8, lsl #15
    926c:	andeq	r5, r0, sl, ror #16
    9270:	strdeq	r5, [r0], -r8
    9274:	andeq	r5, r0, r4, lsr #14
    9278:	andeq	r5, r0, r6, lsl #16
    927c:	ldrdeq	r5, [r0], -r6
    9280:	andeq	r5, r0, r2, asr #15
    9284:	ldrdeq	r5, [r0], -r8
    9288:	andeq	r5, r0, r6, asr #22
    928c:	andeq	r5, r0, sl, lsr #13
    9290:	andeq	r5, r0, lr, lsl #15
    9294:	andeq	r5, r0, r0, lsl #22
    9298:	andeq	r5, r0, r4, lsl #13
    929c:	andeq	r5, r0, r8, ror #14
    92a0:	svcmi	0x00f0e92d
    92a4:	mrrcmi	6, 8, r4, r8, cr3
    92a8:	ldmdami	r8, {r0, r3, r4, r7, r9, sl, lr}^
    92ac:	ldrbtmi	fp, [ip], #-139	; 0xffffff75
    92b0:			; <UNDEFINED> instruction: 0xf8dd460f
    92b4:			; <UNDEFINED> instruction: 0x4616a050
    92b8:	stmdapl	r3!, {r0, r1, r5, r9, sl, lr}
    92bc:	strcs	r4, [r0], #-2388	; 0xfffff6ac
    92c0:	ldrbtmi	r9, [r9], #-775	; 0xfffffcf9
    92c4:			; <UNDEFINED> instruction: 0xf101681b
    92c8:	andls	r0, r6, #140, 4	; 0xc0000008
    92cc:	movwcs	r9, #777	; 0x309
    92d0:	andcs	r2, r0, #0, 2
    92d4:	stmib	sp, {r2, r8, r9, sl, ip, pc}^
    92d8:	addcs	r1, r0, r0, lsl #4
    92dc:	ldrmi	r9, [sl], -r3, lsl #6
    92e0:	ldrmi	r9, [r9], -r2, lsl #6
    92e4:	mcr	7, 1, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    92e8:	cmple	r4, r0, lsl #16
    92ec:	andls	r6, r8, sp, ror r8
    92f0:	stmdbcs	r0, {r0, r3, r5, r6, r9, fp, ip, sp, lr}
    92f4:			; <UNDEFINED> instruction: 0xf8b5d0eb
    92f8:	strmi	ip, [r3], -sl
    92fc:	bl	173b24 <EXEC_NAME@@Base+0x152b1c>
    9300:			; <UNDEFINED> instruction: 0xf7f9000c
    9304:	mcrne	12, 0, lr, cr5, cr8, {4}
    9308:			; <UNDEFINED> instruction: 0xf8dddb6d
    930c:			; <UNDEFINED> instruction: 0xf1ba8020
    9310:	eorle	r0, r3, r0, lsl #30
    9314:			; <UNDEFINED> instruction: 0xf7f94640
    9318:	stmdacs	r9, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}
    931c:	andcs	sp, r8, #81920	; 0x14000
    9320:	strbmi	r9, [r0], -r6, lsl #18
    9324:	mcr	7, 2, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    9328:	stfned	f3, [fp, #640]!	; 0x280
    932c:			; <UNDEFINED> instruction: 0xf1b9441c
    9330:	svclt	0x00180f00
    9334:	andle	r2, sp, r0, lsl #26
    9338:	ldmdale	r9, {r2, r3, r6, r8, sl, lr}^
    933c:	svceq	0x0000f1ba
    9340:	strtmi	sp, [sl], -pc, lsl #2
    9344:			; <UNDEFINED> instruction: 0x46414630
    9348:	ldc	7, cr15, [ip, #-996]	; 0xfffffc1c
    934c:	andcs	r1, r0, #1884160	; 0x1cc000
    9350:	cfldr64ne	mvdx5, [lr], {114}	; 0x72
    9354:			; <UNDEFINED> instruction: 0xf7f94640
    9358:	ldr	lr, [r8, ip, lsr #22]!
    935c:	ldrmi	r1, [ip], #-3179	; 0xfffff395
    9360:	blmi	b432fc <EXEC_NAME@@Base+0xb222f4>
    9364:	ldrbtmi	r3, [fp], #-1541	; 0xfffff9fb
    9368:	ldmhi	fp, {r3, r4, fp, sp, lr}
    936c:	stceq	8, cr15, [r5], {70}	; 0x46
    9370:	stccc	8, cr15, [r1], {38}	; 0x26
    9374:			; <UNDEFINED> instruction: 0xf8dbe7e5
    9378:			; <UNDEFINED> instruction: 0xf8d3300c
    937c:	movtlt	r5, #53468	; 0xd0dc
    9380:	ands	r4, r7, pc, asr #12
    9384:	tstle	r3, r5, lsl #22
    9388:			; <UNDEFINED> instruction: 0x3014f8db
    938c:	strle	r0, [pc, #-1371]	; 8e39 <ntfs_check_empty_dir@plt+0x5df1>
    9390:	stmdaeq	r8, {r0, r2, r8, ip, sp, lr, pc}
    9394:	strbmi	r3, [r0], -r1, lsl #8
    9398:	ldc	7, cr15, [r4], {249}	; 0xf9
    939c:	teqlt	pc, r4, lsl #8
    93a0:	stmdale	fp!, {r2, r3, r4, r5, r7, r9, lr}
    93a4:	strbmi	r1, [r1], -r2, asr #24
    93a8:	ldrmi	r4, [r6], #-1584	; 0xfffff9d0
    93ac:	bl	dc7398 <EXEC_NAME@@Base+0xda6390>
    93b0:	cmnlt	sp, sp, lsr #16
    93b4:	blcs	123568 <EXEC_NAME@@Base+0x102560>
    93b8:			; <UNDEFINED> instruction: 0xf8dbd1e4
    93bc:			; <UNDEFINED> instruction: 0xf8d3300c
    93c0:	blcs	15728 <nf_ns_user_prefix@@Base+0x6da0>
    93c4:			; <UNDEFINED> instruction: 0xf8dbd0f4
    93c8:	ldrbeq	r3, [sl], #-20	; 0xffffffec
    93cc:	stmdavs	sp!, {r5, r6, r7, sl, ip, lr, pc}
    93d0:	mvnle	r2, r0, lsl #26
    93d4:	strtmi	r9, [r0], -r7, lsl #22
    93d8:	ldmdavs	fp, {r0, r3, r9, fp, ip, pc}
    93dc:			; <UNDEFINED> instruction: 0xd110429a
    93e0:	pop	{r0, r1, r3, ip, sp, pc}
    93e4:			; <UNDEFINED> instruction: 0xf7f98ff0
    93e8:	stmdavs	r4, {r1, r3, r5, r7, sl, fp, sp, lr, pc}
    93ec:	ldrb	r4, [r1, r4, ror #4]!
    93f0:			; <UNDEFINED> instruction: 0xf06f4640
    93f4:			; <UNDEFINED> instruction: 0xf7f90421
    93f8:	ubfx	lr, ip, #21, #12
    93fc:	strteq	pc, [r1], #-111	; 0xffffff91
    9400:			; <UNDEFINED> instruction: 0xf7f9e7e8
    9404:	svclt	0x0000eb36
    9408:	andeq	r7, r1, r2, asr #20
    940c:	andeq	r0, r0, r0, asr #5
    9410:	andeq	r5, r0, r2, ror #11
    9414:	strdeq	r5, [r0], -r2
    9418:	push	{r6, r7, r8, ip, sp, pc}
    941c:			; <UNDEFINED> instruction: 0x460541f0
    9420:			; <UNDEFINED> instruction: 0x46982010
    9424:			; <UNDEFINED> instruction: 0x460f4616
    9428:	b	feec7414 <EXEC_NAME@@Base+0xfeea640c>
    942c:	cmplt	r0, r4, lsl #12
    9430:			; <UNDEFINED> instruction: 0x3090f8d5
    9434:	stmib	r4, {sp}^
    9438:	stmib	r4, {r1, r8, r9, sl, sp, lr}^
    943c:			; <UNDEFINED> instruction: 0xf8c53800
    9440:	pop	{r4, r7, lr}
    9444:			; <UNDEFINED> instruction: 0xf04f81f0
    9448:	udf	#41743	; 0xa30f
    944c:	rscscc	pc, pc, pc, asr #32
    9450:	svclt	0x00004770
    9454:	push	{r0, r1, r2, r4, r6, r8, r9, fp, lr}
    9458:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    945c:	adclt	r4, r1, r6, asr ip
    9460:	strmi	r4, [r8], -r6, lsl #12
    9464:			; <UNDEFINED> instruction: 0xf8534615
    9468:			; <UNDEFINED> instruction: 0xf8d99004
    946c:	tstls	pc, #0
    9470:	ldcl	7, cr15, [r4, #-996]!	; 0xfffffc1c
    9474:	strmi	r4, [r2], r7, lsl #12
    9478:	suble	r2, r4, r0, lsl #16
    947c:	ldrdhi	pc, [r0], -r0
    9480:			; <UNDEFINED> instruction: 0x3090f8d6
    9484:	strpl	pc, [r0], #24
    9488:	strbmi	fp, [r4], -r8, lsl #30
    948c:	ldmvs	sl, {r0, r1, r3, r6, r8, ip, sp, pc}^
    9490:			; <UNDEFINED> instruction: 0xd1034294
    9494:	ldmvs	sl, {r6, sp, lr, pc}^
    9498:	eorsle	r4, sp, r2, lsr #5
    949c:	blcs	23510 <EXEC_NAME@@Base+0x2508>
    94a0:			; <UNDEFINED> instruction: 0xf10dd1f9
    94a4:	bmi	114c0fc <EXEC_NAME@@Base+0x112b0f4>
    94a8:	strls	r2, [r1], #-869	; 0xfffffc9b
    94ac:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    94b0:	andls	r4, r0, #88, 12	; 0x5800000
    94b4:			; <UNDEFINED> instruction: 0xf7f92201
    94b8:	ldrbmi	lr, [r8], -sl, lsr #27
    94bc:			; <UNDEFINED> instruction: 0xf7f92101
    94c0:			; <UNDEFINED> instruction: 0x4682eb70
    94c4:	eorsle	r2, r6, r0, lsl #16
    94c8:	ldrbtmi	r4, [r9], #-2365	; 0xfffff6c3
    94cc:	ldc	7, cr15, [r8, #996]	; 0x3e4
    94d0:	stmdacs	r0, {r0, r1, r9, sl, lr}
    94d4:			; <UNDEFINED> instruction: 0x4640d038
    94d8:	pkhbtmi	r4, r0, r8, lsl #15
    94dc:	eorsle	r2, r7, r0, lsl #16
    94e0:			; <UNDEFINED> instruction: 0xf7f92010
    94e4:	stmdacs	r0, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
    94e8:			; <UNDEFINED> instruction: 0xf8d6d032
    94ec:	stcne	0, cr2, [fp], #-576	; 0xfffffdc0
    94f0:	stmdage	r1, {r6, r7, r8, fp, sp, lr, pc}
    94f4:	svclt	0x001846c2
    94f8:	sbcvs	r2, r4, r1, lsl #6
    94fc:			; <UNDEFINED> instruction: 0xf8c66002
    9500:			; <UNDEFINED> instruction: 0xb1a30090
    9504:	bls	7e15c8 <EXEC_NAME@@Base+0x7c05c0>
    9508:			; <UNDEFINED> instruction: 0xf8d94650
    950c:	addsmi	r3, sl, #0
    9510:	eorlt	sp, r1, sp, asr #2
    9514:	svchi	0x00f0e8bd
    9518:	ldrdge	pc, [r8], -r3
    951c:	svclt	0x00181c2b
    9520:			; <UNDEFINED> instruction: 0xf1ba2301
    9524:	svclt	0x00080f00
    9528:	blcs	12130 <nf_ns_user_prefix@@Base+0x37a8>
    952c:	ldrtmi	sp, [r8], -sl, ror #3
    9530:	b	fc751c <EXEC_NAME@@Base+0xfa6514>
    9534:			; <UNDEFINED> instruction: 0xf8d6e7e7
    9538:	ldrbeq	r3, [sl, r4, lsl #1]
    953c:			; <UNDEFINED> instruction: 0xf043d50e
    9540:			; <UNDEFINED> instruction: 0xf8c60301
    9544:	ldrb	r3, [r2, r4, lsl #1]!
    9548:	bl	ffe47534 <EXEC_NAME@@Base+0xffe2652c>
    954c:	andvs	r2, r3, r0, asr r3
    9550:			; <UNDEFINED> instruction: 0xf04f4650
    9554:			; <UNDEFINED> instruction: 0xf7f90a00
    9558:			; <UNDEFINED> instruction: 0xe7e8ea92
    955c:			; <UNDEFINED> instruction: 0xf44f4c19
    9560:	ldcmi	3, cr7, [r9, #-512]	; 0xfffffe00
    9564:	adcscc	pc, sp, #64, 4
    9568:			; <UNDEFINED> instruction: 0xf8df447c
    956c:	ldrbtmi	ip, [sp], #-96	; 0xffffffa0
    9570:	ldrbtmi	r3, [ip], #1176	; 0x498
    9574:	andlt	pc, r8, sp, asr #17
    9578:			; <UNDEFINED> instruction: 0xf8cd4629
    957c:			; <UNDEFINED> instruction: 0xf8cdc004
    9580:	strtmi	sl, [r0], -r0
    9584:	stmib	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9588:	b	fe747574 <EXEC_NAME@@Base+0xfe72656c>
    958c:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    9590:	strtmi	r2, [r9], -r0, lsl #7
    9594:			; <UNDEFINED> instruction: 0xf8cd44fc
    9598:	vhadd.s8	d26, d0, d0
    959c:	stmib	sp, {r1, r2, r3, r4, r5, r7, r9, ip, sp}^
    95a0:	strtmi	ip, [r0], -r1
    95a4:	ldmib	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    95a8:	ldrdcc	pc, [r4], r6
    95ac:			; <UNDEFINED> instruction: 0xf7f9e7c7
    95b0:	svclt	0x0000ea60
    95b4:	muleq	r1, r6, r8
    95b8:	andeq	r0, r0, r0, asr #5
    95bc:	andeq	r5, r0, r2, ror #17
    95c0:	muleq	r0, r6, r8
    95c4:	andeq	r5, r0, ip, lsr r3
    95c8:	andeq	r5, r0, lr, lsl r4
    95cc:	strdeq	r5, [r0], -r6
    95d0:	strdeq	r5, [r0], -r0
    95d4:			; <UNDEFINED> instruction: 0xf8d0b538
    95d8:			; <UNDEFINED> instruction: 0xb1744090
    95dc:	ldmib	r4, {r0, r2, r9, sl, lr}^
    95e0:	ldrmi	r4, [r0], -r0, lsl #4
    95e4:			; <UNDEFINED> instruction: 0xf7f9b10a
    95e8:			; <UNDEFINED> instruction: 0xf8d5ea4a
    95ec:			; <UNDEFINED> instruction: 0xf7f90090
    95f0:			; <UNDEFINED> instruction: 0xf8c5e9e0
    95f4:	stccs	0, cr4, [r0], {144}	; 0x90
    95f8:	ldfltd	f5, [r8, #-964]!	; 0xfffffc3c
    95fc:	ldrlt	fp, [r8, #-824]!	; 0xfffffcc8
    9600:	andscs	r4, r0, r4, lsl #12
    9604:	stmib	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9608:			; <UNDEFINED> instruction: 0xf8d4b170
    960c:	andscs	r1, r8, #144	; 0x90
    9610:	vqdmlsl.s<illegal width 8>	q10, d8, d15
    9614:	sbcvs	r0, r2, r0, lsl #4
    9618:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    961c:	msrvc	CPSR_sc, #12582912	; 0xc00000
    9620:	andeq	lr, lr, r0, lsl #17
    9624:	addseq	pc, r0, r4, asr #17
    9628:			; <UNDEFINED> instruction: 0xf7f92010
    962c:	strhlt	lr, [r8, #-154]!	; 0xffffff66
    9630:			; <UNDEFINED> instruction: 0x1090f8d4
    9634:	strpl	pc, [r0, #79]	; 0x4f
    9638:	andcs	r4, r0, #6144	; 0x1800
    963c:	ldrbtmi	r6, [fp], #-197	; 0xffffff3b
    9640:	msrvc	CPSR_sc, #12582912	; 0xc00000
    9644:	andeq	lr, lr, r0, lsl #17
    9648:	addseq	pc, r0, r4, asr #17
    964c:			; <UNDEFINED> instruction: 0x4770bd38
    9650:	andeq	r6, r1, r6, lsr #29
    9654:	andeq	r6, r1, r2, lsl #29
    9658:	push	{r0, r3, r5, r9, fp, lr}
    965c:	ldrbtmi	r4, [sl], #-1008	; 0xfffffc10
    9660:	addslt	r4, pc, r8, lsr #24
    9664:	vmla.i8	q11, q0, <illegal reg q5.5>
    9668:	ldmdbpl	r5, {r2, r8, r9, sl, lr}
    966c:	stmdavs	sl!, {r0, r1, r3, r4, r5, r9, lr}
    9670:	andsle	r9, fp, sp, lsl r2
    9674:	stmdbhi	r0, {r0, r4, r6, r7, r8, fp, sp, lr, pc}
    9678:			; <UNDEFINED> instruction: 0xf1b9460e
    967c:	svclt	0x00080f00
    9680:	svceq	0x0005f1b8
    9684:			; <UNDEFINED> instruction: 0xf413d012
    9688:	tstle	r8, r0, lsl #9
    968c:	svceq	0x0000f1b9
    9690:			; <UNDEFINED> instruction: 0xf1b8bf08
    9694:	movwle	r0, #44816	; 0xaf10
    9698:			; <UNDEFINED> instruction: 0xf7f94608
    969c:	stmdacc	r4, {r2, r6, r9, fp, sp, lr, pc}
    96a0:	movweq	pc, #16432	; 0x4030	; <UNPREDICTABLE>
    96a4:	strcs	fp, [r1], #-3852	; 0xfffff0f4
    96a8:	and	r2, r0, r0, lsl #8
    96ac:	bls	7526b8 <EXEC_NAME@@Base+0x7316b0>
    96b0:	stmdavs	fp!, {r5, r9, sl, lr}
    96b4:			; <UNDEFINED> instruction: 0xd121429a
    96b8:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
    96bc:	bge	6a684 <EXEC_NAME@@Base+0x4967c>
    96c0:	mcr2	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    96c4:	stmdacs	r0, {r2, r9, sl, lr}
    96c8:	stmdavs	r4, {r0, r4, r5, r6, r7, ip, lr, pc}
    96cc:	cmnlt	ip, r1, lsl #16
    96d0:	bge	9aedc <EXEC_NAME@@Base+0x79ed4>
    96d4:			; <UNDEFINED> instruction: 0x47a04630
    96d8:	blls	1b7c80 <EXEC_NAME@@Base+0x196c78>
    96dc:	vst2.8	{d9-d10}, [r3], r1
    96e0:			; <UNDEFINED> instruction: 0xf5a34370
    96e4:	vld2.32	{d4-d7}, [r3], r0
    96e8:	blx	fecda4f0 <EXEC_NAME@@Base+0xfecb94e8>
    96ec:	stmdbeq	r4!, {r0, r1, r7, sl, ip, sp, lr, pc}^
    96f0:	ldmdb	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    96f4:	stmdals	r1, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    96f8:	ldrb	r2, [r9, r0, lsl #8]!
    96fc:	ldmib	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9700:	muleq	r1, r2, r6
    9704:	andeq	r0, r0, r0, asr #5
    9708:	ldrbmi	lr, [r0, sp, lsr #18]!
    970c:	stcmi	0, cr11, [r7], #-520	; 0xfffffdf8
    9710:	blmi	9d1b18 <EXEC_NAME@@Base+0x9b0b10>
    9714:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
    9718:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    971c:	ldrdcc	pc, [r0], -sl
    9720:			; <UNDEFINED> instruction: 0xf0029301
    9724:	pkhbtmi	pc, r0, r1, lsl #20	; <UNPREDICTABLE>
    9728:	blx	1d45738 <EXEC_NAME@@Base+0x1d24730>
    972c:			; <UNDEFINED> instruction: 0xf7f94681
    9730:	cmnlt	r0, #581632	; 0x8e000
    9734:	strbtmi	r4, [pc], -r5, lsl #12
    9738:	ldrtmi	r2, [r0], -r0, lsl #8
    973c:	blx	e4574c <EXEC_NAME@@Base+0xe24744>
    9740:			; <UNDEFINED> instruction: 0x464ab9b0
    9744:	ldrtmi	r4, [r8], -r9, lsr #12
    9748:	andhi	pc, r0, sp, asr #17
    974c:	blx	1a4575c <EXEC_NAME@@Base+0x1a24754>
    9750:	strmi	r1, [r4], -r3, lsl #26
    9754:	stmdacs	r0, {r0, r4, r5, r6, r7, ip, lr, pc}
    9758:	strmi	sp, [r2], -sl, lsl #26
    975c:	ldrtmi	r9, [r0], -r0, lsl #22
    9760:			; <UNDEFINED> instruction: 0xf0024629
    9764:	ldrtmi	pc, [r0], -r9, lsl #20	; <UNPREDICTABLE>
    9768:	blx	8c5778 <EXEC_NAME@@Base+0x8a4770>
    976c:	rscle	r2, r8, r0, lsl #16
    9770:			; <UNDEFINED> instruction: 0xf7f94628
    9774:			; <UNDEFINED> instruction: 0x4630e91e
    9778:	blx	445788 <EXEC_NAME@@Base+0x424780>
    977c:	bls	4f704 <EXEC_NAME@@Base+0x2e6fc>
    9780:	ldrdcc	pc, [r0], -sl
    9784:			; <UNDEFINED> instruction: 0xd10e429a
    9788:	pop	{r1, ip, sp, pc}
    978c:	blmi	26b754 <EXEC_NAME@@Base+0x24a74c>
    9790:	stmdami	r9, {r0, r2, r5, r9, sp}
    9794:	stmiapl	r3!, {r0, r8, sp}^
    9798:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    979c:	ldmib	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    97a0:	rscscc	pc, pc, pc, asr #32
    97a4:			; <UNDEFINED> instruction: 0xf7f9e7eb
    97a8:	svclt	0x0000e964
    97ac:	ldrdeq	r7, [r1], -sl
    97b0:	andeq	r0, r0, r0, asr #5
    97b4:	ldrdeq	r0, [r0], -r8
    97b8:	andeq	r5, r0, r4, lsr r8
    97bc:	andeq	r0, r0, r0
    97c0:	blvc	7c4e0c <EXEC_NAME@@Base+0x7a3e04>
    97c4:	push	{r8, r9, sp}
    97c8:	ldc	3, cr0, [pc, #960]	; 9b90 <ntfs_check_empty_dir@plt+0x6b48>
    97cc:	ldmib	r1, {r0, r3, r4, r6, r8, r9, fp, sp, lr}^
    97d0:	sbcvs	r4, r3, r0, lsl #4
    97d4:	blvc	ff1c52ac <EXEC_NAME@@Base+0xff1a42a4>
    97d8:	stmib	r0, {r2, sp, lr}^
    97dc:	cdp	2, 15, cr3, cr1, cr1, {0}
    97e0:	vpmin.u8	d15, d0, d0
    97e4:	mrc	0, 5, r8, cr5, cr14, {4}
    97e8:	vsqrt.f64	d23, d0
    97ec:	ldrbtle	pc, [ip], #-2576	; 0xfffff5f0	; <UNPREDICTABLE>
    97f0:	blvs	ff2052e8 <EXEC_NAME@@Base+0xff1e42e0>
    97f4:	stfs	f6, [r0, #268]	; 0x10c
    97f8:	ldrbtle	r6, [sl], #-2564	; 0xfffff5fc
    97fc:	blvs	11c52e4 <EXEC_NAME@@Base+0x11a42dc>
    9800:	blvc	11c50e4 <EXEC_NAME@@Base+0x11a40dc>
    9804:	blvc	ff0452e0 <EXEC_NAME@@Base+0xff0242d8>
    9808:	blx	4453d4 <EXEC_NAME@@Base+0x4243cc>
    980c:	cfldrs	mvf13, [pc, #452]	; 99d8 <ntfs_check_empty_dir@plt+0x6990>
    9810:	vcmp.f64	d6, d10
    9814:	vsqrt.f64	d23, d6
    9818:	ble	1e08060 <EXEC_NAME@@Base+0x1de7058>
    981c:	blvs	1244ea0 <EXEC_NAME@@Base+0x1223e98>
    9820:	blvc	1c50c4 <EXEC_NAME@@Base+0x1a40bc>
    9824:	blvc	ff20541c <EXEC_NAME@@Base+0xff1e4414>
    9828:	bcc	fe44508c <EXEC_NAME@@Base+0xfe424084>
    982c:	blvc	744e78 <EXEC_NAME@@Base+0x723e70>
    9830:	lfm	f6, 4, [pc, #12]	; 9844 <ntfs_check_empty_dir@plt+0x67fc>
    9834:	vmov.u16	r6, d4[2]
    9838:	vsqrt.f64	d23, d6
    983c:			; <UNDEFINED> instruction: 0xdc6afa10
    9840:	blvc	ff04531c <EXEC_NAME@@Base+0xff024314>
    9844:	blx	445410 <EXEC_NAME@@Base+0x424408>
    9848:	mrc	4, 5, sp, cr12, cr5, {2}
    984c:			; <UNDEFINED> instruction: 0xf04f6bc7
    9850:	bicvs	r0, r3, r0, lsl #6
    9854:	bvs	1c4e5c <EXEC_NAME@@Base+0x1a3e54>
    9858:	mrc	4, 5, sp, cr8, cr1, {2}
    985c:	vsub.f64	d6, d7, d6
    9860:	vcmp.f64	d7, #0.0
    9864:	vsqrt.f64	d23, d0
    9868:	strble	pc, [r8], #-2576	; 0xfffff5f0	; <UNPREDICTABLE>
    986c:	blvs	cc4ef0 <EXEC_NAME@@Base+0xca3ee8>
    9870:	blvc	ff1c5348 <EXEC_NAME@@Base+0xff1a4340>
    9874:	blx	445440 <EXEC_NAME@@Base+0x424438>
    9878:	vldr	s26, [pc, #268]	; 998c <ntfs_check_empty_dir@plt+0x6944>
    987c:	vmov.16	d7[2], r6
    9880:	vmov.f64	d23, #198	; 0xbe300000 -0.1718750
    9884:	vnmla.f64	d7, d23, d7
    9888:	ldmib	r1, {r4, r7, r9, fp, ip, sp}^
    988c:	cfstr32vs	mvfx4, [sl, #-104]	; 0xffffff98
    9890:	stmibvs	pc, {r1, r2, r3, r7, r8, fp, sp, lr}^	; <UNPREDICTABLE>
    9894:	strmi	lr, [sl, #-2496]	; 0xfffff640
    9898:	strpl	lr, [r8], #-2513	; 0xfffff62f
    989c:	bvs	fe3a31bc <EXEC_NAME@@Base+0xfe3821b4>
    98a0:	stclvs	6, cr6, [pc, #-540]	; 968c <ntfs_check_empty_dir@plt+0x6644>
    98a4:	stclvs	6, cr6, [sp, #788]	; 0x314
    98a8:	ldmib	r1, {r2, r8, r9, sl, sp, lr}^
    98ac:	strbvs	r8, [r5, #2322]	; 0x912
    98b0:	strmi	lr, [lr, #-2513]	; 0xfffff62f
    98b4:	ldrbne	r6, [r3, r3, asr #4]
    98b8:	cdpvs	7, 4, cr6, cr14, cr6, {2}
    98bc:	strmi	lr, [ip, #-2496]	; 0xfffff640
    98c0:	tstcs	r0, #192, 18	; 0x300000
    98c4:	cdpvs	13, 0, cr6, cr10, cr12, {4}
    98c8:	stmdbhi	lr, {r6, r7, r8, fp, sp, lr, pc}
    98cc:	strvs	r1, [r7, #2021]	; 0x7e5
    98d0:	ldrmi	lr, [r2, #-2496]	; 0xfffff640
    98d4:	strcs	r1, [r0], #-2003	; 0xfffff82d
    98d8:	stmib	r0, {r8, sl, sp}^
    98dc:			; <UNDEFINED> instruction: 0x66062314
    98e0:	ldrmi	lr, [lr, #-2496]	; 0xfffff640
    98e4:	mvnseq	lr, #12386304	; 0xbd0000
    98e8:	andcs	r4, r0, #112, 14	; 0x1c00000
    98ec:	stmib	r0, {r8, r9, sp}^
    98f0:	movwcs	r2, #772	; 0x304
    98f4:	andcs	lr, r0, #40370176	; 0x2680000
    98f8:	stmib	r0, {r8, r9, sp}^
    98fc:	movwcs	r2, #774	; 0x306
    9900:			; <UNDEFINED> instruction: 0xf64ce7c3
    9904:			; <UNDEFINED> instruction: 0xf6c313ff
    9908:			; <UNDEFINED> instruction: 0xe7be339a
    990c:	mvnsne	pc, #76, 12	; 0x4c00000
    9910:	orrscc	pc, sl, #204472320	; 0xc300000
    9914:			; <UNDEFINED> instruction: 0xf04fe78a
    9918:	movwcs	r3, #767	; 0x2ff
    991c:	movwcs	lr, #27072	; 0x69c0
    9920:			; <UNDEFINED> instruction: 0xf04fe79d
    9924:	movwcs	r3, #767	; 0x2ff
    9928:	movwcs	lr, #18880	; 0x49c0
    992c:	svclt	0x0000e768
    9930:			; <UNDEFINED> instruction: 0xffe00000
    9934:	strdmi	pc, [pc, #255]	; 9a3b <ntfs_check_empty_dir@plt+0x69f3>
    9938:			; <UNDEFINED> instruction: 0xff768fa1
    993c:	svccc	0x00efffff
    9940:	andeq	r0, r0, r0
    9944:	bicmi	ip, sp, r5, ror #26
    9948:	eorcs	fp, r0, #248, 10	; 0x3e000000
    994c:	strmi	r4, [r8], -r4, lsl #12
    9950:			; <UNDEFINED> instruction: 0xf06f2100
    9954:			; <UNDEFINED> instruction: 0xf7f94700
    9958:	stmdbvs	r2!, {r4, r9, fp, sp, lr, pc}
    995c:			; <UNDEFINED> instruction: 0xf04f6825
    9960:			; <UNDEFINED> instruction: 0xf8d436ff
    9964:			; <UNDEFINED> instruction: 0xf04fc004
    9968:	strmi	r0, [r3], -r0, lsl #28
    996c:	ldrdeq	lr, [r2, -r4]
    9970:	adcsmi	r8, r9, #26
    9974:	and	pc, r2, r3, lsr #17
    9978:	adcsmi	fp, r0, #8, 30
    997c:			; <UNDEFINED> instruction: 0x5c02e9c3
    9980:	mcrrne	0, 0, sp, r2, cr10
    9984:	bl	1063f0c <EXEC_NAME@@Base+0x1042f04>
    9988:	blne	1489dc8 <EXEC_NAME@@Base+0x1468dc0>
    998c:	tsteq	ip, r1, ror #22
    9990:	smlabtcs	r4, r3, r9, lr
    9994:	ldflte	f6, [r8, #608]!	; 0x260
    9998:	andcs	r6, r0, #96, 18	; 0x180000
    999c:	stmib	r3, {r0, r4, r9, sl, lr}^
    99a0:	orrsvs	r2, r8, r4, lsl #2
    99a4:	svclt	0x0000bdf8
    99a8:			; <UNDEFINED> instruction: 0x4605b570
    99ac:	blvs	547b08 <EXEC_NAME@@Base+0x526b00>
    99b0:			; <UNDEFINED> instruction: 0xf5064604
    99b4:	strtmi	r7, [r8], -r8, ror #13
    99b8:	ldmda	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    99bc:	strtmi	r2, [r8], -r0, lsl #6
    99c0:	tstcc	r2, #196, 18	; 0x310000
    99c4:	svc	0x005cf7f8
    99c8:			; <UNDEFINED> instruction: 0xf7f94630
    99cc:	ldmib	r4, {r4, fp, sp, lr, pc}^
    99d0:			; <UNDEFINED> instruction: 0x46303214
    99d4:	vmlacc.f16	s12, s2, s13	; <UNPREDICTABLE>
    99d8:	ldrbvs	r6, [sl, #-1299]	; 0xfffffaed
    99dc:			; <UNDEFINED> instruction: 0xf7f86126
    99e0:	tstlt	r6, r0, asr pc
    99e4:			; <UNDEFINED> instruction: 0x4628bd70
    99e8:	svc	0x00bcf7f8
    99ec:	pop	{r5, r9, sl, lr}
    99f0:			; <UNDEFINED> instruction: 0xf7f84070
    99f4:	svclt	0x0000bfdb
    99f8:	svcmi	0x00f0e92d
    99fc:			; <UNDEFINED> instruction: 0xf8df460e
    9a00:	ldrmi	r8, [r7], -r4, asr #1
    9a04:			; <UNDEFINED> instruction: 0x461c4930
    9a08:	vqshl.s8	q2, q12, q11
    9a0c:	addlt	r3, pc, r7, ror #7
    9a10:	svcvc	0x007af5b3
    9a14:	andls	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    9a18:			; <UNDEFINED> instruction: 0xf8d94605
    9a1c:	andls	r2, sp, #0
    9a20:	ldmib	r5, {r0, r1, r3, r5, r9, ip, lr, pc}^
    9a24:			; <UNDEFINED> instruction: 0xf04fab02
    9a28:	andcs	r0, r0, #16, 24	; 0x1000
    9a2c:	blge	21b314 <EXEC_NAME@@Base+0x1fa30c>
    9a30:	eorsvs	r4, fp, r1, ror #12
    9a34:			; <UNDEFINED> instruction: 0x96094613
    9a38:	blge	2c4174 <EXEC_NAME@@Base+0x2a316c>
    9a3c:	svcgt	0x0004f840
    9a40:			; <UNDEFINED> instruction: 0xf850e001
    9a44:	movwcc	r1, #4147	; 0x1033
    9a48:	addsmi	r4, ip, #167772160	; 0xa000000
    9a4c:	stmdavs	r9!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    9a50:	stmdavs	sl, {r3, r9, ip, pc}
    9a54:			; <UNDEFINED> instruction: 0x461ab9f2
    9a58:	blvs	ffa1b344 <EXEC_NAME@@Base+0xff9fa33c>
    9a5c:			; <UNDEFINED> instruction: 0xf8e4f002
    9a60:	strtmi	r4, [r8], -r4, lsl #12
    9a64:			; <UNDEFINED> instruction: 0xffa0f7ff
    9a68:			; <UNDEFINED> instruction: 0xf8d99a0d
    9a6c:	strtmi	r3, [r0], -r0
    9a70:			; <UNDEFINED> instruction: 0xd125429a
    9a74:	pop	{r0, r1, r2, r3, ip, sp, pc}
    9a78:	ldmdami	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9a7c:	bmi	51b350 <EXEC_NAME@@Base+0x4fa348>
    9a80:			; <UNDEFINED> instruction: 0xf06f2101
    9a84:			; <UNDEFINED> instruction: 0xf8580621
    9a88:	ldrbtmi	r0, [sl], #-0
    9a8c:			; <UNDEFINED> instruction: 0xf7f96800
    9a90:	strb	lr, [r6, r6, lsl #19]
    9a94:	rsbsmi	r4, r0, #53248	; 0xd000
    9a98:			; <UNDEFINED> instruction: 0xf8589307
    9a9c:	ldmdavs	r4, {r1, sp}
    9aa0:	stmia	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9aa4:	tstcs	r1, r8, lsl #20
    9aa8:	stmib	sp, {r1, r9, sl, ip, pc}^
    9aac:	andls	sl, r4, #0, 22
    9ab0:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
    9ab4:	strtmi	r9, [r0], -r3
    9ab8:	ldmdb	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9abc:	strb	r9, [sl, r7, lsl #22]
    9ac0:	svc	0x00d6f7f8
    9ac4:	andeq	r7, r1, r8, ror #5
    9ac8:	andeq	r0, r0, r0, asr #5
    9acc:	ldrdeq	r0, [r0], -r8
    9ad0:	andeq	r5, r0, sl, ror #10
    9ad4:	andeq	r5, r0, lr, asr r5
    9ad8:	bmi	41c71c <EXEC_NAME@@Base+0x3fb714>
    9adc:	ldrlt	r4, [r0, #-1147]!	; 0xfffffb85
    9ae0:	ldmpl	ip, {r0, r2, r9, sl, lr}
    9ae4:	stmdavs	r9!, {r0, r1, r2, r7, ip, sp, pc}
    9ae8:	stmdavs	r2!, {r0, sp}
    9aec:			; <UNDEFINED> instruction: 0xf8c168cb
    9af0:	andls	r0, r5, #232, 2	; 0x3a
    9af4:			; <UNDEFINED> instruction: 0xf8d1b113
    9af8:			; <UNDEFINED> instruction: 0x47980098
    9afc:	bge	52708 <EXEC_NAME@@Base+0x31700>
    9b00:	tstcs	r0, r8, lsr #12
    9b04:			; <UNDEFINED> instruction: 0xff78f7ff
    9b08:	stmdavs	r3!, {r0, r2, r9, fp, ip, pc}
    9b0c:			; <UNDEFINED> instruction: 0xd101429a
    9b10:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    9b14:	svc	0x00acf7f8
    9b18:	andeq	r7, r1, r4, lsl r2
    9b1c:	andeq	r0, r0, r0, asr #5
    9b20:			; <UNDEFINED> instruction: 0x3094f8d0
    9b24:			; <UNDEFINED> instruction: 0x4604b510
    9b28:			; <UNDEFINED> instruction: 0xf8d0b13b
    9b2c:	stmdblt	r3!, {r3, r5, r6, r7, r8, ip, sp}
    9b30:	tstlt	r3, r3, asr #17
    9b34:			; <UNDEFINED> instruction: 0x0098f8d0
    9b38:			; <UNDEFINED> instruction: 0xf5044798
    9b3c:			; <UNDEFINED> instruction: 0xf7f870e8
    9b40:	qadd16mi	lr, r0, r2
    9b44:			; <UNDEFINED> instruction: 0x4010e8bd
    9b48:	svclt	0x0030f7f8
    9b4c:	ldrlt	r4, [r0, #-2069]	; 0xfffff7eb
    9b50:	cfldrsmi	mvf4, [r5], {120}	; 0x78
    9b54:	stmdbpl	r0, {r1, r7, ip, sp, pc}
    9b58:	cmplt	sl, r0, lsl #16
    9b5c:	andsle	r2, r4, r1, lsl #20
    9b60:			; <UNDEFINED> instruction: 0x460b4a12
    9b64:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    9b68:	ldmdb	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9b6c:	rscscc	pc, pc, pc, asr #32
    9b70:	ldclt	0, cr11, [r0, #-8]
    9b74:	stmdami	lr, {r0, r1, r9, sl, lr}
    9b78:	smlattcs	r1, r8, r2, r2
    9b7c:			; <UNDEFINED> instruction: 0xf7f84478
    9b80:			; <UNDEFINED> instruction: 0xf04fefec
    9b84:	strdlt	r3, [r2], -pc	; <UNPREDICTABLE>
    9b88:			; <UNDEFINED> instruction: 0x4611bd10
    9b8c:	andls	r2, r0, #536870913	; 0x20000001
    9b90:	bmi	2127b4 <EXEC_NAME@@Base+0x1f17ac>
    9b94:			; <UNDEFINED> instruction: 0xf7f9447a
    9b98:			; <UNDEFINED> instruction: 0xf04fe902
    9b9c:	strdlt	r3, [r2], -pc	; <UNPREDICTABLE>
    9ba0:	svclt	0x0000bd10
    9ba4:	andeq	r7, r1, r0, lsr #3
    9ba8:	ldrdeq	r0, [r0], -r8
    9bac:	strdeq	r5, [r0], -r2
    9bb0:	andeq	r5, r0, r4, asr #9
    9bb4:	muleq	r0, r8, r5
    9bb8:	mvnsmi	lr, #737280	; 0xb4000
    9bbc:	stmdavs	r5, {r1, r2, r4, r9, sl, lr}
    9bc0:	ldmib	r2, {r0, r1, r7, ip, sp, pc}^
    9bc4:	strmi	r8, [r4], -r0, lsl #18
    9bc8:	stmdavs	sl!, {r0, r2, r6, r8, r9, fp, lr}
    9bcc:	bcs	1adc0 <nf_ns_user_prefix@@Base+0xc438>
    9bd0:			; <UNDEFINED> instruction: 0xf505d172
    9bd4:	stmib	r4, {r3, r5, r6, r7, r9, sl, ip, sp, lr}^
    9bd8:			; <UNDEFINED> instruction: 0x46308912
    9bdc:	svc	0x0006f7f8
    9be0:	ldrsbvc	pc, [r0, #-133]!	; 0xffffff7b	; <UNPREDICTABLE>
    9be4:	cfldr32vc	mvfx15, [r0], {5}
    9be8:	andsle	r4, r1, r7, ror #10
    9bec:			; <UNDEFINED> instruction: 0x0112e9d4
    9bf0:	movwcs	lr, #10711	; 0x29d7
    9bf4:	svclt	0x00084299
    9bf8:			; <UNDEFINED> instruction: 0xd1064290
    9bfc:	ldmib	r7, {r0, r2, r3, r5, sp, lr, pc}^
    9c00:	addmi	r2, fp, #134217728	; 0x8000000
    9c04:	addmi	fp, r2, #8, 30
    9c08:	ldcvs	0, cr13, [pc, #-156]!	; 9b74 <ntfs_check_empty_dir@plt+0x6b2c>
    9c0c:	mvnsle	r4, r7, ror #10
    9c10:	ldrdvc	pc, [r8, #133]	; 0x85
    9c14:	adcsvc	pc, ip, #20971520	; 0x1400000
    9c18:	mulsle	r1, r7, r2
    9c1c:			; <UNDEFINED> instruction: 0x0112e9d4
    9c20:	ldmdbhi	r2, {r0, r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    9c24:	svclt	0x00084549
    9c28:	tstle	r6, r0, asr #10
    9c2c:	ldmib	r7, {r0, r1, r2, r4, r5, sp, lr, pc}^
    9c30:	strmi	r8, [r9, #2322]	; 0x912
    9c34:	strmi	fp, [r0, #3848]	; 0xf08
    9c38:	ldcvs	0, cr13, [pc, #-196]!	; 9b7c <ntfs_check_empty_dir@plt+0x6b34>
    9c3c:			; <UNDEFINED> instruction: 0xd1f64297
    9c40:	ldrdcc	pc, [ip, #133]	; 0x85
    9c44:	stmib	r4, {r4, r5, r9, sl, lr}^
    9c48:	ldrvs	r2, [ip, #-788]	; 0xfffffcec
    9c4c:	bicmi	pc, ip, r5, asr #17
    9c50:	pop	{r0, r1, ip, sp, pc}
    9c54:			; <UNDEFINED> instruction: 0xf7f843f0
    9c58:	ldmdbvs	fp!, {r0, r4, r9, sl, fp, ip, sp, pc}
    9c5c:	ldreq	pc, [r4, #-263]	; 0xfffffef9
    9c60:	movwcc	r4, #5680	; 0x1630
    9c64:			; <UNDEFINED> instruction: 0xf7f8613b
    9c68:	strtmi	lr, [r8], -ip, lsl #28
    9c6c:	mrc	7, 5, APSR_nzcv, cr14, cr8, {7}
    9c70:			; <UNDEFINED> instruction: 0xf7f84630
    9c74:	movwcs	lr, #7868	; 0x1ebc
    9c78:	ldrtvs	r4, [fp], #-1584	; 0xfffff9d0
    9c7c:	mcr	7, 0, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    9c80:			; <UNDEFINED> instruction: 0xb1136cbb
    9c84:			; <UNDEFINED> instruction: 0x46386cf9
    9c88:			; <UNDEFINED> instruction: 0x46284798
    9c8c:	ldcl	7, cr15, [r8, #992]!	; 0x3e0
    9c90:			; <UNDEFINED> instruction: 0xf7f84630
    9c94:	ldmdbvs	fp!, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    9c98:	teqvs	fp, r1, lsl #22
    9c9c:			; <UNDEFINED> instruction: 0xf104b1cb
    9ca0:			; <UNDEFINED> instruction: 0xf7f80014
    9ca4:	strtmi	lr, [r0], -r0, ror #28
    9ca8:	mcr	7, 4, pc, cr2, cr8, {7}	; <UNPREDICTABLE>
    9cac:	andlt	r4, r3, r0, lsr r6
    9cb0:	mvnsmi	lr, #12386304	; 0xbd0000
    9cb4:	stcllt	7, cr15, [r2, #992]!	; 0x3e0
    9cb8:	tstcs	r1, sl, lsl #16
    9cbc:	ldmdapl	fp, {r1, r3, r9, fp, lr}
    9cc0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    9cc4:	ldmdavs	r8, {r8, fp, pc}
    9cc8:	stmda	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9ccc:	stmdbhi	r0, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    9cd0:			; <UNDEFINED> instruction: 0x4628e77f
    9cd4:	mcr	7, 2, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    9cd8:			; <UNDEFINED> instruction: 0xf7f84638
    9cdc:	ldrb	lr, [lr, sl, ror #28]
    9ce0:	andeq	r7, r1, r4, lsr #2
    9ce4:	ldrdeq	r0, [r0], -r8
    9ce8:			; <UNDEFINED> instruction: 0x000054b4
    9cec:			; <UNDEFINED> instruction: 0xf020301f
    9cf0:	ldrbmi	r0, [r0, -r7]!
    9cf4:	svcmi	0x00f8e92d
    9cf8:	strmi	r4, [r8], -r4, lsl #12
    9cfc:			; <UNDEFINED> instruction: 0x460e4693
    9d00:	svc	0x00e0f7f8
    9d04:			; <UNDEFINED> instruction: 0xf7ff4605
    9d08:	shsub8mi	pc, r1, r1	; <UNPREDICTABLE>
    9d0c:			; <UNDEFINED> instruction: 0x670ae9dd
    9d10:	ldmdbhi	r8, {r0, r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    9d14:			; <UNDEFINED> instruction: 0xf8db462a
    9d18:			; <UNDEFINED> instruction: 0xf1053010
    9d1c:	stmib	r4, {r3, r4, r8, r9, fp}^
    9d20:	vabdl.u8	q11, d3, d2
    9d24:	stmib	r4, {r0, r1, r8, r9, ip, sp}^
    9d28:	stmib	r4, {r8, fp, pc}^
    9d2c:	bl	fe81e944 <EXEC_NAME@@Base+0xfe7fd93c>
    9d30:	strmi	r0, [r2], fp, lsl #12
    9d34:	andseq	pc, r8, r4, lsl #2
    9d38:	stmda	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9d3c:	bl	1381bc <EXEC_NAME@@Base+0x1171b4>
    9d40:	pop	{r1, r3}
    9d44:	shsub8mi	r8, r2, r8
    9d48:	andeq	lr, fp, r4, lsl #22
    9d4c:			; <UNDEFINED> instruction: 0xf7f92100
    9d50:	bl	143da8 <EXEC_NAME@@Base+0x122da0>
    9d54:	pop	{r1, r3}
    9d58:	svclt	0x00008ff8
    9d5c:	mvnsmi	lr, sp, lsr #18
    9d60:	addlt	r4, r2, r8, lsl r6
    9d64:	ldrmi	r4, [r0], lr, lsl #12
    9d68:			; <UNDEFINED> instruction: 0xf7f8461f
    9d6c:			; <UNDEFINED> instruction: 0xf7ffefac
    9d70:	strbmi	pc, [r0, #-4029]	; 0xfffff043	; <UNPREDICTABLE>
    9d74:	svclt	0x008c4605
    9d78:	strcs	r2, [r1], #-1024	; 0xfffffc00
    9d7c:	svclt	0x00082e00
    9d80:	ldmdblt	ip, {sl, sp}
    9d84:	andlt	r4, r2, r8, lsr #12
    9d88:	ldrhhi	lr, [r0, #141]!	; 0x8d
    9d8c:	strcc	lr, [sl], #-2525	; 0xfffff623
    9d90:			; <UNDEFINED> instruction: 0x46304639
    9d94:	stmib	sp, {r3, r9, fp, ip, pc}^
    9d98:			; <UNDEFINED> instruction: 0xf7ff3400
    9d9c:	strtmi	pc, [r8], -fp, lsr #31
    9da0:	pop	{r1, ip, sp, pc}
    9da4:	svclt	0x000081f0
    9da8:	addlt	fp, r7, r0, lsr r5
    9dac:	movwcs	r4, #7177	; 0x1c09
    9db0:	bge	5d1dc <EXEC_NAME@@Base+0x3c1d4>
    9db4:	submi	r4, r9, #124, 8	; 0x7c000000
    9db8:	stmdavs	r5!, {r2, r5, r6, r8, fp, ip, lr}
    9dbc:			; <UNDEFINED> instruction: 0xf7ff9505
    9dc0:	bls	189634 <EXEC_NAME@@Base+0x16862c>
    9dc4:	addsmi	r6, sl, #2293760	; 0x230000
    9dc8:	andlt	sp, r7, r1, lsl #2
    9dcc:			; <UNDEFINED> instruction: 0xf7f8bd30
    9dd0:	svclt	0x0000ee50
    9dd4:	andeq	r6, r1, ip, lsr pc
    9dd8:	andeq	r0, r0, r0, asr #5
    9ddc:	svcmi	0x00f0e92d
    9de0:	stmdavs	r1, {r2, r3, r9, sl, lr}
    9de4:	cdpmi	0, 8, cr11, cr3, cr7, {4}
    9de8:	ldrmi	r4, [pc], -r5, lsl #12
    9dec:	mvnslt	r4, lr, ror r4
    9df0:			; <UNDEFINED> instruction: 0xf8d44b81
    9df4:	ldmib	r4, {r2, lr, pc}^
    9df8:	ldmpl	r3!, {r1, r8, fp, pc}^
    9dfc:	svceq	0x0027f1bc
    9e00:	vtst.8	d6, d0, d8
    9e04:	blmi	1f6a08c <EXEC_NAME@@Base+0x1f49084>
    9e08:	bl	daffc <EXEC_NAME@@Base+0xb9ff4>
    9e0c:	ldmdavs	fp, {r2, r3, r6, r7, r8, r9}^
    9e10:			; <UNDEFINED> instruction: 0xf0002b00
    9e14:	stmdbvs	r1!, {r0, r2, r4, r5, r7, pc}
    9e18:			; <UNDEFINED> instruction: 0x3c02e9cd
    9e1c:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    9e20:	andne	lr, r4, #3358720	; 0x334000
    9e24:	bmi	1d92230 <EXEC_NAME@@Base+0x1d71228>
    9e28:			; <UNDEFINED> instruction: 0xf7f8447a
    9e2c:	ldrhcs	lr, [r8, #-248]	; 0xffffff08
    9e30:			; <UNDEFINED> instruction: 0xf7f82001
    9e34:	strmi	lr, [r0], ip, lsr #26
    9e38:			; <UNDEFINED> instruction: 0xf0002800
    9e3c:	ldmib	r4, {r0, r2, r4, r7, pc}^
    9e40:	andvs	r2, r5, r2, lsl #6
    9e44:	stmibvs	r1!, {r0, r1, r2, r6, r7, r8, r9, sp, lr}
    9e48:	stmib	r8, {r5, r6, r7, r8, fp, sp, lr}^
    9e4c:	movwcs	r2, #4866	; 0x1302
    9e50:	stmib	r8, {r1, r5, r9, fp, sp, lr}^
    9e54:	tstcs	r0, fp
    9e58:	andscc	pc, r0, r8, asr #17
    9e5c:	andseq	pc, r4, r8, lsl #2
    9e60:	ldmdahi	r4, {r3, r6, r7, r8, fp, sp, lr, pc}
    9e64:	eorscs	pc, r4, r8, asr #17
    9e68:	ldcl	7, cr15, [lr, #992]	; 0x3e0
    9e6c:			; <UNDEFINED> instruction: 0x3094f8d5
    9e70:	cmple	r5, r0, lsl #22
    9e74:	blcs	6a4008 <EXEC_NAME@@Base+0x683000>
    9e78:			; <UNDEFINED> instruction: 0x4640bf1c
    9e7c:	cmple	sp, r5, lsl #2
    9e80:			; <UNDEFINED> instruction: 0xb12a686a
    9e84:	ldrbtmi	r4, [sl], #-2655	; 0xfffff5a1
    9e88:	eorscc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    9e8c:	subsle	r2, r3, r0, lsl #22
    9e90:	bvc	ffa472ac <EXEC_NAME@@Base+0xffa262a4>
    9e94:	blvc	fe4472b0 <EXEC_NAME@@Base+0xfe4262a8>
    9e98:			; <UNDEFINED> instruction: 0xf7f84650
    9e9c:			; <UNDEFINED> instruction: 0xf8d5eda8
    9ea0:			; <UNDEFINED> instruction: 0xf50591c8
    9ea4:	strmi	r7, [r9, #444]	; 0x1bc
    9ea8:	addshi	pc, r2, r0
    9eac:			; <UNDEFINED> instruction: 0x6702e9d8
    9eb0:	ldmib	r9, {r3, r6, r9, sl, lr}^
    9eb4:	addsmi	r2, pc, #1207959552	; 0x48000000
    9eb8:	addsmi	fp, r6, #8, 30
    9ebc:	rsb	sp, r2, r6, lsl #2
    9ec0:	tstcs	r2, #208, 18	; 0x340000
    9ec4:	svclt	0x000842bb
    9ec8:	ldrhle	r4, [ip], #-34	; 0xffffffde
    9ecc:	addmi	r6, r8, #0, 26
    9ed0:			; <UNDEFINED> instruction: 0xf8d9d1f6
    9ed4:			; <UNDEFINED> instruction: 0x46502054
    9ed8:	ldrsbcc	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
    9edc:	ldrbvs	r6, [sl, #-1299]	; 0xfffffaed
    9ee0:	subsls	pc, r4, r9, asr #17
    9ee4:	ldrsbcc	pc, [r4, #-133]!	; 0xffffff7b	; <UNPREDICTABLE>
    9ee8:	subsls	pc, r0, r9, asr #17
    9eec:	tstlt	r4, #200, 18	; 0x320000
    9ef0:	subshi	pc, r0, r3, asr #17
    9ef4:	cmnhi	r4, r5, asr #17	; <UNPREDICTABLE>
    9ef8:	stcl	7, cr15, [r2], {248}	; 0xf8
    9efc:	tstcs	fp, r8, asr #12
    9f00:			; <UNDEFINED> instruction: 0xff52f7ff
    9f04:	stmdavs	r2!, {r6, r8, r9, fp, lr}^
    9f08:			; <UNDEFINED> instruction: 0xf853447b
    9f0c:			; <UNDEFINED> instruction: 0x46406032
    9f10:	eoreq	pc, r8, #4, 2
    9f14:	ldrtmi	r6, [r3], -r1, lsr #18
    9f18:	pop	{r0, r1, r2, ip, sp, pc}
    9f1c:			; <UNDEFINED> instruction: 0x47184ff0
    9f20:	stmdavs	r3!, {r1, r3, r5, r6, fp, sp, lr}^
    9f24:	stmibvs	r2!, {r1, r4, r5, r8, ip, sp, pc}
    9f28:			; <UNDEFINED> instruction: 0x109cf8d5
    9f2c:	svclt	0x00184291
    9f30:	tstle	fp, r0, lsl #20
    9f34:	stmdble	lr, {r0, r1, r2, r5, r8, r9, fp, sp}
    9f38:			; <UNDEFINED> instruction: 0x21264640
    9f3c:	pop	{r0, r1, r2, ip, sp, pc}
    9f40:			; <UNDEFINED> instruction: 0xf7ff4ff0
    9f44:	blmi	c79c10 <EXEC_NAME@@Base+0xc58c08>
    9f48:			; <UNDEFINED> instruction: 0xe764447b
    9f4c:	ldmdble	r6!, {r1, r2, r3, r4, r8, r9, fp, sp}
    9f50:	tstcs	sp, r0, asr #12
    9f54:	bmi	bc3f24 <EXEC_NAME@@Base+0xba2f1c>
    9f58:			; <UNDEFINED> instruction: 0xf852447a
    9f5c:	mcrcs	0, 0, r6, cr0, cr3, {1}
    9f60:	blcs	93e310 <EXEC_NAME@@Base+0x91d308>
    9f64:			; <UNDEFINED> instruction: 0xe793d0d3
    9f68:	eorcs	r4, r1, #35840	; 0x8c00
    9f6c:	tstcs	r1, r9, lsr #16
    9f70:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    9f74:	andlt	r6, r7, fp, lsl r8
    9f78:	svcmi	0x00f0e8bd
    9f7c:	stcllt	7, cr15, [sl, #992]!	; 0x3e0
    9f80:	ldrbtmi	r4, [fp], #-2853	; 0xfffff4db
    9f84:	stclvs	7, cr14, [r2, #-284]	; 0xfffffee4
    9f88:	stfvss	f2, [r3, #-4]
    9f8c:	subne	pc, r0, r8, asr #17
    9f90:	ldrbvs	r6, [sl, #-1299]	; 0xfffffaed
    9f94:	stc	7, cr15, [ip, #-992]	; 0xfffffc20
    9f98:	ldrsbcc	pc, [r4, #-133]!	; 0xffffff7b	; <UNPREDICTABLE>
    9f9c:	subslt	pc, r0, r8, asr #17
    9fa0:			; <UNDEFINED> instruction: 0xf8c84650
    9fa4:			; <UNDEFINED> instruction: 0xf8c33054
    9fa8:			; <UNDEFINED> instruction: 0xf8c58050
    9fac:			; <UNDEFINED> instruction: 0xf7f88174
    9fb0:	blmi	6c5158 <EXEC_NAME@@Base+0x6a4150>
    9fb4:	ldrbtmi	r6, [fp], #-2146	; 0xfffff79e
    9fb8:	eorsvs	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    9fbc:	vst1.32	{d30}, [pc :128], r7
    9fc0:	vsubl.s8	q10, d7, d0
    9fc4:	sbcsmi	r4, sl, r5, lsl r2
    9fc8:			; <UNDEFINED> instruction: 0xf53f07d2
    9fcc:	sbfx	sl, fp, #30, #32
    9fd0:	ldrsbcc	pc, [r4, #-133]!	; 0xffffff7b	; <UNPREDICTABLE>
    9fd4:	stmib	r8, {r4, r6, r9, sl, lr}^
    9fd8:			; <UNDEFINED> instruction: 0xf8c3b314
    9fdc:			; <UNDEFINED> instruction: 0xf8c58050
    9fe0:			; <UNDEFINED> instruction: 0xf7f88174
    9fe4:	blmi	3c5124 <EXEC_NAME@@Base+0x3a411c>
    9fe8:	ldrbtmi	r6, [fp], #-2146	; 0xfffff79e
    9fec:	eorsvs	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    9ff0:	svclt	0x0000e78d
    9ff4:	andeq	r6, r1, r4, lsl #30
    9ff8:	ldrdeq	r0, [r0], -r8
    9ffc:	andeq	r6, r1, r0, ror r9
    a000:	andeq	r5, r0, r4, ror #6
    a004:	strdeq	r6, [r1], -r2
    a008:	andeq	r6, r1, r0, ror r8
    a00c:	andeq	r5, r0, r0, asr #4
    a010:	andeq	r6, r1, r0, lsr #16
    a014:	andeq	r5, r0, r6, asr r2
    a018:	andeq	r5, r0, r6, lsl #4
    a01c:	andeq	r6, r1, r2, asr #15
    a020:	andeq	r6, r1, lr, lsl #15
    a024:	push	{r2, r5, r8, r9, fp, lr}
    a028:	ssub8mi	r4, r4, r0
    a02c:	ldrbtmi	r4, [fp], #-2595	; 0xfffff5dd
    a030:	addslt	r6, r1, r5, lsr #19
    a034:	strmi	r4, [pc], -r0, lsl #13
    a038:			; <UNDEFINED> instruction: 0xf104589e
    a03c:			; <UNDEFINED> instruction: 0xf8d40b20
    a040:	ldmdavs	r3!, {r3, ip, pc}
    a044:	stmdblt	r5, {r0, r1, r2, r3, r8, r9, ip, pc}
    a048:			; <UNDEFINED> instruction: 0xf01946ab
    a04c:			; <UNDEFINED> instruction: 0xf8d80f10
    a050:	andle	sl, r3, r0
    a054:	ldrsbtcc	pc, [r8], sl	; <UNPREDICTABLE>
    a058:	strle	r0, [r6, #-1307]!	; 0xfffffae5
    a05c:	tstcs	r0, r6, lsl #22
    a060:	ldrmi	r2, [r8], -r0, lsr #4
    a064:	mcr	7, 4, pc, cr8, cr8, {7}	; <UNPREDICTABLE>
    a068:			; <UNDEFINED> instruction: 0xa090f8da
    a06c:	ldmib	r4, {r0, r1, r9, sl, lr}^
    a070:	stmib	sp, {r8}^
    a074:			; <UNDEFINED> instruction: 0xf1ba010a
    a078:	andsle	r0, r1, r0, lsl #30
    a07c:	ldrtmi	r6, [r9], -r2, ror #19
    a080:	strbmi	r9, [r0], -r3, lsl #10
    a084:	blls	847c0 <EXEC_NAME@@Base+0x637b8>
    a088:	andls	r9, r4, #0, 6
    a08c:	movwcs	lr, #14804	; 0x39d4
    a090:	bls	3dbfd8 <EXEC_NAME@@Base+0x3bafd0>
    a094:	addsmi	r6, sl, #3342336	; 0x330000
    a098:	andslt	sp, r1, ip, lsl #2
    a09c:	svchi	0x00f0e8bd
    a0a0:			; <UNDEFINED> instruction: 0x21264640
    a0a4:	mcr2	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    a0a8:			; <UNDEFINED> instruction: 0x4640e7f3
    a0ac:			; <UNDEFINED> instruction: 0xf7ff2119
    a0b0:			; <UNDEFINED> instruction: 0xe7eefe7b
    a0b4:	ldcl	7, cr15, [ip], {248}	; 0xf8
    a0b8:	andeq	r6, r1, r2, asr #25
    a0bc:	andeq	r0, r0, r0, asr #5
    a0c0:			; <UNDEFINED> instruction: 0xf8d36803
    a0c4:	smlalbblt	r3, fp, ip, r0
    a0c8:	addlt	fp, r3, r0, lsr r5
    a0cc:	strmi	lr, [r0, #-2514]	; 0xfffff62e
    a0d0:	stmib	sp, {r1, r4, r7, fp, sp, lr}^
    a0d4:	ldrmi	r4, [r8, r0, lsl #10]
    a0d8:	ldclt	0, cr11, [r0, #-12]!
    a0dc:			; <UNDEFINED> instruction: 0xf7ff2126
    a0e0:	svclt	0x0000be63
    a0e4:	ldrblt	r4, [r0, #2842]!	; 0xb1a
    a0e8:	cfldrsmi	mvf4, [sl], {123}	; 0x7b
    a0ec:	stmdavs	r7, {r0, r2, r3, r7, ip, sp, pc}
    a0f0:			; <UNDEFINED> instruction: 0xf8d7591c
    a0f4:	stmdavs	r3!, {r7, sp, lr}
    a0f8:	tstlt	r6, #738197504	; 0x2c000000
    a0fc:	ldrdgt	pc, [r4], r7	; <UNPREDICTABLE>
    a100:	ldmdavs	r7, {r0, r2, r9, sl, lr}
    a104:			; <UNDEFINED> instruction: 0xf1bc2000
    a108:	andls	r0, r4, fp, lsl #30
    a10c:	andeq	lr, r5, sp, asr #19
    a110:	ldmvs	r3, {r3, r7, r8, r9, sl, fp, ip, sp, pc}
    a114:	andvc	lr, r2, sp, asr #19
    a118:	andeq	lr, r7, sp, asr #19
    a11c:	svclt	0x008a9009
    a120:	andseq	pc, r0, r2, lsl #2
    a124:	andeq	pc, r8, r2, lsl #2
    a128:	ldmdavs	r3, {r0, r1, r3, r5, r7, r8, r9, sp, lr}^
    a12c:	strtmi	r4, [r8], -r2, lsl #12
    a130:	strls	sl, [r0, #-3330]	; 0xfffff2fe
    a134:	bls	2dbffc <EXEC_NAME@@Base+0x2baff4>
    a138:	addsmi	r6, sl, #2293760	; 0x230000
    a13c:	andlt	sp, sp, r5, lsl #2
    a140:	strdcs	fp, [r6, -r0]!
    a144:	mrc2	7, 1, pc, cr0, cr15, {7}
    a148:			; <UNDEFINED> instruction: 0xf7f8e7f5
    a14c:	svclt	0x0000ec92
    a150:	andeq	r6, r1, r8, lsl #24
    a154:	andeq	r0, r0, r0, asr #5
    a158:	svcvs	0x00db6803
    a15c:	ldmdavs	r2, {r0, r1, r3, r8, ip, sp, pc}
    a160:			; <UNDEFINED> instruction: 0x21264718
    a164:	mcrlt	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    a168:	ldrbmi	lr, [r0, sp, lsr #18]!
    a16c:	ldcmi	6, cr4, [ip], {128}	; 0x80
    a170:	ldcmi	6, cr4, [ip, #-548]	; 0xfffffddc
    a174:	ldrbtmi	fp, [ip], #-148	; 0xffffff6c
    a178:	ldrdeq	lr, [r0, -r2]
    a17c:	beq	a465b8 <EXEC_NAME@@Base+0xa255b0>
    a180:	stmdbpl	r5!, {r0, r1, r2, r3, r4, r9, sl, lr}^
    a184:	stmib	sp, {r0, r1, r5, r9, sl, lr}^
    a188:	cps	#6
    a18c:	ldmib	r2, {r4}^
    a190:	ldrbmi	r2, [r1], -r2, lsl #6
    a194:	stmib	sp, {r1, r2, r3, r5, fp, sp, lr}^
    a198:	movwcs	r2, #776	; 0x308
    a19c:	stmib	sp, {r0, r1, r4, r9, sl, ip, pc}^
    a1a0:	stmib	sp, {r1, r8, r9, ip, sp}^
    a1a4:			; <UNDEFINED> instruction: 0xf7ff3304
    a1a8:			; <UNDEFINED> instruction: 0xf8d8fbcf
    a1ac:			; <UNDEFINED> instruction: 0xf8d33000
    a1b0:	cmnlt	lr, r8, lsl #1
    a1b4:	strls	sl, [r0, -r2, lsl #24]
    a1b8:			; <UNDEFINED> instruction: 0x46494653
    a1bc:	strbmi	r4, [r0], -r2, lsr #12
    a1c0:	bls	4dc088 <EXEC_NAME@@Base+0x4bb080>
    a1c4:	addsmi	r6, sl, #2818048	; 0x2b0000
    a1c8:	andslt	sp, r4, r7, lsl #2
    a1cc:			; <UNDEFINED> instruction: 0x87f0e8bd
    a1d0:			; <UNDEFINED> instruction: 0x21264640
    a1d4:	stc2l	7, cr15, [r8, #1020]!	; 0x3fc
    a1d8:			; <UNDEFINED> instruction: 0xf7f8e7f3
    a1dc:	svclt	0x0000ec4a
    a1e0:	andeq	r6, r1, sl, ror fp
    a1e4:	andeq	r0, r0, r0, asr #5
    a1e8:	ldr	r2, [sp, r1, lsl #6]!
    a1ec:	ldr	r2, [fp, r0, lsl #6]!
    a1f0:	push	{r0, r1, r3, r4, r8, r9, fp, lr}
    a1f4:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    a1f8:	addslt	r4, r3, sl, lsl ip
    a1fc:	stmdbhi	r0, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    a200:	bleq	84663c <EXEC_NAME@@Base+0x825634>
    a204:	strbtmi	r4, [sl], r6, lsl #12
    a208:			; <UNDEFINED> instruction: 0x460f591d
    a20c:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    a210:	andseq	pc, r0, r2, lsl #2
    a214:	stmdbhi	r2, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    a218:	stmdavs	fp!, {r0, r3, r4, r6, r9, sl, lr}
    a21c:			; <UNDEFINED> instruction: 0xf8ca2400
    a220:	stmib	sp, {r2, lr}^
    a224:	strls	r8, [r0], #-2310	; 0xfffff6fa
    a228:	stmib	sl, {r0, r4, r8, r9, ip, pc}^
    a22c:			; <UNDEFINED> instruction: 0xf7ff4402
    a230:	ldmdavs	r3!, {r0, r1, r3, r7, r8, r9, fp, ip, sp, lr, pc}
    a234:	ldrdmi	pc, [r4], r3
    a238:			; <UNDEFINED> instruction: 0x465bb15c
    a23c:			; <UNDEFINED> instruction: 0x46394652
    a240:			; <UNDEFINED> instruction: 0x47a04630
    a244:	stmdavs	fp!, {r0, r4, r9, fp, ip, pc}
    a248:			; <UNDEFINED> instruction: 0xd107429a
    a24c:	pop	{r0, r1, r4, ip, sp, pc}
    a250:	shsub8mi	r8, r0, r0
    a254:			; <UNDEFINED> instruction: 0xf7ff2126
    a258:	ldrb	pc, [r3, r7, lsr #27]!	; <UNPREDICTABLE>
    a25c:	stc	7, cr15, [r8], {248}	; 0xf8
    a260:	strdeq	r6, [r1], -sl
    a264:	andeq	r0, r0, r0, asr #5
    a268:	mvnsmi	lr, sp, lsr #18
    a26c:	ldcmi	0, cr11, [r6], {138}	; 0x8a
    a270:	ldcmi	6, cr4, [r6, #-28]	; 0xffffffe4
    a274:	ldrbtmi	r4, [ip], #-1643	; 0xfffff995
    a278:			; <UNDEFINED> instruction: 0x46184616
    a27c:	stmdbpl	r5!, {r5, r9, sp}^
    a280:	smlabbcs	r0, r8, r6, r4
    a284:	strls	r6, [r9], #-2092	; 0xfffff7d4
    a288:	ldcl	7, cr15, [r6, #-992]!	; 0xfffffc20
    a28c:	ldrdcs	lr, [r0, -r6]
    a290:	andls	r9, r1, #4, 4	; 0x40000000
    a294:	strmi	r9, [r3], -r5, lsl #2
    a298:	mcrvs	8, 2, r6, cr4, cr8, {1}
    a29c:	ldmvs	r2!, {r2, r5, r6, r8, ip, sp, pc}
    a2a0:	ldrtmi	r4, [r8], -r1, asr #12
    a2a4:	andeq	pc, r1, #2
    a2a8:	bls	25c130 <EXEC_NAME@@Base+0x23b128>
    a2ac:	addsmi	r6, sl, #2818048	; 0x2b0000
    a2b0:	andlt	sp, sl, r7, lsl #2
    a2b4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a2b8:			; <UNDEFINED> instruction: 0x21264638
    a2bc:	ldc2l	7, cr15, [r4, #-1020]!	; 0xfffffc04
    a2c0:			; <UNDEFINED> instruction: 0xf7f8e7f3
    a2c4:	svclt	0x0000ebd6
    a2c8:	andeq	r6, r1, sl, ror sl
    a2cc:	andeq	r0, r0, r0, asr #5
    a2d0:	ldrblt	r4, [r0, #2834]!	; 0xb12
    a2d4:	cfldrsmi	mvf4, [r2, #-492]	; 0xfffffe14
    a2d8:	stmdavs	r6, {r0, r1, r3, r7, ip, sp, pc}
    a2dc:	ldmdbpl	sp, {sl, sp}^
    a2e0:	strls	r6, [r3], #-3639	; 0xfffff1c9
    a2e4:	strls	r6, [r2], #-2094	; 0xfffff7d2
    a2e8:	strls	r9, [r9], -r6, lsl #8
    a2ec:	strls	r6, [r7], #-2198	; 0xfffff76a
    a2f0:	ldmib	r2, {r9, sl, ip, pc}^
    a2f4:	strls	r6, [r4], -r0, lsl #4
    a2f8:	andls	r9, r5, #1048576	; 0x100000
    a2fc:			; <UNDEFINED> instruction: 0x466ab13f
    a300:	bls	25c1e8 <EXEC_NAME@@Base+0x23b1e0>
    a304:	addsmi	r6, sl, #2818048	; 0x2b0000
    a308:	andlt	sp, fp, r5, lsl #2
    a30c:			; <UNDEFINED> instruction: 0x4639bdf0
    a310:	stc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
    a314:			; <UNDEFINED> instruction: 0xf7f8e7f5
    a318:	svclt	0x0000ebac
    a31c:	andeq	r6, r1, ip, lsl sl
    a320:	andeq	r0, r0, r0, asr #5
    a324:	push	{r0, r3, r4, r8, r9, fp, lr}
    a328:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    a32c:	addlt	r4, pc, r8, lsl sp	; <UNPREDICTABLE>
    a330:	strmi	sl, [r6], -r4, lsl #30
    a334:	pkhbtmi	r4, r8, r4, lsl #12
    a338:	eorcs	r5, r0, #1523712	; 0x174000
    a33c:	ldrtmi	r2, [r8], -r0, lsl #2
    a340:	movwls	r6, #55339	; 0xd82b
    a344:	ldc	7, cr15, [r8, #-992]	; 0xfffffc20
    a348:	ldmib	r4, {r0, r4, r5, fp, sp, lr}^
    a34c:			; <UNDEFINED> instruction: 0xf8d13200
    a350:	movwls	r9, #32860	; 0x805c
    a354:	andls	r9, r9, #335544320	; 0x14000000
    a358:	svceq	0x0000f1b9
    a35c:	ldmib	r4, {r0, r1, r2, r3, ip, lr, pc}^
    a360:	strbmi	sl, [r1], -r2, lsl #22
    a364:	ldrtmi	r9, [r0], -r2, lsl #14
    a368:	stmib	sp, {r1, r5, r8, fp, sp, lr}^
    a36c:	strbmi	sl, [r8, r0, lsl #22]
    a370:	stmdavs	fp!, {r0, r2, r3, r9, fp, ip, pc}
    a374:			; <UNDEFINED> instruction: 0xd107429a
    a378:	pop	{r0, r1, r2, r3, ip, sp, pc}
    a37c:	shsub8mi	r8, r0, r0
    a380:			; <UNDEFINED> instruction: 0xf7ff2126
    a384:			; <UNDEFINED> instruction: 0xe7f3fd11
    a388:	bl	1cc8370 <EXEC_NAME@@Base+0x1ca7368>
    a38c:	andeq	r6, r1, r6, asr #19
    a390:	andeq	r0, r0, r0, asr #5
    a394:	ldrbmi	lr, [r0, sp, lsr #18]!
    a398:	svcmi	0x00a5b08e
    a39c:	blmi	fe95bda4 <EXEC_NAME@@Base+0xfe93ad9c>
    a3a0:	ldrbtmi	r4, [pc], #-1557	; a3a8 <ntfs_check_empty_dir@plt+0x7360>
    a3a4:	blvs	ff0243bc <EXEC_NAME@@Base+0xff0033b4>
    a3a8:	andls	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    a3ac:	ldrdcc	pc, [r0], -r9
    a3b0:			; <UNDEFINED> instruction: 0xf001930d
    a3b4:	stmdavs	r3!, {r0, r1, r2, r3, r5, sl, fp, ip, sp, lr, pc}
    a3b8:	blcs	1bbd8 <nf_ns_user_prefix@@Base+0xd250>
    a3bc:	sbchi	pc, r0, r0, asr #32
    a3c0:	andcc	lr, r0, #3489792	; 0x354000
    a3c4:	stmib	r4, {r1, r2, r8, r9, fp, sp}^
    a3c8:	vhsub.s8	d19, d0, d24
    a3cc:	bcs	16a848 <EXEC_NAME@@Base+0x149840>
    a3d0:	blcs	1fa238 <EXEC_NAME@@Base+0x1d9230>
    a3d4:	rscshi	pc, fp, r0
    a3d8:	ldrdcs	pc, [r8], r4	; <UNPREDICTABLE>
    a3dc:	tstlt	sl, fp, ror #17
    a3e0:	andeq	pc, r1, #3
    a3e4:	adccs	pc, r8, r4, asr #17
    a3e8:			; <UNDEFINED> instruction: 0xf8d468aa
    a3ec:	addmi	r1, sl, #176	; 0xb0
    a3f0:			; <UNDEFINED> instruction: 0xf8c4bf38
    a3f4:			; <UNDEFINED> instruction: 0x065820b0
    a3f8:			; <UNDEFINED> instruction: 0xf8d4bf42
    a3fc:			; <UNDEFINED> instruction: 0xf04220b4
    a400:			; <UNDEFINED> instruction: 0xf8c40240
    a404:	tsteq	r9, #180	; 0xb4
    a408:			; <UNDEFINED> instruction: 0xf8d4bf42
    a40c:	vst4.32	{d18-d21}, [r2 :256], r4
    a410:			; <UNDEFINED> instruction: 0xf8c42280
    a414:			; <UNDEFINED> instruction: 0x069a20b4
    a418:			; <UNDEFINED> instruction: 0xf8d4bf42
    a41c:			; <UNDEFINED> instruction: 0xf04220b4
    a420:			; <UNDEFINED> instruction: 0xf8c40220
    a424:	ldreq	r2, [fp, #-180]	; 0xffffff4c
    a428:			; <UNDEFINED> instruction: 0xf5b6d472
    a42c:	svclt	0x00285f00
    a430:	strpl	pc, [r0], r6, lsr #11
    a434:			; <UNDEFINED> instruction: 0xf8d4d378
    a438:	andcs	r3, r1, #172	; 0xac
    a43c:	addscs	pc, r4, r4, asr #17
    a440:	stmiavs	r3!, {r0, r1, r4, r5, r7, r9, lr}
    a444:			; <UNDEFINED> instruction: 0xf8c4bf88
    a448:			; <UNDEFINED> instruction: 0xb12360ac
    a44c:	lsleq	pc, r4, #2	; <UNPREDICTABLE>
    a450:			; <UNDEFINED> instruction: 0x0098f8d4
    a454:	stmdavs	r9!, {r3, r4, r7, r8, r9, sl, lr}
    a458:	andcs	r2, r0, #7
    a45c:	addmi	r9, r1, #3
    a460:	andcs	lr, r4, #3358720	; 0x334000
    a464:	andcs	lr, r6, #3358720	; 0x334000
    a468:			; <UNDEFINED> instruction: 0xf8d49208
    a46c:	stmdble	r9, {r3, r4, r5, r7, ip, sp}^
    a470:			; <UNDEFINED> instruction: 0xf04f051e
    a474:	andls	r0, r4, #536870913	; 0x20000001
    a478:			; <UNDEFINED> instruction: 0xf44fbf44
    a47c:	andls	r6, r6, #0, 4
    a480:	strle	r0, [r3, #-1624]	; 0xfffff9a8
    a484:			; <UNDEFINED> instruction: 0xf0429a06
    a488:	andls	r0, r6, #64, 4
    a48c:	svclt	0x0042035a
    a490:	vst1.8	{d25-d26}, [r2], r6
    a494:	andls	r2, r6, #0, 4
    a498:	ldrdcs	pc, [r8], r4	; <UNPREDICTABLE>
    a49c:	bls	1b690c <EXEC_NAME@@Base+0x195904>
    a4a0:	andeq	pc, r1, #66	; 0x42
    a4a4:			; <UNDEFINED> instruction: 0xf8d49206
    a4a8:	teqlt	r2, r4, lsl #1
    a4ac:	ldrdcs	pc, [r8], r4
    a4b0:	bls	1b6920 <EXEC_NAME@@Base+0x195918>
    a4b4:	andeq	pc, r2, #66	; 0x42
    a4b8:	ldreq	r9, [fp], r6, lsl #4
    a4bc:	ldrdcs	lr, [fp, -r4]!
    a4c0:	blls	1ba1d0 <EXEC_NAME@@Base+0x1991c8>
    a4c4:	nopeq	{67}	; 0x43
    a4c8:	stmdavs	r3!, {r1, r2, r8, r9, ip, pc}
    a4cc:	andls	r9, r8, #1073741825	; 0x40000001
    a4d0:	cmple	r7, r0, lsl #22
    a4d4:	strbmi	r6, [r0], -r9, ror #16
    a4d8:	bge	2530e8 <EXEC_NAME@@Base+0x2320e0>
    a4dc:			; <UNDEFINED> instruction: 0xf04f2905
    a4e0:	svclt	0x00340100
    a4e4:	ldrcs	r2, [r8], #-1032	; 0xfffffbf8
    a4e8:	cfstrsge	mvf9, [r3], {12}
    a4ec:			; <UNDEFINED> instruction: 0xf7ff940b
    a4f0:	bls	388f04 <EXEC_NAME@@Base+0x367efc>
    a4f4:	ldrdcc	pc, [r0], -r9
    a4f8:			; <UNDEFINED> instruction: 0xf040429a
    a4fc:	mullt	lr, r7, r0
    a500:			; <UNDEFINED> instruction: 0x87f0e8bd
    a504:			; <UNDEFINED> instruction: 0xf000686a
    a508:	stmib	sp, {r0, r1, r7, pc}^
    a50c:	strb	r1, [r3, r3, lsl #4]
    a510:	ldrsbtcc	pc, [r4], r4	; <UNPREDICTABLE>
    a514:	svcpl	0x0000f5b6
    a518:			; <UNDEFINED> instruction: 0xf5a6bf28
    a51c:	vst1.32	{d21-d23}, [r3], r0
    a520:			; <UNDEFINED> instruction: 0xf8c46300
    a524:	addle	r3, r6, #180	; 0xb4
    a528:	ldrtmi	r4, [r3], -r3, asr #16
    a52c:	tstcs	r1, r3, asr #20
    a530:	strpl	pc, [r0], pc, asr #8
    a534:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
    a538:			; <UNDEFINED> instruction: 0xf7f86800
    a53c:			; <UNDEFINED> instruction: 0xe77aec30
    a540:	tstcs	r1, sp, lsr sl
    a544:	stmdavs	fp!, {r3, r5, r6, fp, sp, lr}
    a548:	andge	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    a54c:			; <UNDEFINED> instruction: 0xf8da4a3c
    a550:	ldrbtmi	ip, [sl], #-0
    a554:	strbtmi	r9, [r0], -r0
    a558:	stc	7, cr15, [r0], #-992	; 0xfffffc20
    a55c:	blcs	1e4610 <EXEC_NAME@@Base+0x1c3608>
    a560:	stmdavs	sl!, {r0, r1, r3, r4, r5, fp, ip, lr, pc}^
    a564:	stmib	r4, {r0, r1, r2, r3, r5, ip, lr, pc}^
    a568:			; <UNDEFINED> instruction: 0xf8da3228
    a56c:	mrscs	r0, (UNDEF: 1)
    a570:	bmi	d2ed78 <EXEC_NAME@@Base+0xd0dd70>
    a574:			; <UNDEFINED> instruction: 0xf7f8447a
    a578:			; <UNDEFINED> instruction: 0x4640ec12
    a57c:			; <UNDEFINED> instruction: 0xf7ff2147
    a580:			; <UNDEFINED> instruction: 0xe7b6fc13
    a584:	tstcs	r1, ip, lsr #20
    a588:	ldrdcc	lr, [r3], -sp
    a58c:	bmi	ba0884 <EXEC_NAME@@Base+0xb7f87c>
    a590:	ldrbtmi	r9, [sl], #-0
    a594:			; <UNDEFINED> instruction: 0xf7f86820
    a598:	bmi	b455a8 <EXEC_NAME@@Base+0xb245a0>
    a59c:	tstcs	r1, r6, lsl #22
    a5a0:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    a5a4:	bl	ffec858c <EXEC_NAME@@Base+0xffea7584>
    a5a8:	blls	15ce54 <EXEC_NAME@@Base+0x13be4c>
    a5ac:	stmdavs	r0!, {r0, r8, sp}
    a5b0:			; <UNDEFINED> instruction: 0xf7f8447a
    a5b4:	bmi	a0558c <EXEC_NAME@@Base+0x9e4584>
    a5b8:	tstcs	r1, r0, lsr #16
    a5bc:	ldrbtmi	r9, [sl], #-2824	; 0xfffff4f8
    a5c0:	bl	ffb485a8 <EXEC_NAME@@Base+0xffb275a0>
    a5c4:	bcs	1843e4 <EXEC_NAME@@Base+0x1633dc>
    a5c8:	stmib	r4, {r0, r1, r2, fp, ip, lr, pc}^
    a5cc:	movwcs	r3, #552	; 0x228
    a5d0:	adccc	pc, r8, r4, asr #17
    a5d4:	adcscc	pc, r0, r4, asr #17
    a5d8:	bmi	80427c <EXEC_NAME@@Base+0x7e3274>
    a5dc:	stmiavs	fp!, {r0, r8, sp}^
    a5e0:			; <UNDEFINED> instruction: 0xf8da447a
    a5e4:			; <UNDEFINED> instruction: 0xf7f80000
    a5e8:	bmi	745558 <EXEC_NAME@@Base+0x724550>
    a5ec:	smlatbcs	r1, fp, r8, r6
    a5f0:			; <UNDEFINED> instruction: 0xf8da447a
    a5f4:			; <UNDEFINED> instruction: 0xf7f80000
    a5f8:	ldmib	r5, {r1, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
    a5fc:	blcs	196e04 <EXEC_NAME@@Base+0x175dfc>
    a600:	eorcc	lr, r8, #196, 18	; 0x310000
    a604:	mcrge	6, 7, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    a608:			; <UNDEFINED> instruction: 0xf857490b
    a60c:	str	sl, [ip, r1]!
    a610:			; <UNDEFINED> instruction: 0xf63f2a11
    a614:	bcs	2f62d0 <EXEC_NAME@@Base+0x2d52c8>
    a618:	svcge	0x0077f67f
    a61c:			; <UNDEFINED> instruction: 0xf04f0659
    a620:	andls	r0, r4, #12, 4	; 0xc0000000
    a624:	subcs	fp, r0, #68, 30	; 0x110
    a628:	str	r9, [pc, -r6, lsl #4]!
    a62c:	b	848614 <EXEC_NAME@@Base+0x82760c>
    a630:	andeq	r6, r1, lr, asr #18
    a634:	andeq	r0, r0, r0, asr #5
    a638:	ldrdeq	r0, [r0], -r8
    a63c:	andeq	r4, r0, sl, lsl sp
    a640:	muleq	r0, sl, ip
    a644:			; <UNDEFINED> instruction: 0x00004cb0
    a648:	andeq	r4, r0, sl, ror #25
    a64c:	andeq	r4, r0, sl, ror #25
    a650:	strdeq	r4, [r0], -r0
    a654:	strdeq	r4, [r0], -lr
    a658:	andeq	r4, r0, ip, lsl ip
    a65c:	andeq	r4, r0, ip, lsl ip
    a660:	push	{r0, r1, r3, r4, r8, r9, fp, lr}
    a664:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    a668:	addlt	r4, sl, sl, lsl ip
    a66c:			; <UNDEFINED> instruction: 0x46064615
    a670:	eorcs	r4, r0, #232, 12	; 0xe800000
    a674:			; <UNDEFINED> instruction: 0x460f591c
    a678:	tstcs	r0, r0, asr #12
    a67c:	movwls	r6, #38947	; 0x9823
    a680:	bl	1ec8668 <EXEC_NAME@@Base+0x1ea7660>
    a684:			; <UNDEFINED> instruction: 0xf04f6831
    a688:	ldmib	r5, {r2, sl, fp}^
    a68c:			; <UNDEFINED> instruction: 0xf88d0200
    a690:			; <UNDEFINED> instruction: 0xf8d1c00c
    a694:	andls	r3, r5, #164	; 0xa4
    a698:	andls	r2, r4, r6, lsl #22
    a69c:	svclt	0x00849001
    a6a0:	movwcs	lr, #18901	; 0x49d5
    a6a4:	movwcs	lr, #27085	; 0x69cd
    a6a8:	cmplt	r3, fp, asr #25
    a6ac:	ldrtmi	r4, [r9], -r2, asr #12
    a6b0:			; <UNDEFINED> instruction: 0x47984630
    a6b4:	stmdavs	r3!, {r0, r3, r9, fp, ip, pc}
    a6b8:			; <UNDEFINED> instruction: 0xd107429a
    a6bc:	pop	{r1, r3, ip, sp, pc}
    a6c0:			; <UNDEFINED> instruction: 0x463081f0
    a6c4:			; <UNDEFINED> instruction: 0xf7ff2126
    a6c8:	ldrb	pc, [r3, pc, ror #22]!	; <UNPREDICTABLE>
    a6cc:	ldmib	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a6d0:	andeq	r6, r1, sl, lsl #13
    a6d4:	andeq	r0, r0, r0, asr #5
    a6d8:	svcvs	0x009b6803
    a6dc:	ldrmi	fp, [r8, -r3, lsl #2]
    a6e0:			; <UNDEFINED> instruction: 0xf7ff2126
    a6e4:	svclt	0x0000bb61
    a6e8:	svcvs	0x005b6803
    a6ec:	ldmdavs	r2, {r0, r1, r3, r8, ip, sp, pc}
    a6f0:			; <UNDEFINED> instruction: 0x21264718
    a6f4:	bllt	16486f8 <EXEC_NAME@@Base+0x16276f0>
    a6f8:	ldrlt	r6, [r0], #-2051	; 0xfffff7fd
    a6fc:			; <UNDEFINED> instruction: 0xb12c6f1c
    a700:			; <UNDEFINED> instruction: 0xf85246a4
    a704:			; <UNDEFINED> instruction: 0xf85d3b08
    a708:	strbmi	r4, [r0, -r4, lsl #22]!
    a70c:			; <UNDEFINED> instruction: 0xf85d2126
    a710:			; <UNDEFINED> instruction: 0xf7ff4b04
    a714:	svclt	0x0000bb49
    a718:	mvnsmi	lr, sp, lsr #18
    a71c:	streq	pc, [r8], #-258	; 0xfffffefe
    a720:	addlt	r4, r2, r6, lsl #12
    a724:	ldrmi	r4, [r5], -r0, lsr #12
    a728:			; <UNDEFINED> instruction: 0xf7f84688
    a72c:	ldmdavs	r3!, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
    a730:	ldrdcc	r6, [r1], -pc	; <UNPREDICTABLE>
    a734:	cmplt	r7, r3, lsr #16
    a738:			; <UNDEFINED> instruction: 0x5c00e9d5
    a73c:	strbmi	r4, [r1], -r2, lsr #12
    a740:	stmib	sp, {r4, r5, r9, sl, lr}^
    a744:	ldrmi	r5, [r8, r0, lsl #24]!
    a748:	pop	{r1, ip, sp, pc}
    a74c:			; <UNDEFINED> instruction: 0x463081f0
    a750:	andlt	r2, r2, r6, lsr #2
    a754:	ldrhmi	lr, [r0, #141]!	; 0x8d
    a758:	bllt	9c875c <EXEC_NAME@@Base+0x9a7754>
    a75c:	mvnsmi	lr, sp, lsr #18
    a760:	ldcmi	0, cr11, [r6], {138}	; 0x8a
    a764:	ldcmi	6, cr4, [r6, #-28]	; 0xffffffe4
    a768:	ldrbtmi	r4, [ip], #-1643	; 0xfffff995
    a76c:			; <UNDEFINED> instruction: 0x46184616
    a770:	stmdbpl	r5!, {r5, r9, sp}^
    a774:	smlabbcs	r0, r8, r6, r4
    a778:	strls	r6, [r9], #-2092	; 0xfffff7d4
    a77c:	b	fff48764 <EXEC_NAME@@Base+0xfff2775c>
    a780:	ldrdcs	lr, [r0, -r6]
    a784:	andls	r9, r1, #4, 4	; 0x40000000
    a788:	strmi	r9, [r3], -r5, lsl #2
    a78c:	stclvs	8, cr6, [r4, #-224]	; 0xffffff20
    a790:	ldmvs	r2!, {r2, r5, r6, r8, ip, sp, pc}
    a794:	ldrtmi	r4, [r8], -r1, asr #12
    a798:	andeq	pc, r1, #2
    a79c:	bls	25c624 <EXEC_NAME@@Base+0x23b61c>
    a7a0:	addsmi	r6, sl, #2818048	; 0x2b0000
    a7a4:	andlt	sp, sl, r7, lsl #2
    a7a8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a7ac:			; <UNDEFINED> instruction: 0x21264638
    a7b0:	blx	ffec87b4 <EXEC_NAME@@Base+0xffea77ac>
    a7b4:			; <UNDEFINED> instruction: 0xf7f8e7f3
    a7b8:	svclt	0x0000e95c
    a7bc:	andeq	r6, r1, r6, lsl #11
    a7c0:	andeq	r0, r0, r0, asr #5
    a7c4:	ldrblt	r4, [r0, #2841]!	; 0xb19
    a7c8:	cfldrsmi	mvf4, [r9], {123}	; 0x7b
    a7cc:	ldmvs	r5, {r0, r1, r3, r7, ip, sp, pc}
    a7d0:	ldmdbpl	lr, {r0, r1, r2, fp, sp, lr}
    a7d4:	strls	r2, [r0, #-1024]	; 0xfffffc00
    a7d8:	ldmdavs	r5!, {r0, r1, r4, fp, sp, lr}
    a7dc:	strmi	lr, [r2], #-2509	; 0xfffff633
    a7e0:	strls	r9, [r9, #-772]	; 0xfffffcfc
    a7e4:	ldrdpl	pc, [r4], r7	; <UNPREDICTABLE>
    a7e8:	ldmdavs	r3, {r0, r8, r9, ip, pc}^
    a7ec:	stmib	sp, {r0, r1, r2, r8, sl, fp, sp}^
    a7f0:	movwls	r4, #21510	; 0x5406
    a7f4:	ldmvs	r5, {r1, r3, r8, fp, ip, lr, pc}^
    a7f8:	movwcs	lr, #18898	; 0x49d2
    a7fc:	mulmi	ip, sp, r8
    a800:	movwcs	lr, #27085	; 0x69cd
    a804:	streq	pc, [r2], #869	; 0x365
    a808:	andmi	pc, ip, sp, lsl #17
    a80c:	teqlt	fp, fp, lsr sp
    a810:	ldrmi	r4, [r8, sl, ror #12]
    a814:	ldmdavs	r3!, {r0, r3, r9, fp, ip, pc}
    a818:			; <UNDEFINED> instruction: 0xd105429a
    a81c:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
    a820:			; <UNDEFINED> instruction: 0xf7ff4619
    a824:	ldrb	pc, [r5, r1, asr #21]!	; <UNPREDICTABLE>
    a828:	stmdb	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a82c:	andeq	r6, r1, r8, lsr #10
    a830:	andeq	r0, r0, r0, asr #5
    a834:	push	{r0, r5, r8, r9, fp, lr}
    a838:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    a83c:	addlt	r4, pc, r0, lsr #26
    a840:	beq	446c7c <EXEC_NAME@@Base+0x425c74>
    a844:			; <UNDEFINED> instruction: 0x46064614
    a848:	ldmdbpl	sp, {r5, r9, sp}^
    a84c:	ldrbmi	r4, [r0], -pc, lsl #12
    a850:	stmdavs	fp!, {r8, sp}
    a854:			; <UNDEFINED> instruction: 0xf7f8930d
    a858:	ldmdavs	r0!, {r4, r7, r9, fp, sp, lr, pc}
    a85c:	andne	lr, r0, #212, 18	; 0x350000
    a860:			; <UNDEFINED> instruction: 0xf8d06963
    a864:			; <UNDEFINED> instruction: 0xf003b048
    a868:	tstls	r8, r1, lsl #6
    a86c:	movwne	lr, #22989	; 0x59cd
    a870:			; <UNDEFINED> instruction: 0xf1bb9209
    a874:	andsle	r0, r9, r0, lsl #30
    a878:	ldrdcc	pc, [r4], r0	; <UNPREDICTABLE>
    a87c:	ldmib	r4, {r0, r3, r4, r5, r9, sl, lr}^
    a880:	ldrtmi	r8, [r0], -r2, lsl #18
    a884:			; <UNDEFINED> instruction: 0xf8cd2b0b
    a888:	svclt	0x0088a008
    a88c:	eoreq	pc, r8, #4, 2
    a890:	svclt	0x00986923
    a894:	andseq	pc, r8, #4, 2
    a898:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    a89c:	bls	35c804 <EXEC_NAME@@Base+0x33b7fc>
    a8a0:	addsmi	r6, sl, #2818048	; 0x2b0000
    a8a4:	andlt	sp, pc, r7, lsl #2
    a8a8:	svchi	0x00f0e8bd
    a8ac:			; <UNDEFINED> instruction: 0x21264630
    a8b0:	blx	1ec88b4 <EXEC_NAME@@Base+0x1ea78ac>
    a8b4:			; <UNDEFINED> instruction: 0xf7f8e7f3
    a8b8:	svclt	0x0000e8dc
    a8bc:			; <UNDEFINED> instruction: 0x000164b6
    a8c0:	andeq	r0, r0, r0, asr #5
    a8c4:	push	{r1, r3, r4, r8, r9, fp, lr}
    a8c8:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    a8cc:			; <UNDEFINED> instruction: 0x460f4c19
    a8d0:	addlt	r6, lr, r1, lsl #16
    a8d4:			; <UNDEFINED> instruction: 0xf8d1591c
    a8d8:	stmdavs	r3!, {r2, r6, sp, pc}
    a8dc:			; <UNDEFINED> instruction: 0xf1ba930d
    a8e0:	andsle	r0, lr, r0, lsl #30
    a8e4:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    a8e8:			; <UNDEFINED> instruction: 0x46064615
    a8ec:	tstcs	r0, r0, lsr #4
    a8f0:			; <UNDEFINED> instruction: 0xf7f84648
    a8f4:	ldmib	r5, {r1, r6, r9, fp, sp, lr, pc}^
    a8f8:	ldrtmi	r3, [r9], -r0, lsl #4
    a8fc:	stmdavc	r2, {r0, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    a900:			; <UNDEFINED> instruction: 0xf8cd4630
    a904:	andls	r9, r9, #8
    a908:	stmdavc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    a90c:	movwls	r9, #21256	; 0x5308
    a910:	ldrbmi	r6, [r0, sl, lsr #18]
    a914:	stmdavs	r3!, {r0, r2, r3, r9, fp, ip, pc}
    a918:			; <UNDEFINED> instruction: 0xd106429a
    a91c:	pop	{r1, r2, r3, ip, sp, pc}
    a920:	strdcs	r8, [r6, -r0]!
    a924:	blx	1048928 <EXEC_NAME@@Base+0x1027920>
    a928:			; <UNDEFINED> instruction: 0xf7f8e7f4
    a92c:	svclt	0x0000e8a2
    a930:	andeq	r6, r1, r6, lsr #8
    a934:	andeq	r0, r0, r0, asr #5
    a938:	ldrlt	r6, [r0], #-2051	; 0xfffff7fd
    a93c:	teqlt	ip, ip	; <illegal shifter operand>
    a940:	ssatmi	r4, #5, r3, lsl #12
    a944:			; <UNDEFINED> instruction: 0xf85d460a
    a948:			; <UNDEFINED> instruction: 0xf8534b04
    a94c:	strbmi	r1, [r0, -r8, lsl #22]!
    a950:			; <UNDEFINED> instruction: 0xf85d2126
    a954:			; <UNDEFINED> instruction: 0xf7ff4b04
    a958:	svclt	0x0000ba27
    a95c:	mvnsmi	lr, sp, lsr #18
    a960:	streq	pc, [r8], #-258	; 0xfffffefe
    a964:	addlt	r4, r2, r5, lsl #12
    a968:	ldrmi	r4, [r7], -r0, lsr #12
    a96c:			; <UNDEFINED> instruction: 0xf7f84688
    a970:	stmdavs	fp!, {r1, r3, r5, r7, r8, fp, sp, lr, pc}
    a974:	mulcc	r1, lr, fp
    a978:	cmplt	r6, r0, lsr #8
    a97c:	strtmi	r9, [r2], -r0
    a980:			; <UNDEFINED> instruction: 0x4641683b
    a984:	ldrmi	r4, [r0, r8, lsr #12]!
    a988:	pop	{r1, ip, sp, pc}
    a98c:			; <UNDEFINED> instruction: 0x462881f0
    a990:	andlt	r2, r2, r6, lsr #2
    a994:	ldrhmi	lr, [r0, #141]!	; 0x8d
    a998:	blt	1c899c <EXEC_NAME@@Base+0x1a7994>
    a99c:	blvs	6e49b0 <EXEC_NAME@@Base+0x6c39a8>
    a9a0:	ldrmi	fp, [r8, -r3, lsl #2]
    a9a4:			; <UNDEFINED> instruction: 0xf7ff2126
    a9a8:	svclt	0x0000b9ff
    a9ac:	bvs	ff6e49c0 <EXEC_NAME@@Base+0xff6c39b8>
    a9b0:	ldrmi	fp, [r8, -r3, lsl #2]
    a9b4:			; <UNDEFINED> instruction: 0xf7ff2126
    a9b8:	svclt	0x0000b9f7
    a9bc:	ldrlt	r6, [r0], #-2051	; 0xfffff7fd
    a9c0:	ldrdmi	pc, [r4], r3	; <UNPREDICTABLE>
    a9c4:	svclt	0x00842c0b
    a9c8:	orrvs	r6, r4, #84, 16	; 0x540000
    a9cc:			; <UNDEFINED> instruction: 0xb12c6a9c
    a9d0:			; <UNDEFINED> instruction: 0xf85246a4
    a9d4:			; <UNDEFINED> instruction: 0xf85d3b08
    a9d8:	strbmi	r4, [r0, -r4, lsl #22]!
    a9dc:			; <UNDEFINED> instruction: 0xf85d2126
    a9e0:			; <UNDEFINED> instruction: 0xf7ff4b04
    a9e4:	svclt	0x0000b9e1
    a9e8:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    a9ec:			; <UNDEFINED> instruction: 0xf8d3b082
    a9f0:	stccs	0, cr4, [fp], {164}	; 0xa4
    a9f4:			; <UNDEFINED> instruction: 0xf102bf89
    a9f8:			; <UNDEFINED> instruction: 0xf1020510
    a9fc:	ldmvs	r4, {r3, r8, sl}
    aa00:	bvs	1723818 <EXEC_NAME@@Base+0x1702810>
    aa04:	ldmdavs	r6, {r2, r3, r6, r8, ip, sp, pc}^
    aa08:	ldmdavs	fp, {r0, r1, r4, r9, sl, lr}
    aa0c:	strcs	r4, [r0, #-1578]	; 0xfffff9d6
    aa10:	strvs	lr, [r0, #-2509]	; 0xfffff633
    aa14:	andlt	r4, r2, r0, lsr #15
    aa18:			; <UNDEFINED> instruction: 0x2126bd70
    aa1c:	pop	{r1, ip, sp, pc}
    aa20:			; <UNDEFINED> instruction: 0xf7ff4070
    aa24:	svclt	0x0000b9c1
    aa28:	mvnsmi	lr, sp, lsr #18
    aa2c:	ldrmi	r4, [r0], -r5, lsl #12
    aa30:			; <UNDEFINED> instruction: 0x460f4614
    aa34:	stmdb	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aa38:	blvs	17a4aec <EXEC_NAME@@Base+0x1783ae4>
    aa3c:	stmdane	r1!, {r0, ip, sp}
    aa40:			; <UNDEFINED> instruction: 0x4623b136
    aa44:			; <UNDEFINED> instruction: 0x4628463a
    aa48:	pop	{r2, r4, r5, r7, r9, sl, lr}
    aa4c:			; <UNDEFINED> instruction: 0x476041f0
    aa50:			; <UNDEFINED> instruction: 0x21264628
    aa54:	ldrhmi	lr, [r0, #141]!	; 0x8d
    aa58:	stmiblt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aa5c:	bvs	6e4a70 <EXEC_NAME@@Base+0x6c3a68>
    aa60:	ldrmi	fp, [r8, -r3, lsl #2]
    aa64:			; <UNDEFINED> instruction: 0xf7ff2126
    aa68:	svclt	0x0000b99f
    aa6c:	push	{r0, r1, r2, r5, r8, r9, fp, lr}
    aa70:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    aa74:	ldrmi	r4, [r4], -r6, lsr #26
    aa78:	adclt	r6, r7, r7, lsl #16
    aa7c:	ldmibvs	fp!, {r0, r2, r3, r4, r6, r8, fp, ip, lr}^
    aa80:	eorls	r6, r5, #2752512	; 0x2a0000
    aa84:	eorsle	r2, sl, r0, lsl #22
    aa88:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    aa8c:	strmi	r2, [r6], -r8, ror #4
    aa90:	strbmi	r4, [r0], -r9, lsl #13
    aa94:			; <UNDEFINED> instruction: 0xf7f82100
    aa98:	ldmib	r4, {r4, r5, r6, r8, fp, sp, lr, pc}^
    aa9c:	ldmib	r4, {r0, r1, r4, r8, r9, sp}^
    aaa0:			; <UNDEFINED> instruction: 0x6c61ab04
    aaa4:	andsls	r6, r0, #160, 22	; 0x28000
    aaa8:	stmib	sp, {r1, r5, r7, r9, fp, sp, lr}^
    aaac:			; <UNDEFINED> instruction: 0xf8d4ab16
    aab0:	mrsls	sl, (UNDEF: 14)
    aab4:	bvs	86f700 <EXEC_NAME@@Base+0x84e6f8>
    aab8:	stmib	sp, {r0, r1, r5, r6, r7, r8, r9, fp, sp, lr}^
    aabc:			; <UNDEFINED> instruction: 0xf01a021d
    aac0:	tstls	ip, r0, asr #32
    aac4:	tstle	lr, pc, lsl r3
    aac8:			; <UNDEFINED> instruction: 0xf02a9000
    aacc:	ldmibvs	ip!, {r6, r8, r9}^
    aad0:	strbmi	r4, [r9], -r2, asr #12
    aad4:			; <UNDEFINED> instruction: 0x47a04630
    aad8:	stmdavs	fp!, {r0, r2, r5, r9, fp, ip, pc}
    aadc:			; <UNDEFINED> instruction: 0xd112429a
    aae0:	pop	{r0, r1, r2, r5, ip, sp, pc}
    aae4:	blge	aeaac <EXEC_NAME@@Base+0x8daa4>
    aae8:	tstcs	r0, r0, lsr #4
    aaec:			; <UNDEFINED> instruction: 0xf7f84618
    aaf0:	ldmib	r4, {r2, r6, r8, fp, sp, lr, pc}^
    aaf4:	andls	r2, r6, #-2147483648	; 0x80000000
    aaf8:	tstls	r7, r3, lsl #4
    aafc:			; <UNDEFINED> instruction: 0x2126e7e4
    ab00:			; <UNDEFINED> instruction: 0xf952f7ff
    ab04:			; <UNDEFINED> instruction: 0xf7f7e7e8
    ab08:	svclt	0x0000efb4
    ab0c:	andeq	r6, r1, lr, ror r2
    ab10:	andeq	r0, r0, r0, asr #5
    ab14:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    ab18:	andcs	fp, r0, #-1073741822	; 0xc0000002
    ab1c:			; <UNDEFINED> instruction: 0x21264718
    ab20:	stmdblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ab24:	ldmdbvs	fp, {r0, r1, fp, sp, lr}
    ab28:	ldrmi	fp, [r8, -r3, lsl #2]
    ab2c:			; <UNDEFINED> instruction: 0xf7ff2126
    ab30:	svclt	0x0000b93b
    ab34:	ldrlt	r2, [r0, #-512]	; 0xfffffe00
    ab38:			; <UNDEFINED> instruction: 0x46044611
    ab3c:			; <UNDEFINED> instruction: 0xf0016bc0
    ab40:			; <UNDEFINED> instruction: 0x4620f873
    ab44:			; <UNDEFINED> instruction: 0x4010e8bd
    ab48:	svclt	0x002ef7fe
    ab4c:	ldmdbvs	fp, {r0, r1, fp, sp, lr}^
    ab50:	ldmdavs	r2, {r0, r1, r3, r8, ip, sp, pc}
    ab54:			; <UNDEFINED> instruction: 0xf7ff4718
    ab58:	svclt	0x0000bfed
    ab5c:	bmi	6dd7cc <EXEC_NAME@@Base+0x6bc7c4>
    ab60:	ldrblt	r4, [r0, #1147]!	; 0x47b
    ab64:	ldmpl	lr, {r0, r1, r2, r3, r9, sl, lr}
    ab68:	stmdavs	r9, {r0, r1, r2, r5, r7, ip, sp, pc}
    ab6c:	ldmdavs	r3!, {r0, r2, r9, sl, lr}
    ab70:	stmdblt	r1!, {r0, r2, r5, r8, r9, ip, pc}
    ab74:			; <UNDEFINED> instruction: 0xf8d36803
    ab78:	blcs	d6e10 <EXEC_NAME@@Base+0xb5e08>
    ab7c:			; <UNDEFINED> instruction: 0x466cd91e
    ab80:	strtmi	r2, [r0], -r0, lsl #5
    ab84:			; <UNDEFINED> instruction: 0xf7f82100
    ab88:			; <UNDEFINED> instruction: 0x4620e8f8
    ab8c:			; <UNDEFINED> instruction: 0xf7fe4639
    ab90:	stmdavs	pc!, {r0, r1, r2, r4, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    ab94:	movwcs	r4, #9768	; 0x2628
    ab98:	tstcs	r0, r1, lsr #20
    ab9c:	ldrdpl	pc, [r4], r7	; <UNPREDICTABLE>
    aba0:	cfstrscs	mvf9, [fp, #-140]	; 0xffffff74
    aba4:	strcs	fp, [r0], #3980	; 0xf8c
    aba8:	strtls	r2, [r4], #-1144	; 0xfffffb88
    abac:			; <UNDEFINED> instruction: 0xff24f7fe
    abb0:	ldmdavs	r3!, {r0, r2, r5, r9, fp, ip, pc}
    abb4:			; <UNDEFINED> instruction: 0xd105429a
    abb8:	ldcllt	0, cr11, [r0, #156]!	; 0x9c
    abbc:			; <UNDEFINED> instruction: 0xf7ff2102
    abc0:	udf	#24451	; 0x5f83
    abc4:	svc	0x0054f7f7
    abc8:	muleq	r1, r0, r1
    abcc:	andeq	r0, r0, r0, asr #5
    abd0:	push	{r1, r2, r3, r5, r8, r9, fp, lr}
    abd4:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    abd8:	adclt	r4, sl, sp, lsr #26
    abdc:			; <UNDEFINED> instruction: 0x46064617
    abe0:	addscs	r4, r0, #108, 12	; 0x6c00000
    abe4:	pkhtbmi	r5, r8, sp, asr #18
    abe8:	tstcs	r0, r0, lsr #12
    abec:			; <UNDEFINED> instruction: 0x9329682b
    abf0:	stmia	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    abf4:	strtmi	r4, [r0], -r1, asr #12
    abf8:	stc2l	7, cr15, [r2, #1016]!	; 0x3f8
    abfc:	blvc	e64cd0 <EXEC_NAME@@Base+0xe43cc8>
    ac00:	ldrdcc	pc, [r4], r3	; <UNPREDICTABLE>
    ac04:	ldmib	r7, {r0, r1, r3, r8, r9, fp, sp}^
    ac08:	stmdale	r1!, {r2, r8, r9, sp}
    ac0c:	stmib	sp, {r3, r6, r7, r8, r9, sl}^
    ac10:			; <UNDEFINED> instruction: 0x4630231e
    ac14:	svclt	0x0048aa25
    ac18:	strtls	r9, [r7], #-2848	; 0xfffff4e0
    ac1c:	streq	pc, [r8], #79	; 0x4f
    ac20:			; <UNDEFINED> instruction: 0xf043bf48
    ac24:	strtls	r0, [r8], #-769	; 0xfffffcff
    ac28:			; <UNDEFINED> instruction: 0x9320bf48
    ac2c:			; <UNDEFINED> instruction: 0xf04f0789
    ac30:	svclt	0x00420100
    ac34:			; <UNDEFINED> instruction: 0xf0439b20
    ac38:			; <UNDEFINED> instruction: 0x93200302
    ac3c:			; <UNDEFINED> instruction: 0xf7fe2302
    ac40:	bls	a8a7b4 <EXEC_NAME@@Base+0xa697ac>
    ac44:	addsmi	r6, sl, #2818048	; 0x2b0000
    ac48:	eorlt	sp, sl, lr, lsl r1
    ac4c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ac50:			; <UNDEFINED> instruction: 0x2320e9cd
    ac54:	ldrtmi	r0, [r0], -sl, asr #15
    ac58:	svclt	0x0048aa25
    ac5c:	strtls	r9, [r7], #-2850	; 0xfffff4de
    ac60:	ldreq	pc, [r0], #79	; 0x4f
    ac64:			; <UNDEFINED> instruction: 0xf043bf48
    ac68:	strtls	r0, [r8], #-769	; 0xfffffcff
    ac6c:			; <UNDEFINED> instruction: 0x9322bf48
    ac70:			; <UNDEFINED> instruction: 0xf04f078b
    ac74:	svclt	0x00420100
    ac78:			; <UNDEFINED> instruction: 0xf0439b22
    ac7c:			; <UNDEFINED> instruction: 0x93220302
    ac80:			; <UNDEFINED> instruction: 0xf7fe2302
    ac84:			; <UNDEFINED> instruction: 0xe7dcfeb9
    ac88:	mrc	7, 7, APSR_nzcv, cr2, cr7, {7}
    ac8c:	andeq	r6, r1, sl, lsl r1
    ac90:	andeq	r0, r0, r0, asr #5
    ac94:	mvnsmi	lr, sp, lsr #18
    ac98:	sfm	f2, 4, [sp, #-368]!	; 0xfffffe90
    ac9c:	strmi	r8, [r6], -r2, lsl #22
    aca0:			; <UNDEFINED> instruction: 0x460c4b51
    aca4:	tstcs	r0, r1, asr sp
    aca8:	mrc	4, 5, r4, cr0, cr11, {3}
    acac:	adclt	r8, r0, r0, asr #22
    acb0:	andhi	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    acb4:			; <UNDEFINED> instruction: 0xf8d8a803
    acb8:	tstls	pc, #0
    acbc:	ldmda	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    acc0:	bleq	1106344 <EXEC_NAME@@Base+0x10e533c>
    acc4:	blhi	ff04679c <EXEC_NAME@@Base+0xff025794>
    acc8:	blx	446894 <EXEC_NAME@@Base+0x42588c>
    accc:	mrc	12, 5, sp, cr5, cr7, {3}
    acd0:	vsqrt.f64	d24, d0
    acd4:	strbtle	pc, [r7], #-2576	; 0xfffff5f0	; <UNPREDICTABLE>
    acd8:	bleq	ff2467d0 <EXEC_NAME@@Base+0xff2257c8>
    acdc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ace0:	stc	3, cr9, [sp, #4]
    ace4:	strbtle	r0, [r3], #-2560	; 0xfffff600
    ace8:	bleq	10467d0 <EXEC_NAME@@Base+0x10257c8>
    acec:	blhi	10465d4 <EXEC_NAME@@Base+0x10255cc>
    acf0:	blhi	ff0467cc <EXEC_NAME@@Base+0xff0257c4>
    acf4:	blx	4468c0 <EXEC_NAME@@Base+0x4258b8>
    acf8:	cfldrs	mvf13, [pc, #360]	; ae68 <ntfs_check_empty_dir@plt+0x7e20>
    acfc:	vmov.u16	r7, d4[2]
    ad00:	vsqrt.f64	d24, d7
    ad04:	ble	158954c <EXEC_NAME@@Base+0x1568544>
    ad08:	bleq	d8638c <EXEC_NAME@@Base+0xd65384>
    ad0c:	blhi	465b4 <EXEC_NAME@@Base+0x255ac>
    ad10:	blvc	ff246908 <EXEC_NAME@@Base+0xff225900>
    ad14:	bcs	fe446578 <EXEC_NAME@@Base+0xfe425570>
    ad18:			; <UNDEFINED> instruction: 0x46306833
    ad1c:	stmdbvs	r1!, {r1, r2, r5, r7, sl, fp, sp, lr}
    ad20:	ldrdpl	pc, [r4], r3	; <UNPREDICTABLE>
    ad24:	ldrbne	r2, [r7, r2, lsl #6]!
    ad28:	strvs	lr, [sl, -sp, asr #19]
    ad2c:	stccs	13, cr6, [fp, #-152]	; 0xffffff68
    ad30:	tstls	r3, r5, lsr #20
    ad34:			; <UNDEFINED> instruction: 0xf04fbf88
    ad38:	b	13cdee0 <EXEC_NAME@@Base+0x13aced8>
    ad3c:	stmib	sp, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
    ad40:	stcvs	7, cr6, [r6, #48]!	; 0x30
    ad44:			; <UNDEFINED> instruction: 0xf04fbf98
    ad48:	stmdbvs	r1!, {r5, r6, sl, fp}^
    ad4c:			; <UNDEFINED> instruction: 0x17f79517
    ad50:	strvs	lr, [lr, -sp, asr #19]
    ad54:			; <UNDEFINED> instruction: 0x6718e9d4
    ad58:	andls	r6, r2, #58624	; 0xe500
    ad5c:	stmib	sp, {r0, r1, r3, r4, r9, fp, sp, pc}^
    ad60:	ldmib	r4, {r2, r8, r9, sl, sp, lr}^
    ad64:	tstls	r4, r6, lsl #12
    ad68:	ldrls	r2, [r0, #-256]	; 0xffffff00
    ad6c:	ldrvc	lr, [r5], -sp, asr #19
    ad70:			; <UNDEFINED> instruction: 0x670ce9d4
    ad74:	strvs	lr, [r6, -sp, asr #19]
    ad78:			; <UNDEFINED> instruction: 0x6710e9d4
    ad7c:	strvs	lr, [r8, -sp, asr #19]
    ad80:	stclvs	6, cr4, [r7, #-440]!	; 0xfffffe48
    ad84:	ldrls	r6, [sp], -r4, ror #27
    ad88:	ldrvc	lr, [r1], #-2509	; 0xfffff633
    ad8c:	rsbsgt	pc, r8, sp, asr #17
    ad90:	mrc2	7, 1, pc, cr2, cr14, {7}
    ad94:			; <UNDEFINED> instruction: 0xf8d89a1f
    ad98:	addsmi	r3, sl, #0
    ad9c:	eorlt	sp, r0, r5, lsl r1
    ada0:	blhi	c609c <EXEC_NAME@@Base+0xa5094>
    ada4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ada8:	movwcs	r2, #512	; 0x200
    adac:	movwcs	lr, #2509	; 0x9cd
    adb0:	ldr	r2, [r1, r0, lsl #4]!
    adb4:	rscsne	pc, pc, #76, 12	; 0x4c00000
    adb8:	addscc	pc, sl, #204472320	; 0xc300000
    adbc:			; <UNDEFINED> instruction: 0xf04fe7ac
    adc0:	movwcs	r3, #767	; 0x2ff
    adc4:	movwcs	lr, #2509	; 0x9cd
    adc8:			; <UNDEFINED> instruction: 0xf7f7e790
    adcc:	svclt	0x0000ee52
    add0:			; <UNDEFINED> instruction: 0xffe00000
    add4:	strdmi	pc, [pc, #255]	; aedb <ntfs_check_empty_dir@plt+0x7e93>
    add8:			; <UNDEFINED> instruction: 0xff768fa1
    addc:	svccc	0x00efffff
    ade0:	andeq	r0, r0, r0
    ade4:	bicmi	ip, sp, r5, ror #26
    ade8:	andeq	r6, r1, r8, asr #32
    adec:	andeq	r0, r0, r0, asr #5
    adf0:	bmi	41da34 <EXEC_NAME@@Base+0x3fca2c>
    adf4:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    adf8:	ldmpl	ip, {r1, r2, r7, ip, sp, pc}
    adfc:	strmi	r4, [r8], -r6, lsl #12
    ae00:	stmdavs	r3!, {r0, r2, r3, r9, sl, lr}
    ae04:			; <UNDEFINED> instruction: 0xf7f79305
    ae08:	movwcs	lr, #8030	; 0x1f5e
    ae0c:	movwcs	fp, #8464	; 0x2110
    ae10:	andls	r9, r4, r3, lsl #10
    ae14:	ldrtmi	sl, [r0], -r1, lsl #20
    ae18:			; <UNDEFINED> instruction: 0xf7fe2100
    ae1c:	bls	18a5d8 <EXEC_NAME@@Base+0x1695d0>
    ae20:	addsmi	r6, sl, #2293760	; 0x230000
    ae24:	andlt	sp, r6, r1, lsl #2
    ae28:			; <UNDEFINED> instruction: 0xf7f7bd70
    ae2c:	svclt	0x0000ee22
    ae30:	strdeq	r5, [r1], -ip
    ae34:	andeq	r0, r0, r0, asr #5
    ae38:	bmi	61da9c <EXEC_NAME@@Base+0x5fca94>
    ae3c:	ldrblt	r4, [r0, #1147]!	; 0x47b
    ae40:	ldmpl	ip, {r0, r1, r3, r7, ip, sp, pc}
    ae44:	ldmib	r1, {r9, sp}^
    ae48:	strbtmi	r6, [sp], -r4, lsl #14
    ae4c:	stmdavs	r3!, {r0, r3, r8, r9, fp, ip, sp, lr}
    ae50:	andls	r9, r3, #536870912	; 0x20000000
    ae54:	movwls	r0, #38858	; 0x97ca
    ae58:	svclt	0x0044aa05
    ae5c:	movwls	r2, #8961	; 0x2301
    ae60:			; <UNDEFINED> instruction: 0xf04f078b
    ae64:	strls	r0, [r7, #-256]	; 0xffffff00
    ae68:	ldreq	pc, [r0, #-79]	; 0xffffffb1
    ae6c:	blls	bab94 <EXEC_NAME@@Base+0x99b8c>
    ae70:	strvs	lr, [r0, -sp, asr #19]
    ae74:			; <UNDEFINED> instruction: 0xf043bf48
    ae78:	strls	r0, [r8, #-770]	; 0xfffffcfe
    ae7c:	movwls	fp, #12104	; 0x2f48
    ae80:			; <UNDEFINED> instruction: 0xf7fe2302
    ae84:	bls	28a570 <EXEC_NAME@@Base+0x269568>
    ae88:	addsmi	r6, sl, #2293760	; 0x230000
    ae8c:	andlt	sp, fp, r1, lsl #2
    ae90:			; <UNDEFINED> instruction: 0xf7f7bdf0
    ae94:	svclt	0x0000edee
    ae98:			; <UNDEFINED> instruction: 0x00015eb4
    ae9c:	andeq	r0, r0, r0, asr #5
    aea0:	ldrblt	r4, [r0, #2833]!	; 0xb11
    aea4:	cfldrsmi	mvf4, [r1, #-492]	; 0xfffffe14
    aea8:	ldmdavs	r6, {r0, r1, r3, r7, ip, sp, pc}
    aeac:	strbtmi	r2, [sl], -r0, lsl #8
    aeb0:	stmdavs	r3, {r0, r2, r3, r4, r6, r8, fp, ip, lr}
    aeb4:	stmdavs	pc!, {r9, sl, ip, pc}	; <UNPREDICTABLE>
    aeb8:	strls	r6, [r2], #-3486	; 0xfffff262
    aebc:	strls	r9, [r1], #-1801	; 0xfffff8f7
    aec0:	strmi	lr, [r3], #-2509	; 0xfffff633
    aec4:	strmi	lr, [r5], #-2509	; 0xfffff633
    aec8:	teqlt	r6, r7, lsl #8
    aecc:	bls	25cd94 <EXEC_NAME@@Base+0x23bd8c>
    aed0:	addsmi	r6, sl, #2818048	; 0x2b0000
    aed4:	andlt	sp, fp, r5, lsl #2
    aed8:			; <UNDEFINED> instruction: 0x4611bdf0
    aedc:			; <UNDEFINED> instruction: 0xffacf7ff
    aee0:			; <UNDEFINED> instruction: 0xf7f7e7f5
    aee4:	svclt	0x0000edc6
    aee8:	andeq	r5, r1, ip, asr #28
    aeec:	andeq	r0, r0, r0, asr #5
    aef0:	ldrblt	r4, [r0, #2833]!	; 0xb11
    aef4:	cfldrsmi	mvf4, [r1, #-492]	; 0xfffffe14
    aef8:	ldmdavs	r6, {r0, r1, r3, r7, ip, sp, pc}
    aefc:	strbtmi	r2, [sl], -r0, lsl #8
    af00:	stmdavs	r3, {r0, r2, r3, r4, r6, r8, fp, ip, lr}
    af04:	stmdavs	pc!, {r9, sl, ip, pc}	; <UNPREDICTABLE>
    af08:	strls	r6, [r2], #-3102	; 0xfffff3e2
    af0c:	strls	r9, [r1], #-1801	; 0xfffff8f7
    af10:	strmi	lr, [r3], #-2509	; 0xfffff633
    af14:	strmi	lr, [r5], #-2509	; 0xfffff633
    af18:	teqlt	r6, r7, lsl #8
    af1c:	bls	25cde4 <EXEC_NAME@@Base+0x23bddc>
    af20:	addsmi	r6, sl, #2818048	; 0x2b0000
    af24:	andlt	sp, fp, r5, lsl #2
    af28:			; <UNDEFINED> instruction: 0x4611bdf0
    af2c:			; <UNDEFINED> instruction: 0xff84f7ff
    af30:			; <UNDEFINED> instruction: 0xf7f7e7f5
    af34:	svclt	0x0000ed9e
    af38:	strdeq	r5, [r1], -ip
    af3c:	andeq	r0, r0, r0, asr #5
    af40:	addlt	fp, r8, r0, ror r5
    af44:	strcs	r4, [r0], -ip, lsl #24
    af48:	movwcs	r4, #11532	; 0x2d0c
    af4c:	bge	dc144 <EXEC_NAME@@Base+0xbb13c>
    af50:	stmib	sp, {r2, r5, r6, r8, fp, ip, lr}^
    af54:	ldrtmi	r1, [r1], -r1, lsl #12
    af58:	strls	sl, [r5], -r1, lsl #28
    af5c:	strcs	r6, [r8], -r5, lsr #16
    af60:	strls	r9, [r7, #-1542]	; 0xfffff9fa
    af64:	stc2l	7, cr15, [r8, #-1016]	; 0xfffffc08
    af68:	stmdavs	r3!, {r0, r1, r2, r9, fp, ip, pc}
    af6c:			; <UNDEFINED> instruction: 0xd101429a
    af70:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    af74:	ldcl	7, cr15, [ip, #-988]!	; 0xfffffc24
    af78:	andeq	r5, r1, r4, lsr #27
    af7c:	andeq	r0, r0, r0, asr #5
    af80:	ldrlt	r4, [r0, #-2828]	; 0xfffff4f4
    af84:	cfstrsmi	mvf4, [ip], {123}	; 0x7b
    af88:	ldmdbpl	ip, {r1, r2, r7, ip, sp, pc}
    af8c:	movwls	r6, #22563	; 0x5823
    af90:	tstlt	r2, r1, lsl #6
    af94:	tstls	r3, r2, lsl #6
    af98:	bge	6f7b0 <EXEC_NAME@@Base+0x4e7a8>
    af9c:			; <UNDEFINED> instruction: 0xf7fe2100
    afa0:	bls	18a454 <EXEC_NAME@@Base+0x16944c>
    afa4:	addsmi	r6, sl, #2293760	; 0x230000
    afa8:	andlt	sp, r6, r1, lsl #2
    afac:			; <UNDEFINED> instruction: 0xf7f7bd10
    afb0:	svclt	0x0000ed60
    afb4:	andeq	r5, r1, ip, ror #26
    afb8:	andeq	r0, r0, r0, asr #5
    afbc:	bmi	89dc48 <EXEC_NAME@@Base+0x87cc40>
    afc0:	mvnsmi	lr, #737280	; 0xb4000
    afc4:			; <UNDEFINED> instruction: 0x460c447b
    afc8:	ldmpl	sp, {r0, fp, sp, lr}
    afcc:	stmdavs	r2!, {r0, r1, r3, r4, r7, ip, sp, pc}
    afd0:			; <UNDEFINED> instruction: 0xf8d12600
    afd4:	ldrls	r3, [r2], -r4, lsr #1
    afd8:	stmdavs	fp!, {r2, r8, r9, fp, sp}
    afdc:	svclt	0x0034920e
    afe0:	cmpcs	r0, r0, lsr r1
    afe4:	stmdavs	r3!, {r0, r3, r4, r8, r9, ip, pc}^
    afe8:	ldrtmi	r9, [r1], -r3, lsl #2
    afec:	ldrvs	lr, [r3], -sp, asr #19
    aff0:	ldrcc	lr, [r0], -sp, asr #19
    aff4:	movwcs	lr, #10708	; 0x29d4
    aff8:	ldrvs	lr, [r5], -sp, asr #19
    affc:	stmib	sp, {r0, r1, r2, r4, r9, sl, ip, pc}^
    b000:	ldmib	r4, {r2, r8, r9, sp}^
    b004:	ldmib	r4, {r2, r8, r9, sp}^
    b008:	ldmib	r4, {r3, r8, r9, sl, sp, lr}^
    b00c:	stmib	sp, {r1, r2, r8, fp, pc}^
    b010:	movwcs	r2, #8966	; 0x2306
    b014:	stmib	sp, {r1, r5, r6, sl, fp, sp, lr}^
    b018:	ldmib	r4, {r1, r3, r8, r9, sl, sp, lr}^
    b01c:	stcge	7, cr6, [r4], {10}
    b020:	strbtmi	r9, [sl], -pc, lsl #4
    b024:	stmdbhi	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    b028:	stmib	sp, {r1, sl, ip, pc}^
    b02c:			; <UNDEFINED> instruction: 0xf7fe670c
    b030:	bls	68a3c4 <EXEC_NAME@@Base+0x6693bc>
    b034:	addsmi	r6, sl, #2818048	; 0x2b0000
    b038:	andslt	sp, fp, r2, lsl #2
    b03c:	mvnshi	lr, #12386304	; 0xbd0000
    b040:	ldc	7, cr15, [r6, #-988]	; 0xfffffc24
    b044:	andeq	r5, r1, ip, lsr #26
    b048:	andeq	r0, r0, r0, asr #5
    b04c:	bmi	49dc98 <EXEC_NAME@@Base+0x47cc90>
    b050:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    b054:	ldmpl	ip, {r1, r3, r4, r7, ip, sp, pc}
    b058:	stmdavs	r2!, {r1, r2, fp, sp, lr}
    b05c:	andsls	r6, r9, #2864	; 0xb30
    b060:			; <UNDEFINED> instruction: 0x4798b133
    b064:	stmdavs	r3!, {r0, r3, r4, r9, fp, ip, pc}
    b068:			; <UNDEFINED> instruction: 0xd111429a
    b06c:	ldcllt	0, cr11, [r0, #-104]!	; 0xffffff98
    b070:	ldrmi	r4, [r9], -r5, lsl #12
    b074:	stmdage	r1, {r2, r3, r4, r6, r9, sp}
    b078:	mrc	7, 3, APSR_nzcv, cr14, cr7, {7}
    b07c:	strbtmi	r4, [r9], -r8, lsr #12
    b080:	andvc	pc, r0, #1325400064	; 0x4f000000
    b084:	andls	r2, r0, #-67108861	; 0xfc000003
    b088:			; <UNDEFINED> instruction: 0xf7ff9311
    b08c:			; <UNDEFINED> instruction: 0xe7e9ff97
    b090:	stcl	7, cr15, [lr], #988	; 0x3dc
    b094:	andeq	r5, r1, r0, lsr #25
    b098:	andeq	r0, r0, r0, asr #5
    b09c:	addlt	fp, r8, r0, ror r5
    b0a0:	strcs	r4, [r0], -ip, lsl #24
    b0a4:	movwcs	r4, #11532	; 0x2d0c
    b0a8:	bge	dc2a0 <EXEC_NAME@@Base+0xbb298>
    b0ac:	stmib	sp, {r2, r5, r6, r8, fp, ip, lr}^
    b0b0:	ldrtmi	r1, [r1], -r1, lsl #12
    b0b4:	strls	sl, [r5], -r1, lsl #28
    b0b8:	strcs	r6, [r8], -r5, lsr #16
    b0bc:	strls	r9, [r7, #-1542]	; 0xfffff9fa
    b0c0:	ldc2	7, cr15, [sl], {254}	; 0xfe
    b0c4:	stmdavs	r3!, {r0, r1, r2, r9, fp, ip, pc}
    b0c8:			; <UNDEFINED> instruction: 0xd101429a
    b0cc:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    b0d0:	stcl	7, cr15, [lr], {247}	; 0xf7
    b0d4:	andeq	r5, r1, r8, asr #24
    b0d8:	andeq	r0, r0, r0, asr #5
    b0dc:	movwcs	r4, #2590	; 0xa1e
    b0e0:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    b0e4:	addlt	r4, sp, sp, lsl sp
    b0e8:			; <UNDEFINED> instruction: 0x6000f9b1
    b0ec:	ldmdbpl	r5, {r2, r3, r5, r6, r9, sl, lr}^
    b0f0:	strls	r2, [r4], -r2, lsl #28
    b0f4:	stmdavs	sl!, {r0, r1, r5, r6, sp, lr}
    b0f8:	adcvs	r9, r3, r0, lsl #6
    b0fc:	rscvs	r9, r3, fp, lsl #4
    b100:	ldmib	r1, {r1, r2, r3, ip, lr, pc}^
    b104:	ldmib	r1, {r2, r8, r9, sl, sp, lr}^
    b108:	b	1597918 <EXEC_NAME@@Base+0x1576910>
    b10c:	stmib	sp, {r0, r1, r2, sl, fp}^
    b110:	tstle	r5, r0, lsl #4
    b114:	rscscc	pc, pc, #79	; 0x4f
    b118:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    b11c:	movwcs	lr, #10701	; 0x29cd
    b120:	movwcs	r6, #10638	; 0x298e
    b124:	tstcs	r0, r7, lsl #20
    b128:	ldrcs	r9, [r8], #-1033	; 0xfffffbf7
    b12c:	strls	r9, [sl], #-1541	; 0xfffff9fb
    b130:	stc2l	7, cr15, [r2], #-1016	; 0xfffffc08
    b134:	stmdavs	fp!, {r0, r1, r3, r9, fp, ip, pc}
    b138:			; <UNDEFINED> instruction: 0xd10b429a
    b13c:	ldcllt	0, cr11, [r0, #52]!	; 0x34
    b140:	bl	11d17b4 <EXEC_NAME@@Base+0x11b07ac>
    b144:			; <UNDEFINED> instruction: 0xf1130202
    b148:			; <UNDEFINED> instruction: 0xf14233ff
    b14c:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    b150:	strb	r3, [r5, r2, lsl #4]!
    b154:	stc	7, cr15, [ip], {247}	; 0xf7
    b158:	andeq	r5, r1, lr, lsl #24
    b15c:	andeq	r0, r0, r0, asr #5
    b160:	addlt	fp, r8, r0, ror r5
    b164:	tstcs	r0, ip, lsl #26
    b168:	strcs	r4, [r8], -ip, lsl #24
    b16c:	stmdbpl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    b170:	movwcs	lr, #2509	; 0x9cd
    b174:	strbtmi	r2, [sl], -r2, lsl #6
    b178:	stmdavs	r5!, {r0, r2, r9, ip, pc}
    b17c:	strls	sl, [r6], -r3, lsl #20
    b180:			; <UNDEFINED> instruction: 0xf7fe9507
    b184:	bls	20a270 <EXEC_NAME@@Base+0x1e9268>
    b188:	addsmi	r6, sl, #2293760	; 0x230000
    b18c:	andlt	sp, r8, r1, lsl #2
    b190:			; <UNDEFINED> instruction: 0xf7f7bd70
    b194:	svclt	0x0000ec6e
    b198:	andeq	r5, r1, r4, lsl #23
    b19c:	andeq	r0, r0, r0, asr #5
    b1a0:	addlt	fp, ip, r0, ror r5
    b1a4:	strcs	r4, [r0, #-3088]	; 0xfffff3f0
    b1a8:	ldrbtmi	r4, [ip], #-3600	; 0xfffff1f0
    b1ac:	smlatbls	r1, r4, r9, r5
    b1b0:	strls	sl, [r3, #-2305]	; 0xfffff6ff
    b1b4:	strls	r6, [r2, #-2086]	; 0xfffff7da
    b1b8:	ldrcs	r9, [r0, #-1284]	; 0xfffffafc
    b1bc:	stmib	sp, {r0, r1, r3, r9, sl, ip, pc}^
    b1c0:	cmnlt	fp, r7, lsl #10
    b1c4:	andcs	r9, r3, #-1879048192	; 0x90000000
    b1c8:	ldrmi	r9, [r3], -sl, lsl #6
    b1cc:	bge	1535d4 <EXEC_NAME@@Base+0x1325cc>
    b1d0:	ldc2	7, cr15, [r2], {254}	; 0xfe
    b1d4:	stmdavs	r3!, {r0, r1, r3, r9, fp, ip, pc}
    b1d8:			; <UNDEFINED> instruction: 0xd103429a
    b1dc:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
    b1e0:	ldrb	r2, [r2, r2, lsl #4]!
    b1e4:	mcrr	7, 15, pc, r4, cr7	; <UNPREDICTABLE>
    b1e8:	andeq	r5, r1, r6, asr #22
    b1ec:	andeq	r0, r0, r0, asr #5
    b1f0:			; <UNDEFINED> instruction: 0xf8d36803
    b1f4:			; <UNDEFINED> instruction: 0x47700098
    b1f8:	ldrbmi	r3, [r0, -ip, lsr #32]!
    b1fc:			; <UNDEFINED> instruction: 0xf100b5f8
    b200:			; <UNDEFINED> instruction: 0x46040614
    b204:	ldrtmi	r4, [r0], -sp, lsl #12
    b208:			; <UNDEFINED> instruction: 0xf7f74617
    b20c:			; <UNDEFINED> instruction: 0x6c23ebf0
    b210:	ldrpl	lr, [r2, -r4, asr #19]
    b214:	svclt	0x00182b00
    b218:	andle	r2, r2, r0, lsl #26
    b21c:			; <UNDEFINED> instruction: 0x46204639
    b220:	ldrtmi	r4, [r0], -r8, lsr #15
    b224:	ldrhtmi	lr, [r8], #141	; 0x8d
    b228:	bllt	a4920c <EXEC_NAME@@Base+0xa28204>
    b22c:			; <UNDEFINED> instruction: 0x4604b510
    b230:			; <UNDEFINED> instruction: 0xf5006800
    b234:			; <UNDEFINED> instruction: 0xf7f770e8
    b238:	stmdavs	r0!, {r1, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    b23c:			; <UNDEFINED> instruction: 0xf5006c24
    b240:			; <UNDEFINED> instruction: 0xf7f770e8
    b244:			; <UNDEFINED> instruction: 0x4620eb1e
    b248:	svclt	0x0000bd10
    b24c:	ldrbmi	lr, [r0, sp, lsr #18]!
    b250:	ldcmi	6, cr4, [fp, #-552]!	; 0xfffffdd8
    b254:	ldcmi	0, cr11, [fp], #-536	; 0xfffffde8
    b258:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
    b25c:	bmi	e9ccc8 <EXEC_NAME@@Base+0xe7bcc0>
    b260:	stmdbpl	pc!, {r2, r3, r7, r9, sl, fp, sp}	; <UNPREDICTABLE>
    b264:	blmi	e5cc6c <EXEC_NAME@@Base+0xe3bc64>
    b268:	andls	r4, r1, #2046820352	; 0x7a000000
    b26c:	andeq	pc, r0, #79	; 0x4f
    b270:	ldrbtmi	r6, [fp], #-2105	; 0xfffff7c7
    b274:	movwls	r9, #16899	; 0x4203
    b278:	andls	r9, r2, #1073741825	; 0x40000001
    b27c:	vst2.16	{d29-d30}, [pc], r3
    b280:	strdcs	r7, [r1], -r8
    b284:	bl	c9268 <EXEC_NAME@@Base+0xa8260>
    b288:	stmdacs	r0, {r2, r9, sl, lr}
    b28c:			; <UNDEFINED> instruction: 0xf500d04b
    b290:			; <UNDEFINED> instruction: 0xf04f7290
    b294:			; <UNDEFINED> instruction: 0xf8c031ff
    b298:	movwcs	r2, #4464	; 0x1170
    b29c:	adcne	pc, ip, r0, asr #17
    b2a0:	adccc	pc, r8, r0, asr #17
    b2a4:			; <UNDEFINED> instruction: 0x73bcf500
    b2a8:	adcsne	pc, r0, r0, asr #17
    b2ac:			; <UNDEFINED> instruction: 0xf8c42100
    b2b0:			; <UNDEFINED> instruction: 0xf5002174
    b2b4:	stmib	r4, {r3, r5, r6, r7, ip, sp, lr}^
    b2b8:			; <UNDEFINED> instruction: 0xf7f73372
    b2bc:	blmi	94619c <EXEC_NAME@@Base+0x925194>
    b2c0:	strbmi	r4, [r0], -r4, lsr #20
    b2c4:			; <UNDEFINED> instruction: 0x4621447b
    b2c8:			; <UNDEFINED> instruction: 0xf000447a
    b2cc:	andcc	pc, r1, r7, lsl #22
    b2d0:	ldrbmi	sp, [r1], -r4, lsr #32
    b2d4:	vst1.8	{d20-d22}, [pc :256], r2
    b2d8:			; <UNDEFINED> instruction: 0xf10473f4
    b2dc:			; <UNDEFINED> instruction: 0xf7f70008
    b2e0:			; <UNDEFINED> instruction: 0xf7f7ec34
    b2e4:			; <UNDEFINED> instruction: 0xf8c4eb4c
    b2e8:			; <UNDEFINED> instruction: 0x46219098
    b2ec:	addseq	pc, ip, r4, asr #17
    b2f0:			; <UNDEFINED> instruction: 0xf000a801
    b2f4:	orrlt	pc, r8, r3, asr #23
    b2f8:	ldmdavs	fp!, {r0, r2, r9, fp, ip, pc}
    b2fc:			; <UNDEFINED> instruction: 0xd11d429a
    b300:	pop	{r1, r2, ip, sp, pc}
    b304:	blmi	52d2cc <EXEC_NAME@@Base+0x50c2c4>
    b308:	ldmdami	r4, {r0, r2, r3, r4, r5, r9, sp}
    b30c:	strcs	r2, [ip], r1, lsl #2
    b310:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    b314:			; <UNDEFINED> instruction: 0xf7f7681b
    b318:	ldr	lr, [r0, r0, lsr #24]!
    b31c:			; <UNDEFINED> instruction: 0xf7f74620
    b320:	andcs	lr, r0, r8, asr #22
    b324:	blmi	3452cc <EXEC_NAME@@Base+0x3242c4>
    b328:	stmdami	sp, {r0, r2, r5, r9, sp}
    b32c:	stmiapl	fp!, {r0, r8, sp}^
    b330:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    b334:	ldc	7, cr15, [r0], {247}	; 0xf7
    b338:	ldrb	r4, [sp, r0, lsr #12]
    b33c:	bl	fe649320 <EXEC_NAME@@Base+0xfe628318>
    b340:	muleq	r1, r6, sl
    b344:	andeq	r0, r0, r0, asr #5
    b348:			; <UNDEFINED> instruction: 0xffffeb71
    b34c:			; <UNDEFINED> instruction: 0xffffe8ab
    b350:			; <UNDEFINED> instruction: 0xffffe885
    b354:	ldrdeq	r5, [r1], -r4
    b358:	ldrdeq	r0, [r0], -r8
    b35c:	andeq	r3, r0, r2, asr #31
    b360:	andeq	r3, r0, r4, ror #31
    b364:	mvnsmi	lr, #737280	; 0xb4000
    b368:	suble	r2, r0, r0, lsl #16
    b36c:	stccs	8, cr6, [r0], {4}
    b370:			; <UNDEFINED> instruction: 0x4606d039
    b374:	ldrmi	r4, [r0], r8, lsl #12
    b378:			; <UNDEFINED> instruction: 0xf7f7460f
    b37c:	strmi	lr, [r1], r4, lsr #25
    b380:	strcc	lr, [ip], -r3
    b384:	ldmdavs	r4!, {r5, ip, lr, pc}
    b388:	teqcs	sp, ip, ror #6
    b38c:			; <UNDEFINED> instruction: 0xf7f74620
    b390:	mvnlt	lr, r6, lsr #25
    b394:	blcs	9694a8 <EXEC_NAME@@Base+0x9484a0>
    b398:	blcs	3b000 <EXEC_NAME@@Base+0x19ff8>
    b39c:	stmdavc	r3, {r2, r3, r8, ip, lr, pc}
    b3a0:	blcs	f51fbc <EXEC_NAME@@Base+0xf30fb4>
    b3a4:	stclne	15, cr11, [sl], #-48	; 0xffffffd0
    b3a8:	ldrmi	r4, [r1, #1578]	; 0x62a
    b3ac:	strtmi	sp, [r1], -r4, lsl #22
    b3b0:			; <UNDEFINED> instruction: 0xf7f74638
    b3b4:	orrlt	lr, r8, r0, lsl #28
    b3b8:	ldrtmi	r4, [r9], -r0, lsr #12
    b3bc:	b	fe5c93a0 <EXEC_NAME@@Base+0xfe5a8398>
    b3c0:	bicsle	r2, lr, r0, lsl #16
    b3c4:	andeq	pc, r0, r8, asr #17
    b3c8:	pop	{r4, r5, r9, sl, lr}
    b3cc:	strdcs	r8, [r0, -r8]!	; <UNPREDICTABLE>
    b3d0:			; <UNDEFINED> instruction: 0xf7f74620
    b3d4:	stmdacs	r0, {r2, r7, sl, fp, sp, lr, pc}
    b3d8:	ldrb	sp, [fp, lr, ror #1]
    b3dc:	andpl	pc, r0, r8, asr #17
    b3e0:	pop	{r4, r5, r9, sl, lr}
    b3e4:			; <UNDEFINED> instruction: 0x462683f8
    b3e8:	pop	{r4, r5, r9, sl, lr}
    b3ec:			; <UNDEFINED> instruction: 0x460683f8
    b3f0:	svclt	0x0000e7ea
    b3f4:	ldrlt	fp, [r8, #-456]!	; 0xfffffe38
    b3f8:	stmdavs	r0, {r2, r9, sl, lr}^
    b3fc:	stmiavs	r3!, {r7, r8, ip, sp, pc}
    b400:	stmdavs	r3!, {r0, r1, r4, r5, r6, r8, ip, sp, pc}
    b404:	vstrle	d2, [r9, #-0]
    b408:			; <UNDEFINED> instruction: 0xf8502500
    b40c:	strcc	r0, [r1, #-37]	; 0xffffffdb
    b410:	b	ff3c93f4 <EXEC_NAME@@Base+0xff3a83ec>
    b414:	ldrdcc	lr, [r0], -r4
    b418:	lfmle	f4, 2, [r6], #684	; 0x2ac
    b41c:	b	ff249400 <EXEC_NAME@@Base+0xff2283f8>
    b420:	stmib	r4, {r8, r9, sp}^
    b424:	adcvs	r3, r3, r0, lsl #6
    b428:			; <UNDEFINED> instruction: 0x4770bd38
    b42c:			; <UNDEFINED> instruction: 0x4604b5f8
    b430:	strmi	r6, [pc], -r0, asr #16
    b434:	ldrbtmi	r4, [lr], #-3609	; 0xfffff1e7
    b438:	stmiavs	r3!, {r3, r8, ip, sp, pc}
    b43c:	stmdavs	r1!, {r0, r1, r3, r5, r8, r9, ip, sp, pc}
    b440:	addeq	r3, r9, r2, lsl #2
    b444:	bl	b49428 <EXEC_NAME@@Base+0xb28420>
    b448:	orrslt	r4, r0, r5, lsl #12
    b44c:			; <UNDEFINED> instruction: 0xf7f74638
    b450:	strmi	lr, [r1], -sl, lsl #22
    b454:	stmdavs	r3!, {r3, r5, r6, r8, ip, sp, pc}
    b458:	rsbvs	r2, r5, r0, lsl #4
    b45c:	mrrcne	6, 1, r4, lr, cr0
    b460:	strcs	r6, [r1], -r6, lsr #32
    b464:	bl	163704 <EXEC_NAME@@Base+0x1426fc>
    b468:			; <UNDEFINED> instruction: 0xf8450483
    b46c:	rsbvs	r1, r2, r3, lsr #32
    b470:	blmi	2fac58 <EXEC_NAME@@Base+0x2d9c50>
    b474:	stmdami	fp, {r0, r1, r2, r3, r4, r9, sp}
    b478:	ldmpl	r3!, {r0, r8, sp}^
    b47c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    b480:	bl	1ac9464 <EXEC_NAME@@Base+0x1aa845c>
    b484:	rscscc	pc, pc, pc, asr #32
    b488:	blmi	1fac70 <EXEC_NAME@@Base+0x1d9c68>
    b48c:	stmdbmi	r7, {r0, r1, r2, r4, r5, r9, sp}
    b490:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    b494:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b498:	ldc	7, cr15, [lr, #988]!	; 0x3dc
    b49c:			; <UNDEFINED> instruction: 0x000158ba
    b4a0:	ldrdeq	r0, [r0], -r8
    b4a4:	ldrdeq	r4, [r0], -ip
    b4a8:	andeq	r4, r0, lr, asr r0
    b4ac:	muleq	r0, r8, r0
    b4b0:	andeq	r4, r0, r2, lsr #1
    b4b4:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    b4b8:	blle	85beec <EXEC_NAME@@Base+0x83aee4>
    b4bc:	ldrmi	r4, [r1], -ip, lsl #12
    b4c0:			; <UNDEFINED> instruction: 0xf7ff4605
    b4c4:	mcrrne	15, 11, pc, r3, cr3	; <UNPREDICTABLE>
    b4c8:	stmdavs	fp!, {r0, r2, ip, lr, pc}
    b4cc:	adcmi	r1, r2, #1440	; 0x5a0
    b4d0:	andcs	fp, r0, r8, lsl #30
    b4d4:	ldfltp	f5, [r0, #-0]
    b4d8:	blne	692660 <EXEC_NAME@@Base+0x671658>
    b4dc:	stmdavs	ip!, {r0, r9, fp, ip, sp}^
    b4e0:			; <UNDEFINED> instruction: 0xf1030080
    b4e4:	svcne	0x00064380
    b4e8:	stmibne	r1!, {r0, r8, r9, fp, ip, sp}
    b4ec:	strtmi	r0, [r0], #-146	; 0xffffff6e
    b4f0:	eormi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    b4f4:	b	13c94d8 <EXEC_NAME@@Base+0x13a84d0>
    b4f8:	andcs	r6, r0, fp, ror #16
    b4fc:	ldflte	f5, [r0, #-624]!	; 0xfffffd90
    b500:	subcs	r4, r7, #4, 22	; 0x1000
    b504:	stmdami	r5, {r2, r8, fp, lr}
    b508:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    b50c:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
    b510:	stc	7, cr15, [r2, #988]	; 0x3dc
    b514:	andeq	r3, r0, r8, ror #31
    b518:	andeq	r4, r0, r2, lsr #32
    b51c:	andeq	r4, r0, sl, rrx
    b520:	mvnsmi	lr, sp, lsr #18
    b524:	stmdavs	r4, {r0, r2, r9, sl, lr}
    b528:	svcmi	0x0019460e
    b52c:	biclt	r4, r4, pc, ror r4
    b530:			; <UNDEFINED> instruction: 0xf7f74620
    b534:	strmi	lr, [r0], r8, asr #23
    b538:			; <UNDEFINED> instruction: 0xf7f74630
    b53c:	bl	46454 <EXEC_NAME@@Base+0x2544c>
    b540:	strtmi	r0, [r0], -r8, lsl #2
    b544:			; <UNDEFINED> instruction: 0xf7f73102
    b548:	strmi	lr, [r4], -ip, lsr #21
    b54c:			; <UNDEFINED> instruction: 0xf108b190
    b550:			; <UNDEFINED> instruction: 0x232c0001
    b554:	strtmi	r4, [r0], #-1585	; 0xfffff9cf
    b558:	andcc	pc, r8, r4, lsl #16
    b55c:	bl	6c9540 <EXEC_NAME@@Base+0x6a8538>
    b560:	strmi	lr, [r8], -r4
    b564:	b	1fc9548 <EXEC_NAME@@Base+0x1fa8540>
    b568:	tstlt	r8, r4, lsl #12
    b56c:	eorvs	r2, ip, r0
    b570:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b574:	andscs	r4, pc, #7168	; 0x1c00
    b578:	tstcs	r1, r7, lsl #16
    b57c:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    b580:			; <UNDEFINED> instruction: 0xf7f7681b
    b584:			; <UNDEFINED> instruction: 0xf04feaea
    b588:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    b58c:	svclt	0x000081f0
    b590:	andeq	r5, r1, r4, asr #15
    b594:	ldrdeq	r0, [r0], -r8
    b598:	ldrdeq	r3, [r0], -sl
    b59c:	svceq	0x0004f112
    b5a0:	ldrblt	sp, [r8, #30]!
    b5a4:			; <UNDEFINED> instruction: 0x460f1cd4
    b5a8:			; <UNDEFINED> instruction: 0x4605461e
    b5ac:	stmvs	r4, {r3, ip, lr, pc}
    b5b0:			; <UNDEFINED> instruction: 0x4603b134
    b5b4:	bleq	649708 <EXEC_NAME@@Base+0x628700>
    b5b8:	mcrrne	7, 10, r4, r3, cr0
    b5bc:	stmdble	lr, {r0, r8, r9, fp, sp}
    b5c0:			; <UNDEFINED> instruction: 0x4639b136
    b5c4:	eoreq	pc, r4, r5, lsl #2
    b5c8:	ldrhtmi	lr, [r8], #141	; 0x8d
    b5cc:	svclt	0x00a8f7ff
    b5d0:			; <UNDEFINED> instruction: 0xf1054639
    b5d4:	pop	{r3, r4}
    b5d8:			; <UNDEFINED> instruction: 0xf7ff40f8
    b5dc:	ldcllt	15, cr11, [r8, #156]!	; 0x9c
    b5e0:	ldrbmi	r2, [r0, -r0]!
    b5e4:	strdlt	fp, [r3], r0
    b5e8:	cdpmi	8, 2, cr6, cr14, cr12, {2}
    b5ec:	ldrbtmi	r1, [lr], #-3173	; 0xfffff39b
    b5f0:	stmdavs	r5, {r0, r1, r2, r3, r5, ip, lr, pc}
    b5f4:			; <UNDEFINED> instruction: 0x0c04eb05
    b5f8:	stmvs	fp, {r1, r5, r8, fp, ip, sp, pc}
    b5fc:			; <UNDEFINED> instruction: 0x512b2000
    b600:	ldcllt	0, cr11, [r0, #12]!
    b604:	mrrcne	8, 0, r6, r7, cr8
    b608:	vmlaeq.f64	d14, d7, d0
    b60c:	svccs	0x00005dc7
    b610:	stcpl	0, cr13, [r1], {243}	; 0xf3
    b614:	ldmdbcs	sp!, {r3, r4, r7, fp, ip}
    b618:	andcc	fp, r1, r8, lsl #30
    b61c:			; <UNDEFINED> instruction: 0xd12a2f25
    b620:	mulcs	r1, lr, r8
    b624:	eorle	r2, r0, r3, ror sl
    b628:	ldrbtmi	r4, [r1], -r2, ror #12
    b62c:			; <UNDEFINED> instruction: 0xf7f79301
    b630:	blls	86498 <EXEC_NAME@@Base+0x65490>
    b634:	svclt	0x00082801
    b638:	rscle	r2, r1, r0
    b63c:	tstcs	r1, sl, lsl r8
    b640:	ldmdapl	r0!, {r1, r3, r4, r9, fp, lr}
    b644:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    b648:	bl	fea4962c <EXEC_NAME@@Base+0xfea28624>
    b64c:	rscscc	pc, pc, pc, asr #32
    b650:	stmvs	sl, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    b654:	blls	21cec0 <EXEC_NAME@@Base+0x1fbeb8>
    b658:			; <UNDEFINED> instruction: 0xffa0f7ff
    b65c:			; <UNDEFINED> instruction: 0xf04f3001
    b660:	svclt	0x001830ff
    b664:	andlt	r2, r3, r0
    b668:			; <UNDEFINED> instruction: 0xf7f7bdf0
    b66c:	strdlt	lr, [r0, #-156]!	; 0xffffff64
    b670:	andcs	r5, r0, r8, lsr #2
    b674:	blmi	3c558c <EXEC_NAME@@Base+0x3a4584>
    b678:	stmdbmi	lr, {r2, r4, r5, r7, r9, sp}
    b67c:	ldrbtmi	r4, [fp], #-2062	; 0xfffff7f2
    b680:			; <UNDEFINED> instruction: 0x33284479
    b684:			; <UNDEFINED> instruction: 0xf7f74478
    b688:	blmi	2069b0 <EXEC_NAME@@Base+0x1e59a8>
    b68c:	stmdami	fp, {r0, r1, r2, r3, r4, r9, sp}
    b690:	ldmpl	r3!, {r0, r8, sp}^
    b694:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    b698:	b	17c967c <EXEC_NAME@@Base+0x17a8674>
    b69c:	rscscc	pc, pc, pc, asr #32
    b6a0:	svclt	0x0000e7ae
    b6a4:	andeq	r5, r1, r2, lsl #14
    b6a8:	ldrdeq	r0, [r0], -r8
    b6ac:	andeq	r3, r0, ip, asr pc
    b6b0:	andeq	r3, r0, r2, ror lr
    b6b4:	andeq	r3, r0, ip, lsr #29
    b6b8:	andeq	r3, r0, r8, lsl #30
    b6bc:	andeq	r3, r0, r4, asr #29
    b6c0:	svcmi	0x00f0e92d
    b6c4:			; <UNDEFINED> instruction: 0xf8dfb087
    b6c8:			; <UNDEFINED> instruction: 0xf10da134
    b6cc:	blmi	130d714 <EXEC_NAME@@Base+0x12ec70c>
    b6d0:	ldrbtmi	r4, [sl], #1543	; 0x607
    b6d4:	stmdavs	r0, {r0, r4, r7, r9, sl, lr}^
    b6d8:			; <UNDEFINED> instruction: 0xf85a4642
    b6dc:	strmi	r3, [sp], -r3
    b6e0:	ldmdavs	fp, {r1, r8, r9, ip, pc}
    b6e4:			; <UNDEFINED> instruction: 0xf7ff9305
    b6e8:	stmdacs	r0, {r0, r2, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    b6ec:			; <UNDEFINED> instruction: 0x4604d05d
    b6f0:			; <UNDEFINED> instruction: 0xf8cd464e
    b6f4:	ands	sl, r3, ip
    b6f8:	ldrbmi	r9, [r2], -r0, lsl #12
    b6fc:	strtmi	r4, [r1], -fp, lsr #12
    b700:			; <UNDEFINED> instruction: 0xf7ff4638
    b704:	strmi	pc, [r3], pc, ror #30
    b708:	svccc	0x00fff1bb
    b70c:			; <UNDEFINED> instruction: 0xf104d041
    b710:	strbmi	r0, [r2], -ip
    b714:			; <UNDEFINED> instruction: 0xf7ff4629
    b718:	strmi	pc, [r4], -r5, lsr #28
    b71c:	eorsle	r2, sl, r0, lsl #16
    b720:			; <UNDEFINED> instruction: 0xa010f8dd
    b724:	svceq	0x0000f1ba
    b728:	stmdavs	r2!, {r1, r2, r5, r6, r7, ip, lr, pc}
    b72c:	andcs	pc, sl, r2, lsl r8	; <UNPREDICTABLE>
    b730:	mvnle	r2, r0, lsr #20
    b734:	andcs	pc, sl, r5, lsl r8	; <UNPREDICTABLE>
    b738:	bicsle	r2, sp, r0, lsl #20
    b73c:	ldrdcs	lr, [r3, -r7]
    b740:	addsmi	r3, r1, #268435456	; 0x10000000
    b744:	ldmdbvs	r9!, {r1, r3, r4, r5, r8, sl, fp, ip, lr, pc}^
    b748:			; <UNDEFINED> instruction: 0xf85160fa
    b74c:	ldrbmi	fp, [r8], -r2, lsr #32
    b750:	b	fee49734 <EXEC_NAME@@Base+0xfee2872c>
    b754:	andeq	pc, r1, #-2147483646	; 0x80000002
    b758:			; <UNDEFINED> instruction: 0xf7f74410
    b75c:			; <UNDEFINED> instruction: 0x4681ea78
    b760:	eorsle	r2, sl, r0, lsl #16
    b764:			; <UNDEFINED> instruction: 0x46294652
    b768:	ldmdb	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b76c:	bl	25d0d8 <EXEC_NAME@@Base+0x23c0d0>
    b770:			; <UNDEFINED> instruction: 0xf7f7000a
    b774:			; <UNDEFINED> instruction: 0x4652ea10
    b778:	strtmi	r4, [r1], -fp, asr #12
    b77c:	ldrtmi	r9, [r8], -r0, lsl #12
    b780:			; <UNDEFINED> instruction: 0xff30f7ff
    b784:	strbmi	r4, [r8], -r3, lsl #13
    b788:	ldmdb	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b78c:	svccc	0x00fff1bb
    b790:			; <UNDEFINED> instruction: 0x465ed1bd
    b794:	strmi	lr, [r6], -r0
    b798:	ldrtmi	r9, [r0], -r2, lsl #22
    b79c:	ldmdavs	fp, {r0, r2, r9, fp, ip, pc}
    b7a0:			; <UNDEFINED> instruction: 0xd129429a
    b7a4:	pop	{r0, r1, r2, ip, sp, pc}
    b7a8:			; <UNDEFINED> instruction: 0x464b8ff0
    b7ac:	ldrtmi	r4, [r8], -r9, lsr #12
    b7b0:	rscscc	pc, pc, #79	; 0x4f
    b7b4:	mrc2	7, 7, pc, cr2, cr15, {7}
    b7b8:	strb	r4, [sp, r6, lsl #12]!
    b7bc:	ldrdge	pc, [ip], -sp
    b7c0:	ldmdami	r0, {r0, r1, r3, r5, r9, sl, lr}
    b7c4:	bmi	413bd0 <EXEC_NAME@@Base+0x3f2bc8>
    b7c8:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    b7cc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    b7d0:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    b7d4:	b	ff8c97b8 <EXEC_NAME@@Base+0xff8a87b0>
    b7d8:			; <UNDEFINED> instruction: 0xf8dde7de
    b7dc:	andscs	sl, pc, #12
    b7e0:	tstcs	r1, r8, lsl #22
    b7e4:			; <UNDEFINED> instruction: 0xf04f4809
    b7e8:			; <UNDEFINED> instruction: 0xf85a36ff
    b7ec:	ldrbtmi	r3, [r8], #-3
    b7f0:			; <UNDEFINED> instruction: 0xf7f7681b
    b7f4:			; <UNDEFINED> instruction: 0xe7cfe9b2
    b7f8:	ldmdb	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b7fc:	andeq	r5, r1, lr, lsl r6
    b800:	andeq	r0, r0, r0, asr #5
    b804:	ldrdeq	r0, [r0], -r8
    b808:	strdeq	r3, [r0], -r8
    b80c:	andeq	r3, r0, sl, ror #26
    b810:	mvnsmi	lr, #737280	; 0xb4000
    b814:	stcmi	6, cr4, [r1, #-48]!	; 0xffffffd0
    b818:	smlawbcs	ip, r0, r6, r4
    b81c:	ldrbtmi	r4, [sp], #-1568	; 0xfffff9e0
    b820:	b	1749804 <EXEC_NAME@@Base+0x17287fc>
    b824:	strtmi	fp, [r0], -r0, asr #6
    b828:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b82c:	ldmdb	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b830:	strmi	r4, [r4], -r7, lsl #12
    b834:			; <UNDEFINED> instruction: 0x212cb330
    b838:			; <UNDEFINED> instruction: 0xf7f74620
    b83c:			; <UNDEFINED> instruction: 0x4621ea50
    b840:	strmi	r2, [r5], -r1, lsl #4
    b844:			; <UNDEFINED> instruction: 0xf880b170
    b848:	strbmi	r9, [r0], -r0
    b84c:			; <UNDEFINED> instruction: 0xff38f7ff
    b850:	mcrrne	12, 6, r1, r3, cr12
    b854:	mvnle	r4, r6, lsl #12
    b858:			; <UNDEFINED> instruction: 0xf7f74638
    b85c:	ldrtmi	lr, [r0], -sl, lsr #17
    b860:	mvnshi	lr, #12386304	; 0xbd0000
    b864:	andcs	r4, r1, #64, 12	; 0x4000000
    b868:			; <UNDEFINED> instruction: 0xff2af7ff
    b86c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    b870:	svclt	0x00183001
    b874:	strb	r2, [pc, r0, lsl #12]!
    b878:	strbmi	r4, [r0], -r1, lsr #12
    b87c:	pop	{r0, r9, sp}
    b880:			; <UNDEFINED> instruction: 0xe71d43f8
    b884:	andscs	r4, pc, #6144	; 0x1800
    b888:	tstcs	r1, r6, lsl #16
    b88c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    b890:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    b894:			; <UNDEFINED> instruction: 0xf7f7681b
    b898:	strb	lr, [r0, r0, ror #18]!
    b89c:	ldrdeq	r5, [r1], -r2
    b8a0:	ldrdeq	r0, [r0], -r8
    b8a4:	andeq	r3, r0, r6, asr #25
    b8a8:	ldrlt	r4, [r0, #-2826]	; 0xfffff4f6
    b8ac:	cfstrsmi	mvf4, [sl], {123}	; 0x7b
    b8b0:	strbtmi	fp, [sl], -r2, lsl #1
    b8b4:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
    b8b8:			; <UNDEFINED> instruction: 0xf7ff9301
    b8bc:	bls	8ae10 <EXEC_NAME@@Base+0x69e08>
    b8c0:	andcc	r6, r0, r3, lsr #16
    b8c4:	andcs	fp, r1, r8, lsl pc
    b8c8:			; <UNDEFINED> instruction: 0xd101429a
    b8cc:	ldclt	0, cr11, [r0, #-8]
    b8d0:	stmia	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b8d4:	andeq	r5, r1, r4, asr #8
    b8d8:	andeq	r0, r0, r0, asr #5
    b8dc:	mvnsmi	lr, #737280	; 0xb4000
    b8e0:	stclmi	6, cr4, [r1, #-16]!
    b8e4:	stmdami	r1!, {r0, r1, r2, r3, r4, r9, sl, lr}^
    b8e8:	ldrbtmi	fp, [sp], #-145	; 0xffffff6f
    b8ec:	pkhbtmi	r4, r9, r0, lsl #13
    b8f0:	stmdapl	lr!, {r5, r9, sp}
    b8f4:	stmdage	r7, {r8, sp}
    b8f8:	movwls	r6, #63539	; 0xf833
    b8fc:	b	f498e0 <EXEC_NAME@@Base+0xf288d8>
    b900:	stmdals	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    b904:	strls	r4, [r6, -r0, lsr #13]
    b908:	stmdavs	r3!, {r2, r3, r4, r5, r8, ip, sp, pc}^
    b90c:			; <UNDEFINED> instruction: 0xb1234698
    b910:	ldrdhi	pc, [r0], -r4
    b914:	svceq	0x0000f1b8
    b918:	bls	3ffd40 <EXEC_NAME@@Base+0x3ded38>
    b91c:	ldmdavs	r3!, {r6, r9, sl, lr}
    b920:			; <UNDEFINED> instruction: 0xf040429a
    b924:	mulslt	r1, lr, r0
    b928:	mvnshi	lr, #12386304	; 0xbd0000
    b92c:	ldmdavs	r9, {r1, r3, r8, r9, sl, fp, sp, pc}
    b930:	eorhi	pc, r0, sp, asr #17
    b934:	movwls	r4, #38456	; 0x9638
    b938:	ldc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
    b93c:	eorle	r3, lr, r1
    b940:	andcs	r9, r1, #8, 22	; 0x2000
    b944:	addsmi	r9, r3, #1879048192	; 0x70000000
    b948:			; <UNDEFINED> instruction: 0xf10ddd44
    b94c:	ands	r0, r3, r0, lsl r8
    b950:	stmdacs	pc!, {r3, r6, fp, ip, sp, lr}^	; <UNPREDICTABLE>
    b954:	stmdacs	sp!, {r0, r4, r5, ip, lr, pc}
    b958:	stmvc	fp, {r1, r3, r5, r8, ip, lr, pc}
    b95c:	ldrtmi	fp, [r8], -r3, asr #22
    b960:	stc2l	7, cr15, [r4, #-1020]!	; 0xfffffc04
    b964:	andsle	r3, sl, r1
    b968:	movwls	r9, #60170	; 0xeb0a
    b96c:	movwcs	lr, #31197	; 0x79dd
    b970:	andls	r3, r7, #268435456	; 0x10000000
    b974:	ble	b5c3e4 <EXEC_NAME@@Base+0xb3b3dc>
    b978:	ldrdgt	pc, [r4], -sp	; <UNPREDICTABLE>
    b97c:			; <UNDEFINED> instruction: 0x0e82ea4f
    b980:			; <UNDEFINED> instruction: 0xf85c980e
    b984:	ldmdblt	r0, {r1, r5, ip}
    b988:	stmdacs	sp!, {r3, fp, ip, sp, lr}
    b98c:	movwcs	sp, #224	; 0xe0
    b990:	andeq	pc, r1, #111	; 0x6f
    b994:			; <UNDEFINED> instruction: 0xf7ff4640
    b998:	andcc	pc, r1, r1, lsl #28
    b99c:			; <UNDEFINED> instruction: 0xf04fd1e6
    b9a0:	stmdals	sp, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp}
    b9a4:	stmda	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b9a8:			; <UNDEFINED> instruction: 0xf7ff4638
    b9ac:	ldr	pc, [r4, r3, lsr #26]!
    b9b0:	strbmi	r2, [r0], -r0, lsl #4
    b9b4:	mcr2	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    b9b8:	stmvc	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    b9bc:	andcc	fp, r1, #128, 22	; 0x20000
    b9c0:	sfmle	f4, 2, [r2, #-588]	; 0xfffffdb4
    b9c4:			; <UNDEFINED> instruction: 0x464044f4
    b9c8:			; <UNDEFINED> instruction: 0xf8dc9207
    b9cc:			; <UNDEFINED> instruction: 0xf7ff1004
    b9d0:			; <UNDEFINED> instruction: 0xe7e2ff1f
    b9d4:	cmnlt	r3, sp, lsl #22
    b9d8:	tstcs	r1, r5, lsr #20
    b9dc:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    b9e0:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
    b9e4:	sbcsle	r3, sl, r1
    b9e8:	tstcs	r2, sp, lsl #20
    b9ec:			; <UNDEFINED> instruction: 0xf7ff4638
    b9f0:	andcc	pc, r1, r1, ror #26
    b9f4:	blls	3bfd48 <EXEC_NAME@@Base+0x39ed40>
    b9f8:	bls	2b7e4c <EXEC_NAME@@Base+0x296e44>
    b9fc:	mulsle	r4, r3, r2
    ba00:	muleq	r7, r4, r8
    ba04:			; <UNDEFINED> instruction: 0xf04fab01
    ba08:	stm	r3, {fp}
    ba0c:	ldm	r7, {r0, r1, r2}
    ba10:	stm	r4, {r0, r1, r2}
    ba14:	ldm	r3, {r0, r1, r2}
    ba18:	stm	r7, {r0, r1, r2}
    ba1c:	strb	r0, [r0, r7]
    ba20:	strbmi	r3, [r0], -r2, lsl #2
    ba24:	mrc2	7, 7, pc, cr4, cr15, {7}
    ba28:	bls	30590c <EXEC_NAME@@Base+0x2e4904>
    ba2c:	orrmi	pc, r0, #-1073741824	; 0xc0000000
    ba30:			; <UNDEFINED> instruction: 0xf8523b01
    ba34:			; <UNDEFINED> instruction: 0xf7f60023
    ba38:	ldmib	sp, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    ba3c:	tstcs	r0, sl, lsl #4
    ba40:	movwls	r3, #43777	; 0xab01
    ba44:	eorne	pc, r3, r2, asr #16
    ba48:	stmdami	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    ba4c:	bmi	29d280 <EXEC_NAME@@Base+0x27c278>
    ba50:			; <UNDEFINED> instruction: 0xf04f2101
    ba54:	stmdapl	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp}
    ba58:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    ba5c:	ldmib	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ba60:			; <UNDEFINED> instruction: 0xf7f7e79f
    ba64:	svclt	0x0000e806
    ba68:	andeq	r5, r1, r6, lsl #8
    ba6c:	andeq	r0, r0, r0, asr #5
    ba70:			; <UNDEFINED> instruction: 0x00002bb6
    ba74:	ldrdeq	r0, [r0], -r8
    ba78:	andeq	r3, r0, r0, ror fp
    ba7c:			; <UNDEFINED> instruction: 0x4605b5f8
    ba80:			; <UNDEFINED> instruction: 0x460f201c
    ba84:	stmia	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ba88:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    ba8c:	cmplt	r8, r4, lsl #12
    ba90:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    ba94:			; <UNDEFINED> instruction: 0x61272600
    ba98:	strvs	lr, [r5], -r4, asr #19
    ba9c:	andeq	lr, pc, r4, lsl #17
    baa0:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    baa4:	eorcs	r4, r1, #320	; 0x140
    baa8:	tstcs	r1, r5, lsl #16
    baac:	ldrbtmi	r5, [r8], #-2395	; 0xfffff6a5
    bab0:			; <UNDEFINED> instruction: 0xf7f7681b
    bab4:	ubfx	lr, r2, #16, #20
    bab8:	andeq	r5, r1, r6, ror #4
    babc:	ldrdeq	r0, [r0], -r8
    bac0:	andeq	r3, r0, sl, lsl #23
    bac4:	stmibvs	r3, {r3, r8, sl, ip, sp, pc}
    bac8:	stmiavs	fp, {r0, r1, r5, r8, fp, ip, sp, pc}^
    bacc:	orrvs	fp, r1, fp, asr r9
    bad0:	stclt	0, cr6, [r8, #-800]	; 0xfffffce0
    bad4:	eorscs	r4, sl, #8, 22	; 0x2000
    bad8:	stmdami	r9, {r3, r8, fp, lr}
    badc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    bae0:			; <UNDEFINED> instruction: 0xf7f74478
    bae4:	blmi	206554 <EXEC_NAME@@Base+0x1e554c>
    bae8:	stmdbmi	r7, {r0, r1, r3, r4, r5, r9, sp}
    baec:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    baf0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    baf4:	b	fe449ad8 <EXEC_NAME@@Base+0xfe428ad0>
    baf8:	andeq	r3, r0, r0, lsl fp
    bafc:	andeq	r3, r0, lr, ror fp
    bb00:	andeq	r3, r0, ip, lsl #23
    bb04:	strdeq	r3, [r0], -lr
    bb08:	andeq	r3, r0, ip, ror #22
    bb0c:	andeq	r3, r0, sl, lsl #23
    bb10:	stmiavs	r3, {r3, r8, sl, ip, sp, pc}^
    bb14:	ldmibvs	sl, {r0, r1, r4, r5, r8, ip, sp, pc}
    bb18:	svclt	0x00024282
    bb1c:	orrsvs	r2, r9, r0, lsl #2
    bb20:	ldrdle	r6, [r0, -r1]
    bb24:	blmi	17af4c <EXEC_NAME@@Base+0x159f44>
    bb28:	stmdbmi	r5, {r2, r6, r9, sp}
    bb2c:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    bb30:	tstcc	r8, #2030043136	; 0x79000000
    bb34:			; <UNDEFINED> instruction: 0xf7f74478
    bb38:	svclt	0x0000ea70
    bb3c:			; <UNDEFINED> instruction: 0x00003abe
    bb40:	andeq	r3, r0, ip, lsr #22
    bb44:	andeq	r3, r0, r8, asr fp
    bb48:	tstlt	r9, r0, lsl #19
    bb4c:	svclt	0x00084281
    bb50:	mrsle	r2, (UNDEF: 0)
    bb54:	strlt	r4, [r8, #-1904]	; 0xfffff890
    bb58:	blmi	114494 <EXEC_NAME@@Base+0xf348c>
    bb5c:	stmdami	r5, {r2, r8, fp, lr}
    bb60:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    bb64:	ldrbtmi	r3, [r8], #-820	; 0xfffffccc
    bb68:	b	15c9b4c <EXEC_NAME@@Base+0x15a8b44>
    bb6c:	andeq	r3, r0, ip, lsl #21
    bb70:	strdeq	r3, [r0], -sl
    bb74:	andeq	r3, r0, r6, lsr fp
    bb78:	stmdavs	r4, {r4, sl, ip, sp, pc}
    bb7c:	strtmi	r6, [r4], r0, lsl #18
    bb80:	blmi	149cfc <EXEC_NAME@@Base+0x128cf4>
    bb84:	svclt	0x00004760
    bb88:	ldrlt	r6, [r0, #-2115]	; 0xfffff7bd
    bb8c:	tstlt	r3, r4, lsl #12
    bb90:	stmdbvs	r0, {r0, r8, sp}
    bb94:	movwcs	r4, #6040	; 0x1798
    bb98:	ldflts	f6, [r0, #-396]	; 0xfffffe74
    bb9c:	ldrlt	r6, [r0, #-2115]	; 0xfffff7bd
    bba0:	tstlt	r3, r4, lsl #12
    bba4:	stmdbvs	r0, {r8, sp}
    bba8:	movwcs	r4, #1944	; 0x798
    bbac:	ldflts	f6, [r0, #-396]	; 0xfffffe74
    bbb0:	smlabblt	fp, r3, r8, r6
    bbb4:	ldrmi	r6, [r8, -r0, lsl #18]
    bbb8:	ldrbmi	r6, [r0, -r0, asr #18]!
    bbbc:	mvnsmi	lr, #737280	; 0xb4000
    bbc0:	andscs	r4, ip, r5, lsl #12
    bbc4:	ldrmi	r4, [r0], r9, lsl #13
    bbc8:			; <UNDEFINED> instruction: 0xf7f7461f
    bbcc:	cdpmi	8, 0, cr14, cr13, cr0, {2}
    bbd0:			; <UNDEFINED> instruction: 0x4604447e
    bbd4:	ldm	r5, {r3, r4, r6, r8, ip, sp, pc}
    bbd8:	movwcs	r0, #7
    bbdc:	stmdals	r4, {r2, r6, r7, r8, fp, sp, lr, pc}
    bbe0:	rscvs	r6, r3, r7, lsr #3
    bbe4:	andeq	lr, r7, r4, lsl #17
    bbe8:	pop	{r5, r9, sl, lr}
    bbec:	blmi	1acbd4 <EXEC_NAME@@Base+0x18bbcc>
    bbf0:	stmdami	r6, {r0, r5, r9, sp}
    bbf4:	ldmpl	r3!, {r0, r8, sp}^
    bbf8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    bbfc:	svc	0x00acf7f6
    bc00:	svclt	0x0000e7f2
    bc04:	andeq	r5, r1, r0, lsr #2
    bc08:	ldrdeq	r0, [r0], -r8
    bc0c:	andeq	r3, r0, r0, asr #21
    bc10:	ldrbmi	r6, [r0, -r0, lsl #18]!
    bc14:	ldrbmi	r6, [r0, -r0, asr #18]!
    bc18:	ldrbmi	r6, [r0, -r0, lsl #19]!
    bc1c:	ldrbmi	r6, [r0, -r0, asr #17]!
    bc20:	ldmdavs	fp, {r0, r1, fp, sp, lr}
    bc24:	svclt	0x00004718
    bc28:	ldrmi	r6, [r8, -r3, asr #16]
    bc2c:			; <UNDEFINED> instruction: 0x4604b510
    bc30:			; <UNDEFINED> instruction: 0xff6ef7ff
    bc34:	smlatblt	fp, r3, r8, r6
    bc38:	ldrmi	r4, [r8, r0, lsr #12]
    bc3c:	pop	{r5, r9, sl, lr}
    bc40:			; <UNDEFINED> instruction: 0xf7f64010
    bc44:	svclt	0x0000beb3
    bc48:	ldrlt	r6, [r0, #-2243]	; 0xfffff73d
    bc4c:	tstlt	fp, r4, lsl #12
    bc50:	ldrmi	r6, [r8, r0, lsl #18]
    bc54:	smlatblt	r8, r0, r9, r6
    bc58:			; <UNDEFINED> instruction: 0xffe8f7ff
    bc5c:	pop	{r5, r9, sl, lr}
    bc60:			; <UNDEFINED> instruction: 0xf7f64010
    bc64:	svclt	0x0000bea3
    bc68:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    bc6c:	tstlt	r8, r8, lsl r8
    bc70:	svclt	0x008af7ff
    bc74:	svclt	0x00004770
    bc78:	strdeq	r5, [r1], -r6
    bc7c:	push	{r0, r1, r3, r5, r8, r9, fp, lr}
    bc80:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    bc84:	sbclt	r4, r9, sl, lsr #24
    bc88:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    bc8c:			; <UNDEFINED> instruction: 0x46074615
    bc90:			; <UNDEFINED> instruction: 0xf853460e
    bc94:	strbmi	r9, [r0], -r4
    bc98:	smlabbcs	r0, r8, r2, r2
    bc9c:			; <UNDEFINED> instruction: 0xf8d9ac01
    bca0:	movtls	r3, #28672	; 0x7000
    bca4:	stmda	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bca8:			; <UNDEFINED> instruction: 0x4640b9dd
    bcac:			; <UNDEFINED> instruction: 0xf7f76026
    bcb0:	bge	945f98 <EXEC_NAME@@Base+0x924f90>
    bcb4:	ldrtmi	r4, [r8], -r9, lsr #12
    bcb8:	addpl	pc, r4, r4, asr #17
    bcbc:	svc	0x003ef7f6
    bcc0:	svclt	0x00183001
    bcc4:	andsle	r4, sl, lr, lsr #12
    bcc8:	addsmi	r9, lr, #36, 22	; 0x9000
    bccc:	strcs	sp, [r0], #-30	; 0xffffffe2
    bcd0:	strtmi	r9, [r0], -r7, asr #20
    bcd4:	ldrdcc	pc, [r0], -r9
    bcd8:			; <UNDEFINED> instruction: 0xd124429a
    bcdc:	pop	{r0, r3, r6, ip, sp, pc}
    bce0:	strcs	r8, [r0, #-1008]	; 0xfffffc10
    bce4:	eorvs	r4, r5, r0, asr #12
    bce8:	ldm	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bcec:	bge	91d598 <EXEC_NAME@@Base+0x8fc590>
    bcf0:			; <UNDEFINED> instruction: 0xf8c44638
    bcf4:			; <UNDEFINED> instruction: 0xf7f65084
    bcf8:	andcc	lr, r1, r2, lsr #30
    bcfc:	stmdami	sp, {r2, r5, r6, r7, r8, ip, lr, pc}
    bd00:	ldrbtcc	pc, [pc], #79	; bd08 <ntfs_check_empty_dir@plt+0x8cc0>	; <UNPREDICTABLE>
    bd04:			; <UNDEFINED> instruction: 0xf7f64478
    bd08:			; <UNDEFINED> instruction: 0xe7e1eef6
    bd0c:	ldrtmi	r4, [r8], -r1, lsr #12
    bd10:			; <UNDEFINED> instruction: 0xf7f62200
    bd14:	mcrrne	15, 1, lr, r3, cr4
    bd18:	bicsle	r4, r8, r4, lsl #12
    bd1c:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    bd20:	mcr	7, 7, pc, cr8, cr6, {7}	; <UNPREDICTABLE>
    bd24:			; <UNDEFINED> instruction: 0xf7f6e7d4
    bd28:	svclt	0x0000eea4
    bd2c:	andeq	r5, r1, lr, rrx
    bd30:	andeq	r0, r0, r0, asr #5
    bd34:	ldrdeq	r3, [r0], -r8
    bd38:	andeq	r3, r0, r2, ror #19
    bd3c:	andcs	fp, r0, #56, 10	; 0xe000000
    bd40:			; <UNDEFINED> instruction: 0x46054c12
    bd44:	ldrbtmi	r2, [ip], #-1
    bd48:			; <UNDEFINED> instruction: 0xf7ff4621
    bd4c:	mulcc	r1, r7, pc	; <UNPREDICTABLE>
    bd50:	andcs	sp, r0, #25
    bd54:	andcs	r4, r2, r1, lsr #12
    bd58:			; <UNDEFINED> instruction: 0xff90f7ff
    bd5c:	andsle	r3, r2, r1
    bd60:	andcs	r4, r0, #34603008	; 0x2100000
    bd64:			; <UNDEFINED> instruction: 0xf7ff200f
    bd68:	andcc	pc, r1, r9, lsl #31
    bd6c:	andcs	sp, r0, #11
    bd70:	andcs	r2, sp, r1, lsl #2
    bd74:			; <UNDEFINED> instruction: 0xff82f7ff
    bd78:	andle	r3, r4, r1
    bd7c:	andcs	r4, r0, r4, lsl #22
    bd80:	andsvs	r4, sp, fp, ror r4
    bd84:			; <UNDEFINED> instruction: 0xf04fbd38
    bd88:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    bd8c:			; <UNDEFINED> instruction: 0xffffff1f
    bd90:	andeq	r5, r1, r0, ror #7
    bd94:	blmi	59e5f0 <EXEC_NAME@@Base+0x57d5e8>
    bd98:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    bd9c:	ldrlt	r6, [r0, #-2065]	; 0xfffff7ef
    bda0:	svclt	0x00044281
    bda4:	andsvs	r2, r3, r0, lsl #6
    bda8:	ldcmi	0, cr13, [r2], {8}
    bdac:	ldmdami	r2, {r0, r1, r4, r5, r9, sp}
    bdb0:	ldmdbpl	fp, {r0, r8, sp}
    bdb4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    bdb8:	mcr	7, 6, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
    bdbc:	andcs	r4, r1, #3840	; 0xf00
    bdc0:	ldrbtmi	r4, [ip], #-1552	; 0xfffff9f0
    bdc4:			; <UNDEFINED> instruction: 0xf7ff4621
    bdc8:	qsaxmi	pc, r1, r9	; <UNPREDICTABLE>
    bdcc:	andcs	r2, r2, r1, lsl #4
    bdd0:			; <UNDEFINED> instruction: 0xff54f7ff
    bdd4:	andcs	r4, r1, #34603008	; 0x2100000
    bdd8:			; <UNDEFINED> instruction: 0xf7ff200f
    bddc:	andcs	pc, r1, #316	; 0x13c
    bde0:	andcs	r4, sp, r1, lsl r6
    bde4:			; <UNDEFINED> instruction: 0x4010e8bd
    bde8:	svclt	0x0000e748
    bdec:	andeq	r5, r1, r8, asr #7
    bdf0:	andeq	r4, r1, r6, asr pc
    bdf4:	ldrdeq	r0, [r0], -r8
    bdf8:	andeq	r3, r0, ip, ror #18
    bdfc:			; <UNDEFINED> instruction: 0xfffffea3
    be00:			; <UNDEFINED> instruction: 0x4605b538
    be04:	strmi	r4, [ip], -r8, lsl #12
    be08:	svc	0x005cf7f6
    be0c:	strmi	r4, [r2], -r1, lsr #12
    be10:			; <UNDEFINED> instruction: 0xf7f74628
    be14:	blx	fec4615c <EXEC_NAME@@Base+0xfec25154>
    be18:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    be1c:	svclt	0x0000bd38
    be20:	mvnsmi	lr, #737280	; 0xb4000
    be24:			; <UNDEFINED> instruction: 0xf8d04605
    be28:	addlt	r9, r3, r0
    be2c:			; <UNDEFINED> instruction: 0x460e4f1c
    be30:			; <UNDEFINED> instruction: 0xf1b9447f
    be34:	andsle	r0, r9, r0, lsl #30
    be38:	ldrmi	r4, [r4], -r8, asr #12
    be3c:	svc	0x0042f7f6
    be40:	ldrtmi	r4, [r0], -r0, lsl #13
    be44:	svc	0x003ef7f6
    be48:	strbmi	r1, [r1], #-3233	; 0xfffff35f
    be4c:	strbmi	r4, [r8], -r1, lsl #8
    be50:	mcr	7, 1, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
    be54:	orrslt	r4, r8, r4, lsl #12
    be58:	strbmi	r4, [r0], #-2834	; 0xfffff4ee
    be5c:			; <UNDEFINED> instruction: 0xf04f9600
    be60:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    be64:			; <UNDEFINED> instruction: 0xf7f62101
    be68:	and	lr, r4, r6, ror pc
    be6c:			; <UNDEFINED> instruction: 0xf7f64608
    be70:			; <UNDEFINED> instruction: 0x4604edfa
    be74:	andcs	fp, r0, r0, lsr #2
    be78:	andlt	r6, r3, ip, lsr #32
    be7c:	mvnshi	lr, #12386304	; 0xbd0000
    be80:	tstcs	r1, r9, lsl #16
    be84:	bmi	29eab0 <EXEC_NAME@@Base+0x27daa8>
    be88:	ldrbtmi	r5, [fp], #-2104	; 0xfffff7c8
    be8c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    be90:	svc	0x0084f7f6
    be94:	rscscc	pc, pc, pc, asr #32
    be98:	pop	{r0, r1, ip, sp, pc}
    be9c:	svclt	0x000083f0
    bea0:	andeq	r4, r1, r0, asr #29
    bea4:	strdeq	r3, [r0], -r2
    bea8:	ldrdeq	r0, [r0], -r8
    beac:	andeq	r3, r0, lr, asr #17
    beb0:	ldrdeq	r3, [r0], -ip
    beb4:			; <UNDEFINED> instruction: 0xf7f6b510
    beb8:	stmiblt	r0, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    bebc:	svc	0x0056f7f6
    bec0:			; <UNDEFINED> instruction: 0xf7f64604
    bec4:			; <UNDEFINED> instruction: 0x4621ee36
    bec8:			; <UNDEFINED> instruction: 0xf04f4602
    becc:			; <UNDEFINED> instruction: 0xf7f730ff
    bed0:	stmdacs	r0, {r1, r4, r7, fp, sp, lr, pc}
    bed4:			; <UNDEFINED> instruction: 0xf7f6db27
    bed8:	adcmi	lr, r0, #44, 28	; 0x2c0
    bedc:			; <UNDEFINED> instruction: 0xf7f6d11c
    bee0:	tstlt	r8, r4, lsl #28
    bee4:	ldclt	0, cr2, [r0, #-0]
    bee8:	stcl	7, cr15, [r8, #-984]	; 0xfffffc28
    beec:			; <UNDEFINED> instruction: 0xf7f64604
    bef0:			; <UNDEFINED> instruction: 0x4621edfc
    bef4:			; <UNDEFINED> instruction: 0xf04f4602
    bef8:			; <UNDEFINED> instruction: 0xf7f630ff
    befc:	stmdacs	r0, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    bf00:			; <UNDEFINED> instruction: 0xf7f6db18
    bf04:	addmi	lr, r4, #15488	; 0x3c80
    bf08:	stmdami	lr, {r2, r3, r5, r6, r7, ip, lr, pc}
    bf0c:			; <UNDEFINED> instruction: 0xf7f64478
    bf10:			; <UNDEFINED> instruction: 0xf04fedf2
    bf14:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    bf18:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    bf1c:	stcl	7, cr15, [sl, #984]!	; 0x3d8
    bf20:	rscscc	pc, pc, pc, asr #32
    bf24:	stmdami	r9, {r4, r8, sl, fp, ip, sp, pc}
    bf28:			; <UNDEFINED> instruction: 0xf7f64478
    bf2c:			; <UNDEFINED> instruction: 0xf04fede4
    bf30:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    bf34:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    bf38:	ldcl	7, cr15, [ip, #984]	; 0x3d8
    bf3c:	rscscc	pc, pc, pc, asr #32
    bf40:	svclt	0x0000bd10
    bf44:	ldrdeq	r3, [r0], -r4
    bf48:	andeq	r3, r0, sl, lsl #17
    bf4c:	andeq	r3, r0, r0, ror #16
    bf50:	andeq	r3, r0, lr, lsl #17
    bf54:	bmi	c1ec18 <EXEC_NAME@@Base+0xbfdc10>
    bf58:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    bf5c:	ldmpl	ip, {r2, r7, ip, sp, pc}
    bf60:	movwls	r6, #14371	; 0x3823
    bf64:	stcl	7, cr15, [r0, #984]	; 0x3d8
    bf68:	bge	b85d0 <EXEC_NAME@@Base+0x975c8>
    bf6c:	strbtmi	sl, [r8], -r1, lsl #18
    bf70:	svc	0x005cf7f6
    bf74:	blle	dd5f7c <EXEC_NAME@@Base+0xdb4f74>
    bf78:	rscscc	pc, pc, #79	; 0x4f
    bf7c:	ldrmi	r9, [r0], -r2, lsl #18
    bf80:	svc	0x0090f7f6
    bf84:	blle	d15f8c <EXEC_NAME@@Base+0xcf4f84>
    bf88:	stc	7, cr15, [lr, #984]!	; 0x3d8
    bf8c:	addsmi	r9, r8, #2048	; 0x800
    bf90:			; <UNDEFINED> instruction: 0xf7f6d123
    bf94:	stmdblt	r8!, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    bf98:	stmdavs	r3!, {r0, r1, r9, fp, ip, pc}
    bf9c:	teqle	r7, sl	; <illegal shifter operand>
    bfa0:	ldclt	0, cr11, [r0, #-16]
    bfa4:	stmdbge	r1, {r1, r9, fp, sp, pc}
    bfa8:			; <UNDEFINED> instruction: 0xf7f64668
    bfac:	stmdacs	r0, {r1, r3, r4, r8, sl, fp, sp, lr, pc}
    bfb0:			; <UNDEFINED> instruction: 0xf04fdb24
    bfb4:	stmdbls	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    bfb8:			; <UNDEFINED> instruction: 0xf7f74610
    bfbc:	stmdacs	r0, {r2, r3, r4, fp, sp, lr, pc}
    bfc0:			; <UNDEFINED> instruction: 0xf7f6db21
    bfc4:	blls	c76a4 <EXEC_NAME@@Base+0xa669c>
    bfc8:	svclt	0x00084298
    bfcc:	rscle	r2, r3, r0
    bfd0:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    bfd4:	stc	7, cr15, [lr, #984]	; 0x3d8
    bfd8:	ldmdami	r1, {r0, r1, sp, lr, pc}
    bfdc:			; <UNDEFINED> instruction: 0xf7f64478
    bfe0:			; <UNDEFINED> instruction: 0xf04fed8a
    bfe4:			; <UNDEFINED> instruction: 0xe7d730ff
    bfe8:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    bfec:	stc	7, cr15, [r2, #984]	; 0x3d8
    bff0:	stmdami	sp, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    bff4:			; <UNDEFINED> instruction: 0xf7f64478
    bff8:			; <UNDEFINED> instruction: 0xe7f2ed7e
    bffc:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    c000:	ldcl	7, cr15, [r8, #-984]!	; 0xfffffc28
    c004:	stmdami	sl, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    c008:			; <UNDEFINED> instruction: 0xf7f64478
    c00c:			; <UNDEFINED> instruction: 0xe7e8ed74
    c010:	stc	7, cr15, [lr, #-984]!	; 0xfffffc28
    c014:	muleq	r1, r8, sp
    c018:	andeq	r0, r0, r0, asr #5
    c01c:	andeq	r3, r0, sl, asr #17
    c020:	andeq	r3, r0, r4, ror #16
    c024:	andeq	r3, r0, r6, lsl r8
    c028:	andeq	r3, r0, ip, lsr #16
    c02c:	andeq	r3, r0, lr, asr r8
    c030:	andeq	r3, r0, r4, ror r8
    c034:	svcmi	0x00f0e92d
    c038:			; <UNDEFINED> instruction: 0xf8df4606
    c03c:			; <UNDEFINED> instruction: 0x461cab10
    c040:	bleq	34a3c4 <EXEC_NAME@@Base+0x3293bc>
    c044:	cfldr32vc	mvfx15, [r9, #-692]	; 0xfffffd4c
    c048:			; <UNDEFINED> instruction: 0xf8df44fa
    c04c:	strmi	r5, [pc], -r8, lsl #22
    c050:			; <UNDEFINED> instruction: 0xf85a99a2
    c054:	ldrbtmi	r3, [sp], #-0
    c058:			; <UNDEFINED> instruction: 0x46284691
    c05c:	ldmdavs	fp, {r0, r2, r8, r9, ip, pc}
    c060:			; <UNDEFINED> instruction: 0xf0019397
    c064:	stmdacs	r0, {r0, r1, r2, r6, r7, r8, fp, ip, sp, lr, pc}
    c068:	strbhi	pc, [r1], #-0	; <UNPREDICTABLE>
    c06c:	andscs	r4, fp, r0, lsl #13
    c070:	svc	0x008ef7f6
    c074:	cdpcs	0, 0, cr9, cr0, cr6, {0}
    c078:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
    c07c:			; <UNDEFINED> instruction: 0xff6af7ff
    c080:			; <UNDEFINED> instruction: 0xf0402800
    c084:			; <UNDEFINED> instruction: 0xf8df811e
    c088:	ldrdcs	r6, [r2, -r0]
    c08c:			; <UNDEFINED> instruction: 0x4630447e
    c090:	ldc	7, cr15, [r0, #984]!	; 0x3d8
    c094:			; <UNDEFINED> instruction: 0xf7ff4683
    c098:	andls	pc, r9, sp, lsl #30
    c09c:			; <UNDEFINED> instruction: 0xf0402800
    c0a0:			; <UNDEFINED> instruction: 0xf1bb8110
    c0a4:			; <UNDEFINED> instruction: 0xf0003fff
    c0a8:			; <UNDEFINED> instruction: 0x4630819d
    c0ac:	ldcl	7, cr15, [sl], {246}	; 0xf6
    c0b0:	stmdacs	r0, {r1, r2, r3, ip, pc}
    c0b4:	strthi	pc, [sl], #0
    c0b8:	svccc	0x00fff1bb
    c0bc:	ldrbhi	pc, [r7], #-704	; 0xfffffd40	; <UNPREDICTABLE>
    c0c0:	mrrc	7, 15, pc, ip, cr6	; <UNPREDICTABLE>
    c0c4:			; <UNDEFINED> instruction: 0xf8dfb398
    c0c8:			; <UNDEFINED> instruction: 0xf8df6a94
    c0cc:	ldrbtmi	r1, [lr], #-2708	; 0xfffff56c
    c0d0:			; <UNDEFINED> instruction: 0x46304479
    c0d4:	svc	0x003cf7f6
    c0d8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    c0dc:	cmnhi	r7, #0	; <UNPREDICTABLE>
    c0e0:	bls	fe04a464 <EXEC_NAME@@Base+0xfe02945c>
    c0e4:			; <UNDEFINED> instruction: 0xf8df9e09
    c0e8:	ldrbtmi	r3, [r9], #2688	; 0xa80
    c0ec:	movwls	r4, #29819	; 0x747b
    c0f0:			; <UNDEFINED> instruction: 0xf7f64638
    c0f4:	orrslt	lr, r0, r8, ror #26
    c0f8:	strbmi	r6, [r9], -r5, lsl #17
    c0fc:			; <UNDEFINED> instruction: 0xf7f64628
    c100:	teqlt	r0, r6	; <illegal shifter operand>
    c104:	andcs	r4, r5, #40, 12	; 0x2800000
    c108:			; <UNDEFINED> instruction: 0xf7f69907
    c10c:	stmdacs	r0, {r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    c110:	ldrtmi	sp, [r8], -lr, ror #3
    c114:			; <UNDEFINED> instruction: 0xf7f63601
    c118:	stmdacs	r0, {r1, r2, r4, r6, r8, sl, fp, sp, lr, pc}
    c11c:	strmi	sp, [r5], -ip, ror #3
    c120:			; <UNDEFINED> instruction: 0xf7f64638
    c124:			; <UNDEFINED> instruction: 0xf5b6ee72
    c128:			; <UNDEFINED> instruction: 0xf2807f7a
    c12c:	ldcge	3, cr8, [sl, #-244]	; 0xffffff0c
    c130:	andcs	r4, r3, r1, asr #12
    c134:			; <UNDEFINED> instruction: 0xf7f6462a
    c138:	andcc	lr, r1, r2, lsr pc
    c13c:	ldrthi	pc, [sl], #-0	; <UNPREDICTABLE>
    c140:	ldc	7, cr15, [ip], {246}	; 0xf6
    c144:			; <UNDEFINED> instruction: 0xf0002800
    c148:	stmdbvs	fp!, {r0, r2, r4, r5, r9, pc}
    c14c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    c150:	svcmi	0x0080f5b3
    c154:	adchi	pc, sp, #0
    c158:	svcmi	0x0000f5b3
    c15c:	andshi	pc, r0, #64	; 0x40
    c160:	strbmi	r2, [r0], -r1, lsl #2
    c164:	stcl	7, cr15, [r6, #-984]	; 0xfffffc28
    c168:	andls	r1, r8, r3, asr #24
    c16c:	ldrthi	pc, [r9], #-0	; <UNPREDICTABLE>
    c170:	stmdbls	r8, {r1, r3, r5, r9, sl, lr}
    c174:			; <UNDEFINED> instruction: 0xf7f62003
    c178:	ldrdcc	lr, [r1], -r0
    c17c:	strbthi	pc, [fp], #-0	; <UNPREDICTABLE>
    c180:	vst2.8	{d6,d8}, [r3 :128], fp
    c184:			; <UNDEFINED> instruction: 0xf5b34370
    c188:			; <UNDEFINED> instruction: 0xf0404f00
    c18c:	blls	22d100 <EXEC_NAME@@Base+0x20c0f8>
    c190:	addvc	pc, r0, #1325400064	; 0x4f000000
    c194:	ldmibeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c198:			; <UNDEFINED> instruction: 0xf04f2101
    c19c:			; <UNDEFINED> instruction: 0x960d36ff
    c1a0:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
    c1a4:	stmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c1a8:	ldrbtmi	r9, [fp], #-20	; 0xffffffec
    c1ac:	ldcl	7, cr15, [r2, #984]	; 0x3d8
    c1b0:	strtmi	r6, [r0], -sl, lsr #18
    c1b4:	smladcs	r0, r7, fp, sl
    c1b8:	andsls	r9, r5, #12, 6	; 0x30000000
    c1bc:			; <UNDEFINED> instruction: 0xf7f69717
    c1c0:	addcc	lr, r0, r2, lsl #27
    c1c4:	stcl	7, cr15, [r2, #-984]	; 0xfffffc28
    c1c8:	stmdacs	r0, {r4, ip, pc}
    c1cc:	ldrbhi	pc, [r8], #-0	; <UNPREDICTABLE>
    c1d0:	movwls	r2, #29446	; 0x7306
    c1d4:	ldmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c1d8:	ldrbtmi	r7, [fp], #-2086	; 0xfffff7da
    c1dc:			; <UNDEFINED> instruction: 0xf8df930a
    c1e0:	mulsls	r1, r8, r9
    c1e4:	movwls	r4, #46203	; 0xb47b
    c1e8:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c1ec:	blhi	4c6928 <EXEC_NAME@@Base+0x4a5920>
    c1f0:	movwls	r4, #62587	; 0xf47b
    c1f4:	stmdbls	sl, {r1, r2, r3, r6, r8, r9, ip, sp, pc}
    c1f8:			; <UNDEFINED> instruction: 0xf7ff4620
    c1fc:	cdpcs	14, 2, cr15, cr12, cr1, {0}
    c200:	stclne	15, cr11, [r2], #-112	; 0xffffff90
    c204:	mrsle	r2, SP_irq
    c208:	ldrtmi	lr, [r3], -lr, rrx
    c20c:	mulhi	r0, r2, r8
    c210:	mrrcne	6, 1, r4, lr, cr5
    c214:			; <UNDEFINED> instruction: 0xf1b83201
    c218:	svclt	0x00180f00
    c21c:	svceq	0x002cf1b8
    c220:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    c224:	sbchi	pc, r8, r0, asr #32
    c228:	cmnle	r2, r6, lsl #28
    c22c:	ldmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c230:			; <UNDEFINED> instruction: 0x46204632
    c234:			; <UNDEFINED> instruction: 0xf7f64479
    c238:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    c23c:	movwcs	sp, #4441	; 0x1159
    c240:			; <UNDEFINED> instruction: 0xf1b89309
    c244:			; <UNDEFINED> instruction: 0xf0400f00
    c248:	bls	46c520 <EXEC_NAME@@Base+0x44b518>
    c24c:	ldmib	sp, {r8, r9, sp}^
    c250:	andsvc	r8, r3, r2, lsl fp
    c254:			; <UNDEFINED> instruction: 0xf0139b07
    c258:			; <UNDEFINED> instruction: 0xf0000501
    c25c:			; <UNDEFINED> instruction: 0xf8df80f0
    c260:	ldrbtmi	r5, [sp], #-2340	; 0xfffff6dc
    c264:	svcne	0x0010f855
    c268:			; <UNDEFINED> instruction: 0xf0002900
    c26c:	stmiavs	fp!, {r1, r3, r5, r7, r8, pc}
    c270:	rscsle	r2, r7, r0, lsl #22
    c274:	bls	1e6428 <EXEC_NAME@@Base+0x1c5420>
    c278:	rscsle	r4, r3, sl, lsl r2
    c27c:	stmdals	ip, {r9, sp}
    c280:	stc2l	7, cr15, [lr, #1020]	; 0x3fc
    c284:	mvnle	r3, r1
    c288:	strtmi	r2, [ip], -r0, lsl #10
    c28c:			; <UNDEFINED> instruction: 0xf7ffe129
    c290:	ldmiblt	r0!, {r0, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    c294:	stc	7, cr15, [r8], #-984	; 0xfffffc28
    c298:			; <UNDEFINED> instruction: 0xf0002800
    c29c:			; <UNDEFINED> instruction: 0xf1b980c9
    c2a0:	strbmi	r0, [r0], -r0, lsl #30
    c2a4:	strbmi	fp, [r9], -ip, lsl #30
    c2a8:			; <UNDEFINED> instruction: 0xf7f62102
    c2ac:			; <UNDEFINED> instruction: 0xf1b0ec98
    c2b0:	svclt	0x00083fff
    c2b4:	strmi	r2, [r3], r0, lsl #30
    c2b8:	subshi	pc, ip, #0
    c2bc:	ldc2l	7, cr15, [sl, #1020]!	; 0x3fc
    c2c0:			; <UNDEFINED> instruction: 0xf04fb108
    c2c4:	stmdals	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp}
    c2c8:	mcr	7, 3, pc, cr2, cr6, {7}	; <UNPREDICTABLE>
    c2cc:			; <UNDEFINED> instruction: 0xf7f64640
    c2d0:	blls	187098 <EXEC_NAME@@Base+0x166090>
    c2d4:	bls	fe5ddc3c <EXEC_NAME@@Base+0xfe5bcc34>
    c2d8:	addsmi	r6, sl, #1769472	; 0x1b0000
    c2dc:	mvnhi	pc, #64	; 0x40
    c2e0:	cfldr32vc	mvfx15, [r9, #-52]	; 0xffffffcc
    c2e4:	svchi	0x00f0e8bd
    c2e8:			; <UNDEFINED> instruction: 0xf0402800
    c2ec:			; <UNDEFINED> instruction: 0x460681dc
    c2f0:	stmdbls	fp, {r0, r2, r5, r9, sl, lr}
    c2f4:			; <UNDEFINED> instruction: 0xf7ff4620
    c2f8:	stmdacs	r0, {r0, r1, r7, r8, sl, fp, ip, sp, lr, pc}
    c2fc:	stmdbls	pc, {r0, r1, r4, r6, r8, ip, lr, pc}	; <UNPREDICTABLE>
    c300:			; <UNDEFINED> instruction: 0xf7ff4620
    c304:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    c308:			; <UNDEFINED> instruction: 0xf8dfd14d
    c30c:			; <UNDEFINED> instruction: 0x4620187c
    c310:			; <UNDEFINED> instruction: 0xf7ff4479
    c314:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    c318:			; <UNDEFINED> instruction: 0xf8dfd145
    c31c:			; <UNDEFINED> instruction: 0x46201870
    c320:			; <UNDEFINED> instruction: 0xf7ff4479
    c324:	strmi	pc, [r1], sp, ror #26
    c328:	teqle	ip, r0, lsl #16
    c32c:			; <UNDEFINED> instruction: 0xf0402e0a
    c330:			; <UNDEFINED> instruction: 0xf8df8092
    c334:			; <UNDEFINED> instruction: 0x4632185c
    c338:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    c33c:	mrc	7, 1, APSR_nzcv, cr10, cr6, {7}
    c340:			; <UNDEFINED> instruction: 0xf0402800
    c344:	ldmdage	r5!, {r3, r7, pc}
    c348:	bl	fe1ca328 <EXEC_NAME@@Base+0xfe1a9320>
    c34c:			; <UNDEFINED> instruction: 0xf0402800
    c350:			; <UNDEFINED> instruction: 0xf10d8082
    c354:			; <UNDEFINED> instruction: 0xf10d0b64
    c358:			; <UNDEFINED> instruction: 0xf8df0860
    c35c:			; <UNDEFINED> instruction: 0xf50d1838
    c360:	ldrbmi	r7, [fp], -fp, lsr #1
    c364:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
    c368:	ldcl	7, cr15, [sl], #984	; 0x3d8
    c36c:	cmnle	r2, r2, lsl #16
    c370:	ldrdcs	pc, [r0], -r8
    c374:	stmdale	r4, {r1, r9, fp, sp}
    c378:			; <UNDEFINED> instruction: 0xf8dbd16d
    c37c:	blcs	118384 <EXEC_NAME@@Base+0xf737c>
    c380:			; <UNDEFINED> instruction: 0xf8dfd969
    c384:	tstcs	r1, r4, lsl r8
    c388:	ldrdmi	pc, [r0], -fp
    c38c:	stmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c390:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    c394:	strcs	lr, [r0], #-2509	; 0xfffff633
    c398:			; <UNDEFINED> instruction: 0xf8df447b
    c39c:	stmdavs	r0, {r2, fp, sp}
    c3a0:			; <UNDEFINED> instruction: 0xf7f6447a
    c3a4:			; <UNDEFINED> instruction: 0xf895ecfc
    c3a8:			; <UNDEFINED> instruction: 0xf1b88000
    c3ac:			; <UNDEFINED> instruction: 0xf43f0f00
    c3b0:	stmdavc	lr!, {r2, r3, r6, r8, r9, sl, fp, sp, pc}^
    c3b4:	ldr	r1, [sp, -ip, ror #24]
    c3b8:			; <UNDEFINED> instruction: 0xf1a31f9e
    c3bc:	tstlt	r7, r5, lsl #16
    c3c0:			; <UNDEFINED> instruction: 0xf7f64638
    c3c4:			; <UNDEFINED> instruction: 0x4640eaf6
    c3c8:	mcrr	7, 15, pc, r0, cr6	; <UNPREDICTABLE>
    c3cc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    c3d0:	stclne	0, cr13, [r1, #468]!	; 0x1d4
    c3d4:			; <UNDEFINED> instruction: 0xf7f64632
    c3d8:	movwcs	lr, #2850	; 0xb22
    c3dc:	mulhi	r0, r5, r8
    c3e0:			; <UNDEFINED> instruction: 0xe72e55bb
    c3e4:	stc	7, cr15, [sl], #984	; 0x3d8
    c3e8:	sbfxcc	pc, pc, #17, #13
    c3ec:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    c3f0:	stmdavs	r0, {r2, r3, r4, fp, sp, lr}
    c3f4:	svclt	0x00182802
    c3f8:	tstle	ip, r3, lsl r8
    c3fc:	sbfxcc	pc, pc, #17, #5
    c400:			; <UNDEFINED> instruction: 0xf8df4620
    c404:	smlatbcs	r1, r4, r7, r2
    c408:			; <UNDEFINED> instruction: 0xf04f447b
    c40c:	ldrbtmi	r3, [sl], #-3071	; 0xfffff401
    c410:	stcl	7, cr15, [r4], {246}	; 0xf6
    c414:			; <UNDEFINED> instruction: 0xf7f6e757
    c418:			; <UNDEFINED> instruction: 0xf8dfec2c
    c41c:			; <UNDEFINED> instruction: 0x96002790
    c420:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
    c424:	andls	r2, r1, r1, lsl #2
    c428:			; <UNDEFINED> instruction: 0xf7f64620
    c42c:			; <UNDEFINED> instruction: 0xe74aecb8
    c430:	strtmi	r4, [r8], -sl, asr #12
    c434:			; <UNDEFINED> instruction: 0xf0004641
    c438:	strmi	pc, [r3], sp, lsl #30
    c43c:			; <UNDEFINED> instruction: 0xf8dfe73e
    c440:			; <UNDEFINED> instruction: 0x462a1770
    c444:	ldrbtmi	r9, [r9], #-2060	; 0xfffff7f4
    c448:	stc2l	7, cr15, [sl], #1020	; 0x3fc
    c44c:			; <UNDEFINED> instruction: 0xf47f3001
    c450:	strtmi	sl, [ip], -r6, lsl #30
    c454:			; <UNDEFINED> instruction: 0xf8dfe045
    c458:			; <UNDEFINED> instruction: 0x4623875c
    c45c:	smmlslt	r8, pc, r8, pc	; <UNPREDICTABLE>
    c460:	ldrbtmi	r2, [r8], #2
    c464:			; <UNDEFINED> instruction: 0x464444fb
    c468:	mul	r9, r8, r6
    c46c:	svcmi	0x0010f85b
    c470:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    c474:			; <UNDEFINED> instruction: 0xf0002c00
    c478:			; <UNDEFINED> instruction: 0x462081d9
    c47c:	stc	7, cr15, [r2], #-984	; 0xfffffc28
    c480:	ldrhle	r4, [r3, #32]!
    c484:	strbmi	r4, [r1], -r2, lsl #12
    c488:			; <UNDEFINED> instruction: 0xf7f64620
    c48c:	stmdacs	r0, {r2, r4, r7, r8, sl, fp, sp, lr, pc}
    c490:			; <UNDEFINED> instruction: 0xf8dfd1ec
    c494:	strtmi	r3, [r0], r8, lsr #14
    c498:	bl	dd68c <EXEC_NAME@@Base+0xbc684>
    c49c:	ldmib	r3, {r0, r3, r8, r9, ip}^
    c4a0:	ldmdavs	ip, {r1, r8, fp, sp, lr}^
    c4a4:	svceq	0x0000f1b9
    c4a8:	eorshi	pc, r8, #0
    c4ac:	mulhi	r0, r5, r8
    c4b0:	vmlacs.f64	d9, d0, d7
    c4b4:	bicshi	pc, sl, r0
    c4b8:	movwls	r4, #29475	; 0x7323
    c4bc:			; <UNDEFINED> instruction: 0xf8dfe6c1
    c4c0:			; <UNDEFINED> instruction: 0x460526d8
    c4c4:	usatcc	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    c4c8:	ldmib	sp, {r0, r8, sp}^
    c4cc:			; <UNDEFINED> instruction: 0x463c8b12
    c4d0:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    c4d4:			; <UNDEFINED> instruction: 0xf8df447b
    c4d8:	stmdavs	r0, {r2, r3, r5, r6, r7, r9, sl, sp}
    c4dc:			; <UNDEFINED> instruction: 0xf7f6447a
    c4e0:			; <UNDEFINED> instruction: 0x4620ec5e
    c4e4:			; <UNDEFINED> instruction: 0xf7f62400
    c4e8:	strtmi	lr, [r8], -r4, ror #20
    c4ec:	b	184a4cc <EXEC_NAME@@Base+0x18294c4>
    c4f0:	strtmi	r9, [r1], ip, lsl #22
    c4f4:			; <UNDEFINED> instruction: 0xf04f4625
    c4f8:	ldmdavs	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}
    c4fc:	b	164a4dc <EXEC_NAME@@Base+0x16294d4>
    c500:			; <UNDEFINED> instruction: 0xf7f64638
    c504:	ldmdals	r0, {r1, r2, r4, r6, r9, fp, sp, lr, pc}
    c508:	b	14ca4e8 <EXEC_NAME@@Base+0x14a94e0>
    c50c:	movwcc	r9, #6925	; 0x1b0d
    c510:	svcls	0x000dd006
    c514:			; <UNDEFINED> instruction: 0xf7f64638
    c518:	ldrtmi	lr, [r8], -r4, lsl #26
    c51c:	ldcl	7, cr15, [lr, #-984]	; 0xfffffc28
    c520:	mcrrne	8, 0, r9, r3, cr8
    c524:			; <UNDEFINED> instruction: 0xf7f6d001
    c528:			; <UNDEFINED> instruction: 0x3601ed5a
    c52c:			; <UNDEFINED> instruction: 0xf7ffd03c
    c530:	bllt	ff24b97c <EXEC_NAME@@Base+0xff22a974>
    c534:	b	ff64a514 <EXEC_NAME@@Base+0xff62950c>
    c538:	stmiblt	r8, {r0, r9, sl, lr}
    c53c:	b	ff9ca51c <EXEC_NAME@@Base+0xff9a9514>
    c540:			; <UNDEFINED> instruction: 0xf0003001
    c544:			; <UNDEFINED> instruction: 0xf8df8197
    c548:	strtmi	r0, [fp], -r0, lsl #13
    c54c:	andls	pc, r0, sp, asr #17
    c550:	strtmi	r4, [r1], -r2, asr #12
    c554:			; <UNDEFINED> instruction: 0xf0004478
    c558:	andcc	pc, r1, r7, lsr #27
    c55c:	bicshi	pc, r7, r0
    c560:	stc2	7, cr15, [r8], #1020	; 0x3fc
    c564:	strtmi	fp, [r0], -r0, lsl #22
    c568:	b	8ca548 <EXEC_NAME@@Base+0x8a9540>
    c56c:			; <UNDEFINED> instruction: 0xf7f64628
    c570:	strbmi	lr, [r8], -r0, lsr #20
    c574:	b	74a554 <EXEC_NAME@@Base+0x72954c>
    c578:			; <UNDEFINED> instruction: 0xf7f6980e
    c57c:	ssat	lr, #3, sl, lsl #20
    c580:			; <UNDEFINED> instruction: 0x0614f8df
    c584:			; <UNDEFINED> instruction: 0xf8df2101
    c588:			; <UNDEFINED> instruction: 0xf8df3644
    c58c:			; <UNDEFINED> instruction: 0xf85a2644
    c590:	ldrbtmi	r0, [fp], #-0
    c594:	andhi	pc, r0, sp, asr #17
    c598:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    c59c:	bl	fffca57c <EXEC_NAME@@Base+0xfffa9574>
    c5a0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c5a4:	strbmi	r4, [sp], -ip, asr #12
    c5a8:			; <UNDEFINED> instruction: 0xf04f4658
    c5ac:			; <UNDEFINED> instruction: 0xf7f63bff
    c5b0:	bfi	lr, r6, (invalid: 26:24)
    c5b4:	mvnscc	pc, #79	; 0x4f
    c5b8:	subshi	pc, r0, sp, asr #17
    c5bc:	movwls	r9, #54024	; 0xd308
    c5c0:	cfstr32ls	mvfx14, [ip, #-984]	; 0xfffffc28
    c5c4:	strmi	r4, [ip], -sl, lsl #12
    c5c8:			; <UNDEFINED> instruction: 0x46289910
    c5cc:	stc2	7, cr15, [r8], #-1020	; 0xfffffc04
    c5d0:			; <UNDEFINED> instruction: 0xf0003001
    c5d4:	stmdavs	sp!, {r2, r9, pc}
    c5d8:			; <UNDEFINED> instruction: 0xf7f64628
    c5dc:	stmdacc	r1, {r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    c5e0:	blcs	b23694 <EXEC_NAME@@Base+0xb0268c>
    c5e4:	strtpl	fp, [ip], #-3848	; 0xfffff0f8
    c5e8:	stmib	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c5ec:			; <UNDEFINED> instruction: 0xf0402800
    c5f0:			; <UNDEFINED> instruction: 0xf7f68102
    c5f4:	strmi	lr, [r4], -r4, asr #19
    c5f8:	bl	fee4a5d8 <EXEC_NAME@@Base+0xfee295d0>
    c5fc:			; <UNDEFINED> instruction: 0xf04f9b15
    c600:	strls	r3, [r2], #-767	; 0xfffffd01
    c604:	vst4.8	{d2,d4,d6,d8}, [r3], r1
    c608:			; <UNDEFINED> instruction: 0xf8df4970
    c60c:			; <UNDEFINED> instruction: 0xf8cd35c8
    c610:	ldrtmi	r9, [ip], -r4
    c614:	andlt	pc, r0, sp, asr #17
    c618:	andls	r4, r3, fp, ror r4
    c61c:			; <UNDEFINED> instruction: 0xf7f69811
    c620:			; <UNDEFINED> instruction: 0xb11feb9a
    c624:			; <UNDEFINED> instruction: 0xf7f64638
    c628:	strmi	lr, [r4], -lr, asr #22
    c62c:			; <UNDEFINED> instruction: 0xf7f6980e
    c630:	strmi	lr, [r6], -sl, asr #22
    c634:	eorcc	r4, r0, r0, lsr #8
    c638:	bl	24a618 <EXEC_NAME@@Base+0x229610>
    c63c:	eorcs	r4, r0, r4, lsl #12
    c640:	bl	14a620 <EXEC_NAME@@Base+0x129618>
    c644:	svclt	0x00182c00
    c648:	strmi	r2, [r5], -r0, lsl #16
    c64c:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
    c650:	blcs	3327c <EXEC_NAME@@Base+0x12274>
    c654:	adchi	pc, r4, r0, asr #32
    c658:	ldrbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    c65c:			; <UNDEFINED> instruction: 0x46284479
    c660:	b	fe64a640 <EXEC_NAME@@Base+0xfe629638>
    c664:			; <UNDEFINED> instruction: 0xf0002f00
    c668:	ldrtmi	r8, [r9], -pc, ror #1
    c66c:			; <UNDEFINED> instruction: 0xf7f64620
    c670:			; <UNDEFINED> instruction: 0xf7ffea92
    c674:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    c678:	svcge	0x0033f47f
    c67c:			; <UNDEFINED> instruction: 0x462a9b10
    c680:			; <UNDEFINED> instruction: 0x46209914
    c684:	blls	1f128c <EXEC_NAME@@Base+0x1d0284>
    c688:	ldcl	7, cr15, [r8], {246}	; 0xf6
    c68c:	strmi	r1, [r6], -r2, asr #24
    c690:	rscshi	pc, r5, r0
    c694:	stc2	7, cr15, [lr], {255}	; 0xff
    c698:			; <UNDEFINED> instruction: 0xf47f2800
    c69c:	blls	33832c <EXEC_NAME@@Base+0x317324>
    c6a0:	ldrdls	pc, [r0], -r3
    c6a4:	strtmi	lr, [r5], -ip, lsr #14
    c6a8:	stmdaeq	r5, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    c6ac:	streq	pc, [r6], -pc, rrx
    c6b0:			; <UNDEFINED> instruction: 0xf8dfe685
    c6b4:	tstcs	r0, r8, lsr #10
    c6b8:			; <UNDEFINED> instruction: 0x4638447f
    c6bc:	b	fe6ca69c <EXEC_NAME@@Base+0xfe6a9694>
    c6c0:	andls	r1, sp, r3, asr #24
    c6c4:	andshi	pc, r4, #0
    c6c8:			; <UNDEFINED> instruction: 0xf7f64640
    c6cc:	mcrrne	10, 0, lr, r3, cr8
    c6d0:			; <UNDEFINED> instruction: 0xf0004606
    c6d4:			; <UNDEFINED> instruction: 0x463981f5
    c6d8:	andcs	r4, r3, sl, lsr #12
    c6dc:	stc	7, cr15, [r4], {246}	; 0xf6
    c6e0:	strmi	r1, [r6], -r7, asr #24
    c6e4:	andshi	pc, r7, #0
    c6e8:	ldreq	r6, [r8, #2347]	; 0x92b
    c6ec:	stmibvs	lr!, {r2, r3, r4, r8, sl, ip, lr, pc}
    c6f0:	stmdb	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c6f4:	andsle	r4, r7, r6, lsl #5
    c6f8:	ldreq	pc, [ip], #2271	; 0x8df
    c6fc:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    c700:			; <UNDEFINED> instruction: 0xf04f9608
    c704:			; <UNDEFINED> instruction: 0xf8df0900
    c708:	ldrdcs	r3, [r1, -r8]
    c70c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    c710:			; <UNDEFINED> instruction: 0xf8df464c
    c714:	ldrbtmi	r2, [fp], #-1232	; 0xfffffb30
    c718:	andhi	pc, r0, sp, asr #17
    c71c:	ldrbtmi	r4, [sl], #-1613	; 0xfffff9b3
    c720:			; <UNDEFINED> instruction: 0xf7f66800
    c724:			; <UNDEFINED> instruction: 0xe6f4eb3c
    c728:	ldrtvc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    c72c:	ldrbtmi	r2, [pc], #-258	; c734 <ntfs_check_empty_dir@plt+0x96ec>
    c730:			; <UNDEFINED> instruction: 0xf7f64638
    c734:	mcrrne	11, 4, lr, r1, cr0
    c738:	svclt	0x001e4606
    c73c:			; <UNDEFINED> instruction: 0xf04f9714
    c740:	movwls	r3, #33791	; 0x83ff
    c744:	cfldrsge	mvf15, [r4, #-508]!	; 0xfffffe04
    c748:	strbcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c74c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c750:	ldrcc	pc, [r8], #2271	; 0x8df
    c754:	strbmi	r2, [ip], -r1, lsl #2
    c758:			; <UNDEFINED> instruction: 0xf85a464d
    c75c:	ldrbtmi	r0, [fp], #-2
    c760:	strcs	pc, [ip], #2271	; 0x8df
    c764:	andhi	pc, r0, sp, asr #17
    c768:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    c76c:	bl	5ca74c <EXEC_NAME@@Base+0x5a9744>
    c770:	strb	r9, [lr], r8, lsl #12
    c774:	strtcc	pc, [r0], #-2271	; 0xfffff721
    c778:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    c77c:			; <UNDEFINED> instruction: 0xf7f6681c
    c780:	stmdavs	r0, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    c784:	b	1d4a764 <EXEC_NAME@@Base+0x1d2975c>
    c788:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c78c:	andhi	pc, r0, sp, asr #17
    c790:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
    c794:	andls	r2, r1, r1, lsl #2
    c798:			; <UNDEFINED> instruction: 0xf7f64620
    c79c:	str	lr, [sp, #2816]	; 0xb00
    c7a0:	ldrbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c7a4:			; <UNDEFINED> instruction: 0xe75a4479
    c7a8:	vst1.64	{d20-d21}, [pc :256], fp
    c7ac:			; <UNDEFINED> instruction: 0xf8df747a
    c7b0:	tstcs	r1, ip, asr #8
    c7b4:			; <UNDEFINED> instruction: 0xf85a46a9
    c7b8:	ldrbtmi	r0, [fp], #-2
    c7bc:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c7c0:	strtmi	r9, [ip], -r0, lsl #8
    c7c4:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    c7c8:	b	ffa4a7a8 <EXEC_NAME@@Base+0xffa297a0>
    c7cc:	blmi	ffcc6384 <EXEC_NAME@@Base+0xffca537c>
    c7d0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    c7d4:			; <UNDEFINED> instruction: 0xf7f6681f
    c7d8:	stmdavs	r0, {r1, r4, r5, r7, r9, fp, sp, lr, pc}
    c7dc:	b	124a7bc <EXEC_NAME@@Base+0x12297b4>
    c7e0:	strtcs	pc, [r0], #-2271	; 0xfffff721
    c7e4:	strtmi	r9, [fp], -r0, lsl #12
    c7e8:	tstcs	r1, sl, ror r4
    c7ec:	ldrtmi	r9, [r8], -r1
    c7f0:	b	ff54a7d0 <EXEC_NAME@@Base+0xff5297c8>
    c7f4:			; <UNDEFINED> instruction: 0xf7f6e49b
    c7f8:			; <UNDEFINED> instruction: 0xf7f6e8c2
    c7fc:	stmdacs	r0, {r1, r3, r7, fp, sp, lr, pc}
    c800:	stmdavs	r5, {r3, r4, r5, r6, ip, lr, pc}
    c804:	rsbsle	r2, r5, r0, lsl #26
    c808:			; <UNDEFINED> instruction: 0xf7f64628
    c80c:			; <UNDEFINED> instruction: 0x9e0cea5c
    c810:	ldrbtmi	r4, [r9], #-2557	; 0xfffff603
    c814:	ldrtmi	r4, [r0], -r2, lsl #12
    c818:	blx	ca81e <EXEC_NAME@@Base+0xa9816>
    c81c:			; <UNDEFINED> instruction: 0xf0003001
    c820:			; <UNDEFINED> instruction: 0x462980de
    c824:			; <UNDEFINED> instruction: 0xf7f66830
    c828:	usat	lr, #2, lr, lsl #19
    c82c:			; <UNDEFINED> instruction: 0x46329c11
    c830:	strtmi	r4, [r0], -r1, asr #12
    c834:	ldm	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c838:	strcc	r1, [r1], -r3, lsr #19
    c83c:	eorcs	r4, ip, #34603008	; 0x2100000
    c840:	andsvc	r4, sl, r1, lsr r4
    c844:	str	r9, [lr, #273]!	; 0x111
    c848:	stmdbls	lr, {r1, r4, r5, r6, sl, fp, ip}
    c84c:			; <UNDEFINED> instruction: 0xf7f64620
    c850:	str	lr, [lr, -r6, ror #17]
    c854:	ldrdcs	r4, [r1, -r0]
    c858:	bmi	ffb5f810 <EXEC_NAME@@Base+0xffb3e808>
    c85c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    c860:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    c864:			; <UNDEFINED> instruction: 0xf7f66800
    c868:			; <UNDEFINED> instruction: 0xe63aea9a
    c86c:	movweq	lr, #18979	; 0x4a23
    c870:	strbt	r9, [r6], #775	; 0x307
    c874:	ldrbtmi	r4, [r8], #-2279	; 0xfffff719
    c878:	ldmdb	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c87c:			; <UNDEFINED> instruction: 0xf7f6e694
    c880:	stmdavs	r3, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
    c884:	blcs	5b08b4 <EXEC_NAME@@Base+0x58f8ac>
    c888:			; <UNDEFINED> instruction: 0xf7ffd076
    c88c:	stmdacs	r0, {r0, r1, r4, r8, r9, fp, ip, sp, lr, pc}
    c890:	mcrge	4, 1, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    c894:	ldmdavs	lr, {r1, r3, r8, r9, fp, ip, pc}
    c898:	ldrmi	r9, [sl], -r9, lsl #22
    c89c:	tsteq	r3, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
    c8a0:			; <UNDEFINED> instruction: 0xf383fab3
    c8a4:	b	13d70ac <EXEC_NAME@@Base+0x13b60a4>
    c8a8:	svclt	0x00081353
    c8ac:	blcs	154b4 <nf_ns_user_prefix@@Base+0x6b2c>
    c8b0:	adcshi	pc, ip, r0, asr #32
    c8b4:			; <UNDEFINED> instruction: 0x46304bb8
    c8b8:	andls	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    c8bc:	ldrdge	pc, [r0], -r9
    c8c0:	ldmib	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c8c4:	ldrdcs	r4, [r1, -r4]
    c8c8:	ldrbtmi	r4, [fp], #-2772	; 0xfffff52c
    c8cc:	andls	r4, r0, sl, ror r4
    c8d0:			; <UNDEFINED> instruction: 0xf7f64650
    c8d4:	vmlscs.f32	s28, s2, s9
    c8d8:	mcrge	4, 0, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    c8dc:			; <UNDEFINED> instruction: 0x463148d0
    c8e0:	ldrdcc	pc, [r0], -r9
    c8e4:	ldrbtmi	r2, [r8], #-637	; 0xfffffd83
    c8e8:	ldmdb	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c8ec:			; <UNDEFINED> instruction: 0xf04fe5f9
    c8f0:	strbt	r3, [lr], #3071	; 0xbff
    c8f4:	smlatbcs	r1, r8, sl, r4
    c8f8:	strcs	r4, [r0, #-3018]	; 0xfffff436
    c8fc:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    c900:	bmi	ff25daf4 <EXEC_NAME@@Base+0xff23caec>
    c904:	ldrbtmi	r6, [sl], #-2048	; 0xfffff800
    c908:	b	124a8e8 <EXEC_NAME@@Base+0x12298e0>
    c90c:	smlattcs	r2, r9, r5, lr
    c910:			; <UNDEFINED> instruction: 0xf7f64640
    c914:			; <UNDEFINED> instruction: 0xf7ffe964
    c918:	strb	pc, [r5], -sp, asr #21	; <UNPREDICTABLE>
    c91c:	stmda	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c920:			; <UNDEFINED> instruction: 0xf43f2800
    c924:	ldmmi	ip, {r0, r1, r6, r7, r8, sl, fp, sp, pc}
    c928:	blmi	ff014d34 <EXEC_NAME@@Base+0xfeff3d2c>
    c92c:	bmi	ff01e264 <EXEC_NAME@@Base+0xfeffd25c>
    c930:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    c934:			; <UNDEFINED> instruction: 0xf8cd447b
    c938:	ldrbtmi	r8, [sl], #-0
    c93c:			; <UNDEFINED> instruction: 0xf7f66800
    c940:	ldr	lr, [r3, #2606]!	; 0xa2e
    c944:			; <UNDEFINED> instruction: 0x21014894
    c948:	bmi	feedf838 <EXEC_NAME@@Base+0xfeebe830>
    c94c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    c950:			; <UNDEFINED> instruction: 0xf8cd447b
    c954:	ldrbtmi	r8, [sl], #-0
    c958:			; <UNDEFINED> instruction: 0xf7f66800
    c95c:			; <UNDEFINED> instruction: 0xf04fea20
    c960:	stmdals	r8, {r8, fp}
    c964:	bl	eca944 <EXEC_NAME@@Base+0xea993c>
    c968:	strbmi	r4, [sp], -ip, asr #12
    c96c:	blmi	fe2c61e4 <EXEC_NAME@@Base+0xfe2a51dc>
    c970:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    c974:	strb	r6, [r1, #-2076]	; 0xfffff7e4
    c978:	stmda	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c97c:	ldrtmi	r4, [r2], -pc, lsr #23
    c980:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    c984:	stmdblt	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    c988:	ldmdals	r1, {r1, ip, pc}
    c98c:	stmib	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c990:	ldmdbls	r4, {r4, r8, r9, fp, ip, pc}
    c994:	strtmi	r4, [r0], -sl, lsr #12
    c998:	blls	1f15a0 <EXEC_NAME@@Base+0x1d0598>
    c99c:	bl	13ca97c <EXEC_NAME@@Base+0x13a9974>
    c9a0:			; <UNDEFINED> instruction: 0xf7ff4606
    c9a4:	stmdacs	r0, {r0, r1, r2, r7, r9, fp, ip, sp, lr, pc}
    c9a8:	cfldrsge	mvf15, [fp, #508]	; 0x1fc
    c9ac:			; <UNDEFINED> instruction: 0xf43f1c73
    c9b0:	uhsub16	sl, r4, r1
    c9b4:			; <UNDEFINED> instruction: 0xf85a4b78
    c9b8:	ldmdavs	ip, {r0, r1, ip, sp}
    c9bc:	ldmib	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c9c0:			; <UNDEFINED> instruction: 0xf7f66800
    c9c4:	blmi	fe7c6f24 <EXEC_NAME@@Base+0xfe7a5f1c>
    c9c8:			; <UNDEFINED> instruction: 0x21014a9e
    c9cc:	andhi	pc, r0, sp, asr #17
    c9d0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    c9d4:	strtmi	r9, [r0], -r1
    c9d8:	stmib	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c9dc:	strcs	lr, [r0, #-1504]	; 0xfffffa20
    c9e0:	blmi	1b85fe4 <EXEC_NAME@@Base+0x1b64fdc>
    c9e4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    c9e8:			; <UNDEFINED> instruction: 0xf7f6681c
    c9ec:	stmdavs	r0, {r3, r5, r7, r8, fp, sp, lr, pc}
    c9f0:	ldmdb	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c9f4:	bmi	fe55f84c <EXEC_NAME@@Base+0xfe53e844>
    c9f8:			; <UNDEFINED> instruction: 0xf8cd2101
    c9fc:	ldrbtmi	r8, [fp], #-0
    ca00:	andls	r4, r1, sl, ror r4
    ca04:			; <UNDEFINED> instruction: 0xf7f64620
    ca08:	strb	lr, [r9, #2506]	; 0x9ca
    ca0c:	strtmi	r4, [fp], -r2, ror #16
    ca10:	smlabbcs	r1, pc, sl, r4	; <UNPREDICTABLE>
    ca14:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    ca18:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    ca1c:	ldmib	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ca20:			; <UNDEFINED> instruction: 0xf7f64658
    ca24:			; <UNDEFINED> instruction: 0xf04feadc
    ca28:	strb	r3, [ip], #-3071	; 0xfffff401
    ca2c:	stc2l	0, cr15, [r8]
    ca30:	eorsle	r2, r9, r0, lsl #16
    ca34:	andscs	r4, r3, r8, asr fp
    ca38:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    ca3c:			; <UNDEFINED> instruction: 0xf7f6681e
    ca40:	blmi	fe146ea8 <EXEC_NAME@@Base+0xfe125ea0>
    ca44:	bmi	fe114e50 <EXEC_NAME@@Base+0xfe0f3e48>
    ca48:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    ca4c:	ldrtmi	r9, [r0], -r0
    ca50:	stmib	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ca54:	blmi	1445f70 <EXEC_NAME@@Base+0x1424f68>
    ca58:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    ca5c:			; <UNDEFINED> instruction: 0xf7f6681c
    ca60:	stmdavs	r0, {r1, r2, r3, r5, r6, r8, fp, sp, lr, pc}
    ca64:	stmdb	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ca68:	bmi	1f5f860 <EXEC_NAME@@Base+0x1f3e858>
    ca6c:			; <UNDEFINED> instruction: 0xf8cd2101
    ca70:	ldrbtmi	r8, [fp], #-0
    ca74:	andls	r4, r1, sl, ror r4
    ca78:			; <UNDEFINED> instruction: 0xf7f64620
    ca7c:			; <UNDEFINED> instruction: 0xe76ee990
    ca80:	tstcs	r1, r5, asr #16
    ca84:	ldrdls	pc, [r0], #-141	; 0xffffff73
    ca88:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    ca8c:			; <UNDEFINED> instruction: 0xf85a4b75
    ca90:	bmi	1d4ca98 <EXEC_NAME@@Base+0x1d2ba90>
    ca94:			; <UNDEFINED> instruction: 0x464c447b
    ca98:	ldrbtmi	r4, [sl], #-1613	; 0xfffff9b3
    ca9c:			; <UNDEFINED> instruction: 0xf7f66800
    caa0:	ldr	lr, [r3, #-2430]!	; 0xfffff682
    caa4:	svc	0x00e4f7f5
    caa8:	tstcs	r1, fp, lsr r8
    caac:	bmi	1c1f870 <EXEC_NAME@@Base+0x1bfe868>
    cab0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    cab4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    cab8:			; <UNDEFINED> instruction: 0xf7f66800
    cabc:	ldr	lr, [r0, #-2416]	; 0xfffff690
    cac0:			; <UNDEFINED> instruction: 0xf04f4b35
    cac4:	strbmi	r0, [ip], -r0, lsl #18
    cac8:			; <UNDEFINED> instruction: 0xf85a464d
    cacc:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
    cad0:	ldmdb	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cad4:	stmdavs	r0, {r3, r9, sl, ip, pc}
    cad8:	stmia	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cadc:	bmi	199f878 <EXEC_NAME@@Base+0x197e870>
    cae0:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    cae4:	andls	r4, r0, sl, ror r4
    cae8:			; <UNDEFINED> instruction: 0xf7f64638
    caec:	ldr	lr, [r0, #-2392]	; 0xfffff6a8
    caf0:			; <UNDEFINED> instruction: 0xf85a4b29
    caf4:	ldmdavs	ip, {r0, r1, ip, sp}
    caf8:	stmdb	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cafc:			; <UNDEFINED> instruction: 0xf7f66800
    cb00:	blmi	17c6de8 <EXEC_NAME@@Base+0x17a5de0>
    cb04:	tstcs	r1, lr, asr sl
    cb08:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    cb0c:	strtmi	r9, [r0], -r0
    cb10:	stmdb	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cb14:	blmi	84602c <EXEC_NAME@@Base+0x825024>
    cb18:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cb1c:	strbmi	r4, [sp], -ip, asr #12
    cb20:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    cb24:			; <UNDEFINED> instruction: 0xf7f6681f
    cb28:	strls	lr, [r8], -sl, lsl #18
    cb2c:			; <UNDEFINED> instruction: 0xf7f66800
    cb30:	blmi	1546db8 <EXEC_NAME@@Base+0x1525db0>
    cb34:	tstcs	r1, r4, asr sl
    cb38:	andhi	pc, r0, sp, asr #17
    cb3c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    cb40:	ldrtmi	r9, [r8], -r1
    cb44:	stmdb	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cb48:	svclt	0x0000e4e3
    cb4c:	andeq	r4, r1, r8, lsr #25
    cb50:	andeq	r0, r0, r0, asr #5
    cb54:	andeq	r3, r0, r2, lsl #14
    cb58:	andeq	r2, r0, r0, asr #5
    cb5c:	andeq	r3, r0, r2, ror r8
    cb60:	andeq	r2, r0, r4, lsr #28
    cb64:	andeq	r2, r0, sl, asr r2
    cb68:	andeq	r3, r0, r0, ror #16
    cb6c:	andeq	r4, r1, r2, asr #31
    cb70:	ldrdeq	r3, [r0], -lr
    cb74:	andeq	r2, r0, r2, lsl #21
    cb78:	strdeq	r3, [r0], -r8
    cb7c:	strdeq	r3, [r0], -r0
    cb80:	andeq	r3, r0, r0, lsr #17
    cb84:	andeq	r4, r1, r6, asr r6
    cb88:	ldrdeq	r3, [r0], -ip
    cb8c:	ldrdeq	r3, [r0], -r8
    cb90:	andeq	r3, r0, sl, asr #15
    cb94:	andeq	r3, r0, sl, lsr #15
    cb98:	ldrdeq	r0, [r0], -r8
    cb9c:	andeq	r3, r0, r0, asr #7
    cba0:	andeq	r3, r0, r8, ror r7
    cba4:	andeq	r3, r0, r0, asr r3
    cba8:	strdeq	r3, [r0], -r6
    cbac:	andeq	r3, r0, r6, asr #9
    cbb0:	ldrdeq	r2, [r0], -r6
    cbb4:			; <UNDEFINED> instruction: 0x000029ba
    cbb8:	andeq	r4, r1, r4, asr r4
    cbbc:	andeq	r4, r1, r0, lsr #8
    cbc0:	andeq	r3, r0, r4, lsl #5
    cbc4:	andeq	r3, r0, ip, lsl #5
    cbc8:	andeq	r3, r0, r4, lsl #4
    cbcc:	andeq	r3, r0, r6, asr #3
    cbd0:	andeq	r3, r0, r4, lsl #10
    cbd4:	muleq	r0, r4, r5
    cbd8:	andeq	r1, r0, r8, ror #25
    cbdc:	muleq	r0, r8, r2
    cbe0:	andeq	r3, r0, r2, asr #32
    cbe4:	andeq	r3, r0, r2, ror #5
    cbe8:	andeq	r3, r0, r2, lsr #4
    cbec:	strdeq	r2, [r0], -sl
    cbf0:	andeq	r3, r0, r0, asr #5
    cbf4:	andeq	r3, r0, r6, lsr r1
    cbf8:	andeq	r3, r0, ip, lsl r1
    cbfc:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    cc00:	muleq	r0, r0, r1
    cc04:	andeq	r3, r0, r0, lsl #2
    cc08:	muleq	r0, r2, r3
    cc0c:	strdeq	r2, [r0], -r8
    cc10:	andeq	r2, r0, r6, lsl #30
    cc14:	andeq	r3, r0, sl, lsr r4
    cc18:	andeq	r2, r0, lr, lsl #29
    cc1c:	andeq	r3, r0, ip, asr #6
    cc20:	andeq	r3, r0, sl, asr #6
    cc24:	andeq	r2, r0, r8, asr lr
    cc28:	andeq	r3, r0, sl, ror r2
    cc2c:	andeq	r2, r0, r4, lsr #28
    cc30:	andeq	r3, r0, r6, lsr #4
    cc34:	andeq	r2, r0, r8, lsl #28
    cc38:	andeq	r3, r0, r2, lsl #2
    cc3c:	andeq	r3, r0, r6, asr r2
    cc40:	andeq	r2, r0, r8, lsl #27
    cc44:			; <UNDEFINED> instruction: 0x00002fb2
    cc48:	andeq	r2, r0, sl, asr sp
    cc4c:	andeq	r2, r0, r8, ror #29
    cc50:	andeq	r2, r0, r0, asr sp
    cc54:	andeq	r2, r0, r0, lsl sp
    cc58:	andeq	r3, r0, lr, asr #3
    cc5c:	andeq	r2, r0, r6, ror #25
    cc60:	andeq	r2, r0, r0, lsl pc
    cc64:	andeq	r2, r0, r4, asr #25
    cc68:	andeq	r2, r0, lr, asr #25
    cc6c:	andeq	r2, r0, r4, lsr #25
    cc70:	andeq	r3, r0, r2, asr #2
    cc74:	andeq	r2, r0, r6, ror ip
    cc78:	strdeq	r2, [r0], -r4
    cc7c:	andeq	r2, r0, r0, asr ip
    cc80:	andeq	r2, r0, r2, lsr #29
    cc84:	andeq	r2, r0, ip, lsl ip
    cc88:	andeq	r2, r0, r6, asr #28
    cc8c:			; <UNDEFINED> instruction: 0x4606b570
    cc90:			; <UNDEFINED> instruction: 0xf8f8f000
    cc94:	svclt	0x00081c43
    cc98:	andle	r2, r4, r0, lsl #8
    cc9c:			; <UNDEFINED> instruction: 0xf0004605
    cca0:			; <UNDEFINED> instruction: 0x4604fd9b
    cca4:	strtmi	fp, [r0], -r8, lsl #2
    cca8:			; <UNDEFINED> instruction: 0x4630bd70
    ccac:			; <UNDEFINED> instruction: 0xf0004629
    ccb0:			; <UNDEFINED> instruction: 0x4620f8b3
    ccb4:	svclt	0x0000bd70
    ccb8:			; <UNDEFINED> instruction: 0x4605b538
    ccbc:	cmplt	r9, ip, lsl #12
    ccc0:			; <UNDEFINED> instruction: 0xf7fe4608
    ccc4:	strmi	pc, [r1], -r5, lsr #31
    ccc8:			; <UNDEFINED> instruction: 0xf0004628
    cccc:	strtmi	pc, [r0], -r5, lsr #17
    ccd0:	ldrhtmi	lr, [r8], -sp
    ccd4:	svclt	0x00aaf7fe
    ccd8:			; <UNDEFINED> instruction: 0xf04f4628
    ccdc:			; <UNDEFINED> instruction: 0xf00031ff
    cce0:			; <UNDEFINED> instruction: 0x4620f89b
    cce4:	ldrhtmi	lr, [r8], -sp
    cce8:	svclt	0x00a0f7fe
    ccec:			; <UNDEFINED> instruction: 0x4770201c
    ccf0:	mvnsmi	lr, sp, lsr #18
    ccf4:			; <UNDEFINED> instruction: 0xf8df460d
    ccf8:	strdlt	r8, [r2], ip
    ccfc:	ldrbtmi	r4, [r8], #1542	; 0x606
    cd00:	stmdale	r1!, {r3, r9, fp, sp}^
    cd04:			; <UNDEFINED> instruction: 0xf002e8df
    cd08:	eorsvs	r3, sl, sp, lsr #6
    cd0c:	streq	r4, [fp, #-2113]	; 0xfffff7bf
    cd10:	andcs	r0, r1, #5
    cd14:	ldrmi	r6, [r0], -r2, lsl #1
    cd18:	pop	{r1, ip, sp, pc}
    cd1c:	ldfmid	f0, [r6, #-960]!	; 0xfffffc40
    cd20:	ldrbtmi	r2, [sp], #-1
    cd24:	strcs	r4, [r0], #-3893	; 0xfffff0cb
    cd28:	hvclt	33871	; 0x844f
    cd2c:	svceq	0x000cf857
    cd30:	stmdacs	r0, {r0, sl, ip, sp}
    cd34:			; <UNDEFINED> instruction: 0x4629d051
    cd38:	ldcl	7, cr15, [r8, #980]	; 0x3d4
    cd3c:	mvnsle	r2, r0, lsl #16
    cd40:	tstcs	ip, pc, lsr #20
    cd44:	ldrbtmi	r6, [sl], #-2291	; 0xfffff70d
    cd48:	strcs	pc, [r4], #-2817	; 0xfffff4ff
    cd4c:	andne	lr, r1, #212, 18	; 0x350000
    cd50:	eorsle	r2, fp, r0, lsl #20
    cd54:	movwmi	r4, #46594	; 0xb602
    cd58:	rscsvs	r4, r3, r0, lsl r6
    cd5c:	pop	{r1, ip, sp, pc}
    cd60:	stmdami	r8!, {r4, r5, r6, r7, r8, pc}
    cd64:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    cd68:	stcl	7, cr15, [r0, #980]	; 0x3d4
    cd6c:			; <UNDEFINED> instruction: 0x4629e7da
    cd70:	andlt	r3, r2, r0, lsr #32
    cd74:	ldrhmi	lr, [r0, #141]!	; 0x8d
    cd78:	bllt	ff4cad78 <EXEC_NAME@@Base+0xff4a9d70>
    cd7c:	andscc	r4, ip, r9, lsr #12
    cd80:	pop	{r1, ip, sp, pc}
    cd84:			; <UNDEFINED> instruction: 0xf7fe41f0
    cd88:	strtmi	fp, [r9], -fp, asr #23
    cd8c:	andlt	r3, r2, r8, lsl r0
    cd90:	ldrhmi	lr, [r0, #141]!	; 0x8d
    cd94:	bllt	ff14ad94 <EXEC_NAME@@Base+0xff129d8c>
    cd98:	eorcc	r4, r0, fp, lsl r9
    cd9c:	ldrbtmi	r9, [r9], #-769	; 0xfffffcff
    cda0:	blx	fefcada2 <EXEC_NAME@@Base+0xfefa9d9a>
    cda4:	strmi	r1, [r2], -r3, asr #24
    cda8:	blls	81084 <EXEC_NAME@@Base+0x6007c>
    cdac:			; <UNDEFINED> instruction: 0x46184917
    cdb0:			; <UNDEFINED> instruction: 0xf7fe4479
    cdb4:			; <UNDEFINED> instruction: 0xf04ffb3b
    cdb8:	strdcc	r3, [r1], -pc	; <UNPREDICTABLE>
    cdbc:	andcs	fp, r0, #24, 30	; 0x60
    cdc0:	andlt	r4, r2, r0, lsl r6
    cdc4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    cdc8:	str	r2, [r4, r1, lsl #4]!
    cdcc:	movweq	lr, #6691	; 0x1a23
    cdd0:	rscsvs	r4, r3, r0, lsl r6
    cdd4:	pop	{r1, ip, sp, pc}
    cdd8:	blmi	36d5a0 <EXEC_NAME@@Base+0x34c598>
    cddc:	stmdami	sp, {r2, r3, r5, r9, sp}
    cde0:			; <UNDEFINED> instruction: 0xf8582101
    cde4:	ldrbtmi	r3, [r8], #-3
    cde8:			; <UNDEFINED> instruction: 0xf7f5681b
    cdec:			; <UNDEFINED> instruction: 0xf7f6eeb6
    cdf0:	svclt	0x0000e8e8
    cdf4:	strdeq	r3, [r1], -r2
    cdf8:	andeq	r1, r0, r6, ror #25
    cdfc:	andeq	r3, r1, r0, ror ip
    ce00:	andeq	r3, r1, r2, asr ip
    ce04:	strheq	r2, [r0], -r6
    ce08:	andeq	r2, r0, sl, ror #30
    ce0c:	andeq	r2, r0, r4, ror #30
    ce10:	ldrdeq	r0, [r0], -r8
    ce14:	andeq	r2, r0, lr, lsr pc
    ce18:	bmi	61fa7c <EXEC_NAME@@Base+0x5fea74>
    ce1c:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    ce20:	ldmpl	ip, {r1, r2, r7, ip, sp, pc}
    ce24:	movwls	r6, #22563	; 0x5823
    ce28:	stfnep	f3, [sl], {232}	; 0xe8
    ce2c:	strmi	r4, [r6], -sp, lsl #12
    ce30:	movwcs	sp, #17
    ce34:	ldrmi	r2, [sl], -r1, lsl #2
    ce38:	strls	sl, [r3, #-2051]	; 0xfffff7fd
    ce3c:	andscc	pc, r0, sp, lsr #17
    ce40:	mrc	7, 2, APSR_nzcv, cr14, cr5, {7}
    ce44:	tstle	r3, r1, lsl #16
    ce48:			; <UNDEFINED> instruction: 0x3012f8bd
    ce4c:	strle	r0, [sl], #-1819	; 0xfffff8e5
    ce50:			; <UNDEFINED> instruction: 0xf7f64628
    ce54:	blmi	2c716c <EXEC_NAME@@Base+0x2a6164>
    ce58:	strls	r2, [r0], -r1, lsl #4
    ce5c:	ldrbtmi	r4, [fp], #-1552	; 0xfffff9f0
    ce60:			; <UNDEFINED> instruction: 0xf7ff2100
    ce64:	bls	18b208 <EXEC_NAME@@Base+0x16a200>
    ce68:	addsmi	r6, sl, #2293760	; 0x230000
    ce6c:	andlt	sp, r6, r1, lsl #2
    ce70:			; <UNDEFINED> instruction: 0xf7f5bd70
    ce74:	svclt	0x0000edfe
    ce78:	ldrdeq	r3, [r1], -r4
    ce7c:	andeq	r0, r0, r0, asr #5
    ce80:	muleq	r0, lr, r0
    ce84:	mvnsmi	lr, #737280	; 0xb4000
    ce88:	mrrcmi	0, 8, fp, r5, cr15
    ce8c:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    ce90:	strcs	r4, [r0, #-2900]	; 0xfffff4ac
    ce94:			; <UNDEFINED> instruction: 0x4607447c
    ce98:	eorcs	r4, r4, #136, 12	; 0x8800000
    ce9c:	strtmi	r5, [r9], -r6, ror #17
    cea0:	strls	r4, [r3, #-1608]	; 0xfffff9b8
    cea4:	movwls	r6, #55347	; 0xd833
    cea8:	svc	0x0066f7f5
    ceac:	stcl	7, cr15, [r6, #-980]!	; 0xfffffc2c
    ceb0:	movwcs	fp, #24840	; 0x6108
    ceb4:			; <UNDEFINED> instruction: 0xf1b89307
    ceb8:	andle	r0, fp, r0, lsl #30
    cebc:	strbmi	r4, [r9], -sl, asr #20
    cec0:	strbmi	r4, [r0], -sl, asr #22
    cec4:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    cec8:			; <UNDEFINED> instruction: 0xf7fe32a8
    cecc:	mcrrne	13, 0, pc, r3, cr7	; <UNPREDICTABLE>
    ced0:	andsle	r4, r6, r5, lsl #12
    ced4:	tstlt	r3, r4, lsl #22
    ced8:	blcs	33af4 <EXEC_NAME@@Base+0x12aec>
    cedc:	blls	1c1438 <EXEC_NAME@@Base+0x1a0430>
    cee0:			; <UNDEFINED> instruction: 0xb1b32500
    cee4:			; <UNDEFINED> instruction: 0xf7f59803
    cee8:	stmdals	r9, {r2, r5, r6, r8, sl, fp, sp, lr, pc}
    ceec:	stcl	7, cr15, [r0, #-980]!	; 0xfffffc2c
    cef0:			; <UNDEFINED> instruction: 0xf7f5980b
    cef4:	stmdals	ip, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    cef8:	ldcl	7, cr15, [sl, #-980]	; 0xfffffc2c
    cefc:			; <UNDEFINED> instruction: 0xf7f5980a
    cf00:	bls	388468 <EXEC_NAME@@Base+0x367460>
    cf04:	ldmdavs	r3!, {r3, r5, r9, sl, lr}
    cf08:			; <UNDEFINED> instruction: 0xd166429a
    cf0c:	pop	{r0, r1, r2, r3, ip, sp, pc}
    cf10:	stcls	3, cr8, [r7, #-960]	; 0xfffffc40
    cf14:	strble	r0, [r7, #-2024]	; 0xfffff818
    cf18:			; <UNDEFINED> instruction: 0xf10d4c35
    cf1c:	ldrbtmi	r0, [ip], #-2060	; 0xfffff7f4
    cf20:	svcne	0x000cf854
    cf24:	stmiavs	r3!, {r0, r3, r5, r6, r8, ip, sp, pc}
    cf28:	rscsle	r2, r9, r0, lsl #22
    cf2c:	andsmi	r6, sp, #6488064	; 0x630000
    cf30:			; <UNDEFINED> instruction: 0x4640d0f6
    cf34:	blx	ffd4af34 <EXEC_NAME@@Base+0xffd29f2c>
    cf38:	mvnsle	r3, r1
    cf3c:	ldrbcc	pc, [pc, #79]!	; cf93 <ntfs_check_empty_dir@plt+0x9f4b>	; <UNPREDICTABLE>
    cf40:	blls	206e88 <EXEC_NAME@@Base+0x1e5e80>
    cf44:	ldrle	r0, [r7, #-1882]!	; 0xfffff8a6
    cf48:	ldrle	r0, [lr, #-1945]!	; 0xfffff867
    cf4c:			; <UNDEFINED> instruction: 0xb121990c
    cf50:			; <UNDEFINED> instruction: 0xf7fea803
    cf54:	andcc	pc, r1, r5, ror #21
    cf58:	stmdbls	sl, {r4, r5, r6, r7, ip, lr, pc}
    cf5c:	stmdage	r3, {r0, r5, r8, ip, sp, pc}
    cf60:	blx	ff7caf60 <EXEC_NAME@@Base+0xff7a9f58>
    cf64:	rscle	r3, r9, r1
    cf68:			; <UNDEFINED> instruction: 0xb121990b
    cf6c:			; <UNDEFINED> instruction: 0xf7fea803
    cf70:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    cf74:	blls	103f04 <EXEC_NAME@@Base+0xe2efc>
    cf78:	andcs	fp, r0, #-1073741786	; 0xc0000026
    cf7c:	ldrmi	r9, [r1], -r0, lsl #14
    cf80:			; <UNDEFINED> instruction: 0xf7ff4610
    cf84:			; <UNDEFINED> instruction: 0x4605f857
    cf88:	blmi	6c6e40 <EXEC_NAME@@Base+0x6a5e38>
    cf8c:	ldmdami	sl, {r2, r6, r9, sp}
    cf90:			; <UNDEFINED> instruction: 0xf04f2101
    cf94:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}^
    cf98:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    cf9c:	ldcl	7, cr15, [ip, #980]	; 0x3d4
    cfa0:	blmi	5c6e28 <EXEC_NAME@@Base+0x5a5e20>
    cfa4:			; <UNDEFINED> instruction: 0xe7e8447b
    cfa8:	stmdage	r3, {r0, r2, r4, r8, fp, lr}
    cfac:			; <UNDEFINED> instruction: 0xf7fe4479
    cfb0:			; <UNDEFINED> instruction: 0x3001fab7
    cfb4:			; <UNDEFINED> instruction: 0xe7c1d1b0
    cfb8:	stmdage	r3, {r1, r4, r8, fp, lr}
    cfbc:			; <UNDEFINED> instruction: 0xf7fe4479
    cfc0:	andcc	pc, r1, pc, lsr #21
    cfc4:	blls	2012b4 <EXEC_NAME@@Base+0x1e02ac>
    cfc8:	stmdbmi	pc, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    cfcc:	ldrbtmi	sl, [r9], #-2051	; 0xfffff7fd
    cfd0:	blx	fe9cafd0 <EXEC_NAME@@Base+0xfe9a9fc8>
    cfd4:			; <UNDEFINED> instruction: 0xd1b93001
    cfd8:			; <UNDEFINED> instruction: 0xf7f5e7b0
    cfdc:	svclt	0x0000ed4a
    cfe0:	andeq	r3, r1, ip, asr lr
    cfe4:	andeq	r0, r0, r0, asr #5
    cfe8:	ldrdeq	r3, [r1], -r4
    cfec:			; <UNDEFINED> instruction: 0xfffffe27
    cff0:	andeq	r3, r1, sl, ror sl
    cff4:	ldrdeq	r0, [r0], -r8
    cff8:			; <UNDEFINED> instruction: 0x00002dbc
    cffc:	andeq	r2, r0, r8, asr pc
    d000:	andeq	r1, r0, r0, ror lr
    d004:	andeq	r2, r0, r0, lsr #26
    d008:	strdeq	r2, [r0], -lr
    d00c:	bmi	8dfc9c <EXEC_NAME@@Base+0x8bec94>
    d010:	ldrblt	r4, [r0, #1147]!	; 0x47b
    d014:	ldmpl	ip, {r0, r2, r3, r4, r7, ip, sp, pc}
    d018:	cfmadda32mi	mvax0, mvax4, mvfx1, mvfx7
    d01c:	ldrbtmi	r6, [lr], #-2083	; 0xfffff7dd
    d020:			; <UNDEFINED> instruction: 0xf7f5931b
    d024:			; <UNDEFINED> instruction: 0x4631ee50
    d028:	ldrtmi	r4, [r8], -r5, lsl #12
    d02c:			; <UNDEFINED> instruction: 0xf7f5462a
    d030:	ldmdblt	r0, {r1, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    d034:	blcs	be4608 <EXEC_NAME@@Base+0xbc3600>
    d038:	ldcmi	0, cr13, [sl, #-116]	; 0xffffff8c
    d03c:	andcs	r4, r3, sl, ror #12
    d040:			; <UNDEFINED> instruction: 0x4629447d
    d044:	svc	0x00d0f7f5
    d048:	andsle	r3, fp, r1
    d04c:			; <UNDEFINED> instruction: 0xf4039b04
    d050:			; <UNDEFINED> instruction: 0xf5b34370
    d054:	andle	r4, lr, r0, lsr #30
    d058:	tstcs	r2, r8, lsr #12
    d05c:	mcr	7, 5, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
    d060:	svclt	0x00183001
    d064:	tstle	r7, r1
    d068:	mcr	7, 3, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
    d06c:	ldmdacc	lr, {fp, sp, lr}
    d070:	andcs	fp, r1, r8, lsl pc
    d074:	andcs	lr, r0, r0
    d078:	stmdavs	r3!, {r0, r1, r3, r4, r9, fp, ip, pc}
    d07c:			; <UNDEFINED> instruction: 0xd108429a
    d080:	ldcllt	0, cr11, [r0, #116]!	; 0x74
    d084:	mrc	7, 2, APSR_nzcv, cr10, cr5, {7}
    d088:	stmdacc	r2, {fp, sp, lr}
    d08c:	andcs	fp, r1, r8, lsl pc
    d090:			; <UNDEFINED> instruction: 0xf7f5e7f2
    d094:	svclt	0x0000ecee
    d098:	andeq	r3, r1, r0, ror #25
    d09c:	andeq	r0, r0, r0, asr #5
    d0a0:	andeq	r2, r0, r2, lsr #18
    d0a4:	andeq	r2, r0, r0, lsl #18
    d0a8:	svcmi	0x00f0e92d
    d0ac:			; <UNDEFINED> instruction: 0xf8df4614
    d0b0:	ldrmi	r9, [lr], -ip, ror #2
    d0b4:	addslt	r4, r3, sl, asr sl
    d0b8:			; <UNDEFINED> instruction: 0x460544f9
    d0bc:	strmi	r4, [r8], r0, lsr #12
    d0c0:	andge	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    d0c4:			; <UNDEFINED> instruction: 0xf8da9f1c
    d0c8:	tstls	r1, #0
    d0cc:			; <UNDEFINED> instruction: 0xff9ef7ff
    d0d0:	bls	47b5f8 <EXEC_NAME@@Base+0x45a5f0>
    d0d4:			; <UNDEFINED> instruction: 0xf8da2000
    d0d8:	addsmi	r3, sl, #0
    d0dc:	addshi	pc, r1, r0, asr #32
    d0e0:	pop	{r0, r1, r4, ip, sp, pc}
    d0e4:			; <UNDEFINED> instruction: 0xf7f58ff0
    d0e8:	mcrrne	14, 10, lr, r3, cr14
    d0ec:	stmdacs	r0, {r0, r1, r2, r5, r6, ip, lr, pc}
    d0f0:			; <UNDEFINED> instruction: 0xf8dfd1ef
    d0f4:			; <UNDEFINED> instruction: 0xf10de130
    d0f8:	andls	r0, sl, ip, lsr #20
    d0fc:			; <UNDEFINED> instruction: 0x46d444fe
    d100:			; <UNDEFINED> instruction: 0x000fe8be
    d104:	andeq	lr, pc, ip, lsr #17
    d108:	muleq	r3, lr, r8
    d10c:	bleq	14b244 <EXEC_NAME@@Base+0x12a23c>
    d110:	andne	pc, r0, ip, lsr #17
    d114:	stcl	7, cr15, [r8], #980	; 0x3d4
    d118:	mrc	7, 6, APSR_nzcv, cr12, cr5, {7}
    d11c:			; <UNDEFINED> instruction: 0xf8594b42
    d120:	stmdacs	r0, {r0, r1, ip, sp, pc}
    d124:			; <UNDEFINED> instruction: 0x4650d15d
    d128:	mcr	7, 7, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
    d12c:	stmdacs	r0, {r0, r3, ip, pc}
    d130:			; <UNDEFINED> instruction: 0xf7f5d069
    d134:	pkhtbmi	lr, r1, r4, asr #25
    d138:	mcr	7, 0, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
    d13c:			; <UNDEFINED> instruction: 0xf1b94682
    d140:	andsle	r0, r1, r0, lsl #30
    d144:			; <UNDEFINED> instruction: 0xf8db6800
    d148:			; <UNDEFINED> instruction: 0xf7f54000
    d14c:	blls	28879c <EXEC_NAME@@Base+0x267794>
    d150:	bmi	d9555c <EXEC_NAME@@Base+0xd74554>
    d154:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    d158:	andls	r4, r1, fp, lsr #12
    d15c:			; <UNDEFINED> instruction: 0xf7f54620
    d160:	andcs	lr, r1, lr, lsl lr
    d164:	stc	7, cr15, [r8, #980]!	; 0x3d4
    d168:			; <UNDEFINED> instruction: 0xf7f59809
    d16c:	ldmdbmi	r0!, {r1, r3, r5, r6, sl, fp, sp, lr, pc}
    d170:	blmi	c5fa38 <EXEC_NAME@@Base+0xc3ea30>
    d174:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    d178:	andvs	lr, r1, #3358720	; 0x334000
    d17c:	bmi	bde370 <EXEC_NAME@@Base+0xbbd368>
    d180:	blge	2b1d88 <EXEC_NAME@@Base+0x290d80>
    d184:	strmi	r9, [r8], -r7, lsl #6
    d188:	ldrbtmi	r4, [sl], #-2861	; 0xfffff4d3
    d18c:	stmdbmi	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    d190:			; <UNDEFINED> instruction: 0xf8cd447b
    d194:	smladls	r3, r0, r0, r8
    d198:	mcr	7, 3, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
    d19c:	ldrdeq	pc, [r0], -sl
    d1a0:	ldrdmi	pc, [r0], -fp
    d1a4:	stcl	7, cr15, [r4, #-980]!	; 0xfffffc2c
    d1a8:	strtmi	r4, [fp], -r6, lsr #20
    d1ac:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    d1b0:	strtmi	r9, [r0], -r0
    d1b4:	ldcl	7, cr15, [r2, #980]!	; 0x3d4
    d1b8:			; <UNDEFINED> instruction: 0xf7f52001
    d1bc:	blmi	6c87bc <EXEC_NAME@@Base+0x6a77b4>
    d1c0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    d1c4:			; <UNDEFINED> instruction: 0xf7f5681c
    d1c8:	stmdavs	r0, {r1, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    d1cc:	ldcl	7, cr15, [r0, #-980]	; 0xfffffc2c
    d1d0:			; <UNDEFINED> instruction: 0x462b4a1d
    d1d4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    d1d8:	strtmi	r9, [r0], -r0
    d1dc:	ldcl	7, cr15, [lr, #980]	; 0x3d4
    d1e0:			; <UNDEFINED> instruction: 0xf7f5e777
    d1e4:			; <UNDEFINED> instruction: 0xf8dbedac
    d1e8:	stmdavs	r0, {ip, pc}
    d1ec:	stcl	7, cr15, [r0, #-980]	; 0xfffffc2c
    d1f0:			; <UNDEFINED> instruction: 0x462b4a16
    d1f4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    d1f8:	strbmi	r9, [r8], -r0
    d1fc:	stcl	7, cr15, [lr, #980]	; 0x3d4
    d200:			; <UNDEFINED> instruction: 0xf7f5e791
    d204:	bmi	4c82e4 <EXEC_NAME@@Base+0x4a72dc>
    d208:			; <UNDEFINED> instruction: 0xf8db462b
    d20c:	mrscs	r0, (UNDEF: 1)
    d210:			; <UNDEFINED> instruction: 0xf7f5447a
    d214:	andcs	lr, r1, r4, asr #27
    d218:	stcl	7, cr15, [lr, #-980]	; 0xfffffc2c
    d21c:	andeq	r3, r1, r8, lsr ip
    d220:	andeq	r0, r0, r0, asr #5
    d224:	andeq	r2, r0, r0, lsl #27
    d228:	ldrdeq	r0, [r0], -r8
    d22c:	andeq	r2, r0, r6, asr #25
    d230:	ldrdeq	r2, [r0], -r0
    d234:	andeq	r1, r0, lr, lsl r4
    d238:	ldrdeq	r2, [r0], -r4
    d23c:			; <UNDEFINED> instruction: 0x00002cb6
    d240:	andeq	r2, r0, ip, lsr #25
    d244:	andeq	r2, r0, r6, lsr #25
    d248:	andeq	r2, r0, lr, ror #23
    d24c:	ldrdeq	r2, [r0], -lr
    d250:	andeq	r2, r0, r0, ror #23
    d254:	mvnsmi	lr, #737280	; 0xb4000
    d258:	ldclmi	0, cr11, [r9, #-540]	; 0xfffffde4
    d25c:	blmi	165ec68 <EXEC_NAME@@Base+0x163dc60>
    d260:	ldrbtmi	r4, [sp], #-1544	; 0xfffff9f8
    d264:	ldrmi	r4, [r0], pc, lsl #12
    d268:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
    d26c:			; <UNDEFINED> instruction: 0xf7ff9305
    d270:	ldmiblt	r0, {r0, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    d274:	svceq	0x0000f1b8
    d278:	svclt	0x000c4638
    d27c:	tstcs	r2, r1, asr #12
    d280:	stc	7, cr15, [ip], #980	; 0x3d4
    d284:	strmi	r1, [r4], -r1, asr #24
    d288:	bls	1812fc <EXEC_NAME@@Base+0x1602f4>
    d28c:	ldmdavs	r3!, {r5, r9, sl, lr}
    d290:			; <UNDEFINED> instruction: 0xd14a429a
    d294:	pop	{r0, r1, r2, ip, sp, pc}
    d298:			; <UNDEFINED> instruction: 0xf7f583f0
    d29c:	mcrrne	13, 13, lr, r2, cr4
    d2a0:	eorsle	r4, r1, r4, lsl #12
    d2a4:	suble	r2, r2, r0, lsl #16
    d2a8:	stmdbge	r4, {r9, sp}
    d2ac:	stcl	7, cr15, [ip], #-980	; 0xfffffc2c
    d2b0:	strmi	r1, [r4], -r3, asr #24
    d2b4:	stcls	0, cr13, [r4], {23}
    d2b8:	svclt	0x00183400
    d2bc:	rsbmi	r2, r4, #16777216	; 0x1000000
    d2c0:	blmi	1087254 <EXEC_NAME@@Base+0x106624c>
    d2c4:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    d2c8:	ldc	7, cr15, [r8, #-980]!	; 0xfffffc2c
    d2cc:			; <UNDEFINED> instruction: 0xf7f56800
    d2d0:	bmi	fc8618 <EXEC_NAME@@Base+0xfa7610>
    d2d4:	strbmi	r9, [fp], -r0, lsl #14
    d2d8:	tstcs	r1, sl, ror r4
    d2dc:	strtmi	r9, [r8], -r1
    d2e0:	ldcl	7, cr15, [ip, #-980]	; 0xfffffc2c
    d2e4:	blmi	e47230 <EXEC_NAME@@Base+0xe26228>
    d2e8:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    d2ec:	stc	7, cr15, [r6, #-980]!	; 0xfffffc2c
    d2f0:			; <UNDEFINED> instruction: 0xf7f56800
    d2f4:	bmi	dc85f4 <EXEC_NAME@@Base+0xda75ec>
    d2f8:	tstcs	r1, fp, asr #12
    d2fc:	andls	r4, r0, sl, ror r4
    d300:			; <UNDEFINED> instruction: 0xf7f54628
    d304:	strb	lr, [r0, ip, asr #26]
    d308:	stmiapl	fp!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}^
    d30c:			; <UNDEFINED> instruction: 0xf7f5681d
    d310:	stmdavs	r0, {r1, r2, r4, r8, sl, fp, sp, lr, pc}
    d314:	stc	7, cr15, [ip], #980	; 0x3d4
    d318:	strbmi	r4, [fp], -lr, lsr #20
    d31c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    d320:	strtmi	r9, [r8], -r0
    d324:	ldc	7, cr15, [sl, #-980]!	; 0xfffffc2c
    d328:			; <UNDEFINED> instruction: 0xf7f5e7af
    d32c:	andls	lr, r4, r2, lsr #23
    d330:	bl	ff6cb30c <EXEC_NAME@@Base+0xff6aa304>
    d334:	stcl	7, cr15, [lr, #980]	; 0x3d4
    d338:			; <UNDEFINED> instruction: 0xf7f54604
    d33c:	blmi	8c8744 <EXEC_NAME@@Base+0x8a773c>
    d340:	bllt	31eb60 <EXEC_NAME@@Base+0x2fdb58>
    d344:			; <UNDEFINED> instruction: 0xf1b858ec
    d348:	eorle	r0, fp, r0, lsl #30
    d34c:	strcs	r4, [r0, #-2338]	; 0xfffff6de
    d350:	stmdage	r4, {r1, r5, r9, fp, lr}
    d354:	andls	r4, r2, r9, ror r4
    d358:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    d35c:	bmi	816764 <EXEC_NAME@@Base+0x7f575c>
    d360:			; <UNDEFINED> instruction: 0x4608463b
    d364:			; <UNDEFINED> instruction: 0xf7f5447a
    d368:	ldmdavs	r0!, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    d36c:			; <UNDEFINED> instruction: 0xf7f56824
    d370:	bmi	748578 <EXEC_NAME@@Base+0x727570>
    d374:	tstcs	r1, fp, asr #12
    d378:	andls	r4, r0, sl, ror r4
    d37c:			; <UNDEFINED> instruction: 0xf7f54620
    d380:	andcs	lr, r1, lr, lsl #26
    d384:	ldc	7, cr15, [r8], {245}	; 0xf5
    d388:	stmdavs	r0, {r2, r3, r5, r6, r7, fp, ip, lr}
    d38c:			; <UNDEFINED> instruction: 0xf7f56825
    d390:	bmi	588558 <EXEC_NAME@@Base+0x567550>
    d394:	tstcs	r1, fp, asr #12
    d398:	andls	r4, r0, sl, ror r4
    d39c:			; <UNDEFINED> instruction: 0xf7f54628
    d3a0:			; <UNDEFINED> instruction: 0xe7d0ecfe
    d3a4:	bge	11f7f0 <EXEC_NAME@@Base+0xfe7e8>
    d3a8:	ldrtmi	r9, [fp], -r1, lsl #4
    d3ac:	bmi	41e598 <EXEC_NAME@@Base+0x3fd590>
    d3b0:	andhi	pc, r0, sp, asr #17
    d3b4:	ldrbtmi	r4, [sl], #-1544	; 0xfffff9f8
    d3b8:	ldcl	7, cr15, [r0, #-980]	; 0xfffffc2c
    d3bc:	svclt	0x0000e7d5
    d3c0:	andeq	r3, r1, lr, lsl #21
    d3c4:	andeq	r0, r0, r0, asr #5
    d3c8:	ldrdeq	r0, [r0], -r8
    d3cc:	strdeq	r2, [r0], -r0
    d3d0:	ldrdeq	r2, [r0], -r0
    d3d4:	andeq	r2, r0, r6, lsr #21
    d3d8:	andeq	r2, r0, r0, asr #22
    d3dc:	andeq	r2, r0, r8, asr #22
    d3e0:	ldrdeq	r2, [r0], -ip
    d3e4:	andeq	r2, r0, ip, lsr #22
    d3e8:	andeq	r2, r0, ip, lsr sl
    d3ec:	andeq	r2, r0, r8, ror #21
    d3f0:	andeq	r2, r0, sl, lsl #21
    d3f4:	svcmi	0x00f0e92d
    d3f8:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    d3fc:	addlt	r4, r7, r3, ror lr
    d400:			; <UNDEFINED> instruction: 0xf50d4b73
    d404:	ldrbtmi	r5, [lr], #-640	; 0xfffffd80
    d408:	andscc	r7, r4, #851968	; 0xd0000
    d40c:			; <UNDEFINED> instruction: 0xf856460f
    d410:	strmi	r9, [r0], r3
    d414:	ldrdcc	pc, [r0], -r9
    d418:	stccs	0, cr6, [r0, #-76]	; 0xffffffb4
    d41c:	adchi	pc, r1, r0
    d420:			; <UNDEFINED> instruction: 0xf7f54608
    d424:	strmi	lr, [r4], -r0, lsr #22
    d428:			; <UNDEFINED> instruction: 0xf0002800
    d42c:			; <UNDEFINED> instruction: 0xf7f580c2
    d430:	stmdacc	r1, {r1, r3, r6, sl, fp, sp, lr, pc}
    d434:	addsmi	r1, ip, #2293760	; 0x230000
    d438:	movwle	r5, #19490	; 0x4c22
    d43c:			; <UNDEFINED> instruction: 0xf813e055
    d440:	addsmi	r2, ip, #1, 26	; 0x40
    d444:	bcs	c01590 <EXEC_NAME@@Base+0xbe0588>
    d448:	andcs	sp, r0, #249	; 0xf9
    d44c:	subsvc	r2, sl, pc, lsr #2
    d450:			; <UNDEFINED> instruction: 0xf7f54620
    d454:	pkhbtmi	lr, r3, r0, lsl #26
    d458:	rsbsle	r2, lr, r0, lsl #16
    d45c:			; <UNDEFINED> instruction: 0xf1004284
    d460:	svclt	0x00180a01
    d464:			; <UNDEFINED> instruction: 0xf0004625
    d468:	ldmdbmi	sl, {r0, r2, r4, r7, pc}^
    d46c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    d470:	b	f4b44c <EXEC_NAME@@Base+0xf2a444>
    d474:	eorsle	r2, sl, r0, lsl #16
    d478:			; <UNDEFINED> instruction: 0x46504957
    d47c:			; <UNDEFINED> instruction: 0xf7f54479
    d480:	movlt	lr, #221184	; 0x36000
    d484:	svceq	0x0000f1bb
    d488:	movwcs	sp, #2
    d48c:	andcc	pc, r0, fp, lsl #17
    d490:	bleq	5498cc <EXEC_NAME@@Base+0x5288c4>
    d494:	vst1.8	{d20-d22}, [pc :128], r8
    d498:	ldrbmi	r5, [r9], -r0, lsl #5
    d49c:	bl	1bcb478 <EXEC_NAME@@Base+0x1baa470>
    d4a0:			; <UNDEFINED> instruction: 0x4658b370
    d4a4:	stc	7, cr15, [lr], {245}	; 0xf5
    d4a8:	ldrbmi	r4, [r0], -r7, lsl #12
    d4ac:	stc	7, cr15, [sl], {245}	; 0xf5
    d4b0:	andcc	r4, r2, r8, lsr r4
    d4b4:	bl	ff2cb490 <EXEC_NAME@@Base+0xff2aa488>
    d4b8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    d4bc:	qsublt	sp, ip, r7
    d4c0:			; <UNDEFINED> instruction: 0xf817445f
    d4c4:	blcs	bdc4d0 <EXEC_NAME@@Base+0xbbb4c8>
    d4c8:	blmi	114166c <EXEC_NAME@@Base+0x1120664>
    d4cc:	rscscc	pc, pc, #79	; 0x4f
    d4d0:	andge	pc, r4, sp, asr #17
    d4d4:			; <UNDEFINED> instruction: 0xf8cd2101
    d4d8:	ldrbtmi	fp, [fp], #-0
    d4dc:			; <UNDEFINED> instruction: 0xf7f54628
    d4e0:			; <UNDEFINED> instruction: 0x4620ec3a
    d4e4:	b	194b4c0 <EXEC_NAME@@Base+0x192a4b8>
    d4e8:	bcs	c0556c <EXEC_NAME@@Base+0xbe4564>
    d4ec:	blge	181ba8 <EXEC_NAME@@Base+0x160ba0>
    d4f0:	addpl	pc, r0, #1325400064	; 0x4f000000
    d4f4:	movwls	r4, #13856	; 0x3620
    d4f8:			; <UNDEFINED> instruction: 0xf7f54619
    d4fc:	bllt	448204 <EXEC_NAME@@Base+0x4271fc>
    d500:	strcs	r4, [r0, #-2871]	; 0xfffff4c9
    d504:	ldmdavs	lr, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    d508:	ldc	7, cr15, [r8], {245}	; 0xf5
    d50c:			; <UNDEFINED> instruction: 0xf7f56800
    d510:	bmi	d483d8 <EXEC_NAME@@Base+0xd273d0>
    d514:	strbmi	r9, [r3], -r0, lsl #14
    d518:	tstcs	r1, sl, ror r4
    d51c:	ldrtmi	r9, [r0], -r1
    d520:	ldc	7, cr15, [ip], #-980	; 0xfffffc2c
    d524:			; <UNDEFINED> instruction: 0xf7f54620
    d528:			; <UNDEFINED> instruction: 0xf50dea44
    d52c:	strtmi	r5, [r8], -r0, lsl #7
    d530:	ldmdavs	sl, {r2, r4, r8, r9, ip, sp}
    d534:	ldrdcc	pc, [r0], -r9
    d538:			; <UNDEFINED> instruction: 0xd145429a
    d53c:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    d540:	pop	{r0, r1, r2, ip, sp, pc}
    d544:	stmdals	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d548:	b	fe34b524 <EXEC_NAME@@Base+0xfe32a51c>
    d54c:	strtmi	r4, [r0], -r5, lsl #12
    d550:	b	bcb52c <EXEC_NAME@@Base+0xbaa524>
    d554:	mvnle	r2, r0, lsl #26
    d558:	stcmi	0, cr14, [r3, #-68]!	; 0xffffffbc
    d55c:	ldrbtmi	r4, [sp], #-1698	; 0xfffff95e
    d560:	ldmdbmi	pc, {r0, r1, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    d564:	bmi	85ed78 <EXEC_NAME@@Base+0x83dd70>
    d568:	ldrbtmi	r5, [sl], #-2160	; 0xfffff790
    d56c:	tstcs	r1, r0, lsl #14
    d570:			; <UNDEFINED> instruction: 0xf7f56800
    d574:	bfi	lr, r4, #24, #1
    d578:			; <UNDEFINED> instruction: 0xf7f54620
    d57c:	ldmdami	r8, {r1, r3, r4, r9, fp, sp, lr, pc}
    d580:	bmi	6dee94 <EXEC_NAME@@Base+0x6bde8c>
    d584:	strcs	r2, [r0, #-257]	; 0xfffffeff
    d588:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
    d58c:			; <UNDEFINED> instruction: 0xf7f56800
    d590:	strb	lr, [sl, r6, lsl #24]
    d594:	ldrbtmi	r4, [sp], #-3351	; 0xfffff2e9
    d598:	blmi	60733c <EXEC_NAME@@Base+0x5e6334>
    d59c:	rscscc	pc, pc, #79	; 0x4f
    d5a0:	andge	pc, r4, sp, asr #17
    d5a4:			; <UNDEFINED> instruction: 0xf8cd2101
    d5a8:	ldrbtmi	fp, [fp], #-0
    d5ac:	bl	ff4cb588 <EXEC_NAME@@Base+0xff4aa580>
    d5b0:	stmdami	fp, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    d5b4:	bmi	45eec8 <EXEC_NAME@@Base+0x43dec0>
    d5b8:	strtmi	r2, [r5], -r1, lsl #2
    d5bc:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
    d5c0:			; <UNDEFINED> instruction: 0xf7f56800
    d5c4:	ldr	lr, [r0, ip, ror #23]!
    d5c8:	b	14cb5a4 <EXEC_NAME@@Base+0x14aa59c>
    d5cc:	andeq	r3, r1, sl, ror #17
    d5d0:	andeq	r0, r0, r0, asr #5
    d5d4:	andeq	r2, r0, r2, ror #9
    d5d8:	andeq	r2, r0, r4, lsl #21
    d5dc:	andeq	r2, r0, lr, asr #20
    d5e0:	ldrdeq	r0, [r0], -r8
    d5e4:	andeq	r2, r0, ip, ror #19
    d5e8:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    d5ec:	andeq	r2, r0, r6, ror r9
    d5f0:	ldrdeq	r2, [r0], -lr
    d5f4:	muleq	r0, sl, sp
    d5f8:	andeq	r2, r0, r6, ror r9
    d5fc:	andeq	r2, r0, sl, lsr #3
    d600:	blmi	75fe78 <EXEC_NAME@@Base+0x73ee70>
    d604:	ldmdbmi	sp, {r1, r3, r4, r5, r6, sl, lr}
    d608:	mvnsmi	lr, sp, lsr #18
    d60c:			; <UNDEFINED> instruction: 0xf852b0c2
    d610:	ldrbtmi	r8, [r9], #-3
    d614:			; <UNDEFINED> instruction: 0xf8d8481a
    d618:	ldrbtmi	r3, [r8], #-0
    d61c:			; <UNDEFINED> instruction: 0xf7f59341
    d620:	tstlt	r8, #34304	; 0x8600
    d624:			; <UNDEFINED> instruction: 0x46064f17
    d628:	ldrbtmi	sl, [pc], #-3329	; d630 <ntfs_check_empty_dir@plt+0xa5e8>
    d62c:	ldrtmi	lr, [r9], -r4
    d630:			; <UNDEFINED> instruction: 0xf7f54628
    d634:	stmiblt	r0!, {r1, r4, r5, r8, fp, sp, lr, pc}
    d638:	vst1.8	{d20-d22}, [pc :256], r2
    d63c:	strtmi	r7, [r8], -r0, lsl #3
    d640:	stmib	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d644:	stmdacs	r0, {r2, r9, sl, lr}
    d648:			; <UNDEFINED> instruction: 0x4630d1f1
    d64c:	bl	ff14b628 <EXEC_NAME@@Base+0xff12a620>
    d650:	bls	105eed8 <EXEC_NAME@@Base+0x103ded0>
    d654:	ldrdcc	pc, [r0], -r8
    d658:			; <UNDEFINED> instruction: 0xd109429a
    d65c:	pop	{r1, r6, ip, sp, pc}
    d660:			; <UNDEFINED> instruction: 0x463081f0
    d664:	bl	fee4b640 <EXEC_NAME@@Base+0xfee2a638>
    d668:	ldrb	r2, [r2, r1]!
    d66c:	ldrb	r2, [r0, r1]!
    d670:	ldmib	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d674:	andeq	r3, r1, ip, ror #13
    d678:	andeq	r0, r0, r0, asr #5
    d67c:	andeq	r1, r0, r2, ror #17
    d680:	strdeq	r0, [r0], -sl
    d684:	andeq	r0, r0, r2, lsr #22
    d688:			; <UNDEFINED> instruction: 0xf7feb508
    d68c:	pop	{r0, r6, r7, r9, fp, ip, sp, lr, pc}
    d690:			; <UNDEFINED> instruction: 0xf7f54008
    d694:	svclt	0x0000bca1
    d698:	svcmi	0x00f8e92d
    d69c:	stmdavs	r7, {r0, r3, r7, r9, sl, lr}
    d6a0:			; <UNDEFINED> instruction: 0xf8df4692
    d6a4:	ldrtmi	fp, [r8], -r0, lsr #1
    d6a8:			; <UNDEFINED> instruction: 0xf7fe44fb
    d6ac:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    d6b0:			; <UNDEFINED> instruction: 0x4606d03f
    d6b4:	bl	10cb690 <EXEC_NAME@@Base+0x10aa688>
    d6b8:	and	r4, r3, r0, lsl #13
    d6bc:	tstle	r5, r2, ror #24
    d6c0:			; <UNDEFINED> instruction: 0xd1222d02
    d6c4:			; <UNDEFINED> instruction: 0xf7fe4638
    d6c8:	ldrbmi	pc, [r2], -r3, lsr #21	; <UNPREDICTABLE>
    d6cc:			; <UNDEFINED> instruction: 0xf7f54649
    d6d0:			; <UNDEFINED> instruction: 0xf8d8e93e
    d6d4:	strmi	r5, [r4], -r0
    d6d8:			; <UNDEFINED> instruction: 0xf7fe4630
    d6dc:	strmi	pc, [r3], -r9, ror #20
    d6e0:	rscle	r2, fp, r0, lsl #16
    d6e4:	strtmi	r2, [r0], -r0, lsl #8
    d6e8:	svchi	0x00f8e8bd
    d6ec:	ldmle	sl!, {r0, r1, r2, r5, sl, fp, sp}^
    d6f0:	andscs	r4, sl, #21504	; 0x5400
    d6f4:	tstcs	r1, r5, lsl r8
    d6f8:	streq	pc, [r4], #-111	; 0xffffff91
    d6fc:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    d700:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    d704:	b	a4b6e0 <EXEC_NAME@@Base+0xa2a6d8>
    d708:	ldccs	7, cr14, [r3, #-948]	; 0xfffffc4c
    d70c:	stccs	0, cr13, [r4, #-48]	; 0xffffffd0
    d710:	stccs	15, cr11, [fp, #-96]	; 0xffffffa0
    d714:	rsbmi	sp, ip, #-1073741824	; 0xc0000000
    d718:	pop	{r5, r9, sl, lr}
    d71c:	stmdami	ip, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d720:			; <UNDEFINED> instruction: 0xf7f54478
    d724:	ldrb	lr, [r6, r8, ror #19]!
    d728:			; <UNDEFINED> instruction: 0x461c4630
    d72c:	blx	b4b72c <EXEC_NAME@@Base+0xb2a724>
    d730:	blmi	24769c <EXEC_NAME@@Base+0x226694>
    d734:	stmdbmi	r8, {r1, r3, r4, r9, sp}
    d738:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    d73c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d740:	stcl	7, cr15, [sl], #-980	; 0xfffffc2c
    d744:	andeq	r3, r1, r8, asr #12
    d748:	ldrdeq	r0, [r0], -r8
    d74c:	muleq	r0, r4, r8
    d750:	andeq	r2, r0, ip, asr r8
    d754:	strdeq	r2, [r0], -r6
    d758:	andeq	r2, r0, r0, lsr #16
    d75c:	andeq	r2, r0, r2, lsr r8
    d760:	ldrblt	fp, [r0, #-369]!	; 0xfffffe8f
    d764:	ldrmi	r4, [r5], -ip, lsl #12
    d768:			; <UNDEFINED> instruction: 0xf7fe4606
    d76c:			; <UNDEFINED> instruction: 0x462afa51
    d770:			; <UNDEFINED> instruction: 0xf7f54621
    d774:	andcc	lr, r1, ip, lsr #22
    d778:	andcs	fp, r0, r8, lsl pc
    d77c:	ldcllt	0, cr13, [r0, #-8]!
    d780:	ldrbmi	r2, [r0, -r0]!
    d784:	b	ff6cb760 <EXEC_NAME@@Base+0xff6aa758>
    d788:	ldrtmi	r6, [r0], -r4, lsl #16
    d78c:	blx	11cb78c <EXEC_NAME@@Base+0x11aa784>
    d790:			; <UNDEFINED> instruction: 0xf7feb178
    d794:	vfmane.f32	s30, s6, s26
    d798:	movwcs	fp, #7960	; 0x1f18
    d79c:	svclt	0x00182800
    d7a0:	stmdblt	fp, {r8, r9, sp}
    d7a4:	lfmlt	f4, 2, [r0, #-384]!	; 0xfffffe80
    d7a8:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    d7ac:	stmib	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d7b0:	blmi	1c7798 <EXEC_NAME@@Base+0x1a6790>
    d7b4:	stmdbmi	r6, {r2, r6, r9, sp}
    d7b8:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    d7bc:	tstcc	r8, #2030043136	; 0x79000000
    d7c0:			; <UNDEFINED> instruction: 0xf7f54478
    d7c4:	svclt	0x0000ec2a
    d7c8:	andeq	r2, r0, r6, lsl #16
    d7cc:	andeq	r2, r0, r6, ror r7
    d7d0:	andeq	r2, r0, r0, lsr #15
    d7d4:			; <UNDEFINED> instruction: 0x000027b0
    d7d8:	ldmdbmi	r3, {r1, r4, r9, fp, lr}
    d7dc:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    d7e0:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    d7e4:			; <UNDEFINED> instruction: 0x46065855
    d7e8:	muleq	r7, r3, r8
    d7ec:	stmdavs	fp!, {r2, r7, ip, sp, pc}
    d7f0:	stm	r4, {r2, r3, r5, r6, r9, sl, lr}
    d7f4:	movwls	r0, #12295	; 0x3007
    d7f8:	b	fe24b7d4 <EXEC_NAME@@Base+0xfe22a7cc>
    d7fc:	ldrtmi	r2, [r1], -r0, lsl #6
    d800:	addpl	pc, r0, #0, 10
    d804:			; <UNDEFINED> instruction: 0xf5b24620
    d808:	svclt	0x00383f04
    d80c:	andcc	pc, r4, #1325400064	; 0x4f000000
    d810:			; <UNDEFINED> instruction: 0xf9d4f7fe
    d814:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
    d818:			; <UNDEFINED> instruction: 0xd101429a
    d81c:	ldcllt	0, cr11, [r0, #-16]!
    d820:	stmdb	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d824:	andeq	r3, r1, r2, lsl r5
    d828:	andeq	r0, r0, r0, asr #5
    d82c:	andeq	r3, r1, r6, asr r9
    d830:	svclt	0x00081e4a
    d834:			; <UNDEFINED> instruction: 0xf0c04770
    d838:	addmi	r8, r8, #36, 2
    d83c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    d840:			; <UNDEFINED> instruction: 0xf0004211
    d844:	blx	fec2dca8 <EXEC_NAME@@Base+0xfec0cca0>
    d848:	blx	fec8a650 <EXEC_NAME@@Base+0xfec69648>
    d84c:	bl	fe8ca258 <EXEC_NAME@@Base+0xfe8a9250>
    d850:			; <UNDEFINED> instruction: 0xf1c30303
    d854:	andge	r0, r4, #2080374784	; 0x7c000000
    d858:	movwne	lr, #15106	; 0x3b02
    d85c:	andeq	pc, r0, #79	; 0x4f
    d860:	svclt	0x0000469f
    d864:	andhi	pc, r0, pc, lsr #7
    d868:	svcvc	0x00c1ebb0
    d86c:	bl	10bd474 <EXEC_NAME@@Base+0x109c46c>
    d870:	svclt	0x00280202
    d874:	sbcvc	lr, r1, r0, lsr #23
    d878:	svcvc	0x0081ebb0
    d87c:	bl	10bd484 <EXEC_NAME@@Base+0x109c47c>
    d880:	svclt	0x00280202
    d884:	addvc	lr, r1, r0, lsr #23
    d888:	svcvc	0x0041ebb0
    d88c:	bl	10bd494 <EXEC_NAME@@Base+0x109c48c>
    d890:	svclt	0x00280202
    d894:	subvc	lr, r1, r0, lsr #23
    d898:	svcvc	0x0001ebb0
    d89c:	bl	10bd4a4 <EXEC_NAME@@Base+0x109c49c>
    d8a0:	svclt	0x00280202
    d8a4:	andvc	lr, r1, r0, lsr #23
    d8a8:	svcvs	0x00c1ebb0
    d8ac:	bl	10bd4b4 <EXEC_NAME@@Base+0x109c4ac>
    d8b0:	svclt	0x00280202
    d8b4:	sbcvs	lr, r1, r0, lsr #23
    d8b8:	svcvs	0x0081ebb0
    d8bc:	bl	10bd4c4 <EXEC_NAME@@Base+0x109c4bc>
    d8c0:	svclt	0x00280202
    d8c4:	addvs	lr, r1, r0, lsr #23
    d8c8:	svcvs	0x0041ebb0
    d8cc:	bl	10bd4d4 <EXEC_NAME@@Base+0x109c4cc>
    d8d0:	svclt	0x00280202
    d8d4:	subvs	lr, r1, r0, lsr #23
    d8d8:	svcvs	0x0001ebb0
    d8dc:	bl	10bd4e4 <EXEC_NAME@@Base+0x109c4dc>
    d8e0:	svclt	0x00280202
    d8e4:	andvs	lr, r1, r0, lsr #23
    d8e8:	svcpl	0x00c1ebb0
    d8ec:	bl	10bd4f4 <EXEC_NAME@@Base+0x109c4ec>
    d8f0:	svclt	0x00280202
    d8f4:	sbcpl	lr, r1, r0, lsr #23
    d8f8:	svcpl	0x0081ebb0
    d8fc:	bl	10bd504 <EXEC_NAME@@Base+0x109c4fc>
    d900:	svclt	0x00280202
    d904:	addpl	lr, r1, r0, lsr #23
    d908:	svcpl	0x0041ebb0
    d90c:	bl	10bd514 <EXEC_NAME@@Base+0x109c50c>
    d910:	svclt	0x00280202
    d914:	subpl	lr, r1, r0, lsr #23
    d918:	svcpl	0x0001ebb0
    d91c:	bl	10bd524 <EXEC_NAME@@Base+0x109c51c>
    d920:	svclt	0x00280202
    d924:	andpl	lr, r1, r0, lsr #23
    d928:	svcmi	0x00c1ebb0
    d92c:	bl	10bd534 <EXEC_NAME@@Base+0x109c52c>
    d930:	svclt	0x00280202
    d934:	sbcmi	lr, r1, r0, lsr #23
    d938:	svcmi	0x0081ebb0
    d93c:	bl	10bd544 <EXEC_NAME@@Base+0x109c53c>
    d940:	svclt	0x00280202
    d944:	addmi	lr, r1, r0, lsr #23
    d948:	svcmi	0x0041ebb0
    d94c:	bl	10bd554 <EXEC_NAME@@Base+0x109c54c>
    d950:	svclt	0x00280202
    d954:	submi	lr, r1, r0, lsr #23
    d958:	svcmi	0x0001ebb0
    d95c:	bl	10bd564 <EXEC_NAME@@Base+0x109c55c>
    d960:	svclt	0x00280202
    d964:	andmi	lr, r1, r0, lsr #23
    d968:	svccc	0x00c1ebb0
    d96c:	bl	10bd574 <EXEC_NAME@@Base+0x109c56c>
    d970:	svclt	0x00280202
    d974:	sbccc	lr, r1, r0, lsr #23
    d978:	svccc	0x0081ebb0
    d97c:	bl	10bd584 <EXEC_NAME@@Base+0x109c57c>
    d980:	svclt	0x00280202
    d984:	addcc	lr, r1, r0, lsr #23
    d988:	svccc	0x0041ebb0
    d98c:	bl	10bd594 <EXEC_NAME@@Base+0x109c58c>
    d990:	svclt	0x00280202
    d994:	subcc	lr, r1, r0, lsr #23
    d998:	svccc	0x0001ebb0
    d99c:	bl	10bd5a4 <EXEC_NAME@@Base+0x109c59c>
    d9a0:	svclt	0x00280202
    d9a4:	andcc	lr, r1, r0, lsr #23
    d9a8:	svccs	0x00c1ebb0
    d9ac:	bl	10bd5b4 <EXEC_NAME@@Base+0x109c5ac>
    d9b0:	svclt	0x00280202
    d9b4:	sbccs	lr, r1, r0, lsr #23
    d9b8:	svccs	0x0081ebb0
    d9bc:	bl	10bd5c4 <EXEC_NAME@@Base+0x109c5bc>
    d9c0:	svclt	0x00280202
    d9c4:	addcs	lr, r1, r0, lsr #23
    d9c8:	svccs	0x0041ebb0
    d9cc:	bl	10bd5d4 <EXEC_NAME@@Base+0x109c5cc>
    d9d0:	svclt	0x00280202
    d9d4:	subcs	lr, r1, r0, lsr #23
    d9d8:	svccs	0x0001ebb0
    d9dc:	bl	10bd5e4 <EXEC_NAME@@Base+0x109c5dc>
    d9e0:	svclt	0x00280202
    d9e4:	andcs	lr, r1, r0, lsr #23
    d9e8:	svcne	0x00c1ebb0
    d9ec:	bl	10bd5f4 <EXEC_NAME@@Base+0x109c5ec>
    d9f0:	svclt	0x00280202
    d9f4:	sbcne	lr, r1, r0, lsr #23
    d9f8:	svcne	0x0081ebb0
    d9fc:	bl	10bd604 <EXEC_NAME@@Base+0x109c5fc>
    da00:	svclt	0x00280202
    da04:	addne	lr, r1, r0, lsr #23
    da08:	svcne	0x0041ebb0
    da0c:	bl	10bd614 <EXEC_NAME@@Base+0x109c60c>
    da10:	svclt	0x00280202
    da14:	subne	lr, r1, r0, lsr #23
    da18:	svcne	0x0001ebb0
    da1c:	bl	10bd624 <EXEC_NAME@@Base+0x109c61c>
    da20:	svclt	0x00280202
    da24:	andne	lr, r1, r0, lsr #23
    da28:	svceq	0x00c1ebb0
    da2c:	bl	10bd634 <EXEC_NAME@@Base+0x109c62c>
    da30:	svclt	0x00280202
    da34:	sbceq	lr, r1, r0, lsr #23
    da38:	svceq	0x0081ebb0
    da3c:	bl	10bd644 <EXEC_NAME@@Base+0x109c63c>
    da40:	svclt	0x00280202
    da44:	addeq	lr, r1, r0, lsr #23
    da48:	svceq	0x0041ebb0
    da4c:	bl	10bd654 <EXEC_NAME@@Base+0x109c64c>
    da50:	svclt	0x00280202
    da54:	subeq	lr, r1, r0, lsr #23
    da58:	svceq	0x0001ebb0
    da5c:	bl	10bd664 <EXEC_NAME@@Base+0x109c65c>
    da60:	svclt	0x00280202
    da64:	andeq	lr, r1, r0, lsr #23
    da68:			; <UNDEFINED> instruction: 0x47704610
    da6c:	andcs	fp, r1, ip, lsl #30
    da70:	ldrbmi	r2, [r0, -r0]!
    da74:			; <UNDEFINED> instruction: 0xf281fab1
    da78:	andseq	pc, pc, #-2147483600	; 0x80000030
    da7c:			; <UNDEFINED> instruction: 0xf002fa20
    da80:	tstlt	r8, r0, ror r7
    da84:	rscscc	pc, pc, pc, asr #32
    da88:	ldmdalt	r6!, {ip, sp, lr, pc}^
    da8c:	rscsle	r2, r8, r0, lsl #18
    da90:	andmi	lr, r3, sp, lsr #18
    da94:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    da98:			; <UNDEFINED> instruction: 0x4006e8bd
    da9c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    daa0:	smlatbeq	r3, r1, fp, lr
    daa4:	svclt	0x00004770
    daa8:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    daac:	svclt	0x00be2900
    dab0:			; <UNDEFINED> instruction: 0xf04f2000
    dab4:	and	r4, r6, r0, lsl #2
    dab8:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    dabc:			; <UNDEFINED> instruction: 0xf06fbf1c
    dac0:			; <UNDEFINED> instruction: 0xf04f4100
    dac4:			; <UNDEFINED> instruction: 0xf00030ff
    dac8:			; <UNDEFINED> instruction: 0xf1adb857
    dacc:	stmdb	sp!, {r3, sl, fp}^
    dad0:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    dad4:	blcs	44700 <EXEC_NAME@@Base+0x236f8>
    dad8:			; <UNDEFINED> instruction: 0xf000db1a
    dadc:			; <UNDEFINED> instruction: 0xf8ddf853
    dae0:	ldmib	sp, {r2, sp, lr, pc}^
    dae4:	andlt	r2, r4, r2, lsl #6
    dae8:	submi	r4, r0, #112, 14	; 0x1c00000
    daec:	cmpeq	r1, r1, ror #22
    daf0:	blle	6d86f8 <EXEC_NAME@@Base+0x6b76f0>
    daf4:			; <UNDEFINED> instruction: 0xf846f000
    daf8:	ldrd	pc, [r4], -sp
    dafc:	movwcs	lr, #10717	; 0x29dd
    db00:	submi	fp, r0, #4
    db04:	cmpeq	r1, r1, ror #22
    db08:	bl	18de458 <EXEC_NAME@@Base+0x18bd450>
    db0c:	ldrbmi	r0, [r0, -r3, asr #6]!
    db10:	bl	18de460 <EXEC_NAME@@Base+0x18bd458>
    db14:			; <UNDEFINED> instruction: 0xf0000343
    db18:			; <UNDEFINED> instruction: 0xf8ddf835
    db1c:	ldmib	sp, {r2, sp, lr, pc}^
    db20:	andlt	r2, r4, r2, lsl #6
    db24:	bl	185e42c <EXEC_NAME@@Base+0x183d424>
    db28:	ldrbmi	r0, [r0, -r1, asr #2]!
    db2c:	bl	18de47c <EXEC_NAME@@Base+0x18bd474>
    db30:			; <UNDEFINED> instruction: 0xf0000343
    db34:			; <UNDEFINED> instruction: 0xf8ddf827
    db38:	ldmib	sp, {r2, sp, lr, pc}^
    db3c:	andlt	r2, r4, r2, lsl #6
    db40:	bl	18de490 <EXEC_NAME@@Base+0x18bd488>
    db44:	ldrbmi	r0, [r0, -r3, asr #6]!
    db48:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    db4c:	svclt	0x00082900
    db50:	svclt	0x001c2800
    db54:	mvnscc	pc, pc, asr #32
    db58:	rscscc	pc, pc, pc, asr #32
    db5c:	stmdalt	ip, {ip, sp, lr, pc}
    db60:	stfeqd	f7, [r8], {173}	; 0xad
    db64:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    db68:			; <UNDEFINED> instruction: 0xf80cf000
    db6c:	ldrd	pc, [r4], -sp
    db70:	movwcs	lr, #10717	; 0x29dd
    db74:	ldrbmi	fp, [r0, -r4]!
    db78:			; <UNDEFINED> instruction: 0xf04fb502
    db7c:			; <UNDEFINED> instruction: 0xf7f40008
    db80:	stclt	14, cr14, [r2, #-608]	; 0xfffffda0
    db84:	svclt	0x00084299
    db88:	push	{r4, r7, r9, lr}
    db8c:			; <UNDEFINED> instruction: 0x46044ff0
    db90:	andcs	fp, r0, r8, lsr pc
    db94:	svcls	0x0009460d
    db98:			; <UNDEFINED> instruction: 0x4601bf38
    db9c:	ldrmi	sp, [r0], ip, ror #6
    dba0:	blx	fecdf60c <EXEC_NAME@@Base+0xfecbe604>
    dba4:	blcs	4b5b8 <EXEC_NAME@@Base+0x2a5b0>
    dba8:	blx	fed81d6c <EXEC_NAME@@Base+0xfed60d64>
    dbac:	stfcsd	f7, [r0, #-532]	; 0xfffffdec
    dbb0:	bne	1dc1d54 <EXEC_NAME@@Base+0x1da0d4c>
    dbb4:	stfeqd	f7, [r0], #-664	; 0xfffffd68
    dbb8:	blx	1cc3e6 <EXEC_NAME@@Base+0x1ab3de>
    dbbc:	vpmax.u8	d15, d12, d8
    dbc0:	abseqdm	f7, f6
    dbc4:	bleq	1084f8 <EXEC_NAME@@Base+0xe74f0>
    dbc8:	vpmax.u8	d15, d14, d24
    dbcc:	bleq	108500 <EXEC_NAME@@Base+0xe74f8>
    dbd0:	blx	1cc3f8 <EXEC_NAME@@Base+0x1ab3f0>
    dbd4:	svclt	0x0008455d
    dbd8:	svclt	0x003c4554
    dbdc:	strmi	r2, [r1], -r0
    dbe0:	andcs	sp, r1, sl, lsl #6
    dbe4:	streq	lr, [sl], #-2996	; 0xfffff44c
    dbe8:			; <UNDEFINED> instruction: 0xf10cfa00
    dbec:	vpmax.u8	d15, d14, d16
    dbf0:	streq	lr, [fp, #-2917]	; 0xfffff49b
    dbf4:	adcsmi	r4, r0, r9, lsl r3
    dbf8:	eorsle	r2, sp, r0, lsl #28
    dbfc:	ldmdaeq	sl, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    dc00:	b	121f4d0 <EXEC_NAME@@Base+0x11fe4c8>
    dc04:	b	13ebf38 <EXEC_NAME@@Base+0x13caf30>
    dc08:	and	r0, fp, fp, asr r9
    dc0c:	movweq	lr, #35764	; 0x8bb4
    dc10:	beq	2889ac <EXEC_NAME@@Base+0x2679a4>
    dc14:	bl	1293f88 <EXEC_NAME@@Base+0x1272f80>
    dc18:	mrrcne	10, 0, r0, ip, cr10
    dc1c:	streq	pc, [r0, #-330]	; 0xfffffeb6
    dc20:	andle	r3, r7, r1, lsl #20
    dc24:	svclt	0x0008454d
    dc28:	rscle	r4, pc, #68, 10	; 0x11000000
    dc2c:	cmnmi	sp, r4, lsr #18
    dc30:	mvnsle	r3, r1, lsl #20
    dc34:	vseleq.f32	s30, s28, s10
    dc38:	vpmax.u8	d15, d6, d20
    dc3c:	stc2	10, cr15, [ip], {37}	; 0x25	; <UNPREDICTABLE>
    dc40:	movweq	lr, #59971	; 0xea43
    dc44:	blx	95404c <EXEC_NAME@@Base+0x933044>
    dc48:	b	110d468 <EXEC_NAME@@Base+0x10ec460>
    dc4c:			; <UNDEFINED> instruction: 0xf1a6040c
    dc50:			; <UNDEFINED> instruction: 0xf1c60c20
    dc54:	blx	38e4dc <EXEC_NAME@@Base+0x36d4d4>
    dc58:	blx	14a878 <EXEC_NAME@@Base+0x129870>
    dc5c:	blx	14cc94 <EXEC_NAME@@Base+0x12bc8c>
    dc60:	b	110b480 <EXEC_NAME@@Base+0x10ea478>
    dc64:	blx	90e89c <EXEC_NAME@@Base+0x8ed894>
    dc68:	bl	118a478 <EXEC_NAME@@Base+0x1169470>
    dc6c:	tstmi	r3, #1073741824	; 0x40000000
    dc70:	ldrbtmi	r1, [r5], -r0, lsl #23
    dc74:	tsteq	r3, r1, ror #22
    dc78:	stmib	r7, {r0, r1, r2, r3, r8, ip, sp, pc}^
    dc7c:	pop	{r8, sl, lr}
    dc80:	blx	fed31c48 <EXEC_NAME@@Base+0xfed10c40>
    dc84:	smlawbcc	r0, r4, r1, pc	; <UNPREDICTABLE>
    dc88:	blx	fecc7adc <EXEC_NAME@@Base+0xfeca6ad4>
    dc8c:	blx	fed8b69c <EXEC_NAME@@Base+0xfed6a694>
    dc90:	strtcc	pc, [r0], -r5, lsl #3
    dc94:	orrle	r2, ip, r0, lsl #26
    dc98:	svclt	0x0000e7f3
    dc9c:	mvnsmi	lr, #737280	; 0xb4000
    dca0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    dca4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    dca8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    dcac:	ldcl	7, cr15, [r6, #976]	; 0x3d0
    dcb0:	blne	1d9eeac <EXEC_NAME@@Base+0x1d7dea4>
    dcb4:	strhle	r1, [sl], -r6
    dcb8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    dcbc:			; <UNDEFINED> instruction: 0xf8553401
    dcc0:	strbmi	r3, [sl], -r4, lsl #30
    dcc4:	ldrtmi	r4, [r8], -r1, asr #12
    dcc8:	adcmi	r4, r6, #152, 14	; 0x2600000
    dccc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    dcd0:	svclt	0x000083f8
    dcd4:	andeq	r2, r1, lr, ror #15
    dcd8:	andeq	r2, r1, r4, ror #15
    dcdc:	svclt	0x00004770

Disassembly of section .fini:

0000dce0 <.fini>:
    dce0:	push	{r3, lr}
    dce4:	pop	{r3, pc}
