Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov 26 18:44:06 2023
| Host         : DESKTOP-I08JEN1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    60          
TIMING-18  Warning           Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (80)
5. checking no_input_delay (8)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: CLK/ACLK_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: CLK/CLK_DIV_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CLK/CLK_DIV_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Drive/PWM0/TC/E_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Station/WasherPWM/TCR0/E_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (80)
-------------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.450        0.000                      0                  118        0.179        0.000                      0                  118        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.450        0.000                      0                  118        0.179        0.000                      0                  118        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 2.055ns (45.111%)  route 2.500ns (54.889%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214     6.269 f  Station/XADC0/xadc1/inst/DO[6]
                         net (fo=5, routed)           1.263     7.531    Station/XADC0/do_out[1]
    SLICE_X30Y75         LUT5 (Prop_lut5_I0_O)        0.117     7.648 r  Station/XADC0/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.817     8.466    Station/SSEGDriver0/FSM_sequential_state_reg[0]_0
    SLICE_X30Y77         LUT5 (Prop_lut5_I3_O)        0.376     8.842 r  Station/SSEGDriver0/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.420     9.262    Station/SSEGDriver0/FSM_sequential_state[0]_i_5_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I5_O)        0.348     9.610 r  Station/SSEGDriver0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.610    Station/SSEGDriver0/state__0[0]
    SLICE_X30Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.420    14.761    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X30Y76         FDRE (Setup_fdre_C_D)        0.077    15.061    Station/SSEGDriver0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.766ns (25.556%)  route 2.231ns (74.444%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.540     5.061    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y69         FDRE                                         r  CLK/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.518     5.579 r  CLK/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.822     6.401    CLK/ACLK_GEN[3]
    SLICE_X35Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.525 f  CLK/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.667     7.192    CLK/ACLK_GEN[16]_i_3_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.316 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.742     8.058    CLK/ACLK_0
    SLICE_X34Y72         FDRE                                         r  CLK/ACLK_GEN_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.420    14.761    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y72         FDRE                                         r  CLK/ACLK_GEN_reg[13]/C
                         clock pessimism              0.273    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X34Y72         FDRE (Setup_fdre_C_R)       -0.524    14.475    CLK/ACLK_GEN_reg[13]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.766ns (25.556%)  route 2.231ns (74.444%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.540     5.061    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y69         FDRE                                         r  CLK/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.518     5.579 r  CLK/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.822     6.401    CLK/ACLK_GEN[3]
    SLICE_X35Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.525 f  CLK/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.667     7.192    CLK/ACLK_GEN[16]_i_3_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.316 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.742     8.058    CLK/ACLK_0
    SLICE_X34Y72         FDRE                                         r  CLK/ACLK_GEN_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.420    14.761    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y72         FDRE                                         r  CLK/ACLK_GEN_reg[14]/C
                         clock pessimism              0.273    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X34Y72         FDRE (Setup_fdre_C_R)       -0.524    14.475    CLK/ACLK_GEN_reg[14]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.766ns (25.556%)  route 2.231ns (74.444%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.540     5.061    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y69         FDRE                                         r  CLK/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.518     5.579 r  CLK/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.822     6.401    CLK/ACLK_GEN[3]
    SLICE_X35Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.525 f  CLK/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.667     7.192    CLK/ACLK_GEN[16]_i_3_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.316 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.742     8.058    CLK/ACLK_0
    SLICE_X34Y72         FDRE                                         r  CLK/ACLK_GEN_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.420    14.761    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y72         FDRE                                         r  CLK/ACLK_GEN_reg[15]/C
                         clock pessimism              0.273    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X34Y72         FDRE (Setup_fdre_C_R)       -0.524    14.475    CLK/ACLK_GEN_reg[15]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.766ns (25.556%)  route 2.231ns (74.444%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.540     5.061    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y69         FDRE                                         r  CLK/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.518     5.579 r  CLK/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.822     6.401    CLK/ACLK_GEN[3]
    SLICE_X35Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.525 f  CLK/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.667     7.192    CLK/ACLK_GEN[16]_i_3_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.316 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.742     8.058    CLK/ACLK_0
    SLICE_X34Y72         FDRE                                         r  CLK/ACLK_GEN_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.420    14.761    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y72         FDRE                                         r  CLK/ACLK_GEN_reg[16]/C
                         clock pessimism              0.273    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X34Y72         FDRE (Setup_fdre_C_R)       -0.524    14.475    CLK/ACLK_GEN_reg[16]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.766ns (26.279%)  route 2.149ns (73.721%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.540     5.061    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y69         FDRE                                         r  CLK/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.518     5.579 r  CLK/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.822     6.401    CLK/ACLK_GEN[3]
    SLICE_X35Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.525 f  CLK/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.667     7.192    CLK/ACLK_GEN[16]_i_3_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.316 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.660     7.976    CLK/ACLK_0
    SLICE_X34Y70         FDRE                                         r  CLK/ACLK_GEN_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.423    14.764    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  CLK/ACLK_GEN_reg[5]/C
                         clock pessimism              0.273    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X34Y70         FDRE (Setup_fdre_C_R)       -0.524    14.478    CLK/ACLK_GEN_reg[5]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.766ns (26.279%)  route 2.149ns (73.721%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.540     5.061    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y69         FDRE                                         r  CLK/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.518     5.579 r  CLK/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.822     6.401    CLK/ACLK_GEN[3]
    SLICE_X35Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.525 f  CLK/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.667     7.192    CLK/ACLK_GEN[16]_i_3_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.316 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.660     7.976    CLK/ACLK_0
    SLICE_X34Y70         FDRE                                         r  CLK/ACLK_GEN_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.423    14.764    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  CLK/ACLK_GEN_reg[6]/C
                         clock pessimism              0.273    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X34Y70         FDRE (Setup_fdre_C_R)       -0.524    14.478    CLK/ACLK_GEN_reg[6]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.766ns (26.279%)  route 2.149ns (73.721%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.540     5.061    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y69         FDRE                                         r  CLK/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.518     5.579 r  CLK/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.822     6.401    CLK/ACLK_GEN[3]
    SLICE_X35Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.525 f  CLK/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.667     7.192    CLK/ACLK_GEN[16]_i_3_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.316 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.660     7.976    CLK/ACLK_0
    SLICE_X34Y70         FDRE                                         r  CLK/ACLK_GEN_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.423    14.764    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  CLK/ACLK_GEN_reg[7]/C
                         clock pessimism              0.273    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X34Y70         FDRE (Setup_fdre_C_R)       -0.524    14.478    CLK/ACLK_GEN_reg[7]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.766ns (26.279%)  route 2.149ns (73.721%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.540     5.061    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y69         FDRE                                         r  CLK/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.518     5.579 r  CLK/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.822     6.401    CLK/ACLK_GEN[3]
    SLICE_X35Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.525 f  CLK/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.667     7.192    CLK/ACLK_GEN[16]_i_3_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.316 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.660     7.976    CLK/ACLK_0
    SLICE_X34Y70         FDRE                                         r  CLK/ACLK_GEN_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.423    14.764    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  CLK/ACLK_GEN_reg[8]/C
                         clock pessimism              0.273    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X34Y70         FDRE (Setup_fdre_C_R)       -0.524    14.478    CLK/ACLK_GEN_reg[8]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.597ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.766ns (26.279%)  route 2.149ns (73.721%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.540     5.061    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y69         FDRE                                         r  CLK/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.518     5.579 r  CLK/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.822     6.401    CLK/ACLK_GEN[3]
    SLICE_X35Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.525 f  CLK/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.667     7.192    CLK/ACLK_GEN[16]_i_3_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.316 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.660     7.976    CLK/ACLK_0
    SLICE_X35Y70         FDRE                                         r  CLK/ACLK_GEN_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.423    14.764    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y70         FDRE                                         r  CLK/ACLK_GEN_reg[0]/C
                         clock pessimism              0.273    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X35Y70         FDRE (Setup_fdre_C_R)       -0.429    14.573    CLK/ACLK_GEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                  6.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/decimalTemp_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.428%)  route 0.074ns (36.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.551     1.434    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  Station/SSEGDriver0/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  Station/SSEGDriver0/y_reg[7]/Q
                         net (fo=2, routed)           0.074     1.636    Station/SSEGDriver0/p_0_in[3]
    SLICE_X30Y77         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.816     1.944    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y77         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[7]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X30Y77         FDSE (Hold_fdse_C_D)         0.010     1.457    Station/SSEGDriver0/decimalTemp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/decimalTemp_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.699%)  route 0.143ns (50.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  Station/SSEGDriver0/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  Station/SSEGDriver0/y_reg[1]/Q
                         net (fo=7, routed)           0.143     1.716    Station/SSEGDriver0/y_reg_n_0_[1]
    SLICE_X32Y77         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.816     1.944    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y77         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[1]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X32Y77         FDSE (Hold_fdse_C_D)         0.066     1.513    Station/SSEGDriver0/decimalTemp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/decimalTemp_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.671%)  route 0.132ns (48.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  Station/SSEGDriver0/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  Station/SSEGDriver0/y_reg[5]/Q
                         net (fo=3, routed)           0.132     1.705    Station/SSEGDriver0/p_0_in[1]
    SLICE_X30Y77         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.816     1.944    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y77         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[5]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X30Y77         FDSE (Hold_fdse_C_D)         0.052     1.499    Station/SSEGDriver0/decimalTemp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.728%)  route 0.130ns (38.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.164     1.596 f  Station/SSEGDriver0/FSM_sequential_state_reg[0]/Q
                         net (fo=22, routed)          0.130     1.726    Station/SSEGDriver0/FSM_sequential_state_reg_n_0_[0]
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.045     1.771 r  Station/SSEGDriver0/y[5]_i_1/O
                         net (fo=1, routed)           0.000     1.771    Station/SSEGDriver0/y[5]
    SLICE_X31Y76         FDRE                                         r  Station/SSEGDriver0/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.814     1.942    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  Station/SSEGDriver0/y_reg[5]/C
                         clock pessimism             -0.497     1.445    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.092     1.537    Station/SSEGDriver0/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/decimalTemp_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.229%)  route 0.178ns (55.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  Station/SSEGDriver0/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  Station/SSEGDriver0/y_reg[0]/Q
                         net (fo=8, routed)           0.178     1.751    Station/SSEGDriver0/y_reg_n_0_[0]
    SLICE_X32Y77         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.816     1.944    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y77         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[0]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X32Y77         FDSE (Hold_fdse_C_D)         0.070     1.517    Station/SSEGDriver0/decimalTemp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/decimalTemp_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.551     1.434    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  Station/SSEGDriver0/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  Station/SSEGDriver0/y_reg[6]/Q
                         net (fo=3, routed)           0.188     1.763    Station/SSEGDriver0/p_0_in[2]
    SLICE_X30Y77         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.816     1.944    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y77         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[6]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X30Y77         FDSE (Hold_fdse_C_D)         0.063     1.510    Station/SSEGDriver0/decimalTemp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CLK/CLK_DIV_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/CLK_DIV_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.550     1.433    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y77         FDRE                                         r  CLK/CLK_DIV_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y77         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  CLK/CLK_DIV_reg[14]/Q
                         net (fo=1, routed)           0.114     1.712    CLK/CLK_DIV_reg_n_0_[14]
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.822 r  CLK/CLK_DIV_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    CLK/CLK_DIV_reg[12]_i_1_n_5
    SLICE_X34Y77         FDRE                                         r  CLK/CLK_DIV_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.815     1.943    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y77         FDRE                                         r  CLK/CLK_DIV_reg[14]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X34Y77         FDRE (Hold_fdre_C_D)         0.134     1.567    CLK/CLK_DIV_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CLK/CLK_DIV_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/CLK_DIV_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.547     1.430    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  CLK/CLK_DIV_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.164     1.594 r  CLK/CLK_DIV_reg[6]/Q
                         net (fo=1, routed)           0.114     1.709    CLK/CLK_DIV_reg_n_0_[6]
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.819 r  CLK/CLK_DIV_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    CLK/CLK_DIV_reg[4]_i_1_n_5
    SLICE_X34Y75         FDRE                                         r  CLK/CLK_DIV_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.812     1.940    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  CLK/CLK_DIV_reg[6]/C
                         clock pessimism             -0.510     1.430    
    SLICE_X34Y75         FDRE (Hold_fdre_C_D)         0.134     1.564    CLK/CLK_DIV_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.227ns (64.961%)  route 0.122ns (35.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  Station/SSEGDriver0/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.128     1.560 r  Station/SSEGDriver0/y_reg[2]/Q
                         net (fo=7, routed)           0.122     1.683    Station/SSEGDriver0/y_reg_n_0_[2]
    SLICE_X32Y76         LUT6 (Prop_lut6_I2_O)        0.099     1.782 r  Station/SSEGDriver0/y[3]_i_1/O
                         net (fo=1, routed)           0.000     1.782    Station/SSEGDriver0/y[3]
    SLICE_X32Y76         FDRE                                         r  Station/SSEGDriver0/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.814     1.942    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  Station/SSEGDriver0/y_reg[3]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X32Y76         FDRE (Hold_fdre_C_D)         0.092     1.524    Station/SSEGDriver0/y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 CLK/ACLK_GEN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.299ns (73.104%)  route 0.110ns (26.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.551     1.434    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y70         FDRE                                         r  CLK/ACLK_GEN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  CLK/ACLK_GEN_reg[0]/Q
                         net (fo=3, routed)           0.110     1.685    CLK/ACLK_GEN[0]
    SLICE_X34Y69         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.843 r  CLK/ACLK_GEN0_carry/O[0]
                         net (fo=1, routed)           0.000     1.843    CLK/p_1_in[1]
    SLICE_X34Y69         FDRE                                         r  CLK/ACLK_GEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.818     1.946    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y69         FDRE                                         r  CLK/ACLK_GEN_reg[1]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X34Y69         FDRE (Hold_fdre_C_D)         0.134     1.583    CLK/ACLK_GEN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      Station/XADC0/xadc1/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y70   CLK/ACLK_GEN_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y71   CLK/ACLK_GEN_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y71   CLK/ACLK_GEN_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y71   CLK/ACLK_GEN_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y72   CLK/ACLK_GEN_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y72   CLK/ACLK_GEN_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y72   CLK/ACLK_GEN_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y72   CLK/ACLK_GEN_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y70   CLK/ACLK_GEN_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y70   CLK/ACLK_GEN_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y72   CLK/ACLK_GEN_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y72   CLK/ACLK_GEN_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y70   CLK/ACLK_GEN_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y70   CLK/ACLK_GEN_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y71   CLK/ACLK_GEN_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y72   CLK/ACLK_GEN_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y72   CLK/ACLK_GEN_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Station/SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.486ns  (logic 4.363ns (37.988%)  route 7.122ns (62.012%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE                         0.000     0.000 r  Station/SSEG_Display0/ASEL_reg[1]/C
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Station/SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=17, routed)          0.949     1.405    Station/SSEG_Display0/Q[1]
    SLICE_X32Y78         LUT2 (Prop_lut2_I1_O)        0.124     1.529 f  Station/SSEG_Display0/seg_OBUF[7]_inst_i_3/O
                         net (fo=2, routed)           1.216     2.745    Station/SSEGDriver0/seg[7]
    SLICE_X33Y77         LUT6 (Prop_lut6_I5_O)        0.124     2.869 r  Station/SSEGDriver0/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.644     3.513    Station/SSEGDriver0/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I4_O)        0.124     3.637 r  Station/SSEGDriver0/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.314     7.950    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.486 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.486    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.022ns  (logic 4.202ns (38.120%)  route 6.820ns (61.880%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE                         0.000     0.000 r  Station/SSEG_Display0/ASEL_reg[1]/C
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Station/SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=17, routed)          1.161     1.617    Station/SSEGDriver0/Q[1]
    SLICE_X33Y78         LUT6 (Prop_lut6_I0_O)        0.124     1.741 r  Station/SSEGDriver0/seg_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.799     2.540    Station/SSEGDriver0/seg_OBUF[7]_inst_i_2_n_0
    SLICE_X33Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.664 r  Station/SSEGDriver0/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.860     7.524    seg_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.498    11.022 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.022    seg[7]
    V7                                                                r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEG_Display0/ASEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.957ns  (logic 4.332ns (39.539%)  route 6.625ns (60.461%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE                         0.000     0.000 r  Station/SSEG_Display0/ASEL_reg[0]/C
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Station/SSEG_Display0/ASEL_reg[0]/Q
                         net (fo=27, routed)          1.008     1.464    Station/SSEGDriver0/Q[0]
    SLICE_X30Y77         LUT3 (Prop_lut3_I0_O)        0.124     1.588 r  Station/SSEGDriver0/seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.670     2.259    Station/SSEGDriver0/seg_OBUF[5]_inst_i_5_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I5_O)        0.124     2.383 r  Station/SSEGDriver0/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.283     2.666    Station/SSEGDriver0/seg_OBUF[5]_inst_i_4_n_0
    SLICE_X33Y77         LUT6 (Prop_lut6_I5_O)        0.124     2.790 r  Station/SSEGDriver0/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.663     7.453    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.957 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.957    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEG_Display0/ASEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.783ns  (logic 4.454ns (41.303%)  route 6.329ns (58.697%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE                         0.000     0.000 r  Station/SSEG_Display0/ASEL_reg[0]/C
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Station/SSEG_Display0/ASEL_reg[0]/Q
                         net (fo=27, routed)          1.008     1.464    Station/SSEGDriver0/Q[0]
    SLICE_X30Y77         LUT5 (Prop_lut5_I0_O)        0.150     1.614 r  Station/SSEGDriver0/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.804     2.418    Station/SSEGDriver0/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I5_O)        0.328     2.746 r  Station/SSEGDriver0/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.517     7.263    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.783 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.783    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.518ns  (logic 4.235ns (40.270%)  route 6.282ns (59.730%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE                         0.000     0.000 r  Station/SSEG_Display0/ASEL_reg[1]/C
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Station/SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=17, routed)          0.933     1.389    Station/SSEGDriver0/Q[1]
    SLICE_X30Y77         LUT6 (Prop_lut6_I2_O)        0.124     1.513 r  Station/SSEGDriver0/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.500     2.013    Station/SSEGDriver0/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.137 r  Station/SSEGDriver0/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.850     6.986    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.518 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.518    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEG_Display0/ASEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.243ns  (logic 4.468ns (43.618%)  route 5.775ns (56.382%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE                         0.000     0.000 r  Station/SSEG_Display0/ASEL_reg[0]/C
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Station/SSEG_Display0/ASEL_reg[0]/Q
                         net (fo=27, routed)          0.708     1.164    Station/SSEGDriver0/Q[0]
    SLICE_X33Y77         LUT5 (Prop_lut5_I4_O)        0.150     1.314 r  Station/SSEGDriver0/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.599     1.913    Station/SSEGDriver0/seg_OBUF[3]_inst_i_3_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I1_O)        0.326     2.239 r  Station/SSEGDriver0/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.468     6.707    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.243 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.243    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEG_Display0/ASEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.060ns  (logic 4.215ns (41.896%)  route 5.845ns (58.104%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE                         0.000     0.000 r  Station/SSEG_Display0/ASEL_reg[0]/C
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Station/SSEG_Display0/ASEL_reg[0]/Q
                         net (fo=27, routed)          0.886     1.342    Station/SSEGDriver0/Q[0]
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124     1.466 r  Station/SSEGDriver0/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.667     2.133    Station/SSEGDriver0/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.257 r  Station/SSEGDriver0/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.292     6.549    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.060 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.060    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEG_Display0/ASEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.029ns  (logic 4.233ns (42.210%)  route 5.796ns (57.790%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE                         0.000     0.000 r  Station/SSEG_Display0/ASEL_reg[0]/C
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Station/SSEG_Display0/ASEL_reg[0]/Q
                         net (fo=27, routed)          0.864     1.320    Station/SSEGDriver0/Q[0]
    SLICE_X35Y78         LUT6 (Prop_lut6_I2_O)        0.124     1.444 r  Station/SSEGDriver0/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.633     2.077    Station/SSEGDriver0/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  Station/SSEGDriver0/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.299     6.500    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.029 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.029    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/matSys/correctStation_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.806ns  (logic 4.450ns (45.379%)  route 5.356ns (54.621%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE                         0.000     0.000 r  Station/matSys/correctStation_reg/C
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  Station/matSys/correctStation_reg/Q
                         net (fo=9, routed)           1.287     1.706    Station/SSEG_Display0/correctStation
    SLICE_X35Y76         LUT3 (Prop_lut3_I2_O)        0.329     2.035 r  Station/SSEG_Display0/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.069     6.104    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.702     9.806 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.806    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/matSys/correctStation_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.792ns  (logic 4.228ns (43.181%)  route 5.564ns (56.819%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE                         0.000     0.000 r  Station/matSys/correctStation_reg/C
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  Station/matSys/correctStation_reg/Q
                         net (fo=9, routed)           1.287     1.706    Station/SSEG_Display0/correctStation
    SLICE_X35Y76         LUT3 (Prop_lut3_I1_O)        0.299     2.005 r  Station/SSEG_Display0/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.277     6.282    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     9.792 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.792    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Drive/PWM0/CCA/CCRx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/PWM0/OutA/R_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE                         0.000     0.000 r  Drive/PWM0/CCA/CCRx_reg[5]/C
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Drive/PWM0/CCA/CCRx_reg[5]/Q
                         net (fo=1, routed)           0.086     0.227    Drive/PWM0/TC/R_reg[0]
    SLICE_X33Y75         LUT6 (Prop_lut6_I3_O)        0.045     0.272 r  Drive/PWM0/TC/R_i_1__0/O
                         net (fo=1, routed)           0.000     0.272    Drive/PWM0/OutA/R_reg_0
    SLICE_X33Y75         FDRE                                         r  Drive/PWM0/OutA/R_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/matSys/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/matSys/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE                         0.000     0.000 r  Station/matSys/FSM_onehot_state_reg[3]/C
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Station/matSys/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.103     0.244    Station/matSys/FSM_onehot_state_reg_n_0_[3]
    SLICE_X30Y80         LUT5 (Prop_lut5_I4_O)        0.045     0.289 r  Station/matSys/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.289    Station/matSys/FSM_onehot_state[4]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/PWM0/TC/TCR_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/PWM0/TC/TCR_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.232ns (73.519%)  route 0.084ns (26.481%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE                         0.000     0.000 r  Drive/PWM0/TC/TCR_reg[1]/C
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  Drive/PWM0/TC/TCR_reg[1]/Q
                         net (fo=7, routed)           0.084     0.217    Drive/PWM0/TC/TCR[1]
    SLICE_X35Y72         LUT6 (Prop_lut6_I1_O)        0.099     0.316 r  Drive/PWM0/TC/TCR[5]_i_1/O
                         net (fo=1, routed)           0.000     0.316    Drive/PWM0/TC/p_0_in__0[5]
    SLICE_X35Y72         FDRE                                         r  Drive/PWM0/TC/TCR_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/PWM0/CCB/CCRx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/PWM0/OutB/R_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE                         0.000     0.000 r  Drive/PWM0/CCB/CCRx_reg[5]/C
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Drive/PWM0/CCB/CCRx_reg[5]/Q
                         net (fo=1, routed)           0.137     0.278    Drive/PWM0/TC/Q[0]
    SLICE_X33Y75         LUT6 (Prop_lut6_I3_O)        0.045     0.323 r  Drive/PWM0/TC/R_i_1/O
                         net (fo=1, routed)           0.000     0.323    Drive/PWM0/OutB/R_reg_0
    SLICE_X33Y75         FDRE                                         r  Drive/PWM0/OutB/R_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/PWM0/TC/TCR_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/PWM0/TC/E_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.191ns (56.649%)  route 0.146ns (43.351%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE                         0.000     0.000 r  Drive/PWM0/TC/TCR_reg[5]/C
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Drive/PWM0/TC/TCR_reg[5]/Q
                         net (fo=5, routed)           0.146     0.292    Drive/PWM0/TC/TCR[5]
    SLICE_X35Y72         LUT6 (Prop_lut6_I2_O)        0.045     0.337 r  Drive/PWM0/TC/E_i_1/O
                         net (fo=1, routed)           0.000     0.337    Drive/PWM0/TC/E_i_1_n_0
    SLICE_X35Y72         FDRE                                         r  Drive/PWM0/TC/E_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/matSys/controlServo_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/matSys/controlServo_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE                         0.000     0.000 r  Station/matSys/controlServo_reg/C
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Station/matSys/controlServo_reg/Q
                         net (fo=3, routed)           0.170     0.311    Station/matSys/controlServo
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.045     0.356 r  Station/matSys/controlServo_i_1/O
                         net (fo=1, routed)           0.000     0.356    Station/matSys/controlServo_i_1_n_0
    SLICE_X31Y79         FDRE                                         r  Station/matSys/controlServo_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/PWM0/OutA/MotorIn_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/PWM0/OutA/MotorIn_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.191ns (53.321%)  route 0.167ns (46.679%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE                         0.000     0.000 r  Drive/PWM0/OutA/MotorIn_reg/C
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Drive/PWM0/OutA/MotorIn_reg/Q
                         net (fo=3, routed)           0.167     0.313    Drive/PWM0/OutA/MotorIn
    SLICE_X37Y75         LUT3 (Prop_lut3_I1_O)        0.045     0.358 r  Drive/PWM0/OutA/MotorIn0/O
                         net (fo=1, routed)           0.000     0.358    Drive/PWM0/OutA/MotorIn0__0
    SLICE_X37Y75         FDRE                                         r  Drive/PWM0/OutA/MotorIn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/PWM0/OutA/MotorIn_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/PWM0/OutA/Motorx_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.189ns (52.763%)  route 0.169ns (47.237%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE                         0.000     0.000 r  Drive/PWM0/OutA/MotorIn_reg/C
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Drive/PWM0/OutA/MotorIn_reg/Q
                         net (fo=3, routed)           0.169     0.315    Drive/PWM0/OutA/MotorIn
    SLICE_X37Y75         LUT5 (Prop_lut5_I1_O)        0.043     0.358 r  Drive/PWM0/OutA/Motorx[1]_i_1/O
                         net (fo=1, routed)           0.000     0.358    Drive/PWM0/OutA/p_1_out[1]
    SLICE_X37Y75         FDRE                                         r  Drive/PWM0/OutA/Motorx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/WasherPWM/TCR0/TCR_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/WasherPWM/TCR0/TCR_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.255%)  route 0.168ns (46.745%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE                         0.000     0.000 r  Station/WasherPWM/TCR0/TCR_reg[3]/C
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Station/WasherPWM/TCR0/TCR_reg[3]/Q
                         net (fo=8, routed)           0.168     0.314    Station/WasherPWM/TCR0/Q[3]
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.045     0.359 r  Station/WasherPWM/TCR0/TCR[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.359    Station/WasherPWM/TCR0/TCR[3]_i_1__0_n_0
    SLICE_X33Y71         FDRE                                         r  Station/WasherPWM/TCR0/TCR_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/WasherPWM/TCR0/TCR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/WasherPWM/TCR0/TCR_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.195%)  route 0.168ns (46.805%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE                         0.000     0.000 r  Station/WasherPWM/TCR0/TCR_reg[0]/C
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Station/WasherPWM/TCR0/TCR_reg[0]/Q
                         net (fo=11, routed)          0.168     0.314    Station/WasherPWM/TCR0/Q[0]
    SLICE_X33Y71         LUT6 (Prop_lut6_I1_O)        0.045     0.359 r  Station/WasherPWM/TCR0/TCR[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.359    Station/WasherPWM/TCR0/TCR[5]_i_1__0_n_0
    SLICE_X33Y71         FDRE                                         r  Station/WasherPWM/TCR0/TCR_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.462ns  (logic 4.655ns (40.613%)  route 6.807ns (59.387%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.536     5.057    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y77         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDSE (Prop_fdse_C_Q)         0.518     5.575 r  Station/SSEGDriver0/decimalTemp_reg[5]/Q
                         net (fo=10, routed)          0.975     6.550    Station/SSEGDriver0/sel0[1]
    SLICE_X32Y77         LUT2 (Prop_lut2_I0_O)        0.152     6.702 r  Station/SSEGDriver0/seg_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.874     7.576    Station/SSEGDriver0/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.326     7.902 r  Station/SSEGDriver0/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.644     8.546    Station/SSEGDriver0/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I4_O)        0.124     8.670 r  Station/SSEGDriver0/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.314    12.984    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.519 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.519    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.918ns  (logic 4.264ns (39.050%)  route 6.655ns (60.950%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.536     5.057    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y77         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDSE (Prop_fdse_C_Q)         0.518     5.575 r  Station/SSEGDriver0/decimalTemp_reg[4]/Q
                         net (fo=9, routed)           0.995     6.570    Station/SSEGDriver0/sel0[0]
    SLICE_X33Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.694 r  Station/SSEGDriver0/seg_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.799     7.493    Station/SSEGDriver0/seg_OBUF[7]_inst_i_2_n_0
    SLICE_X33Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.617 r  Station/SSEGDriver0/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.860    12.477    seg_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.498    15.975 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.975    seg[7]
    V7                                                                r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.850ns  (logic 4.516ns (41.622%)  route 6.334ns (58.378%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.536     5.057    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y77         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDSE (Prop_fdse_C_Q)         0.518     5.575 r  Station/SSEGDriver0/decimalTemp_reg[4]/Q
                         net (fo=9, routed)           1.013     6.587    Station/SSEGDriver0/sel0[0]
    SLICE_X30Y77         LUT5 (Prop_lut5_I3_O)        0.150     6.737 r  Station/SSEGDriver0/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.804     7.541    Station/SSEGDriver0/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I5_O)        0.328     7.869 r  Station/SSEGDriver0/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.517    12.387    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.907 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.907    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.813ns  (logic 4.500ns (41.621%)  route 6.312ns (58.379%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.536     5.057    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y77         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDSE (Prop_fdse_C_Q)         0.518     5.575 r  Station/SSEGDriver0/decimalTemp_reg[5]/Q
                         net (fo=10, routed)          0.975     6.550    Station/SSEGDriver0/sel0[1]
    SLICE_X32Y77         LUT2 (Prop_lut2_I0_O)        0.152     6.702 r  Station/SSEGDriver0/seg_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.674     7.376    Station/SSEGDriver0/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X33Y77         LUT6 (Prop_lut6_I2_O)        0.326     7.702 r  Station/SSEGDriver0/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.663    12.365    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.870 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.870    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.644ns  (logic 4.302ns (40.412%)  route 6.343ns (59.588%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.536     5.057    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y77         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDSE (Prop_fdse_C_Q)         0.518     5.575 r  Station/SSEGDriver0/decimalTemp_reg[7]/Q
                         net (fo=10, routed)          1.075     6.650    Station/SSEGDriver0/sel0[3]
    SLICE_X35Y78         LUT5 (Prop_lut5_I3_O)        0.124     6.774 r  Station/SSEGDriver0/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.800     7.574    Station/SSEGDriver0/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X35Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.698 r  Station/SSEGDriver0/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.468    12.166    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.701 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.701    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.587ns  (logic 4.297ns (40.593%)  route 6.289ns (59.407%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.536     5.057    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y77         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDSE (Prop_fdse_C_Q)         0.518     5.575 r  Station/SSEGDriver0/decimalTemp_reg[4]/Q
                         net (fo=9, routed)           0.940     6.515    Station/SSEGDriver0/sel0[0]
    SLICE_X30Y77         LUT6 (Prop_lut6_I0_O)        0.124     6.639 r  Station/SSEGDriver0/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.500     7.139    Station/SSEGDriver0/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.263 r  Station/SSEGDriver0/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.850    12.112    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.644 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.644    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.385ns  (logic 4.295ns (41.360%)  route 6.090ns (58.640%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.536     5.057    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y77         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDSE (Prop_fdse_C_Q)         0.518     5.575 r  Station/SSEGDriver0/decimalTemp_reg[4]/Q
                         net (fo=9, routed)           1.158     6.733    Station/SSEGDriver0/sel0[0]
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.857 r  Station/SSEGDriver0/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.633     7.490    Station/SSEGDriver0/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.614 r  Station/SSEGDriver0/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.299    11.913    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.442 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.442    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.892ns  (logic 4.215ns (42.607%)  route 5.677ns (57.393%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.536     5.057    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y77         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDSE (Prop_fdse_C_Q)         0.456     5.513 f  Station/SSEGDriver0/decimalTemp_reg[2]/Q
                         net (fo=10, routed)          0.718     6.231    Station/SSEGDriver0/decimalTemp_reg_n_0_[2]
    SLICE_X32Y77         LUT3 (Prop_lut3_I1_O)        0.124     6.355 r  Station/SSEGDriver0/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.667     7.022    Station/SSEGDriver0/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.146 r  Station/SSEGDriver0/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.292    11.438    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.949 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.949    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.504ns  (logic 1.710ns (31.068%)  route 3.794ns (68.932%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214     6.269 r  Station/XADC0/xadc1/inst/DO[6]
                         net (fo=5, routed)           1.404     7.673    Station/XADC0/do_out[1]
    SLICE_X30Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.797 r  Station/XADC0/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           1.020     8.817    Station/XADC0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.941 r  Station/XADC0/FSM_onehot_state[2]_i_2/O
                         net (fo=2, routed)           1.027     9.968    Station/matSys/FSM_onehot_state_reg[3]_2
    SLICE_X30Y80         LUT5 (Prop_lut5_I3_O)        0.124    10.092 r  Station/matSys/FSM_onehot_state[3]_i_2/O
                         net (fo=1, routed)           0.343    10.435    Station/matSys/FSM_onehot_state[3]_i_2_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.559 r  Station/matSys/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000    10.559    Station/matSys/FSM_onehot_state[3]_i_1_n_0
    SLICE_X31Y80         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.752ns  (logic 1.586ns (33.374%)  route 3.166ns (66.626%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214     6.269 f  Station/XADC0/xadc1/inst/DO[6]
                         net (fo=5, routed)           1.404     7.673    Station/XADC0/do_out[1]
    SLICE_X30Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.797 f  Station/XADC0/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           1.020     8.817    Station/XADC0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.941 f  Station/XADC0/FSM_onehot_state[2]_i_2/O
                         net (fo=2, routed)           0.742     9.683    Station/XADC0/bbstub_do_out[11]
    SLICE_X31Y80         LUT6 (Prop_lut6_I2_O)        0.124     9.807 r  Station/XADC0/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.807    Station/matSys/D[0]
    SLICE_X31Y80         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.301ns (38.452%)  route 0.482ns (61.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.256     1.687 f  Station/XADC0/xadc1/inst/DRDY
                         net (fo=17, routed)          0.482     2.169    Station/matSys/drdy_out
    SLICE_X30Y80         LUT5 (Prop_lut5_I2_O)        0.045     2.214 r  Station/matSys/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.214    Station/matSys/FSM_onehot_state[4]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.868ns  (logic 0.346ns (39.854%)  route 0.522ns (60.146%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      0.256     1.687 f  Station/XADC0/xadc1/inst/DO[11]
                         net (fo=5, routed)           0.259     1.946    Station/XADC0/do_out[6]
    SLICE_X29Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.991 f  Station/XADC0/FSM_onehot_state[2]_i_2/O
                         net (fo=2, routed)           0.263     2.254    Station/XADC0/bbstub_do_out[11]
    SLICE_X31Y80         LUT6 (Prop_lut6_I2_O)        0.045     2.299 r  Station/XADC0/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.299    Station/matSys/D[0]
    SLICE_X31Y80         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.875ns  (logic 0.346ns (39.556%)  route 0.529ns (60.444%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      0.256     1.687 f  Station/XADC0/xadc1/inst/DO[12]
                         net (fo=6, routed)           0.319     2.006    Station/XADC0/do_out[7]
    SLICE_X29Y77         LUT5 (Prop_lut5_I1_O)        0.045     2.051 f  Station/XADC0/FSM_onehot_state[3]_i_4/O
                         net (fo=2, routed)           0.210     2.261    Station/matSys/FSM_onehot_state_reg[3]_1
    SLICE_X31Y80         LUT6 (Prop_lut6_I5_O)        0.045     2.306 r  Station/matSys/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.306    Station/matSys/FSM_onehot_state[3]_i_1_n_0
    SLICE_X31Y80         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/FSM_onehot_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.961ns  (logic 0.346ns (36.004%)  route 0.615ns (63.996%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.256     1.687 r  Station/XADC0/xadc1/inst/DRDY
                         net (fo=17, routed)          0.395     2.082    Station/matSys/drdy_out
    SLICE_X31Y80         LUT2 (Prop_lut2_I1_O)        0.045     2.127 r  Station/matSys/FSM_onehot_state[5]_i_3/O
                         net (fo=3, routed)           0.104     2.231    Station/matSys/FSM_onehot_state_reg[1]_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I0_O)        0.045     2.276 r  Station/matSys/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.116     2.392    Station/matSys/FSM_onehot_state[5]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/FSM_onehot_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.961ns  (logic 0.346ns (36.004%)  route 0.615ns (63.996%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.256     1.687 r  Station/XADC0/xadc1/inst/DRDY
                         net (fo=17, routed)          0.395     2.082    Station/matSys/drdy_out
    SLICE_X31Y80         LUT2 (Prop_lut2_I1_O)        0.045     2.127 r  Station/matSys/FSM_onehot_state[5]_i_3/O
                         net (fo=3, routed)           0.104     2.231    Station/matSys/FSM_onehot_state_reg[1]_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I0_O)        0.045     2.276 r  Station/matSys/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.116     2.392    Station/matSys/FSM_onehot_state[5]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/FSM_onehot_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.961ns  (logic 0.346ns (36.004%)  route 0.615ns (63.996%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.256     1.687 r  Station/XADC0/xadc1/inst/DRDY
                         net (fo=17, routed)          0.395     2.082    Station/matSys/drdy_out
    SLICE_X31Y80         LUT2 (Prop_lut2_I1_O)        0.045     2.127 r  Station/matSys/FSM_onehot_state[5]_i_3/O
                         net (fo=3, routed)           0.104     2.231    Station/matSys/FSM_onehot_state_reg[1]_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I0_O)        0.045     2.276 r  Station/matSys/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.116     2.392    Station/matSys/FSM_onehot_state[5]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/FSM_onehot_state_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.961ns  (logic 0.346ns (36.004%)  route 0.615ns (63.996%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.256     1.687 r  Station/XADC0/xadc1/inst/DRDY
                         net (fo=17, routed)          0.395     2.082    Station/matSys/drdy_out
    SLICE_X31Y80         LUT2 (Prop_lut2_I1_O)        0.045     2.127 r  Station/matSys/FSM_onehot_state[5]_i_3/O
                         net (fo=3, routed)           0.104     2.231    Station/matSys/FSM_onehot_state_reg[1]_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I0_O)        0.045     2.276 r  Station/matSys/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.116     2.392    Station/matSys/FSM_onehot_state[5]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/FSM_onehot_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.021ns  (logic 0.346ns (33.879%)  route 0.675ns (66.121%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.256     1.687 r  Station/XADC0/xadc1/inst/DRDY
                         net (fo=17, routed)          0.395     2.082    Station/matSys/drdy_out
    SLICE_X31Y80         LUT2 (Prop_lut2_I1_O)        0.045     2.127 r  Station/matSys/FSM_onehot_state[5]_i_3/O
                         net (fo=3, routed)           0.104     2.231    Station/matSys/FSM_onehot_state_reg[1]_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I0_O)        0.045     2.276 r  Station/matSys/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.177     2.453    Station/matSys/FSM_onehot_state[5]_i_1_n_0
    SLICE_X31Y80         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/FSM_onehot_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.021ns  (logic 0.346ns (33.879%)  route 0.675ns (66.121%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.256     1.687 r  Station/XADC0/xadc1/inst/DRDY
                         net (fo=17, routed)          0.395     2.082    Station/matSys/drdy_out
    SLICE_X31Y80         LUT2 (Prop_lut2_I1_O)        0.045     2.127 r  Station/matSys/FSM_onehot_state[5]_i_3/O
                         net (fo=3, routed)           0.104     2.231    Station/matSys/FSM_onehot_state_reg[1]_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I0_O)        0.045     2.276 r  Station/matSys/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.177     2.453    Station/matSys/FSM_onehot_state[5]_i_1_n_0
    SLICE_X31Y80         FDRE                                         r  Station/matSys/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.236ns  (logic 1.416ns (43.764%)  route 1.820ns (56.236%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.551     1.434    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y77         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDSE (Prop_fdse_C_Q)         0.141     1.575 r  Station/SSEGDriver0/decimalTemp_reg[0]/Q
                         net (fo=9, routed)           0.237     1.812    Station/SSEGDriver0/decimalTemp_reg_n_0_[0]
    SLICE_X35Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.857 r  Station/SSEGDriver0/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.583     3.440    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.670 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.670    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Station/matSys/correctStation_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.220ns  (logic 1.072ns (33.288%)  route 2.148ns (66.712%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE                         0.000     0.000 r  Station/matSys/correctStation_reg/C
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Station/matSys/correctStation_reg/Q
                         net (fo=9, routed)           1.276     1.695    Station/SSEGDriver0/correctStation
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.327     2.022 r  Station/SSEGDriver0/FSM_sequential_state[0]_i_4/O
                         net (fo=1, routed)           0.873     2.894    Station/SSEGDriver0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I4_O)        0.326     3.220 r  Station/SSEGDriver0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.220    Station/SSEGDriver0/state__0[0]
    SLICE_X30Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.420     4.761    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 Station/matSys/correctStation_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/SSEGDriver0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.183ns  (logic 0.718ns (32.892%)  route 1.465ns (67.108%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE                         0.000     0.000 r  Station/matSys/correctStation_reg/C
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Station/matSys/correctStation_reg/Q
                         net (fo=9, routed)           1.276     1.695    Station/SSEGDriver0/correctStation
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.299     1.994 r  Station/SSEGDriver0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.189     2.183    Station/SSEGDriver0/state__0[1]
    SLICE_X30Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.420     4.761    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Station/matSys/correctStation_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/SSEGDriver0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.227ns (30.679%)  route 0.513ns (69.321%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE                         0.000     0.000 r  Station/matSys/correctStation_reg/C
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Station/matSys/correctStation_reg/Q
                         net (fo=9, routed)           0.458     0.586    Station/SSEGDriver0/correctStation
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.099     0.685 r  Station/SSEGDriver0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.055     0.740    Station/SSEGDriver0/state__0[1]
    SLICE_X30Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.814     1.942    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 Station/matSys/correctStation_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.344ns (35.325%)  route 0.630ns (64.675%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE                         0.000     0.000 r  Station/matSys/correctStation_reg/C
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Station/matSys/correctStation_reg/Q
                         net (fo=9, routed)           0.479     0.607    Station/SSEGDriver0/correctStation
    SLICE_X30Y77         LUT5 (Prop_lut5_I2_O)        0.098     0.705 r  Station/SSEGDriver0/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.150     0.856    Station/SSEGDriver0/FSM_sequential_state[0]_i_5_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I5_O)        0.118     0.974 r  Station/SSEGDriver0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.974    Station/SSEGDriver0/state__0[0]
    SLICE_X30Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.814     1.942    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/C





