Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Jan 13 16:36:25 2021
| Host         : LAPTOP-0NMBGPLN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           20 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |              10 |            4 |
| Yes          | No                    | No                     |              34 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+-------------------------+--------------------------+------------------+----------------+
|          Clock Signal         |      Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-------------------------------+-------------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG                |                         | U5/R                     |                1 |              1 |
|  clk_IBUF_BUFG                | botoi_IBUF              | U4/luz_i_1_n_0           |                1 |              1 |
|  U4/hurrengoa_reg[1]_i_1_n_0  |                         |                          |                1 |              2 |
|  clk_IBUF_BUFG                |                         | rst_IBUF                 |                1 |              2 |
|  U4/kontadorea_reg[2]_i_2_n_0 |                         |                          |                1 |              3 |
|  clk_IBUF_BUFG                | U1/clk_16_x             | U5/R                     |                1 |              3 |
|  U4/cuatro_reg[7]_i_1_n_0     |                         |                          |                4 |              8 |
|  U4/dos_reg[7]_i_1_n_0        |                         |                          |                3 |              8 |
|  U4/tres_reg[7]_i_1_n_0       |                         |                          |                2 |              8 |
|  U4/uno_reg[7]_i_1_n_0        |                         |                          |                3 |              8 |
|  clk_IBUF_BUFG                | U6/datua_out[7]_i_1_n_0 |                          |                4 |              8 |
|  clk_IBUF_BUFG                |                         |                          |                6 |              9 |
|  clk_IBUF_BUFG                |                         | U1/baud_count[9]_i_1_n_0 |                3 |              9 |
|  clk_IBUF_BUFG                | U1/clk_16_x             |                          |               11 |             46 |
+-------------------------------+-------------------------+--------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     2 |
| 3      |                     2 |
| 8      |                     5 |
| 9      |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


