arch = "AArch64"
name = "R+dmb.syss"
hash = "e61d878d59dc007995eb9686eb5801c5"
cycle = "Fre DMB.SYsWW Wse DMB.SYsWR"
relax = ""
safe = "Fre Wse DMB.SYsWW DMB.SYsWR"
prefetch = ""
com = "Ws Fr"
orig = "DMB.SYsWW Wse DMB.SYsWR Fre"
symbolic = ["x"]

[thread.0]
init = { X1 = "x" }
code = """
	MOV W0,#1
	STR W0,[X1]
	DMB SY
	MOV W2,#2
	STR W2,[X1]
"""

[thread.1]
init = { X1 = "x" }
code = """
	MOV W0,#3
	STR W0,[X1]
	DMB SY
	LDR W2,[X1]
"""

[final]
expect = "sat"
assertion = "~((*x = 2 & (1:X2 = 3 | 1:X2 = 2 | 1:X2 = 1)) | (1:X2 = 3 & *x = 3))"
