-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_merge_sort_ap_fixed_16_6_5_3_0_config5_Pipeline_VITIS_LOOP_161_52 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    temp_85 : IN STD_LOGIC_VECTOR (31 downto 0);
    temp_84 : IN STD_LOGIC_VECTOR (31 downto 0);
    temp_83 : IN STD_LOGIC_VECTOR (31 downto 0);
    temp_82 : IN STD_LOGIC_VECTOR (31 downto 0);
    temp_81 : IN STD_LOGIC_VECTOR (31 downto 0);
    temp_80 : IN STD_LOGIC_VECTOR (31 downto 0);
    temp_79 : IN STD_LOGIC_VECTOR (31 downto 0);
    temp_78 : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln161 : IN STD_LOGIC_VECTOR (1 downto 0);
    k_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_07711 : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_17815 : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_27919 : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_38023 : IN STD_LOGIC_VECTOR (31 downto 0);
    temp_102_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    temp_102_out_ap_vld : OUT STD_LOGIC;
    temp_101_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    temp_101_out_ap_vld : OUT STD_LOGIC;
    temp_100_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    temp_100_out_ap_vld : OUT STD_LOGIC;
    temp_99_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    temp_99_out_ap_vld : OUT STD_LOGIC;
    temp_98_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    temp_98_out_ap_vld : OUT STD_LOGIC;
    temp_97_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    temp_97_out_ap_vld : OUT STD_LOGIC;
    temp_96_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    temp_96_out_ap_vld : OUT STD_LOGIC;
    temp_95_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    temp_95_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of myproject_merge_sort_ap_fixed_16_6_5_3_0_config5_Pipeline_VITIS_LOOP_161_52 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal tmp_fu_331_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal k_fu_94 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal k_3_fu_376_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal j_fu_98 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal add_ln163_fu_350_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln161_cast_fu_274_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal temp_fu_102 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal temp_24_fu_356_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln147_2_fu_346_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal temp_17_fu_106 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal temp_18_fu_110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal temp_19_fu_114 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal temp_20_fu_118 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal temp_21_fu_122 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal temp_22_fu_126 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal temp_23_fu_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal temp_24_fu_356_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_24_fu_356_p10 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_264 : BOOLEAN;
    signal ap_condition_267 : BOOLEAN;
    signal ap_condition_270 : BOOLEAN;
    signal ap_condition_273 : BOOLEAN;
    signal ap_condition_276 : BOOLEAN;
    signal ap_condition_279 : BOOLEAN;
    signal ap_condition_282 : BOOLEAN;
    signal ap_condition_285 : BOOLEAN;
    signal temp_24_fu_356_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal temp_24_fu_356_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal temp_24_fu_356_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal temp_24_fu_356_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component myproject_sparsemux_9_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component myproject_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_9_2_32_1_1_U873 : component myproject_sparsemux_9_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 32,
        CASE1 => "01",
        din1_WIDTH => 32,
        CASE2 => "10",
        din2_WIDTH => 32,
        CASE3 => "11",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => mux_case_07711,
        din1 => mux_case_17815,
        din2 => mux_case_27919,
        din3 => mux_case_38023,
        def => temp_24_fu_356_p9,
        sel => temp_24_fu_356_p10,
        dout => temp_24_fu_356_p11);

    flow_control_loop_pipe_sequential_init_U : component myproject_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    j_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_98 <= zext_ln161_cast_fu_274_p1;
                elsif (((tmp_fu_331_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    j_fu_98 <= add_ln163_fu_350_p2;
                end if;
            end if; 
        end if;
    end process;

    k_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    k_fu_94 <= k_9;
                elsif (((tmp_fu_331_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    k_fu_94 <= k_3_fu_376_p2;
                end if;
            end if; 
        end if;
    end process;

    temp_17_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    temp_17_fu_106 <= temp_79;
                elsif ((ap_const_boolean_1 = ap_condition_264)) then 
                    temp_17_fu_106 <= temp_24_fu_356_p11;
                end if;
            end if; 
        end if;
    end process;

    temp_18_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    temp_18_fu_110 <= temp_80;
                elsif ((ap_const_boolean_1 = ap_condition_267)) then 
                    temp_18_fu_110 <= temp_24_fu_356_p11;
                end if;
            end if; 
        end if;
    end process;

    temp_19_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    temp_19_fu_114 <= temp_81;
                elsif ((ap_const_boolean_1 = ap_condition_270)) then 
                    temp_19_fu_114 <= temp_24_fu_356_p11;
                end if;
            end if; 
        end if;
    end process;

    temp_20_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    temp_20_fu_118 <= temp_82;
                elsif ((ap_const_boolean_1 = ap_condition_273)) then 
                    temp_20_fu_118 <= temp_24_fu_356_p11;
                end if;
            end if; 
        end if;
    end process;

    temp_21_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    temp_21_fu_122 <= temp_83;
                elsif ((ap_const_boolean_1 = ap_condition_276)) then 
                    temp_21_fu_122 <= temp_24_fu_356_p11;
                end if;
            end if; 
        end if;
    end process;

    temp_22_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    temp_22_fu_126 <= temp_84;
                elsif ((ap_const_boolean_1 = ap_condition_279)) then 
                    temp_22_fu_126 <= temp_24_fu_356_p11;
                end if;
            end if; 
        end if;
    end process;

    temp_23_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    temp_23_fu_130 <= temp_85;
                elsif ((ap_const_boolean_1 = ap_condition_282)) then 
                    temp_23_fu_130 <= temp_24_fu_356_p11;
                end if;
            end if; 
        end if;
    end process;

    temp_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    temp_fu_102 <= temp_78;
                elsif ((ap_const_boolean_1 = ap_condition_285)) then 
                    temp_fu_102 <= temp_24_fu_356_p11;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln163_fu_350_p2 <= std_logic_vector(unsigned(j_fu_98) + unsigned(ap_const_lv3_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_264_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_fu_331_p3, trunc_ln147_2_fu_346_p1)
    begin
                ap_condition_264 <= ((tmp_fu_331_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln147_2_fu_346_p1 = ap_const_lv3_1));
    end process;


    ap_condition_267_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_fu_331_p3, trunc_ln147_2_fu_346_p1)
    begin
                ap_condition_267 <= ((tmp_fu_331_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln147_2_fu_346_p1 = ap_const_lv3_2));
    end process;


    ap_condition_270_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_fu_331_p3, trunc_ln147_2_fu_346_p1)
    begin
                ap_condition_270 <= ((tmp_fu_331_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln147_2_fu_346_p1 = ap_const_lv3_3));
    end process;


    ap_condition_273_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_fu_331_p3, trunc_ln147_2_fu_346_p1)
    begin
                ap_condition_273 <= ((tmp_fu_331_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln147_2_fu_346_p1 = ap_const_lv3_4));
    end process;


    ap_condition_276_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_fu_331_p3, trunc_ln147_2_fu_346_p1)
    begin
                ap_condition_276 <= ((tmp_fu_331_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln147_2_fu_346_p1 = ap_const_lv3_5));
    end process;


    ap_condition_279_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_fu_331_p3, trunc_ln147_2_fu_346_p1)
    begin
                ap_condition_279 <= ((tmp_fu_331_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln147_2_fu_346_p1 = ap_const_lv3_6));
    end process;


    ap_condition_282_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_fu_331_p3, trunc_ln147_2_fu_346_p1)
    begin
                ap_condition_282 <= ((tmp_fu_331_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln147_2_fu_346_p1 = ap_const_lv3_7));
    end process;


    ap_condition_285_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_fu_331_p3, trunc_ln147_2_fu_346_p1)
    begin
                ap_condition_285 <= ((tmp_fu_331_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln147_2_fu_346_p1 = ap_const_lv3_0));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, tmp_fu_331_p3)
    begin
        if (((tmp_fu_331_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    k_3_fu_376_p2 <= std_logic_vector(unsigned(k_fu_94) + unsigned(ap_const_lv32_1));
    temp_100_out <= temp_21_fu_122;

    temp_100_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_fu_331_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_fu_331_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            temp_100_out_ap_vld <= ap_const_logic_1;
        else 
            temp_100_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    temp_101_out <= temp_22_fu_126;

    temp_101_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_fu_331_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_fu_331_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            temp_101_out_ap_vld <= ap_const_logic_1;
        else 
            temp_101_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    temp_102_out <= temp_23_fu_130;

    temp_102_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_fu_331_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_fu_331_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            temp_102_out_ap_vld <= ap_const_logic_1;
        else 
            temp_102_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    temp_24_fu_356_p10 <= j_fu_98(2 - 1 downto 0);
    temp_24_fu_356_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    temp_95_out <= temp_fu_102;

    temp_95_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_fu_331_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_fu_331_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            temp_95_out_ap_vld <= ap_const_logic_1;
        else 
            temp_95_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    temp_96_out <= temp_17_fu_106;

    temp_96_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_fu_331_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_fu_331_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            temp_96_out_ap_vld <= ap_const_logic_1;
        else 
            temp_96_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    temp_97_out <= temp_18_fu_110;

    temp_97_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_fu_331_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_fu_331_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            temp_97_out_ap_vld <= ap_const_logic_1;
        else 
            temp_97_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    temp_98_out <= temp_19_fu_114;

    temp_98_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_fu_331_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_fu_331_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            temp_98_out_ap_vld <= ap_const_logic_1;
        else 
            temp_98_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    temp_99_out <= temp_20_fu_118;

    temp_99_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_fu_331_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_fu_331_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            temp_99_out_ap_vld <= ap_const_logic_1;
        else 
            temp_99_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_fu_331_p3 <= j_fu_98(2 downto 2);
    trunc_ln147_2_fu_346_p1 <= k_fu_94(3 - 1 downto 0);
    zext_ln161_cast_fu_274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln161),3));
end behav;
