{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 11:30:30 2019 " "Info: Processing started: Tue Nov 26 11:30:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO_TEST -c FIFO_TEST " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO_TEST -c FIFO_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../FIFO_REG/FIFO_REG.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../FIFO_REG/FIFO_REG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_REG-behav " "Info: Found design unit 1: FIFO_REG-behav" {  } { { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_REG " "Info: Found entity 1: FIFO_REG" {  } { { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../FIFO_REG/FIFO_TEST.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../FIFO_REG/FIFO_TEST.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_TEST " "Info: Found entity 1: FIFO_TEST" {  } { { "../FIFO_REG/FIFO_TEST.bdf" "" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIFO_TEST " "Info: Elaborating entity \"FIFO_TEST\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_REG FIFO_REG:inst " "Info: Elaborating entity \"FIFO_REG\" for hierarchy \"FIFO_REG:inst\"" {  } { { "../FIFO_REG/FIFO_TEST.bdf" "inst" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 64 416 648 192 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tmp FIFO_REG.vhd(41) " "Warning (10540): VHDL Signal Declaration warning at FIFO_REG.vhd(41): used explicit default value for signal \"tmp\" because signal was never assigned a value" {  } { { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../scan_led3/scan_led3.bdf 1 1 " "Warning: Using design file ../scan_led3/scan_led3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 scan_led3 " "Info: Found entity 1: scan_led3" {  } { { "scan_led3.bdf" "" { Schematic "d:/quartas_workspace/scan_led3/scan_led3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan_led3 scan_led3:inst3 " "Info: Elaborating entity \"scan_led3\" for hierarchy \"scan_led3:inst3\"" {  } { { "../FIFO_REG/FIFO_TEST.bdf" "inst3" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 248 368 520 440 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../scan_led3/mux7.vhd 2 1 " "Warning: Using design file ../scan_led3/mux7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux7-opera " "Info: Found design unit 1: mux7-opera" {  } { { "../scan_led3/mux7.vhd" "" { Text "D:/quartas_workspace/scan_led3/mux7.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux7 " "Info: Found entity 1: mux7" {  } { { "../scan_led3/mux7.vhd" "" { Text "D:/quartas_workspace/scan_led3/mux7.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux7 scan_led3:inst3\|mux7:inst4 " "Info: Elaborating entity \"mux7\" for hierarchy \"scan_led3:inst3\|mux7:inst4\"" {  } { { "scan_led3.bdf" "inst4" { Schematic "d:/quartas_workspace/scan_led3/scan_led3.bdf" { { 368 272 416 464 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "qin mux7.vhd(22) " "Warning (10492): VHDL Process Statement warning at mux7.vhd(22): signal \"qin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../scan_led3/mux7.vhd" "" { Text "D:/quartas_workspace/scan_led3/mux7.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7449 scan_led3:inst3\|7449:inst5 " "Info: Elaborating entity \"7449\" for hierarchy \"scan_led3:inst3\|7449:inst5\"" {  } { { "scan_led3.bdf" "inst5" { Schematic "d:/quartas_workspace/scan_led3/scan_led3.bdf" { { 248 472 592 392 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "scan_led3:inst3\|7449:inst5 " "Info: Elaborated megafunction instantiation \"scan_led3:inst3\|7449:inst5\"" {  } { { "scan_led3.bdf" "" { Schematic "d:/quartas_workspace/scan_led3/scan_led3.bdf" { { 248 472 592 392 "inst5" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../scan_led3/mux4_3_1.vhd 2 1 " "Warning: Using design file ../scan_led3/mux4_3_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_3_1-rtl " "Info: Found design unit 1: mux4_3_1-rtl" {  } { { "../scan_led3/mux4_3_1.vhd" "" { Text "D:/quartas_workspace/scan_led3/mux4_3_1.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux4_3_1 " "Info: Found entity 1: mux4_3_1" {  } { { "../scan_led3/mux4_3_1.vhd" "" { Text "D:/quartas_workspace/scan_led3/mux4_3_1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_3_1 scan_led3:inst3\|mux4_3_1:inst2 " "Info: Elaborating entity \"mux4_3_1\" for hierarchy \"scan_led3:inst3\|mux4_3_1:inst2\"" {  } { { "scan_led3.bdf" "inst2" { Schematic "d:/quartas_workspace/scan_led3/scan_led3.bdf" { { 208 208 352 336 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../scan_led3/counter4.bdf 1 1 " "Warning: Using design file ../scan_led3/counter4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Info: Found entity 1: counter4" {  } { { "counter4.bdf" "" { Schematic "d:/quartas_workspace/scan_led3/counter4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4 scan_led3:inst3\|counter4:inst " "Info: Elaborating entity \"counter4\" for hierarchy \"scan_led3:inst3\|counter4:inst\"" {  } { { "scan_led3.bdf" "inst" { Schematic "d:/quartas_workspace/scan_led3/scan_led3.bdf" { { 72 304 400 168 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 scan_led3:inst3\|counter4:inst\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"scan_led3:inst3\|counter4:inst\|74161:inst\"" {  } { { "counter4.bdf" "inst" { Schematic "d:/quartas_workspace/scan_led3/counter4.bdf" { { 200 336 456 384 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "scan_led3:inst3\|counter4:inst\|74161:inst " "Info: Elaborated megafunction instantiation \"scan_led3:inst3\|counter4:inst\|74161:inst\"" {  } { { "counter4.bdf" "" { Schematic "d:/quartas_workspace/scan_led3/counter4.bdf" { { 200 336 456 384 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 scan_led3:inst3\|counter4:inst\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"scan_led3:inst3\|counter4:inst\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "d:/program files/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "scan_led3:inst3\|counter4:inst\|74161:inst\|f74161:sub scan_led3:inst3\|counter4:inst\|74161:inst " "Info: Elaborated megafunction instantiation \"scan_led3:inst3\|counter4:inst\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"scan_led3:inst3\|counter4:inst\|74161:inst\"" {  } { { "74161.tdf" "" { Text "d:/program files/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "counter4.bdf" "" { Schematic "d:/quartas_workspace/scan_led3/counter4.bdf" { { 200 336 456 384 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../scan_led3/decoder2-3.bdf 1 1 " "Warning: Using design file ../scan_led3/decoder2-3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2-3 " "Info: Found entity 1: decoder2-3" {  } { { "decoder2-3.bdf" "" { Schematic "d:/quartas_workspace/scan_led3/decoder2-3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2-3 scan_led3:inst3\|decoder2-3:inst1 " "Info: Elaborating entity \"decoder2-3\" for hierarchy \"scan_led3:inst3\|decoder2-3:inst1\"" {  } { { "scan_led3.bdf" "inst1" { Schematic "d:/quartas_workspace/scan_led3/scan_led3.bdf" { { 72 456 616 168 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 scan_led3:inst3\|decoder2-3:inst1\|74139:inst " "Info: Elaborating entity \"74139\" for hierarchy \"scan_led3:inst3\|decoder2-3:inst1\|74139:inst\"" {  } { { "decoder2-3.bdf" "inst" { Schematic "d:/quartas_workspace/scan_led3/decoder2-3.bdf" { { 184 344 464 344 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "scan_led3:inst3\|decoder2-3:inst1\|74139:inst " "Info: Elaborated megafunction instantiation \"scan_led3:inst3\|decoder2-3:inst1\|74139:inst\"" {  } { { "decoder2-3.bdf" "" { Schematic "d:/quartas_workspace/scan_led3/decoder2-3.bdf" { { 184 344 464 344 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1 " "Info: Ignored 1 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "1 " "Info: Ignored 1 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "FIFO_REG:inst\|o_RData\[0\] " "Warning: Converted tri-state buffer \"FIFO_REG:inst\|o_RData\[0\]\" feeding internal logic into a wire" {  } { { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 45 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "FIFO_REG:inst\|o_RData\[1\] " "Warning: Converted tri-state buffer \"FIFO_REG:inst\|o_RData\[1\]\" feeding internal logic into a wire" {  } { { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 45 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "FIFO_REG:inst\|o_RData\[2\] " "Warning: Converted tri-state buffer \"FIFO_REG:inst\|o_RData\[2\]\" feeding internal logic into a wire" {  } { { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 45 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "FIFO_REG:inst\|o_RData\[3\] " "Warning: Converted tri-state buffer \"FIFO_REG:inst\|o_RData\[3\]\" feeding internal logic into a wire" {  } { { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 45 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "FIFO_REG:inst\|Queue " "Info: RAM logic \"FIFO_REG:inst\|Queue\" is uninferred due to inappropriate RAM size" {  } { { "../FIFO_REG/FIFO_REG.vhd" "Queue" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 31 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_REG:inst\|o_RData\[0\]~en " "Info: Register \"FIFO_REG:inst\|o_RData\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_REG:inst\|o_RData\[1\]~en " "Info: Register \"FIFO_REG:inst\|o_RData\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_REG:inst\|o_RData\[2\]~en " "Info: Register \"FIFO_REG:inst\|o_RData\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_REG:inst\|o_RData\[3\]~en " "Info: Register \"FIFO_REG:inst\|o_RData\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Info: Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Info: Implemented 80 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 11:30:36 2019 " "Info: Processing ended: Tue Nov 26 11:30:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
