{"vcs1":{"timestamp_begin":1677561484.833985850, "rt":0.37, "ut":0.13, "st":0.12}}
{"vcselab":{"timestamp_begin":1677561485.275420821, "rt":0.41, "ut":0.25, "st":0.08}}
{"link":{"timestamp_begin":1677561485.731424375, "rt":0.20, "ut":0.08, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677561484.537129345}
{"VCS_COMP_START_TIME": 1677561484.537129345}
{"VCS_COMP_END_TIME": 1677561485.998091221}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv FSM.sv"}
{"vcs1": {"peak_mem": 338140}}
{"stitch_vcselab": {"peak_mem": 238952}}
