#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: LAPTOP-5DRN9AQ4

# Sat Dec 22 19:20:18 2018

#Implementation: synthesis

Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q4p1, Build 517R, built Oct 30 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\GitHub\Reindeer\build\par\Microsemi\creative\component\work\creative\FCCC_0\creative_FCCC_0_FCCC.v" (library work)
@I::"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm" (library work)
@I::"C:\GitHub\Reindeer\build\par\Microsemi\creative\component\work\creative\creative.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module creative
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v":376:7:376:9|Synthesizing module VCC in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v":372:7:372:9|Synthesizing module GND in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v":362:7:362:12|Synthesizing module CLKINT in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v":727:7:727:9|Synthesizing module CCC in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v":268:7:268:11|Synthesizing module INBUF in library work.

@N: CG364 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\component\work\creative\FCCC_0\creative_FCCC_0_FCCC.v":5:7:5:26|Synthesizing module creative_FCCC_0_FCCC in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v":567:7:567:10|Synthesizing module MACC in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v":90:7:90:10|Synthesizing module CFG4 in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v":97:7:97:10|Synthesizing module CFG3 in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v":104:7:104:10|Synthesizing module CFG2 in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v":84:7:84:10|Synthesizing module ARI1 in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v":382:7:382:13|Synthesizing module RAM1K18 in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v":455:7:455:14|Synthesizing module RAM64x18 in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v":4:7:4:9|Synthesizing module SLE in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v":111:7:111:10|Synthesizing module CFG1 in library work.

@N: CG364 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":49:7:49:14|Synthesizing module Reindeer in library work.

@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":451:5:451:34|Removing wire ocd_i.debug_coprocessor_i.N_1, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":452:5:452:34|Removing wire ocd_i.debug_coprocessor_i.N_2, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":453:5:453:34|Removing wire ocd_i.debug_coprocessor_i.N_3, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":454:5:454:35|Removing wire ocd_i.debug_coprocessor_i.N_72, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":455:5:455:35|Removing wire ocd_i.debug_coprocessor_i.N_73, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":456:5:456:35|Removing wire ocd_i.debug_coprocessor_i.N_74, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":457:5:457:35|Removing wire ocd_i.debug_coprocessor_i.N_75, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":458:5:458:35|Removing wire ocd_i.debug_coprocessor_i.N_76, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":459:5:459:35|Removing wire ocd_i.debug_coprocessor_i.N_77, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":460:5:460:35|Removing wire ocd_i.debug_coprocessor_i.N_78, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":461:5:461:35|Removing wire ocd_i.debug_coprocessor_i.N_79, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":462:5:462:35|Removing wire ocd_i.debug_coprocessor_i.N_80, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":463:5:463:35|Removing wire ocd_i.debug_coprocessor_i.N_81, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":464:5:464:35|Removing wire ocd_i.debug_coprocessor_i.N_82, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":465:5:465:35|Removing wire ocd_i.debug_coprocessor_i.N_83, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":466:5:466:35|Removing wire ocd_i.debug_coprocessor_i.N_84, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":467:5:467:36|Removing wire ocd_i.debug_coprocessor_i.N_466, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":471:5:471:29|Removing wire ocd_i.debug_reply_i.N_35, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":472:5:472:29|Removing wire ocd_i.debug_reply_i.N_36, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":473:5:473:29|Removing wire ocd_i.debug_reply_i.N_37, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":474:5:474:29|Removing wire ocd_i.debug_reply_i.N_38, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":475:5:475:29|Removing wire ocd_i.debug_reply_i.N_39, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":476:5:476:29|Removing wire ocd_i.debug_reply_i.N_40, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":481:5:481:28|Removing wire ocd_i.debug_UART_i.N_13, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":482:5:482:28|Removing wire ocd_i.debug_UART_i.N_14, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":483:5:483:28|Removing wire ocd_i.debug_UART_i.N_15, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":493:5:493:35|Removing wire ocd_i.debug_UART_i.UART_i.N_58, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":494:5:494:35|Removing wire ocd_i.debug_UART_i.UART_i.N_59, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":495:5:495:35|Removing wire ocd_i.debug_UART_i.UART_i.N_60, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":496:5:496:35|Removing wire ocd_i.debug_UART_i.UART_i.N_61, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":497:5:497:35|Removing wire ocd_i.debug_UART_i.UART_i.N_62, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":498:5:498:35|Removing wire ocd_i.debug_UART_i.UART_i.N_63, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":499:5:499:35|Removing wire ocd_i.debug_UART_i.UART_i.N_64, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":500:5:500:35|Removing wire ocd_i.debug_UART_i.UART_i.N_65, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":501:5:501:36|Removing wire ocd_i.debug_UART_i.UART_i.N_300, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1402:5:1402:40|Removing wire PulseRain_RV2T_MCU_i.UART_TX_i.N_35, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1403:5:1403:40|Removing wire PulseRain_RV2T_MCU_i.UART_TX_i.N_36, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1404:5:1404:40|Removing wire PulseRain_RV2T_MCU_i.UART_TX_i.N_37, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1405:5:1405:40|Removing wire PulseRain_RV2T_MCU_i.UART_TX_i.N_38, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1424:5:1424:71|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.N_260, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1425:5:1425:71|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.N_261, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1426:5:1426:71|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.N_262, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1427:5:1427:71|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.N_263, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1428:5:1428:71|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.N_264, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1429:5:1429:71|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.N_265, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1430:5:1430:71|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.N_266, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1431:5:1431:71|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.N_267, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1432:5:1432:71|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.N_268, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1433:5:1433:71|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.N_269, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1434:5:1434:71|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.N_270, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1435:5:1435:71|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.N_271, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1436:5:1436:71|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.N_272, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1437:5:1437:71|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.N_273, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1456:5:1456:71|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.N_76, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1457:5:1457:71|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.N_77, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1458:5:1458:71|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.N_78, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1459:5:1459:71|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.N_79, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1462:5:1462:72|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.N_134, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1463:5:1463:72|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.N_135, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1464:5:1464:72|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.N_136, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1465:5:1465:72|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.N_137, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1466:5:1466:72|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.N_138, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1467:5:1467:72|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.N_139, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1468:5:1468:72|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.N_140, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1469:5:1469:72|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.N_141, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1470:5:1470:72|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.N_142, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1471:5:1471:72|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.N_143, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1472:5:1472:72|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.N_144, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1473:5:1473:72|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.N_145, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1474:5:1474:72|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.N_146, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1475:5:1475:72|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.N_147, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1476:5:1476:72|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.N_148, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1477:5:1477:72|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_data_access_i.N_149, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1482:5:1482:76|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_2, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1483:5:1483:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_69, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1484:5:1484:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_70, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1485:5:1485:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_71, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1486:5:1486:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_72, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1487:5:1487:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_73, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1488:5:1488:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_74, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1489:5:1489:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_75, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1490:5:1490:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_76, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1491:5:1491:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_77, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1492:5:1492:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_78, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1493:5:1493:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_79, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1494:5:1494:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_80, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1495:5:1495:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_81, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1496:5:1496:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_82, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1497:5:1497:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_83, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1498:5:1498:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_84, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1499:5:1499:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_85, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1500:5:1500:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_86, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1501:5:1501:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_87, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1502:5:1502:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_88, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1503:5:1503:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_89, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1504:5:1504:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_90, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1505:5:1505:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_91, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1506:5:1506:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_92, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1507:5:1507:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_93, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1508:5:1508:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_94, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1509:5:1509:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_95, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1510:5:1510:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_96, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1511:5:1511:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_97, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1512:5:1512:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_98, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1513:5:1513:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_99, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1514:5:1514:78|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_100, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1516:5:1516:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_28, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1517:5:1517:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_29, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1518:5:1518:77|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.N_30, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1530:5:1530:62|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_CSR_i.N_2, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1540:5:1540:67|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.N_2, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1893:5:1893:75|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.N_1_0, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1894:5:1894:75|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.N_2_0, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1895:5:1895:73|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.N_3, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1896:5:1896:73|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.N_4, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1897:5:1897:73|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.N_5, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1898:5:1898:73|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.N_6, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1899:5:1899:73|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.N_7, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1900:5:1900:73|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.N_8, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1901:5:1901:73|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.N_9, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1902:5:1902:74|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.N_10, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1903:5:1903:74|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.N_11, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1905:5:1905:76|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.N_1065, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":1906:5:1906:76|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.N_1066, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":2061:5:2061:120|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.N_1, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":2062:5:2062:121|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.N_18, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":2063:5:2063:121|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.N_19, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":2064:5:2064:121|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.N_20, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":2065:5:2065:121|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.N_21, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":2066:5:2066:121|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.N_22, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":2068:5:2068:121|Removing wire PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.N_67, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":2303:5:2303:8|Removing wire N_20, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":2304:5:2304:8|Removing wire N_21, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":2305:5:2305:8|Removing wire N_22, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":2306:5:2306:8|Removing wire N_23, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3254:5:3254:11|Removing wire N_12039, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3255:5:3255:11|Removing wire N_12040, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3757:5:3757:11|Removing wire N_15377, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3760:5:3760:11|Removing wire N_15378, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3764:5:3764:11|Removing wire N_15379, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3765:5:3765:11|Removing wire N_15530, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3766:5:3766:11|Removing wire N_15531, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3767:5:3767:11|Removing wire N_15532, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3768:5:3768:11|Removing wire N_15533, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3769:5:3769:11|Removing wire N_15534, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3770:5:3770:11|Removing wire N_15535, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3771:5:3771:11|Removing wire N_15536, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3772:5:3772:11|Removing wire N_15537, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3773:5:3773:11|Removing wire N_15538, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3774:5:3774:11|Removing wire N_15539, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3775:5:3775:11|Removing wire N_15540, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3776:5:3776:11|Removing wire N_15541, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3777:5:3777:11|Removing wire N_15542, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3778:5:3778:11|Removing wire N_15543, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3779:5:3779:11|Removing wire N_15544, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3780:5:3780:11|Removing wire N_15545, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3781:5:3781:11|Removing wire N_15546, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3782:5:3782:11|Removing wire N_15547, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3783:5:3783:11|Removing wire N_15548, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3784:5:3784:11|Removing wire N_15549, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3785:5:3785:11|Removing wire N_15550, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3786:5:3786:11|Removing wire N_15551, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3787:5:3787:11|Removing wire N_15552, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3788:5:3788:11|Removing wire N_15553, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3789:5:3789:11|Removing wire N_15554, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3790:5:3790:11|Removing wire N_15555, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3791:5:3791:11|Removing wire N_15556, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3792:5:3792:11|Removing wire N_15557, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3793:5:3793:11|Removing wire N_15558, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3794:5:3794:11|Removing wire N_15559, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3795:5:3795:11|Removing wire N_15575, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3796:5:3796:11|Removing wire N_15576, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3799:5:3799:11|Removing wire N_15577, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3800:5:3800:11|Removing wire N_15578, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3801:5:3801:11|Removing wire N_15579, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3802:5:3802:11|Removing wire N_15580, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3803:5:3803:11|Removing wire N_15581, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3804:5:3804:11|Removing wire N_15582, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3805:5:3805:11|Removing wire N_15583, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3806:5:3806:11|Removing wire N_15584, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3807:5:3807:11|Removing wire N_15585, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3808:5:3808:11|Removing wire N_15586, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3809:5:3809:11|Removing wire N_15587, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3810:5:3810:11|Removing wire N_15588, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3811:5:3811:11|Removing wire N_15589, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3812:5:3812:11|Removing wire N_15590, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3813:5:3813:11|Removing wire N_15591, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3814:5:3814:11|Removing wire N_15592, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3815:5:3815:11|Removing wire N_15593, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3816:5:3816:11|Removing wire N_15594, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3817:5:3817:11|Removing wire N_15595, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3818:5:3818:11|Removing wire N_15596, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3819:5:3819:11|Removing wire N_15597, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3820:5:3820:11|Removing wire N_15598, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3821:5:3821:11|Removing wire N_15599, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3822:5:3822:11|Removing wire N_15600, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3823:5:3823:11|Removing wire N_15601, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3824:5:3824:11|Removing wire N_15602, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3825:5:3825:11|Removing wire N_15603, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3826:5:3826:11|Removing wire N_15604, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3827:5:3827:11|Removing wire N_15605, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3828:5:3828:11|Removing wire N_15606, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3830:5:3830:11|Removing wire N_15607, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3831:5:3831:11|Removing wire N_15608, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3832:5:3832:11|Removing wire N_15929, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3833:5:3833:11|Removing wire N_15930, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3834:5:3834:11|Removing wire N_15931, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3835:5:3835:11|Removing wire N_15932, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3836:5:3836:11|Removing wire N_15933, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3837:5:3837:11|Removing wire N_15934, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3838:5:3838:11|Removing wire N_15935, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3839:5:3839:11|Removing wire N_15936, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3840:5:3840:11|Removing wire N_15937, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3841:5:3841:11|Removing wire N_15938, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3842:5:3842:11|Removing wire N_15939, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3843:5:3843:11|Removing wire N_15940, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3844:5:3844:11|Removing wire N_15941, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3845:5:3845:11|Removing wire N_15942, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3846:5:3846:11|Removing wire N_15943, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3847:5:3847:11|Removing wire N_15944, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3848:5:3848:11|Removing wire N_15945, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3849:5:3849:11|Removing wire N_15946, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3850:5:3850:11|Removing wire N_15947, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3851:5:3851:11|Removing wire N_15948, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3852:5:3852:11|Removing wire N_15949, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3853:5:3853:11|Removing wire N_15950, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3854:5:3854:11|Removing wire N_15951, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3855:5:3855:11|Removing wire N_15952, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3856:5:3856:11|Removing wire N_15953, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3857:5:3857:11|Removing wire N_15954, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3858:5:3858:11|Removing wire N_15955, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3859:5:3859:11|Removing wire N_15956, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3860:5:3860:11|Removing wire N_15957, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3861:5:3861:11|Removing wire N_15958, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3862:5:3862:11|Removing wire N_15959, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3863:5:3863:11|Removing wire N_15960, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3864:5:3864:11|Removing wire N_15961, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3865:5:3865:11|Removing wire N_15962, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3866:5:3866:11|Removing wire N_15963, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3867:5:3867:11|Removing wire N_15964, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3868:5:3868:11|Removing wire N_15965, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3869:5:3869:11|Removing wire N_15966, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3870:5:3870:11|Removing wire N_15967, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3871:5:3871:11|Removing wire N_15968, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3872:5:3872:11|Removing wire N_15969, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3873:5:3873:11|Removing wire N_15970, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3874:5:3874:11|Removing wire N_15971, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3875:5:3875:11|Removing wire N_15972, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3876:5:3876:11|Removing wire N_15973, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3877:5:3877:11|Removing wire N_15974, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3878:5:3878:11|Removing wire N_15975, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3879:5:3879:11|Removing wire N_15976, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3880:5:3880:11|Removing wire N_15977, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3881:5:3881:11|Removing wire N_15978, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3882:5:3882:11|Removing wire N_15979, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3883:5:3883:11|Removing wire N_15980, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3884:5:3884:11|Removing wire N_15981, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3885:5:3885:11|Removing wire N_15982, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3886:5:3886:11|Removing wire N_15983, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3887:5:3887:11|Removing wire N_15984, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3888:5:3888:11|Removing wire N_15985, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3889:5:3889:11|Removing wire N_15986, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3890:5:3890:11|Removing wire N_15987, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3891:5:3891:11|Removing wire N_15988, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3892:5:3892:11|Removing wire N_15989, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3893:5:3893:11|Removing wire N_15990, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3894:5:3894:11|Removing wire N_15991, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3895:5:3895:11|Removing wire N_15992, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3900:5:3900:11|Removing wire N_15993, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3903:5:3903:11|Removing wire N_15994, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3904:5:3904:11|Removing wire N_16015, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3905:5:3905:11|Removing wire N_16016, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3906:5:3906:11|Removing wire N_16017, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3909:5:3909:11|Removing wire N_16018, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3915:5:3915:11|Removing wire N_16019, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3921:5:3921:11|Removing wire N_16020, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3927:5:3927:11|Removing wire N_16021, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3933:5:3933:11|Removing wire N_16022, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3939:5:3939:11|Removing wire N_16023, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3945:5:3945:11|Removing wire N_16024, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3951:5:3951:11|Removing wire N_16025, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3957:5:3957:11|Removing wire N_16026, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3963:5:3963:11|Removing wire N_16027, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3969:5:3969:11|Removing wire N_16028, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3975:5:3975:11|Removing wire N_16029, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3981:5:3981:11|Removing wire N_16030, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3987:5:3987:11|Removing wire N_16031, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3993:5:3993:11|Removing wire N_16032, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":3999:5:3999:11|Removing wire N_16033, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4005:5:4005:11|Removing wire N_16034, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4011:5:4011:11|Removing wire N_16035, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4017:5:4017:11|Removing wire N_16036, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4023:5:4023:11|Removing wire N_16037, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4029:5:4029:11|Removing wire N_16038, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4035:5:4035:11|Removing wire N_16039, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4039:5:4039:11|Removing wire N_16040, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4045:5:4045:11|Removing wire N_16041, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4051:5:4051:11|Removing wire N_16042, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4057:5:4057:11|Removing wire N_16043, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4063:5:4063:11|Removing wire N_16044, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4069:5:4069:11|Removing wire N_16045, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4075:5:4075:11|Removing wire N_16046, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4081:5:4081:11|Removing wire N_16047, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4087:5:4087:11|Removing wire N_16048, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4093:5:4093:11|Removing wire N_16049, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4099:5:4099:11|Removing wire N_16050, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4100:5:4100:11|Removing wire N_16066, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4101:5:4101:11|Removing wire N_16067, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4102:5:4102:11|Removing wire N_16068, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4105:5:4105:11|Removing wire N_16069, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4150:5:4150:7|Removing wire N_1, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4151:5:4151:7|Removing wire N_2, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4152:5:4152:7|Removing wire N_3, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4153:5:4153:9|Removing wire N_4_0, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4154:5:4154:7|Removing wire N_5, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4155:5:4155:7|Removing wire N_6, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4156:5:4156:7|Removing wire N_7, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4157:5:4157:7|Removing wire N_8, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4158:5:4158:7|Removing wire N_9, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4159:5:4159:8|Removing wire N_10, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4160:5:4160:8|Removing wire N_11, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4161:5:4161:8|Removing wire N_12, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4162:5:4162:8|Removing wire N_13, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4163:5:4163:8|Removing wire N_14, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4164:5:4164:8|Removing wire N_15, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4165:5:4165:8|Removing wire N_16, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4166:5:4166:8|Removing wire N_17, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4167:5:4167:8|Removing wire N_18, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4168:5:4168:8|Removing wire N_19, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4169:5:4169:10|Removing wire N_20_0, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4170:5:4170:10|Removing wire N_21_0, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4171:5:4171:10|Removing wire N_22_0, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4172:5:4172:10|Removing wire N_23_0, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4173:5:4173:8|Removing wire N_24, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4174:5:4174:8|Removing wire N_25, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4175:5:4175:8|Removing wire N_26, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4176:5:4176:8|Removing wire N_27, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4177:5:4177:8|Removing wire N_28, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4178:5:4178:8|Removing wire N_29, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4179:5:4179:8|Removing wire N_30, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4180:5:4180:8|Removing wire N_31, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4181:5:4181:8|Removing wire N_32, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4185:5:4185:9|Removing wire N_1_0, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4198:5:4198:9|Removing wire N_1_1, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4208:5:4208:9|Removing wire N_1_2, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4231:5:4231:9|Removing wire N_1_3, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4232:5:4232:9|Removing wire N_1_4, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4233:5:4233:9|Removing wire N_2_0, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4234:5:4234:9|Removing wire N_3_0, as there is no assignment to it.
@W: CG360 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\hdl\Reindeer.vm":4235:5:4235:9|Removing wire N_4_1, as there is no assignment to it.
@N: CG364 :"C:\GitHub\Reindeer\build\par\Microsemi\creative\component\work\creative\creative.v":9:7:9:14|Synthesizing module creative in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 89MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 22 19:20:19 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 22 19:20:19 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 22 19:20:19 2018

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"C:\GitHub\Reindeer\build\par\Microsemi\creative\synthesis\synlog\creative_multi_srs_gen.srr"
Pre-mapping Report

# Sat Dec 22 19:20:20 2018

Synopsys Generic Technology Pre-mapping, Version mapact, Build 2172R, Built Oct 30 2017 10:56:37
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\GitHub\Reindeer\build\par\Microsemi\creative\designer\creative\synthesis.fdc
@L: C:\GitHub\Reindeer\build\par\Microsemi\creative\synthesis\creative_scck.rpt 
Printing clock  summary report in "C:\GitHub\Reindeer\build\par\Microsemi\creative\synthesis\creative_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 122MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 122MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 122MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 122MB)

syn_allowed_resources : blockrams=31  set on top level netlist creative

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 151MB)



Clock Summary
*****************

Start          Requested     Requested     Clock                       Clock                Clock
Clock          Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------
FCCC_0/GL0     145.0 MHz     6.897         generated (from osc_in)     default_clkgroup     2564 
System         100.0 MHz     10.000        system                      system_clkgroup      0    
osc_in         50.0 MHz      20.000        declared                    default_clkgroup     0    
=================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\GitHub\Reindeer\build\par\Microsemi\creative\synthesis\creative.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 151MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 152MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 64MB peak: 152MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat Dec 22 19:20:22 2018

###########################################################]
Map & Optimize Report

# Sat Dec 22 19:20:22 2018

Synopsys Generic Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:56:37
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 161MB)


Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 161MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 161MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 161MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 161MB)

@W: FX739 :"c:\github\reindeer\build\par\microsemi\creative\hdl\reindeer.vm":74953:9:74953:19|Removed BUFG instance Reindeer_0.clk_RNIQRC3 because it is cascaded to another clock buffer (FCCC_0.GL0_INST).

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 161MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 151MB peak: 161MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 151MB peak: 161MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 150MB peak: 161MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 151MB peak: 161MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 150MB peak: 161MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -2.94ns		3019 /      2526
   2		0h:00m:05s		    -2.94ns		3019 /      2526

   3		0h:00m:06s		    -2.94ns		3019 /      2526

   4		0h:00m:06s		    -2.94ns		3019 /      2526

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 150MB peak: 161MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 151MB peak: 161MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 2564 clock pin(s) of sequential element(s)
0 instances converted, 2564 sequential instances remain driven by gated/generated clocks

==================================================================================================================================== Gated/Generated Clocks ====================================================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                                                                           Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FCCC_0.CCC_INST     CCC                    2564       Reindeer_0.PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.Y_31_rep1     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 114MB peak: 161MB)

Writing Analyst data base C:\GitHub\Reindeer\build\par\Microsemi\creative\synthesis\synwork\creative_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 155MB peak: 161MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\GitHub\Reindeer\build\par\Microsemi\creative\synthesis\creative.edn
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 157MB peak: 161MB)


Start final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 152MB peak: 161MB)

@W: MT246 :"c:\github\reindeer\build\par\microsemi\creative\component\work\creative\fccc_0\creative_fccc_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT615 |Found clock osc_in with period 20.00ns 
@N: MT615 |Found clock FCCC_0/GL0 with period 6.90ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 22 19:20:32 2018
#


Top view:               creative
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\GitHub\Reindeer\build\par\Microsemi\creative\designer\creative\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.404

                   Requested     Estimated     Requested     Estimated                Clock                       Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type                        Group           
----------------------------------------------------------------------------------------------------------------------------------
FCCC_0/GL0         145.0 MHz     120.5 MHz     6.896         8.300         -1.404     generated (from osc_in)     default_clkgroup
osc_in             50.0 MHz      NA            20.000        NA            NA         declared                    default_clkgroup
System             100.0 MHz     146.9 MHz     10.000        6.806         3.194      system                      system_clkgroup 
==================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
System      FCCC_0/GL0  |  6.897       3.194   |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_0/GL0  FCCC_0/GL0  |  6.897       -1.404  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FCCC_0/GL0
====================================



Starting Points with Worst Slack
********************************

                                                                                                                       Starting                                                             Arrival           
Instance                                                                                                               Reference      Type        Pin           Net                         Time        Slack 
                                                                                                                       Clock                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Reindeer_0.PulseRain_RV2T_MCU_i\.ram_low_i\.gen_if_proc\.gen_for_proc\[1\]\.ram_8bit_1st\.mem_mem_0_3                  FCCC_0/GL0     RAM1K18     A_DOUT[1]     mem_mem_0_3_A_DOUT[1]       1.968       -1.404
Reindeer_0.PulseRain_RV2T_MCU_i\.ram_low_i\.gen_if_proc\.gen_for_proc\[1\]\.ram_8bit_2nd\.mem_mem_0_1                  FCCC_0/GL0     RAM1K18     A_DOUT[3]     mem_mem_0_1_A_DOUT_0[3]     1.968       -1.328
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_controller_i\.current_state\[1\]                          FCCC_0/GL0     SLE         Q             LED_RED_c                   0.094       -1.311
Reindeer_0.PulseRain_RV2T_MCU_i\.ram_low_i\.gen_if_proc\.gen_for_proc\[0\]\.ram_8bit_1st\.mem_mem_0_3                  FCCC_0/GL0     RAM1K18     A_DOUT[1]     mem_mem_0_3_A_DOUT_1[1]     1.968       -1.309
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_execution_unit_i\.reg_ctl_AUIPC                           FCCC_0/GL0     SLE         Q             reg_ctl_AUIPC_Z             0.094       -1.294
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_execution_unit_i\.reg_ctl_LUI                             FCCC_0/GL0     SLE         Q             reg_ctl_LUI_Z               0.094       -1.251
Reindeer_0.PulseRain_RV2T_MCU_i\.ram_low_i\.gen_if_proc\.gen_for_proc\[0\]\.ram_8bit_2nd\.mem_mem_0_1                  FCCC_0/GL0     RAM1K18     A_DOUT[3]     mem_mem_0_1_A_DOUT_1[3]     1.968       -1.233
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_fetch_instruction_i\.IR_out\[20\]                         FCCC_0/GL0     SLE         Q             rs2[0]                      0.094       -1.223
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_execution_unit_i\.genblk1\.mul_div_32_i\.WideMult_0_0     FCCC_0/GL0     MACC        CDOUT[0]      WideMult_1_0_cas[0]         0.274       -1.220
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_execution_unit_i\.genblk1\.mul_div_32_i\.WideMult_0_0     FCCC_0/GL0     MACC        CDOUT[1]      WideMult_1_0_cas[1]         0.274       -1.220
==============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                             Starting                                                    Required           
Instance                                                                                                     Reference      Type         Pin          Net                Time         Slack 
                                                                                                             Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_reg_file_i\.write_data_in_d1\[17\]              FCCC_0/GL0     SLE          D            N_772_i            6.675        -1.404
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_reg_file_i\.write_data_in_d1\[18\]              FCCC_0/GL0     SLE          D            N_773_i            6.675        -1.404
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_reg_file_i\.write_data_in_d1\[21\]              FCCC_0/GL0     SLE          D            N_774_i            6.675        -1.404
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_reg_file_i\.write_data_in_d1\[22\]              FCCC_0/GL0     SLE          D            N_775_i            6.675        -1.404
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_reg_file_i\.write_data_in_d1\[23\]              FCCC_0/GL0     SLE          D            N_776_i            6.675        -1.322
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_reg_file_i\.write_data_in_d1\[28\]              FCCC_0/GL0     SLE          D            N_781_i            6.675        -1.322
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_execution_unit_i\.X_ret                         FCCC_0/GL0     SLE          D            un12_ALU_out_i     6.675        -1.311
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_execution_unit_i\.X_ret_0                       FCCC_0/GL0     SLE          D            un19_ALU_out_i     6.675        -1.311
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_reg_file_i\.single_clk_ram_rs2\.mem_mem_0_1     FCCC_0/GL0     RAM64x18     C_DIN[1]     N_772_i            6.796        -1.282
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_reg_file_i\.single_clk_ram_rs2\.mem_mem_0_1     FCCC_0/GL0     RAM64x18     C_DIN[2]     N_773_i            6.796        -1.282
============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.896
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.675

    - Propagation time:                      8.078
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.404

    Number of logic level(s):                6
    Starting point:                          Reindeer_0.PulseRain_RV2T_MCU_i\.ram_low_i\.gen_if_proc\.gen_for_proc\[1\]\.ram_8bit_1st\.mem_mem_0_3 / A_DOUT[1]
    Ending point:                            Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_reg_file_i\.write_data_in_d1\[21\] / D
    The start point is clocked by            FCCC_0/GL0 [rising] on pin A_CLK
    The end   point is clocked by            FCCC_0/GL0 [rising] on pin CLK

Instance / Net                                                                                                               Pin           Pin               Arrival     No. of    
Name                                                                                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Reindeer_0.PulseRain_RV2T_MCU_i\.ram_low_i\.gen_if_proc\.gen_for_proc\[1\]\.ram_8bit_1st\.mem_mem_0_3            RAM1K18     A_DOUT[1]     Out     1.968     1.968       -         
mem_mem_0_3_A_DOUT[1]                                                                                            Net         -             -       0.977     -           2         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux\[15\]                CFG4        B             In      -         2.944       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux\[15\]                CFG4        Y             Out     0.143     3.087       -         
mem_data_in_mux[15]                                                                                              Net         -             -       0.648     -           5         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux_RNIULG71\[7\]        CFG4        B             In      -         3.735       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux_RNIULG71\[7\]        CFG4        Y             Out     0.125     3.860       -         
m108_i_o2_2_0_1                                                                                                  Net         -             -       0.483     -           1         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.width_reg_RNI49362\[2\]              CFG4        D             In      -         4.343       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.width_reg_RNI49362\[2\]              CFG4        Y             Out     0.250     4.593       -         
m108_i_o2_2_0                                                                                                    Net         -             -       0.483     -           1         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.width_reg_RNIMA875\[0\]              CFG4        C             In      -         5.076       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.width_reg_RNIMA875\[0\]              CFG4        Y             Out     0.182     5.258       -         
m108_i_o2                                                                                                        Net         -             -       0.648     -           5         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_reg_3_RNIHVHI6\[15\]     CFG4        D             In      -         5.906       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_reg_3_RNIHVHI6\[15\]     CFG4        Y             Out     0.250     6.156       -         
N_144                                                                                                            Net         -             -       0.670     -           6         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux_RNI3L22G\[21\]       CFG4        D             In      -         6.826       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux_RNI3L22G\[21\]       CFG4        Y             Out     0.276     7.102       -         
N_774_i                                                                                                          Net         -             -       0.977     -           2         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_reg_file_i\.write_data_in_d1\[21\]                  SLE         D             In      -         8.078       -         
===================================================================================================================================================================================
Total path delay (propagation time + setup) of 8.300 is 3.416(41.2%) logic and 4.885(58.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.896
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.675

    - Propagation time:                      8.078
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.404

    Number of logic level(s):                6
    Starting point:                          Reindeer_0.PulseRain_RV2T_MCU_i\.ram_low_i\.gen_if_proc\.gen_for_proc\[1\]\.ram_8bit_1st\.mem_mem_0_3 / A_DOUT[1]
    Ending point:                            Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_reg_file_i\.write_data_in_d1\[18\] / D
    The start point is clocked by            FCCC_0/GL0 [rising] on pin A_CLK
    The end   point is clocked by            FCCC_0/GL0 [rising] on pin CLK

Instance / Net                                                                                                               Pin           Pin               Arrival     No. of    
Name                                                                                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Reindeer_0.PulseRain_RV2T_MCU_i\.ram_low_i\.gen_if_proc\.gen_for_proc\[1\]\.ram_8bit_1st\.mem_mem_0_3            RAM1K18     A_DOUT[1]     Out     1.968     1.968       -         
mem_mem_0_3_A_DOUT[1]                                                                                            Net         -             -       0.977     -           2         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux\[15\]                CFG4        B             In      -         2.944       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux\[15\]                CFG4        Y             Out     0.143     3.087       -         
mem_data_in_mux[15]                                                                                              Net         -             -       0.648     -           5         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux_RNIULG71\[7\]        CFG4        B             In      -         3.735       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux_RNIULG71\[7\]        CFG4        Y             Out     0.125     3.860       -         
m108_i_o2_2_0_1                                                                                                  Net         -             -       0.483     -           1         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.width_reg_RNI49362\[2\]              CFG4        D             In      -         4.343       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.width_reg_RNI49362\[2\]              CFG4        Y             Out     0.250     4.593       -         
m108_i_o2_2_0                                                                                                    Net         -             -       0.483     -           1         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.width_reg_RNIMA875\[0\]              CFG4        C             In      -         5.076       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.width_reg_RNIMA875\[0\]              CFG4        Y             Out     0.182     5.258       -         
m108_i_o2                                                                                                        Net         -             -       0.648     -           5         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_reg_3_RNIHVHI6\[15\]     CFG4        D             In      -         5.906       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_reg_3_RNIHVHI6\[15\]     CFG4        Y             Out     0.250     6.156       -         
N_144                                                                                                            Net         -             -       0.670     -           6         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_reg_3_RNI5QFKC\[15\]     CFG4        D             In      -         6.826       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_reg_3_RNI5QFKC\[15\]     CFG4        Y             Out     0.276     7.102       -         
N_773_i                                                                                                          Net         -             -       0.977     -           2         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_reg_file_i\.write_data_in_d1\[18\]                  SLE         D             In      -         8.078       -         
===================================================================================================================================================================================
Total path delay (propagation time + setup) of 8.300 is 3.416(41.2%) logic and 4.885(58.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.896
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.675

    - Propagation time:                      8.078
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.404

    Number of logic level(s):                6
    Starting point:                          Reindeer_0.PulseRain_RV2T_MCU_i\.ram_low_i\.gen_if_proc\.gen_for_proc\[1\]\.ram_8bit_1st\.mem_mem_0_3 / A_DOUT[1]
    Ending point:                            Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_reg_file_i\.write_data_in_d1\[17\] / D
    The start point is clocked by            FCCC_0/GL0 [rising] on pin A_CLK
    The end   point is clocked by            FCCC_0/GL0 [rising] on pin CLK

Instance / Net                                                                                                               Pin           Pin               Arrival     No. of    
Name                                                                                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Reindeer_0.PulseRain_RV2T_MCU_i\.ram_low_i\.gen_if_proc\.gen_for_proc\[1\]\.ram_8bit_1st\.mem_mem_0_3            RAM1K18     A_DOUT[1]     Out     1.968     1.968       -         
mem_mem_0_3_A_DOUT[1]                                                                                            Net         -             -       0.977     -           2         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux\[15\]                CFG4        B             In      -         2.944       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux\[15\]                CFG4        Y             Out     0.143     3.087       -         
mem_data_in_mux[15]                                                                                              Net         -             -       0.648     -           5         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux_RNIULG71\[7\]        CFG4        B             In      -         3.735       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux_RNIULG71\[7\]        CFG4        Y             Out     0.125     3.860       -         
m108_i_o2_2_0_1                                                                                                  Net         -             -       0.483     -           1         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.width_reg_RNI49362\[2\]              CFG4        D             In      -         4.343       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.width_reg_RNI49362\[2\]              CFG4        Y             Out     0.250     4.593       -         
m108_i_o2_2_0                                                                                                    Net         -             -       0.483     -           1         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.width_reg_RNIMA875\[0\]              CFG4        C             In      -         5.076       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.width_reg_RNIMA875\[0\]              CFG4        Y             Out     0.182     5.258       -         
m108_i_o2                                                                                                        Net         -             -       0.648     -           5         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_reg_3_RNIHVHI6\[15\]     CFG4        D             In      -         5.906       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_reg_3_RNIHVHI6\[15\]     CFG4        Y             Out     0.250     6.156       -         
N_144                                                                                                            Net         -             -       0.670     -           6         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_reg_3_RNI24D7G\[15\]     CFG4        D             In      -         6.826       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_reg_3_RNI24D7G\[15\]     CFG4        Y             Out     0.276     7.102       -         
N_772_i                                                                                                          Net         -             -       0.977     -           2         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_reg_file_i\.write_data_in_d1\[17\]                  SLE         D             In      -         8.078       -         
===================================================================================================================================================================================
Total path delay (propagation time + setup) of 8.300 is 3.416(41.2%) logic and 4.885(58.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.896
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.675

    - Propagation time:                      8.078
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.404

    Number of logic level(s):                6
    Starting point:                          Reindeer_0.PulseRain_RV2T_MCU_i\.ram_low_i\.gen_if_proc\.gen_for_proc\[1\]\.ram_8bit_1st\.mem_mem_0_3 / A_DOUT[1]
    Ending point:                            Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_reg_file_i\.write_data_in_d1\[22\] / D
    The start point is clocked by            FCCC_0/GL0 [rising] on pin A_CLK
    The end   point is clocked by            FCCC_0/GL0 [rising] on pin CLK

Instance / Net                                                                                                               Pin           Pin               Arrival     No. of    
Name                                                                                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Reindeer_0.PulseRain_RV2T_MCU_i\.ram_low_i\.gen_if_proc\.gen_for_proc\[1\]\.ram_8bit_1st\.mem_mem_0_3            RAM1K18     A_DOUT[1]     Out     1.968     1.968       -         
mem_mem_0_3_A_DOUT[1]                                                                                            Net         -             -       0.977     -           2         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux\[15\]                CFG4        B             In      -         2.944       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux\[15\]                CFG4        Y             Out     0.143     3.087       -         
mem_data_in_mux[15]                                                                                              Net         -             -       0.648     -           5         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux_RNIULG71\[7\]        CFG4        B             In      -         3.735       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux_RNIULG71\[7\]        CFG4        Y             Out     0.125     3.860       -         
m108_i_o2_2_0_1                                                                                                  Net         -             -       0.483     -           1         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.width_reg_RNI49362\[2\]              CFG4        D             In      -         4.343       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.width_reg_RNI49362\[2\]              CFG4        Y             Out     0.250     4.593       -         
m108_i_o2_2_0                                                                                                    Net         -             -       0.483     -           1         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.width_reg_RNIMA875\[0\]              CFG4        C             In      -         5.076       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.width_reg_RNIMA875\[0\]              CFG4        Y             Out     0.182     5.258       -         
m108_i_o2                                                                                                        Net         -             -       0.648     -           5         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_reg_3_RNIHVHI6\[15\]     CFG4        D             In      -         5.906       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_reg_3_RNIHVHI6\[15\]     CFG4        Y             Out     0.250     6.156       -         
N_144                                                                                                            Net         -             -       0.670     -           6         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_reg_3_RNIEM9QM\[15\]     CFG4        D             In      -         6.826       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_reg_3_RNIEM9QM\[15\]     CFG4        Y             Out     0.276     7.102       -         
N_775_i                                                                                                          Net         -             -       0.977     -           2         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_reg_file_i\.write_data_in_d1\[22\]                  SLE         D             In      -         8.078       -         
===================================================================================================================================================================================
Total path delay (propagation time + setup) of 8.300 is 3.416(41.2%) logic and 4.885(58.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.896
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.675

    - Propagation time:                      8.002
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.328

    Number of logic level(s):                6
    Starting point:                          Reindeer_0.PulseRain_RV2T_MCU_i\.ram_low_i\.gen_if_proc\.gen_for_proc\[1\]\.ram_8bit_2nd\.mem_mem_0_1 / A_DOUT[3]
    Ending point:                            Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_reg_file_i\.write_data_in_d1\[21\] / D
    The start point is clocked by            FCCC_0/GL0 [rising] on pin A_CLK
    The end   point is clocked by            FCCC_0/GL0 [rising] on pin CLK

Instance / Net                                                                                                               Pin           Pin               Arrival     No. of    
Name                                                                                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Reindeer_0.PulseRain_RV2T_MCU_i\.ram_low_i\.gen_if_proc\.gen_for_proc\[1\]\.ram_8bit_2nd\.mem_mem_0_1            RAM1K18     A_DOUT[3]     Out     1.968     1.968       -         
mem_mem_0_1_A_DOUT_0[3]                                                                                          Net         -             -       0.977     -           2         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux\[15\]                CFG4        A             In      -         2.944       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux\[15\]                CFG4        Y             Out     0.067     3.011       -         
mem_data_in_mux[15]                                                                                              Net         -             -       0.648     -           5         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux_RNIULG71\[7\]        CFG4        B             In      -         3.659       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux_RNIULG71\[7\]        CFG4        Y             Out     0.125     3.784       -         
m108_i_o2_2_0_1                                                                                                  Net         -             -       0.483     -           1         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.width_reg_RNI49362\[2\]              CFG4        D             In      -         4.267       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.width_reg_RNI49362\[2\]              CFG4        Y             Out     0.250     4.517       -         
m108_i_o2_2_0                                                                                                    Net         -             -       0.483     -           1         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.width_reg_RNIMA875\[0\]              CFG4        C             In      -         5.000       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.width_reg_RNIMA875\[0\]              CFG4        Y             Out     0.182     5.182       -         
m108_i_o2                                                                                                        Net         -             -       0.648     -           5         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_reg_3_RNIHVHI6\[15\]     CFG4        D             In      -         5.830       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_reg_3_RNIHVHI6\[15\]     CFG4        Y             Out     0.250     6.080       -         
N_144                                                                                                            Net         -             -       0.670     -           6         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux_RNI3L22G\[21\]       CFG4        D             In      -         6.750       -         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_data_access_i\.mem_data_in_mux_RNI3L22G\[21\]       CFG4        Y             Out     0.276     7.026       -         
N_774_i                                                                                                          Net         -             -       0.977     -           2         
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_reg_file_i\.write_data_in_d1\[21\]                  SLE         D             In      -         8.002       -         
===================================================================================================================================================================================
Total path delay (propagation time + setup) of 8.224 is 3.340(40.6%) logic and 4.885(59.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                    Starting                                        Arrival          
Instance            Reference     Type     Pin      Net             Time        Slack
                    Clock                                                            
-------------------------------------------------------------------------------------
FCCC_0.CCC_INST     System        CCC      LOCK     FCCC_0_LOCK     0.000       3.194
=====================================================================================


Ending Points with Worst Slack
******************************

                                                                                                          Starting                                         Required          
Instance                                                                                                  Reference     Type     Pin     Net               Time         Slack
                                                                                                          Clock                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_execution_unit_i\.reg_ctl_MUL_DIV_FUNCT3     System        SLE      EN      reset_n_i_1_i     6.603        3.194
=============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.896
    - Setup time:                            0.293
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.603

    - Propagation time:                      3.409
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.194

    Number of logic level(s):                2
    Starting point:                          FCCC_0.CCC_INST / LOCK
    Ending point:                            Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_execution_unit_i\.reg_ctl_MUL_DIV_FUNCT3 / EN
    The start point is clocked by            System [rising]
    The end   point is clocked by            FCCC_0/GL0 [rising] on pin CLK

Instance / Net                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                      Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_0.CCC_INST                                                                                           CCC        LOCK     Out     0.000     0.000       -         
FCCC_0_LOCK                                                                                               Net        -        -       0.971     -           1         
Reindeer_0.reset_n_RNIGUS4                                                                                CLKINT     A        In      -         0.971       -         
Reindeer_0.reset_n_RNIGUS4                                                                                CLKINT     Y        Out     0.326     1.298       -         
NN_2                                                                                                      Net        -        -       0.977     -           482       
Reindeer_0.un1_reset_n                                                                                    CFG2       B        In      -         2.274       -         
Reindeer_0.un1_reset_n                                                                                    CFG2       Y        Out     0.143     2.417       -         
reset_n_i_1_i                                                                                             Net        -        -       0.992     -           17        
Reindeer_0.PulseRain_RV2T_MCU_i\.PulseRain_RV2T_core_i\.RV2T_execution_unit_i\.reg_ctl_MUL_DIV_FUNCT3     SLE        EN       In      -         3.409       -         
======================================================================================================================================================================
Total path delay (propagation time + setup) of 3.703 is 0.763(20.6%) logic and 2.940(79.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 152MB peak: 161MB)


Finished timing report (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 152MB peak: 161MB)

---------------------------------------
Resource Usage Report for creative 

Mapping to part: m2s025vf256-1
Cell usage:
CCC             1 use
CLKINT          3 uses
CFG1           10 uses
CFG2           321 uses
CFG3           1226 uses
CFG4           1462 uses

Carry cells:
ARI1            1045 uses - used for arithmetic functions


Sequential Cells: 
SLE            2526 uses

DSP Blocks:    4 of 34 (11%)
 MACC:         4 Mults

I/O ports: 5
I/O primitives: 5
INBUF          2 uses
OUTBUF         3 uses


Global Clock Buffers: 3

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 24 of 31 (77%)
Total Block RAMs (RAM64x18) : 2 of 34 (5%)

Total LUTs:    4064

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 72; LUTs = 72;
RAM1K18  Interface Logic : SLEs = 864; LUTs = 864;
MACC     Interface Logic : SLEs = 144; LUTs = 144;

Total number of SLEs after P&R:  2526 + 72 + 864 + 144 = 3606;
Total number of LUTs after P&R:  4064 + 72 + 864 + 144 = 5144;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 37MB peak: 161MB)

Process took 0h:00m:10s realtime, 0h:00m:09s cputime
# Sat Dec 22 19:20:32 2018

###########################################################]
