<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="rom_char_synth_1" LaunchDir="C:/Users/Yi/Desktop/FPGA/08_4_hdmi_loop/hdmi_loop.runs/rom_char_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="icon_rom_synth_1" LaunchDir="C:/Users/Yi/Desktop/FPGA/08_4_hdmi_loop/hdmi_loop.runs/icon_rom_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="rom_theta_data_synth_1" LaunchDir="C:/Users/Yi/Desktop/FPGA/08_4_hdmi_loop/hdmi_loop.runs/rom_theta_data_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bram_display_a_synth_1" LaunchDir="C:/Users/Yi/Desktop/FPGA/08_4_hdmi_loop/hdmi_loop.runs/bram_display_a_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/Yi/Desktop/FPGA/08_4_hdmi_loop/hdmi_loop.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="rom_char_synth_1"/>
		<Parent Id="icon_rom_synth_1"/>
		<Parent Id="rom_theta_data_synth_1"/>
		<Parent Id="bram_display_a_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/Yi/Desktop/FPGA/08_4_hdmi_loop/hdmi_loop.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="rom_char_synth_1"/>
		<Parent Id="icon_rom_synth_1"/>
		<Parent Id="rom_theta_data_synth_1"/>
		<Parent Id="bram_display_a_synth_1"/>
	</Run>
</Runs>

