
ledBlink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002490  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08002550  08002550  00012550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080025bc  080025bc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080025bc  080025bc  000125bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080025c4  080025c4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080025c4  080025c4  000125c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080025c8  080025c8  000125c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080025cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a4  2000000c  080025d8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b0  080025d8  000200b0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000616a  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000138e  00000000  00000000  0002619e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000698  00000000  00000000  00027530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000620  00000000  00000000  00027bc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012951  00000000  00000000  000281e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007792  00000000  00000000  0003ab39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00073226  00000000  00000000  000422cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000b54f1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000016b4  00000000  00000000  000b5544  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002538 	.word	0x08002538

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002538 	.word	0x08002538

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f82e 	bl	80002b0 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	0415      	lsls	r5, r2, #16
 8000264:	0c2d      	lsrs	r5, r5, #16
 8000266:	000f      	movs	r7, r1
 8000268:	0001      	movs	r1, r0
 800026a:	002e      	movs	r6, r5
 800026c:	46c6      	mov	lr, r8
 800026e:	4684      	mov	ip, r0
 8000270:	0400      	lsls	r0, r0, #16
 8000272:	0c14      	lsrs	r4, r2, #16
 8000274:	0c00      	lsrs	r0, r0, #16
 8000276:	0c09      	lsrs	r1, r1, #16
 8000278:	4346      	muls	r6, r0
 800027a:	434d      	muls	r5, r1
 800027c:	4360      	muls	r0, r4
 800027e:	4361      	muls	r1, r4
 8000280:	1940      	adds	r0, r0, r5
 8000282:	0c34      	lsrs	r4, r6, #16
 8000284:	1824      	adds	r4, r4, r0
 8000286:	b500      	push	{lr}
 8000288:	42a5      	cmp	r5, r4
 800028a:	d903      	bls.n	8000294 <__aeabi_lmul+0x34>
 800028c:	2080      	movs	r0, #128	; 0x80
 800028e:	0240      	lsls	r0, r0, #9
 8000290:	4680      	mov	r8, r0
 8000292:	4441      	add	r1, r8
 8000294:	0c25      	lsrs	r5, r4, #16
 8000296:	186d      	adds	r5, r5, r1
 8000298:	4661      	mov	r1, ip
 800029a:	4359      	muls	r1, r3
 800029c:	437a      	muls	r2, r7
 800029e:	0430      	lsls	r0, r6, #16
 80002a0:	1949      	adds	r1, r1, r5
 80002a2:	0424      	lsls	r4, r4, #16
 80002a4:	0c00      	lsrs	r0, r0, #16
 80002a6:	1820      	adds	r0, r4, r0
 80002a8:	1889      	adds	r1, r1, r2
 80002aa:	bc80      	pop	{r7}
 80002ac:	46b8      	mov	r8, r7
 80002ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002b0 <__udivmoddi4>:
 80002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b2:	4657      	mov	r7, sl
 80002b4:	464e      	mov	r6, r9
 80002b6:	4645      	mov	r5, r8
 80002b8:	46de      	mov	lr, fp
 80002ba:	b5e0      	push	{r5, r6, r7, lr}
 80002bc:	0004      	movs	r4, r0
 80002be:	000d      	movs	r5, r1
 80002c0:	4692      	mov	sl, r2
 80002c2:	4699      	mov	r9, r3
 80002c4:	b083      	sub	sp, #12
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d830      	bhi.n	800032c <__udivmoddi4+0x7c>
 80002ca:	d02d      	beq.n	8000328 <__udivmoddi4+0x78>
 80002cc:	4649      	mov	r1, r9
 80002ce:	4650      	mov	r0, sl
 80002d0:	f000 f8ba 	bl	8000448 <__clzdi2>
 80002d4:	0029      	movs	r1, r5
 80002d6:	0006      	movs	r6, r0
 80002d8:	0020      	movs	r0, r4
 80002da:	f000 f8b5 	bl	8000448 <__clzdi2>
 80002de:	1a33      	subs	r3, r6, r0
 80002e0:	4698      	mov	r8, r3
 80002e2:	3b20      	subs	r3, #32
 80002e4:	469b      	mov	fp, r3
 80002e6:	d433      	bmi.n	8000350 <__udivmoddi4+0xa0>
 80002e8:	465a      	mov	r2, fp
 80002ea:	4653      	mov	r3, sl
 80002ec:	4093      	lsls	r3, r2
 80002ee:	4642      	mov	r2, r8
 80002f0:	001f      	movs	r7, r3
 80002f2:	4653      	mov	r3, sl
 80002f4:	4093      	lsls	r3, r2
 80002f6:	001e      	movs	r6, r3
 80002f8:	42af      	cmp	r7, r5
 80002fa:	d83a      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80002fc:	42af      	cmp	r7, r5
 80002fe:	d100      	bne.n	8000302 <__udivmoddi4+0x52>
 8000300:	e078      	b.n	80003f4 <__udivmoddi4+0x144>
 8000302:	465b      	mov	r3, fp
 8000304:	1ba4      	subs	r4, r4, r6
 8000306:	41bd      	sbcs	r5, r7
 8000308:	2b00      	cmp	r3, #0
 800030a:	da00      	bge.n	800030e <__udivmoddi4+0x5e>
 800030c:	e075      	b.n	80003fa <__udivmoddi4+0x14a>
 800030e:	2200      	movs	r2, #0
 8000310:	2300      	movs	r3, #0
 8000312:	9200      	str	r2, [sp, #0]
 8000314:	9301      	str	r3, [sp, #4]
 8000316:	2301      	movs	r3, #1
 8000318:	465a      	mov	r2, fp
 800031a:	4093      	lsls	r3, r2
 800031c:	9301      	str	r3, [sp, #4]
 800031e:	2301      	movs	r3, #1
 8000320:	4642      	mov	r2, r8
 8000322:	4093      	lsls	r3, r2
 8000324:	9300      	str	r3, [sp, #0]
 8000326:	e028      	b.n	800037a <__udivmoddi4+0xca>
 8000328:	4282      	cmp	r2, r0
 800032a:	d9cf      	bls.n	80002cc <__udivmoddi4+0x1c>
 800032c:	2200      	movs	r2, #0
 800032e:	2300      	movs	r3, #0
 8000330:	9200      	str	r2, [sp, #0]
 8000332:	9301      	str	r3, [sp, #4]
 8000334:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <__udivmoddi4+0x8e>
 800033a:	601c      	str	r4, [r3, #0]
 800033c:	605d      	str	r5, [r3, #4]
 800033e:	9800      	ldr	r0, [sp, #0]
 8000340:	9901      	ldr	r1, [sp, #4]
 8000342:	b003      	add	sp, #12
 8000344:	bcf0      	pop	{r4, r5, r6, r7}
 8000346:	46bb      	mov	fp, r7
 8000348:	46b2      	mov	sl, r6
 800034a:	46a9      	mov	r9, r5
 800034c:	46a0      	mov	r8, r4
 800034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000350:	4642      	mov	r2, r8
 8000352:	2320      	movs	r3, #32
 8000354:	1a9b      	subs	r3, r3, r2
 8000356:	4652      	mov	r2, sl
 8000358:	40da      	lsrs	r2, r3
 800035a:	4641      	mov	r1, r8
 800035c:	0013      	movs	r3, r2
 800035e:	464a      	mov	r2, r9
 8000360:	408a      	lsls	r2, r1
 8000362:	0017      	movs	r7, r2
 8000364:	4642      	mov	r2, r8
 8000366:	431f      	orrs	r7, r3
 8000368:	4653      	mov	r3, sl
 800036a:	4093      	lsls	r3, r2
 800036c:	001e      	movs	r6, r3
 800036e:	42af      	cmp	r7, r5
 8000370:	d9c4      	bls.n	80002fc <__udivmoddi4+0x4c>
 8000372:	2200      	movs	r2, #0
 8000374:	2300      	movs	r3, #0
 8000376:	9200      	str	r2, [sp, #0]
 8000378:	9301      	str	r3, [sp, #4]
 800037a:	4643      	mov	r3, r8
 800037c:	2b00      	cmp	r3, #0
 800037e:	d0d9      	beq.n	8000334 <__udivmoddi4+0x84>
 8000380:	07fb      	lsls	r3, r7, #31
 8000382:	0872      	lsrs	r2, r6, #1
 8000384:	431a      	orrs	r2, r3
 8000386:	4646      	mov	r6, r8
 8000388:	087b      	lsrs	r3, r7, #1
 800038a:	e00e      	b.n	80003aa <__udivmoddi4+0xfa>
 800038c:	42ab      	cmp	r3, r5
 800038e:	d101      	bne.n	8000394 <__udivmoddi4+0xe4>
 8000390:	42a2      	cmp	r2, r4
 8000392:	d80c      	bhi.n	80003ae <__udivmoddi4+0xfe>
 8000394:	1aa4      	subs	r4, r4, r2
 8000396:	419d      	sbcs	r5, r3
 8000398:	2001      	movs	r0, #1
 800039a:	1924      	adds	r4, r4, r4
 800039c:	416d      	adcs	r5, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	3e01      	subs	r6, #1
 80003a2:	1824      	adds	r4, r4, r0
 80003a4:	414d      	adcs	r5, r1
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d006      	beq.n	80003b8 <__udivmoddi4+0x108>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d9ee      	bls.n	800038c <__udivmoddi4+0xdc>
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1924      	adds	r4, r4, r4
 80003b2:	416d      	adcs	r5, r5
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d1f8      	bne.n	80003aa <__udivmoddi4+0xfa>
 80003b8:	9800      	ldr	r0, [sp, #0]
 80003ba:	9901      	ldr	r1, [sp, #4]
 80003bc:	465b      	mov	r3, fp
 80003be:	1900      	adds	r0, r0, r4
 80003c0:	4169      	adcs	r1, r5
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	db24      	blt.n	8000410 <__udivmoddi4+0x160>
 80003c6:	002b      	movs	r3, r5
 80003c8:	465a      	mov	r2, fp
 80003ca:	4644      	mov	r4, r8
 80003cc:	40d3      	lsrs	r3, r2
 80003ce:	002a      	movs	r2, r5
 80003d0:	40e2      	lsrs	r2, r4
 80003d2:	001c      	movs	r4, r3
 80003d4:	465b      	mov	r3, fp
 80003d6:	0015      	movs	r5, r2
 80003d8:	2b00      	cmp	r3, #0
 80003da:	db2a      	blt.n	8000432 <__udivmoddi4+0x182>
 80003dc:	0026      	movs	r6, r4
 80003de:	409e      	lsls	r6, r3
 80003e0:	0033      	movs	r3, r6
 80003e2:	0026      	movs	r6, r4
 80003e4:	4647      	mov	r7, r8
 80003e6:	40be      	lsls	r6, r7
 80003e8:	0032      	movs	r2, r6
 80003ea:	1a80      	subs	r0, r0, r2
 80003ec:	4199      	sbcs	r1, r3
 80003ee:	9000      	str	r0, [sp, #0]
 80003f0:	9101      	str	r1, [sp, #4]
 80003f2:	e79f      	b.n	8000334 <__udivmoddi4+0x84>
 80003f4:	42a3      	cmp	r3, r4
 80003f6:	d8bc      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80003f8:	e783      	b.n	8000302 <__udivmoddi4+0x52>
 80003fa:	4642      	mov	r2, r8
 80003fc:	2320      	movs	r3, #32
 80003fe:	2100      	movs	r1, #0
 8000400:	1a9b      	subs	r3, r3, r2
 8000402:	2200      	movs	r2, #0
 8000404:	9100      	str	r1, [sp, #0]
 8000406:	9201      	str	r2, [sp, #4]
 8000408:	2201      	movs	r2, #1
 800040a:	40da      	lsrs	r2, r3
 800040c:	9201      	str	r2, [sp, #4]
 800040e:	e786      	b.n	800031e <__udivmoddi4+0x6e>
 8000410:	4642      	mov	r2, r8
 8000412:	2320      	movs	r3, #32
 8000414:	1a9b      	subs	r3, r3, r2
 8000416:	002a      	movs	r2, r5
 8000418:	4646      	mov	r6, r8
 800041a:	409a      	lsls	r2, r3
 800041c:	0023      	movs	r3, r4
 800041e:	40f3      	lsrs	r3, r6
 8000420:	4644      	mov	r4, r8
 8000422:	4313      	orrs	r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	40e2      	lsrs	r2, r4
 8000428:	001c      	movs	r4, r3
 800042a:	465b      	mov	r3, fp
 800042c:	0015      	movs	r5, r2
 800042e:	2b00      	cmp	r3, #0
 8000430:	dad4      	bge.n	80003dc <__udivmoddi4+0x12c>
 8000432:	4642      	mov	r2, r8
 8000434:	002f      	movs	r7, r5
 8000436:	2320      	movs	r3, #32
 8000438:	0026      	movs	r6, r4
 800043a:	4097      	lsls	r7, r2
 800043c:	1a9b      	subs	r3, r3, r2
 800043e:	40de      	lsrs	r6, r3
 8000440:	003b      	movs	r3, r7
 8000442:	4333      	orrs	r3, r6
 8000444:	e7cd      	b.n	80003e2 <__udivmoddi4+0x132>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__clzdi2>:
 8000448:	b510      	push	{r4, lr}
 800044a:	2900      	cmp	r1, #0
 800044c:	d103      	bne.n	8000456 <__clzdi2+0xe>
 800044e:	f000 f807 	bl	8000460 <__clzsi2>
 8000452:	3020      	adds	r0, #32
 8000454:	e002      	b.n	800045c <__clzdi2+0x14>
 8000456:	1c08      	adds	r0, r1, #0
 8000458:	f000 f802 	bl	8000460 <__clzsi2>
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			; (mov r8, r8)

08000460 <__clzsi2>:
 8000460:	211c      	movs	r1, #28
 8000462:	2301      	movs	r3, #1
 8000464:	041b      	lsls	r3, r3, #16
 8000466:	4298      	cmp	r0, r3
 8000468:	d301      	bcc.n	800046e <__clzsi2+0xe>
 800046a:	0c00      	lsrs	r0, r0, #16
 800046c:	3910      	subs	r1, #16
 800046e:	0a1b      	lsrs	r3, r3, #8
 8000470:	4298      	cmp	r0, r3
 8000472:	d301      	bcc.n	8000478 <__clzsi2+0x18>
 8000474:	0a00      	lsrs	r0, r0, #8
 8000476:	3908      	subs	r1, #8
 8000478:	091b      	lsrs	r3, r3, #4
 800047a:	4298      	cmp	r0, r3
 800047c:	d301      	bcc.n	8000482 <__clzsi2+0x22>
 800047e:	0900      	lsrs	r0, r0, #4
 8000480:	3904      	subs	r1, #4
 8000482:	a202      	add	r2, pc, #8	; (adr r2, 800048c <__clzsi2+0x2c>)
 8000484:	5c10      	ldrb	r0, [r2, r0]
 8000486:	1840      	adds	r0, r0, r1
 8000488:	4770      	bx	lr
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	02020304 	.word	0x02020304
 8000490:	01010101 	.word	0x01010101
	...

0800049c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004a0:	f000 f9ac 	bl	80007fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004a4:	f000 f806 	bl	80004b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004a8:	f000 f8a0 	bl	80005ec <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004ac:	f000 f86e 	bl	800058c <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004b0:	e7fe      	b.n	80004b0 <main+0x14>
	...

080004b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004b4:	b590      	push	{r4, r7, lr}
 80004b6:	b09d      	sub	sp, #116	; 0x74
 80004b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ba:	2438      	movs	r4, #56	; 0x38
 80004bc:	193b      	adds	r3, r7, r4
 80004be:	0018      	movs	r0, r3
 80004c0:	2338      	movs	r3, #56	; 0x38
 80004c2:	001a      	movs	r2, r3
 80004c4:	2100      	movs	r1, #0
 80004c6:	f002 f82f 	bl	8002528 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004ca:	2324      	movs	r3, #36	; 0x24
 80004cc:	18fb      	adds	r3, r7, r3
 80004ce:	0018      	movs	r0, r3
 80004d0:	2314      	movs	r3, #20
 80004d2:	001a      	movs	r2, r3
 80004d4:	2100      	movs	r1, #0
 80004d6:	f002 f827 	bl	8002528 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004da:	003b      	movs	r3, r7
 80004dc:	0018      	movs	r0, r3
 80004de:	2324      	movs	r3, #36	; 0x24
 80004e0:	001a      	movs	r2, r3
 80004e2:	2100      	movs	r1, #0
 80004e4:	f002 f820 	bl	8002528 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004e8:	4b26      	ldr	r3, [pc, #152]	; (8000584 <SystemClock_Config+0xd0>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	4a26      	ldr	r2, [pc, #152]	; (8000588 <SystemClock_Config+0xd4>)
 80004ee:	401a      	ands	r2, r3
 80004f0:	4b24      	ldr	r3, [pc, #144]	; (8000584 <SystemClock_Config+0xd0>)
 80004f2:	2180      	movs	r1, #128	; 0x80
 80004f4:	0109      	lsls	r1, r1, #4
 80004f6:	430a      	orrs	r2, r1
 80004f8:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80004fa:	0021      	movs	r1, r4
 80004fc:	187b      	adds	r3, r7, r1
 80004fe:	2210      	movs	r2, #16
 8000500:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000502:	187b      	adds	r3, r7, r1
 8000504:	2201      	movs	r2, #1
 8000506:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000508:	187b      	adds	r3, r7, r1
 800050a:	2200      	movs	r2, #0
 800050c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800050e:	187b      	adds	r3, r7, r1
 8000510:	22a0      	movs	r2, #160	; 0xa0
 8000512:	0212      	lsls	r2, r2, #8
 8000514:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000516:	187b      	adds	r3, r7, r1
 8000518:	2200      	movs	r2, #0
 800051a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800051c:	187b      	adds	r3, r7, r1
 800051e:	0018      	movs	r0, r3
 8000520:	f000 fc24 	bl	8000d6c <HAL_RCC_OscConfig>
 8000524:	1e03      	subs	r3, r0, #0
 8000526:	d001      	beq.n	800052c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000528:	f000 f8c4 	bl	80006b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800052c:	2124      	movs	r1, #36	; 0x24
 800052e:	187b      	adds	r3, r7, r1
 8000530:	220f      	movs	r2, #15
 8000532:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000534:	187b      	adds	r3, r7, r1
 8000536:	2200      	movs	r2, #0
 8000538:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800053a:	187b      	adds	r3, r7, r1
 800053c:	2200      	movs	r2, #0
 800053e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000540:	187b      	adds	r3, r7, r1
 8000542:	2200      	movs	r2, #0
 8000544:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000546:	187b      	adds	r3, r7, r1
 8000548:	2200      	movs	r2, #0
 800054a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800054c:	187b      	adds	r3, r7, r1
 800054e:	2100      	movs	r1, #0
 8000550:	0018      	movs	r0, r3
 8000552:	f000 ffcf 	bl	80014f4 <HAL_RCC_ClockConfig>
 8000556:	1e03      	subs	r3, r0, #0
 8000558:	d001      	beq.n	800055e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800055a:	f000 f8ab 	bl	80006b4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800055e:	003b      	movs	r3, r7
 8000560:	2202      	movs	r2, #2
 8000562:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000564:	003b      	movs	r3, r7
 8000566:	2200      	movs	r2, #0
 8000568:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800056a:	003b      	movs	r3, r7
 800056c:	0018      	movs	r0, r3
 800056e:	f001 f9e5 	bl	800193c <HAL_RCCEx_PeriphCLKConfig>
 8000572:	1e03      	subs	r3, r0, #0
 8000574:	d001      	beq.n	800057a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000576:	f000 f89d 	bl	80006b4 <Error_Handler>
  }
}
 800057a:	46c0      	nop			; (mov r8, r8)
 800057c:	46bd      	mov	sp, r7
 800057e:	b01d      	add	sp, #116	; 0x74
 8000580:	bd90      	pop	{r4, r7, pc}
 8000582:	46c0      	nop			; (mov r8, r8)
 8000584:	40007000 	.word	0x40007000
 8000588:	ffffe7ff 	.word	0xffffe7ff

0800058c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000590:	4b14      	ldr	r3, [pc, #80]	; (80005e4 <MX_USART2_UART_Init+0x58>)
 8000592:	4a15      	ldr	r2, [pc, #84]	; (80005e8 <MX_USART2_UART_Init+0x5c>)
 8000594:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000596:	4b13      	ldr	r3, [pc, #76]	; (80005e4 <MX_USART2_UART_Init+0x58>)
 8000598:	22e1      	movs	r2, #225	; 0xe1
 800059a:	0252      	lsls	r2, r2, #9
 800059c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800059e:	4b11      	ldr	r3, [pc, #68]	; (80005e4 <MX_USART2_UART_Init+0x58>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80005a4:	4b0f      	ldr	r3, [pc, #60]	; (80005e4 <MX_USART2_UART_Init+0x58>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80005aa:	4b0e      	ldr	r3, [pc, #56]	; (80005e4 <MX_USART2_UART_Init+0x58>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80005b0:	4b0c      	ldr	r3, [pc, #48]	; (80005e4 <MX_USART2_UART_Init+0x58>)
 80005b2:	220c      	movs	r2, #12
 80005b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005b6:	4b0b      	ldr	r3, [pc, #44]	; (80005e4 <MX_USART2_UART_Init+0x58>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80005bc:	4b09      	ldr	r3, [pc, #36]	; (80005e4 <MX_USART2_UART_Init+0x58>)
 80005be:	2200      	movs	r2, #0
 80005c0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005c2:	4b08      	ldr	r3, [pc, #32]	; (80005e4 <MX_USART2_UART_Init+0x58>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005c8:	4b06      	ldr	r3, [pc, #24]	; (80005e4 <MX_USART2_UART_Init+0x58>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80005ce:	4b05      	ldr	r3, [pc, #20]	; (80005e4 <MX_USART2_UART_Init+0x58>)
 80005d0:	0018      	movs	r0, r3
 80005d2:	f001 fb17 	bl	8001c04 <HAL_UART_Init>
 80005d6:	1e03      	subs	r3, r0, #0
 80005d8:	d001      	beq.n	80005de <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80005da:	f000 f86b 	bl	80006b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80005de:	46c0      	nop			; (mov r8, r8)
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	20000028 	.word	0x20000028
 80005e8:	40004400 	.word	0x40004400

080005ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005ec:	b590      	push	{r4, r7, lr}
 80005ee:	b089      	sub	sp, #36	; 0x24
 80005f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f2:	240c      	movs	r4, #12
 80005f4:	193b      	adds	r3, r7, r4
 80005f6:	0018      	movs	r0, r3
 80005f8:	2314      	movs	r3, #20
 80005fa:	001a      	movs	r2, r3
 80005fc:	2100      	movs	r1, #0
 80005fe:	f001 ff93 	bl	8002528 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000602:	4b29      	ldr	r3, [pc, #164]	; (80006a8 <MX_GPIO_Init+0xbc>)
 8000604:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000606:	4b28      	ldr	r3, [pc, #160]	; (80006a8 <MX_GPIO_Init+0xbc>)
 8000608:	2104      	movs	r1, #4
 800060a:	430a      	orrs	r2, r1
 800060c:	62da      	str	r2, [r3, #44]	; 0x2c
 800060e:	4b26      	ldr	r3, [pc, #152]	; (80006a8 <MX_GPIO_Init+0xbc>)
 8000610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000612:	2204      	movs	r2, #4
 8000614:	4013      	ands	r3, r2
 8000616:	60bb      	str	r3, [r7, #8]
 8000618:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800061a:	4b23      	ldr	r3, [pc, #140]	; (80006a8 <MX_GPIO_Init+0xbc>)
 800061c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800061e:	4b22      	ldr	r3, [pc, #136]	; (80006a8 <MX_GPIO_Init+0xbc>)
 8000620:	2180      	movs	r1, #128	; 0x80
 8000622:	430a      	orrs	r2, r1
 8000624:	62da      	str	r2, [r3, #44]	; 0x2c
 8000626:	4b20      	ldr	r3, [pc, #128]	; (80006a8 <MX_GPIO_Init+0xbc>)
 8000628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800062a:	2280      	movs	r2, #128	; 0x80
 800062c:	4013      	ands	r3, r2
 800062e:	607b      	str	r3, [r7, #4]
 8000630:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000632:	4b1d      	ldr	r3, [pc, #116]	; (80006a8 <MX_GPIO_Init+0xbc>)
 8000634:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000636:	4b1c      	ldr	r3, [pc, #112]	; (80006a8 <MX_GPIO_Init+0xbc>)
 8000638:	2101      	movs	r1, #1
 800063a:	430a      	orrs	r2, r1
 800063c:	62da      	str	r2, [r3, #44]	; 0x2c
 800063e:	4b1a      	ldr	r3, [pc, #104]	; (80006a8 <MX_GPIO_Init+0xbc>)
 8000640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000642:	2201      	movs	r2, #1
 8000644:	4013      	ands	r3, r2
 8000646:	603b      	str	r3, [r7, #0]
 8000648:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800064a:	23a0      	movs	r3, #160	; 0xa0
 800064c:	05db      	lsls	r3, r3, #23
 800064e:	2200      	movs	r2, #0
 8000650:	2120      	movs	r1, #32
 8000652:	0018      	movs	r0, r3
 8000654:	f000 fb6c 	bl	8000d30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000658:	193b      	adds	r3, r7, r4
 800065a:	2280      	movs	r2, #128	; 0x80
 800065c:	0192      	lsls	r2, r2, #6
 800065e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000660:	193b      	adds	r3, r7, r4
 8000662:	4a12      	ldr	r2, [pc, #72]	; (80006ac <MX_GPIO_Init+0xc0>)
 8000664:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000666:	193b      	adds	r3, r7, r4
 8000668:	2200      	movs	r2, #0
 800066a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800066c:	193b      	adds	r3, r7, r4
 800066e:	4a10      	ldr	r2, [pc, #64]	; (80006b0 <MX_GPIO_Init+0xc4>)
 8000670:	0019      	movs	r1, r3
 8000672:	0010      	movs	r0, r2
 8000674:	f000 f9e6 	bl	8000a44 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000678:	0021      	movs	r1, r4
 800067a:	187b      	adds	r3, r7, r1
 800067c:	2220      	movs	r2, #32
 800067e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000680:	187b      	adds	r3, r7, r1
 8000682:	2201      	movs	r2, #1
 8000684:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000686:	187b      	adds	r3, r7, r1
 8000688:	2200      	movs	r2, #0
 800068a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800068c:	187b      	adds	r3, r7, r1
 800068e:	2200      	movs	r2, #0
 8000690:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000692:	187a      	adds	r2, r7, r1
 8000694:	23a0      	movs	r3, #160	; 0xa0
 8000696:	05db      	lsls	r3, r3, #23
 8000698:	0011      	movs	r1, r2
 800069a:	0018      	movs	r0, r3
 800069c:	f000 f9d2 	bl	8000a44 <HAL_GPIO_Init>

}
 80006a0:	46c0      	nop			; (mov r8, r8)
 80006a2:	46bd      	mov	sp, r7
 80006a4:	b009      	add	sp, #36	; 0x24
 80006a6:	bd90      	pop	{r4, r7, pc}
 80006a8:	40021000 	.word	0x40021000
 80006ac:	10210000 	.word	0x10210000
 80006b0:	50000800 	.word	0x50000800

080006b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006b8:	b672      	cpsid	i
}
 80006ba:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006bc:	e7fe      	b.n	80006bc <Error_Handler+0x8>
	...

080006c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006c4:	4b07      	ldr	r3, [pc, #28]	; (80006e4 <HAL_MspInit+0x24>)
 80006c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80006c8:	4b06      	ldr	r3, [pc, #24]	; (80006e4 <HAL_MspInit+0x24>)
 80006ca:	2101      	movs	r1, #1
 80006cc:	430a      	orrs	r2, r1
 80006ce:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d0:	4b04      	ldr	r3, [pc, #16]	; (80006e4 <HAL_MspInit+0x24>)
 80006d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80006d4:	4b03      	ldr	r3, [pc, #12]	; (80006e4 <HAL_MspInit+0x24>)
 80006d6:	2180      	movs	r1, #128	; 0x80
 80006d8:	0549      	lsls	r1, r1, #21
 80006da:	430a      	orrs	r2, r1
 80006dc:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006de:	46c0      	nop			; (mov r8, r8)
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	40021000 	.word	0x40021000

080006e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006e8:	b590      	push	{r4, r7, lr}
 80006ea:	b089      	sub	sp, #36	; 0x24
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f0:	240c      	movs	r4, #12
 80006f2:	193b      	adds	r3, r7, r4
 80006f4:	0018      	movs	r0, r3
 80006f6:	2314      	movs	r3, #20
 80006f8:	001a      	movs	r2, r3
 80006fa:	2100      	movs	r1, #0
 80006fc:	f001 ff14 	bl	8002528 <memset>
  if(huart->Instance==USART2)
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a18      	ldr	r2, [pc, #96]	; (8000768 <HAL_UART_MspInit+0x80>)
 8000706:	4293      	cmp	r3, r2
 8000708:	d129      	bne.n	800075e <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800070a:	4b18      	ldr	r3, [pc, #96]	; (800076c <HAL_UART_MspInit+0x84>)
 800070c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800070e:	4b17      	ldr	r3, [pc, #92]	; (800076c <HAL_UART_MspInit+0x84>)
 8000710:	2180      	movs	r1, #128	; 0x80
 8000712:	0289      	lsls	r1, r1, #10
 8000714:	430a      	orrs	r2, r1
 8000716:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000718:	4b14      	ldr	r3, [pc, #80]	; (800076c <HAL_UART_MspInit+0x84>)
 800071a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800071c:	4b13      	ldr	r3, [pc, #76]	; (800076c <HAL_UART_MspInit+0x84>)
 800071e:	2101      	movs	r1, #1
 8000720:	430a      	orrs	r2, r1
 8000722:	62da      	str	r2, [r3, #44]	; 0x2c
 8000724:	4b11      	ldr	r3, [pc, #68]	; (800076c <HAL_UART_MspInit+0x84>)
 8000726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000728:	2201      	movs	r2, #1
 800072a:	4013      	ands	r3, r2
 800072c:	60bb      	str	r3, [r7, #8]
 800072e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000730:	0021      	movs	r1, r4
 8000732:	187b      	adds	r3, r7, r1
 8000734:	220c      	movs	r2, #12
 8000736:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000738:	187b      	adds	r3, r7, r1
 800073a:	2202      	movs	r2, #2
 800073c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073e:	187b      	adds	r3, r7, r1
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000744:	187b      	adds	r3, r7, r1
 8000746:	2203      	movs	r2, #3
 8000748:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 800074a:	187b      	adds	r3, r7, r1
 800074c:	2204      	movs	r2, #4
 800074e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000750:	187a      	adds	r2, r7, r1
 8000752:	23a0      	movs	r3, #160	; 0xa0
 8000754:	05db      	lsls	r3, r3, #23
 8000756:	0011      	movs	r1, r2
 8000758:	0018      	movs	r0, r3
 800075a:	f000 f973 	bl	8000a44 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800075e:	46c0      	nop			; (mov r8, r8)
 8000760:	46bd      	mov	sp, r7
 8000762:	b009      	add	sp, #36	; 0x24
 8000764:	bd90      	pop	{r4, r7, pc}
 8000766:	46c0      	nop			; (mov r8, r8)
 8000768:	40004400 	.word	0x40004400
 800076c:	40021000 	.word	0x40021000

08000770 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000774:	e7fe      	b.n	8000774 <NMI_Handler+0x4>

08000776 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000776:	b580      	push	{r7, lr}
 8000778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800077a:	e7fe      	b.n	800077a <HardFault_Handler+0x4>

0800077c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000780:	46c0      	nop			; (mov r8, r8)
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}

08000786 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000786:	b580      	push	{r7, lr}
 8000788:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800078a:	46c0      	nop			; (mov r8, r8)
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}

08000790 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000794:	f000 f886 	bl	80008a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000798:	46c0      	nop			; (mov r8, r8)
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}

0800079e <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800079e:	b580      	push	{r7, lr}
 80007a0:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007a2:	46c0      	nop			; (mov r8, r8)
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}

080007a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 80007a8:	480d      	ldr	r0, [pc, #52]	; (80007e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80007aa:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007ac:	480d      	ldr	r0, [pc, #52]	; (80007e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80007ae:	490e      	ldr	r1, [pc, #56]	; (80007e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80007b0:	4a0e      	ldr	r2, [pc, #56]	; (80007ec <LoopForever+0xe>)
  movs r3, #0
 80007b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007b4:	e002      	b.n	80007bc <LoopCopyDataInit>

080007b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007ba:	3304      	adds	r3, #4

080007bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007c0:	d3f9      	bcc.n	80007b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007c2:	4a0b      	ldr	r2, [pc, #44]	; (80007f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007c4:	4c0b      	ldr	r4, [pc, #44]	; (80007f4 <LoopForever+0x16>)
  movs r3, #0
 80007c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007c8:	e001      	b.n	80007ce <LoopFillZerobss>

080007ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007cc:	3204      	adds	r2, #4

080007ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007d0:	d3fb      	bcc.n	80007ca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80007d2:	f7ff ffe4 	bl	800079e <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80007d6:	f001 fe83 	bl	80024e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80007da:	f7ff fe5f 	bl	800049c <main>

080007de <LoopForever>:

LoopForever:
    b LoopForever
 80007de:	e7fe      	b.n	80007de <LoopForever>
  ldr   r0, =_estack
 80007e0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80007e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007e8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80007ec:	080025cc 	.word	0x080025cc
  ldr r2, =_sbss
 80007f0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80007f4:	200000b0 	.word	0x200000b0

080007f8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80007f8:	e7fe      	b.n	80007f8 <ADC1_COMP_IRQHandler>
	...

080007fc <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b082      	sub	sp, #8
 8000800:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000802:	1dfb      	adds	r3, r7, #7
 8000804:	2200      	movs	r2, #0
 8000806:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000808:	4b0b      	ldr	r3, [pc, #44]	; (8000838 <HAL_Init+0x3c>)
 800080a:	681a      	ldr	r2, [r3, #0]
 800080c:	4b0a      	ldr	r3, [pc, #40]	; (8000838 <HAL_Init+0x3c>)
 800080e:	2140      	movs	r1, #64	; 0x40
 8000810:	430a      	orrs	r2, r1
 8000812:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000814:	2000      	movs	r0, #0
 8000816:	f000 f811 	bl	800083c <HAL_InitTick>
 800081a:	1e03      	subs	r3, r0, #0
 800081c:	d003      	beq.n	8000826 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800081e:	1dfb      	adds	r3, r7, #7
 8000820:	2201      	movs	r2, #1
 8000822:	701a      	strb	r2, [r3, #0]
 8000824:	e001      	b.n	800082a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000826:	f7ff ff4b 	bl	80006c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800082a:	1dfb      	adds	r3, r7, #7
 800082c:	781b      	ldrb	r3, [r3, #0]
}
 800082e:	0018      	movs	r0, r3
 8000830:	46bd      	mov	sp, r7
 8000832:	b002      	add	sp, #8
 8000834:	bd80      	pop	{r7, pc}
 8000836:	46c0      	nop			; (mov r8, r8)
 8000838:	40022000 	.word	0x40022000

0800083c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800083c:	b590      	push	{r4, r7, lr}
 800083e:	b083      	sub	sp, #12
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000844:	4b14      	ldr	r3, [pc, #80]	; (8000898 <HAL_InitTick+0x5c>)
 8000846:	681c      	ldr	r4, [r3, #0]
 8000848:	4b14      	ldr	r3, [pc, #80]	; (800089c <HAL_InitTick+0x60>)
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	0019      	movs	r1, r3
 800084e:	23fa      	movs	r3, #250	; 0xfa
 8000850:	0098      	lsls	r0, r3, #2
 8000852:	f7ff fc59 	bl	8000108 <__udivsi3>
 8000856:	0003      	movs	r3, r0
 8000858:	0019      	movs	r1, r3
 800085a:	0020      	movs	r0, r4
 800085c:	f7ff fc54 	bl	8000108 <__udivsi3>
 8000860:	0003      	movs	r3, r0
 8000862:	0018      	movs	r0, r3
 8000864:	f000 f8e1 	bl	8000a2a <HAL_SYSTICK_Config>
 8000868:	1e03      	subs	r3, r0, #0
 800086a:	d001      	beq.n	8000870 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800086c:	2301      	movs	r3, #1
 800086e:	e00f      	b.n	8000890 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	2b03      	cmp	r3, #3
 8000874:	d80b      	bhi.n	800088e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000876:	6879      	ldr	r1, [r7, #4]
 8000878:	2301      	movs	r3, #1
 800087a:	425b      	negs	r3, r3
 800087c:	2200      	movs	r2, #0
 800087e:	0018      	movs	r0, r3
 8000880:	f000 f8be 	bl	8000a00 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000884:	4b06      	ldr	r3, [pc, #24]	; (80008a0 <HAL_InitTick+0x64>)
 8000886:	687a      	ldr	r2, [r7, #4]
 8000888:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800088a:	2300      	movs	r3, #0
 800088c:	e000      	b.n	8000890 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800088e:	2301      	movs	r3, #1
}
 8000890:	0018      	movs	r0, r3
 8000892:	46bd      	mov	sp, r7
 8000894:	b003      	add	sp, #12
 8000896:	bd90      	pop	{r4, r7, pc}
 8000898:	20000000 	.word	0x20000000
 800089c:	20000008 	.word	0x20000008
 80008a0:	20000004 	.word	0x20000004

080008a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008a8:	4b05      	ldr	r3, [pc, #20]	; (80008c0 <HAL_IncTick+0x1c>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	001a      	movs	r2, r3
 80008ae:	4b05      	ldr	r3, [pc, #20]	; (80008c4 <HAL_IncTick+0x20>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	18d2      	adds	r2, r2, r3
 80008b4:	4b03      	ldr	r3, [pc, #12]	; (80008c4 <HAL_IncTick+0x20>)
 80008b6:	601a      	str	r2, [r3, #0]
}
 80008b8:	46c0      	nop			; (mov r8, r8)
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	46c0      	nop			; (mov r8, r8)
 80008c0:	20000008 	.word	0x20000008
 80008c4:	200000ac 	.word	0x200000ac

080008c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  return uwTick;
 80008cc:	4b02      	ldr	r3, [pc, #8]	; (80008d8 <HAL_GetTick+0x10>)
 80008ce:	681b      	ldr	r3, [r3, #0]
}
 80008d0:	0018      	movs	r0, r3
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	46c0      	nop			; (mov r8, r8)
 80008d8:	200000ac 	.word	0x200000ac

080008dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008dc:	b590      	push	{r4, r7, lr}
 80008de:	b083      	sub	sp, #12
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	0002      	movs	r2, r0
 80008e4:	6039      	str	r1, [r7, #0]
 80008e6:	1dfb      	adds	r3, r7, #7
 80008e8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008ea:	1dfb      	adds	r3, r7, #7
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	2b7f      	cmp	r3, #127	; 0x7f
 80008f0:	d828      	bhi.n	8000944 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008f2:	4a2f      	ldr	r2, [pc, #188]	; (80009b0 <__NVIC_SetPriority+0xd4>)
 80008f4:	1dfb      	adds	r3, r7, #7
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	b25b      	sxtb	r3, r3
 80008fa:	089b      	lsrs	r3, r3, #2
 80008fc:	33c0      	adds	r3, #192	; 0xc0
 80008fe:	009b      	lsls	r3, r3, #2
 8000900:	589b      	ldr	r3, [r3, r2]
 8000902:	1dfa      	adds	r2, r7, #7
 8000904:	7812      	ldrb	r2, [r2, #0]
 8000906:	0011      	movs	r1, r2
 8000908:	2203      	movs	r2, #3
 800090a:	400a      	ands	r2, r1
 800090c:	00d2      	lsls	r2, r2, #3
 800090e:	21ff      	movs	r1, #255	; 0xff
 8000910:	4091      	lsls	r1, r2
 8000912:	000a      	movs	r2, r1
 8000914:	43d2      	mvns	r2, r2
 8000916:	401a      	ands	r2, r3
 8000918:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	019b      	lsls	r3, r3, #6
 800091e:	22ff      	movs	r2, #255	; 0xff
 8000920:	401a      	ands	r2, r3
 8000922:	1dfb      	adds	r3, r7, #7
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	0018      	movs	r0, r3
 8000928:	2303      	movs	r3, #3
 800092a:	4003      	ands	r3, r0
 800092c:	00db      	lsls	r3, r3, #3
 800092e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000930:	481f      	ldr	r0, [pc, #124]	; (80009b0 <__NVIC_SetPriority+0xd4>)
 8000932:	1dfb      	adds	r3, r7, #7
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	b25b      	sxtb	r3, r3
 8000938:	089b      	lsrs	r3, r3, #2
 800093a:	430a      	orrs	r2, r1
 800093c:	33c0      	adds	r3, #192	; 0xc0
 800093e:	009b      	lsls	r3, r3, #2
 8000940:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000942:	e031      	b.n	80009a8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000944:	4a1b      	ldr	r2, [pc, #108]	; (80009b4 <__NVIC_SetPriority+0xd8>)
 8000946:	1dfb      	adds	r3, r7, #7
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	0019      	movs	r1, r3
 800094c:	230f      	movs	r3, #15
 800094e:	400b      	ands	r3, r1
 8000950:	3b08      	subs	r3, #8
 8000952:	089b      	lsrs	r3, r3, #2
 8000954:	3306      	adds	r3, #6
 8000956:	009b      	lsls	r3, r3, #2
 8000958:	18d3      	adds	r3, r2, r3
 800095a:	3304      	adds	r3, #4
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	1dfa      	adds	r2, r7, #7
 8000960:	7812      	ldrb	r2, [r2, #0]
 8000962:	0011      	movs	r1, r2
 8000964:	2203      	movs	r2, #3
 8000966:	400a      	ands	r2, r1
 8000968:	00d2      	lsls	r2, r2, #3
 800096a:	21ff      	movs	r1, #255	; 0xff
 800096c:	4091      	lsls	r1, r2
 800096e:	000a      	movs	r2, r1
 8000970:	43d2      	mvns	r2, r2
 8000972:	401a      	ands	r2, r3
 8000974:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	019b      	lsls	r3, r3, #6
 800097a:	22ff      	movs	r2, #255	; 0xff
 800097c:	401a      	ands	r2, r3
 800097e:	1dfb      	adds	r3, r7, #7
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	0018      	movs	r0, r3
 8000984:	2303      	movs	r3, #3
 8000986:	4003      	ands	r3, r0
 8000988:	00db      	lsls	r3, r3, #3
 800098a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800098c:	4809      	ldr	r0, [pc, #36]	; (80009b4 <__NVIC_SetPriority+0xd8>)
 800098e:	1dfb      	adds	r3, r7, #7
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	001c      	movs	r4, r3
 8000994:	230f      	movs	r3, #15
 8000996:	4023      	ands	r3, r4
 8000998:	3b08      	subs	r3, #8
 800099a:	089b      	lsrs	r3, r3, #2
 800099c:	430a      	orrs	r2, r1
 800099e:	3306      	adds	r3, #6
 80009a0:	009b      	lsls	r3, r3, #2
 80009a2:	18c3      	adds	r3, r0, r3
 80009a4:	3304      	adds	r3, #4
 80009a6:	601a      	str	r2, [r3, #0]
}
 80009a8:	46c0      	nop			; (mov r8, r8)
 80009aa:	46bd      	mov	sp, r7
 80009ac:	b003      	add	sp, #12
 80009ae:	bd90      	pop	{r4, r7, pc}
 80009b0:	e000e100 	.word	0xe000e100
 80009b4:	e000ed00 	.word	0xe000ed00

080009b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	1e5a      	subs	r2, r3, #1
 80009c4:	2380      	movs	r3, #128	; 0x80
 80009c6:	045b      	lsls	r3, r3, #17
 80009c8:	429a      	cmp	r2, r3
 80009ca:	d301      	bcc.n	80009d0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009cc:	2301      	movs	r3, #1
 80009ce:	e010      	b.n	80009f2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009d0:	4b0a      	ldr	r3, [pc, #40]	; (80009fc <SysTick_Config+0x44>)
 80009d2:	687a      	ldr	r2, [r7, #4]
 80009d4:	3a01      	subs	r2, #1
 80009d6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009d8:	2301      	movs	r3, #1
 80009da:	425b      	negs	r3, r3
 80009dc:	2103      	movs	r1, #3
 80009de:	0018      	movs	r0, r3
 80009e0:	f7ff ff7c 	bl	80008dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009e4:	4b05      	ldr	r3, [pc, #20]	; (80009fc <SysTick_Config+0x44>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ea:	4b04      	ldr	r3, [pc, #16]	; (80009fc <SysTick_Config+0x44>)
 80009ec:	2207      	movs	r2, #7
 80009ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009f0:	2300      	movs	r3, #0
}
 80009f2:	0018      	movs	r0, r3
 80009f4:	46bd      	mov	sp, r7
 80009f6:	b002      	add	sp, #8
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	46c0      	nop			; (mov r8, r8)
 80009fc:	e000e010 	.word	0xe000e010

08000a00 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b084      	sub	sp, #16
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	60b9      	str	r1, [r7, #8]
 8000a08:	607a      	str	r2, [r7, #4]
 8000a0a:	210f      	movs	r1, #15
 8000a0c:	187b      	adds	r3, r7, r1
 8000a0e:	1c02      	adds	r2, r0, #0
 8000a10:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000a12:	68ba      	ldr	r2, [r7, #8]
 8000a14:	187b      	adds	r3, r7, r1
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	b25b      	sxtb	r3, r3
 8000a1a:	0011      	movs	r1, r2
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	f7ff ff5d 	bl	80008dc <__NVIC_SetPriority>
}
 8000a22:	46c0      	nop			; (mov r8, r8)
 8000a24:	46bd      	mov	sp, r7
 8000a26:	b004      	add	sp, #16
 8000a28:	bd80      	pop	{r7, pc}

08000a2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a2a:	b580      	push	{r7, lr}
 8000a2c:	b082      	sub	sp, #8
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	0018      	movs	r0, r3
 8000a36:	f7ff ffbf 	bl	80009b8 <SysTick_Config>
 8000a3a:	0003      	movs	r3, r0
}
 8000a3c:	0018      	movs	r0, r3
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	b002      	add	sp, #8
 8000a42:	bd80      	pop	{r7, pc}

08000a44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b086      	sub	sp, #24
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
 8000a4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000a52:	2300      	movs	r3, #0
 8000a54:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000a56:	2300      	movs	r3, #0
 8000a58:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000a5a:	e14f      	b.n	8000cfc <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	2101      	movs	r1, #1
 8000a62:	697a      	ldr	r2, [r7, #20]
 8000a64:	4091      	lsls	r1, r2
 8000a66:	000a      	movs	r2, r1
 8000a68:	4013      	ands	r3, r2
 8000a6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d100      	bne.n	8000a74 <HAL_GPIO_Init+0x30>
 8000a72:	e140      	b.n	8000cf6 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	2b01      	cmp	r3, #1
 8000a7a:	d00b      	beq.n	8000a94 <HAL_GPIO_Init+0x50>
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	685b      	ldr	r3, [r3, #4]
 8000a80:	2b02      	cmp	r3, #2
 8000a82:	d007      	beq.n	8000a94 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a88:	2b11      	cmp	r3, #17
 8000a8a:	d003      	beq.n	8000a94 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	685b      	ldr	r3, [r3, #4]
 8000a90:	2b12      	cmp	r3, #18
 8000a92:	d130      	bne.n	8000af6 <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	689b      	ldr	r3, [r3, #8]
 8000a98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000a9a:	697b      	ldr	r3, [r7, #20]
 8000a9c:	005b      	lsls	r3, r3, #1
 8000a9e:	2203      	movs	r2, #3
 8000aa0:	409a      	lsls	r2, r3
 8000aa2:	0013      	movs	r3, r2
 8000aa4:	43da      	mvns	r2, r3
 8000aa6:	693b      	ldr	r3, [r7, #16]
 8000aa8:	4013      	ands	r3, r2
 8000aaa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	68da      	ldr	r2, [r3, #12]
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	005b      	lsls	r3, r3, #1
 8000ab4:	409a      	lsls	r2, r3
 8000ab6:	0013      	movs	r3, r2
 8000ab8:	693a      	ldr	r2, [r7, #16]
 8000aba:	4313      	orrs	r3, r2
 8000abc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	693a      	ldr	r2, [r7, #16]
 8000ac2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000aca:	2201      	movs	r2, #1
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	409a      	lsls	r2, r3
 8000ad0:	0013      	movs	r3, r2
 8000ad2:	43da      	mvns	r2, r3
 8000ad4:	693b      	ldr	r3, [r7, #16]
 8000ad6:	4013      	ands	r3, r2
 8000ad8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	685b      	ldr	r3, [r3, #4]
 8000ade:	091b      	lsrs	r3, r3, #4
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	401a      	ands	r2, r3
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	409a      	lsls	r2, r3
 8000ae8:	0013      	movs	r3, r2
 8000aea:	693a      	ldr	r2, [r7, #16]
 8000aec:	4313      	orrs	r3, r2
 8000aee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	693a      	ldr	r2, [r7, #16]
 8000af4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	68db      	ldr	r3, [r3, #12]
 8000afa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	005b      	lsls	r3, r3, #1
 8000b00:	2203      	movs	r2, #3
 8000b02:	409a      	lsls	r2, r3
 8000b04:	0013      	movs	r3, r2
 8000b06:	43da      	mvns	r2, r3
 8000b08:	693b      	ldr	r3, [r7, #16]
 8000b0a:	4013      	ands	r3, r2
 8000b0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	689a      	ldr	r2, [r3, #8]
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	005b      	lsls	r3, r3, #1
 8000b16:	409a      	lsls	r2, r3
 8000b18:	0013      	movs	r3, r2
 8000b1a:	693a      	ldr	r2, [r7, #16]
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	685b      	ldr	r3, [r3, #4]
 8000b2a:	2b02      	cmp	r3, #2
 8000b2c:	d003      	beq.n	8000b36 <HAL_GPIO_Init+0xf2>
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	685b      	ldr	r3, [r3, #4]
 8000b32:	2b12      	cmp	r3, #18
 8000b34:	d123      	bne.n	8000b7e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000b36:	697b      	ldr	r3, [r7, #20]
 8000b38:	08da      	lsrs	r2, r3, #3
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	3208      	adds	r2, #8
 8000b3e:	0092      	lsls	r2, r2, #2
 8000b40:	58d3      	ldr	r3, [r2, r3]
 8000b42:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000b44:	697b      	ldr	r3, [r7, #20]
 8000b46:	2207      	movs	r2, #7
 8000b48:	4013      	ands	r3, r2
 8000b4a:	009b      	lsls	r3, r3, #2
 8000b4c:	220f      	movs	r2, #15
 8000b4e:	409a      	lsls	r2, r3
 8000b50:	0013      	movs	r3, r2
 8000b52:	43da      	mvns	r2, r3
 8000b54:	693b      	ldr	r3, [r7, #16]
 8000b56:	4013      	ands	r3, r2
 8000b58:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	691a      	ldr	r2, [r3, #16]
 8000b5e:	697b      	ldr	r3, [r7, #20]
 8000b60:	2107      	movs	r1, #7
 8000b62:	400b      	ands	r3, r1
 8000b64:	009b      	lsls	r3, r3, #2
 8000b66:	409a      	lsls	r2, r3
 8000b68:	0013      	movs	r3, r2
 8000b6a:	693a      	ldr	r2, [r7, #16]
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	08da      	lsrs	r2, r3, #3
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	3208      	adds	r2, #8
 8000b78:	0092      	lsls	r2, r2, #2
 8000b7a:	6939      	ldr	r1, [r7, #16]
 8000b7c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	005b      	lsls	r3, r3, #1
 8000b88:	2203      	movs	r2, #3
 8000b8a:	409a      	lsls	r2, r3
 8000b8c:	0013      	movs	r3, r2
 8000b8e:	43da      	mvns	r2, r3
 8000b90:	693b      	ldr	r3, [r7, #16]
 8000b92:	4013      	ands	r3, r2
 8000b94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	685b      	ldr	r3, [r3, #4]
 8000b9a:	2203      	movs	r2, #3
 8000b9c:	401a      	ands	r2, r3
 8000b9e:	697b      	ldr	r3, [r7, #20]
 8000ba0:	005b      	lsls	r3, r3, #1
 8000ba2:	409a      	lsls	r2, r3
 8000ba4:	0013      	movs	r3, r2
 8000ba6:	693a      	ldr	r2, [r7, #16]
 8000ba8:	4313      	orrs	r3, r2
 8000baa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	693a      	ldr	r2, [r7, #16]
 8000bb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	685a      	ldr	r2, [r3, #4]
 8000bb6:	2380      	movs	r3, #128	; 0x80
 8000bb8:	055b      	lsls	r3, r3, #21
 8000bba:	4013      	ands	r3, r2
 8000bbc:	d100      	bne.n	8000bc0 <HAL_GPIO_Init+0x17c>
 8000bbe:	e09a      	b.n	8000cf6 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bc0:	4b54      	ldr	r3, [pc, #336]	; (8000d14 <HAL_GPIO_Init+0x2d0>)
 8000bc2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bc4:	4b53      	ldr	r3, [pc, #332]	; (8000d14 <HAL_GPIO_Init+0x2d0>)
 8000bc6:	2101      	movs	r1, #1
 8000bc8:	430a      	orrs	r2, r1
 8000bca:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000bcc:	4a52      	ldr	r2, [pc, #328]	; (8000d18 <HAL_GPIO_Init+0x2d4>)
 8000bce:	697b      	ldr	r3, [r7, #20]
 8000bd0:	089b      	lsrs	r3, r3, #2
 8000bd2:	3302      	adds	r3, #2
 8000bd4:	009b      	lsls	r3, r3, #2
 8000bd6:	589b      	ldr	r3, [r3, r2]
 8000bd8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	2203      	movs	r2, #3
 8000bde:	4013      	ands	r3, r2
 8000be0:	009b      	lsls	r3, r3, #2
 8000be2:	220f      	movs	r2, #15
 8000be4:	409a      	lsls	r2, r3
 8000be6:	0013      	movs	r3, r2
 8000be8:	43da      	mvns	r2, r3
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	4013      	ands	r3, r2
 8000bee:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000bf0:	687a      	ldr	r2, [r7, #4]
 8000bf2:	23a0      	movs	r3, #160	; 0xa0
 8000bf4:	05db      	lsls	r3, r3, #23
 8000bf6:	429a      	cmp	r2, r3
 8000bf8:	d019      	beq.n	8000c2e <HAL_GPIO_Init+0x1ea>
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	4a47      	ldr	r2, [pc, #284]	; (8000d1c <HAL_GPIO_Init+0x2d8>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d013      	beq.n	8000c2a <HAL_GPIO_Init+0x1e6>
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	4a46      	ldr	r2, [pc, #280]	; (8000d20 <HAL_GPIO_Init+0x2dc>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d00d      	beq.n	8000c26 <HAL_GPIO_Init+0x1e2>
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	4a45      	ldr	r2, [pc, #276]	; (8000d24 <HAL_GPIO_Init+0x2e0>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d007      	beq.n	8000c22 <HAL_GPIO_Init+0x1de>
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	4a44      	ldr	r2, [pc, #272]	; (8000d28 <HAL_GPIO_Init+0x2e4>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d101      	bne.n	8000c1e <HAL_GPIO_Init+0x1da>
 8000c1a:	2305      	movs	r3, #5
 8000c1c:	e008      	b.n	8000c30 <HAL_GPIO_Init+0x1ec>
 8000c1e:	2306      	movs	r3, #6
 8000c20:	e006      	b.n	8000c30 <HAL_GPIO_Init+0x1ec>
 8000c22:	2303      	movs	r3, #3
 8000c24:	e004      	b.n	8000c30 <HAL_GPIO_Init+0x1ec>
 8000c26:	2302      	movs	r3, #2
 8000c28:	e002      	b.n	8000c30 <HAL_GPIO_Init+0x1ec>
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	e000      	b.n	8000c30 <HAL_GPIO_Init+0x1ec>
 8000c2e:	2300      	movs	r3, #0
 8000c30:	697a      	ldr	r2, [r7, #20]
 8000c32:	2103      	movs	r1, #3
 8000c34:	400a      	ands	r2, r1
 8000c36:	0092      	lsls	r2, r2, #2
 8000c38:	4093      	lsls	r3, r2
 8000c3a:	693a      	ldr	r2, [r7, #16]
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000c40:	4935      	ldr	r1, [pc, #212]	; (8000d18 <HAL_GPIO_Init+0x2d4>)
 8000c42:	697b      	ldr	r3, [r7, #20]
 8000c44:	089b      	lsrs	r3, r3, #2
 8000c46:	3302      	adds	r3, #2
 8000c48:	009b      	lsls	r3, r3, #2
 8000c4a:	693a      	ldr	r2, [r7, #16]
 8000c4c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c4e:	4b37      	ldr	r3, [pc, #220]	; (8000d2c <HAL_GPIO_Init+0x2e8>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	43da      	mvns	r2, r3
 8000c58:	693b      	ldr	r3, [r7, #16]
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	685a      	ldr	r2, [r3, #4]
 8000c62:	2380      	movs	r3, #128	; 0x80
 8000c64:	025b      	lsls	r3, r3, #9
 8000c66:	4013      	ands	r3, r2
 8000c68:	d003      	beq.n	8000c72 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8000c6a:	693a      	ldr	r2, [r7, #16]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	4313      	orrs	r3, r2
 8000c70:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c72:	4b2e      	ldr	r3, [pc, #184]	; (8000d2c <HAL_GPIO_Init+0x2e8>)
 8000c74:	693a      	ldr	r2, [r7, #16]
 8000c76:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000c78:	4b2c      	ldr	r3, [pc, #176]	; (8000d2c <HAL_GPIO_Init+0x2e8>)
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	43da      	mvns	r2, r3
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	4013      	ands	r3, r2
 8000c86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	685a      	ldr	r2, [r3, #4]
 8000c8c:	2380      	movs	r3, #128	; 0x80
 8000c8e:	029b      	lsls	r3, r3, #10
 8000c90:	4013      	ands	r3, r2
 8000c92:	d003      	beq.n	8000c9c <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8000c94:	693a      	ldr	r2, [r7, #16]
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c9c:	4b23      	ldr	r3, [pc, #140]	; (8000d2c <HAL_GPIO_Init+0x2e8>)
 8000c9e:	693a      	ldr	r2, [r7, #16]
 8000ca0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ca2:	4b22      	ldr	r3, [pc, #136]	; (8000d2c <HAL_GPIO_Init+0x2e8>)
 8000ca4:	689b      	ldr	r3, [r3, #8]
 8000ca6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	43da      	mvns	r2, r3
 8000cac:	693b      	ldr	r3, [r7, #16]
 8000cae:	4013      	ands	r3, r2
 8000cb0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	685a      	ldr	r2, [r3, #4]
 8000cb6:	2380      	movs	r3, #128	; 0x80
 8000cb8:	035b      	lsls	r3, r3, #13
 8000cba:	4013      	ands	r3, r2
 8000cbc:	d003      	beq.n	8000cc6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000cbe:	693a      	ldr	r2, [r7, #16]
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	4313      	orrs	r3, r2
 8000cc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000cc6:	4b19      	ldr	r3, [pc, #100]	; (8000d2c <HAL_GPIO_Init+0x2e8>)
 8000cc8:	693a      	ldr	r2, [r7, #16]
 8000cca:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000ccc:	4b17      	ldr	r3, [pc, #92]	; (8000d2c <HAL_GPIO_Init+0x2e8>)
 8000cce:	68db      	ldr	r3, [r3, #12]
 8000cd0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	43da      	mvns	r2, r3
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	4013      	ands	r3, r2
 8000cda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	685a      	ldr	r2, [r3, #4]
 8000ce0:	2380      	movs	r3, #128	; 0x80
 8000ce2:	039b      	lsls	r3, r3, #14
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	d003      	beq.n	8000cf0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000ce8:	693a      	ldr	r2, [r7, #16]
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	4313      	orrs	r3, r2
 8000cee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000cf0:	4b0e      	ldr	r3, [pc, #56]	; (8000d2c <HAL_GPIO_Init+0x2e8>)
 8000cf2:	693a      	ldr	r2, [r7, #16]
 8000cf4:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8000cf6:	697b      	ldr	r3, [r7, #20]
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	681a      	ldr	r2, [r3, #0]
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	40da      	lsrs	r2, r3
 8000d04:	1e13      	subs	r3, r2, #0
 8000d06:	d000      	beq.n	8000d0a <HAL_GPIO_Init+0x2c6>
 8000d08:	e6a8      	b.n	8000a5c <HAL_GPIO_Init+0x18>
  }
}
 8000d0a:	46c0      	nop			; (mov r8, r8)
 8000d0c:	46c0      	nop			; (mov r8, r8)
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	b006      	add	sp, #24
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	40021000 	.word	0x40021000
 8000d18:	40010000 	.word	0x40010000
 8000d1c:	50000400 	.word	0x50000400
 8000d20:	50000800 	.word	0x50000800
 8000d24:	50000c00 	.word	0x50000c00
 8000d28:	50001c00 	.word	0x50001c00
 8000d2c:	40010400 	.word	0x40010400

08000d30 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
 8000d38:	0008      	movs	r0, r1
 8000d3a:	0011      	movs	r1, r2
 8000d3c:	1cbb      	adds	r3, r7, #2
 8000d3e:	1c02      	adds	r2, r0, #0
 8000d40:	801a      	strh	r2, [r3, #0]
 8000d42:	1c7b      	adds	r3, r7, #1
 8000d44:	1c0a      	adds	r2, r1, #0
 8000d46:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d48:	1c7b      	adds	r3, r7, #1
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d004      	beq.n	8000d5a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d50:	1cbb      	adds	r3, r7, #2
 8000d52:	881a      	ldrh	r2, [r3, #0]
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8000d58:	e003      	b.n	8000d62 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8000d5a:	1cbb      	adds	r3, r7, #2
 8000d5c:	881a      	ldrh	r2, [r3, #0]
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000d62:	46c0      	nop			; (mov r8, r8)
 8000d64:	46bd      	mov	sp, r7
 8000d66:	b002      	add	sp, #8
 8000d68:	bd80      	pop	{r7, pc}
	...

08000d6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d6c:	b5b0      	push	{r4, r5, r7, lr}
 8000d6e:	b08a      	sub	sp, #40	; 0x28
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d102      	bne.n	8000d80 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	f000 fbaf 	bl	80014de <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000d80:	4bcf      	ldr	r3, [pc, #828]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000d82:	68db      	ldr	r3, [r3, #12]
 8000d84:	220c      	movs	r2, #12
 8000d86:	4013      	ands	r3, r2
 8000d88:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000d8a:	4bcd      	ldr	r3, [pc, #820]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000d8c:	68da      	ldr	r2, [r3, #12]
 8000d8e:	2380      	movs	r3, #128	; 0x80
 8000d90:	025b      	lsls	r3, r3, #9
 8000d92:	4013      	ands	r3, r2
 8000d94:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	d100      	bne.n	8000da2 <HAL_RCC_OscConfig+0x36>
 8000da0:	e07e      	b.n	8000ea0 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000da2:	6a3b      	ldr	r3, [r7, #32]
 8000da4:	2b08      	cmp	r3, #8
 8000da6:	d007      	beq.n	8000db8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000da8:	6a3b      	ldr	r3, [r7, #32]
 8000daa:	2b0c      	cmp	r3, #12
 8000dac:	d112      	bne.n	8000dd4 <HAL_RCC_OscConfig+0x68>
 8000dae:	69fa      	ldr	r2, [r7, #28]
 8000db0:	2380      	movs	r3, #128	; 0x80
 8000db2:	025b      	lsls	r3, r3, #9
 8000db4:	429a      	cmp	r2, r3
 8000db6:	d10d      	bne.n	8000dd4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000db8:	4bc1      	ldr	r3, [pc, #772]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000dba:	681a      	ldr	r2, [r3, #0]
 8000dbc:	2380      	movs	r3, #128	; 0x80
 8000dbe:	029b      	lsls	r3, r3, #10
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	d100      	bne.n	8000dc6 <HAL_RCC_OscConfig+0x5a>
 8000dc4:	e06b      	b.n	8000e9e <HAL_RCC_OscConfig+0x132>
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d167      	bne.n	8000e9e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	f000 fb85 	bl	80014de <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	685a      	ldr	r2, [r3, #4]
 8000dd8:	2380      	movs	r3, #128	; 0x80
 8000dda:	025b      	lsls	r3, r3, #9
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	d107      	bne.n	8000df0 <HAL_RCC_OscConfig+0x84>
 8000de0:	4bb7      	ldr	r3, [pc, #732]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	4bb6      	ldr	r3, [pc, #728]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000de6:	2180      	movs	r1, #128	; 0x80
 8000de8:	0249      	lsls	r1, r1, #9
 8000dea:	430a      	orrs	r2, r1
 8000dec:	601a      	str	r2, [r3, #0]
 8000dee:	e027      	b.n	8000e40 <HAL_RCC_OscConfig+0xd4>
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	685a      	ldr	r2, [r3, #4]
 8000df4:	23a0      	movs	r3, #160	; 0xa0
 8000df6:	02db      	lsls	r3, r3, #11
 8000df8:	429a      	cmp	r2, r3
 8000dfa:	d10e      	bne.n	8000e1a <HAL_RCC_OscConfig+0xae>
 8000dfc:	4bb0      	ldr	r3, [pc, #704]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000dfe:	681a      	ldr	r2, [r3, #0]
 8000e00:	4baf      	ldr	r3, [pc, #700]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000e02:	2180      	movs	r1, #128	; 0x80
 8000e04:	02c9      	lsls	r1, r1, #11
 8000e06:	430a      	orrs	r2, r1
 8000e08:	601a      	str	r2, [r3, #0]
 8000e0a:	4bad      	ldr	r3, [pc, #692]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000e0c:	681a      	ldr	r2, [r3, #0]
 8000e0e:	4bac      	ldr	r3, [pc, #688]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000e10:	2180      	movs	r1, #128	; 0x80
 8000e12:	0249      	lsls	r1, r1, #9
 8000e14:	430a      	orrs	r2, r1
 8000e16:	601a      	str	r2, [r3, #0]
 8000e18:	e012      	b.n	8000e40 <HAL_RCC_OscConfig+0xd4>
 8000e1a:	4ba9      	ldr	r3, [pc, #676]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000e1c:	681a      	ldr	r2, [r3, #0]
 8000e1e:	4ba8      	ldr	r3, [pc, #672]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000e20:	49a8      	ldr	r1, [pc, #672]	; (80010c4 <HAL_RCC_OscConfig+0x358>)
 8000e22:	400a      	ands	r2, r1
 8000e24:	601a      	str	r2, [r3, #0]
 8000e26:	4ba6      	ldr	r3, [pc, #664]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000e28:	681a      	ldr	r2, [r3, #0]
 8000e2a:	2380      	movs	r3, #128	; 0x80
 8000e2c:	025b      	lsls	r3, r3, #9
 8000e2e:	4013      	ands	r3, r2
 8000e30:	60fb      	str	r3, [r7, #12]
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	4ba2      	ldr	r3, [pc, #648]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	4ba1      	ldr	r3, [pc, #644]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000e3a:	49a3      	ldr	r1, [pc, #652]	; (80010c8 <HAL_RCC_OscConfig+0x35c>)
 8000e3c:	400a      	ands	r2, r1
 8000e3e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d015      	beq.n	8000e74 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e48:	f7ff fd3e 	bl	80008c8 <HAL_GetTick>
 8000e4c:	0003      	movs	r3, r0
 8000e4e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000e50:	e009      	b.n	8000e66 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e52:	f7ff fd39 	bl	80008c8 <HAL_GetTick>
 8000e56:	0002      	movs	r2, r0
 8000e58:	69bb      	ldr	r3, [r7, #24]
 8000e5a:	1ad3      	subs	r3, r2, r3
 8000e5c:	2b64      	cmp	r3, #100	; 0x64
 8000e5e:	d902      	bls.n	8000e66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000e60:	2303      	movs	r3, #3
 8000e62:	f000 fb3c 	bl	80014de <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000e66:	4b96      	ldr	r3, [pc, #600]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000e68:	681a      	ldr	r2, [r3, #0]
 8000e6a:	2380      	movs	r3, #128	; 0x80
 8000e6c:	029b      	lsls	r3, r3, #10
 8000e6e:	4013      	ands	r3, r2
 8000e70:	d0ef      	beq.n	8000e52 <HAL_RCC_OscConfig+0xe6>
 8000e72:	e015      	b.n	8000ea0 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e74:	f7ff fd28 	bl	80008c8 <HAL_GetTick>
 8000e78:	0003      	movs	r3, r0
 8000e7a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000e7c:	e008      	b.n	8000e90 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e7e:	f7ff fd23 	bl	80008c8 <HAL_GetTick>
 8000e82:	0002      	movs	r2, r0
 8000e84:	69bb      	ldr	r3, [r7, #24]
 8000e86:	1ad3      	subs	r3, r2, r3
 8000e88:	2b64      	cmp	r3, #100	; 0x64
 8000e8a:	d901      	bls.n	8000e90 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8000e8c:	2303      	movs	r3, #3
 8000e8e:	e326      	b.n	80014de <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000e90:	4b8b      	ldr	r3, [pc, #556]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	2380      	movs	r3, #128	; 0x80
 8000e96:	029b      	lsls	r3, r3, #10
 8000e98:	4013      	ands	r3, r2
 8000e9a:	d1f0      	bne.n	8000e7e <HAL_RCC_OscConfig+0x112>
 8000e9c:	e000      	b.n	8000ea0 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e9e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	2202      	movs	r2, #2
 8000ea6:	4013      	ands	r3, r2
 8000ea8:	d100      	bne.n	8000eac <HAL_RCC_OscConfig+0x140>
 8000eaa:	e08b      	b.n	8000fc4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000eb2:	6a3b      	ldr	r3, [r7, #32]
 8000eb4:	2b04      	cmp	r3, #4
 8000eb6:	d005      	beq.n	8000ec4 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000eb8:	6a3b      	ldr	r3, [r7, #32]
 8000eba:	2b0c      	cmp	r3, #12
 8000ebc:	d13e      	bne.n	8000f3c <HAL_RCC_OscConfig+0x1d0>
 8000ebe:	69fb      	ldr	r3, [r7, #28]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d13b      	bne.n	8000f3c <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8000ec4:	4b7e      	ldr	r3, [pc, #504]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	2204      	movs	r2, #4
 8000eca:	4013      	ands	r3, r2
 8000ecc:	d004      	beq.n	8000ed8 <HAL_RCC_OscConfig+0x16c>
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d101      	bne.n	8000ed8 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	e302      	b.n	80014de <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ed8:	4b79      	ldr	r3, [pc, #484]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	4a7b      	ldr	r2, [pc, #492]	; (80010cc <HAL_RCC_OscConfig+0x360>)
 8000ede:	4013      	ands	r3, r2
 8000ee0:	0019      	movs	r1, r3
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	691b      	ldr	r3, [r3, #16]
 8000ee6:	021a      	lsls	r2, r3, #8
 8000ee8:	4b75      	ldr	r3, [pc, #468]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000eea:	430a      	orrs	r2, r1
 8000eec:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000eee:	4b74      	ldr	r3, [pc, #464]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	2209      	movs	r2, #9
 8000ef4:	4393      	bics	r3, r2
 8000ef6:	0019      	movs	r1, r3
 8000ef8:	4b71      	ldr	r3, [pc, #452]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000efa:	697a      	ldr	r2, [r7, #20]
 8000efc:	430a      	orrs	r2, r1
 8000efe:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000f00:	f000 fc40 	bl	8001784 <HAL_RCC_GetSysClockFreq>
 8000f04:	0001      	movs	r1, r0
 8000f06:	4b6e      	ldr	r3, [pc, #440]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000f08:	68db      	ldr	r3, [r3, #12]
 8000f0a:	091b      	lsrs	r3, r3, #4
 8000f0c:	220f      	movs	r2, #15
 8000f0e:	4013      	ands	r3, r2
 8000f10:	4a6f      	ldr	r2, [pc, #444]	; (80010d0 <HAL_RCC_OscConfig+0x364>)
 8000f12:	5cd3      	ldrb	r3, [r2, r3]
 8000f14:	000a      	movs	r2, r1
 8000f16:	40da      	lsrs	r2, r3
 8000f18:	4b6e      	ldr	r3, [pc, #440]	; (80010d4 <HAL_RCC_OscConfig+0x368>)
 8000f1a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8000f1c:	4b6e      	ldr	r3, [pc, #440]	; (80010d8 <HAL_RCC_OscConfig+0x36c>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	2513      	movs	r5, #19
 8000f22:	197c      	adds	r4, r7, r5
 8000f24:	0018      	movs	r0, r3
 8000f26:	f7ff fc89 	bl	800083c <HAL_InitTick>
 8000f2a:	0003      	movs	r3, r0
 8000f2c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8000f2e:	197b      	adds	r3, r7, r5
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d046      	beq.n	8000fc4 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8000f36:	197b      	adds	r3, r7, r5
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	e2d0      	b.n	80014de <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d027      	beq.n	8000f92 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000f42:	4b5f      	ldr	r3, [pc, #380]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	2209      	movs	r2, #9
 8000f48:	4393      	bics	r3, r2
 8000f4a:	0019      	movs	r1, r3
 8000f4c:	4b5c      	ldr	r3, [pc, #368]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000f4e:	697a      	ldr	r2, [r7, #20]
 8000f50:	430a      	orrs	r2, r1
 8000f52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f54:	f7ff fcb8 	bl	80008c8 <HAL_GetTick>
 8000f58:	0003      	movs	r3, r0
 8000f5a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000f5c:	e008      	b.n	8000f70 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f5e:	f7ff fcb3 	bl	80008c8 <HAL_GetTick>
 8000f62:	0002      	movs	r2, r0
 8000f64:	69bb      	ldr	r3, [r7, #24]
 8000f66:	1ad3      	subs	r3, r2, r3
 8000f68:	2b02      	cmp	r3, #2
 8000f6a:	d901      	bls.n	8000f70 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8000f6c:	2303      	movs	r3, #3
 8000f6e:	e2b6      	b.n	80014de <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000f70:	4b53      	ldr	r3, [pc, #332]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	2204      	movs	r2, #4
 8000f76:	4013      	ands	r3, r2
 8000f78:	d0f1      	beq.n	8000f5e <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f7a:	4b51      	ldr	r3, [pc, #324]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	4a53      	ldr	r2, [pc, #332]	; (80010cc <HAL_RCC_OscConfig+0x360>)
 8000f80:	4013      	ands	r3, r2
 8000f82:	0019      	movs	r1, r3
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	691b      	ldr	r3, [r3, #16]
 8000f88:	021a      	lsls	r2, r3, #8
 8000f8a:	4b4d      	ldr	r3, [pc, #308]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	605a      	str	r2, [r3, #4]
 8000f90:	e018      	b.n	8000fc4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f92:	4b4b      	ldr	r3, [pc, #300]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	4b4a      	ldr	r3, [pc, #296]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000f98:	2101      	movs	r1, #1
 8000f9a:	438a      	bics	r2, r1
 8000f9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f9e:	f7ff fc93 	bl	80008c8 <HAL_GetTick>
 8000fa2:	0003      	movs	r3, r0
 8000fa4:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000fa6:	e008      	b.n	8000fba <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fa8:	f7ff fc8e 	bl	80008c8 <HAL_GetTick>
 8000fac:	0002      	movs	r2, r0
 8000fae:	69bb      	ldr	r3, [r7, #24]
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	2b02      	cmp	r3, #2
 8000fb4:	d901      	bls.n	8000fba <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	e291      	b.n	80014de <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000fba:	4b41      	ldr	r3, [pc, #260]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	2204      	movs	r2, #4
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	d1f1      	bne.n	8000fa8 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	2210      	movs	r2, #16
 8000fca:	4013      	ands	r3, r2
 8000fcc:	d100      	bne.n	8000fd0 <HAL_RCC_OscConfig+0x264>
 8000fce:	e0a1      	b.n	8001114 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000fd0:	6a3b      	ldr	r3, [r7, #32]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d140      	bne.n	8001058 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000fd6:	4b3a      	ldr	r3, [pc, #232]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	2380      	movs	r3, #128	; 0x80
 8000fdc:	009b      	lsls	r3, r3, #2
 8000fde:	4013      	ands	r3, r2
 8000fe0:	d005      	beq.n	8000fee <HAL_RCC_OscConfig+0x282>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	69db      	ldr	r3, [r3, #28]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d101      	bne.n	8000fee <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8000fea:	2301      	movs	r3, #1
 8000fec:	e277      	b.n	80014de <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000fee:	4b34      	ldr	r3, [pc, #208]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	4a3a      	ldr	r2, [pc, #232]	; (80010dc <HAL_RCC_OscConfig+0x370>)
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	0019      	movs	r1, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ffc:	4b30      	ldr	r3, [pc, #192]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8000ffe:	430a      	orrs	r2, r1
 8001000:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001002:	4b2f      	ldr	r3, [pc, #188]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	021b      	lsls	r3, r3, #8
 8001008:	0a19      	lsrs	r1, r3, #8
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	6a1b      	ldr	r3, [r3, #32]
 800100e:	061a      	lsls	r2, r3, #24
 8001010:	4b2b      	ldr	r3, [pc, #172]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8001012:	430a      	orrs	r2, r1
 8001014:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800101a:	0b5b      	lsrs	r3, r3, #13
 800101c:	3301      	adds	r3, #1
 800101e:	2280      	movs	r2, #128	; 0x80
 8001020:	0212      	lsls	r2, r2, #8
 8001022:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001024:	4b26      	ldr	r3, [pc, #152]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8001026:	68db      	ldr	r3, [r3, #12]
 8001028:	091b      	lsrs	r3, r3, #4
 800102a:	210f      	movs	r1, #15
 800102c:	400b      	ands	r3, r1
 800102e:	4928      	ldr	r1, [pc, #160]	; (80010d0 <HAL_RCC_OscConfig+0x364>)
 8001030:	5ccb      	ldrb	r3, [r1, r3]
 8001032:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001034:	4b27      	ldr	r3, [pc, #156]	; (80010d4 <HAL_RCC_OscConfig+0x368>)
 8001036:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001038:	4b27      	ldr	r3, [pc, #156]	; (80010d8 <HAL_RCC_OscConfig+0x36c>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2513      	movs	r5, #19
 800103e:	197c      	adds	r4, r7, r5
 8001040:	0018      	movs	r0, r3
 8001042:	f7ff fbfb 	bl	800083c <HAL_InitTick>
 8001046:	0003      	movs	r3, r0
 8001048:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800104a:	197b      	adds	r3, r7, r5
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d060      	beq.n	8001114 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8001052:	197b      	adds	r3, r7, r5
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	e242      	b.n	80014de <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	69db      	ldr	r3, [r3, #28]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d03f      	beq.n	80010e0 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001060:	4b17      	ldr	r3, [pc, #92]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	4b16      	ldr	r3, [pc, #88]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8001066:	2180      	movs	r1, #128	; 0x80
 8001068:	0049      	lsls	r1, r1, #1
 800106a:	430a      	orrs	r2, r1
 800106c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800106e:	f7ff fc2b 	bl	80008c8 <HAL_GetTick>
 8001072:	0003      	movs	r3, r0
 8001074:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001076:	e008      	b.n	800108a <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001078:	f7ff fc26 	bl	80008c8 <HAL_GetTick>
 800107c:	0002      	movs	r2, r0
 800107e:	69bb      	ldr	r3, [r7, #24]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	2b02      	cmp	r3, #2
 8001084:	d901      	bls.n	800108a <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8001086:	2303      	movs	r3, #3
 8001088:	e229      	b.n	80014de <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800108a:	4b0d      	ldr	r3, [pc, #52]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	2380      	movs	r3, #128	; 0x80
 8001090:	009b      	lsls	r3, r3, #2
 8001092:	4013      	ands	r3, r2
 8001094:	d0f0      	beq.n	8001078 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001096:	4b0a      	ldr	r3, [pc, #40]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	4a10      	ldr	r2, [pc, #64]	; (80010dc <HAL_RCC_OscConfig+0x370>)
 800109c:	4013      	ands	r3, r2
 800109e:	0019      	movs	r1, r3
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010a4:	4b06      	ldr	r3, [pc, #24]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 80010a6:	430a      	orrs	r2, r1
 80010a8:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010aa:	4b05      	ldr	r3, [pc, #20]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	021b      	lsls	r3, r3, #8
 80010b0:	0a19      	lsrs	r1, r3, #8
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6a1b      	ldr	r3, [r3, #32]
 80010b6:	061a      	lsls	r2, r3, #24
 80010b8:	4b01      	ldr	r3, [pc, #4]	; (80010c0 <HAL_RCC_OscConfig+0x354>)
 80010ba:	430a      	orrs	r2, r1
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	e029      	b.n	8001114 <HAL_RCC_OscConfig+0x3a8>
 80010c0:	40021000 	.word	0x40021000
 80010c4:	fffeffff 	.word	0xfffeffff
 80010c8:	fffbffff 	.word	0xfffbffff
 80010cc:	ffffe0ff 	.word	0xffffe0ff
 80010d0:	08002550 	.word	0x08002550
 80010d4:	20000000 	.word	0x20000000
 80010d8:	20000004 	.word	0x20000004
 80010dc:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80010e0:	4bbd      	ldr	r3, [pc, #756]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	4bbc      	ldr	r3, [pc, #752]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 80010e6:	49bd      	ldr	r1, [pc, #756]	; (80013dc <HAL_RCC_OscConfig+0x670>)
 80010e8:	400a      	ands	r2, r1
 80010ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ec:	f7ff fbec 	bl	80008c8 <HAL_GetTick>
 80010f0:	0003      	movs	r3, r0
 80010f2:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80010f4:	e008      	b.n	8001108 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80010f6:	f7ff fbe7 	bl	80008c8 <HAL_GetTick>
 80010fa:	0002      	movs	r2, r0
 80010fc:	69bb      	ldr	r3, [r7, #24]
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	2b02      	cmp	r3, #2
 8001102:	d901      	bls.n	8001108 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8001104:	2303      	movs	r3, #3
 8001106:	e1ea      	b.n	80014de <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001108:	4bb3      	ldr	r3, [pc, #716]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	2380      	movs	r3, #128	; 0x80
 800110e:	009b      	lsls	r3, r3, #2
 8001110:	4013      	ands	r3, r2
 8001112:	d1f0      	bne.n	80010f6 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	2208      	movs	r2, #8
 800111a:	4013      	ands	r3, r2
 800111c:	d036      	beq.n	800118c <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	695b      	ldr	r3, [r3, #20]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d019      	beq.n	800115a <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001126:	4bac      	ldr	r3, [pc, #688]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 8001128:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800112a:	4bab      	ldr	r3, [pc, #684]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 800112c:	2101      	movs	r1, #1
 800112e:	430a      	orrs	r2, r1
 8001130:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001132:	f7ff fbc9 	bl	80008c8 <HAL_GetTick>
 8001136:	0003      	movs	r3, r0
 8001138:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800113a:	e008      	b.n	800114e <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800113c:	f7ff fbc4 	bl	80008c8 <HAL_GetTick>
 8001140:	0002      	movs	r2, r0
 8001142:	69bb      	ldr	r3, [r7, #24]
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	2b02      	cmp	r3, #2
 8001148:	d901      	bls.n	800114e <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 800114a:	2303      	movs	r3, #3
 800114c:	e1c7      	b.n	80014de <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800114e:	4ba2      	ldr	r3, [pc, #648]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 8001150:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001152:	2202      	movs	r2, #2
 8001154:	4013      	ands	r3, r2
 8001156:	d0f1      	beq.n	800113c <HAL_RCC_OscConfig+0x3d0>
 8001158:	e018      	b.n	800118c <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800115a:	4b9f      	ldr	r3, [pc, #636]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 800115c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800115e:	4b9e      	ldr	r3, [pc, #632]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 8001160:	2101      	movs	r1, #1
 8001162:	438a      	bics	r2, r1
 8001164:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001166:	f7ff fbaf 	bl	80008c8 <HAL_GetTick>
 800116a:	0003      	movs	r3, r0
 800116c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800116e:	e008      	b.n	8001182 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001170:	f7ff fbaa 	bl	80008c8 <HAL_GetTick>
 8001174:	0002      	movs	r2, r0
 8001176:	69bb      	ldr	r3, [r7, #24]
 8001178:	1ad3      	subs	r3, r2, r3
 800117a:	2b02      	cmp	r3, #2
 800117c:	d901      	bls.n	8001182 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 800117e:	2303      	movs	r3, #3
 8001180:	e1ad      	b.n	80014de <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001182:	4b95      	ldr	r3, [pc, #596]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 8001184:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001186:	2202      	movs	r2, #2
 8001188:	4013      	ands	r3, r2
 800118a:	d1f1      	bne.n	8001170 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	2204      	movs	r2, #4
 8001192:	4013      	ands	r3, r2
 8001194:	d100      	bne.n	8001198 <HAL_RCC_OscConfig+0x42c>
 8001196:	e0ae      	b.n	80012f6 <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001198:	2027      	movs	r0, #39	; 0x27
 800119a:	183b      	adds	r3, r7, r0
 800119c:	2200      	movs	r2, #0
 800119e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011a0:	4b8d      	ldr	r3, [pc, #564]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 80011a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80011a4:	2380      	movs	r3, #128	; 0x80
 80011a6:	055b      	lsls	r3, r3, #21
 80011a8:	4013      	ands	r3, r2
 80011aa:	d109      	bne.n	80011c0 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011ac:	4b8a      	ldr	r3, [pc, #552]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 80011ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80011b0:	4b89      	ldr	r3, [pc, #548]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 80011b2:	2180      	movs	r1, #128	; 0x80
 80011b4:	0549      	lsls	r1, r1, #21
 80011b6:	430a      	orrs	r2, r1
 80011b8:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80011ba:	183b      	adds	r3, r7, r0
 80011bc:	2201      	movs	r2, #1
 80011be:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011c0:	4b87      	ldr	r3, [pc, #540]	; (80013e0 <HAL_RCC_OscConfig+0x674>)
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	2380      	movs	r3, #128	; 0x80
 80011c6:	005b      	lsls	r3, r3, #1
 80011c8:	4013      	ands	r3, r2
 80011ca:	d11a      	bne.n	8001202 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011cc:	4b84      	ldr	r3, [pc, #528]	; (80013e0 <HAL_RCC_OscConfig+0x674>)
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	4b83      	ldr	r3, [pc, #524]	; (80013e0 <HAL_RCC_OscConfig+0x674>)
 80011d2:	2180      	movs	r1, #128	; 0x80
 80011d4:	0049      	lsls	r1, r1, #1
 80011d6:	430a      	orrs	r2, r1
 80011d8:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011da:	f7ff fb75 	bl	80008c8 <HAL_GetTick>
 80011de:	0003      	movs	r3, r0
 80011e0:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011e2:	e008      	b.n	80011f6 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011e4:	f7ff fb70 	bl	80008c8 <HAL_GetTick>
 80011e8:	0002      	movs	r2, r0
 80011ea:	69bb      	ldr	r3, [r7, #24]
 80011ec:	1ad3      	subs	r3, r2, r3
 80011ee:	2b64      	cmp	r3, #100	; 0x64
 80011f0:	d901      	bls.n	80011f6 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 80011f2:	2303      	movs	r3, #3
 80011f4:	e173      	b.n	80014de <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011f6:	4b7a      	ldr	r3, [pc, #488]	; (80013e0 <HAL_RCC_OscConfig+0x674>)
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	2380      	movs	r3, #128	; 0x80
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	4013      	ands	r3, r2
 8001200:	d0f0      	beq.n	80011e4 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	689a      	ldr	r2, [r3, #8]
 8001206:	2380      	movs	r3, #128	; 0x80
 8001208:	005b      	lsls	r3, r3, #1
 800120a:	429a      	cmp	r2, r3
 800120c:	d107      	bne.n	800121e <HAL_RCC_OscConfig+0x4b2>
 800120e:	4b72      	ldr	r3, [pc, #456]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 8001210:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001212:	4b71      	ldr	r3, [pc, #452]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 8001214:	2180      	movs	r1, #128	; 0x80
 8001216:	0049      	lsls	r1, r1, #1
 8001218:	430a      	orrs	r2, r1
 800121a:	651a      	str	r2, [r3, #80]	; 0x50
 800121c:	e031      	b.n	8001282 <HAL_RCC_OscConfig+0x516>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d10c      	bne.n	8001240 <HAL_RCC_OscConfig+0x4d4>
 8001226:	4b6c      	ldr	r3, [pc, #432]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 8001228:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800122a:	4b6b      	ldr	r3, [pc, #428]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 800122c:	496b      	ldr	r1, [pc, #428]	; (80013dc <HAL_RCC_OscConfig+0x670>)
 800122e:	400a      	ands	r2, r1
 8001230:	651a      	str	r2, [r3, #80]	; 0x50
 8001232:	4b69      	ldr	r3, [pc, #420]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 8001234:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001236:	4b68      	ldr	r3, [pc, #416]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 8001238:	496a      	ldr	r1, [pc, #424]	; (80013e4 <HAL_RCC_OscConfig+0x678>)
 800123a:	400a      	ands	r2, r1
 800123c:	651a      	str	r2, [r3, #80]	; 0x50
 800123e:	e020      	b.n	8001282 <HAL_RCC_OscConfig+0x516>
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	689a      	ldr	r2, [r3, #8]
 8001244:	23a0      	movs	r3, #160	; 0xa0
 8001246:	00db      	lsls	r3, r3, #3
 8001248:	429a      	cmp	r2, r3
 800124a:	d10e      	bne.n	800126a <HAL_RCC_OscConfig+0x4fe>
 800124c:	4b62      	ldr	r3, [pc, #392]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 800124e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001250:	4b61      	ldr	r3, [pc, #388]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 8001252:	2180      	movs	r1, #128	; 0x80
 8001254:	00c9      	lsls	r1, r1, #3
 8001256:	430a      	orrs	r2, r1
 8001258:	651a      	str	r2, [r3, #80]	; 0x50
 800125a:	4b5f      	ldr	r3, [pc, #380]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 800125c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800125e:	4b5e      	ldr	r3, [pc, #376]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 8001260:	2180      	movs	r1, #128	; 0x80
 8001262:	0049      	lsls	r1, r1, #1
 8001264:	430a      	orrs	r2, r1
 8001266:	651a      	str	r2, [r3, #80]	; 0x50
 8001268:	e00b      	b.n	8001282 <HAL_RCC_OscConfig+0x516>
 800126a:	4b5b      	ldr	r3, [pc, #364]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 800126c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800126e:	4b5a      	ldr	r3, [pc, #360]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 8001270:	495a      	ldr	r1, [pc, #360]	; (80013dc <HAL_RCC_OscConfig+0x670>)
 8001272:	400a      	ands	r2, r1
 8001274:	651a      	str	r2, [r3, #80]	; 0x50
 8001276:	4b58      	ldr	r3, [pc, #352]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 8001278:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800127a:	4b57      	ldr	r3, [pc, #348]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 800127c:	4959      	ldr	r1, [pc, #356]	; (80013e4 <HAL_RCC_OscConfig+0x678>)
 800127e:	400a      	ands	r2, r1
 8001280:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d015      	beq.n	80012b6 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800128a:	f7ff fb1d 	bl	80008c8 <HAL_GetTick>
 800128e:	0003      	movs	r3, r0
 8001290:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001292:	e009      	b.n	80012a8 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001294:	f7ff fb18 	bl	80008c8 <HAL_GetTick>
 8001298:	0002      	movs	r2, r0
 800129a:	69bb      	ldr	r3, [r7, #24]
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	4a52      	ldr	r2, [pc, #328]	; (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d901      	bls.n	80012a8 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 80012a4:	2303      	movs	r3, #3
 80012a6:	e11a      	b.n	80014de <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80012a8:	4b4b      	ldr	r3, [pc, #300]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 80012aa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80012ac:	2380      	movs	r3, #128	; 0x80
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	4013      	ands	r3, r2
 80012b2:	d0ef      	beq.n	8001294 <HAL_RCC_OscConfig+0x528>
 80012b4:	e014      	b.n	80012e0 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012b6:	f7ff fb07 	bl	80008c8 <HAL_GetTick>
 80012ba:	0003      	movs	r3, r0
 80012bc:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80012be:	e009      	b.n	80012d4 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012c0:	f7ff fb02 	bl	80008c8 <HAL_GetTick>
 80012c4:	0002      	movs	r2, r0
 80012c6:	69bb      	ldr	r3, [r7, #24]
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	4a47      	ldr	r2, [pc, #284]	; (80013e8 <HAL_RCC_OscConfig+0x67c>)
 80012cc:	4293      	cmp	r3, r2
 80012ce:	d901      	bls.n	80012d4 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80012d0:	2303      	movs	r3, #3
 80012d2:	e104      	b.n	80014de <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80012d4:	4b40      	ldr	r3, [pc, #256]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 80012d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80012d8:	2380      	movs	r3, #128	; 0x80
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	4013      	ands	r3, r2
 80012de:	d1ef      	bne.n	80012c0 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80012e0:	2327      	movs	r3, #39	; 0x27
 80012e2:	18fb      	adds	r3, r7, r3
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d105      	bne.n	80012f6 <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012ea:	4b3b      	ldr	r3, [pc, #236]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 80012ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80012ee:	4b3a      	ldr	r3, [pc, #232]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 80012f0:	493e      	ldr	r1, [pc, #248]	; (80013ec <HAL_RCC_OscConfig+0x680>)
 80012f2:	400a      	ands	r2, r1
 80012f4:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	2220      	movs	r2, #32
 80012fc:	4013      	ands	r3, r2
 80012fe:	d049      	beq.n	8001394 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	699b      	ldr	r3, [r3, #24]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d026      	beq.n	8001356 <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001308:	4b33      	ldr	r3, [pc, #204]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 800130a:	689a      	ldr	r2, [r3, #8]
 800130c:	4b32      	ldr	r3, [pc, #200]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 800130e:	2101      	movs	r1, #1
 8001310:	430a      	orrs	r2, r1
 8001312:	609a      	str	r2, [r3, #8]
 8001314:	4b30      	ldr	r3, [pc, #192]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 8001316:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001318:	4b2f      	ldr	r3, [pc, #188]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 800131a:	2101      	movs	r1, #1
 800131c:	430a      	orrs	r2, r1
 800131e:	635a      	str	r2, [r3, #52]	; 0x34
 8001320:	4b33      	ldr	r3, [pc, #204]	; (80013f0 <HAL_RCC_OscConfig+0x684>)
 8001322:	6a1a      	ldr	r2, [r3, #32]
 8001324:	4b32      	ldr	r3, [pc, #200]	; (80013f0 <HAL_RCC_OscConfig+0x684>)
 8001326:	2180      	movs	r1, #128	; 0x80
 8001328:	0189      	lsls	r1, r1, #6
 800132a:	430a      	orrs	r2, r1
 800132c:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800132e:	f7ff facb 	bl	80008c8 <HAL_GetTick>
 8001332:	0003      	movs	r3, r0
 8001334:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001336:	e008      	b.n	800134a <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001338:	f7ff fac6 	bl	80008c8 <HAL_GetTick>
 800133c:	0002      	movs	r2, r0
 800133e:	69bb      	ldr	r3, [r7, #24]
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	2b02      	cmp	r3, #2
 8001344:	d901      	bls.n	800134a <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8001346:	2303      	movs	r3, #3
 8001348:	e0c9      	b.n	80014de <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800134a:	4b23      	ldr	r3, [pc, #140]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	2202      	movs	r2, #2
 8001350:	4013      	ands	r3, r2
 8001352:	d0f1      	beq.n	8001338 <HAL_RCC_OscConfig+0x5cc>
 8001354:	e01e      	b.n	8001394 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001356:	4b20      	ldr	r3, [pc, #128]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 8001358:	689a      	ldr	r2, [r3, #8]
 800135a:	4b1f      	ldr	r3, [pc, #124]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 800135c:	2101      	movs	r1, #1
 800135e:	438a      	bics	r2, r1
 8001360:	609a      	str	r2, [r3, #8]
 8001362:	4b23      	ldr	r3, [pc, #140]	; (80013f0 <HAL_RCC_OscConfig+0x684>)
 8001364:	6a1a      	ldr	r2, [r3, #32]
 8001366:	4b22      	ldr	r3, [pc, #136]	; (80013f0 <HAL_RCC_OscConfig+0x684>)
 8001368:	4922      	ldr	r1, [pc, #136]	; (80013f4 <HAL_RCC_OscConfig+0x688>)
 800136a:	400a      	ands	r2, r1
 800136c:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800136e:	f7ff faab 	bl	80008c8 <HAL_GetTick>
 8001372:	0003      	movs	r3, r0
 8001374:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001376:	e008      	b.n	800138a <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001378:	f7ff faa6 	bl	80008c8 <HAL_GetTick>
 800137c:	0002      	movs	r2, r0
 800137e:	69bb      	ldr	r3, [r7, #24]
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	2b02      	cmp	r3, #2
 8001384:	d901      	bls.n	800138a <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8001386:	2303      	movs	r3, #3
 8001388:	e0a9      	b.n	80014de <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800138a:	4b13      	ldr	r3, [pc, #76]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	2202      	movs	r2, #2
 8001390:	4013      	ands	r3, r2
 8001392:	d1f1      	bne.n	8001378 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001398:	2b00      	cmp	r3, #0
 800139a:	d100      	bne.n	800139e <HAL_RCC_OscConfig+0x632>
 800139c:	e09e      	b.n	80014dc <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800139e:	6a3b      	ldr	r3, [r7, #32]
 80013a0:	2b0c      	cmp	r3, #12
 80013a2:	d100      	bne.n	80013a6 <HAL_RCC_OscConfig+0x63a>
 80013a4:	e077      	b.n	8001496 <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013aa:	2b02      	cmp	r3, #2
 80013ac:	d158      	bne.n	8001460 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013ae:	4b0a      	ldr	r3, [pc, #40]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	4b09      	ldr	r3, [pc, #36]	; (80013d8 <HAL_RCC_OscConfig+0x66c>)
 80013b4:	4910      	ldr	r1, [pc, #64]	; (80013f8 <HAL_RCC_OscConfig+0x68c>)
 80013b6:	400a      	ands	r2, r1
 80013b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ba:	f7ff fa85 	bl	80008c8 <HAL_GetTick>
 80013be:	0003      	movs	r3, r0
 80013c0:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80013c2:	e01b      	b.n	80013fc <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013c4:	f7ff fa80 	bl	80008c8 <HAL_GetTick>
 80013c8:	0002      	movs	r2, r0
 80013ca:	69bb      	ldr	r3, [r7, #24]
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	2b02      	cmp	r3, #2
 80013d0:	d914      	bls.n	80013fc <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 80013d2:	2303      	movs	r3, #3
 80013d4:	e083      	b.n	80014de <HAL_RCC_OscConfig+0x772>
 80013d6:	46c0      	nop			; (mov r8, r8)
 80013d8:	40021000 	.word	0x40021000
 80013dc:	fffffeff 	.word	0xfffffeff
 80013e0:	40007000 	.word	0x40007000
 80013e4:	fffffbff 	.word	0xfffffbff
 80013e8:	00001388 	.word	0x00001388
 80013ec:	efffffff 	.word	0xefffffff
 80013f0:	40010000 	.word	0x40010000
 80013f4:	ffffdfff 	.word	0xffffdfff
 80013f8:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80013fc:	4b3a      	ldr	r3, [pc, #232]	; (80014e8 <HAL_RCC_OscConfig+0x77c>)
 80013fe:	681a      	ldr	r2, [r3, #0]
 8001400:	2380      	movs	r3, #128	; 0x80
 8001402:	049b      	lsls	r3, r3, #18
 8001404:	4013      	ands	r3, r2
 8001406:	d1dd      	bne.n	80013c4 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001408:	4b37      	ldr	r3, [pc, #220]	; (80014e8 <HAL_RCC_OscConfig+0x77c>)
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	4a37      	ldr	r2, [pc, #220]	; (80014ec <HAL_RCC_OscConfig+0x780>)
 800140e:	4013      	ands	r3, r2
 8001410:	0019      	movs	r1, r3
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141a:	431a      	orrs	r2, r3
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001420:	431a      	orrs	r2, r3
 8001422:	4b31      	ldr	r3, [pc, #196]	; (80014e8 <HAL_RCC_OscConfig+0x77c>)
 8001424:	430a      	orrs	r2, r1
 8001426:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001428:	4b2f      	ldr	r3, [pc, #188]	; (80014e8 <HAL_RCC_OscConfig+0x77c>)
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	4b2e      	ldr	r3, [pc, #184]	; (80014e8 <HAL_RCC_OscConfig+0x77c>)
 800142e:	2180      	movs	r1, #128	; 0x80
 8001430:	0449      	lsls	r1, r1, #17
 8001432:	430a      	orrs	r2, r1
 8001434:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001436:	f7ff fa47 	bl	80008c8 <HAL_GetTick>
 800143a:	0003      	movs	r3, r0
 800143c:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800143e:	e008      	b.n	8001452 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001440:	f7ff fa42 	bl	80008c8 <HAL_GetTick>
 8001444:	0002      	movs	r2, r0
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	2b02      	cmp	r3, #2
 800144c:	d901      	bls.n	8001452 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 800144e:	2303      	movs	r3, #3
 8001450:	e045      	b.n	80014de <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001452:	4b25      	ldr	r3, [pc, #148]	; (80014e8 <HAL_RCC_OscConfig+0x77c>)
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	2380      	movs	r3, #128	; 0x80
 8001458:	049b      	lsls	r3, r3, #18
 800145a:	4013      	ands	r3, r2
 800145c:	d0f0      	beq.n	8001440 <HAL_RCC_OscConfig+0x6d4>
 800145e:	e03d      	b.n	80014dc <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001460:	4b21      	ldr	r3, [pc, #132]	; (80014e8 <HAL_RCC_OscConfig+0x77c>)
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	4b20      	ldr	r3, [pc, #128]	; (80014e8 <HAL_RCC_OscConfig+0x77c>)
 8001466:	4922      	ldr	r1, [pc, #136]	; (80014f0 <HAL_RCC_OscConfig+0x784>)
 8001468:	400a      	ands	r2, r1
 800146a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800146c:	f7ff fa2c 	bl	80008c8 <HAL_GetTick>
 8001470:	0003      	movs	r3, r0
 8001472:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001474:	e008      	b.n	8001488 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001476:	f7ff fa27 	bl	80008c8 <HAL_GetTick>
 800147a:	0002      	movs	r2, r0
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	2b02      	cmp	r3, #2
 8001482:	d901      	bls.n	8001488 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8001484:	2303      	movs	r3, #3
 8001486:	e02a      	b.n	80014de <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001488:	4b17      	ldr	r3, [pc, #92]	; (80014e8 <HAL_RCC_OscConfig+0x77c>)
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	2380      	movs	r3, #128	; 0x80
 800148e:	049b      	lsls	r3, r3, #18
 8001490:	4013      	ands	r3, r2
 8001492:	d1f0      	bne.n	8001476 <HAL_RCC_OscConfig+0x70a>
 8001494:	e022      	b.n	80014dc <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800149a:	2b01      	cmp	r3, #1
 800149c:	d101      	bne.n	80014a2 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	e01d      	b.n	80014de <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80014a2:	4b11      	ldr	r3, [pc, #68]	; (80014e8 <HAL_RCC_OscConfig+0x77c>)
 80014a4:	68db      	ldr	r3, [r3, #12]
 80014a6:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014a8:	69fa      	ldr	r2, [r7, #28]
 80014aa:	2380      	movs	r3, #128	; 0x80
 80014ac:	025b      	lsls	r3, r3, #9
 80014ae:	401a      	ands	r2, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d10f      	bne.n	80014d8 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80014b8:	69fa      	ldr	r2, [r7, #28]
 80014ba:	23f0      	movs	r3, #240	; 0xf0
 80014bc:	039b      	lsls	r3, r3, #14
 80014be:	401a      	ands	r2, r3
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d107      	bne.n	80014d8 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80014c8:	69fa      	ldr	r2, [r7, #28]
 80014ca:	23c0      	movs	r3, #192	; 0xc0
 80014cc:	041b      	lsls	r3, r3, #16
 80014ce:	401a      	ands	r2, r3
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80014d4:	429a      	cmp	r2, r3
 80014d6:	d001      	beq.n	80014dc <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 80014d8:	2301      	movs	r3, #1
 80014da:	e000      	b.n	80014de <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 80014dc:	2300      	movs	r3, #0
}
 80014de:	0018      	movs	r0, r3
 80014e0:	46bd      	mov	sp, r7
 80014e2:	b00a      	add	sp, #40	; 0x28
 80014e4:	bdb0      	pop	{r4, r5, r7, pc}
 80014e6:	46c0      	nop			; (mov r8, r8)
 80014e8:	40021000 	.word	0x40021000
 80014ec:	ff02ffff 	.word	0xff02ffff
 80014f0:	feffffff 	.word	0xfeffffff

080014f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014f4:	b5b0      	push	{r4, r5, r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d101      	bne.n	8001508 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001504:	2301      	movs	r3, #1
 8001506:	e128      	b.n	800175a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001508:	4b96      	ldr	r3, [pc, #600]	; (8001764 <HAL_RCC_ClockConfig+0x270>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	2201      	movs	r2, #1
 800150e:	4013      	ands	r3, r2
 8001510:	683a      	ldr	r2, [r7, #0]
 8001512:	429a      	cmp	r2, r3
 8001514:	d91e      	bls.n	8001554 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001516:	4b93      	ldr	r3, [pc, #588]	; (8001764 <HAL_RCC_ClockConfig+0x270>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2201      	movs	r2, #1
 800151c:	4393      	bics	r3, r2
 800151e:	0019      	movs	r1, r3
 8001520:	4b90      	ldr	r3, [pc, #576]	; (8001764 <HAL_RCC_ClockConfig+0x270>)
 8001522:	683a      	ldr	r2, [r7, #0]
 8001524:	430a      	orrs	r2, r1
 8001526:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001528:	f7ff f9ce 	bl	80008c8 <HAL_GetTick>
 800152c:	0003      	movs	r3, r0
 800152e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001530:	e009      	b.n	8001546 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001532:	f7ff f9c9 	bl	80008c8 <HAL_GetTick>
 8001536:	0002      	movs	r2, r0
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	4a8a      	ldr	r2, [pc, #552]	; (8001768 <HAL_RCC_ClockConfig+0x274>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d901      	bls.n	8001546 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001542:	2303      	movs	r3, #3
 8001544:	e109      	b.n	800175a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001546:	4b87      	ldr	r3, [pc, #540]	; (8001764 <HAL_RCC_ClockConfig+0x270>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	2201      	movs	r2, #1
 800154c:	4013      	ands	r3, r2
 800154e:	683a      	ldr	r2, [r7, #0]
 8001550:	429a      	cmp	r2, r3
 8001552:	d1ee      	bne.n	8001532 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2202      	movs	r2, #2
 800155a:	4013      	ands	r3, r2
 800155c:	d009      	beq.n	8001572 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800155e:	4b83      	ldr	r3, [pc, #524]	; (800176c <HAL_RCC_ClockConfig+0x278>)
 8001560:	68db      	ldr	r3, [r3, #12]
 8001562:	22f0      	movs	r2, #240	; 0xf0
 8001564:	4393      	bics	r3, r2
 8001566:	0019      	movs	r1, r3
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	689a      	ldr	r2, [r3, #8]
 800156c:	4b7f      	ldr	r3, [pc, #508]	; (800176c <HAL_RCC_ClockConfig+0x278>)
 800156e:	430a      	orrs	r2, r1
 8001570:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	2201      	movs	r2, #1
 8001578:	4013      	ands	r3, r2
 800157a:	d100      	bne.n	800157e <HAL_RCC_ClockConfig+0x8a>
 800157c:	e089      	b.n	8001692 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	2b02      	cmp	r3, #2
 8001584:	d107      	bne.n	8001596 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001586:	4b79      	ldr	r3, [pc, #484]	; (800176c <HAL_RCC_ClockConfig+0x278>)
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	2380      	movs	r3, #128	; 0x80
 800158c:	029b      	lsls	r3, r3, #10
 800158e:	4013      	ands	r3, r2
 8001590:	d120      	bne.n	80015d4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	e0e1      	b.n	800175a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	2b03      	cmp	r3, #3
 800159c:	d107      	bne.n	80015ae <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800159e:	4b73      	ldr	r3, [pc, #460]	; (800176c <HAL_RCC_ClockConfig+0x278>)
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	2380      	movs	r3, #128	; 0x80
 80015a4:	049b      	lsls	r3, r3, #18
 80015a6:	4013      	ands	r3, r2
 80015a8:	d114      	bne.n	80015d4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80015aa:	2301      	movs	r3, #1
 80015ac:	e0d5      	b.n	800175a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d106      	bne.n	80015c4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80015b6:	4b6d      	ldr	r3, [pc, #436]	; (800176c <HAL_RCC_ClockConfig+0x278>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	2204      	movs	r2, #4
 80015bc:	4013      	ands	r3, r2
 80015be:	d109      	bne.n	80015d4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80015c0:	2301      	movs	r3, #1
 80015c2:	e0ca      	b.n	800175a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80015c4:	4b69      	ldr	r3, [pc, #420]	; (800176c <HAL_RCC_ClockConfig+0x278>)
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	2380      	movs	r3, #128	; 0x80
 80015ca:	009b      	lsls	r3, r3, #2
 80015cc:	4013      	ands	r3, r2
 80015ce:	d101      	bne.n	80015d4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	e0c2      	b.n	800175a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015d4:	4b65      	ldr	r3, [pc, #404]	; (800176c <HAL_RCC_ClockConfig+0x278>)
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	2203      	movs	r2, #3
 80015da:	4393      	bics	r3, r2
 80015dc:	0019      	movs	r1, r3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	685a      	ldr	r2, [r3, #4]
 80015e2:	4b62      	ldr	r3, [pc, #392]	; (800176c <HAL_RCC_ClockConfig+0x278>)
 80015e4:	430a      	orrs	r2, r1
 80015e6:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015e8:	f7ff f96e 	bl	80008c8 <HAL_GetTick>
 80015ec:	0003      	movs	r3, r0
 80015ee:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d111      	bne.n	800161c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80015f8:	e009      	b.n	800160e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015fa:	f7ff f965 	bl	80008c8 <HAL_GetTick>
 80015fe:	0002      	movs	r2, r0
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	4a58      	ldr	r2, [pc, #352]	; (8001768 <HAL_RCC_ClockConfig+0x274>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d901      	bls.n	800160e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800160a:	2303      	movs	r3, #3
 800160c:	e0a5      	b.n	800175a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800160e:	4b57      	ldr	r3, [pc, #348]	; (800176c <HAL_RCC_ClockConfig+0x278>)
 8001610:	68db      	ldr	r3, [r3, #12]
 8001612:	220c      	movs	r2, #12
 8001614:	4013      	ands	r3, r2
 8001616:	2b08      	cmp	r3, #8
 8001618:	d1ef      	bne.n	80015fa <HAL_RCC_ClockConfig+0x106>
 800161a:	e03a      	b.n	8001692 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	2b03      	cmp	r3, #3
 8001622:	d111      	bne.n	8001648 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001624:	e009      	b.n	800163a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001626:	f7ff f94f 	bl	80008c8 <HAL_GetTick>
 800162a:	0002      	movs	r2, r0
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	4a4d      	ldr	r2, [pc, #308]	; (8001768 <HAL_RCC_ClockConfig+0x274>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d901      	bls.n	800163a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001636:	2303      	movs	r3, #3
 8001638:	e08f      	b.n	800175a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800163a:	4b4c      	ldr	r3, [pc, #304]	; (800176c <HAL_RCC_ClockConfig+0x278>)
 800163c:	68db      	ldr	r3, [r3, #12]
 800163e:	220c      	movs	r2, #12
 8001640:	4013      	ands	r3, r2
 8001642:	2b0c      	cmp	r3, #12
 8001644:	d1ef      	bne.n	8001626 <HAL_RCC_ClockConfig+0x132>
 8001646:	e024      	b.n	8001692 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	2b01      	cmp	r3, #1
 800164e:	d11b      	bne.n	8001688 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001650:	e009      	b.n	8001666 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001652:	f7ff f939 	bl	80008c8 <HAL_GetTick>
 8001656:	0002      	movs	r2, r0
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	4a42      	ldr	r2, [pc, #264]	; (8001768 <HAL_RCC_ClockConfig+0x274>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d901      	bls.n	8001666 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001662:	2303      	movs	r3, #3
 8001664:	e079      	b.n	800175a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001666:	4b41      	ldr	r3, [pc, #260]	; (800176c <HAL_RCC_ClockConfig+0x278>)
 8001668:	68db      	ldr	r3, [r3, #12]
 800166a:	220c      	movs	r2, #12
 800166c:	4013      	ands	r3, r2
 800166e:	2b04      	cmp	r3, #4
 8001670:	d1ef      	bne.n	8001652 <HAL_RCC_ClockConfig+0x15e>
 8001672:	e00e      	b.n	8001692 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001674:	f7ff f928 	bl	80008c8 <HAL_GetTick>
 8001678:	0002      	movs	r2, r0
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	4a3a      	ldr	r2, [pc, #232]	; (8001768 <HAL_RCC_ClockConfig+0x274>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d901      	bls.n	8001688 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001684:	2303      	movs	r3, #3
 8001686:	e068      	b.n	800175a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001688:	4b38      	ldr	r3, [pc, #224]	; (800176c <HAL_RCC_ClockConfig+0x278>)
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	220c      	movs	r2, #12
 800168e:	4013      	ands	r3, r2
 8001690:	d1f0      	bne.n	8001674 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001692:	4b34      	ldr	r3, [pc, #208]	; (8001764 <HAL_RCC_ClockConfig+0x270>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2201      	movs	r2, #1
 8001698:	4013      	ands	r3, r2
 800169a:	683a      	ldr	r2, [r7, #0]
 800169c:	429a      	cmp	r2, r3
 800169e:	d21e      	bcs.n	80016de <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016a0:	4b30      	ldr	r3, [pc, #192]	; (8001764 <HAL_RCC_ClockConfig+0x270>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2201      	movs	r2, #1
 80016a6:	4393      	bics	r3, r2
 80016a8:	0019      	movs	r1, r3
 80016aa:	4b2e      	ldr	r3, [pc, #184]	; (8001764 <HAL_RCC_ClockConfig+0x270>)
 80016ac:	683a      	ldr	r2, [r7, #0]
 80016ae:	430a      	orrs	r2, r1
 80016b0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80016b2:	f7ff f909 	bl	80008c8 <HAL_GetTick>
 80016b6:	0003      	movs	r3, r0
 80016b8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ba:	e009      	b.n	80016d0 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016bc:	f7ff f904 	bl	80008c8 <HAL_GetTick>
 80016c0:	0002      	movs	r2, r0
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	4a28      	ldr	r2, [pc, #160]	; (8001768 <HAL_RCC_ClockConfig+0x274>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d901      	bls.n	80016d0 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	e044      	b.n	800175a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016d0:	4b24      	ldr	r3, [pc, #144]	; (8001764 <HAL_RCC_ClockConfig+0x270>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	2201      	movs	r2, #1
 80016d6:	4013      	ands	r3, r2
 80016d8:	683a      	ldr	r2, [r7, #0]
 80016da:	429a      	cmp	r2, r3
 80016dc:	d1ee      	bne.n	80016bc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	2204      	movs	r2, #4
 80016e4:	4013      	ands	r3, r2
 80016e6:	d009      	beq.n	80016fc <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016e8:	4b20      	ldr	r3, [pc, #128]	; (800176c <HAL_RCC_ClockConfig+0x278>)
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	4a20      	ldr	r2, [pc, #128]	; (8001770 <HAL_RCC_ClockConfig+0x27c>)
 80016ee:	4013      	ands	r3, r2
 80016f0:	0019      	movs	r1, r3
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	68da      	ldr	r2, [r3, #12]
 80016f6:	4b1d      	ldr	r3, [pc, #116]	; (800176c <HAL_RCC_ClockConfig+0x278>)
 80016f8:	430a      	orrs	r2, r1
 80016fa:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	2208      	movs	r2, #8
 8001702:	4013      	ands	r3, r2
 8001704:	d00a      	beq.n	800171c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001706:	4b19      	ldr	r3, [pc, #100]	; (800176c <HAL_RCC_ClockConfig+0x278>)
 8001708:	68db      	ldr	r3, [r3, #12]
 800170a:	4a1a      	ldr	r2, [pc, #104]	; (8001774 <HAL_RCC_ClockConfig+0x280>)
 800170c:	4013      	ands	r3, r2
 800170e:	0019      	movs	r1, r3
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	691b      	ldr	r3, [r3, #16]
 8001714:	00da      	lsls	r2, r3, #3
 8001716:	4b15      	ldr	r3, [pc, #84]	; (800176c <HAL_RCC_ClockConfig+0x278>)
 8001718:	430a      	orrs	r2, r1
 800171a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800171c:	f000 f832 	bl	8001784 <HAL_RCC_GetSysClockFreq>
 8001720:	0001      	movs	r1, r0
 8001722:	4b12      	ldr	r3, [pc, #72]	; (800176c <HAL_RCC_ClockConfig+0x278>)
 8001724:	68db      	ldr	r3, [r3, #12]
 8001726:	091b      	lsrs	r3, r3, #4
 8001728:	220f      	movs	r2, #15
 800172a:	4013      	ands	r3, r2
 800172c:	4a12      	ldr	r2, [pc, #72]	; (8001778 <HAL_RCC_ClockConfig+0x284>)
 800172e:	5cd3      	ldrb	r3, [r2, r3]
 8001730:	000a      	movs	r2, r1
 8001732:	40da      	lsrs	r2, r3
 8001734:	4b11      	ldr	r3, [pc, #68]	; (800177c <HAL_RCC_ClockConfig+0x288>)
 8001736:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001738:	4b11      	ldr	r3, [pc, #68]	; (8001780 <HAL_RCC_ClockConfig+0x28c>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	250b      	movs	r5, #11
 800173e:	197c      	adds	r4, r7, r5
 8001740:	0018      	movs	r0, r3
 8001742:	f7ff f87b 	bl	800083c <HAL_InitTick>
 8001746:	0003      	movs	r3, r0
 8001748:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800174a:	197b      	adds	r3, r7, r5
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d002      	beq.n	8001758 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001752:	197b      	adds	r3, r7, r5
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	e000      	b.n	800175a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001758:	2300      	movs	r3, #0
}
 800175a:	0018      	movs	r0, r3
 800175c:	46bd      	mov	sp, r7
 800175e:	b004      	add	sp, #16
 8001760:	bdb0      	pop	{r4, r5, r7, pc}
 8001762:	46c0      	nop			; (mov r8, r8)
 8001764:	40022000 	.word	0x40022000
 8001768:	00001388 	.word	0x00001388
 800176c:	40021000 	.word	0x40021000
 8001770:	fffff8ff 	.word	0xfffff8ff
 8001774:	ffffc7ff 	.word	0xffffc7ff
 8001778:	08002550 	.word	0x08002550
 800177c:	20000000 	.word	0x20000000
 8001780:	20000004 	.word	0x20000004

08001784 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001784:	b5b0      	push	{r4, r5, r7, lr}
 8001786:	b08e      	sub	sp, #56	; 0x38
 8001788:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800178a:	4b4c      	ldr	r3, [pc, #304]	; (80018bc <HAL_RCC_GetSysClockFreq+0x138>)
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001790:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001792:	230c      	movs	r3, #12
 8001794:	4013      	ands	r3, r2
 8001796:	2b0c      	cmp	r3, #12
 8001798:	d014      	beq.n	80017c4 <HAL_RCC_GetSysClockFreq+0x40>
 800179a:	d900      	bls.n	800179e <HAL_RCC_GetSysClockFreq+0x1a>
 800179c:	e07b      	b.n	8001896 <HAL_RCC_GetSysClockFreq+0x112>
 800179e:	2b04      	cmp	r3, #4
 80017a0:	d002      	beq.n	80017a8 <HAL_RCC_GetSysClockFreq+0x24>
 80017a2:	2b08      	cmp	r3, #8
 80017a4:	d00b      	beq.n	80017be <HAL_RCC_GetSysClockFreq+0x3a>
 80017a6:	e076      	b.n	8001896 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80017a8:	4b44      	ldr	r3, [pc, #272]	; (80018bc <HAL_RCC_GetSysClockFreq+0x138>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2210      	movs	r2, #16
 80017ae:	4013      	ands	r3, r2
 80017b0:	d002      	beq.n	80017b8 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80017b2:	4b43      	ldr	r3, [pc, #268]	; (80018c0 <HAL_RCC_GetSysClockFreq+0x13c>)
 80017b4:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80017b6:	e07c      	b.n	80018b2 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80017b8:	4b42      	ldr	r3, [pc, #264]	; (80018c4 <HAL_RCC_GetSysClockFreq+0x140>)
 80017ba:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80017bc:	e079      	b.n	80018b2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80017be:	4b42      	ldr	r3, [pc, #264]	; (80018c8 <HAL_RCC_GetSysClockFreq+0x144>)
 80017c0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80017c2:	e076      	b.n	80018b2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80017c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017c6:	0c9a      	lsrs	r2, r3, #18
 80017c8:	230f      	movs	r3, #15
 80017ca:	401a      	ands	r2, r3
 80017cc:	4b3f      	ldr	r3, [pc, #252]	; (80018cc <HAL_RCC_GetSysClockFreq+0x148>)
 80017ce:	5c9b      	ldrb	r3, [r3, r2]
 80017d0:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80017d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017d4:	0d9a      	lsrs	r2, r3, #22
 80017d6:	2303      	movs	r3, #3
 80017d8:	4013      	ands	r3, r2
 80017da:	3301      	adds	r3, #1
 80017dc:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80017de:	4b37      	ldr	r3, [pc, #220]	; (80018bc <HAL_RCC_GetSysClockFreq+0x138>)
 80017e0:	68da      	ldr	r2, [r3, #12]
 80017e2:	2380      	movs	r3, #128	; 0x80
 80017e4:	025b      	lsls	r3, r3, #9
 80017e6:	4013      	ands	r3, r2
 80017e8:	d01a      	beq.n	8001820 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80017ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017ec:	61bb      	str	r3, [r7, #24]
 80017ee:	2300      	movs	r3, #0
 80017f0:	61fb      	str	r3, [r7, #28]
 80017f2:	4a35      	ldr	r2, [pc, #212]	; (80018c8 <HAL_RCC_GetSysClockFreq+0x144>)
 80017f4:	2300      	movs	r3, #0
 80017f6:	69b8      	ldr	r0, [r7, #24]
 80017f8:	69f9      	ldr	r1, [r7, #28]
 80017fa:	f7fe fd31 	bl	8000260 <__aeabi_lmul>
 80017fe:	0002      	movs	r2, r0
 8001800:	000b      	movs	r3, r1
 8001802:	0010      	movs	r0, r2
 8001804:	0019      	movs	r1, r3
 8001806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001808:	613b      	str	r3, [r7, #16]
 800180a:	2300      	movs	r3, #0
 800180c:	617b      	str	r3, [r7, #20]
 800180e:	693a      	ldr	r2, [r7, #16]
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	f7fe fd05 	bl	8000220 <__aeabi_uldivmod>
 8001816:	0002      	movs	r2, r0
 8001818:	000b      	movs	r3, r1
 800181a:	0013      	movs	r3, r2
 800181c:	637b      	str	r3, [r7, #52]	; 0x34
 800181e:	e037      	b.n	8001890 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001820:	4b26      	ldr	r3, [pc, #152]	; (80018bc <HAL_RCC_GetSysClockFreq+0x138>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2210      	movs	r2, #16
 8001826:	4013      	ands	r3, r2
 8001828:	d01a      	beq.n	8001860 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800182a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800182c:	60bb      	str	r3, [r7, #8]
 800182e:	2300      	movs	r3, #0
 8001830:	60fb      	str	r3, [r7, #12]
 8001832:	4a23      	ldr	r2, [pc, #140]	; (80018c0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001834:	2300      	movs	r3, #0
 8001836:	68b8      	ldr	r0, [r7, #8]
 8001838:	68f9      	ldr	r1, [r7, #12]
 800183a:	f7fe fd11 	bl	8000260 <__aeabi_lmul>
 800183e:	0002      	movs	r2, r0
 8001840:	000b      	movs	r3, r1
 8001842:	0010      	movs	r0, r2
 8001844:	0019      	movs	r1, r3
 8001846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001848:	603b      	str	r3, [r7, #0]
 800184a:	2300      	movs	r3, #0
 800184c:	607b      	str	r3, [r7, #4]
 800184e:	683a      	ldr	r2, [r7, #0]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f7fe fce5 	bl	8000220 <__aeabi_uldivmod>
 8001856:	0002      	movs	r2, r0
 8001858:	000b      	movs	r3, r1
 800185a:	0013      	movs	r3, r2
 800185c:	637b      	str	r3, [r7, #52]	; 0x34
 800185e:	e017      	b.n	8001890 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001862:	0018      	movs	r0, r3
 8001864:	2300      	movs	r3, #0
 8001866:	0019      	movs	r1, r3
 8001868:	4a16      	ldr	r2, [pc, #88]	; (80018c4 <HAL_RCC_GetSysClockFreq+0x140>)
 800186a:	2300      	movs	r3, #0
 800186c:	f7fe fcf8 	bl	8000260 <__aeabi_lmul>
 8001870:	0002      	movs	r2, r0
 8001872:	000b      	movs	r3, r1
 8001874:	0010      	movs	r0, r2
 8001876:	0019      	movs	r1, r3
 8001878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800187a:	001c      	movs	r4, r3
 800187c:	2300      	movs	r3, #0
 800187e:	001d      	movs	r5, r3
 8001880:	0022      	movs	r2, r4
 8001882:	002b      	movs	r3, r5
 8001884:	f7fe fccc 	bl	8000220 <__aeabi_uldivmod>
 8001888:	0002      	movs	r2, r0
 800188a:	000b      	movs	r3, r1
 800188c:	0013      	movs	r3, r2
 800188e:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001890:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001892:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001894:	e00d      	b.n	80018b2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001896:	4b09      	ldr	r3, [pc, #36]	; (80018bc <HAL_RCC_GetSysClockFreq+0x138>)
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	0b5b      	lsrs	r3, r3, #13
 800189c:	2207      	movs	r2, #7
 800189e:	4013      	ands	r3, r2
 80018a0:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80018a2:	6a3b      	ldr	r3, [r7, #32]
 80018a4:	3301      	adds	r3, #1
 80018a6:	2280      	movs	r2, #128	; 0x80
 80018a8:	0212      	lsls	r2, r2, #8
 80018aa:	409a      	lsls	r2, r3
 80018ac:	0013      	movs	r3, r2
 80018ae:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80018b0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80018b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80018b4:	0018      	movs	r0, r3
 80018b6:	46bd      	mov	sp, r7
 80018b8:	b00e      	add	sp, #56	; 0x38
 80018ba:	bdb0      	pop	{r4, r5, r7, pc}
 80018bc:	40021000 	.word	0x40021000
 80018c0:	003d0900 	.word	0x003d0900
 80018c4:	00f42400 	.word	0x00f42400
 80018c8:	007a1200 	.word	0x007a1200
 80018cc:	08002568 	.word	0x08002568

080018d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018d4:	4b02      	ldr	r3, [pc, #8]	; (80018e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80018d6:	681b      	ldr	r3, [r3, #0]
}
 80018d8:	0018      	movs	r0, r3
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	46c0      	nop			; (mov r8, r8)
 80018e0:	20000000 	.word	0x20000000

080018e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80018e8:	f7ff fff2 	bl	80018d0 <HAL_RCC_GetHCLKFreq>
 80018ec:	0001      	movs	r1, r0
 80018ee:	4b06      	ldr	r3, [pc, #24]	; (8001908 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018f0:	68db      	ldr	r3, [r3, #12]
 80018f2:	0a1b      	lsrs	r3, r3, #8
 80018f4:	2207      	movs	r2, #7
 80018f6:	4013      	ands	r3, r2
 80018f8:	4a04      	ldr	r2, [pc, #16]	; (800190c <HAL_RCC_GetPCLK1Freq+0x28>)
 80018fa:	5cd3      	ldrb	r3, [r2, r3]
 80018fc:	40d9      	lsrs	r1, r3
 80018fe:	000b      	movs	r3, r1
}
 8001900:	0018      	movs	r0, r3
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	46c0      	nop			; (mov r8, r8)
 8001908:	40021000 	.word	0x40021000
 800190c:	08002560 	.word	0x08002560

08001910 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001914:	f7ff ffdc 	bl	80018d0 <HAL_RCC_GetHCLKFreq>
 8001918:	0001      	movs	r1, r0
 800191a:	4b06      	ldr	r3, [pc, #24]	; (8001934 <HAL_RCC_GetPCLK2Freq+0x24>)
 800191c:	68db      	ldr	r3, [r3, #12]
 800191e:	0adb      	lsrs	r3, r3, #11
 8001920:	2207      	movs	r2, #7
 8001922:	4013      	ands	r3, r2
 8001924:	4a04      	ldr	r2, [pc, #16]	; (8001938 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001926:	5cd3      	ldrb	r3, [r2, r3]
 8001928:	40d9      	lsrs	r1, r3
 800192a:	000b      	movs	r3, r1
}
 800192c:	0018      	movs	r0, r3
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	46c0      	nop			; (mov r8, r8)
 8001934:	40021000 	.word	0x40021000
 8001938:	08002560 	.word	0x08002560

0800193c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b086      	sub	sp, #24
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001944:	2317      	movs	r3, #23
 8001946:	18fb      	adds	r3, r7, r3
 8001948:	2200      	movs	r2, #0
 800194a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	2220      	movs	r2, #32
 8001952:	4013      	ands	r3, r2
 8001954:	d106      	bne.n	8001964 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	2380      	movs	r3, #128	; 0x80
 800195c:	011b      	lsls	r3, r3, #4
 800195e:	4013      	ands	r3, r2
 8001960:	d100      	bne.n	8001964 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8001962:	e0d9      	b.n	8001b18 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001964:	4b9c      	ldr	r3, [pc, #624]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001966:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001968:	2380      	movs	r3, #128	; 0x80
 800196a:	055b      	lsls	r3, r3, #21
 800196c:	4013      	ands	r3, r2
 800196e:	d10a      	bne.n	8001986 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001970:	4b99      	ldr	r3, [pc, #612]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001972:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001974:	4b98      	ldr	r3, [pc, #608]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001976:	2180      	movs	r1, #128	; 0x80
 8001978:	0549      	lsls	r1, r1, #21
 800197a:	430a      	orrs	r2, r1
 800197c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800197e:	2317      	movs	r3, #23
 8001980:	18fb      	adds	r3, r7, r3
 8001982:	2201      	movs	r2, #1
 8001984:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001986:	4b95      	ldr	r3, [pc, #596]	; (8001bdc <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	2380      	movs	r3, #128	; 0x80
 800198c:	005b      	lsls	r3, r3, #1
 800198e:	4013      	ands	r3, r2
 8001990:	d11a      	bne.n	80019c8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001992:	4b92      	ldr	r3, [pc, #584]	; (8001bdc <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	4b91      	ldr	r3, [pc, #580]	; (8001bdc <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8001998:	2180      	movs	r1, #128	; 0x80
 800199a:	0049      	lsls	r1, r1, #1
 800199c:	430a      	orrs	r2, r1
 800199e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019a0:	f7fe ff92 	bl	80008c8 <HAL_GetTick>
 80019a4:	0003      	movs	r3, r0
 80019a6:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019a8:	e008      	b.n	80019bc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019aa:	f7fe ff8d 	bl	80008c8 <HAL_GetTick>
 80019ae:	0002      	movs	r2, r0
 80019b0:	693b      	ldr	r3, [r7, #16]
 80019b2:	1ad3      	subs	r3, r2, r3
 80019b4:	2b64      	cmp	r3, #100	; 0x64
 80019b6:	d901      	bls.n	80019bc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80019b8:	2303      	movs	r3, #3
 80019ba:	e108      	b.n	8001bce <HAL_RCCEx_PeriphCLKConfig+0x292>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019bc:	4b87      	ldr	r3, [pc, #540]	; (8001bdc <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	2380      	movs	r3, #128	; 0x80
 80019c2:	005b      	lsls	r3, r3, #1
 80019c4:	4013      	ands	r3, r2
 80019c6:	d0f0      	beq.n	80019aa <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80019c8:	4b83      	ldr	r3, [pc, #524]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	23c0      	movs	r3, #192	; 0xc0
 80019ce:	039b      	lsls	r3, r3, #14
 80019d0:	4013      	ands	r3, r2
 80019d2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	685a      	ldr	r2, [r3, #4]
 80019d8:	23c0      	movs	r3, #192	; 0xc0
 80019da:	039b      	lsls	r3, r3, #14
 80019dc:	4013      	ands	r3, r2
 80019de:	68fa      	ldr	r2, [r7, #12]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d107      	bne.n	80019f4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	689a      	ldr	r2, [r3, #8]
 80019e8:	23c0      	movs	r3, #192	; 0xc0
 80019ea:	039b      	lsls	r3, r3, #14
 80019ec:	4013      	ands	r3, r2
 80019ee:	68fa      	ldr	r2, [r7, #12]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d013      	beq.n	8001a1c <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	685a      	ldr	r2, [r3, #4]
 80019f8:	23c0      	movs	r3, #192	; 0xc0
 80019fa:	029b      	lsls	r3, r3, #10
 80019fc:	401a      	ands	r2, r3
 80019fe:	23c0      	movs	r3, #192	; 0xc0
 8001a00:	029b      	lsls	r3, r3, #10
 8001a02:	429a      	cmp	r2, r3
 8001a04:	d10a      	bne.n	8001a1c <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001a06:	4b74      	ldr	r3, [pc, #464]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	2380      	movs	r3, #128	; 0x80
 8001a0c:	029b      	lsls	r3, r3, #10
 8001a0e:	401a      	ands	r2, r3
 8001a10:	2380      	movs	r3, #128	; 0x80
 8001a12:	029b      	lsls	r3, r3, #10
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d101      	bne.n	8001a1c <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	e0d8      	b.n	8001bce <HAL_RCCEx_PeriphCLKConfig+0x292>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001a1c:	4b6e      	ldr	r3, [pc, #440]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001a1e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a20:	23c0      	movs	r3, #192	; 0xc0
 8001a22:	029b      	lsls	r3, r3, #10
 8001a24:	4013      	ands	r3, r2
 8001a26:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d049      	beq.n	8001ac2 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	685a      	ldr	r2, [r3, #4]
 8001a32:	23c0      	movs	r3, #192	; 0xc0
 8001a34:	029b      	lsls	r3, r3, #10
 8001a36:	4013      	ands	r3, r2
 8001a38:	68fa      	ldr	r2, [r7, #12]
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	d004      	beq.n	8001a48 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2220      	movs	r2, #32
 8001a44:	4013      	ands	r3, r2
 8001a46:	d10d      	bne.n	8001a64 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	689a      	ldr	r2, [r3, #8]
 8001a4c:	23c0      	movs	r3, #192	; 0xc0
 8001a4e:	029b      	lsls	r3, r3, #10
 8001a50:	4013      	ands	r3, r2
 8001a52:	68fa      	ldr	r2, [r7, #12]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d034      	beq.n	8001ac2 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	2380      	movs	r3, #128	; 0x80
 8001a5e:	011b      	lsls	r3, r3, #4
 8001a60:	4013      	ands	r3, r2
 8001a62:	d02e      	beq.n	8001ac2 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001a64:	4b5c      	ldr	r3, [pc, #368]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001a66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a68:	4a5d      	ldr	r2, [pc, #372]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a6e:	4b5a      	ldr	r3, [pc, #360]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001a70:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a72:	4b59      	ldr	r3, [pc, #356]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001a74:	2180      	movs	r1, #128	; 0x80
 8001a76:	0309      	lsls	r1, r1, #12
 8001a78:	430a      	orrs	r2, r1
 8001a7a:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001a7c:	4b56      	ldr	r3, [pc, #344]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001a7e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a80:	4b55      	ldr	r3, [pc, #340]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001a82:	4958      	ldr	r1, [pc, #352]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8001a84:	400a      	ands	r2, r1
 8001a86:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001a88:	4b53      	ldr	r3, [pc, #332]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001a8a:	68fa      	ldr	r2, [r7, #12]
 8001a8c:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001a8e:	68fa      	ldr	r2, [r7, #12]
 8001a90:	2380      	movs	r3, #128	; 0x80
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	4013      	ands	r3, r2
 8001a96:	d014      	beq.n	8001ac2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a98:	f7fe ff16 	bl	80008c8 <HAL_GetTick>
 8001a9c:	0003      	movs	r3, r0
 8001a9e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001aa0:	e009      	b.n	8001ab6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001aa2:	f7fe ff11 	bl	80008c8 <HAL_GetTick>
 8001aa6:	0002      	movs	r2, r0
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	4a4e      	ldr	r2, [pc, #312]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d901      	bls.n	8001ab6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	e08b      	b.n	8001bce <HAL_RCCEx_PeriphCLKConfig+0x292>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ab6:	4b48      	ldr	r3, [pc, #288]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001ab8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001aba:	2380      	movs	r3, #128	; 0x80
 8001abc:	009b      	lsls	r3, r3, #2
 8001abe:	4013      	ands	r3, r2
 8001ac0:	d0ef      	beq.n	8001aa2 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	685a      	ldr	r2, [r3, #4]
 8001ac6:	23c0      	movs	r3, #192	; 0xc0
 8001ac8:	029b      	lsls	r3, r3, #10
 8001aca:	401a      	ands	r2, r3
 8001acc:	23c0      	movs	r3, #192	; 0xc0
 8001ace:	029b      	lsls	r3, r3, #10
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d10c      	bne.n	8001aee <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8001ad4:	4b40      	ldr	r3, [pc, #256]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a44      	ldr	r2, [pc, #272]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8001ada:	4013      	ands	r3, r2
 8001adc:	0019      	movs	r1, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	685a      	ldr	r2, [r3, #4]
 8001ae2:	23c0      	movs	r3, #192	; 0xc0
 8001ae4:	039b      	lsls	r3, r3, #14
 8001ae6:	401a      	ands	r2, r3
 8001ae8:	4b3b      	ldr	r3, [pc, #236]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001aea:	430a      	orrs	r2, r1
 8001aec:	601a      	str	r2, [r3, #0]
 8001aee:	4b3a      	ldr	r3, [pc, #232]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001af0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	685a      	ldr	r2, [r3, #4]
 8001af6:	23c0      	movs	r3, #192	; 0xc0
 8001af8:	029b      	lsls	r3, r3, #10
 8001afa:	401a      	ands	r2, r3
 8001afc:	4b36      	ldr	r3, [pc, #216]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001afe:	430a      	orrs	r2, r1
 8001b00:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b02:	2317      	movs	r3, #23
 8001b04:	18fb      	adds	r3, r7, r3
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d105      	bne.n	8001b18 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b0c:	4b32      	ldr	r3, [pc, #200]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001b0e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001b10:	4b31      	ldr	r3, [pc, #196]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001b12:	4937      	ldr	r1, [pc, #220]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8001b14:	400a      	ands	r2, r1
 8001b16:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	4013      	ands	r3, r2
 8001b20:	d009      	beq.n	8001b36 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001b22:	4b2d      	ldr	r3, [pc, #180]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b26:	2203      	movs	r2, #3
 8001b28:	4393      	bics	r3, r2
 8001b2a:	0019      	movs	r1, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	68da      	ldr	r2, [r3, #12]
 8001b30:	4b29      	ldr	r3, [pc, #164]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001b32:	430a      	orrs	r2, r1
 8001b34:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2202      	movs	r2, #2
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	d009      	beq.n	8001b54 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001b40:	4b25      	ldr	r3, [pc, #148]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001b42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b44:	220c      	movs	r2, #12
 8001b46:	4393      	bics	r3, r2
 8001b48:	0019      	movs	r1, r3
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	691a      	ldr	r2, [r3, #16]
 8001b4e:	4b22      	ldr	r3, [pc, #136]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001b50:	430a      	orrs	r2, r1
 8001b52:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2204      	movs	r2, #4
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	d009      	beq.n	8001b72 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001b5e:	4b1e      	ldr	r3, [pc, #120]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b62:	4a24      	ldr	r2, [pc, #144]	; (8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001b64:	4013      	ands	r3, r2
 8001b66:	0019      	movs	r1, r3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	695a      	ldr	r2, [r3, #20]
 8001b6c:	4b1a      	ldr	r3, [pc, #104]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001b6e:	430a      	orrs	r2, r1
 8001b70:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2208      	movs	r2, #8
 8001b78:	4013      	ands	r3, r2
 8001b7a:	d009      	beq.n	8001b90 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001b7c:	4b16      	ldr	r3, [pc, #88]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001b7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b80:	4a1d      	ldr	r2, [pc, #116]	; (8001bf8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001b82:	4013      	ands	r3, r2
 8001b84:	0019      	movs	r1, r3
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	699a      	ldr	r2, [r3, #24]
 8001b8a:	4b13      	ldr	r3, [pc, #76]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001b8c:	430a      	orrs	r2, r1
 8001b8e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	2240      	movs	r2, #64	; 0x40
 8001b96:	4013      	ands	r3, r2
 8001b98:	d009      	beq.n	8001bae <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001b9a:	4b0f      	ldr	r3, [pc, #60]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001b9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b9e:	4a17      	ldr	r2, [pc, #92]	; (8001bfc <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	0019      	movs	r1, r3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6a1a      	ldr	r2, [r3, #32]
 8001ba8:	4b0b      	ldr	r3, [pc, #44]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001baa:	430a      	orrs	r2, r1
 8001bac:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	2280      	movs	r2, #128	; 0x80
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	d009      	beq.n	8001bcc <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001bb8:	4b07      	ldr	r3, [pc, #28]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001bba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bbc:	4a10      	ldr	r2, [pc, #64]	; (8001c00 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	0019      	movs	r1, r3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	69da      	ldr	r2, [r3, #28]
 8001bc6:	4b04      	ldr	r3, [pc, #16]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001bc8:	430a      	orrs	r2, r1
 8001bca:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8001bcc:	2300      	movs	r3, #0
}
 8001bce:	0018      	movs	r0, r3
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	b006      	add	sp, #24
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	46c0      	nop			; (mov r8, r8)
 8001bd8:	40021000 	.word	0x40021000
 8001bdc:	40007000 	.word	0x40007000
 8001be0:	fffcffff 	.word	0xfffcffff
 8001be4:	fff7ffff 	.word	0xfff7ffff
 8001be8:	00001388 	.word	0x00001388
 8001bec:	ffcfffff 	.word	0xffcfffff
 8001bf0:	efffffff 	.word	0xefffffff
 8001bf4:	fffff3ff 	.word	0xfffff3ff
 8001bf8:	ffffcfff 	.word	0xffffcfff
 8001bfc:	fbffffff 	.word	0xfbffffff
 8001c00:	fff3ffff 	.word	0xfff3ffff

08001c04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d101      	bne.n	8001c16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e044      	b.n	8001ca0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d107      	bne.n	8001c2e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2274      	movs	r2, #116	; 0x74
 8001c22:	2100      	movs	r1, #0
 8001c24:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	0018      	movs	r0, r3
 8001c2a:	f7fe fd5d 	bl	80006e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2224      	movs	r2, #36	; 0x24
 8001c32:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	2101      	movs	r1, #1
 8001c40:	438a      	bics	r2, r1
 8001c42:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	0018      	movs	r0, r3
 8001c48:	f000 f830 	bl	8001cac <UART_SetConfig>
 8001c4c:	0003      	movs	r3, r0
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d101      	bne.n	8001c56 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e024      	b.n	8001ca0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d003      	beq.n	8001c66 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	0018      	movs	r0, r3
 8001c62:	f000 fac3 	bl	80021ec <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	685a      	ldr	r2, [r3, #4]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	490d      	ldr	r1, [pc, #52]	; (8001ca8 <HAL_UART_Init+0xa4>)
 8001c72:	400a      	ands	r2, r1
 8001c74:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	689a      	ldr	r2, [r3, #8]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	212a      	movs	r1, #42	; 0x2a
 8001c82:	438a      	bics	r2, r1
 8001c84:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2101      	movs	r1, #1
 8001c92:	430a      	orrs	r2, r1
 8001c94:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	0018      	movs	r0, r3
 8001c9a:	f000 fb5b 	bl	8002354 <UART_CheckIdleState>
 8001c9e:	0003      	movs	r3, r0
}
 8001ca0:	0018      	movs	r0, r3
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	b002      	add	sp, #8
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	ffffb7ff 	.word	0xffffb7ff

08001cac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001cac:	b5b0      	push	{r4, r5, r7, lr}
 8001cae:	b08e      	sub	sp, #56	; 0x38
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001cb4:	231a      	movs	r3, #26
 8001cb6:	2218      	movs	r2, #24
 8001cb8:	4694      	mov	ip, r2
 8001cba:	44bc      	add	ip, r7
 8001cbc:	4463      	add	r3, ip
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	689a      	ldr	r2, [r3, #8]
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	691b      	ldr	r3, [r3, #16]
 8001cca:	431a      	orrs	r2, r3
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	695b      	ldr	r3, [r3, #20]
 8001cd0:	431a      	orrs	r2, r3
 8001cd2:	69fb      	ldr	r3, [r7, #28]
 8001cd4:	69db      	ldr	r3, [r3, #28]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4ac1      	ldr	r2, [pc, #772]	; (8001fe8 <UART_SetConfig+0x33c>)
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	0019      	movs	r1, r3
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001cec:	430a      	orrs	r2, r1
 8001cee:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	4abd      	ldr	r2, [pc, #756]	; (8001fec <UART_SetConfig+0x340>)
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	0019      	movs	r1, r3
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	68da      	ldr	r2, [r3, #12]
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	430a      	orrs	r2, r1
 8001d06:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	699b      	ldr	r3, [r3, #24]
 8001d0c:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4ab7      	ldr	r2, [pc, #732]	; (8001ff0 <UART_SetConfig+0x344>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d004      	beq.n	8001d22 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001d18:	69fb      	ldr	r3, [r7, #28]
 8001d1a:	6a1b      	ldr	r3, [r3, #32]
 8001d1c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	4ab2      	ldr	r2, [pc, #712]	; (8001ff4 <UART_SetConfig+0x348>)
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	0019      	movs	r1, r3
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d34:	430a      	orrs	r2, r1
 8001d36:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001d38:	69fb      	ldr	r3, [r7, #28]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4aae      	ldr	r2, [pc, #696]	; (8001ff8 <UART_SetConfig+0x34c>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d136      	bne.n	8001db0 <UART_SetConfig+0x104>
 8001d42:	4bae      	ldr	r3, [pc, #696]	; (8001ffc <UART_SetConfig+0x350>)
 8001d44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d46:	2203      	movs	r2, #3
 8001d48:	4013      	ands	r3, r2
 8001d4a:	2b03      	cmp	r3, #3
 8001d4c:	d020      	beq.n	8001d90 <UART_SetConfig+0xe4>
 8001d4e:	d827      	bhi.n	8001da0 <UART_SetConfig+0xf4>
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	d00d      	beq.n	8001d70 <UART_SetConfig+0xc4>
 8001d54:	d824      	bhi.n	8001da0 <UART_SetConfig+0xf4>
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d002      	beq.n	8001d60 <UART_SetConfig+0xb4>
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d010      	beq.n	8001d80 <UART_SetConfig+0xd4>
 8001d5e:	e01f      	b.n	8001da0 <UART_SetConfig+0xf4>
 8001d60:	231b      	movs	r3, #27
 8001d62:	2218      	movs	r2, #24
 8001d64:	4694      	mov	ip, r2
 8001d66:	44bc      	add	ip, r7
 8001d68:	4463      	add	r3, ip
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	701a      	strb	r2, [r3, #0]
 8001d6e:	e0ab      	b.n	8001ec8 <UART_SetConfig+0x21c>
 8001d70:	231b      	movs	r3, #27
 8001d72:	2218      	movs	r2, #24
 8001d74:	4694      	mov	ip, r2
 8001d76:	44bc      	add	ip, r7
 8001d78:	4463      	add	r3, ip
 8001d7a:	2202      	movs	r2, #2
 8001d7c:	701a      	strb	r2, [r3, #0]
 8001d7e:	e0a3      	b.n	8001ec8 <UART_SetConfig+0x21c>
 8001d80:	231b      	movs	r3, #27
 8001d82:	2218      	movs	r2, #24
 8001d84:	4694      	mov	ip, r2
 8001d86:	44bc      	add	ip, r7
 8001d88:	4463      	add	r3, ip
 8001d8a:	2204      	movs	r2, #4
 8001d8c:	701a      	strb	r2, [r3, #0]
 8001d8e:	e09b      	b.n	8001ec8 <UART_SetConfig+0x21c>
 8001d90:	231b      	movs	r3, #27
 8001d92:	2218      	movs	r2, #24
 8001d94:	4694      	mov	ip, r2
 8001d96:	44bc      	add	ip, r7
 8001d98:	4463      	add	r3, ip
 8001d9a:	2208      	movs	r2, #8
 8001d9c:	701a      	strb	r2, [r3, #0]
 8001d9e:	e093      	b.n	8001ec8 <UART_SetConfig+0x21c>
 8001da0:	231b      	movs	r3, #27
 8001da2:	2218      	movs	r2, #24
 8001da4:	4694      	mov	ip, r2
 8001da6:	44bc      	add	ip, r7
 8001da8:	4463      	add	r3, ip
 8001daa:	2210      	movs	r2, #16
 8001dac:	701a      	strb	r2, [r3, #0]
 8001dae:	e08b      	b.n	8001ec8 <UART_SetConfig+0x21c>
 8001db0:	69fb      	ldr	r3, [r7, #28]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a92      	ldr	r2, [pc, #584]	; (8002000 <UART_SetConfig+0x354>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d136      	bne.n	8001e28 <UART_SetConfig+0x17c>
 8001dba:	4b90      	ldr	r3, [pc, #576]	; (8001ffc <UART_SetConfig+0x350>)
 8001dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dbe:	220c      	movs	r2, #12
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	2b0c      	cmp	r3, #12
 8001dc4:	d020      	beq.n	8001e08 <UART_SetConfig+0x15c>
 8001dc6:	d827      	bhi.n	8001e18 <UART_SetConfig+0x16c>
 8001dc8:	2b08      	cmp	r3, #8
 8001dca:	d00d      	beq.n	8001de8 <UART_SetConfig+0x13c>
 8001dcc:	d824      	bhi.n	8001e18 <UART_SetConfig+0x16c>
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d002      	beq.n	8001dd8 <UART_SetConfig+0x12c>
 8001dd2:	2b04      	cmp	r3, #4
 8001dd4:	d010      	beq.n	8001df8 <UART_SetConfig+0x14c>
 8001dd6:	e01f      	b.n	8001e18 <UART_SetConfig+0x16c>
 8001dd8:	231b      	movs	r3, #27
 8001dda:	2218      	movs	r2, #24
 8001ddc:	4694      	mov	ip, r2
 8001dde:	44bc      	add	ip, r7
 8001de0:	4463      	add	r3, ip
 8001de2:	2200      	movs	r2, #0
 8001de4:	701a      	strb	r2, [r3, #0]
 8001de6:	e06f      	b.n	8001ec8 <UART_SetConfig+0x21c>
 8001de8:	231b      	movs	r3, #27
 8001dea:	2218      	movs	r2, #24
 8001dec:	4694      	mov	ip, r2
 8001dee:	44bc      	add	ip, r7
 8001df0:	4463      	add	r3, ip
 8001df2:	2202      	movs	r2, #2
 8001df4:	701a      	strb	r2, [r3, #0]
 8001df6:	e067      	b.n	8001ec8 <UART_SetConfig+0x21c>
 8001df8:	231b      	movs	r3, #27
 8001dfa:	2218      	movs	r2, #24
 8001dfc:	4694      	mov	ip, r2
 8001dfe:	44bc      	add	ip, r7
 8001e00:	4463      	add	r3, ip
 8001e02:	2204      	movs	r2, #4
 8001e04:	701a      	strb	r2, [r3, #0]
 8001e06:	e05f      	b.n	8001ec8 <UART_SetConfig+0x21c>
 8001e08:	231b      	movs	r3, #27
 8001e0a:	2218      	movs	r2, #24
 8001e0c:	4694      	mov	ip, r2
 8001e0e:	44bc      	add	ip, r7
 8001e10:	4463      	add	r3, ip
 8001e12:	2208      	movs	r2, #8
 8001e14:	701a      	strb	r2, [r3, #0]
 8001e16:	e057      	b.n	8001ec8 <UART_SetConfig+0x21c>
 8001e18:	231b      	movs	r3, #27
 8001e1a:	2218      	movs	r2, #24
 8001e1c:	4694      	mov	ip, r2
 8001e1e:	44bc      	add	ip, r7
 8001e20:	4463      	add	r3, ip
 8001e22:	2210      	movs	r2, #16
 8001e24:	701a      	strb	r2, [r3, #0]
 8001e26:	e04f      	b.n	8001ec8 <UART_SetConfig+0x21c>
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a70      	ldr	r2, [pc, #448]	; (8001ff0 <UART_SetConfig+0x344>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d143      	bne.n	8001eba <UART_SetConfig+0x20e>
 8001e32:	4b72      	ldr	r3, [pc, #456]	; (8001ffc <UART_SetConfig+0x350>)
 8001e34:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001e36:	23c0      	movs	r3, #192	; 0xc0
 8001e38:	011b      	lsls	r3, r3, #4
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	22c0      	movs	r2, #192	; 0xc0
 8001e3e:	0112      	lsls	r2, r2, #4
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d02a      	beq.n	8001e9a <UART_SetConfig+0x1ee>
 8001e44:	22c0      	movs	r2, #192	; 0xc0
 8001e46:	0112      	lsls	r2, r2, #4
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d82e      	bhi.n	8001eaa <UART_SetConfig+0x1fe>
 8001e4c:	2280      	movs	r2, #128	; 0x80
 8001e4e:	0112      	lsls	r2, r2, #4
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d012      	beq.n	8001e7a <UART_SetConfig+0x1ce>
 8001e54:	2280      	movs	r2, #128	; 0x80
 8001e56:	0112      	lsls	r2, r2, #4
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d826      	bhi.n	8001eaa <UART_SetConfig+0x1fe>
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d004      	beq.n	8001e6a <UART_SetConfig+0x1be>
 8001e60:	2280      	movs	r2, #128	; 0x80
 8001e62:	00d2      	lsls	r2, r2, #3
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d010      	beq.n	8001e8a <UART_SetConfig+0x1de>
 8001e68:	e01f      	b.n	8001eaa <UART_SetConfig+0x1fe>
 8001e6a:	231b      	movs	r3, #27
 8001e6c:	2218      	movs	r2, #24
 8001e6e:	4694      	mov	ip, r2
 8001e70:	44bc      	add	ip, r7
 8001e72:	4463      	add	r3, ip
 8001e74:	2200      	movs	r2, #0
 8001e76:	701a      	strb	r2, [r3, #0]
 8001e78:	e026      	b.n	8001ec8 <UART_SetConfig+0x21c>
 8001e7a:	231b      	movs	r3, #27
 8001e7c:	2218      	movs	r2, #24
 8001e7e:	4694      	mov	ip, r2
 8001e80:	44bc      	add	ip, r7
 8001e82:	4463      	add	r3, ip
 8001e84:	2202      	movs	r2, #2
 8001e86:	701a      	strb	r2, [r3, #0]
 8001e88:	e01e      	b.n	8001ec8 <UART_SetConfig+0x21c>
 8001e8a:	231b      	movs	r3, #27
 8001e8c:	2218      	movs	r2, #24
 8001e8e:	4694      	mov	ip, r2
 8001e90:	44bc      	add	ip, r7
 8001e92:	4463      	add	r3, ip
 8001e94:	2204      	movs	r2, #4
 8001e96:	701a      	strb	r2, [r3, #0]
 8001e98:	e016      	b.n	8001ec8 <UART_SetConfig+0x21c>
 8001e9a:	231b      	movs	r3, #27
 8001e9c:	2218      	movs	r2, #24
 8001e9e:	4694      	mov	ip, r2
 8001ea0:	44bc      	add	ip, r7
 8001ea2:	4463      	add	r3, ip
 8001ea4:	2208      	movs	r2, #8
 8001ea6:	701a      	strb	r2, [r3, #0]
 8001ea8:	e00e      	b.n	8001ec8 <UART_SetConfig+0x21c>
 8001eaa:	231b      	movs	r3, #27
 8001eac:	2218      	movs	r2, #24
 8001eae:	4694      	mov	ip, r2
 8001eb0:	44bc      	add	ip, r7
 8001eb2:	4463      	add	r3, ip
 8001eb4:	2210      	movs	r2, #16
 8001eb6:	701a      	strb	r2, [r3, #0]
 8001eb8:	e006      	b.n	8001ec8 <UART_SetConfig+0x21c>
 8001eba:	231b      	movs	r3, #27
 8001ebc:	2218      	movs	r2, #24
 8001ebe:	4694      	mov	ip, r2
 8001ec0:	44bc      	add	ip, r7
 8001ec2:	4463      	add	r3, ip
 8001ec4:	2210      	movs	r2, #16
 8001ec6:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8001ec8:	69fb      	ldr	r3, [r7, #28]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a48      	ldr	r2, [pc, #288]	; (8001ff0 <UART_SetConfig+0x344>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d000      	beq.n	8001ed4 <UART_SetConfig+0x228>
 8001ed2:	e09b      	b.n	800200c <UART_SetConfig+0x360>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8001ed4:	231b      	movs	r3, #27
 8001ed6:	2218      	movs	r2, #24
 8001ed8:	4694      	mov	ip, r2
 8001eda:	44bc      	add	ip, r7
 8001edc:	4463      	add	r3, ip
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	2b08      	cmp	r3, #8
 8001ee2:	d01d      	beq.n	8001f20 <UART_SetConfig+0x274>
 8001ee4:	dc20      	bgt.n	8001f28 <UART_SetConfig+0x27c>
 8001ee6:	2b04      	cmp	r3, #4
 8001ee8:	d015      	beq.n	8001f16 <UART_SetConfig+0x26a>
 8001eea:	dc1d      	bgt.n	8001f28 <UART_SetConfig+0x27c>
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d002      	beq.n	8001ef6 <UART_SetConfig+0x24a>
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d005      	beq.n	8001f00 <UART_SetConfig+0x254>
 8001ef4:	e018      	b.n	8001f28 <UART_SetConfig+0x27c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001ef6:	f7ff fcf5 	bl	80018e4 <HAL_RCC_GetPCLK1Freq>
 8001efa:	0003      	movs	r3, r0
 8001efc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8001efe:	e01d      	b.n	8001f3c <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001f00:	4b3e      	ldr	r3, [pc, #248]	; (8001ffc <UART_SetConfig+0x350>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	2210      	movs	r2, #16
 8001f06:	4013      	ands	r3, r2
 8001f08:	d002      	beq.n	8001f10 <UART_SetConfig+0x264>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8001f0a:	4b3e      	ldr	r3, [pc, #248]	; (8002004 <UART_SetConfig+0x358>)
 8001f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8001f0e:	e015      	b.n	8001f3c <UART_SetConfig+0x290>
          pclk = (uint32_t) HSI_VALUE;
 8001f10:	4b3d      	ldr	r3, [pc, #244]	; (8002008 <UART_SetConfig+0x35c>)
 8001f12:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8001f14:	e012      	b.n	8001f3c <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001f16:	f7ff fc35 	bl	8001784 <HAL_RCC_GetSysClockFreq>
 8001f1a:	0003      	movs	r3, r0
 8001f1c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8001f1e:	e00d      	b.n	8001f3c <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001f20:	2380      	movs	r3, #128	; 0x80
 8001f22:	021b      	lsls	r3, r3, #8
 8001f24:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8001f26:	e009      	b.n	8001f3c <UART_SetConfig+0x290>
      default:
        pclk = 0U;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8001f2c:	231a      	movs	r3, #26
 8001f2e:	2218      	movs	r2, #24
 8001f30:	4694      	mov	ip, r2
 8001f32:	44bc      	add	ip, r7
 8001f34:	4463      	add	r3, ip
 8001f36:	2201      	movs	r2, #1
 8001f38:	701a      	strb	r2, [r3, #0]
        break;
 8001f3a:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8001f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d100      	bne.n	8001f44 <UART_SetConfig+0x298>
 8001f42:	e139      	b.n	80021b8 <UART_SetConfig+0x50c>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	685a      	ldr	r2, [r3, #4]
 8001f48:	0013      	movs	r3, r2
 8001f4a:	005b      	lsls	r3, r3, #1
 8001f4c:	189b      	adds	r3, r3, r2
 8001f4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d305      	bcc.n	8001f60 <UART_SetConfig+0x2b4>
          (pclk > (4096U * huart->Init.BaudRate)))
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8001f5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d907      	bls.n	8001f70 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8001f60:	231a      	movs	r3, #26
 8001f62:	2218      	movs	r2, #24
 8001f64:	4694      	mov	ip, r2
 8001f66:	44bc      	add	ip, r7
 8001f68:	4463      	add	r3, ip
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	701a      	strb	r2, [r3, #0]
 8001f6e:	e123      	b.n	80021b8 <UART_SetConfig+0x50c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8001f70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f72:	613b      	str	r3, [r7, #16]
 8001f74:	2300      	movs	r3, #0
 8001f76:	617b      	str	r3, [r7, #20]
 8001f78:	6939      	ldr	r1, [r7, #16]
 8001f7a:	697a      	ldr	r2, [r7, #20]
 8001f7c:	000b      	movs	r3, r1
 8001f7e:	0e1b      	lsrs	r3, r3, #24
 8001f80:	0010      	movs	r0, r2
 8001f82:	0205      	lsls	r5, r0, #8
 8001f84:	431d      	orrs	r5, r3
 8001f86:	000b      	movs	r3, r1
 8001f88:	021c      	lsls	r4, r3, #8
 8001f8a:	69fb      	ldr	r3, [r7, #28]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	085b      	lsrs	r3, r3, #1
 8001f90:	60bb      	str	r3, [r7, #8]
 8001f92:	2300      	movs	r3, #0
 8001f94:	60fb      	str	r3, [r7, #12]
 8001f96:	68b8      	ldr	r0, [r7, #8]
 8001f98:	68f9      	ldr	r1, [r7, #12]
 8001f9a:	1900      	adds	r0, r0, r4
 8001f9c:	4169      	adcs	r1, r5
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	603b      	str	r3, [r7, #0]
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	607b      	str	r3, [r7, #4]
 8001fa8:	683a      	ldr	r2, [r7, #0]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	f7fe f938 	bl	8000220 <__aeabi_uldivmod>
 8001fb0:	0002      	movs	r2, r0
 8001fb2:	000b      	movs	r3, r1
 8001fb4:	0013      	movs	r3, r2
 8001fb6:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001fb8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001fba:	23c0      	movs	r3, #192	; 0xc0
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d309      	bcc.n	8001fd6 <UART_SetConfig+0x32a>
 8001fc2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001fc4:	2380      	movs	r3, #128	; 0x80
 8001fc6:	035b      	lsls	r3, r3, #13
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d204      	bcs.n	8001fd6 <UART_SetConfig+0x32a>
        {
          huart->Instance->BRR = usartdiv;
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001fd2:	60da      	str	r2, [r3, #12]
 8001fd4:	e0f0      	b.n	80021b8 <UART_SetConfig+0x50c>
        }
        else
        {
          ret = HAL_ERROR;
 8001fd6:	231a      	movs	r3, #26
 8001fd8:	2218      	movs	r2, #24
 8001fda:	4694      	mov	ip, r2
 8001fdc:	44bc      	add	ip, r7
 8001fde:	4463      	add	r3, ip
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	701a      	strb	r2, [r3, #0]
 8001fe4:	e0e8      	b.n	80021b8 <UART_SetConfig+0x50c>
 8001fe6:	46c0      	nop			; (mov r8, r8)
 8001fe8:	efff69f3 	.word	0xefff69f3
 8001fec:	ffffcfff 	.word	0xffffcfff
 8001ff0:	40004800 	.word	0x40004800
 8001ff4:	fffff4ff 	.word	0xfffff4ff
 8001ff8:	40013800 	.word	0x40013800
 8001ffc:	40021000 	.word	0x40021000
 8002000:	40004400 	.word	0x40004400
 8002004:	003d0900 	.word	0x003d0900
 8002008:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800200c:	69fb      	ldr	r3, [r7, #28]
 800200e:	69da      	ldr	r2, [r3, #28]
 8002010:	2380      	movs	r3, #128	; 0x80
 8002012:	021b      	lsls	r3, r3, #8
 8002014:	429a      	cmp	r2, r3
 8002016:	d000      	beq.n	800201a <UART_SetConfig+0x36e>
 8002018:	e074      	b.n	8002104 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 800201a:	231b      	movs	r3, #27
 800201c:	2218      	movs	r2, #24
 800201e:	4694      	mov	ip, r2
 8002020:	44bc      	add	ip, r7
 8002022:	4463      	add	r3, ip
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	2b08      	cmp	r3, #8
 8002028:	d822      	bhi.n	8002070 <UART_SetConfig+0x3c4>
 800202a:	009a      	lsls	r2, r3, #2
 800202c:	4b6a      	ldr	r3, [pc, #424]	; (80021d8 <UART_SetConfig+0x52c>)
 800202e:	18d3      	adds	r3, r2, r3
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002034:	f7ff fc56 	bl	80018e4 <HAL_RCC_GetPCLK1Freq>
 8002038:	0003      	movs	r3, r0
 800203a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800203c:	e022      	b.n	8002084 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800203e:	f7ff fc67 	bl	8001910 <HAL_RCC_GetPCLK2Freq>
 8002042:	0003      	movs	r3, r0
 8002044:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002046:	e01d      	b.n	8002084 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002048:	4b64      	ldr	r3, [pc, #400]	; (80021dc <UART_SetConfig+0x530>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2210      	movs	r2, #16
 800204e:	4013      	ands	r3, r2
 8002050:	d002      	beq.n	8002058 <UART_SetConfig+0x3ac>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002052:	4b63      	ldr	r3, [pc, #396]	; (80021e0 <UART_SetConfig+0x534>)
 8002054:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002056:	e015      	b.n	8002084 <UART_SetConfig+0x3d8>
          pclk = (uint32_t) HSI_VALUE;
 8002058:	4b62      	ldr	r3, [pc, #392]	; (80021e4 <UART_SetConfig+0x538>)
 800205a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800205c:	e012      	b.n	8002084 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800205e:	f7ff fb91 	bl	8001784 <HAL_RCC_GetSysClockFreq>
 8002062:	0003      	movs	r3, r0
 8002064:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002066:	e00d      	b.n	8002084 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002068:	2380      	movs	r3, #128	; 0x80
 800206a:	021b      	lsls	r3, r3, #8
 800206c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800206e:	e009      	b.n	8002084 <UART_SetConfig+0x3d8>
      default:
        pclk = 0U;
 8002070:	2300      	movs	r3, #0
 8002072:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002074:	231a      	movs	r3, #26
 8002076:	2218      	movs	r2, #24
 8002078:	4694      	mov	ip, r2
 800207a:	44bc      	add	ip, r7
 800207c:	4463      	add	r3, ip
 800207e:	2201      	movs	r2, #1
 8002080:	701a      	strb	r2, [r3, #0]
        break;
 8002082:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002086:	2b00      	cmp	r3, #0
 8002088:	d100      	bne.n	800208c <UART_SetConfig+0x3e0>
 800208a:	e095      	b.n	80021b8 <UART_SetConfig+0x50c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800208c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800208e:	005a      	lsls	r2, r3, #1
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	085b      	lsrs	r3, r3, #1
 8002096:	18d2      	adds	r2, r2, r3
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	0019      	movs	r1, r3
 800209e:	0010      	movs	r0, r2
 80020a0:	f7fe f832 	bl	8000108 <__udivsi3>
 80020a4:	0003      	movs	r3, r0
 80020a6:	b29b      	uxth	r3, r3
 80020a8:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80020aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020ac:	2b0f      	cmp	r3, #15
 80020ae:	d921      	bls.n	80020f4 <UART_SetConfig+0x448>
 80020b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80020b2:	2380      	movs	r3, #128	; 0x80
 80020b4:	025b      	lsls	r3, r3, #9
 80020b6:	429a      	cmp	r2, r3
 80020b8:	d21c      	bcs.n	80020f4 <UART_SetConfig+0x448>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80020ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020bc:	b29a      	uxth	r2, r3
 80020be:	200e      	movs	r0, #14
 80020c0:	2418      	movs	r4, #24
 80020c2:	193b      	adds	r3, r7, r4
 80020c4:	181b      	adds	r3, r3, r0
 80020c6:	210f      	movs	r1, #15
 80020c8:	438a      	bics	r2, r1
 80020ca:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80020cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020ce:	085b      	lsrs	r3, r3, #1
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	2207      	movs	r2, #7
 80020d4:	4013      	ands	r3, r2
 80020d6:	b299      	uxth	r1, r3
 80020d8:	193b      	adds	r3, r7, r4
 80020da:	181b      	adds	r3, r3, r0
 80020dc:	193a      	adds	r2, r7, r4
 80020de:	1812      	adds	r2, r2, r0
 80020e0:	8812      	ldrh	r2, [r2, #0]
 80020e2:	430a      	orrs	r2, r1
 80020e4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	193a      	adds	r2, r7, r4
 80020ec:	1812      	adds	r2, r2, r0
 80020ee:	8812      	ldrh	r2, [r2, #0]
 80020f0:	60da      	str	r2, [r3, #12]
 80020f2:	e061      	b.n	80021b8 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 80020f4:	231a      	movs	r3, #26
 80020f6:	2218      	movs	r2, #24
 80020f8:	4694      	mov	ip, r2
 80020fa:	44bc      	add	ip, r7
 80020fc:	4463      	add	r3, ip
 80020fe:	2201      	movs	r2, #1
 8002100:	701a      	strb	r2, [r3, #0]
 8002102:	e059      	b.n	80021b8 <UART_SetConfig+0x50c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002104:	231b      	movs	r3, #27
 8002106:	2218      	movs	r2, #24
 8002108:	4694      	mov	ip, r2
 800210a:	44bc      	add	ip, r7
 800210c:	4463      	add	r3, ip
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	2b08      	cmp	r3, #8
 8002112:	d822      	bhi.n	800215a <UART_SetConfig+0x4ae>
 8002114:	009a      	lsls	r2, r3, #2
 8002116:	4b34      	ldr	r3, [pc, #208]	; (80021e8 <UART_SetConfig+0x53c>)
 8002118:	18d3      	adds	r3, r2, r3
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800211e:	f7ff fbe1 	bl	80018e4 <HAL_RCC_GetPCLK1Freq>
 8002122:	0003      	movs	r3, r0
 8002124:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002126:	e022      	b.n	800216e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002128:	f7ff fbf2 	bl	8001910 <HAL_RCC_GetPCLK2Freq>
 800212c:	0003      	movs	r3, r0
 800212e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002130:	e01d      	b.n	800216e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002132:	4b2a      	ldr	r3, [pc, #168]	; (80021dc <UART_SetConfig+0x530>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	2210      	movs	r2, #16
 8002138:	4013      	ands	r3, r2
 800213a:	d002      	beq.n	8002142 <UART_SetConfig+0x496>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800213c:	4b28      	ldr	r3, [pc, #160]	; (80021e0 <UART_SetConfig+0x534>)
 800213e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002140:	e015      	b.n	800216e <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8002142:	4b28      	ldr	r3, [pc, #160]	; (80021e4 <UART_SetConfig+0x538>)
 8002144:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002146:	e012      	b.n	800216e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002148:	f7ff fb1c 	bl	8001784 <HAL_RCC_GetSysClockFreq>
 800214c:	0003      	movs	r3, r0
 800214e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002150:	e00d      	b.n	800216e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002152:	2380      	movs	r3, #128	; 0x80
 8002154:	021b      	lsls	r3, r3, #8
 8002156:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002158:	e009      	b.n	800216e <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 800215a:	2300      	movs	r3, #0
 800215c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800215e:	231a      	movs	r3, #26
 8002160:	2218      	movs	r2, #24
 8002162:	4694      	mov	ip, r2
 8002164:	44bc      	add	ip, r7
 8002166:	4463      	add	r3, ip
 8002168:	2201      	movs	r2, #1
 800216a:	701a      	strb	r2, [r3, #0]
        break;
 800216c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800216e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002170:	2b00      	cmp	r3, #0
 8002172:	d021      	beq.n	80021b8 <UART_SetConfig+0x50c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	085a      	lsrs	r2, r3, #1
 800217a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800217c:	18d2      	adds	r2, r2, r3
 800217e:	69fb      	ldr	r3, [r7, #28]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	0019      	movs	r1, r3
 8002184:	0010      	movs	r0, r2
 8002186:	f7fd ffbf 	bl	8000108 <__udivsi3>
 800218a:	0003      	movs	r3, r0
 800218c:	b29b      	uxth	r3, r3
 800218e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002192:	2b0f      	cmp	r3, #15
 8002194:	d909      	bls.n	80021aa <UART_SetConfig+0x4fe>
 8002196:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002198:	2380      	movs	r3, #128	; 0x80
 800219a:	025b      	lsls	r3, r3, #9
 800219c:	429a      	cmp	r2, r3
 800219e:	d204      	bcs.n	80021aa <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = usartdiv;
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80021a6:	60da      	str	r2, [r3, #12]
 80021a8:	e006      	b.n	80021b8 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 80021aa:	231a      	movs	r3, #26
 80021ac:	2218      	movs	r2, #24
 80021ae:	4694      	mov	ip, r2
 80021b0:	44bc      	add	ip, r7
 80021b2:	4463      	add	r3, ip
 80021b4:	2201      	movs	r2, #1
 80021b6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80021b8:	69fb      	ldr	r3, [r7, #28]
 80021ba:	2200      	movs	r2, #0
 80021bc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	2200      	movs	r2, #0
 80021c2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80021c4:	231a      	movs	r3, #26
 80021c6:	2218      	movs	r2, #24
 80021c8:	4694      	mov	ip, r2
 80021ca:	44bc      	add	ip, r7
 80021cc:	4463      	add	r3, ip
 80021ce:	781b      	ldrb	r3, [r3, #0]
}
 80021d0:	0018      	movs	r0, r3
 80021d2:	46bd      	mov	sp, r7
 80021d4:	b00e      	add	sp, #56	; 0x38
 80021d6:	bdb0      	pop	{r4, r5, r7, pc}
 80021d8:	08002574 	.word	0x08002574
 80021dc:	40021000 	.word	0x40021000
 80021e0:	003d0900 	.word	0x003d0900
 80021e4:	00f42400 	.word	0x00f42400
 80021e8:	08002598 	.word	0x08002598

080021ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f8:	2201      	movs	r2, #1
 80021fa:	4013      	ands	r3, r2
 80021fc:	d00b      	beq.n	8002216 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	4a4a      	ldr	r2, [pc, #296]	; (8002330 <UART_AdvFeatureConfig+0x144>)
 8002206:	4013      	ands	r3, r2
 8002208:	0019      	movs	r1, r3
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	430a      	orrs	r2, r1
 8002214:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800221a:	2202      	movs	r2, #2
 800221c:	4013      	ands	r3, r2
 800221e:	d00b      	beq.n	8002238 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	4a43      	ldr	r2, [pc, #268]	; (8002334 <UART_AdvFeatureConfig+0x148>)
 8002228:	4013      	ands	r3, r2
 800222a:	0019      	movs	r1, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	430a      	orrs	r2, r1
 8002236:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800223c:	2204      	movs	r2, #4
 800223e:	4013      	ands	r3, r2
 8002240:	d00b      	beq.n	800225a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	4a3b      	ldr	r2, [pc, #236]	; (8002338 <UART_AdvFeatureConfig+0x14c>)
 800224a:	4013      	ands	r3, r2
 800224c:	0019      	movs	r1, r3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	430a      	orrs	r2, r1
 8002258:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800225e:	2208      	movs	r2, #8
 8002260:	4013      	ands	r3, r2
 8002262:	d00b      	beq.n	800227c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	4a34      	ldr	r2, [pc, #208]	; (800233c <UART_AdvFeatureConfig+0x150>)
 800226c:	4013      	ands	r3, r2
 800226e:	0019      	movs	r1, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	430a      	orrs	r2, r1
 800227a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002280:	2210      	movs	r2, #16
 8002282:	4013      	ands	r3, r2
 8002284:	d00b      	beq.n	800229e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	4a2c      	ldr	r2, [pc, #176]	; (8002340 <UART_AdvFeatureConfig+0x154>)
 800228e:	4013      	ands	r3, r2
 8002290:	0019      	movs	r1, r3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	430a      	orrs	r2, r1
 800229c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a2:	2220      	movs	r2, #32
 80022a4:	4013      	ands	r3, r2
 80022a6:	d00b      	beq.n	80022c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	4a25      	ldr	r2, [pc, #148]	; (8002344 <UART_AdvFeatureConfig+0x158>)
 80022b0:	4013      	ands	r3, r2
 80022b2:	0019      	movs	r1, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	430a      	orrs	r2, r1
 80022be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c4:	2240      	movs	r2, #64	; 0x40
 80022c6:	4013      	ands	r3, r2
 80022c8:	d01d      	beq.n	8002306 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	4a1d      	ldr	r2, [pc, #116]	; (8002348 <UART_AdvFeatureConfig+0x15c>)
 80022d2:	4013      	ands	r3, r2
 80022d4:	0019      	movs	r1, r3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	430a      	orrs	r2, r1
 80022e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022e6:	2380      	movs	r3, #128	; 0x80
 80022e8:	035b      	lsls	r3, r3, #13
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d10b      	bne.n	8002306 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	4a15      	ldr	r2, [pc, #84]	; (800234c <UART_AdvFeatureConfig+0x160>)
 80022f6:	4013      	ands	r3, r2
 80022f8:	0019      	movs	r1, r3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	430a      	orrs	r2, r1
 8002304:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800230a:	2280      	movs	r2, #128	; 0x80
 800230c:	4013      	ands	r3, r2
 800230e:	d00b      	beq.n	8002328 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	4a0e      	ldr	r2, [pc, #56]	; (8002350 <UART_AdvFeatureConfig+0x164>)
 8002318:	4013      	ands	r3, r2
 800231a:	0019      	movs	r1, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	430a      	orrs	r2, r1
 8002326:	605a      	str	r2, [r3, #4]
  }
}
 8002328:	46c0      	nop			; (mov r8, r8)
 800232a:	46bd      	mov	sp, r7
 800232c:	b002      	add	sp, #8
 800232e:	bd80      	pop	{r7, pc}
 8002330:	fffdffff 	.word	0xfffdffff
 8002334:	fffeffff 	.word	0xfffeffff
 8002338:	fffbffff 	.word	0xfffbffff
 800233c:	ffff7fff 	.word	0xffff7fff
 8002340:	ffffefff 	.word	0xffffefff
 8002344:	ffffdfff 	.word	0xffffdfff
 8002348:	ffefffff 	.word	0xffefffff
 800234c:	ff9fffff 	.word	0xff9fffff
 8002350:	fff7ffff 	.word	0xfff7ffff

08002354 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b086      	sub	sp, #24
 8002358:	af02      	add	r7, sp, #8
 800235a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2280      	movs	r2, #128	; 0x80
 8002360:	2100      	movs	r1, #0
 8002362:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002364:	f7fe fab0 	bl	80008c8 <HAL_GetTick>
 8002368:	0003      	movs	r3, r0
 800236a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2208      	movs	r2, #8
 8002374:	4013      	ands	r3, r2
 8002376:	2b08      	cmp	r3, #8
 8002378:	d10c      	bne.n	8002394 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2280      	movs	r2, #128	; 0x80
 800237e:	0391      	lsls	r1, r2, #14
 8002380:	6878      	ldr	r0, [r7, #4]
 8002382:	4a17      	ldr	r2, [pc, #92]	; (80023e0 <UART_CheckIdleState+0x8c>)
 8002384:	9200      	str	r2, [sp, #0]
 8002386:	2200      	movs	r2, #0
 8002388:	f000 f82c 	bl	80023e4 <UART_WaitOnFlagUntilTimeout>
 800238c:	1e03      	subs	r3, r0, #0
 800238e:	d001      	beq.n	8002394 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002390:	2303      	movs	r3, #3
 8002392:	e021      	b.n	80023d8 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2204      	movs	r2, #4
 800239c:	4013      	ands	r3, r2
 800239e:	2b04      	cmp	r3, #4
 80023a0:	d10c      	bne.n	80023bc <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	2280      	movs	r2, #128	; 0x80
 80023a6:	03d1      	lsls	r1, r2, #15
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	4a0d      	ldr	r2, [pc, #52]	; (80023e0 <UART_CheckIdleState+0x8c>)
 80023ac:	9200      	str	r2, [sp, #0]
 80023ae:	2200      	movs	r2, #0
 80023b0:	f000 f818 	bl	80023e4 <UART_WaitOnFlagUntilTimeout>
 80023b4:	1e03      	subs	r3, r0, #0
 80023b6:	d001      	beq.n	80023bc <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80023b8:	2303      	movs	r3, #3
 80023ba:	e00d      	b.n	80023d8 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2220      	movs	r2, #32
 80023c0:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2220      	movs	r2, #32
 80023c6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2200      	movs	r2, #0
 80023cc:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2274      	movs	r2, #116	; 0x74
 80023d2:	2100      	movs	r1, #0
 80023d4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80023d6:	2300      	movs	r3, #0
}
 80023d8:	0018      	movs	r0, r3
 80023da:	46bd      	mov	sp, r7
 80023dc:	b004      	add	sp, #16
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	01ffffff 	.word	0x01ffffff

080023e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	60b9      	str	r1, [r7, #8]
 80023ee:	603b      	str	r3, [r7, #0]
 80023f0:	1dfb      	adds	r3, r7, #7
 80023f2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023f4:	e05e      	b.n	80024b4 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023f6:	69bb      	ldr	r3, [r7, #24]
 80023f8:	3301      	adds	r3, #1
 80023fa:	d05b      	beq.n	80024b4 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023fc:	f7fe fa64 	bl	80008c8 <HAL_GetTick>
 8002400:	0002      	movs	r2, r0
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	69ba      	ldr	r2, [r7, #24]
 8002408:	429a      	cmp	r2, r3
 800240a:	d302      	bcc.n	8002412 <UART_WaitOnFlagUntilTimeout+0x2e>
 800240c:	69bb      	ldr	r3, [r7, #24]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d11b      	bne.n	800244a <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	492f      	ldr	r1, [pc, #188]	; (80024dc <UART_WaitOnFlagUntilTimeout+0xf8>)
 800241e:	400a      	ands	r2, r1
 8002420:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	689a      	ldr	r2, [r3, #8]
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2101      	movs	r1, #1
 800242e:	438a      	bics	r2, r1
 8002430:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2220      	movs	r2, #32
 8002436:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2220      	movs	r2, #32
 800243c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2274      	movs	r2, #116	; 0x74
 8002442:	2100      	movs	r1, #0
 8002444:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e044      	b.n	80024d4 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	2204      	movs	r2, #4
 8002452:	4013      	ands	r3, r2
 8002454:	d02e      	beq.n	80024b4 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	69da      	ldr	r2, [r3, #28]
 800245c:	2380      	movs	r3, #128	; 0x80
 800245e:	011b      	lsls	r3, r3, #4
 8002460:	401a      	ands	r2, r3
 8002462:	2380      	movs	r3, #128	; 0x80
 8002464:	011b      	lsls	r3, r3, #4
 8002466:	429a      	cmp	r2, r3
 8002468:	d124      	bne.n	80024b4 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	2280      	movs	r2, #128	; 0x80
 8002470:	0112      	lsls	r2, r2, #4
 8002472:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4917      	ldr	r1, [pc, #92]	; (80024dc <UART_WaitOnFlagUntilTimeout+0xf8>)
 8002480:	400a      	ands	r2, r1
 8002482:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	689a      	ldr	r2, [r3, #8]
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	2101      	movs	r1, #1
 8002490:	438a      	bics	r2, r1
 8002492:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2220      	movs	r2, #32
 8002498:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2220      	movs	r2, #32
 800249e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2280      	movs	r2, #128	; 0x80
 80024a4:	2120      	movs	r1, #32
 80024a6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2274      	movs	r2, #116	; 0x74
 80024ac:	2100      	movs	r1, #0
 80024ae:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80024b0:	2303      	movs	r3, #3
 80024b2:	e00f      	b.n	80024d4 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	69db      	ldr	r3, [r3, #28]
 80024ba:	68ba      	ldr	r2, [r7, #8]
 80024bc:	4013      	ands	r3, r2
 80024be:	68ba      	ldr	r2, [r7, #8]
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	425a      	negs	r2, r3
 80024c4:	4153      	adcs	r3, r2
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	001a      	movs	r2, r3
 80024ca:	1dfb      	adds	r3, r7, #7
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d091      	beq.n	80023f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80024d2:	2300      	movs	r3, #0
}
 80024d4:	0018      	movs	r0, r3
 80024d6:	46bd      	mov	sp, r7
 80024d8:	b004      	add	sp, #16
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	fffffe5f 	.word	0xfffffe5f

080024e0 <__libc_init_array>:
 80024e0:	b570      	push	{r4, r5, r6, lr}
 80024e2:	2600      	movs	r6, #0
 80024e4:	4d0c      	ldr	r5, [pc, #48]	; (8002518 <__libc_init_array+0x38>)
 80024e6:	4c0d      	ldr	r4, [pc, #52]	; (800251c <__libc_init_array+0x3c>)
 80024e8:	1b64      	subs	r4, r4, r5
 80024ea:	10a4      	asrs	r4, r4, #2
 80024ec:	42a6      	cmp	r6, r4
 80024ee:	d109      	bne.n	8002504 <__libc_init_array+0x24>
 80024f0:	2600      	movs	r6, #0
 80024f2:	f000 f821 	bl	8002538 <_init>
 80024f6:	4d0a      	ldr	r5, [pc, #40]	; (8002520 <__libc_init_array+0x40>)
 80024f8:	4c0a      	ldr	r4, [pc, #40]	; (8002524 <__libc_init_array+0x44>)
 80024fa:	1b64      	subs	r4, r4, r5
 80024fc:	10a4      	asrs	r4, r4, #2
 80024fe:	42a6      	cmp	r6, r4
 8002500:	d105      	bne.n	800250e <__libc_init_array+0x2e>
 8002502:	bd70      	pop	{r4, r5, r6, pc}
 8002504:	00b3      	lsls	r3, r6, #2
 8002506:	58eb      	ldr	r3, [r5, r3]
 8002508:	4798      	blx	r3
 800250a:	3601      	adds	r6, #1
 800250c:	e7ee      	b.n	80024ec <__libc_init_array+0xc>
 800250e:	00b3      	lsls	r3, r6, #2
 8002510:	58eb      	ldr	r3, [r5, r3]
 8002512:	4798      	blx	r3
 8002514:	3601      	adds	r6, #1
 8002516:	e7f2      	b.n	80024fe <__libc_init_array+0x1e>
 8002518:	080025c4 	.word	0x080025c4
 800251c:	080025c4 	.word	0x080025c4
 8002520:	080025c4 	.word	0x080025c4
 8002524:	080025c8 	.word	0x080025c8

08002528 <memset>:
 8002528:	0003      	movs	r3, r0
 800252a:	1882      	adds	r2, r0, r2
 800252c:	4293      	cmp	r3, r2
 800252e:	d100      	bne.n	8002532 <memset+0xa>
 8002530:	4770      	bx	lr
 8002532:	7019      	strb	r1, [r3, #0]
 8002534:	3301      	adds	r3, #1
 8002536:	e7f9      	b.n	800252c <memset+0x4>

08002538 <_init>:
 8002538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800253a:	46c0      	nop			; (mov r8, r8)
 800253c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800253e:	bc08      	pop	{r3}
 8002540:	469e      	mov	lr, r3
 8002542:	4770      	bx	lr

08002544 <_fini>:
 8002544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002546:	46c0      	nop			; (mov r8, r8)
 8002548:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800254a:	bc08      	pop	{r3}
 800254c:	469e      	mov	lr, r3
 800254e:	4770      	bx	lr
