#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jan  3 18:48:55 2021
# Process ID: 121365
# Current directory: /home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/impl_1
# Command line: vivado -log tpu_transmit.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source tpu_transmit.tcl -notrace
# Log file: /home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/impl_1/tpu_transmit.vdi
# Journal file: /home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source tpu_transmit.tcl -notrace
Command: link_design -top tpu_transmit -part xcku040-ffva1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.dcp' for cell 'tpu_transmit_clock'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_bpu.dcp' for cell 'EP/xdma_bpu_i'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t8/axis_fifo_t8.dcp' for cell 'tpu_pushstream/buffer[0].axis_fifo_t8I'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/axis_fifo_t.dcp' for cell 'tpu_pushstream/buffer[0].axis_fifo_tI'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/rs_encoder/rs_encoder.dcp' for cell 'tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/add_duc/add_duc.dcp' for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/add_duc'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_i/dds_125m_i.dcp' for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_i'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/dds_125m_q/dds_125m_q.dcp' for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_q'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/duc_out_fifo/duc_out_fifo.dcp' for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/mult_duc/mult_duc.dcp' for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/mult_duc_coscos'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/sub_duc/sub_duc.dcp' for cell 'tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/sub_duc'
Netlist sorting complete. Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2599.180 ; gain = 0.000 ; free physical = 55038 ; free virtual = 61799
INFO: [Netlist 29-17] Analyzing 9451 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock_board.xdc] for cell 'tpu_transmit_clock/inst'
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock_board.xdc] for cell 'tpu_transmit_clock/inst'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.xdc] for cell 'tpu_transmit_clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.xdc:57]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3301.652 ; gain = 442.094 ; free physical = 54596 ; free virtual = 61358
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.xdc] for cell 'tpu_transmit_clock/inst'
Parsing XDC File [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/synth/xdma_bpu_pcie3_ip_gt.xdc] for cell 'EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst'
Finished Parsing XDC File [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/ip_0/synth/xdma_bpu_pcie3_ip_gt.xdc] for cell 'EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst'
Parsing XDC File [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip-PCIE_X0Y0.xdc] for cell 'EP/xdma_bpu_i/inst/pcie3_ip_i/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip-PCIE_X0Y0.xdc:200]
Finished Parsing XDC File [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/ip_0/source/xdma_bpu_pcie3_ip-PCIE_X0Y0.xdc] for cell 'EP/xdma_bpu_i/inst/pcie3_ip_i/inst'
Parsing XDC File [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_bpu_board.xdc] for cell 'EP/xdma_bpu_i/inst'
Finished Parsing XDC File [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/xdma_bpu_board.xdc] for cell 'EP/xdma_bpu_i/inst'
Parsing XDC File [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/source/xdma_bpu_pcie3_us_ip.xdc] for cell 'EP/xdma_bpu_i/inst'
Finished Parsing XDC File [/home/caohy/Work/xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/source/xdma_bpu_pcie3_us_ip.xdc] for cell 'EP/xdma_bpu_i/inst'
Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_pcie_xdma_ref_board.xdc]
WARNING: [Vivado 12-180] No cells matched 'refclk_ibuf'. [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_pcie_xdma_ref_board.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_pcie_xdma_ref_board.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/caohy/Work/dual_line_process/xdma_bpu_tx/imports/xilinx_pcie_xdma_ref_board.xdc]
INFO: [Project 1-1715] 4 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3308.652 ; gain = 0.000 ; free physical = 54748 ; free virtual = 61510
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1192 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUF => IBUF_ANALOG: 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 128 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 225 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 159 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 138 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 201 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 321 instances
  RAM64X1S => RAM64X1S (RAMS64E): 17 instances

22 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 3308.652 ; gain = 869.195 ; free physical = 54748 ; free virtual = 61510
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 16 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3436.715 ; gain = 128.059 ; free physical = 54733 ; free virtual = 61495

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18559e78f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3436.715 ; gain = 0.000 ; free physical = 54616 ; free virtual = 61378

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 47 inverter(s) to 3808 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 29b9acaec

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3482.629 ; gain = 8.961 ; free physical = 54561 ; free virtual = 61324
INFO: [Opt 31-389] Phase Retarget created 18 cells and removed 1323 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 223da6cf9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3482.629 ; gain = 8.961 ; free physical = 54559 ; free virtual = 61321
INFO: [Opt 31-389] Phase Constant propagation created 233 cells and removed 363 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1cd431aae

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3482.629 ; gain = 8.961 ; free physical = 54562 ; free virtual = 61325
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3387 cells
INFO: [Opt 31-1021] In phase Sweep, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1cd431aae

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3482.629 ; gain = 8.961 ; free physical = 54562 ; free virtual = 61324
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1cd431aae

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3482.629 ; gain = 8.961 ; free physical = 54562 ; free virtual = 61324
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1cd431aae

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3482.629 ; gain = 8.961 ; free physical = 54561 ; free virtual = 61323
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              18  |            1323  |                                              4  |
|  Constant propagation         |             233  |             363  |                                              1  |
|  Sweep                        |               0  |            3387  |                                              7  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              7  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3482.629 ; gain = 0.000 ; free physical = 54562 ; free virtual = 61324
Ending Logic Optimization Task | Checksum: 14d1be99e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3482.629 ; gain = 8.961 ; free physical = 54562 ; free virtual = 61324

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 72 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 35 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 48 Total Ports: 144
Ending PowerOpt Patch Enables Task | Checksum: 25b580106

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:01 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53719 ; free virtual = 60626
Ending Power Optimization Task | Checksum: 25b580106

Time (s): cpu = 00:01:51 ; elapsed = 00:00:55 . Memory (MB): peak = 5253.551 ; gain = 1770.922 ; free physical = 53839 ; free virtual = 60746

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 25b580106

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53839 ; free virtual = 60746

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53839 ; free virtual = 60746
Ending Netlist Obfuscation Task | Checksum: 20f1a893c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53839 ; free virtual = 60746
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:32 ; elapsed = 00:01:18 . Memory (MB): peak = 5253.551 ; gain = 1944.898 ; free physical = 53839 ; free virtual = 60746
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.12 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53712 ; free virtual = 60626
INFO: [Common 17-1381] The checkpoint '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/impl_1/tpu_transmit_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53692 ; free virtual = 60626
INFO: [runtcl-4] Executing : report_drc -file tpu_transmit_drc_opted.rpt -pb tpu_transmit_drc_opted.pb -rpx tpu_transmit_drc_opted.rpx
Command: report_drc -file tpu_transmit_drc_opted.rpt -pb tpu_transmit_drc_opted.pb -rpx tpu_transmit_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 16 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/impl_1/tpu_transmit_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:58 ; elapsed = 00:00:11 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53604 ; free virtual = 60539
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [DRC 23-27] Running DRC with 16 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 16 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 16 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53595 ; free virtual = 60530
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b85cdb24

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.22 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53594 ; free virtual = 60530
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53594 ; free virtual = 60530

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12ccf0bf8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53614 ; free virtual = 60552

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1300defdf

Time (s): cpu = 00:01:35 ; elapsed = 00:00:41 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53386 ; free virtual = 60326

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1300defdf

Time (s): cpu = 00:01:35 ; elapsed = 00:00:42 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53385 ; free virtual = 60326
Phase 1 Placer Initialization | Checksum: 1300defdf

Time (s): cpu = 00:01:36 ; elapsed = 00:00:42 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53373 ; free virtual = 60314

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13fee7225

Time (s): cpu = 00:01:51 ; elapsed = 00:00:49 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53295 ; free virtual = 60235

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 15e43d60d

Time (s): cpu = 00:02:00 ; elapsed = 00:00:53 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53290 ; free virtual = 60231

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 41 LUTNM shape to break, 7152 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 38, two critical 3, total 41, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 3026 nets or cells. Created 41 new cells, deleted 2985 existing cells and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-571] Net tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsnebk52daeya[7] was not replicated.
INFO: [Physopt 32-571] Net tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsnebk52daeya[7] was not replicated.
INFO: [Physopt 32-571] Net tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[2].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsnebk52daeya[7] was not replicated.
INFO: [Physopt 32-571] Net tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[3].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsnebk52daeya[7] was not replicated.
INFO: [Physopt 32-571] Net tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsnebk52daeya[7] was not replicated.
INFO: [Physopt 32-571] Net tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[6].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsnebk52daeya[7] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53188 ; free virtual = 60137
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 16 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell tpu_pushstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu_pushstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu_pushstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu_pushstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu_pushstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu_pushstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu_pushstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu_pushstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu_pushstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu_pushstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu_pushstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu_pushstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu_pushstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu_pushstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0. 9 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 144 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53184 ; free virtual = 60132
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53185 ; free virtual = 60133

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           41  |           2985  |                  3026  |           0  |           1  |  00:00:05  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |          144  |              0  |                    16  |           0  |           1  |  00:00:03  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          185  |           2985  |                  3042  |           0  |           8  |  00:00:10  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 20fa76a7f

Time (s): cpu = 00:06:07 ; elapsed = 00:02:53 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53175 ; free virtual = 60124
Phase 2.3 Global Placement Core | Checksum: 162db5aac

Time (s): cpu = 00:06:15 ; elapsed = 00:02:56 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53163 ; free virtual = 60111
Phase 2 Global Placement | Checksum: 162db5aac

Time (s): cpu = 00:06:15 ; elapsed = 00:02:56 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53224 ; free virtual = 60172

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 125096265

Time (s): cpu = 00:06:25 ; elapsed = 00:03:00 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53215 ; free virtual = 60163

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18e9e91ef

Time (s): cpu = 00:06:44 ; elapsed = 00:03:10 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53213 ; free virtual = 60161

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1cab82c42

Time (s): cpu = 00:07:19 ; elapsed = 00:03:25 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53121 ; free virtual = 60070

Phase 3.3.2 DP Optimization
Phase 3.3.2 DP Optimization | Checksum: 14dd1bcdf

Time (s): cpu = 00:08:04 ; elapsed = 00:03:42 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53103 ; free virtual = 60052

Phase 3.3.3 Flow Legalize Slice Clusters
Phase 3.3.3 Flow Legalize Slice Clusters | Checksum: 2103e80fa

Time (s): cpu = 00:08:05 ; elapsed = 00:03:42 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53107 ; free virtual = 60056

Phase 3.3.4 Slice Area Swap
Phase 3.3.4 Slice Area Swap | Checksum: 1508211f3

Time (s): cpu = 00:08:11 ; elapsed = 00:04:06 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53061 ; free virtual = 60010
Phase 3.3 Small Shape DP | Checksum: e3614df0

Time (s): cpu = 00:08:41 ; elapsed = 00:04:16 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53064 ; free virtual = 60013

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 161d55dcd

Time (s): cpu = 00:08:48 ; elapsed = 00:04:24 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53074 ; free virtual = 60023

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 227841083

Time (s): cpu = 00:08:49 ; elapsed = 00:04:24 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53076 ; free virtual = 60025

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 19272aa24

Time (s): cpu = 00:09:49 ; elapsed = 00:04:38 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53044 ; free virtual = 59993
Phase 3 Detail Placement | Checksum: 19272aa24

Time (s): cpu = 00:09:50 ; elapsed = 00:04:38 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53044 ; free virtual = 59993

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15ae26ad2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 16 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.440 | TNS=-23.754 |
Phase 1 Physical Synthesis Initialization | Checksum: 774ecb9f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53104 ; free virtual = 60054
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 13db2032a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53104 ; free virtual = 60053
Phase 4.1.1.1 BUFG Insertion | Checksum: 15ae26ad2

Time (s): cpu = 00:11:13 ; elapsed = 00:04:57 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53107 ; free virtual = 60057
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.339. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:11:39 ; elapsed = 00:05:21 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53103 ; free virtual = 60053
Phase 4.1 Post Commit Optimization | Checksum: fd7ae66e

Time (s): cpu = 00:11:39 ; elapsed = 00:05:22 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53103 ; free virtual = 60053
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53108 ; free virtual = 60057

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1890af613

Time (s): cpu = 00:11:42 ; elapsed = 00:05:25 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53117 ; free virtual = 60066

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1890af613

Time (s): cpu = 00:11:43 ; elapsed = 00:05:26 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53118 ; free virtual = 60068
Phase 4.3 Placer Reporting | Checksum: 1890af613

Time (s): cpu = 00:11:44 ; elapsed = 00:05:26 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53118 ; free virtual = 60068

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53118 ; free virtual = 60067

Time (s): cpu = 00:11:45 ; elapsed = 00:05:27 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53118 ; free virtual = 60067
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 176cb82a0

Time (s): cpu = 00:11:46 ; elapsed = 00:05:28 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53117 ; free virtual = 60066
Ending Placer Task | Checksum: 131923b07

Time (s): cpu = 00:11:46 ; elapsed = 00:05:28 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53117 ; free virtual = 60067
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:11:57 ; elapsed = 00:05:32 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53325 ; free virtual = 60274
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53101 ; free virtual = 60232
INFO: [Common 17-1381] The checkpoint '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/impl_1/tpu_transmit_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53273 ; free virtual = 60263
INFO: [runtcl-4] Executing : report_io -file tpu_transmit_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.45 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53245 ; free virtual = 60235
INFO: [runtcl-4] Executing : report_utilization -file tpu_transmit_utilization_placed.rpt -pb tpu_transmit_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file tpu_transmit_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.94 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53268 ; free virtual = 60263
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [DRC 23-27] Running DRC with 16 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53201 ; free virtual = 60195

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 16 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.324 | TNS=-13.413 |
Phase 1 Physical Synthesis Initialization | Checksum: aa8305e3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53141 ; free virtual = 60135
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.324 | TNS=-13.413 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: aa8305e3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53136 ; free virtual = 60131

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.324 | TNS=-13.413 |
INFO: [Physopt 32-702] Processed net dst_transmit/state_sb_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dst_transmit/dat_pcie_i_reg[6].  Did not re-place instance dst_transmit/dat_pcie_i_reg[6]
INFO: [Physopt 32-572] Net dst_transmit/dat_pcie_i_reg[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net dst_transmit/dat_pcie_i_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dst_transmit/state_sb[0]_i_2_n_0.  Did not re-place instance dst_transmit/state_sb[0]_i_2
INFO: [Physopt 32-710] Processed net dst_transmit/state_sb[0]_i_1_n_0. Critical path length was reduced through logic transformation on cell dst_transmit/state_sb[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net dst_transmit/state_sb[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.312 | TNS=-13.361 |
INFO: [Physopt 32-663] Processed net dst_transmit/tx_axis_tdata_right[19].  Re-placed instance dst_transmit/tx_axis_tdata_right_reg[19]
INFO: [Physopt 32-735] Processed net dst_transmit/tx_axis_tdata_right[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-13.193 |
INFO: [Physopt 32-663] Processed net dst_transmit/tx_axis_tdata_right[15].  Re-placed instance dst_transmit/tx_axis_tdata_right_reg[15]
INFO: [Physopt 32-735] Processed net dst_transmit/tx_axis_tdata_right[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.293 | TNS=-13.075 |
INFO: [Physopt 32-663] Processed net dst_transmit/tx_axis_tdata_right[20].  Re-placed instance dst_transmit/tx_axis_tdata_right_reg[20]
INFO: [Physopt 32-735] Processed net dst_transmit/tx_axis_tdata_right[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.279 | TNS=-12.972 |
INFO: [Physopt 32-663] Processed net dst_transmit/tx_axis_tdata_right[16].  Re-placed instance dst_transmit/tx_axis_tdata_right_reg[16]
INFO: [Physopt 32-735] Processed net dst_transmit/tx_axis_tdata_right[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.273 | TNS=-12.872 |
INFO: [Physopt 32-663] Processed net dst_transmit/tx_axis_tdata_right[14].  Re-placed instance dst_transmit/tx_axis_tdata_right_reg[14]
INFO: [Physopt 32-735] Processed net dst_transmit/tx_axis_tdata_right[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.272 | TNS=-12.772 |
INFO: [Physopt 32-663] Processed net dst_transmit/state_sb[0]_i_4_n_0.  Re-placed instance dst_transmit/state_sb[0]_i_4
INFO: [Physopt 32-735] Processed net dst_transmit/state_sb[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.268 | TNS=-12.635 |
INFO: [Physopt 32-663] Processed net dst_transmit/tx_axis_tdata_right[17].  Re-placed instance dst_transmit/tx_axis_tdata_right_reg[17]
INFO: [Physopt 32-735] Processed net dst_transmit/tx_axis_tdata_right[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.241 | TNS=-12.523 |
INFO: [Physopt 32-663] Processed net dst_transmit/tx_axis_tdata_right[18].  Re-placed instance dst_transmit/tx_axis_tdata_right_reg[18]
INFO: [Physopt 32-735] Processed net dst_transmit/tx_axis_tdata_right[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.226 | TNS=-12.464 |
INFO: [Physopt 32-663] Processed net dst_transmit/tx_axis_tdata_right[10].  Re-placed instance dst_transmit/tx_axis_tdata_right_reg[10]
INFO: [Physopt 32-735] Processed net dst_transmit/tx_axis_tdata_right[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.209 | TNS=-12.380 |
INFO: [Physopt 32-663] Processed net dst_transmit/tx_axis_tdata_right[9].  Re-placed instance dst_transmit/tx_axis_tdata_right_reg[9]
INFO: [Physopt 32-735] Processed net dst_transmit/tx_axis_tdata_right[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.204 | TNS=-12.337 |
INFO: [Physopt 32-663] Processed net dst_transmit/tx_axis_tdata_right[4].  Re-placed instance dst_transmit/tx_axis_tdata_right_reg[4]
INFO: [Physopt 32-735] Processed net dst_transmit/tx_axis_tdata_right[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.190 | TNS=-12.226 |
INFO: [Physopt 32-662] Processed net dst_transmit/tx_axis_tdata_right[20].  Did not re-place instance dst_transmit/tx_axis_tdata_right_reg[20]
INFO: [Physopt 32-702] Processed net dst_transmit/tx_axis_tdata_right[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dst_transmit/pkg_dat_pcie_reg_0_63_14_20/DOG. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dst_transmit/tx_axis_tdata_right[20].  Did not re-place instance dst_transmit/tx_axis_tdata_right_reg[20]
INFO: [Physopt 32-702] Processed net dst_transmit/tx_axis_tdata_right[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dst_transmit/pkg_dat_pcie_reg_0_63_14_20/DOG. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.190 | TNS=-12.226 |
Phase 3 Critical Path Optimization | Checksum: aa8305e3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53137 ; free virtual = 60132

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.190 | TNS=-12.226 |
INFO: [Physopt 32-662] Processed net dst_transmit/tx_axis_tdata_right[20].  Did not re-place instance dst_transmit/tx_axis_tdata_right_reg[20]
INFO: [Physopt 32-702] Processed net dst_transmit/tx_axis_tdata_right[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dst_transmit/pkg_dat_pcie_reg_0_63_14_20/DOG. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dst_transmit/tx_axis_tdata_right[20].  Did not re-place instance dst_transmit/tx_axis_tdata_right_reg[20]
INFO: [Physopt 32-702] Processed net dst_transmit/tx_axis_tdata_right[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dst_transmit/pkg_dat_pcie_reg_0_63_14_20/DOG. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.190 | TNS=-12.226 |
Phase 4 Critical Path Optimization | Checksum: aa8305e3

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53137 ; free virtual = 60132
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53141 ; free virtual = 60137
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53142 ; free virtual = 60137
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.190 | TNS=-12.226 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.134  |          1.187  |            0  |              0  |                    12  |           0  |           2  |  00:00:05  |
|  Total          |          0.134  |          1.187  |            0  |              0  |                    12  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53143 ; free virtual = 60138
Ending Physical Synthesis Task | Checksum: 1f5bda631

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53142 ; free virtual = 60137
INFO: [Common 17-83] Releasing license: Implementation
187 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:07 ; elapsed = 00:00:41 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53225 ; free virtual = 60221
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53001 ; free virtual = 60174
INFO: [Common 17-1381] The checkpoint '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/impl_1/tpu_transmit_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 53180 ; free virtual = 60216
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [DRC 23-27] Running DRC with 16 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 16 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 41866487 ConstDB: 0 ShapeSum: 79c40d75 RouteDB: d7d1bc7c

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d1084424

Time (s): cpu = 00:02:44 ; elapsed = 00:01:09 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52936 ; free virtual = 59972
Post Restoration Checksum: NetGraph: 97f2585f NumContArr: ba70bf15 Constraints: 6dd1ab6 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 15940322a

Time (s): cpu = 00:02:46 ; elapsed = 00:01:10 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52869 ; free virtual = 59905

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15940322a

Time (s): cpu = 00:02:46 ; elapsed = 00:01:11 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52869 ; free virtual = 59905

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 139d70873

Time (s): cpu = 00:02:54 ; elapsed = 00:01:14 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52855 ; free virtual = 59891

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14055be7c

Time (s): cpu = 00:03:42 ; elapsed = 00:01:35 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52797 ; free virtual = 59834
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.217 | TNS=-10.012| WHS=-0.221 | THS=-21.303|

Phase 2 Router Initialization | Checksum: 1a27aa5bf

Time (s): cpu = 00:04:56 ; elapsed = 00:01:57 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52755 ; free virtual = 59791

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 106998
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 78643
  Number of Partially Routed Nets     = 28355
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a27aa5bf

Time (s): cpu = 00:05:02 ; elapsed = 00:01:59 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52739 ; free virtual = 59776
Phase 3 Initial Routing | Checksum: 154302dd8

Time (s): cpu = 00:05:51 ; elapsed = 00:02:16 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52727 ; free virtual = 59764

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_2_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 17004
 Number of Nodes with overlaps = 716
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.289 | TNS=-82.633| WHS=0.002  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 138975f88

Time (s): cpu = 00:09:02 ; elapsed = 00:03:44 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52728 ; free virtual = 59765

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.220 | TNS=-55.475| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 9e1fe46c

Time (s): cpu = 00:09:25 ; elapsed = 00:04:02 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52736 ; free virtual = 59773

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.216 | TNS=-29.828| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 25f398619

Time (s): cpu = 00:09:55 ; elapsed = 00:04:30 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52740 ; free virtual = 59778

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.216 | TNS=-16.422| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1ce240ecc

Time (s): cpu = 00:10:07 ; elapsed = 00:04:42 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52737 ; free virtual = 59775
Phase 4 Rip-up And Reroute | Checksum: 1ce240ecc

Time (s): cpu = 00:10:08 ; elapsed = 00:04:42 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52737 ; free virtual = 59774

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 215c9bc2e

Time (s): cpu = 00:10:40 ; elapsed = 00:04:51 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52741 ; free virtual = 59779
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.216 | TNS=-16.422| WHS=0.002  | THS=0.000  |

 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1daae7c53

Time (s): cpu = 00:10:55 ; elapsed = 00:04:56 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52700 ; free virtual = 59737

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1daae7c53

Time (s): cpu = 00:10:55 ; elapsed = 00:04:56 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52700 ; free virtual = 59737
Phase 5 Delay and Skew Optimization | Checksum: 1daae7c53

Time (s): cpu = 00:10:56 ; elapsed = 00:04:56 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52700 ; free virtual = 59737

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1acd7bb63

Time (s): cpu = 00:11:29 ; elapsed = 00:05:05 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52705 ; free virtual = 59743
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.216 | TNS=-8.420 | WHS=0.002  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c654b5a2

Time (s): cpu = 00:11:33 ; elapsed = 00:05:06 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52700 ; free virtual = 59738
Phase 6 Post Hold Fix | Checksum: 1c654b5a2

Time (s): cpu = 00:11:33 ; elapsed = 00:05:07 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52700 ; free virtual = 59738

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.87376 %
  Global Horizontal Routing Utilization  = 4.92398 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 51.6667%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 57.8059%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 52.8846%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 12f885d8c

Time (s): cpu = 00:11:41 ; elapsed = 00:05:11 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52697 ; free virtual = 59734

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12f885d8c

Time (s): cpu = 00:11:42 ; elapsed = 00:05:11 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52695 ; free virtual = 59732

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y7/SOUTHREFCLK0
Phase 9 Depositing Routes | Checksum: 12f885d8c

Time (s): cpu = 00:11:52 ; elapsed = 00:05:21 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52691 ; free virtual = 59728

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 120a8c09e

Time (s): cpu = 00:12:28 ; elapsed = 00:05:33 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52675 ; free virtual = 59713
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.216 | TNS=-8.420 | WHS=0.029  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 120a8c09e

Time (s): cpu = 00:12:29 ; elapsed = 00:05:33 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52675 ; free virtual = 59712
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:12:29 ; elapsed = 00:05:34 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52874 ; free virtual = 59912

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
210 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:13:01 ; elapsed = 00:05:50 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52871 ; free virtual = 59909
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52600 ; free virtual = 59859
INFO: [Common 17-1381] The checkpoint '/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/impl_1/tpu_transmit_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 5253.551 ; gain = 0.000 ; free physical = 52812 ; free virtual = 59901
INFO: [runtcl-4] Executing : report_drc -file tpu_transmit_drc_routed.rpt -pb tpu_transmit_drc_routed.pb -rpx tpu_transmit_drc_routed.rpx
Command: report_drc -file tpu_transmit_drc_routed.rpt -pb tpu_transmit_drc_routed.pb -rpx tpu_transmit_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 16 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/impl_1/tpu_transmit_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:19 ; elapsed = 00:00:15 . Memory (MB): peak = 5473.785 ; gain = 220.234 ; free physical = 52718 ; free virtual = 59808
INFO: [runtcl-4] Executing : report_methodology -file tpu_transmit_methodology_drc_routed.rpt -pb tpu_transmit_methodology_drc_routed.pb -rpx tpu_transmit_methodology_drc_routed.rpx
Command: report_methodology -file tpu_transmit_methodology_drc_routed.rpt -pb tpu_transmit_methodology_drc_routed.pb -rpx tpu_transmit_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 16 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.runs/impl_1/tpu_transmit_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:59 ; elapsed = 00:00:14 . Memory (MB): peak = 5473.785 ; gain = 0.000 ; free physical = 52725 ; free virtual = 59814
INFO: [runtcl-4] Executing : report_power -file tpu_transmit_power_routed.rpt -pb tpu_transmit_power_summary_routed.pb -rpx tpu_transmit_power_routed.rpx
Command: report_power -file tpu_transmit_power_routed.rpt -pb tpu_transmit_power_summary_routed.pb -rpx tpu_transmit_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
223 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:15 ; elapsed = 00:00:22 . Memory (MB): peak = 5473.785 ; gain = 0.000 ; free physical = 52596 ; free virtual = 59701
INFO: [runtcl-4] Executing : report_route_status -file tpu_transmit_route_status.rpt -pb tpu_transmit_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file tpu_transmit_timing_summary_routed.rpt -pb tpu_transmit_timing_summary_routed.pb -rpx tpu_transmit_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 16 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file tpu_transmit_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file tpu_transmit_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5473.785 ; gain = 0.000 ; free physical = 52494 ; free virtual = 59601
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file tpu_transmit_bus_skew_routed.rpt -pb tpu_transmit_bus_skew_routed.pb -rpx tpu_transmit_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 16 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jan  3 19:05:50 2021...
