Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot TB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "TB_time_impl.sdf", for root module "TB/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "TB_time_impl.sdf", for root module "TB/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.costants
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.FF_T
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.FF_T_10
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.FF_T_11
Compiling module xil_defaultlib.FF_T_12
Compiling module xil_defaultlib.FF_T_13
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.FF_T_14
Compiling module xil_defaultlib.FF_T_15
Compiling module xil_defaultlib.FF_T_16
Compiling module xil_defaultlib.FF_T_17
Compiling module xil_defaultlib.FF_T_18
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.FF_T_19
Compiling module xil_defaultlib.FF_T_20
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.FF_T_21
Compiling module xil_defaultlib.Counter_13bit
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.FSM_and_Counter
Compiling module xil_defaultlib.Registro__parameterized4
Compiling module xil_defaultlib.Registro
Compiling module xil_defaultlib.Registro_5
Compiling module xil_defaultlib.Registro_6
Compiling module xil_defaultlib.Registro_7
Compiling module xil_defaultlib.Registro_8
Compiling module xil_defaultlib.Registro_9
Compiling module xil_defaultlib.Reg_Module_AddMult
Compiling module xil_defaultlib.Registro__parameterized2
Compiling module xil_defaultlib.Registro__parameterized2_0
Compiling module xil_defaultlib.Registro__parameterized2_1
Compiling module xil_defaultlib.Registro__parameterized2_2
Compiling module xil_defaultlib.Registro__parameterized2_3
Compiling module xil_defaultlib.Registro__parameterized2_4
Compiling module xil_defaultlib.Reg_Module_MultAdd
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.SRLC32E_default
Compiling module xil_defaultlib.BufferLine
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.FilterCircuit
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot TB_time_impl
