{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627046217284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627046217285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 20:16:57 2021 " "Processing started: Fri Jul 23 20:16:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627046217285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627046217285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light " "Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627046217285 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627046217449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627046217449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/DATA/Traffic_Light_verilog/src/TrafficLightCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/DATA/Traffic_Light_verilog/src/TrafficLightCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficLightCounter " "Found entity 1: TrafficLightCounter" {  } { { "../TrafficLightCounter.v" "" { Text "/home/datnt/DATA/Traffic_Light_verilog/src/TrafficLightCounter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627046223459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627046223459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/DATA/Traffic_Light_verilog/src/traffic_light.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/DATA/Traffic_Light_verilog/src/traffic_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light " "Found entity 1: traffic_light" {  } { { "../traffic_light.v" "" { Text "/home/datnt/DATA/Traffic_Light_verilog/src/traffic_light.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627046223460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627046223460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/DATA/Traffic_Light_verilog/src/TimeSrc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/DATA/Traffic_Light_verilog/src/TimeSrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimeSrc " "Found entity 1: TimeSrc" {  } { { "../TimeSrc.v" "" { Text "/home/datnt/DATA/Traffic_Light_verilog/src/TimeSrc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627046223460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627046223460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/DATA/Traffic_Light_verilog/src/mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/DATA/Traffic_Light_verilog/src/mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "../mux2_1.v" "" { Text "/home/datnt/DATA/Traffic_Light_verilog/src/mux2_1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627046223460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627046223460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/DATA/Traffic_Light_verilog/src/IntervalTimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/DATA/Traffic_Light_verilog/src/IntervalTimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 IntervalTimer " "Found entity 1: IntervalTimer" {  } { { "../IntervalTimer.v" "" { Text "/home/datnt/DATA/Traffic_Light_verilog/src/IntervalTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627046223461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627046223461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/DATA/Traffic_Light_verilog/src/HAS.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/DATA/Traffic_Light_verilog/src/HAS.v" { { "Info" "ISGN_ENTITY_NAME" "1 HAS " "Found entity 1: HAS" {  } { { "../HAS.v" "" { Text "/home/datnt/DATA/Traffic_Light_verilog/src/HAS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627046223461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627046223461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/DATA/Traffic_Light_verilog/src/D_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/DATA/Traffic_Light_verilog/src/D_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_ff " "Found entity 1: D_ff" {  } { { "../D_ff.v" "" { Text "/home/datnt/DATA/Traffic_Light_verilog/src/D_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627046223461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627046223461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/datnt/DATA/Traffic_Light_verilog/src/CounterWithParallelLoad.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/datnt/DATA/Traffic_Light_verilog/src/CounterWithParallelLoad.v" { { "Info" "ISGN_ENTITY_NAME" "1 CounterWithParallelLoad " "Found entity 1: CounterWithParallelLoad" {  } { { "../CounterWithParallelLoad.v" "" { Text "/home/datnt/DATA/Traffic_Light_verilog/src/CounterWithParallelLoad.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627046223462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627046223462 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_light " "Elaborating entity \"traffic_light\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627046223492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntervalTimer IntervalTimer:IntervalTimer_inst " "Elaborating entity \"IntervalTimer\" for hierarchy \"IntervalTimer:IntervalTimer_inst\"" {  } { { "../traffic_light.v" "IntervalTimer_inst" { Text "/home/datnt/DATA/Traffic_Light_verilog/src/traffic_light.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627046223497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeSrc IntervalTimer:IntervalTimer_inst\|TimeSrc:TimeSrc_inst " "Elaborating entity \"TimeSrc\" for hierarchy \"IntervalTimer:IntervalTimer_inst\|TimeSrc:TimeSrc_inst\"" {  } { { "../IntervalTimer.v" "TimeSrc_inst" { Text "/home/datnt/DATA/Traffic_Light_verilog/src/IntervalTimer.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627046223500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TrafficLightCounter IntervalTimer:IntervalTimer_inst\|TrafficLightCounter:TrafficLightCounter_inst " "Elaborating entity \"TrafficLightCounter\" for hierarchy \"IntervalTimer:IntervalTimer_inst\|TrafficLightCounter:TrafficLightCounter_inst\"" {  } { { "../IntervalTimer.v" "TrafficLightCounter_inst" { Text "/home/datnt/DATA/Traffic_Light_verilog/src/IntervalTimer.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627046223501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAS IntervalTimer:IntervalTimer_inst\|TrafficLightCounter:TrafficLightCounter_inst\|HAS:HAS_inst\[0\] " "Elaborating entity \"HAS\" for hierarchy \"IntervalTimer:IntervalTimer_inst\|TrafficLightCounter:TrafficLightCounter_inst\|HAS:HAS_inst\[0\]\"" {  } { { "../TrafficLightCounter.v" "HAS_inst\[0\]" { Text "/home/datnt/DATA/Traffic_Light_verilog/src/TrafficLightCounter.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627046223502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 IntervalTimer:IntervalTimer_inst\|TrafficLightCounter:TrafficLightCounter_inst\|mux2_1:mux_inst\[0\] " "Elaborating entity \"mux2_1\" for hierarchy \"IntervalTimer:IntervalTimer_inst\|TrafficLightCounter:TrafficLightCounter_inst\|mux2_1:mux_inst\[0\]\"" {  } { { "../TrafficLightCounter.v" "mux_inst\[0\]" { Text "/home/datnt/DATA/Traffic_Light_verilog/src/TrafficLightCounter.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627046223506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_ff IntervalTimer:IntervalTimer_inst\|TrafficLightCounter:TrafficLightCounter_inst\|D_ff:D_ff_inst\[0\] " "Elaborating entity \"D_ff\" for hierarchy \"IntervalTimer:IntervalTimer_inst\|TrafficLightCounter:TrafficLightCounter_inst\|D_ff:D_ff_inst\[0\]\"" {  } { { "../TrafficLightCounter.v" "D_ff_inst\[0\]" { Text "/home/datnt/DATA/Traffic_Light_verilog/src/TrafficLightCounter.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627046223509 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627046223902 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627046224036 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627046224097 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627046224097 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627046224121 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627046224121 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627046224121 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627046224121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1062 " "Peak virtual memory: 1062 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627046224125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 20:17:04 2021 " "Processing ended: Fri Jul 23 20:17:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627046224125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627046224125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627046224125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627046224125 ""}
