{
  "module_name": "fsd-clk.h",
  "hash_id": "e7d8ad296a707bf4a68c0f9967c0689ce9b48e7d138d56646edaed61d73e031c",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/fsd-clk.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLOCK_FSD_H\n#define _DT_BINDINGS_CLOCK_FSD_H\n\n \n#define DOUT_CMU_PLL_SHARED0_DIV4\t\t1\n#define DOUT_CMU_PERIC_SHARED1DIV36\t\t2\n#define DOUT_CMU_PERIC_SHARED0DIV3_TBUCLK\t3\n#define DOUT_CMU_PERIC_SHARED0DIV20\t\t4\n#define DOUT_CMU_PERIC_SHARED1DIV4_DMACLK\t5\n#define DOUT_CMU_PLL_SHARED0_DIV6\t\t6\n#define DOUT_CMU_FSYS0_SHARED1DIV4\t\t7\n#define DOUT_CMU_FSYS0_SHARED0DIV4\t\t8\n#define DOUT_CMU_FSYS1_SHARED0DIV8\t\t9\n#define DOUT_CMU_FSYS1_SHARED0DIV4\t\t10\n#define CMU_CPUCL_SWITCH_GATE\t\t\t11\n#define DOUT_CMU_IMEM_TCUCLK\t\t\t12\n#define DOUT_CMU_IMEM_ACLK\t\t\t13\n#define DOUT_CMU_IMEM_DMACLK\t\t\t14\n#define GAT_CMU_FSYS0_SHARED0DIV4\t\t15\n#define CMU_NR_CLK\t\t\t\t16\n\n \n#define PERIC_SCLK_UART0\t\t\t1\n#define PERIC_PCLK_UART0\t\t\t2\n#define PERIC_SCLK_UART1\t\t\t3\n#define PERIC_PCLK_UART1\t\t\t4\n#define PERIC_DMA0_IPCLKPORT_ACLK\t\t5\n#define PERIC_DMA1_IPCLKPORT_ACLK\t\t6\n#define PERIC_PWM0_IPCLKPORT_I_PCLK_S0\t\t7\n#define PERIC_PWM1_IPCLKPORT_I_PCLK_S0\t\t8\n#define PERIC_PCLK_SPI0                         9\n#define PERIC_SCLK_SPI0                         10\n#define PERIC_PCLK_SPI1                         11\n#define PERIC_SCLK_SPI1                         12\n#define PERIC_PCLK_SPI2                         13\n#define PERIC_SCLK_SPI2                         14\n#define PERIC_PCLK_TDM0                         15\n#define PERIC_PCLK_HSI2C0\t\t\t16\n#define PERIC_PCLK_HSI2C1\t\t\t17\n#define PERIC_PCLK_HSI2C2\t\t\t18\n#define PERIC_PCLK_HSI2C3\t\t\t19\n#define PERIC_PCLK_HSI2C4\t\t\t20\n#define PERIC_PCLK_HSI2C5\t\t\t21\n#define PERIC_PCLK_HSI2C6\t\t\t22\n#define PERIC_PCLK_HSI2C7\t\t\t23\n#define PERIC_MCAN0_IPCLKPORT_CCLK\t\t24\n#define PERIC_MCAN0_IPCLKPORT_PCLK\t\t25\n#define PERIC_MCAN1_IPCLKPORT_CCLK\t\t26\n#define PERIC_MCAN1_IPCLKPORT_PCLK\t\t27\n#define PERIC_MCAN2_IPCLKPORT_CCLK\t\t28\n#define PERIC_MCAN2_IPCLKPORT_PCLK\t\t29\n#define PERIC_MCAN3_IPCLKPORT_CCLK\t\t30\n#define PERIC_MCAN3_IPCLKPORT_PCLK\t\t31\n#define PERIC_PCLK_ADCIF\t\t\t32\n#define PERIC_EQOS_TOP_IPCLKPORT_CLK_PTP_REF_I  33\n#define PERIC_EQOS_TOP_IPCLKPORT_ACLK_I\t\t34\n#define PERIC_EQOS_TOP_IPCLKPORT_HCLK_I\t\t35\n#define PERIC_EQOS_TOP_IPCLKPORT_RGMII_CLK_I\t36\n#define PERIC_EQOS_TOP_IPCLKPORT_CLK_RX_I\t37\n#define PERIC_BUS_D_PERIC_IPCLKPORT_EQOSCLK\t38\n#define PERIC_BUS_P_PERIC_IPCLKPORT_EQOSCLK\t39\n#define PERIC_HCLK_TDM0\t\t\t\t40\n#define PERIC_PCLK_TDM1\t\t\t\t41\n#define PERIC_HCLK_TDM1\t\t\t\t42\n#define PERIC_EQOS_PHYRXCLK_MUX\t\t\t43\n#define PERIC_EQOS_PHYRXCLK\t\t\t44\n#define PERIC_DOUT_RGMII_CLK\t\t\t45\n#define PERIC_NR_CLK\t\t\t\t46\n\n \n#define UFS0_MPHY_REFCLK_IXTAL24\t\t1\n#define UFS0_MPHY_REFCLK_IXTAL26\t\t2\n#define UFS1_MPHY_REFCLK_IXTAL24\t\t3\n#define UFS1_MPHY_REFCLK_IXTAL26\t\t4\n#define UFS0_TOP0_HCLK_BUS\t\t\t5\n#define UFS0_TOP0_ACLK\t\t\t\t6\n#define UFS0_TOP0_CLK_UNIPRO\t\t\t7\n#define UFS0_TOP0_FMP_CLK\t\t\t8\n#define UFS1_TOP1_HCLK_BUS\t\t\t9\n#define UFS1_TOP1_ACLK\t\t\t\t10\n#define UFS1_TOP1_CLK_UNIPRO\t\t\t11\n#define UFS1_TOP1_FMP_CLK\t\t\t12\n#define PCIE_SUBCTRL_INST0_DBI_ACLK_SOC\t\t13\n#define PCIE_SUBCTRL_INST0_AUX_CLK_SOC\t\t14\n#define PCIE_SUBCTRL_INST0_MSTR_ACLK_SOC\t15\n#define PCIE_SUBCTRL_INST0_SLV_ACLK_SOC\t\t16\n#define FSYS0_EQOS_TOP0_IPCLKPORT_CLK_PTP_REF_I 17\n#define FSYS0_EQOS_TOP0_IPCLKPORT_ACLK_I\t18\n#define FSYS0_EQOS_TOP0_IPCLKPORT_HCLK_I\t19\n#define FSYS0_EQOS_TOP0_IPCLKPORT_RGMII_CLK_I\t20\n#define FSYS0_EQOS_TOP0_IPCLKPORT_CLK_RX_I\t21\n#define FSYS0_DOUT_FSYS0_PERIBUS_GRP\t\t22\n#define FSYS0_NR_CLK\t\t\t\t23\n\n \n#define PCIE_LINK0_IPCLKPORT_DBI_ACLK\t\t1\n#define PCIE_LINK0_IPCLKPORT_AUX_ACLK\t\t2\n#define PCIE_LINK0_IPCLKPORT_MSTR_ACLK\t\t3\n#define PCIE_LINK0_IPCLKPORT_SLV_ACLK\t\t4\n#define PCIE_LINK1_IPCLKPORT_DBI_ACLK\t\t5\n#define PCIE_LINK1_IPCLKPORT_AUX_ACLK\t\t6\n#define PCIE_LINK1_IPCLKPORT_MSTR_ACLK\t\t7\n#define PCIE_LINK1_IPCLKPORT_SLV_ACLK\t\t8\n#define FSYS1_NR_CLK\t\t\t\t9\n\n \n#define IMEM_DMA0_IPCLKPORT_ACLK\t\t1\n#define IMEM_DMA1_IPCLKPORT_ACLK\t\t2\n#define IMEM_WDT0_IPCLKPORT_PCLK\t\t3\n#define IMEM_WDT1_IPCLKPORT_PCLK\t\t4\n#define IMEM_WDT2_IPCLKPORT_PCLK\t\t5\n#define IMEM_MCT_PCLK\t\t\t\t6\n#define IMEM_TMU_CPU0_IPCLKPORT_I_CLK_TS\t7\n#define IMEM_TMU_CPU2_IPCLKPORT_I_CLK_TS\t8\n#define IMEM_TMU_TOP_IPCLKPORT_I_CLK_TS\t\t9\n#define IMEM_TMU_GPU_IPCLKPORT_I_CLK_TS\t\t10\n#define IMEM_TMU_GT_IPCLKPORT_I_CLK_TS\t\t11\n#define IMEM_NR_CLK\t\t\t\t12\n\n \n#define MFC_MFC_IPCLKPORT_ACLK\t\t\t1\n#define MFC_NR_CLK\t\t\t\t2\n\n \n#define CAM_CSI0_0_IPCLKPORT_I_ACLK\t\t1\n#define CAM_CSI0_1_IPCLKPORT_I_ACLK\t\t2\n#define CAM_CSI0_2_IPCLKPORT_I_ACLK\t\t3\n#define CAM_CSI0_3_IPCLKPORT_I_ACLK\t\t4\n#define CAM_CSI1_0_IPCLKPORT_I_ACLK\t\t5\n#define CAM_CSI1_1_IPCLKPORT_I_ACLK\t\t6\n#define CAM_CSI1_2_IPCLKPORT_I_ACLK\t\t7\n#define CAM_CSI1_3_IPCLKPORT_I_ACLK\t\t8\n#define CAM_CSI2_0_IPCLKPORT_I_ACLK\t\t9\n#define CAM_CSI2_1_IPCLKPORT_I_ACLK\t\t10\n#define CAM_CSI2_2_IPCLKPORT_I_ACLK\t\t11\n#define CAM_CSI2_3_IPCLKPORT_I_ACLK\t\t12\n#define CAM_CSI_NR_CLK\t\t\t\t13\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}