
# constraints
# ad9361 

# AD9361_0
set_property  -dict {PACKAGE_PIN  Y12  IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_clk_in_0_p]        ; ##  
set_property  -dict {PACKAGE_PIN  Y11  IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_clk_in_0_n]        ; ## 
      
set_property  -dict {PACKAGE_PIN  AA17 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_frame_in_0_p]      ; ##     
set_property  -dict {PACKAGE_PIN  AB17 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_frame_in_0_n]      ; ##   

set_property  -dict {PACKAGE_PIN  T10  IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_0_p[0]]    ; ##     
set_property  -dict {PACKAGE_PIN  T9   IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_0_n[0]]    ; ##  
set_property  -dict {PACKAGE_PIN  Y9   IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_0_p[1]]    ; ##       
set_property  -dict {PACKAGE_PIN  AA9  IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_0_n[1]]    ; ##     
set_property  -dict {PACKAGE_PIN  U9   IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_0_p[2]]    ; ##          
set_property  -dict {PACKAGE_PIN  U8   IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_0_n[2]]    ; ##           
set_property  -dict {PACKAGE_PIN  W9   IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_0_p[3]]    ; ##         
set_property  -dict {PACKAGE_PIN  Y8   IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_0_n[3]]    ; ##           
set_property  -dict {PACKAGE_PIN  V8   IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_0_p[4]]    ; ##          
set_property  -dict {PACKAGE_PIN  W8   IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_0_n[4]]    ; ##       
set_property  -dict {PACKAGE_PIN  U10  IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_0_p[5]]    ; ## 
set_property  -dict {PACKAGE_PIN  V10  IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_0_n[5]]    ; ## 

set_property  -dict {PACKAGE_PIN  W14  IOSTANDARD LVDS_25} [get_ports tx_clk_out_0_p]                      ; ##        
set_property  -dict {PACKAGE_PIN  W13  IOSTANDARD LVDS_25} [get_ports tx_clk_out_0_n]                      ; ##           

set_property  -dict {PACKAGE_PIN  AA15 IOSTANDARD LVDS_25} [get_ports tx_frame_out_0_p]                    ; ## 
set_property  -dict {PACKAGE_PIN  AB15 IOSTANDARD LVDS_25} [get_ports tx_frame_out_0_n]                    ; ##       

set_property  -dict {PACKAGE_PIN  AB9  IOSTANDARD LVDS_25} [get_ports tx_data_out_0_p[0]]                  ; ## 
set_property  -dict {PACKAGE_PIN  AB8  IOSTANDARD LVDS_25} [get_ports tx_data_out_0_n[0]]                  ; ## 
set_property  -dict {PACKAGE_PIN  AB13 IOSTANDARD LVDS_25} [get_ports tx_data_out_0_p[1]]                  ; ## 
set_property  -dict {PACKAGE_PIN  AB12 IOSTANDARD LVDS_25} [get_ports tx_data_out_0_n[1]]                  ; ## 
set_property  -dict {PACKAGE_PIN  AA10 IOSTANDARD LVDS_25} [get_ports tx_data_out_0_p[2]]                  ; ##
set_property  -dict {PACKAGE_PIN  AB10 IOSTANDARD LVDS_25} [get_ports tx_data_out_0_n[2]]                  ; ## 
set_property  -dict {PACKAGE_PIN  AA12 IOSTANDARD LVDS_25} [get_ports tx_data_out_0_p[3]]                  ; ## 
set_property  -dict {PACKAGE_PIN  AA11 IOSTANDARD LVDS_25} [get_ports tx_data_out_0_n[3]]                  ; ## 
set_property  -dict {PACKAGE_PIN  Y16  IOSTANDARD LVDS_25} [get_ports tx_data_out_0_p[4]]                  ; ## 
set_property  -dict {PACKAGE_PIN  AA16 IOSTANDARD LVDS_25} [get_ports tx_data_out_0_n[4]]                  ; ## 
set_property  -dict {PACKAGE_PIN  AA14 IOSTANDARD LVDS_25} [get_ports tx_data_out_0_p[5]]                  ; ##        
set_property  -dict {PACKAGE_PIN  AB14 IOSTANDARD LVDS_25} [get_ports tx_data_out_0_n[5]]                  ; ##     

# AD9361_1
set_property  -dict {PACKAGE_PIN  H5  IOSTANDARD LVDS DIFF_TERM TRUE} [get_ports rx_clk_in_1_p]        ; ##  
set_property  -dict {PACKAGE_PIN  G5  IOSTANDARD LVDS DIFF_TERM TRUE} [get_ports rx_clk_in_1_n]        ; ## 
      
set_property  -dict {PACKAGE_PIN  N5 IOSTANDARD LVDS DIFF_TERM TRUE} [get_ports rx_frame_in_1_p]      ; ##     
set_property  -dict {PACKAGE_PIN  M4 IOSTANDARD LVDS DIFF_TERM TRUE} [get_ports rx_frame_in_1_n]      ; ##   

set_property  -dict {PACKAGE_PIN  F1  IOSTANDARD LVDS DIFF_TERM TRUE} [get_ports rx_data_in_1_p[0]]    ; ##     
set_property  -dict {PACKAGE_PIN  E1   IOSTANDARD LVDS DIFF_TERM TRUE} [get_ports rx_data_in_1_n[0]]    ; ##  
set_property  -dict {PACKAGE_PIN  K1   IOSTANDARD LVDS DIFF_TERM TRUE} [get_ports rx_data_in_1_p[1]]    ; ##       
set_property  -dict {PACKAGE_PIN  J1  IOSTANDARD LVDS DIFF_TERM TRUE} [get_ports rx_data_in_1_n[1]]    ; ##     
set_property  -dict {PACKAGE_PIN  M5   IOSTANDARD LVDS DIFF_TERM TRUE} [get_ports rx_data_in_1_p[2]]    ; ##          
set_property  -dict {PACKAGE_PIN  L5   IOSTANDARD LVDS DIFF_TERM TRUE} [get_ports rx_data_in_1_n[2]]    ; ##           
set_property  -dict {PACKAGE_PIN  J3   IOSTANDARD LVDS DIFF_TERM TRUE} [get_ports rx_data_in_1_p[3]]    ; ##         
set_property  -dict {PACKAGE_PIN  H3   IOSTANDARD LVDS DIFF_TERM TRUE} [get_ports rx_data_in_1_n[3]]    ; ##           
set_property  -dict {PACKAGE_PIN  H2   IOSTANDARD LVDS DIFF_TERM TRUE} [get_ports rx_data_in_1_p[4]]    ; ##          
set_property  -dict {PACKAGE_PIN  H1   IOSTANDARD LVDS DIFF_TERM TRUE} [get_ports rx_data_in_1_n[4]]    ; ##       
set_property  -dict {PACKAGE_PIN  G4  IOSTANDARD LVDS DIFF_TERM TRUE} [get_ports rx_data_in_1_p[5]]    ; ## 
set_property  -dict {PACKAGE_PIN  G3  IOSTANDARD LVDS DIFF_TERM TRUE} [get_ports rx_data_in_1_n[5]]    ; ## 

set_property  -dict {PACKAGE_PIN  L4  IOSTANDARD LVDS} [get_ports tx_clk_out_1_p]                      ; ##        
set_property  -dict {PACKAGE_PIN  K4  IOSTANDARD LVDS} [get_ports tx_clk_out_1_n]                      ; ##           

set_property  -dict {PACKAGE_PIN  L7 IOSTANDARD LVDS} [get_ports tx_frame_out_1_p]                    ; ## 
set_property  -dict {PACKAGE_PIN  L6 IOSTANDARD LVDS} [get_ports tx_frame_out_1_n]                    ; ##       

set_property  -dict {PACKAGE_PIN  J6  IOSTANDARD LVDS} [get_ports tx_data_out_1_p[0]]                  ; ## 
set_property  -dict {PACKAGE_PIN  H6  IOSTANDARD LVDS} [get_ports tx_data_out_1_n[0]]                  ; ## 
set_property  -dict {PACKAGE_PIN  F5 IOSTANDARD LVDS} [get_ports tx_data_out_1_p[1]]                  ; ## 
set_property  -dict {PACKAGE_PIN  F4 IOSTANDARD LVDS} [get_ports tx_data_out_1_n[1]]                  ; ## 
set_property  -dict {PACKAGE_PIN  H7 IOSTANDARD LVDS} [get_ports tx_data_out_1_p[2]]                  ; ##
set_property  -dict {PACKAGE_PIN  G7 IOSTANDARD LVDS} [get_ports tx_data_out_1_n[2]]                  ; ## 
set_property  -dict {PACKAGE_PIN  F7 IOSTANDARD LVDS} [get_ports tx_data_out_1_p[3]]                  ; ## 
set_property  -dict {PACKAGE_PIN  F6 IOSTANDARD LVDS} [get_ports tx_data_out_1_n[3]]                  ; ## 
set_property  -dict {PACKAGE_PIN  N7  IOSTANDARD LVDS} [get_ports tx_data_out_1_p[4]]                  ; ## 
set_property  -dict {PACKAGE_PIN  N6 IOSTANDARD LVDS} [get_ports tx_data_out_1_n[4]]                  ; ## 
set_property  -dict {PACKAGE_PIN  K7 IOSTANDARD LVDS} [get_ports tx_data_out_1_p[5]]                  ; ##        
set_property  -dict {PACKAGE_PIN  K6 IOSTANDARD LVDS} [get_ports tx_data_out_1_n[5]]                  ; ##     



## SPI0 (MOVE OUT OF GPIO PORTS)
set_property  -dict {PACKAGE_PIN  N17  IOSTANDARD LVCMOS33  PULLTYPE PULLUP} [get_ports spi0_miso] ; ## SPI0_ZYNQ_MISO      
set_property  -dict {PACKAGE_PIN  P18  IOSTANDARD LVCMOS33  PULLTYPE PULLUP} [get_ports spi0_mosi] ; ## SPI0_ZYNQ_MOSI     
set_property  -dict {PACKAGE_PIN  N18  IOSTANDARD LVCMOS33  PULLTYPE PULLUP} [get_ports spi0_clk] ;  ## SPI0_ZYNQ_SCK      
#set_property  -dict {PACKAGE_PIN  T16  IOSTANDARD LVCMOS33  PULLTYPE PULLUP} [get_ports spi0_csn0] ; ## SPI0_ASFE_SPI_CS    
#set_property  -dict {PACKAGE_PIN  P19  IOSTANDARD LVCMOS33  PULLTYPE PULLUP} [get_ports spi0_csn1] ; ## SPI0_TRSS_CS        
#set_property  -dict {PACKAGE_PIN  U19  IOSTANDARD LVCMOS33  PULLTYPE PULLUP} [get_ports spi0_csn2] ; ## SPI0_ATMEL_SS        
#set_property  -dict {PACKAGE_PIN  Y17  IOSTANDARD LVCMOS33  PULLTYPE PULLUP} [get_ports spi0_csn3] ; ## SPI0_LV595_SS        
#set_property  -dict {PACKAGE_PIN  Y18  IOSTANDARD LVCMOS33  PULLTYPE PULLUP} [get_ports spi0_csn4] ; ## SPI0_LMK04906_SS        

## SPI1
set_property  -dict {PACKAGE_PIN  A2  IOSTANDARD LVCMOS18  PULLTYPE PULLUP} [get_ports spi1_miso]        ; ## PL_Bank35_SPI1_MISO          
set_property  -dict {PACKAGE_PIN  B2  IOSTANDARD LVCMOS18  PULLTYPE PULLUP} [get_ports spi1_mosi]        ; ## PL_Bank35_SPI1_MOSI          
set_property  -dict {PACKAGE_PIN  A1  IOSTANDARD LVCMOS18  PULLTYPE PULLUP} [get_ports spi1_clk]         ; ## PL_Bank35_SPI1_CK          
#set_property  -dict {PACKAGE_PIN  B4  IOSTANDARD LVCMOS18  PULLTYPE PULLUP} [get_ports spi1_csn0]        ; ## PL_Bank35_SPI1_AD1_CS         
#set_property  -dict {PACKAGE_PIN  A4  IOSTANDARD LVCMOS18  PULLTYPE PULLUP} [get_ports spi1_csn1]        ; ## PL_Bank35_SPI1_AD2_CS         
#C2 SPI1_ADF5355_1_SS
#D1 SPI1_ADF5355_2_SS





##  GPIO
##  LEDs
set_property  -dict {PACKAGE_PIN  Y22  IOSTANDARD LVCMOS33} [get_ports ps7_gpio[0]]                   ;
set_property  -dict {PACKAGE_PIN  V21  IOSTANDARD LVCMOS33} [get_ports ps7_gpio[1]]                   ;
set_property  -dict {PACKAGE_PIN  V22  IOSTANDARD LVCMOS33} [get_ports ps7_gpio[2]]                   ;
set_property  -dict {PACKAGE_PIN  W19  IOSTANDARD LVCMOS33} [get_ports ps7_gpio[3]]                   ;

## ADI reset
set_property  -dict {PACKAGE_PIN  T11  IOSTANDARD LVCMOS25} [get_ports ps7_gpio[4]]                   ; ## AD1_RESET
set_property  -dict {PACKAGE_PIN  C3   IOSTANDARD LVCMOS18} [get_ports ps7_gpio[5]]                   ; ## AD2_RESET

## ASFE signals
set_property  -dict {PACKAGE_PIN  AA22 IOSTANDARD LVCMOS33} [get_ports ps7_gpio[6]]                   ; ## ASFE_Spare_1
set_property  -dict {PACKAGE_PIN  AB22 IOSTANDARD LVCMOS33} [get_ports ps7_gpio[7]]                   ; ## ASFE_Spare_2
set_property  -dict {PACKAGE_PIN  W21  IOSTANDARD LVCMOS33} [get_ports ps7_gpio[8]]                   ; ## ASFE_RSTN
set_property  -dict {PACKAGE_PIN  AA20 IOSTANDARD LVCMOS33} [get_ports ps7_gpio[9]]                   ; ## ADI1_TX_EN
set_property  -dict {PACKAGE_PIN  U18  IOSTANDARD LVCMOS33} [get_ports ps7_gpio[10]]                  ; ## ASFE_Reserve1
set_property  -dict {PACKAGE_PIN  V18  IOSTANDARD LVCMOS33} [get_ports ps7_gpio[11]]                  ; ## ASFE_Reserve2
set_property  -dict {PACKAGE_PIN  N20  IOSTANDARD LVCMOS33} [get_ports ps7_gpio[12]]                  ; ## ASFE_Reserve4
set_property  -dict {PACKAGE_PIN  P20  IOSTANDARD LVCMOS33} [get_ports ps7_gpio[13]]                  ; ## ASFE_Reserve3
set_property  -dict {PACKAGE_PIN  AB20 IOSTANDARD LVCMOS33} [get_ports ps7_gpio[14]]                  ; ## ADI2_TX_EN
set_property  -dict {PACKAGE_PIN  Y21  IOSTANDARD LVCMOS33} [get_ports ps7_gpio[15]]                  ; ## ASFE_Spare_3
set_property  -dict {PACKAGE_PIN  AA21 IOSTANDARD LVCMOS33} [get_ports ps7_gpio[16]]                  ; ## ASFE_Spare_4

set_property  -dict {PACKAGE_PIN  U22  IOSTANDARD LVCMOS33} [get_ports ps7_gpio[17]]                  ; ## ETHERNET_PHY_RESET_B
set_property  -dict {PACKAGE_PIN  P21  IOSTANDARD LVCMOS33} [get_ports ps7_gpio[18]]                  ; ## ADI_SYNC0
set_property  -dict {PACKAGE_PIN  R21  IOSTANDARD LVCMOS33} [get_ports ps7_gpio[19]]                  ; ## ADI_SYNC1

## SPI0
set_property  -dict {PACKAGE_PIN  T16  IOSTANDARD LVCMOS33  PULLTYPE PULLUP} [get_ports ps7_gpio[20]] ; ## SPI0_ASFE_SPI_CS    
set_property  -dict {PACKAGE_PIN  P19  IOSTANDARD LVCMOS33  PULLTYPE PULLUP} [get_ports ps7_gpio[21]] ; ## SPI0_TRSS_CS        
set_property  -dict {PACKAGE_PIN  U19  IOSTANDARD LVCMOS33  PULLTYPE PULLUP} [get_ports ps7_gpio[22]] ; ## SPI0_ATMEL_SS        
set_property  -dict {PACKAGE_PIN  Y17  IOSTANDARD LVCMOS33  PULLTYPE PULLUP} [get_ports ps7_gpio[23]] ; ## SPI0_LV595_SS        
set_property  -dict {PACKAGE_PIN  Y18  IOSTANDARD LVCMOS33  PULLTYPE PULLUP} [get_ports ps7_gpio[24]] ; ## SPI0_LMK04906_SS        

## SPI1
set_property  -dict {PACKAGE_PIN  B4  IOSTANDARD LVCMOS18  PULLTYPE PULLUP} [get_ports ps7_gpio[25]]        ; ## PL_Bank35_SPI1_AD1_CS         
set_property  -dict {PACKAGE_PIN  A4  IOSTANDARD LVCMOS18  PULLTYPE PULLUP} [get_ports ps7_gpio[26]]        ; ## PL_Bank35_SPI1_AD2_CS         
set_property  -dict {PACKAGE_PIN  C2  IOSTANDARD LVCMOS18  PULLTYPE PULLUP} [get_ports ps7_gpio[27]]        ; #C2 SPI1_ADF5355_1_SS
set_property  -dict {PACKAGE_PIN  D1  IOSTANDARD LVCMOS18  PULLTYPE PULLUP} [get_ports ps7_gpio[28]]        ; #D1 SPI1_ADF5355_2_SS

##USB reset
set_property  -dict {PACKAGE_PIN  T15  IOSTANDARD LVCMOS33} [get_ports ps7_gpio[29]]                  ; ## USBPHY_RESET_B
##EMMC reset
set_property  -dict {PACKAGE_PIN  E3 IOSTANDARD LVCMOS18} [get_ports ps7_gpio[30]]                  ; ## eMMC_RST_N

set_property  -dict {PACKAGE_PIN  W15  IOSTANDARD LVCMOS25} [get_ports ps7_gpio[31]]                  ; ## AD1_EN_AGC
set_property  -dict {PACKAGE_PIN  T12  IOSTANDARD LVCMOS25} [get_ports ps7_gpio[32]]                  ; ## AD1_CTL_IN0
set_property  -dict {PACKAGE_PIN  U12  IOSTANDARD LVCMOS25} [get_ports ps7_gpio[33]]                  ; ## AD1_CTL_IN1
set_property  -dict {PACKAGE_PIN  V16  IOSTANDARD LVCMOS25} [get_ports ps7_gpio[34]]                  ; ## AD1_CTL_IN2
set_property  -dict {PACKAGE_PIN  W16  IOSTANDARD LVCMOS25} [get_ports ps7_gpio[35]]                  ; ## AD1_CTL_IN3
set_property  -dict {PACKAGE_PIN  U13  IOSTANDARD LVCMOS25} [get_ports ps7_gpio[36]]                  ; ## AD1_ENABLE
set_property  -dict {PACKAGE_PIN  V11  IOSTANDARD LVCMOS25} [get_ports ps7_gpio[37]]                  ; ## AD1_TXNRX

set_property  -dict {PACKAGE_PIN  P3   IOSTANDARD LVCMOS18} [get_ports ps7_gpio[38]]                  ; ## AD2_EN_AGC
set_property  -dict {PACKAGE_PIN  M3   IOSTANDARD LVCMOS18} [get_ports ps7_gpio[39]]                  ; ## AD2_CTL_IN0
set_property  -dict {PACKAGE_PIN  M2   IOSTANDARD LVCMOS18} [get_ports ps7_gpio[40]]                  ; ## AD2_CTL_IN1
set_property  -dict {PACKAGE_PIN  K3   IOSTANDARD LVCMOS18} [get_ports ps7_gpio[41]]                  ; ## AD2_CTL_IN2
set_property  -dict {PACKAGE_PIN  K2   IOSTANDARD LVCMOS18} [get_ports ps7_gpio[42]]                  ; ## AD2_CTL_IN3
set_property  -dict {PACKAGE_PIN  N3   IOSTANDARD LVCMOS18} [get_ports ps7_gpio[43]]                  ; ## AD2_ENABLE
set_property  -dict {PACKAGE_PIN  D3   IOSTANDARD LVCMOS18} [get_ports ps7_gpio[44]]                  ; ## AD2_TXNRX

## AXI GPIO

set_property  -dict {PACKAGE_PIN  W11  IOSTANDARD LVCMOS25} [get_ports axi_gpio[0]]   ; ## AD1_CTRL_OUT0
set_property  -dict {PACKAGE_PIN  W10  IOSTANDARD LVCMOS25} [get_ports axi_gpio[1]]   ; ## AD1_CTRL_OUT1
set_property  -dict {PACKAGE_PIN  Y14  IOSTANDARD LVCMOS25} [get_ports axi_gpio[2]]   ; ## AD1_CTRL_OUT2
set_property  -dict {PACKAGE_PIN  Y13  IOSTANDARD LVCMOS25} [get_ports axi_gpio[3]]  ; ## AD1_CTRL_OUT3
set_property  -dict {PACKAGE_PIN  U14  IOSTANDARD LVCMOS25} [get_ports axi_gpio[4]]  ; ## AD1_CTRL_OUT4
set_property  -dict {PACKAGE_PIN  U15  IOSTANDARD LVCMOS25} [get_ports axi_gpio[5]]  ; ## AD1_CTRL_OUT5
set_property  -dict {PACKAGE_PIN  V13  IOSTANDARD LVCMOS25} [get_ports axi_gpio[6]]  ; ## AD1_CTRL_OUT6
set_property  -dict {PACKAGE_PIN  V12  IOSTANDARD LVCMOS25} [get_ports axi_gpio[7]]  ; ## AD1_CTRL_OUT7

set_property  -dict {PACKAGE_PIN  T20   IOSTANDARD LVCMOS33} [get_ports axi_gpio[8]]  ; ## AD2_CTRL_OUT0
set_property  -dict {PACKAGE_PIN  U20   IOSTANDARD LVCMOS33} [get_ports axi_gpio[9]]  ; ## AD2_CTRL_OUT1
set_property  -dict {PACKAGE_PIN  R19   IOSTANDARD LVCMOS33} [get_ports axi_gpio[10]]  ; ## AD2_CTRL_OUT2
set_property  -dict {PACKAGE_PIN  T19   IOSTANDARD LVCMOS33} [get_ports axi_gpio[11]]  ; ## AD2_CTRL_OUT3
set_property  -dict {PACKAGE_PIN  T17   IOSTANDARD LVCMOS33} [get_ports axi_gpio[12]]  ; ## AD2_CTRL_OUT4
set_property  -dict {PACKAGE_PIN  U17   IOSTANDARD LVCMOS33} [get_ports axi_gpio[13]]  ; ## AD2_CTRL_OUT5
set_property  -dict {PACKAGE_PIN  R17   IOSTANDARD LVCMOS33} [get_ports axi_gpio[14]]  ; ## AD2_CTRL_OUT6
set_property  -dict {PACKAGE_PIN  R18   IOSTANDARD LVCMOS33} [get_ports axi_gpio[15]]  ; ## AD2_CTRL_OUT7

# TP702 set_property  -dict {PACKAGE_PIN  W20  IOSTANDARD LVCMOS33} [get_ports axi_gpio[23]]  ; ## ZYNQ_Ext5vdet



# clocks
create_clock -name rx_clk_0     -period  5 [get_ports rx_clk_in_0_p]
create_clock -name rx_clk_1     -period  5 [get_ports rx_clk_in_1_p]
create_clock -name ad9361_0_clk   -period  5 [get_pins i_system_wrapper/system_i/axi_ad9361_0/clk]
create_clock -name ad9361_1_clk   -period  5 [get_pins i_system_wrapper/system_i/axi_ad9361_1/clk]
create_clock -name fmc_dma_clk  -period  4.00 [get_pins i_system_wrapper/system_i/sys_ps7/FCLK_CLK2]

set_clock_groups -asynchronous -group {ad9361_0_clk}
set_clock_groups -asynchronous -group {ad9361_1_clk}
set_clock_groups -asynchronous -group {fmc_dma_clk}

