

================================================================
== Vitis HLS Report for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'
================================================================
* Date:           Mon Dec 16 19:42:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.097 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.97>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 5 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 6 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 7 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 8 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 9 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 10 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 11 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 12 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sum_cache = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_0_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 13 'bitconcatenate' 'sum_cache' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_1_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 14 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln79_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_2_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 15 'bitconcatenate' 'shl_ln79_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln79_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_3_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 16 'bitconcatenate' 'shl_ln79_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln79_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_4_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 17 'bitconcatenate' 'shl_ln79_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln79_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_5_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 18 'bitconcatenate' 'shl_ln79_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln79_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_6_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 19 'bitconcatenate' 'shl_ln79_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln79_6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_7_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 20 'bitconcatenate' 'shl_ln79_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.80ns)   --->   "%add_ln79_1 = add i19 %shl_ln, i19 %sum_cache" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 21 'add' 'add_ln79_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%add_ln79_2 = add i19 %shl_ln79_1, i19 %shl_ln79_2" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 22 'add' 'add_ln79_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln79_3 = add i19 %add_ln79_2, i19 %add_ln79_1" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 23 'add' 'add_ln79_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln79_4 = add i19 %shl_ln79_3, i19 %shl_ln79_4" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 24 'add' 'add_ln79_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (0.80ns)   --->   "%add_ln79_5 = add i19 %shl_ln79_5, i19 %shl_ln79_6" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 25 'add' 'add_ln79_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln79_6 = add i19 %add_ln79_5, i19 %add_ln79_4" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 26 'add' 'add_ln79_6' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln79 = add i19 %add_ln79_6, i19 %add_ln79_3" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 27 'add' 'add_ln79' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mean = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %add_ln79, i32 3, i32 18" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 28 'partselect' 'mean' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i16 %mean" [firmware/nnet_utils/nnet_layernorm.h:81]   --->   Operation 29 'sext' 'sext_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.80ns)   --->   "%sub_ln85 = sub i19 %sum_cache, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 30 'sub' 'sub_ln85' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.80ns)   --->   "%sub_ln85_1 = sub i19 %shl_ln, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 31 'sub' 'sub_ln85_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.80ns)   --->   "%sub_ln85_2 = sub i19 %shl_ln79_1, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 32 'sub' 'sub_ln85_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.80ns)   --->   "%sub_ln85_3 = sub i19 %shl_ln79_2, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 33 'sub' 'sub_ln85_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.80ns)   --->   "%sub_ln85_4 = sub i19 %shl_ln79_3, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 34 'sub' 'sub_ln85_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.80ns)   --->   "%sub_ln85_5 = sub i19 %shl_ln79_4, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 35 'sub' 'sub_ln85_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.80ns)   --->   "%sub_ln85_6 = sub i19 %shl_ln79_5, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 36 'sub' 'sub_ln85_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.80ns)   --->   "%sub_ln85_7 = sub i19 %shl_ln79_6, i19 %sext_ln81" [firmware/nnet_utils/nnet_layernorm.h:85]   --->   Operation 37 'sub' 'sub_ln85_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.56>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i19 %sub_ln85" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 38 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.08ns)   --->   "%mul_ln86 = mul i32 %sext_ln86, i32 %sext_ln86" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 39 'mul' 'mul_ln86' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%diff_8 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 40 'partselect' 'diff_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln86_1 = sext i19 %sub_ln85_1" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 41 'sext' 'sext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.08ns)   --->   "%mul_ln86_1 = mul i32 %sext_ln86_1, i32 %sext_ln86_1" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 42 'mul' 'mul_ln86_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%diff = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_1, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 43 'partselect' 'diff' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln86_2 = sext i19 %sub_ln85_2" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 44 'sext' 'sext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.08ns)   --->   "%mul_ln86_2 = mul i32 %sext_ln86_2, i32 %sext_ln86_2" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 45 'mul' 'mul_ln86_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%diff_2 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_2, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 46 'partselect' 'diff_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln86_3 = sext i19 %sub_ln85_3" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 47 'sext' 'sext_ln86_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.08ns)   --->   "%mul_ln86_3 = mul i32 %sext_ln86_3, i32 %sext_ln86_3" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 48 'mul' 'mul_ln86_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%diff_3 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_3, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 49 'partselect' 'diff_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln86_4 = sext i19 %sub_ln85_4" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 50 'sext' 'sext_ln86_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.08ns)   --->   "%mul_ln86_4 = mul i32 %sext_ln86_4, i32 %sext_ln86_4" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 51 'mul' 'mul_ln86_4' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%diff_4 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_4, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 52 'partselect' 'diff_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln86_5 = sext i19 %sub_ln85_5" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 53 'sext' 'sext_ln86_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.08ns)   --->   "%mul_ln86_5 = mul i32 %sext_ln86_5, i32 %sext_ln86_5" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 54 'mul' 'mul_ln86_5' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%diff_5 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_5, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 55 'partselect' 'diff_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln86_6 = sext i19 %sub_ln85_6" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 56 'sext' 'sext_ln86_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.08ns)   --->   "%mul_ln86_6 = mul i32 %sext_ln86_6, i32 %sext_ln86_6" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 57 'mul' 'mul_ln86_6' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%diff_6 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_6, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 58 'partselect' 'diff_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln86_7 = sext i19 %sub_ln85_7" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 59 'sext' 'sext_ln86_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.08ns)   --->   "%mul_ln86_7 = mul i32 %sext_ln86_7, i32 %sext_ln86_7" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 60 'mul' 'mul_ln86_7' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%diff_7 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln86_7, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:86]   --->   Operation 61 'partselect' 'diff_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.80ns)   --->   "%add_ln87_1 = add i19 %diff_5, i19 %diff_6" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 62 'add' 'add_ln87_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.80ns)   --->   "%add_ln87_2 = add i19 %diff_4, i19 %diff_3" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 63 'add' 'add_ln87_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_4 = add i19 %diff_8, i19 %diff_2" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 64 'add' 'add_ln87_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.80ns)   --->   "%add_ln87_5 = add i19 %diff, i19 %diff_7" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 65 'add' 'add_ln87_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln87_6 = add i19 %add_ln87_5, i19 %add_ln87_4" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 66 'add' 'add_ln87_6' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.09>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_3 = add i19 %add_ln87_2, i19 %add_ln87_1" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 67 'add' 'add_ln87_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln87 = add i19 %add_ln87_6, i19 %add_ln87_3" [firmware/nnet_utils/nnet_layernorm.h:87]   --->   Operation 68 'add' 'add_ln87' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i15 @_ssdm_op_PartSelect.i15.i19.i32.i32, i19 %add_ln87, i32 4, i32 18" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 69 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i15 %tmp_1" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 70 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln87, i32 18" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 71 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln87, i32 3" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 72 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 %tmp_2, i12 0" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 73 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.75ns)   --->   "%icmp_ln91 = icmp_eq  i13 %tmp_s, i13 0" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 74 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.77ns)   --->   "%add_ln91 = add i16 %sext_ln91, i16 1" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 75 'add' 'add_ln91' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%select_ln91 = select i1 %icmp_ln91, i16 %sext_ln91, i16 %add_ln91" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 76 'select' 'select_ln91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.24ns) (out node of the LUT)   --->   "%index = select i1 %tmp, i16 %select_ln91, i16 %sext_ln91" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 77 'select' 'index' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i16 %index" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 78 'trunc' 'trunc_ln91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %index, i32 15" [firmware/nnet_utils/nnet_layernorm.h:93]   --->   Operation 79 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.29ns)   --->   "%index_1 = select i1 %tmp_3, i15 0, i15 %trunc_ln91" [firmware/nnet_utils/nnet_layernorm.h:93]   --->   Operation 80 'select' 'index_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln91_1 = trunc i15 %index_1" [firmware/nnet_utils/nnet_layernorm.h:91]   --->   Operation 81 'trunc' 'trunc_ln91_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i15.i32.i32, i15 %index_1, i32 12, i32 14" [firmware/nnet_utils/nnet_layernorm.h:94]   --->   Operation 82 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.57ns)   --->   "%icmp_ln94 = icmp_ne  i3 %tmp_4, i3 0" [firmware/nnet_utils/nnet_layernorm.h:94]   --->   Operation 83 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.29ns)   --->   "%index_2 = select i1 %icmp_ln94, i12 4095, i12 %trunc_ln91_1" [firmware/nnet_utils/nnet_layernorm.h:94]   --->   Operation 84 'select' 'index_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i12 %index_2" [firmware/nnet_utils/nnet_layernorm.h:95]   --->   Operation 85 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%invert_sqr_table_addr = getelementptr i16 %invert_sqr_table, i64 0, i64 %zext_ln95" [firmware/nnet_utils/nnet_layernorm.h:95]   --->   Operation 86 'getelementptr' 'invert_sqr_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (1.23ns)   --->   "%deno_inver = load i12 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:95]   --->   Operation 87 'load' 'deno_inver' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4096> <ROM>

State 4 <SV = 3> <Delay = 3.31>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_layernorm.h:79]   --->   Operation 88 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/2] (1.23ns)   --->   "%deno_inver = load i12 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:95]   --->   Operation 89 'load' 'deno_inver' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4096> <ROM>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%conv7_i82 = sext i16 %deno_inver" [firmware/nnet_utils/nnet_layernorm.h:95]   --->   Operation 90 'sext' 'conv7_i82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln99 = sext i19 %sub_ln85" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 91 'sext' 'sext_ln99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (2.08ns)   --->   "%mul_ln99 = mul i35 %sext_ln99, i35 %conv7_i82" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 92 'mul' 'mul_ln99' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln99, i32 3, i32 34" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 93 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln99_1 = sext i32 %trunc_ln2" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 94 'sext' 'sext_ln99_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln99_2 = sext i19 %sub_ln85_1" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 95 'sext' 'sext_ln99_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (2.08ns)   --->   "%mul_ln99_1 = mul i35 %sext_ln99_2, i35 %conv7_i82" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 96 'mul' 'mul_ln99_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln99_1 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln99_1, i32 3, i32 34" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 97 'partselect' 'trunc_ln99_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln99_3 = sext i32 %trunc_ln99_1" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 98 'sext' 'sext_ln99_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln99_4 = sext i19 %sub_ln85_2" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 99 'sext' 'sext_ln99_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (2.08ns)   --->   "%mul_ln99_2 = mul i35 %sext_ln99_4, i35 %conv7_i82" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 100 'mul' 'mul_ln99_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln99_2 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln99_2, i32 3, i32 34" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 101 'partselect' 'trunc_ln99_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln99_5 = sext i32 %trunc_ln99_2" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 102 'sext' 'sext_ln99_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln99_6 = sext i19 %sub_ln85_3" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 103 'sext' 'sext_ln99_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (2.08ns)   --->   "%mul_ln99_3 = mul i35 %sext_ln99_6, i35 %conv7_i82" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 104 'mul' 'mul_ln99_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln99_3 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln99_3, i32 3, i32 34" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 105 'partselect' 'trunc_ln99_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln99_7 = sext i32 %trunc_ln99_3" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 106 'sext' 'sext_ln99_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln99_8 = sext i19 %sub_ln85_4" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 107 'sext' 'sext_ln99_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.08ns)   --->   "%mul_ln99_4 = mul i35 %sext_ln99_8, i35 %conv7_i82" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 108 'mul' 'mul_ln99_4' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln99_4 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln99_4, i32 3, i32 34" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 109 'partselect' 'trunc_ln99_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln99_9 = sext i32 %trunc_ln99_4" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 110 'sext' 'sext_ln99_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln99_10 = sext i19 %sub_ln85_5" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 111 'sext' 'sext_ln99_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (2.08ns)   --->   "%mul_ln99_5 = mul i35 %sext_ln99_10, i35 %conv7_i82" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 112 'mul' 'mul_ln99_5' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln99_5 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln99_5, i32 3, i32 34" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 113 'partselect' 'trunc_ln99_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln99_11 = sext i32 %trunc_ln99_5" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 114 'sext' 'sext_ln99_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln99_12 = sext i19 %sub_ln85_6" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 115 'sext' 'sext_ln99_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (2.08ns)   --->   "%mul_ln99_6 = mul i35 %sext_ln99_12, i35 %conv7_i82" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 116 'mul' 'mul_ln99_6' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln99_6 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln99_6, i32 3, i32 34" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 117 'partselect' 'trunc_ln99_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln99_13 = sext i32 %trunc_ln99_6" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 118 'sext' 'sext_ln99_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln99_14 = sext i19 %sub_ln85_7" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 119 'sext' 'sext_ln99_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (2.08ns)   --->   "%mul_ln99_7 = mul i35 %sext_ln99_14, i35 %conv7_i82" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 120 'mul' 'mul_ln99_7' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln99_7 = partselect i32 @_ssdm_op_PartSelect.i32.i35.i32.i32, i35 %mul_ln99_7, i32 3, i32 34" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 121 'partselect' 'trunc_ln99_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln99_15 = sext i32 %trunc_ln99_7" [firmware/nnet_utils/nnet_layernorm.h:99]   --->   Operation 122 'sext' 'sext_ln99_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%mrv = insertvalue i264 <undef>, i33 %sext_ln99_1" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 123 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i264 %mrv, i33 %sext_ln99_3" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 124 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i264 %mrv_1, i33 %sext_ln99_5" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 125 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i264 %mrv_2, i33 %sext_ln99_7" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 126 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i264 %mrv_3, i33 %sext_ln99_9" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 127 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i264 %mrv_4, i33 %sext_ln99_11" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 128 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i264 %mrv_5, i33 %sext_ln99_13" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 129 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i264 %mrv_6, i33 %sext_ln99_15" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 130 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln101 = ret i264 %mrv_7" [firmware/nnet_utils/nnet_layernorm.h:101]   --->   Operation 131 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 2.977ns
The critical path consists of the following:
	wire read operation ('data_7_val_read', firmware/nnet_utils/nnet_layernorm.h:79) on port 'data_7_val' (firmware/nnet_utils/nnet_layernorm.h:79) [11]  (0.000 ns)
	'add' operation 19 bit ('add_ln79_5', firmware/nnet_utils/nnet_layernorm.h:79) [31]  (0.803 ns)
	'add' operation 19 bit ('add_ln79_6', firmware/nnet_utils/nnet_layernorm.h:79) [32]  (0.685 ns)
	'add' operation 19 bit ('add_ln79', firmware/nnet_utils/nnet_layernorm.h:79) [33]  (0.685 ns)
	'sub' operation 19 bit ('sub_ln85', firmware/nnet_utils/nnet_layernorm.h:85) [36]  (0.803 ns)

 <State 2>: 3.568ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln86_1', firmware/nnet_utils/nnet_layernorm.h:86) [42]  (2.080 ns)
	'add' operation 19 bit ('add_ln87_5', firmware/nnet_utils/nnet_layernorm.h:87) [72]  (0.803 ns)
	'add' operation 19 bit ('add_ln87_6', firmware/nnet_utils/nnet_layernorm.h:87) [73]  (0.685 ns)

 <State 3>: 4.097ns
The critical path consists of the following:
	'add' operation 19 bit ('add_ln87_3', firmware/nnet_utils/nnet_layernorm.h:87) [70]  (0.000 ns)
	'add' operation 19 bit ('add_ln87', firmware/nnet_utils/nnet_layernorm.h:87) [74]  (0.685 ns)
	'add' operation 16 bit ('add_ln91', firmware/nnet_utils/nnet_layernorm.h:91) [81]  (0.775 ns)
	'select' operation 16 bit ('select_ln91', firmware/nnet_utils/nnet_layernorm.h:91) [82]  (0.000 ns)
	'select' operation 16 bit ('index', firmware/nnet_utils/nnet_layernorm.h:91) [83]  (0.243 ns)
	'select' operation 15 bit ('index', firmware/nnet_utils/nnet_layernorm.h:93) [86]  (0.292 ns)
	'icmp' operation 1 bit ('icmp_ln94', firmware/nnet_utils/nnet_layernorm.h:94) [89]  (0.572 ns)
	'select' operation 12 bit ('index', firmware/nnet_utils/nnet_layernorm.h:94) [90]  (0.299 ns)
	'getelementptr' operation 12 bit ('invert_sqr_table_addr', firmware/nnet_utils/nnet_layernorm.h:95) [92]  (0.000 ns)
	'load' operation 16 bit ('deno_inver', firmware/nnet_utils/nnet_layernorm.h:95) on array 'invert_sqr_table' [93]  (1.230 ns)

 <State 4>: 3.310ns
The critical path consists of the following:
	'load' operation 16 bit ('deno_inver', firmware/nnet_utils/nnet_layernorm.h:95) on array 'invert_sqr_table' [93]  (1.230 ns)
	'mul' operation 35 bit ('mul_ln99', firmware/nnet_utils/nnet_layernorm.h:99) [96]  (2.080 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
