{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1735525966187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735525966187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 10:32:45 2024 " "Processing started: Mon Dec 30 10:32:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735525966187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1735525966187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_57 -c clock_57 " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock_57 -c clock_57" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1735525966187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1735525966594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/time_stopwatch_run.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/time_stopwatch_run.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_stopwatch_run " "Found entity 1: time_stopwatch_run" {  } { { "design_sources_57/time_stopwatch_run.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/time_stopwatch_run.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735525966673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735525966673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/time_stopwatch_record_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/time_stopwatch_record_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_stopwatch_record_57 " "Found entity 1: time_stopwatch_record_57" {  } { { "design_sources_57/time_stopwatch_record_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/time_stopwatch_record_57.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735525966673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735525966673 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "design_sources_57/deshake_57.v " "Can't analyze file -- file design_sources_57/deshake_57.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1735525966673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/bell_sound_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/bell_sound_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 bell_sound_57 " "Found entity 1: bell_sound_57" {  } { { "design_sources_57/bell_sound_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/bell_sound_57.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735525966673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735525966673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/clock_top_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/clock_top_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_top_57 " "Found entity 1: clock_top_57" {  } { { "design_sources_57/clock_top_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/clock_top_57.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735525966689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735525966689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/fre_div_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/fre_div_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 fre_div_57 " "Found entity 1: fre_div_57" {  } { { "design_sources_57/fre_div_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/fre_div_57.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735525966690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735525966690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/register_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/register_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_57 " "Found entity 1: register_57" {  } { { "design_sources_57/register_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/register_57.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735525966690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735525966690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/display_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/display_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_57 " "Found entity 1: display_57" {  } { { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735525966690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735525966690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/week_ctrl_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/week_ctrl_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 week_ctrl_57 " "Found entity 1: week_ctrl_57" {  } { { "design_sources_57/week_ctrl_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/week_ctrl_57.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735525966690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735525966690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/time_clock_correct_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/time_clock_correct_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_clock_correct_57 " "Found entity 1: time_clock_correct_57" {  } { { "design_sources_57/time_clock_correct_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/time_clock_correct_57.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735525966690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735525966690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/deshake1_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/deshake1_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 deshake1_57 " "Found entity 1: deshake1_57" {  } { { "design_sources_57/deshake1_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/deshake1_57.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735525966706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735525966706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/time_alarm_set_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/time_alarm_set_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_alarm_set_57 " "Found entity 1: time_alarm_set_57" {  } { { "design_sources_57/time_alarm_set_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/time_alarm_set_57.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735525966708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735525966708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/led_light_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/led_light_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_light_57 " "Found entity 1: led_light_57" {  } { { "design_sources_57/led_light_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/led_light_57.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735525966708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735525966708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/bell_led_ctrl_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/bell_led_ctrl_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 bell_led_ctrl_57 " "Found entity 1: bell_led_ctrl_57" {  } { { "design_sources_57/bell_led_ctrl_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/bell_led_ctrl_57.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735525966708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735525966708 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display_57 " "Elaborating entity \"display_57\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1735525966736 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_57.v(93) " "Verilog HDL assignment warning at display_57.v(93): truncated value with size 32 to match size of target (4)" {  } { { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735525966752 "|display_57"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "design_sources_57/display_57.v" "Mod0" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735525967140 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "design_sources_57/display_57.v" "Div0" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735525967140 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "design_sources_57/display_57.v" "Mod1" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735525967140 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "design_sources_57/display_57.v" "Div1" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735525967140 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "design_sources_57/display_57.v" "Mod2" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735525967140 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "design_sources_57/display_57.v" "Div2" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735525967140 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1735525967140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735525967172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735525967172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735525967172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735525967172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735525967172 ""}  } { { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1735525967172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c8m " "Found entity 1: lpm_divide_c8m" {  } { { "db/lpm_divide_c8m.tdf" "" { Text "E:/projects_2024/digital_circuit/clock/db/lpm_divide_c8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735525967266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735525967266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "E:/projects_2024/digital_circuit/clock/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735525967281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735525967281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "E:/projects_2024/digital_circuit/clock/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735525967297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735525967297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/projects_2024/digital_circuit/clock/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735525967376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735525967376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/projects_2024/digital_circuit/clock/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735525967438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735525967438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735525967438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735525967438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735525967438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735525967438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735525967438 ""}  } { { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1735525967438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9gm " "Found entity 1: lpm_divide_9gm" {  } { { "db/lpm_divide_9gm.tdf" "" { Text "E:/projects_2024/digital_circuit/clock/db/lpm_divide_9gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735525967501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735525967501 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1735525968020 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1735525968569 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735525968569 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_05_57 " "No output dependent on input pin \"clk_05_57\"" {  } { { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735525968659 "|display_57|clk_05_57"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1735525968659 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "430 " "Implemented 430 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1735525968660 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1735525968660 ""} { "Info" "ICUT_CUT_TM_LCELLS" "381 " "Implemented 381 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1735525968660 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1735525968660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735525968719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 10:32:48 2024 " "Processing ended: Mon Dec 30 10:32:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735525968719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735525968719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735525968719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735525968719 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1735525970719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735525970719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 10:32:50 2024 " "Processing started: Mon Dec 30 10:32:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735525970719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1735525970719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clock_57 -c clock_57 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off clock_57 -c clock_57" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1735525970719 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1735525970793 ""}
{ "Info" "0" "" "Project  = clock_57" {  } {  } 0 0 "Project  = clock_57" 0 0 "Fitter" 0 0 1735525970793 ""}
{ "Info" "0" "" "Revision = clock_57" {  } {  } 0 0 "Revision = clock_57" 0 0 "Fitter" 0 0 1735525970802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1735525970967 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "clock_57 EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"clock_57\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1735525970984 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1735525971132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1735525971132 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1735525971238 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1735525971255 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1735525971534 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1735525971534 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1735525971534 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 985 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1735525971534 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 987 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1735525971534 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 989 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1735525971534 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 991 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1735525971534 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 993 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1735525971534 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1735525971534 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1735525971534 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 49 " "No exact pin location assignment(s) for 42 pins of 49 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_05_57 " "Pin clk_05_57 not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk_05_57 } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_05_57 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig_o_57\[0\] " "Pin dig_o_57\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { dig_o_57[0] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 23 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig_o_57[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig_o_57\[1\] " "Pin dig_o_57\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { dig_o_57[1] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 23 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig_o_57[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig_o_57\[2\] " "Pin dig_o_57\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { dig_o_57[2] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 23 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig_o_57[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig_o_57\[3\] " "Pin dig_o_57\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { dig_o_57[3] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 23 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig_o_57[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig_o_57\[4\] " "Pin dig_o_57\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { dig_o_57[4] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 23 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig_o_57[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig_o_57\[5\] " "Pin dig_o_57\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { dig_o_57[5] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 23 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig_o_57[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig_o_57\[6\] " "Pin dig_o_57\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { dig_o_57[6] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 23 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig_o_57[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig_o_57\[7\] " "Pin dig_o_57\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { dig_o_57[7] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 23 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig_o_57[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "week_day_57\[0\] " "Pin week_day_57\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { week_day_57[0] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 15 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { week_day_57[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "week_e_57 " "Pin week_e_57 not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { week_e_57 } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 14 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { week_e_57 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "time_model_57 " "Pin time_model_57 not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { time_model_57 } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { time_model_57 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_57\[0\] " "Pin min_57\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { min_57[0] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 11 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_57[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_57\[6\] " "Pin sec_57\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sec_57[6] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 10 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_57[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_57\[5\] " "Pin sec_57\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sec_57[5] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 10 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_57[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_57\[4\] " "Pin sec_57\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sec_57[4] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 10 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_57[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_57\[3\] " "Pin sec_57\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sec_57[3] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 10 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_57[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_57\[2\] " "Pin sec_57\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sec_57[2] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 10 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_57[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_57\[1\] " "Pin sec_57\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sec_57[1] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 10 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_57[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_57\[0\] " "Pin hour_57\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { hour_57[0] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 12 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour_57[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_57\[6\] " "Pin min_57\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { min_57[6] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 11 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_57[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_57\[5\] " "Pin min_57\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { min_57[5] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 11 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_57[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_57\[4\] " "Pin min_57\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { min_57[4] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 11 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_57[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_57\[3\] " "Pin min_57\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { min_57[3] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 11 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_57[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_57\[2\] " "Pin min_57\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { min_57[2] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 11 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_57[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_57\[1\] " "Pin min_57\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { min_57[1] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 11 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_57[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_57\[6\] " "Pin hour_57\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { hour_57[6] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 12 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour_57[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_57\[5\] " "Pin hour_57\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { hour_57[5] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 12 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour_57[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_57\[4\] " "Pin hour_57\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { hour_57[4] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 12 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour_57[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_57\[3\] " "Pin hour_57\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { hour_57[3] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 12 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour_57[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_57\[2\] " "Pin hour_57\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { hour_57[2] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 12 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour_57[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_57\[1\] " "Pin hour_57\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { hour_57[1] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 12 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hour_57[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_57\[0\] " "Pin sec_57\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sec_57[0] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 10 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_57[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "week_day_57\[1\] " "Pin week_day_57\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { week_day_57[1] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 15 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { week_day_57[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "week_day_57\[2\] " "Pin week_day_57\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { week_day_57[2] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 15 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { week_day_57[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "week_day_57\[3\] " "Pin week_day_57\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { week_day_57[3] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 15 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { week_day_57[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "select_57\[0\] " "Pin select_57\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { select_57[0] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { select_57[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shine_e_57 " "Pin shine_e_57 not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { shine_e_57 } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shine_e_57 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "select_57\[1\] " "Pin select_57\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { select_57[1] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { select_57[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "select_57\[2\] " "Pin select_57\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { select_57[2] } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 9 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { select_57[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_57 " "Pin rst_57 not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { rst_57 } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_57 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_57 " "Pin clk_57 not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk_57 } } } { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_57 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1735525972078 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1735525972078 ""}
{ "Info" "ISTA_SDC_FOUND" "clock_57.sdc " "Reading SDC File: 'clock_57.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1735525972284 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clock_57.sdc 26 clk_50m_57 port " "Ignored filter at clock_57.sdc(26): clk_50m_57 could not be matched with a port" {  } { { "E:/projects_2024/digital_circuit/clock/clock_57.sdc" "" { Text "E:/projects_2024/digital_circuit/clock/clock_57.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1735525972284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock clock_57.sdc 26 Argument <targets> is an empty collection " "Ignored create_clock at clock_57.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"clk_57\" -period 50.000ns \[get_ports \{clk_50m_57\}\] " "create_clock -name \"clk_57\" -period 50.000ns \[get_ports \{clk_50m_57\}\]" {  } { { "E:/projects_2024/digital_circuit/clock/clock_57.sdc" "" { Text "E:/projects_2024/digital_circuit/clock/clock_57.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1735525972284 ""}  } { { "E:/projects_2024/digital_circuit/clock/clock_57.sdc" "" { Text "E:/projects_2024/digital_circuit/clock/clock_57.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1735525972284 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1735525972284 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1735525972292 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1735525972292 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1735525972292 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_57~input (placed in PIN 211 (CLK10, DIFFCLK_4n)) " "Automatically promoted node clk_57~input (placed in PIN 211 (CLK10, DIFFCLK_4n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735525972342 ""}  } { { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_57~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 0 { 0 ""} 0 980 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735525972342 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1735525972612 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1735525972612 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1735525972612 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1735525972612 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1735525972621 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1735525972621 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1735525972621 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1735525972621 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1735525972621 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1735525972621 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1735525972621 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "41 unused 2.5V 33 8 0 " "Number of I/O pins in group: 41 (unused VREF, 2.5V VCCIO, 33 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1735525972629 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1735525972629 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1735525972629 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1735525972629 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 17 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1735525972629 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1735525972629 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1735525972629 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 19 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1735525972629 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 16 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1735525972629 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 22 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1735525972629 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 8 16 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1735525972629 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1735525972629 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1735525972629 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bell_57 " "Node \"bell_57\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bell_57" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_50m_57 " "Node \"clk_50m_57\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50m_57" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig_57\[0\] " "Node \"dig_57\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig_57\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig_57\[1\] " "Node \"dig_57\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig_57\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig_57\[2\] " "Node \"dig_57\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig_57\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig_57\[3\] " "Node \"dig_57\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig_57\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig_57\[4\] " "Node \"dig_57\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig_57\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig_57\[5\] " "Node \"dig_57\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig_57\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig_57\[6\] " "Node \"dig_57\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig_57\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig_57\[7\] " "Node \"dig_57\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig_57\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_57\[0\] " "Node \"key_57\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_57\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_57\[1\] " "Node \"key_57\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_57\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_57\[2\] " "Node \"key_57\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_57\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_57\[3\] " "Node \"key_57\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_57\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_57\[4\] " "Node \"key_57\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_57\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_57\[5\] " "Node \"key_57\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_57\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_57\[6\] " "Node \"key_57\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_57\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key_57\[7\] " "Node \"key_57\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_57\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_57\[0\] " "Node \"led_57\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_57\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_57\[1\] " "Node \"led_57\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_57\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_57\[2\] " "Node \"led_57\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_57\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_57\[3\] " "Node \"led_57\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_57\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_57\[4\] " "Node \"led_57\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_57\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_57\[5\] " "Node \"led_57\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_57\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_57\[6\] " "Node \"led_57\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_57\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_57\[7\] " "Node \"led_57\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_57\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_57\[0\] " "Node \"sw_57\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_57\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_57\[1\] " "Node \"sw_57\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_57\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_57\[2\] " "Node \"sw_57\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_57\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_57\[3\] " "Node \"sw_57\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_57\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_57\[4\] " "Node \"sw_57\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_57\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_57\[5\] " "Node \"sw_57\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_57\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_57\[6\] " "Node \"sw_57\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_57\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_57\[7\] " "Node \"sw_57\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_57\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1735525972685 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1735525972685 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735525972685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1735525973306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735525973495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1735525973511 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1735525976297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735525976297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1735525976611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X31_Y20 X41_Y29 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29" {  } { { "loc" "" { Generic "E:/projects_2024/digital_circuit/clock/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29"} 31 20 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1735525977216 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1735525977216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735525978036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1735525978036 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1735525978036 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1735525978051 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1735525978083 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1735525978429 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1735525978477 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1735525978656 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735525979177 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1735525979609 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/projects_2024/digital_circuit/clock/output_files/clock_57.fit.smsg " "Generated suppressed messages file E:/projects_2024/digital_circuit/clock/output_files/clock_57.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1735525979719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5768 " "Peak virtual memory: 5768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735525980111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 10:33:00 2024 " "Processing ended: Mon Dec 30 10:33:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735525980111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735525980111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735525980111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1735525980111 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1735525981621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735525981621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 10:33:01 2024 " "Processing started: Mon Dec 30 10:33:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735525981621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1735525981621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off clock_57 -c clock_57 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off clock_57 -c clock_57" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1735525981621 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1735525982534 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1735525982565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735525982912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 10:33:02 2024 " "Processing ended: Mon Dec 30 10:33:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735525982912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735525982912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735525982912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1735525982912 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1735525983538 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1735525984655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735525984655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 10:33:04 2024 " "Processing started: Mon Dec 30 10:33:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735525984655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1735525984655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta clock_57 -c clock_57 " "Command: quartus_sta clock_57 -c clock_57" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1735525984655 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1735525984749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1735525984953 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1735525985069 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1735525985071 ""}
{ "Info" "ISTA_SDC_FOUND" "clock_57.sdc " "Reading SDC File: 'clock_57.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1735525985304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clock_57.sdc 26 clk_50m_57 port " "Ignored filter at clock_57.sdc(26): clk_50m_57 could not be matched with a port" {  } { { "E:/projects_2024/digital_circuit/clock/clock_57.sdc" "" { Text "E:/projects_2024/digital_circuit/clock/clock_57.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1735525985304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock clock_57.sdc 26 Argument <targets> is an empty collection " "Ignored create_clock at clock_57.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"clk_57\" -period 50.000ns \[get_ports \{clk_50m_57\}\] " "create_clock -name \"clk_57\" -period 50.000ns \[get_ports \{clk_50m_57\}\]" {  } { { "E:/projects_2024/digital_circuit/clock/clock_57.sdc" "" { Text "E:/projects_2024/digital_circuit/clock/clock_57.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1735525985304 ""}  } { { "E:/projects_2024/digital_circuit/clock/clock_57.sdc" "" { Text "E:/projects_2024/digital_circuit/clock/clock_57.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1735525985304 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1735525985304 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1735525985320 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_57 clk_57 " "create_clock -period 1.000 -name clk_57 clk_57" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1735525985320 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1735525985320 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1735525985524 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1735525985524 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1735525985540 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1735525985555 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1735525985555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.707 " "Worst-case setup slack is -3.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525985555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525985555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.707            -111.072 clk_57  " "   -3.707            -111.072 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525985555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735525985555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.455 " "Worst-case hold slack is 0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525985571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525985571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 clk_57  " "    0.455               0.000 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525985571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735525985571 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1735525985571 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1735525985587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525985592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525985592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -63.967 clk_57  " "   -3.000             -63.967 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525985592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735525985592 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1735525985685 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1735525985709 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1735525986248 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1735525986326 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1735525986341 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1735525986341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.348 " "Worst-case setup slack is -3.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525986357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525986357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.348            -100.962 clk_57  " "   -3.348            -100.962 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525986357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735525986357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525986357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525986357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk_57  " "    0.403               0.000 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525986357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735525986357 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1735525986373 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1735525986388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525986395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525986395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -63.967 clk_57  " "   -3.000             -63.967 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525986395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735525986395 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1735525986483 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1735525986577 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1735525986577 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1735525986577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.986 " "Worst-case setup slack is -0.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525986577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525986577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.986             -28.086 clk_57  " "   -0.986             -28.086 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525986577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735525986577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525986593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525986593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 clk_57  " "    0.188               0.000 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525986593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735525986593 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1735525986596 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1735525986609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525986609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525986609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.574 clk_57  " "   -3.000             -46.574 clk_57 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735525986609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735525986609 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1735525986949 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1735525986949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735525987119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 10:33:07 2024 " "Processing ended: Mon Dec 30 10:33:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735525987119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735525987119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735525987119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735525987119 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1735525988777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735525988777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 10:33:08 2024 " "Processing started: Mon Dec 30 10:33:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735525988777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1735525988777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off clock_57 -c clock_57 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off clock_57 -c clock_57" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1735525988777 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_57_8_1200mv_85c_slow.vo E:/projects_2024/digital_circuit/clock/simulation/modelsim/ simulation " "Generated file clock_57_8_1200mv_85c_slow.vo in folder \"E:/projects_2024/digital_circuit/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1735525989343 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_57_8_1200mv_0c_slow.vo E:/projects_2024/digital_circuit/clock/simulation/modelsim/ simulation " "Generated file clock_57_8_1200mv_0c_slow.vo in folder \"E:/projects_2024/digital_circuit/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1735525989441 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_57_min_1200mv_0c_fast.vo E:/projects_2024/digital_circuit/clock/simulation/modelsim/ simulation " "Generated file clock_57_min_1200mv_0c_fast.vo in folder \"E:/projects_2024/digital_circuit/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1735525989543 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_57.vo E:/projects_2024/digital_circuit/clock/simulation/modelsim/ simulation " "Generated file clock_57.vo in folder \"E:/projects_2024/digital_circuit/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1735525989632 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_57_8_1200mv_85c_v_slow.sdo E:/projects_2024/digital_circuit/clock/simulation/modelsim/ simulation " "Generated file clock_57_8_1200mv_85c_v_slow.sdo in folder \"E:/projects_2024/digital_circuit/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1735525989688 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_57_8_1200mv_0c_v_slow.sdo E:/projects_2024/digital_circuit/clock/simulation/modelsim/ simulation " "Generated file clock_57_8_1200mv_0c_v_slow.sdo in folder \"E:/projects_2024/digital_circuit/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1735525989736 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_57_min_1200mv_0c_v_fast.sdo E:/projects_2024/digital_circuit/clock/simulation/modelsim/ simulation " "Generated file clock_57_min_1200mv_0c_v_fast.sdo in folder \"E:/projects_2024/digital_circuit/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1735525989767 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_57_v.sdo E:/projects_2024/digital_circuit/clock/simulation/modelsim/ simulation " "Generated file clock_57_v.sdo in folder \"E:/projects_2024/digital_circuit/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1735525989815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735525989924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 10:33:09 2024 " "Processing ended: Mon Dec 30 10:33:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735525989924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735525989924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735525989924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735525989924 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus II Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735525990558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1735526070234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735526070234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 10:34:30 2024 " "Processing started: Mon Dec 30 10:34:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735526070234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1735526070234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp clock_57 -c clock_57 --netlist_type=sgate " "Command: quartus_npp clock_57 -c clock_57 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1735526070234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4475 " "Peak virtual memory: 4475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735526070326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 10:34:30 2024 " "Processing ended: Mon Dec 30 10:34:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735526070326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735526070326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735526070326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1735526070326 ""}
