============================================================
   Tang Dynasty, V4.6.14756
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/Anlogic/TD4.6.3/bin/td.exe
   Built at =   17:01:29 Oct 21 2019
   Run by =     QYJ10
   Run Date =   Sat Apr 18 15:00:00 2020

   Run on =     DESKTOP-ULUCJ37
============================================================
RUN-1002 : start command "open_project servoSG90.al"
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 300/0 useful/useless nets, 247/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 15 distributor mux.
SYN-1016 : Merged 22 instances.
SYN-1015 : Optimize round 1, 113 better
SYN-1014 : Optimize round 2
SYN-1032 : 175/164 useful/useless nets, 122/25 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 39 better
SYN-1014 : Optimize round 3
SYN-1032 : 173/0 useful/useless nets, 120/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     3
  #input                2
  #output               1
  #inout                0

Gate Statistics
#Basic gates           95
  #and                 13
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 74
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6
#MACRO_MUX              6

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |21     |74     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 7 instances.
SYN-2001 : Map 3 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 192/0 useful/useless nets, 140/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 243/0 useful/useless nets, 191/0 useful/useless insts
SYN-2501 : Optimize round 1, 53 better
SYN-2501 : Optimize round 2
SYN-1032 : 243/0 useful/useless nets, 191/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 358/0 useful/useless nets, 306/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 36 (3.17), #lev = 3 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 100 instances into 38 LUTs, name keeping = 55%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 289/0 useful/useless nets, 237/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 74 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 60 adder to BLE ...
SYN-4008 : Packed 60 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 36 LUT to BLE ...
SYN-4008 : Packed 36 LUT and 13 SEQ to BLE.
SYN-4003 : Packing 61 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (61 nodes)...
SYN-4004 : #1: Packed 25 SEQ (209 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 36 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 72/127 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     3
  #input                2
  #output               1
  #inout                0

Utilization Statistics
#lut                  134   out of  19600    0.68%
#reg                   74   out of  19600    0.38%
#le                   170
  #lut only            96   out of    170   56.47%
  #reg only            36   out of    170   21.18%
  #lut&reg             38   out of    170   22.35%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    3   out of    188    1.60%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |170   |134   |74    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 93 instances
RUN-1001 : 44 mslices, 43 lslices, 3 pads, 0 brams, 0 dsps
RUN-1001 : There are total 206 nets
RUN-1001 : 123 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 91 instances, 87 slices, 11 macros(49 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 636, tnet num: 204, tinst num: 91, tnode num: 813, tedge num: 1081.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 204 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 84 clock pins, and constraint 177 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.019064s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (163.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 59024
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994673
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 34370.5, overlap = 0
PHY-3002 : Step(2): len = 22480, overlap = 0
PHY-3002 : Step(3): len = 17284.1, overlap = 0
PHY-3002 : Step(4): len = 13322.2, overlap = 0
PHY-3002 : Step(5): len = 10281.8, overlap = 0
PHY-3002 : Step(6): len = 8803.6, overlap = 0
PHY-3002 : Step(7): len = 7646.8, overlap = 0
PHY-3002 : Step(8): len = 6904.4, overlap = 0
PHY-3002 : Step(9): len = 6410.8, overlap = 0
PHY-3002 : Step(10): len = 5989.1, overlap = 0
PHY-3002 : Step(11): len = 5433.5, overlap = 0
PHY-3002 : Step(12): len = 4980.4, overlap = 0
PHY-3002 : Step(13): len = 4440.8, overlap = 0
PHY-3002 : Step(14): len = 3820.4, overlap = 0
PHY-3002 : Step(15): len = 3512, overlap = 0
PHY-3002 : Step(16): len = 3248.8, overlap = 0
PHY-3002 : Step(17): len = 3152.4, overlap = 0
PHY-3002 : Step(18): len = 3055.6, overlap = 0
PHY-3002 : Step(19): len = 2900, overlap = 0
PHY-3002 : Step(20): len = 2898.9, overlap = 0
PHY-3002 : Step(21): len = 2730.6, overlap = 0
PHY-3002 : Step(22): len = 2664.3, overlap = 0
PHY-3002 : Step(23): len = 2477.5, overlap = 0
PHY-3002 : Step(24): len = 2492.4, overlap = 0
PHY-3002 : Step(25): len = 2409.7, overlap = 0
PHY-3002 : Step(26): len = 2321.5, overlap = 0
PHY-3002 : Step(27): len = 2321.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004483s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994673
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(28): len = 2289.9, overlap = 0
PHY-3002 : Step(29): len = 2289.9, overlap = 0
PHY-3002 : Step(30): len = 2259.3, overlap = 0
PHY-3002 : Step(31): len = 2259.3, overlap = 0
PHY-3002 : Step(32): len = 2256.2, overlap = 0
PHY-3002 : Step(33): len = 2256.2, overlap = 0
PHY-3002 : Step(34): len = 2237.8, overlap = 0
PHY-3002 : Step(35): len = 2237.8, overlap = 0
PHY-3002 : Step(36): len = 2231.5, overlap = 0
PHY-3002 : Step(37): len = 2235.8, overlap = 0
PHY-3002 : Step(38): len = 2240.5, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994673
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000117008
PHY-3002 : Step(39): len = 2321.5, overlap = 0.5
PHY-3002 : Step(40): len = 2345.3, overlap = 0.5
PHY-3002 : Step(41): len = 2343.9, overlap = 0.5
PHY-3002 : Step(42): len = 2362.1, overlap = 0.5
PHY-3002 : Step(43): len = 2371.1, overlap = 0.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000234017
PHY-3002 : Step(44): len = 2344, overlap = 0.5
PHY-3002 : Step(45): len = 2345.6, overlap = 0.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000468033
PHY-3002 : Step(46): len = 2415.8, overlap = 0.25
PHY-3002 : Step(47): len = 2450.4, overlap = 0.25
PHY-3002 : Step(48): len = 2503.7, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044516s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (210.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994673
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(49): len = 3588.9, overlap = 0.25
PHY-3002 : Step(50): len = 3248.3, overlap = 1
PHY-3002 : Step(51): len = 3022.1, overlap = 1.75
PHY-3002 : Step(52): len = 2912.3, overlap = 2
PHY-3002 : Step(53): len = 2854, overlap = 2
PHY-3002 : Step(54): len = 2820.9, overlap = 2
PHY-3002 : Step(55): len = 2806.3, overlap = 1.75
PHY-3002 : Step(56): len = 2806.3, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006726s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3686, Over = 0
PHY-3001 : Final: Len = 3686, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6240, over cnt = 11(0%), over = 15, worst = 2
PHY-1002 : len = 6368, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022622s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (207.2%)

RUN-1003 : finish command "place" in  2.027279s wall, 2.859375s user + 1.718750s system = 4.578125s CPU (225.8%)

RUN-1004 : used memory is 172 MB, reserved memory is 130 MB, peak memory is 183 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 85 to 77
PHY-1001 : Pin misalignment score is improved from 77 to 76
PHY-1001 : Pin misalignment score is improved from 76 to 76
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 93 instances
RUN-1001 : 44 mslices, 43 lslices, 3 pads, 0 brams, 0 dsps
RUN-1001 : There are total 206 nets
RUN-1001 : 123 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6240, over cnt = 11(0%), over = 15, worst = 2
PHY-1002 : len = 6368, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023753s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (197.3%)

PHY-1001 : End global routing;  0.101372s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (107.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.004853s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (644.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 79% nets.
PHY-1002 : len = 13968, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.136616s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (194.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 13992, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.008843s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 14008, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 14008
PHY-1001 : End DR Iter 2; 0.007306s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.061799s wall, 5.859375s user + 0.343750s system = 6.203125s CPU (102.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.279764s wall, 6.109375s user + 0.343750s system = 6.453125s CPU (102.8%)

RUN-1004 : used memory is 266 MB, reserved memory is 227 MB, peak memory is 683 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     3
  #input                2
  #output               1
  #inout                0

Utilization Statistics
#lut                  134   out of  19600    0.68%
#reg                   74   out of  19600    0.38%
#le                   170
  #lut only            96   out of    170   56.47%
  #reg only            36   out of    170   21.18%
  #lut&reg             38   out of    170   22.35%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    2   out of    188    1.06%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 93
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 206, pip num: 1309
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 216 valid insts, and 4281 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.367584s wall, 2.515625s user + 0.156250s system = 2.671875s CPU (195.4%)

RUN-1004 : used memory is 267 MB, reserved memory is 228 MB, peak memory is 683 MB
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 300/0 useful/useless nets, 247/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 15 distributor mux.
SYN-1016 : Merged 22 instances.
SYN-1015 : Optimize round 1, 113 better
SYN-1014 : Optimize round 2
SYN-1032 : 175/164 useful/useless nets, 122/25 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 39 better
SYN-1014 : Optimize round 3
SYN-1032 : 173/0 useful/useless nets, 120/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     3
  #input                2
  #output               1
  #inout                0

Gate Statistics
#Basic gates           95
  #and                 13
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 74
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6
#MACRO_MUX              6

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |21     |74     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 7 instances.
SYN-2001 : Map 3 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 192/0 useful/useless nets, 140/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 243/0 useful/useless nets, 191/0 useful/useless insts
SYN-2501 : Optimize round 1, 53 better
SYN-2501 : Optimize round 2
SYN-1032 : 243/0 useful/useless nets, 191/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 358/0 useful/useless nets, 306/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 36 (3.17), #lev = 3 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 100 instances into 38 LUTs, name keeping = 55%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 289/0 useful/useless nets, 237/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 74 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 60 adder to BLE ...
SYN-4008 : Packed 60 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 36 LUT to BLE ...
SYN-4008 : Packed 36 LUT and 13 SEQ to BLE.
SYN-4003 : Packing 61 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (61 nodes)...
SYN-4004 : #1: Packed 25 SEQ (209 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 36 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 72/127 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     3
  #input                2
  #output               1
  #inout                0

Utilization Statistics
#lut                  134   out of  19600    0.68%
#reg                   74   out of  19600    0.38%
#le                   170
  #lut only            96   out of    170   56.47%
  #reg only            36   out of    170   21.18%
  #lut&reg             38   out of    170   22.35%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    3   out of    188    1.60%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |170   |134   |74    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 93 instances
RUN-1001 : 44 mslices, 43 lslices, 3 pads, 0 brams, 0 dsps
RUN-1001 : There are total 206 nets
RUN-1001 : 123 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 91 instances, 87 slices, 11 macros(49 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 636, tnet num: 204, tinst num: 91, tnode num: 813, tedge num: 1082.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 204 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 84 clock pins, and constraint 177 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.018140s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (172.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 59336
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994673
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(57): len = 34704.4, overlap = 0
PHY-3002 : Step(58): len = 22904.6, overlap = 0
PHY-3002 : Step(59): len = 17758.1, overlap = 0
PHY-3002 : Step(60): len = 13724.5, overlap = 0
PHY-3002 : Step(61): len = 10589.8, overlap = 0
PHY-3002 : Step(62): len = 9239.7, overlap = 0
PHY-3002 : Step(63): len = 7969.2, overlap = 0
PHY-3002 : Step(64): len = 7383.8, overlap = 0
PHY-3002 : Step(65): len = 6913.4, overlap = 0
PHY-3002 : Step(66): len = 6442.3, overlap = 0
PHY-3002 : Step(67): len = 5802.5, overlap = 0
PHY-3002 : Step(68): len = 5493.8, overlap = 0
PHY-3002 : Step(69): len = 5069.9, overlap = 0
PHY-3002 : Step(70): len = 4804.9, overlap = 0
PHY-3002 : Step(71): len = 4285.8, overlap = 0
PHY-3002 : Step(72): len = 4185.4, overlap = 0
PHY-3002 : Step(73): len = 4195.8, overlap = 0
PHY-3002 : Step(74): len = 3974.4, overlap = 0
PHY-3002 : Step(75): len = 3806, overlap = 0
PHY-3002 : Step(76): len = 3694.5, overlap = 0
PHY-3002 : Step(77): len = 3244.4, overlap = 0
PHY-3002 : Step(78): len = 3027.5, overlap = 0
PHY-3002 : Step(79): len = 2859.8, overlap = 0
PHY-3002 : Step(80): len = 2898, overlap = 0
PHY-3002 : Step(81): len = 2840.1, overlap = 0
PHY-3002 : Step(82): len = 2755.1, overlap = 0
PHY-3002 : Step(83): len = 2582.9, overlap = 0
PHY-3002 : Step(84): len = 2571.2, overlap = 0
PHY-3002 : Step(85): len = 2503.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004649s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994673
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(86): len = 2424, overlap = 0
PHY-3002 : Step(87): len = 2428.5, overlap = 0
PHY-3002 : Step(88): len = 2423.8, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994673
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.10039e-05
PHY-3002 : Step(89): len = 2767.3, overlap = 1
PHY-3002 : Step(90): len = 2831.2, overlap = 1
PHY-3002 : Step(91): len = 2787.7, overlap = 1
PHY-3002 : Step(92): len = 2841.6, overlap = 1.25
PHY-3002 : Step(93): len = 2847.2, overlap = 0.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000182008
PHY-3002 : Step(94): len = 2842.4, overlap = 0.5
PHY-3002 : Step(95): len = 2859.3, overlap = 0.5
PHY-3002 : Step(96): len = 2860.5, overlap = 0.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000364016
PHY-3002 : Step(97): len = 2897.9, overlap = 0.25
PHY-3002 : Step(98): len = 2925.2, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040316s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (271.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994673
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(99): len = 3986.3, overlap = 0.75
PHY-3002 : Step(100): len = 3631, overlap = 2
PHY-3002 : Step(101): len = 3451.5, overlap = 2.25
PHY-3002 : Step(102): len = 3373.5, overlap = 2.75
PHY-3002 : Step(103): len = 3293.6, overlap = 3.25
PHY-3002 : Step(104): len = 3286.9, overlap = 3.25
PHY-3002 : Step(105): len = 3241.7, overlap = 3.25
PHY-3002 : Step(106): len = 3235.1, overlap = 3.25
PHY-3002 : Step(107): len = 3235.4, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006522s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4085, Over = 0
PHY-3001 : Final: Len = 4085, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5344, over cnt = 5(0%), over = 8, worst = 2
PHY-1002 : len = 5440, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 5472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023583s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (132.5%)

RUN-1003 : finish command "place" in  1.875755s wall, 2.671875s user + 1.000000s system = 3.671875s CPU (195.8%)

RUN-1004 : used memory is 266 MB, reserved memory is 238 MB, peak memory is 683 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 83 to 76
PHY-1001 : Pin misalignment score is improved from 76 to 76
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 93 instances
RUN-1001 : 44 mslices, 43 lslices, 3 pads, 0 brams, 0 dsps
RUN-1001 : There are total 206 nets
RUN-1001 : 123 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5344, over cnt = 5(0%), over = 8, worst = 2
PHY-1002 : len = 5440, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 5472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024866s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.8%)

PHY-1001 : End global routing;  0.105730s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (118.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007259s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 79% nets.
PHY-1002 : len = 16128, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.147452s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (190.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 16160, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.013362s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (233.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 16144, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 16144
PHY-1001 : End DR Iter 2; 0.009474s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (494.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.689737s wall, 1.578125s user + 0.281250s system = 1.859375s CPU (110.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.904729s wall, 1.812500s user + 0.296875s system = 2.109375s CPU (110.7%)

RUN-1004 : used memory is 276 MB, reserved memory is 255 MB, peak memory is 691 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     3
  #input                2
  #output               1
  #inout                0

Utilization Statistics
#lut                  134   out of  19600    0.68%
#reg                   74   out of  19600    0.38%
#le                   170
  #lut only            96   out of    170   56.47%
  #reg only            36   out of    170   21.18%
  #lut&reg             38   out of    170   22.35%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    3   out of    188    1.60%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 93
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 206, pip num: 1350
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 253 valid insts, and 4367 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.002935s wall, 3.343750s user + 0.062500s system = 3.406250s CPU (339.6%)

RUN-1004 : used memory is 273 MB, reserved memory is 244 MB, peak memory is 691 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  1.738857s wall, 1.625000s user + 0.140625s system = 1.765625s CPU (101.5%)

RUN-1004 : used memory is 415 MB, reserved memory is 393 MB, peak memory is 691 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.758821s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (4.2%)

RUN-1004 : used memory is 442 MB, reserved memory is 421 MB, peak memory is 691 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.185114s wall, 2.046875s user + 0.171875s system = 2.218750s CPU (24.2%)

RUN-1004 : used memory is 303 MB, reserved memory is 275 MB, peak memory is 691 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-8007 ERROR: syntax error near 'parameter' in servoCtrl.v(16)
HDL-8007 ERROR: Verilog 2000 keyword parameter used in incorrect context in servoCtrl.v(16)
HDL-8007 ERROR: 'DIVCLK' is not declared in servoCtrl.v(18)
HDL-8007 ERROR: ignore module module due to previous errors in servoCtrl.v(126)
HDL-1007 : Verilog file 'servoCtrl.v' ignored due to errors
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
USR-6010 WARNING: ADC constraints: pin clk_o has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 300/0 useful/useless nets, 247/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 15 distributor mux.
SYN-1016 : Merged 22 instances.
SYN-1015 : Optimize round 1, 113 better
SYN-1014 : Optimize round 2
SYN-1032 : 175/164 useful/useless nets, 122/25 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 39 better
SYN-1014 : Optimize round 3
SYN-1032 : 173/0 useful/useless nets, 120/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates           95
  #and                 13
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 74
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6
#MACRO_MUX              6

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |21     |74     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 7 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 193/0 useful/useless nets, 141/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 244/0 useful/useless nets, 192/0 useful/useless insts
SYN-2501 : Optimize round 1, 53 better
SYN-2501 : Optimize round 2
SYN-1032 : 244/0 useful/useless nets, 192/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 359/0 useful/useless nets, 307/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 36 (3.17), #lev = 3 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 100 instances into 38 LUTs, name keeping = 55%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 290/0 useful/useless nets, 238/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 74 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 60 adder to BLE ...
SYN-4008 : Packed 60 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 36 LUT to BLE ...
SYN-4008 : Packed 36 LUT and 13 SEQ to BLE.
SYN-4003 : Packing 61 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (61 nodes)...
SYN-4004 : #1: Packed 25 SEQ (209 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 36 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 72/128 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  134   out of  19600    0.68%
#reg                   74   out of  19600    0.38%
#le                   170
  #lut only            96   out of    170   56.47%
  #reg only            36   out of    170   21.18%
  #lut&reg             38   out of    170   22.35%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |170   |134   |74    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 94 instances
RUN-1001 : 44 mslices, 43 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 207 nets
RUN-1001 : 124 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 92 instances, 87 slices, 11 macros(49 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 639, tnet num: 205, tinst num: 92, tnode num: 816, tedge num: 1084.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 84 clock pins, and constraint 177 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.019867s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (157.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 61132
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994673
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(108): len = 35687.5, overlap = 0
PHY-3002 : Step(109): len = 22827.8, overlap = 0
PHY-3002 : Step(110): len = 17930.4, overlap = 0
PHY-3002 : Step(111): len = 13686.5, overlap = 0
PHY-3002 : Step(112): len = 10713.7, overlap = 0
PHY-3002 : Step(113): len = 9336.2, overlap = 0
PHY-3002 : Step(114): len = 7851.9, overlap = 0
PHY-3002 : Step(115): len = 7322, overlap = 0
PHY-3002 : Step(116): len = 6700.4, overlap = 0
PHY-3002 : Step(117): len = 5834.4, overlap = 0
PHY-3002 : Step(118): len = 5288, overlap = 0
PHY-3002 : Step(119): len = 4884.5, overlap = 0
PHY-3002 : Step(120): len = 4792.8, overlap = 0
PHY-3002 : Step(121): len = 4377.4, overlap = 0
PHY-3002 : Step(122): len = 4196.5, overlap = 0
PHY-3002 : Step(123): len = 3992.9, overlap = 0
PHY-3002 : Step(124): len = 3906.3, overlap = 0
PHY-3002 : Step(125): len = 3808.8, overlap = 0
PHY-3002 : Step(126): len = 3627.9, overlap = 0
PHY-3002 : Step(127): len = 3551.8, overlap = 0
PHY-3002 : Step(128): len = 3582.1, overlap = 0
PHY-3002 : Step(129): len = 3217.9, overlap = 0
PHY-3002 : Step(130): len = 3192.1, overlap = 0
PHY-3002 : Step(131): len = 3140.1, overlap = 0
PHY-3002 : Step(132): len = 2786.2, overlap = 0
PHY-3002 : Step(133): len = 2741, overlap = 0
PHY-3002 : Step(134): len = 2779, overlap = 0
PHY-3002 : Step(135): len = 2795.4, overlap = 0
PHY-3002 : Step(136): len = 2602.8, overlap = 0
PHY-3002 : Step(137): len = 2500.6, overlap = 0
PHY-3002 : Step(138): len = 2452, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004753s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (657.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994673
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(139): len = 2399.5, overlap = 0
PHY-3002 : Step(140): len = 2374.1, overlap = 0
PHY-3002 : Step(141): len = 2374.1, overlap = 0
PHY-3002 : Step(142): len = 2344.5, overlap = 0
PHY-3002 : Step(143): len = 2344.5, overlap = 0
PHY-3002 : Step(144): len = 2334.2, overlap = 0
PHY-3002 : Step(145): len = 2334.2, overlap = 0
PHY-3002 : Step(146): len = 2323.4, overlap = 0
PHY-3002 : Step(147): len = 2323.4, overlap = 0
PHY-3002 : Step(148): len = 2313.4, overlap = 0
PHY-3002 : Step(149): len = 2313.4, overlap = 0
PHY-3002 : Step(150): len = 2295.5, overlap = 0
PHY-3002 : Step(151): len = 2295.5, overlap = 0
PHY-3002 : Step(152): len = 2289.1, overlap = 0
PHY-3002 : Step(153): len = 2289.1, overlap = 0
PHY-3002 : Step(154): len = 2275.7, overlap = 0
PHY-3002 : Step(155): len = 2275.7, overlap = 0
PHY-3002 : Step(156): len = 2273.7, overlap = 0
PHY-3002 : Step(157): len = 2273.7, overlap = 0
PHY-3002 : Step(158): len = 2256.2, overlap = 0
PHY-3002 : Step(159): len = 2256.2, overlap = 0
PHY-3002 : Step(160): len = 2254, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994673
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.5572e-05
PHY-3002 : Step(161): len = 2306.2, overlap = 1.25
PHY-3002 : Step(162): len = 2333.2, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.11441e-05
PHY-3002 : Step(163): len = 2466.6, overlap = 1.25
PHY-3002 : Step(164): len = 2538.9, overlap = 1.25
PHY-3002 : Step(165): len = 2713.2, overlap = 1.25
PHY-3002 : Step(166): len = 2775, overlap = 1.25
PHY-3002 : Step(167): len = 2739.8, overlap = 1
PHY-3002 : Step(168): len = 2615.9, overlap = 0.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000142288
PHY-3002 : Step(169): len = 2571.6, overlap = 0.25
PHY-3002 : Step(170): len = 2566.3, overlap = 0.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000284576
PHY-3002 : Step(171): len = 2562.2, overlap = 0.5
PHY-3002 : Step(172): len = 2562.2, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048660s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (96.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994673
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(173): len = 3704.9, overlap = 1
PHY-3002 : Step(174): len = 3370.4, overlap = 1.75
PHY-3002 : Step(175): len = 3174.8, overlap = 2.25
PHY-3002 : Step(176): len = 3010.1, overlap = 2.25
PHY-3002 : Step(177): len = 2987.4, overlap = 2.25
PHY-3002 : Step(178): len = 2900.7, overlap = 2.5
PHY-3002 : Step(179): len = 2890.7, overlap = 2.25
PHY-3002 : Step(180): len = 2906.5, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007163s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (218.1%)

PHY-3001 : Legalized: Len = 3697, Over = 0
PHY-3001 : Final: Len = 3697, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5240, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 5312, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 5360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024896s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (251.0%)

RUN-1003 : finish command "place" in  2.545435s wall, 3.531250s user + 1.437500s system = 4.968750s CPU (195.2%)

RUN-1004 : used memory is 307 MB, reserved memory is 296 MB, peak memory is 691 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 84 to 73
PHY-1001 : Pin misalignment score is improved from 73 to 74
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 94 instances
RUN-1001 : 44 mslices, 43 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 207 nets
RUN-1001 : 124 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5240, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 5312, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 5360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023126s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (135.1%)

PHY-1001 : End global routing;  0.099691s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (125.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.029868s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 78% nets.
PHY-1002 : len = 16016, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.167067s wall, 0.203125s user + 0.109375s system = 0.312500s CPU (187.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 16032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 16032
PHY-1001 : End DR Iter 1; 0.011234s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (278.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.661219s wall, 1.453125s user + 0.421875s system = 1.875000s CPU (112.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.869635s wall, 1.640625s user + 0.453125s system = 2.093750s CPU (112.0%)

RUN-1004 : used memory is 304 MB, reserved memory is 292 MB, peak memory is 718 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  134   out of  19600    0.68%
#reg                   74   out of  19600    0.38%
#le                   170
  #lut only            96   out of    170   56.47%
  #reg only            36   out of    170   21.18%
  #lut&reg             38   out of    170   22.35%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    3   out of    188    1.60%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 94
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 207, pip num: 1355
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 263 valid insts, and 4377 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.546943s wall, 3.468750s user + 0.046875s system = 3.515625s CPU (138.0%)

RUN-1004 : used memory is 308 MB, reserved memory is 297 MB, peak memory is 718 MB
GUI-5004 WARNING: clk_o has not been assigned location ...
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 300/0 useful/useless nets, 247/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 15 distributor mux.
SYN-1016 : Merged 22 instances.
SYN-1015 : Optimize round 1, 113 better
SYN-1014 : Optimize round 2
SYN-1032 : 175/164 useful/useless nets, 122/25 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 39 better
SYN-1014 : Optimize round 3
SYN-1032 : 173/0 useful/useless nets, 120/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates           95
  #and                 13
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 74
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6
#MACRO_MUX              6

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |21     |74     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 7 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 193/0 useful/useless nets, 141/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 244/0 useful/useless nets, 192/0 useful/useless insts
SYN-2501 : Optimize round 1, 53 better
SYN-2501 : Optimize round 2
SYN-1032 : 244/0 useful/useless nets, 192/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 359/0 useful/useless nets, 307/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 36 (3.17), #lev = 3 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 100 instances into 38 LUTs, name keeping = 55%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 290/0 useful/useless nets, 238/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 74 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 60 adder to BLE ...
SYN-4008 : Packed 60 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 36 LUT to BLE ...
SYN-4008 : Packed 36 LUT and 13 SEQ to BLE.
SYN-4003 : Packing 61 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (61 nodes)...
SYN-4004 : #1: Packed 25 SEQ (209 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 36 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 72/128 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  134   out of  19600    0.68%
#reg                   74   out of  19600    0.38%
#le                   170
  #lut only            96   out of    170   56.47%
  #reg only            36   out of    170   21.18%
  #lut&reg             38   out of    170   22.35%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |170   |134   |74    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 94 instances
RUN-1001 : 44 mslices, 43 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 207 nets
RUN-1001 : 124 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 92 instances, 87 slices, 11 macros(49 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 639, tnet num: 205, tinst num: 92, tnode num: 816, tedge num: 1085.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 84 clock pins, and constraint 177 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.017477s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 61132
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994673
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(181): len = 35687.5, overlap = 0
PHY-3002 : Step(182): len = 22827.8, overlap = 0
PHY-3002 : Step(183): len = 17930.4, overlap = 0
PHY-3002 : Step(184): len = 13686.5, overlap = 0
PHY-3002 : Step(185): len = 10713.7, overlap = 0
PHY-3002 : Step(186): len = 9336.2, overlap = 0
PHY-3002 : Step(187): len = 7851.9, overlap = 0
PHY-3002 : Step(188): len = 7322, overlap = 0
PHY-3002 : Step(189): len = 6700.4, overlap = 0
PHY-3002 : Step(190): len = 5834.4, overlap = 0
PHY-3002 : Step(191): len = 5288, overlap = 0
PHY-3002 : Step(192): len = 4884.5, overlap = 0
PHY-3002 : Step(193): len = 4792.8, overlap = 0
PHY-3002 : Step(194): len = 4377.4, overlap = 0
PHY-3002 : Step(195): len = 4196.5, overlap = 0
PHY-3002 : Step(196): len = 3992.9, overlap = 0
PHY-3002 : Step(197): len = 3906.3, overlap = 0
PHY-3002 : Step(198): len = 3808.8, overlap = 0
PHY-3002 : Step(199): len = 3627.9, overlap = 0
PHY-3002 : Step(200): len = 3551.8, overlap = 0
PHY-3002 : Step(201): len = 3582.1, overlap = 0
PHY-3002 : Step(202): len = 3217.9, overlap = 0
PHY-3002 : Step(203): len = 3192.1, overlap = 0
PHY-3002 : Step(204): len = 3140.1, overlap = 0
PHY-3002 : Step(205): len = 2786.2, overlap = 0
PHY-3002 : Step(206): len = 2741, overlap = 0
PHY-3002 : Step(207): len = 2779, overlap = 0
PHY-3002 : Step(208): len = 2795.4, overlap = 0
PHY-3002 : Step(209): len = 2602.8, overlap = 0
PHY-3002 : Step(210): len = 2500.6, overlap = 0
PHY-3002 : Step(211): len = 2452, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005001s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (312.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994673
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(212): len = 2399.5, overlap = 0
PHY-3002 : Step(213): len = 2374.1, overlap = 0
PHY-3002 : Step(214): len = 2374.1, overlap = 0
PHY-3002 : Step(215): len = 2344.5, overlap = 0
PHY-3002 : Step(216): len = 2344.5, overlap = 0
PHY-3002 : Step(217): len = 2334.2, overlap = 0
PHY-3002 : Step(218): len = 2334.2, overlap = 0
PHY-3002 : Step(219): len = 2323.4, overlap = 0
PHY-3002 : Step(220): len = 2323.4, overlap = 0
PHY-3002 : Step(221): len = 2313.4, overlap = 0
PHY-3002 : Step(222): len = 2313.4, overlap = 0
PHY-3002 : Step(223): len = 2295.5, overlap = 0
PHY-3002 : Step(224): len = 2295.5, overlap = 0
PHY-3002 : Step(225): len = 2289.1, overlap = 0
PHY-3002 : Step(226): len = 2289.1, overlap = 0
PHY-3002 : Step(227): len = 2275.7, overlap = 0
PHY-3002 : Step(228): len = 2275.7, overlap = 0
PHY-3002 : Step(229): len = 2273.7, overlap = 0
PHY-3002 : Step(230): len = 2273.7, overlap = 0
PHY-3002 : Step(231): len = 2256.2, overlap = 0
PHY-3002 : Step(232): len = 2256.2, overlap = 0
PHY-3002 : Step(233): len = 2254, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994673
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.5572e-05
PHY-3002 : Step(234): len = 2306.2, overlap = 1.25
PHY-3002 : Step(235): len = 2333.2, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.11441e-05
PHY-3002 : Step(236): len = 2466.6, overlap = 1.25
PHY-3002 : Step(237): len = 2538.9, overlap = 1.25
PHY-3002 : Step(238): len = 2713.2, overlap = 1.25
PHY-3002 : Step(239): len = 2775, overlap = 1.25
PHY-3002 : Step(240): len = 2739.8, overlap = 1
PHY-3002 : Step(241): len = 2615.9, overlap = 0.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000142288
PHY-3002 : Step(242): len = 2571.6, overlap = 0.25
PHY-3002 : Step(243): len = 2566.3, overlap = 0.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000284576
PHY-3002 : Step(244): len = 2562.2, overlap = 0.5
PHY-3002 : Step(245): len = 2562.2, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047080s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (165.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994673
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(246): len = 3704.9, overlap = 1
PHY-3002 : Step(247): len = 3370.4, overlap = 1.75
PHY-3002 : Step(248): len = 3174.8, overlap = 2.25
PHY-3002 : Step(249): len = 3010.1, overlap = 2.25
PHY-3002 : Step(250): len = 2987.4, overlap = 2.25
PHY-3002 : Step(251): len = 2900.7, overlap = 2.5
PHY-3002 : Step(252): len = 2890.7, overlap = 2.25
PHY-3002 : Step(253): len = 2906.5, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007027s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (222.4%)

PHY-3001 : Legalized: Len = 3697, Over = 0
PHY-3001 : Final: Len = 3697, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5240, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 5312, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 5360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023419s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (266.9%)

RUN-1003 : finish command "place" in  2.634169s wall, 3.734375s user + 2.171875s system = 5.906250s CPU (224.2%)

RUN-1004 : used memory is 327 MB, reserved memory is 315 MB, peak memory is 718 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 84 to 73
PHY-1001 : Pin misalignment score is improved from 73 to 74
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 94 instances
RUN-1001 : 44 mslices, 43 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 207 nets
RUN-1001 : 124 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5240, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 5312, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 5360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020702s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.5%)

PHY-1001 : End global routing;  0.092864s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (101.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.031195s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 78% nets.
PHY-1002 : len = 16128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.173839s wall, 0.265625s user + 0.062500s system = 0.328125s CPU (188.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 16144, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 16144
PHY-1001 : End DR Iter 1; 0.006754s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.647621s wall, 1.484375s user + 0.343750s system = 1.828125s CPU (111.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.855298s wall, 1.687500s user + 0.359375s system = 2.046875s CPU (110.3%)

RUN-1004 : used memory is 330 MB, reserved memory is 319 MB, peak memory is 738 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  134   out of  19600    0.68%
#reg                   74   out of  19600    0.38%
#le                   170
  #lut only            96   out of    170   56.47%
  #reg only            36   out of    170   21.18%
  #lut&reg             38   out of    170   22.35%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 94
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 207, pip num: 1357
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 259 valid insts, and 4386 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.001201s wall, 3.437500s user + 0.125000s system = 3.562500s CPU (355.8%)

RUN-1004 : used memory is 333 MB, reserved memory is 322 MB, peak memory is 738 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  1.719571s wall, 1.671875s user + 0.046875s system = 1.718750s CPU (100.0%)

RUN-1004 : used memory is 442 MB, reserved memory is 431 MB, peak memory is 738 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.549809s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (1.9%)

RUN-1004 : used memory is 471 MB, reserved memory is 462 MB, peak memory is 738 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.898061s wall, 1.921875s user + 0.093750s system = 2.015625s CPU (22.7%)

RUN-1004 : used memory is 331 MB, reserved memory is 317 MB, peak memory is 738 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 300/0 useful/useless nets, 247/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 23 distributor mux.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 1, 135 better
SYN-1014 : Optimize round 2
SYN-1032 : 173/160 useful/useless nets, 120/31 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 163/1 useful/useless nets, 110/2 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 162/0 useful/useless nets, 109/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates           88
  #and                 13
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 67
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6
#MACRO_MUX              2

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |21     |67     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 176/0 useful/useless nets, 124/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 226/0 useful/useless nets, 174/0 useful/useless insts
SYN-2501 : Optimize round 1, 54 better
SYN-2501 : Optimize round 2
SYN-1032 : 226/0 useful/useless nets, 174/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 339/0 useful/useless nets, 287/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 31 (3.42), #lev = 3 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 97 instances into 33 LUTs, name keeping = 48%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 268/0 useful/useless nets, 216/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 67 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 50 adder to BLE ...
SYN-4008 : Packed 50 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 31 LUT to BLE ...
SYN-4008 : Packed 31 LUT and 7 SEQ to BLE.
SYN-4003 : Packing 60 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (60 nodes)...
SYN-4004 : #1: Packed 26 SEQ (191 nodes)...
SYN-4005 : Packed 26 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 34 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 65/116 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  119   out of  19600    0.61%
#reg                   67   out of  19600    0.34%
#le                   153
  #lut only            86   out of    153   56.21%
  #reg only            34   out of    153   22.22%
  #lut&reg             33   out of    153   21.57%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |153   |119   |67    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 85 instances
RUN-1001 : 39 mslices, 39 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 196 nets
RUN-1001 : 116 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 83 instances, 78 slices, 10 macros(44 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 599, tnet num: 194, tinst num: 83, tnode num: 762, tedge num: 1023.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 194 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 78 clock pins, and constraint 163 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.016720s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (186.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 53547.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(254): len = 36932.5, overlap = 0
PHY-3002 : Step(255): len = 28051.3, overlap = 0
PHY-3002 : Step(256): len = 21024.6, overlap = 0
PHY-3002 : Step(257): len = 16160, overlap = 0
PHY-3002 : Step(258): len = 13761, overlap = 0
PHY-3002 : Step(259): len = 11388.9, overlap = 0
PHY-3002 : Step(260): len = 9572, overlap = 0
PHY-3002 : Step(261): len = 8007.2, overlap = 0
PHY-3002 : Step(262): len = 7160.2, overlap = 0
PHY-3002 : Step(263): len = 6341.3, overlap = 0
PHY-3002 : Step(264): len = 5831.1, overlap = 0
PHY-3002 : Step(265): len = 4916.5, overlap = 0
PHY-3002 : Step(266): len = 4615.5, overlap = 0
PHY-3002 : Step(267): len = 4213.2, overlap = 0
PHY-3002 : Step(268): len = 4134.4, overlap = 0
PHY-3002 : Step(269): len = 3919.5, overlap = 0
PHY-3002 : Step(270): len = 3876.3, overlap = 0
PHY-3002 : Step(271): len = 3750.5, overlap = 0
PHY-3002 : Step(272): len = 3632.3, overlap = 0
PHY-3002 : Step(273): len = 3632.3, overlap = 0
PHY-3002 : Step(274): len = 3576.7, overlap = 0
PHY-3002 : Step(275): len = 3582.5, overlap = 0
PHY-3002 : Step(276): len = 3582.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004662s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(277): len = 3492.7, overlap = 0
PHY-3002 : Step(278): len = 3483.8, overlap = 0
PHY-3002 : Step(279): len = 3479, overlap = 0
PHY-3002 : Step(280): len = 3374.1, overlap = 0
PHY-3002 : Step(281): len = 3243.9, overlap = 0
PHY-3002 : Step(282): len = 3124.8, overlap = 0
PHY-3002 : Step(283): len = 3106.3, overlap = 0
PHY-3002 : Step(284): len = 3087.4, overlap = 0
PHY-3002 : Step(285): len = 3044.4, overlap = 0
PHY-3002 : Step(286): len = 2993.4, overlap = 0
PHY-3002 : Step(287): len = 2993.4, overlap = 0
PHY-3002 : Step(288): len = 2958.5, overlap = 0
PHY-3002 : Step(289): len = 2958.5, overlap = 0
PHY-3002 : Step(290): len = 2941.8, overlap = 0
PHY-3002 : Step(291): len = 2941.8, overlap = 0
PHY-3002 : Step(292): len = 2924.3, overlap = 0
PHY-3002 : Step(293): len = 2927.7, overlap = 0
PHY-3002 : Step(294): len = 2927.7, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000263034
PHY-3002 : Step(295): len = 3078.8, overlap = 0.75
PHY-3002 : Step(296): len = 3210.3, overlap = 0.5
PHY-3002 : Step(297): len = 3305.8, overlap = 0.75
PHY-3002 : Step(298): len = 3263.6, overlap = 0.25
PHY-3002 : Step(299): len = 3267.2, overlap = 0.25
PHY-3002 : Step(300): len = 3206.1, overlap = 0
PHY-3002 : Step(301): len = 3214.8, overlap = 0
PHY-3002 : Step(302): len = 3140.2, overlap = 0
PHY-3002 : Step(303): len = 3091.7, overlap = 0
PHY-3002 : Step(304): len = 3081.4, overlap = 0
PHY-3002 : Step(305): len = 3013.7, overlap = 0
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000526068
PHY-3002 : Step(306): len = 3044.6, overlap = 0
PHY-3002 : Step(307): len = 3096.9, overlap = 0
PHY-3002 : Step(308): len = 3096.9, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00105214
PHY-3002 : Step(309): len = 3176.5, overlap = 0
PHY-3002 : Step(310): len = 3202.5, overlap = 0
PHY-3002 : Step(311): len = 3225.6, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.050784s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (215.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(312): len = 4341, overlap = 0.5
PHY-3002 : Step(313): len = 3842.6, overlap = 1
PHY-3002 : Step(314): len = 3471.8, overlap = 1.25
PHY-3002 : Step(315): len = 3380.4, overlap = 1.25
PHY-3002 : Step(316): len = 3357.8, overlap = 1.25
PHY-3002 : Step(317): len = 3329.7, overlap = 1.25
PHY-3002 : Step(318): len = 3300.9, overlap = 1.75
PHY-3002 : Step(319): len = 3300.9, overlap = 1.75
PHY-3002 : Step(320): len = 3293.3, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007213s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4130.8, Over = 0
PHY-3001 : Final: Len = 4130.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5776, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 5880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020425s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (153.0%)

RUN-1003 : finish command "place" in  2.384507s wall, 3.500000s user + 1.687500s system = 5.187500s CPU (217.6%)

RUN-1004 : used memory is 343 MB, reserved memory is 335 MB, peak memory is 738 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 83 to 70
PHY-1001 : Pin misalignment score is improved from 70 to 69
PHY-1001 : Pin misalignment score is improved from 69 to 69
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 85 instances
RUN-1001 : 39 mslices, 39 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 196 nets
RUN-1001 : 116 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5776, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 5880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021455s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.8%)

PHY-1001 : End global routing;  0.098885s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.037058s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (126.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 79% nets.
PHY-1002 : len = 15552, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.161672s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (164.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 15568, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.008529s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 15600, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 15600
PHY-1001 : End DR Iter 2; 0.006862s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.675286s wall, 1.593750s user + 0.234375s system = 1.828125s CPU (109.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.885077s wall, 1.812500s user + 0.250000s system = 2.062500s CPU (109.4%)

RUN-1004 : used memory is 342 MB, reserved memory is 328 MB, peak memory is 744 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  119   out of  19600    0.61%
#reg                   67   out of  19600    0.34%
#le                   153
  #lut only            86   out of    153   56.21%
  #reg only            34   out of    153   22.22%
  #lut&reg             33   out of    153   21.57%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 85
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 196, pip num: 1315
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 237 valid insts, and 4058 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  1.714681s wall, 1.687500s user + 0.031250s system = 1.718750s CPU (100.2%)

RUN-1004 : used memory is 447 MB, reserved memory is 438 MB, peak memory is 744 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.802777s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (2.3%)

RUN-1004 : used memory is 476 MB, reserved memory is 469 MB, peak memory is 744 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.201305s wall, 1.953125s user + 0.109375s system = 2.062500s CPU (22.4%)

RUN-1004 : used memory is 342 MB, reserved memory is 331 MB, peak memory is 744 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 300/0 useful/useless nets, 247/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 23 distributor mux.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 1, 135 better
SYN-1014 : Optimize round 2
SYN-1032 : 173/160 useful/useless nets, 120/31 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 163/1 useful/useless nets, 110/2 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 162/0 useful/useless nets, 109/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates           88
  #and                 13
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 67
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6
#MACRO_MUX              2

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |21     |67     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 176/0 useful/useless nets, 124/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 226/0 useful/useless nets, 174/0 useful/useless insts
SYN-2501 : Optimize round 1, 54 better
SYN-2501 : Optimize round 2
SYN-1032 : 226/0 useful/useless nets, 174/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 339/0 useful/useless nets, 287/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 31 (3.42), #lev = 3 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 97 instances into 33 LUTs, name keeping = 48%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 268/0 useful/useless nets, 216/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 67 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 50 adder to BLE ...
SYN-4008 : Packed 50 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 31 LUT to BLE ...
SYN-4008 : Packed 31 LUT and 7 SEQ to BLE.
SYN-4003 : Packing 60 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (60 nodes)...
SYN-4004 : #1: Packed 26 SEQ (191 nodes)...
SYN-4005 : Packed 26 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 34 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 65/116 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  119   out of  19600    0.61%
#reg                   67   out of  19600    0.34%
#le                   153
  #lut only            86   out of    153   56.21%
  #reg only            34   out of    153   22.22%
  #lut&reg             33   out of    153   21.57%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |153   |119   |67    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 85 instances
RUN-1001 : 39 mslices, 39 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 196 nets
RUN-1001 : 116 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 83 instances, 78 slices, 10 macros(44 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 599, tnet num: 194, tinst num: 83, tnode num: 762, tedge num: 1022.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 194 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 78 clock pins, and constraint 163 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.015449s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 53547.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(321): len = 36932.5, overlap = 0
PHY-3002 : Step(322): len = 28051.3, overlap = 0
PHY-3002 : Step(323): len = 21024.6, overlap = 0
PHY-3002 : Step(324): len = 16160, overlap = 0
PHY-3002 : Step(325): len = 13761, overlap = 0
PHY-3002 : Step(326): len = 11388.9, overlap = 0
PHY-3002 : Step(327): len = 9572, overlap = 0
PHY-3002 : Step(328): len = 8007.2, overlap = 0
PHY-3002 : Step(329): len = 7160.2, overlap = 0
PHY-3002 : Step(330): len = 6341.3, overlap = 0
PHY-3002 : Step(331): len = 5831.1, overlap = 0
PHY-3002 : Step(332): len = 4916.5, overlap = 0
PHY-3002 : Step(333): len = 4615.5, overlap = 0
PHY-3002 : Step(334): len = 4213.2, overlap = 0
PHY-3002 : Step(335): len = 4134.4, overlap = 0
PHY-3002 : Step(336): len = 3919.5, overlap = 0
PHY-3002 : Step(337): len = 3876.3, overlap = 0
PHY-3002 : Step(338): len = 3750.5, overlap = 0
PHY-3002 : Step(339): len = 3632.3, overlap = 0
PHY-3002 : Step(340): len = 3632.3, overlap = 0
PHY-3002 : Step(341): len = 3576.7, overlap = 0
PHY-3002 : Step(342): len = 3582.5, overlap = 0
PHY-3002 : Step(343): len = 3582.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004498s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(344): len = 3492.7, overlap = 0
PHY-3002 : Step(345): len = 3483.8, overlap = 0
PHY-3002 : Step(346): len = 3479, overlap = 0
PHY-3002 : Step(347): len = 3374.1, overlap = 0
PHY-3002 : Step(348): len = 3243.9, overlap = 0
PHY-3002 : Step(349): len = 3124.8, overlap = 0
PHY-3002 : Step(350): len = 3106.3, overlap = 0
PHY-3002 : Step(351): len = 3087.4, overlap = 0
PHY-3002 : Step(352): len = 3044.4, overlap = 0
PHY-3002 : Step(353): len = 2993.4, overlap = 0
PHY-3002 : Step(354): len = 2993.4, overlap = 0
PHY-3002 : Step(355): len = 2958.5, overlap = 0
PHY-3002 : Step(356): len = 2958.5, overlap = 0
PHY-3002 : Step(357): len = 2941.8, overlap = 0
PHY-3002 : Step(358): len = 2941.8, overlap = 0
PHY-3002 : Step(359): len = 2924.3, overlap = 0
PHY-3002 : Step(360): len = 2927.7, overlap = 0
PHY-3002 : Step(361): len = 2927.7, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000263034
PHY-3002 : Step(362): len = 3078.8, overlap = 0.75
PHY-3002 : Step(363): len = 3210.3, overlap = 0.5
PHY-3002 : Step(364): len = 3305.8, overlap = 0.75
PHY-3002 : Step(365): len = 3263.6, overlap = 0.25
PHY-3002 : Step(366): len = 3267.2, overlap = 0.25
PHY-3002 : Step(367): len = 3206.1, overlap = 0
PHY-3002 : Step(368): len = 3214.8, overlap = 0
PHY-3002 : Step(369): len = 3140.2, overlap = 0
PHY-3002 : Step(370): len = 3091.7, overlap = 0
PHY-3002 : Step(371): len = 3081.4, overlap = 0
PHY-3002 : Step(372): len = 3013.7, overlap = 0
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000526068
PHY-3002 : Step(373): len = 3044.6, overlap = 0
PHY-3002 : Step(374): len = 3096.9, overlap = 0
PHY-3002 : Step(375): len = 3096.9, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00105214
PHY-3002 : Step(376): len = 3176.5, overlap = 0
PHY-3002 : Step(377): len = 3202.5, overlap = 0
PHY-3002 : Step(378): len = 3225.6, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.050247s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (124.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(379): len = 4341, overlap = 0.5
PHY-3002 : Step(380): len = 3842.6, overlap = 1
PHY-3002 : Step(381): len = 3471.8, overlap = 1.25
PHY-3002 : Step(382): len = 3380.4, overlap = 1.25
PHY-3002 : Step(383): len = 3357.8, overlap = 1.25
PHY-3002 : Step(384): len = 3329.7, overlap = 1.25
PHY-3002 : Step(385): len = 3300.9, overlap = 1.75
PHY-3002 : Step(386): len = 3300.9, overlap = 1.75
PHY-3002 : Step(387): len = 3293.3, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006603s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (236.6%)

PHY-3001 : Legalized: Len = 4130.8, Over = 0
PHY-3001 : Final: Len = 4130.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5776, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 5880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020250s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (154.3%)

RUN-1003 : finish command "place" in  2.370591s wall, 3.140625s user + 1.390625s system = 4.531250s CPU (191.1%)

RUN-1004 : used memory is 366 MB, reserved memory is 362 MB, peak memory is 744 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 83 to 70
PHY-1001 : Pin misalignment score is improved from 70 to 69
PHY-1001 : Pin misalignment score is improved from 69 to 69
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 85 instances
RUN-1001 : 39 mslices, 39 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 196 nets
RUN-1001 : 116 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5776, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 5880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020875s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.9%)

PHY-1001 : End global routing;  0.097901s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (127.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.036675s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 79% nets.
PHY-1002 : len = 15552, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.170558s wall, 0.406250s user + 0.062500s system = 0.468750s CPU (274.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 15568, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.008128s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (384.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 15600, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 15600
PHY-1001 : End DR Iter 2; 0.006851s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.674876s wall, 1.656250s user + 0.328125s system = 1.984375s CPU (118.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.884634s wall, 1.890625s user + 0.328125s system = 2.218750s CPU (117.7%)

RUN-1004 : used memory is 369 MB, reserved memory is 364 MB, peak memory is 766 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  119   out of  19600    0.61%
#reg                   67   out of  19600    0.34%
#le                   153
  #lut only            86   out of    153   56.21%
  #reg only            34   out of    153   22.22%
  #lut&reg             33   out of    153   21.57%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 85
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 196, pip num: 1315
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 237 valid insts, and 4054 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  1.758752s wall, 1.687500s user + 0.078125s system = 1.765625s CPU (100.4%)

RUN-1004 : used memory is 468 MB, reserved memory is 461 MB, peak memory is 766 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.801743s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (3.2%)

RUN-1004 : used memory is 497 MB, reserved memory is 489 MB, peak memory is 766 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.253458s wall, 1.984375s user + 0.171875s system = 2.156250s CPU (23.3%)

RUN-1004 : used memory is 368 MB, reserved memory is 357 MB, peak memory is 766 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 300/0 useful/useless nets, 247/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 23 distributor mux.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 1, 135 better
SYN-1014 : Optimize round 2
SYN-1032 : 173/160 useful/useless nets, 120/31 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 163/1 useful/useless nets, 110/2 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 162/0 useful/useless nets, 109/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates           88
  #and                 13
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 67
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6
#MACRO_MUX              2

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |21     |67     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 176/0 useful/useless nets, 124/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 232/0 useful/useless nets, 180/0 useful/useless insts
SYN-2501 : Optimize round 1, 54 better
SYN-2501 : Optimize round 2
SYN-1032 : 232/0 useful/useless nets, 180/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 345/0 useful/useless nets, 293/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 31 (3.42), #lev = 3 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 103 instances into 33 LUTs, name keeping = 48%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 268/0 useful/useless nets, 216/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 67 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 50 adder to BLE ...
SYN-4008 : Packed 50 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 31 LUT to BLE ...
SYN-4008 : Packed 31 LUT and 7 SEQ to BLE.
SYN-4003 : Packing 60 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (60 nodes)...
SYN-4004 : #1: Packed 26 SEQ (191 nodes)...
SYN-4005 : Packed 26 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 34 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 65/116 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  119   out of  19600    0.61%
#reg                   67   out of  19600    0.34%
#le                   153
  #lut only            86   out of    153   56.21%
  #reg only            34   out of    153   22.22%
  #lut&reg             33   out of    153   21.57%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |153   |119   |67    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 85 instances
RUN-1001 : 39 mslices, 39 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 196 nets
RUN-1001 : 116 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 83 instances, 78 slices, 10 macros(44 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 599, tnet num: 194, tinst num: 83, tnode num: 762, tedge num: 1022.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 194 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 78 clock pins, and constraint 163 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.015331s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (203.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 53547.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(388): len = 36932.5, overlap = 0
PHY-3002 : Step(389): len = 28051.3, overlap = 0
PHY-3002 : Step(390): len = 21024.6, overlap = 0
PHY-3002 : Step(391): len = 16160, overlap = 0
PHY-3002 : Step(392): len = 13761, overlap = 0
PHY-3002 : Step(393): len = 11388.9, overlap = 0
PHY-3002 : Step(394): len = 9572, overlap = 0
PHY-3002 : Step(395): len = 8007.2, overlap = 0
PHY-3002 : Step(396): len = 7160.2, overlap = 0
PHY-3002 : Step(397): len = 6341.3, overlap = 0
PHY-3002 : Step(398): len = 5831.1, overlap = 0
PHY-3002 : Step(399): len = 4916.5, overlap = 0
PHY-3002 : Step(400): len = 4615.5, overlap = 0
PHY-3002 : Step(401): len = 4213.2, overlap = 0
PHY-3002 : Step(402): len = 4134.4, overlap = 0
PHY-3002 : Step(403): len = 3919.5, overlap = 0
PHY-3002 : Step(404): len = 3876.3, overlap = 0
PHY-3002 : Step(405): len = 3750.5, overlap = 0
PHY-3002 : Step(406): len = 3632.3, overlap = 0
PHY-3002 : Step(407): len = 3632.3, overlap = 0
PHY-3002 : Step(408): len = 3576.7, overlap = 0
PHY-3002 : Step(409): len = 3582.5, overlap = 0
PHY-3002 : Step(410): len = 3582.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004852s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (322.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(411): len = 3492.7, overlap = 0
PHY-3002 : Step(412): len = 3483.8, overlap = 0
PHY-3002 : Step(413): len = 3479, overlap = 0
PHY-3002 : Step(414): len = 3374.1, overlap = 0
PHY-3002 : Step(415): len = 3243.9, overlap = 0
PHY-3002 : Step(416): len = 3124.8, overlap = 0
PHY-3002 : Step(417): len = 3106.3, overlap = 0
PHY-3002 : Step(418): len = 3087.4, overlap = 0
PHY-3002 : Step(419): len = 3044.4, overlap = 0
PHY-3002 : Step(420): len = 2993.4, overlap = 0
PHY-3002 : Step(421): len = 2993.4, overlap = 0
PHY-3002 : Step(422): len = 2958.5, overlap = 0
PHY-3002 : Step(423): len = 2958.5, overlap = 0
PHY-3002 : Step(424): len = 2941.8, overlap = 0
PHY-3002 : Step(425): len = 2941.8, overlap = 0
PHY-3002 : Step(426): len = 2924.3, overlap = 0
PHY-3002 : Step(427): len = 2927.7, overlap = 0
PHY-3002 : Step(428): len = 2927.7, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000263034
PHY-3002 : Step(429): len = 3078.8, overlap = 0.75
PHY-3002 : Step(430): len = 3210.3, overlap = 0.5
PHY-3002 : Step(431): len = 3305.8, overlap = 0.75
PHY-3002 : Step(432): len = 3263.6, overlap = 0.25
PHY-3002 : Step(433): len = 3267.2, overlap = 0.25
PHY-3002 : Step(434): len = 3206.1, overlap = 0
PHY-3002 : Step(435): len = 3214.8, overlap = 0
PHY-3002 : Step(436): len = 3140.2, overlap = 0
PHY-3002 : Step(437): len = 3091.7, overlap = 0
PHY-3002 : Step(438): len = 3081.4, overlap = 0
PHY-3002 : Step(439): len = 3013.7, overlap = 0
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000526068
PHY-3002 : Step(440): len = 3044.6, overlap = 0
PHY-3002 : Step(441): len = 3096.9, overlap = 0
PHY-3002 : Step(442): len = 3096.9, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00105214
PHY-3002 : Step(443): len = 3176.5, overlap = 0
PHY-3002 : Step(444): len = 3202.5, overlap = 0
PHY-3002 : Step(445): len = 3225.6, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.052179s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (179.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(446): len = 4341, overlap = 0.5
PHY-3002 : Step(447): len = 3842.6, overlap = 1
PHY-3002 : Step(448): len = 3471.8, overlap = 1.25
PHY-3002 : Step(449): len = 3380.4, overlap = 1.25
PHY-3002 : Step(450): len = 3357.8, overlap = 1.25
PHY-3002 : Step(451): len = 3329.7, overlap = 1.25
PHY-3002 : Step(452): len = 3300.9, overlap = 1.75
PHY-3002 : Step(453): len = 3300.9, overlap = 1.75
PHY-3002 : Step(454): len = 3293.3, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007526s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4130.8, Over = 0
PHY-3001 : Final: Len = 4130.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5776, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 5880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021453s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (218.5%)

RUN-1003 : finish command "place" in  2.479452s wall, 3.796875s user + 1.734375s system = 5.531250s CPU (223.1%)

RUN-1004 : used memory is 350 MB, reserved memory is 356 MB, peak memory is 766 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 83 to 70
PHY-1001 : Pin misalignment score is improved from 70 to 69
PHY-1001 : Pin misalignment score is improved from 69 to 69
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 85 instances
RUN-1001 : 39 mslices, 39 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 196 nets
RUN-1001 : 116 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5776, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 5880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021612s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (289.2%)

PHY-1001 : End global routing;  0.104429s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (119.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.037663s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (124.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 79% nets.
PHY-1002 : len = 15552, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.176440s wall, 0.218750s user + 0.078125s system = 0.296875s CPU (168.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 15568, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.009658s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (323.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 15600, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 15600
PHY-1001 : End DR Iter 2; 0.008098s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.739502s wall, 1.515625s user + 0.375000s system = 1.890625s CPU (108.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.958538s wall, 1.718750s user + 0.421875s system = 2.140625s CPU (109.3%)

RUN-1004 : used memory is 416 MB, reserved memory is 425 MB, peak memory is 766 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  119   out of  19600    0.61%
#reg                   67   out of  19600    0.34%
#le                   153
  #lut only            86   out of    153   56.21%
  #reg only            34   out of    153   22.22%
  #lut&reg             33   out of    153   21.57%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 85
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 196, pip num: 1315
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 237 valid insts, and 4054 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  1.708792s wall, 1.687500s user + 0.046875s system = 1.734375s CPU (101.5%)

RUN-1004 : used memory is 462 MB, reserved memory is 474 MB, peak memory is 766 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.792943s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (2.3%)

RUN-1004 : used memory is 491 MB, reserved memory is 505 MB, peak memory is 766 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.169383s wall, 1.921875s user + 0.093750s system = 2.015625s CPU (22.0%)

RUN-1004 : used memory is 433 MB, reserved memory is 445 MB, peak memory is 766 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 300/0 useful/useless nets, 247/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 23 distributor mux.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 1, 135 better
SYN-1014 : Optimize round 2
SYN-1032 : 173/160 useful/useless nets, 120/31 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 163/1 useful/useless nets, 110/2 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 162/0 useful/useless nets, 109/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates           88
  #and                 13
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 67
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6
#MACRO_MUX              2

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |21     |67     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 176/0 useful/useless nets, 124/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 226/0 useful/useless nets, 174/0 useful/useless insts
SYN-2501 : Optimize round 1, 54 better
SYN-2501 : Optimize round 2
SYN-1032 : 226/0 useful/useless nets, 174/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 339/0 useful/useless nets, 287/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 31 (3.42), #lev = 3 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 97 instances into 33 LUTs, name keeping = 48%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 268/0 useful/useless nets, 216/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 67 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 50 adder to BLE ...
SYN-4008 : Packed 50 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 31 LUT to BLE ...
SYN-4008 : Packed 31 LUT and 7 SEQ to BLE.
SYN-4003 : Packing 60 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (60 nodes)...
SYN-4004 : #1: Packed 26 SEQ (191 nodes)...
SYN-4005 : Packed 26 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 34 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 65/116 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  119   out of  19600    0.61%
#reg                   67   out of  19600    0.34%
#le                   153
  #lut only            86   out of    153   56.21%
  #reg only            34   out of    153   22.22%
  #lut&reg             33   out of    153   21.57%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |153   |119   |67    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 85 instances
RUN-1001 : 39 mslices, 39 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 196 nets
RUN-1001 : 116 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 83 instances, 78 slices, 10 macros(44 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 599, tnet num: 194, tinst num: 83, tnode num: 762, tedge num: 1022.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 194 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 78 clock pins, and constraint 163 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.016505s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (189.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 53547.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(455): len = 36932.5, overlap = 0
PHY-3002 : Step(456): len = 28051.3, overlap = 0
PHY-3002 : Step(457): len = 21024.6, overlap = 0
PHY-3002 : Step(458): len = 16160, overlap = 0
PHY-3002 : Step(459): len = 13761, overlap = 0
PHY-3002 : Step(460): len = 11388.9, overlap = 0
PHY-3002 : Step(461): len = 9572, overlap = 0
PHY-3002 : Step(462): len = 8007.2, overlap = 0
PHY-3002 : Step(463): len = 7160.2, overlap = 0
PHY-3002 : Step(464): len = 6341.3, overlap = 0
PHY-3002 : Step(465): len = 5831.1, overlap = 0
PHY-3002 : Step(466): len = 4916.5, overlap = 0
PHY-3002 : Step(467): len = 4615.5, overlap = 0
PHY-3002 : Step(468): len = 4213.2, overlap = 0
PHY-3002 : Step(469): len = 4134.4, overlap = 0
PHY-3002 : Step(470): len = 3919.5, overlap = 0
PHY-3002 : Step(471): len = 3876.3, overlap = 0
PHY-3002 : Step(472): len = 3750.5, overlap = 0
PHY-3002 : Step(473): len = 3632.3, overlap = 0
PHY-3002 : Step(474): len = 3632.3, overlap = 0
PHY-3002 : Step(475): len = 3576.7, overlap = 0
PHY-3002 : Step(476): len = 3582.5, overlap = 0
PHY-3002 : Step(477): len = 3582.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004344s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (359.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(478): len = 3492.7, overlap = 0
PHY-3002 : Step(479): len = 3483.8, overlap = 0
PHY-3002 : Step(480): len = 3479, overlap = 0
PHY-3002 : Step(481): len = 3374.1, overlap = 0
PHY-3002 : Step(482): len = 3243.9, overlap = 0
PHY-3002 : Step(483): len = 3124.8, overlap = 0
PHY-3002 : Step(484): len = 3106.3, overlap = 0
PHY-3002 : Step(485): len = 3087.4, overlap = 0
PHY-3002 : Step(486): len = 3044.4, overlap = 0
PHY-3002 : Step(487): len = 2993.4, overlap = 0
PHY-3002 : Step(488): len = 2993.4, overlap = 0
PHY-3002 : Step(489): len = 2958.5, overlap = 0
PHY-3002 : Step(490): len = 2958.5, overlap = 0
PHY-3002 : Step(491): len = 2941.8, overlap = 0
PHY-3002 : Step(492): len = 2941.8, overlap = 0
PHY-3002 : Step(493): len = 2924.3, overlap = 0
PHY-3002 : Step(494): len = 2927.7, overlap = 0
PHY-3002 : Step(495): len = 2927.7, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000263034
PHY-3002 : Step(496): len = 3078.8, overlap = 0.75
PHY-3002 : Step(497): len = 3210.3, overlap = 0.5
PHY-3002 : Step(498): len = 3305.8, overlap = 0.75
PHY-3002 : Step(499): len = 3263.6, overlap = 0.25
PHY-3002 : Step(500): len = 3267.2, overlap = 0.25
PHY-3002 : Step(501): len = 3206.1, overlap = 0
PHY-3002 : Step(502): len = 3214.8, overlap = 0
PHY-3002 : Step(503): len = 3140.2, overlap = 0
PHY-3002 : Step(504): len = 3091.7, overlap = 0
PHY-3002 : Step(505): len = 3081.4, overlap = 0
PHY-3002 : Step(506): len = 3013.7, overlap = 0
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000526068
PHY-3002 : Step(507): len = 3044.6, overlap = 0
PHY-3002 : Step(508): len = 3096.9, overlap = 0
PHY-3002 : Step(509): len = 3096.9, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00105214
PHY-3002 : Step(510): len = 3176.5, overlap = 0
PHY-3002 : Step(511): len = 3202.5, overlap = 0
PHY-3002 : Step(512): len = 3225.6, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.051259s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (182.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(513): len = 4341, overlap = 0.5
PHY-3002 : Step(514): len = 3842.6, overlap = 1
PHY-3002 : Step(515): len = 3471.8, overlap = 1.25
PHY-3002 : Step(516): len = 3380.4, overlap = 1.25
PHY-3002 : Step(517): len = 3357.8, overlap = 1.25
PHY-3002 : Step(518): len = 3329.7, overlap = 1.25
PHY-3002 : Step(519): len = 3300.9, overlap = 1.75
PHY-3002 : Step(520): len = 3300.9, overlap = 1.75
PHY-3002 : Step(521): len = 3293.3, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011423s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (273.6%)

PHY-3001 : Legalized: Len = 4130.8, Over = 0
PHY-3001 : Final: Len = 4130.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5776, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 5880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025580s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (122.2%)

RUN-1003 : finish command "place" in  2.454393s wall, 3.500000s user + 1.640625s system = 5.140625s CPU (209.4%)

RUN-1004 : used memory is 434 MB, reserved memory is 445 MB, peak memory is 766 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 83 to 70
PHY-1001 : Pin misalignment score is improved from 70 to 69
PHY-1001 : Pin misalignment score is improved from 69 to 69
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 85 instances
RUN-1001 : 39 mslices, 39 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 196 nets
RUN-1001 : 116 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5776, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 5880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021235s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (294.3%)

PHY-1001 : End global routing;  0.107091s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (145.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.036525s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 79% nets.
PHY-1002 : len = 15552, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.174714s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (214.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 15568, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.012092s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (129.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 15600, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 15600
PHY-1001 : End DR Iter 2; 0.010053s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.670352s wall, 1.781250s user + 0.156250s system = 1.937500s CPU (116.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.890351s wall, 2.046875s user + 0.187500s system = 2.234375s CPU (118.2%)

RUN-1004 : used memory is 454 MB, reserved memory is 463 MB, peak memory is 778 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  119   out of  19600    0.61%
#reg                   67   out of  19600    0.34%
#le                   153
  #lut only            86   out of    153   56.21%
  #reg only            34   out of    153   22.22%
  #lut&reg             33   out of    153   21.57%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 85
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 196, pip num: 1315
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 237 valid insts, and 4054 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  1.779222s wall, 1.703125s user + 0.062500s system = 1.765625s CPU (99.2%)

RUN-1004 : used memory is 481 MB, reserved memory is 496 MB, peak memory is 778 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.755577s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (4.9%)

RUN-1004 : used memory is 510 MB, reserved memory is 526 MB, peak memory is 778 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.198607s wall, 2.109375s user + 0.156250s system = 2.265625s CPU (24.6%)

RUN-1004 : used memory is 444 MB, reserved memory is 459 MB, peak memory is 778 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 300/0 useful/useless nets, 247/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 23 distributor mux.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 1, 135 better
SYN-1014 : Optimize round 2
SYN-1032 : 173/160 useful/useless nets, 120/31 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 163/1 useful/useless nets, 110/2 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 162/0 useful/useless nets, 109/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates           88
  #and                 13
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 67
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6
#MACRO_MUX              2

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |21     |67     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 176/0 useful/useless nets, 124/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 226/0 useful/useless nets, 174/0 useful/useless insts
SYN-2501 : Optimize round 1, 54 better
SYN-2501 : Optimize round 2
SYN-1032 : 226/0 useful/useless nets, 174/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 339/0 useful/useless nets, 287/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 31 (3.42), #lev = 3 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 97 instances into 33 LUTs, name keeping = 48%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 268/0 useful/useless nets, 216/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 67 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 50 adder to BLE ...
SYN-4008 : Packed 50 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 31 LUT to BLE ...
SYN-4008 : Packed 31 LUT and 7 SEQ to BLE.
SYN-4003 : Packing 60 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (60 nodes)...
SYN-4004 : #1: Packed 26 SEQ (191 nodes)...
SYN-4005 : Packed 26 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 34 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 65/116 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  119   out of  19600    0.61%
#reg                   67   out of  19600    0.34%
#le                   153
  #lut only            86   out of    153   56.21%
  #reg only            34   out of    153   22.22%
  #lut&reg             33   out of    153   21.57%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |153   |119   |67    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 85 instances
RUN-1001 : 39 mslices, 39 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 196 nets
RUN-1001 : 116 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 83 instances, 78 slices, 10 macros(44 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 599, tnet num: 194, tinst num: 83, tnode num: 762, tedge num: 1022.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 194 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 78 clock pins, and constraint 163 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.016032s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (194.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 53547.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(522): len = 36932.5, overlap = 0
PHY-3002 : Step(523): len = 28051.3, overlap = 0
PHY-3002 : Step(524): len = 21024.6, overlap = 0
PHY-3002 : Step(525): len = 16160, overlap = 0
PHY-3002 : Step(526): len = 13761, overlap = 0
PHY-3002 : Step(527): len = 11388.9, overlap = 0
PHY-3002 : Step(528): len = 9572, overlap = 0
PHY-3002 : Step(529): len = 8007.2, overlap = 0
PHY-3002 : Step(530): len = 7160.2, overlap = 0
PHY-3002 : Step(531): len = 6341.3, overlap = 0
PHY-3002 : Step(532): len = 5831.1, overlap = 0
PHY-3002 : Step(533): len = 4916.5, overlap = 0
PHY-3002 : Step(534): len = 4615.5, overlap = 0
PHY-3002 : Step(535): len = 4213.2, overlap = 0
PHY-3002 : Step(536): len = 4134.4, overlap = 0
PHY-3002 : Step(537): len = 3919.5, overlap = 0
PHY-3002 : Step(538): len = 3876.3, overlap = 0
PHY-3002 : Step(539): len = 3750.5, overlap = 0
PHY-3002 : Step(540): len = 3632.3, overlap = 0
PHY-3002 : Step(541): len = 3632.3, overlap = 0
PHY-3002 : Step(542): len = 3576.7, overlap = 0
PHY-3002 : Step(543): len = 3582.5, overlap = 0
PHY-3002 : Step(544): len = 3582.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004897s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (319.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(545): len = 3492.7, overlap = 0
PHY-3002 : Step(546): len = 3483.8, overlap = 0
PHY-3002 : Step(547): len = 3479, overlap = 0
PHY-3002 : Step(548): len = 3374.1, overlap = 0
PHY-3002 : Step(549): len = 3243.9, overlap = 0
PHY-3002 : Step(550): len = 3124.8, overlap = 0
PHY-3002 : Step(551): len = 3106.3, overlap = 0
PHY-3002 : Step(552): len = 3087.4, overlap = 0
PHY-3002 : Step(553): len = 3044.4, overlap = 0
PHY-3002 : Step(554): len = 2993.4, overlap = 0
PHY-3002 : Step(555): len = 2993.4, overlap = 0
PHY-3002 : Step(556): len = 2958.5, overlap = 0
PHY-3002 : Step(557): len = 2958.5, overlap = 0
PHY-3002 : Step(558): len = 2941.8, overlap = 0
PHY-3002 : Step(559): len = 2941.8, overlap = 0
PHY-3002 : Step(560): len = 2924.3, overlap = 0
PHY-3002 : Step(561): len = 2927.7, overlap = 0
PHY-3002 : Step(562): len = 2927.7, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000263034
PHY-3002 : Step(563): len = 3078.8, overlap = 0.75
PHY-3002 : Step(564): len = 3210.3, overlap = 0.5
PHY-3002 : Step(565): len = 3305.8, overlap = 0.75
PHY-3002 : Step(566): len = 3263.6, overlap = 0.25
PHY-3002 : Step(567): len = 3267.2, overlap = 0.25
PHY-3002 : Step(568): len = 3206.1, overlap = 0
PHY-3002 : Step(569): len = 3214.8, overlap = 0
PHY-3002 : Step(570): len = 3140.2, overlap = 0
PHY-3002 : Step(571): len = 3091.7, overlap = 0
PHY-3002 : Step(572): len = 3081.4, overlap = 0
PHY-3002 : Step(573): len = 3013.7, overlap = 0
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000526068
PHY-3002 : Step(574): len = 3044.6, overlap = 0
PHY-3002 : Step(575): len = 3096.9, overlap = 0
PHY-3002 : Step(576): len = 3096.9, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00105214
PHY-3002 : Step(577): len = 3176.5, overlap = 0
PHY-3002 : Step(578): len = 3202.5, overlap = 0
PHY-3002 : Step(579): len = 3225.6, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.061047s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (179.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(580): len = 4341, overlap = 0.5
PHY-3002 : Step(581): len = 3842.6, overlap = 1
PHY-3002 : Step(582): len = 3471.8, overlap = 1.25
PHY-3002 : Step(583): len = 3380.4, overlap = 1.25
PHY-3002 : Step(584): len = 3357.8, overlap = 1.25
PHY-3002 : Step(585): len = 3329.7, overlap = 1.25
PHY-3002 : Step(586): len = 3300.9, overlap = 1.75
PHY-3002 : Step(587): len = 3300.9, overlap = 1.75
PHY-3002 : Step(588): len = 3293.3, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006627s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4130.8, Over = 0
PHY-3001 : Final: Len = 4130.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5776, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 5880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021018s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (148.7%)

RUN-1003 : finish command "place" in  2.544324s wall, 3.343750s user + 2.093750s system = 5.437500s CPU (213.7%)

RUN-1004 : used memory is 444 MB, reserved memory is 458 MB, peak memory is 778 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 83 to 70
PHY-1001 : Pin misalignment score is improved from 70 to 69
PHY-1001 : Pin misalignment score is improved from 69 to 69
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 85 instances
RUN-1001 : 39 mslices, 39 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 196 nets
RUN-1001 : 116 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5776, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 5880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020967s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (74.5%)

PHY-1001 : End global routing;  0.101730s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (92.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.035650s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (131.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 79% nets.
PHY-1002 : len = 15552, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.163862s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (162.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 15568, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.008657s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 15600, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 15600
PHY-1001 : End DR Iter 2; 0.007998s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.639703s wall, 1.531250s user + 0.250000s system = 1.781250s CPU (108.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.864878s wall, 1.750000s user + 0.281250s system = 2.031250s CPU (108.9%)

RUN-1004 : used memory is 456 MB, reserved memory is 466 MB, peak memory is 789 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  119   out of  19600    0.61%
#reg                   67   out of  19600    0.34%
#le                   153
  #lut only            86   out of    153   56.21%
  #reg only            34   out of    153   22.22%
  #lut&reg             33   out of    153   21.57%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 85
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 196, pip num: 1315
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 237 valid insts, and 4054 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  1.891335s wall, 1.843750s user + 0.046875s system = 1.890625s CPU (100.0%)

RUN-1004 : used memory is 495 MB, reserved memory is 508 MB, peak memory is 789 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.797153s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (4.1%)

RUN-1004 : used memory is 524 MB, reserved memory is 539 MB, peak memory is 789 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.380174s wall, 2.296875s user + 0.062500s system = 2.359375s CPU (25.2%)

RUN-1004 : used memory is 403 MB, reserved memory is 410 MB, peak memory is 789 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 300/0 useful/useless nets, 247/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 20 distributor mux.
SYN-1016 : Merged 31 instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 173/164 useful/useless nets, 120/30 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 50 better
SYN-1014 : Optimize round 3
SYN-1032 : 164/1 useful/useless nets, 111/2 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b5
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 163/0 useful/useless nets, 110/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates           89
  #and                 13
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 68
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6
#MACRO_MUX              2

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |21     |68     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 183/0 useful/useless nets, 131/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 232/0 useful/useless nets, 180/0 useful/useless insts
SYN-2501 : Optimize round 1, 55 better
SYN-2501 : Optimize round 2
SYN-1032 : 232/0 useful/useless nets, 180/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 344/0 useful/useless nets, 292/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 33 (3.36), #lev = 3 (1.79)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 94 instances into 35 LUTs, name keeping = 57%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 278/0 useful/useless nets, 226/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 68 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 57 adder to BLE ...
SYN-4008 : Packed 57 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 33 LUT to BLE ...
SYN-4008 : Packed 33 LUT and 10 SEQ to BLE.
SYN-4003 : Packing 58 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (58 nodes)...
SYN-4004 : #1: Packed 25 SEQ (182 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 33 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 66/121 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  129   out of  19600    0.66%
#reg                   68   out of  19600    0.35%
#le                   162
  #lut only            94   out of    162   58.02%
  #reg only            33   out of    162   20.37%
  #lut&reg             35   out of    162   21.60%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |162   |129   |68    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 90 instances
RUN-1001 : 41 mslices, 42 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 201 nets
RUN-1001 : 122 nets have 2 pins
RUN-1001 : 60 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 88 instances, 83 slices, 11 macros(48 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 616, tnet num: 199, tinst num: 88, tnode num: 783, tedge num: 1049.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 80 clock pins, and constraint 167 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.017272s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 57834.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(589): len = 35690, overlap = 0
PHY-3002 : Step(590): len = 24187.6, overlap = 0
PHY-3002 : Step(591): len = 18422.8, overlap = 0
PHY-3002 : Step(592): len = 15115.3, overlap = 0
PHY-3002 : Step(593): len = 11588.4, overlap = 0
PHY-3002 : Step(594): len = 9626.4, overlap = 0
PHY-3002 : Step(595): len = 8344.4, overlap = 0
PHY-3002 : Step(596): len = 7075.2, overlap = 0
PHY-3002 : Step(597): len = 6762.1, overlap = 0
PHY-3002 : Step(598): len = 6385.5, overlap = 0
PHY-3002 : Step(599): len = 5898.1, overlap = 0
PHY-3002 : Step(600): len = 5618.2, overlap = 0
PHY-3002 : Step(601): len = 5246.1, overlap = 0
PHY-3002 : Step(602): len = 5019.2, overlap = 0
PHY-3002 : Step(603): len = 4562.2, overlap = 0
PHY-3002 : Step(604): len = 4336.5, overlap = 0
PHY-3002 : Step(605): len = 4295.5, overlap = 0
PHY-3002 : Step(606): len = 4123.6, overlap = 0
PHY-3002 : Step(607): len = 4147.4, overlap = 0
PHY-3002 : Step(608): len = 4013.6, overlap = 0
PHY-3002 : Step(609): len = 3744.6, overlap = 0
PHY-3002 : Step(610): len = 3650.9, overlap = 0
PHY-3002 : Step(611): len = 3332.6, overlap = 0
PHY-3002 : Step(612): len = 2982.7, overlap = 0
PHY-3002 : Step(613): len = 2954.1, overlap = 0
PHY-3002 : Step(614): len = 2867.4, overlap = 0
PHY-3002 : Step(615): len = 2508.1, overlap = 0
PHY-3002 : Step(616): len = 2389.9, overlap = 0
PHY-3002 : Step(617): len = 2376.4, overlap = 0
PHY-3002 : Step(618): len = 2314, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004323s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(619): len = 2197.9, overlap = 0
PHY-3002 : Step(620): len = 2212.8, overlap = 0
PHY-3002 : Step(621): len = 2242.6, overlap = 0
PHY-3002 : Step(622): len = 2201.7, overlap = 0
PHY-3002 : Step(623): len = 2203.6, overlap = 0
PHY-3002 : Step(624): len = 2145.4, overlap = 0
PHY-3002 : Step(625): len = 2146.2, overlap = 0
PHY-3002 : Step(626): len = 2121.7, overlap = 0
PHY-3002 : Step(627): len = 2060.8, overlap = 0
PHY-3002 : Step(628): len = 1866, overlap = 1.25
PHY-3002 : Step(629): len = 1836.4, overlap = 1.25
PHY-3002 : Step(630): len = 1797.9, overlap = 1.25
PHY-3002 : Step(631): len = 1794.1, overlap = 1.25
PHY-3002 : Step(632): len = 1794.1, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.68252e-05
PHY-3002 : Step(633): len = 1791.7, overlap = 2.25
PHY-3002 : Step(634): len = 1791.7, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.03496e-05
PHY-3002 : Step(635): len = 1873, overlap = 2.25
PHY-3002 : Step(636): len = 1948.2, overlap = 2.25
PHY-3002 : Step(637): len = 2016.1, overlap = 2
PHY-3002 : Step(638): len = 2202.3, overlap = 2
PHY-3002 : Step(639): len = 2155.2, overlap = 2
PHY-3002 : Step(640): len = 2145.7, overlap = 1.5
PHY-3002 : Step(641): len = 2145.7, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.06993e-05
PHY-3002 : Step(642): len = 2139.5, overlap = 1.5
PHY-3002 : Step(643): len = 2161.7, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036874s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (211.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00568479
PHY-3002 : Step(644): len = 4296.2, overlap = 0.25
PHY-3002 : Step(645): len = 3770.1, overlap = 0.75
PHY-3002 : Step(646): len = 3607.7, overlap = 1
PHY-3002 : Step(647): len = 3414.8, overlap = 2
PHY-3002 : Step(648): len = 3400, overlap = 2
PHY-3002 : Step(649): len = 3400.5, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0113696
PHY-3002 : Step(650): len = 3384.7, overlap = 1.5
PHY-3002 : Step(651): len = 3372.5, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006703s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4039.8, Over = 0
PHY-3001 : Final: Len = 4039.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5032, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 5080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019893s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.5%)

RUN-1003 : finish command "place" in  2.297250s wall, 3.031250s user + 1.406250s system = 4.437500s CPU (193.2%)

RUN-1004 : used memory is 411 MB, reserved memory is 428 MB, peak memory is 789 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 81 to 73
PHY-1001 : Pin misalignment score is improved from 73 to 73
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 90 instances
RUN-1001 : 41 mslices, 42 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 201 nets
RUN-1001 : 122 nets have 2 pins
RUN-1001 : 60 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5032, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 5080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019820s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (157.7%)

PHY-1001 : End global routing;  0.100870s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (139.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.034767s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 78% nets.
PHY-1002 : len = 17184, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.170975s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (146.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 17184, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007309s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 17184, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 17184
PHY-1001 : End DR Iter 2; 0.008599s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.682003s wall, 1.437500s user + 0.312500s system = 1.750000s CPU (104.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.898473s wall, 1.703125s user + 0.343750s system = 2.046875s CPU (107.8%)

RUN-1004 : used memory is 458 MB, reserved memory is 475 MB, peak memory is 789 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  129   out of  19600    0.66%
#reg                   68   out of  19600    0.35%
#le                   162
  #lut only            94   out of    162   58.02%
  #reg only            33   out of    162   20.37%
  #lut&reg             35   out of    162   21.60%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 90
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 201, pip num: 1351
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 281 valid insts, and 4264 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.076052s wall, 3.890625s user + 0.078125s system = 3.968750s CPU (368.8%)

RUN-1004 : used memory is 460 MB, reserved memory is 476 MB, peak memory is 789 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  1.902771s wall, 1.890625s user + 0.015625s system = 1.906250s CPU (100.2%)

RUN-1004 : used memory is 502 MB, reserved memory is 517 MB, peak memory is 789 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.785980s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (2.8%)

RUN-1004 : used memory is 530 MB, reserved memory is 548 MB, peak memory is 789 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.365050s wall, 2.187500s user + 0.093750s system = 2.281250s CPU (24.4%)

RUN-1004 : used memory is 469 MB, reserved memory is 486 MB, peak memory is 789 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 300/0 useful/useless nets, 247/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 20 distributor mux.
SYN-1016 : Merged 31 instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 173/164 useful/useless nets, 120/30 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 50 better
SYN-1014 : Optimize round 3
SYN-1032 : 164/1 useful/useless nets, 111/2 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b5
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 163/0 useful/useless nets, 110/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates           89
  #and                 13
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 68
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6
#MACRO_MUX              2

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |21     |68     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 183/0 useful/useless nets, 131/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 232/0 useful/useless nets, 180/0 useful/useless insts
SYN-2501 : Optimize round 1, 55 better
SYN-2501 : Optimize round 2
SYN-1032 : 232/0 useful/useless nets, 180/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 344/0 useful/useless nets, 292/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 33 (3.36), #lev = 3 (1.79)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 94 instances into 35 LUTs, name keeping = 57%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 278/0 useful/useless nets, 226/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 68 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 57 adder to BLE ...
SYN-4008 : Packed 57 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 33 LUT to BLE ...
SYN-4008 : Packed 33 LUT and 10 SEQ to BLE.
SYN-4003 : Packing 58 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (58 nodes)...
SYN-4004 : #1: Packed 25 SEQ (182 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 33 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 66/121 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  129   out of  19600    0.66%
#reg                   68   out of  19600    0.35%
#le                   162
  #lut only            94   out of    162   58.02%
  #reg only            33   out of    162   20.37%
  #lut&reg             35   out of    162   21.60%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |162   |129   |68    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 90 instances
RUN-1001 : 41 mslices, 42 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 201 nets
RUN-1001 : 122 nets have 2 pins
RUN-1001 : 60 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 88 instances, 83 slices, 11 macros(48 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 616, tnet num: 199, tinst num: 88, tnode num: 783, tedge num: 1049.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 80 clock pins, and constraint 167 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.016338s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (191.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 57834.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(652): len = 35690, overlap = 0
PHY-3002 : Step(653): len = 24187.6, overlap = 0
PHY-3002 : Step(654): len = 18422.8, overlap = 0
PHY-3002 : Step(655): len = 15115.3, overlap = 0
PHY-3002 : Step(656): len = 11588.4, overlap = 0
PHY-3002 : Step(657): len = 9626.4, overlap = 0
PHY-3002 : Step(658): len = 8344.4, overlap = 0
PHY-3002 : Step(659): len = 7075.2, overlap = 0
PHY-3002 : Step(660): len = 6762.1, overlap = 0
PHY-3002 : Step(661): len = 6385.5, overlap = 0
PHY-3002 : Step(662): len = 5898.1, overlap = 0
PHY-3002 : Step(663): len = 5618.2, overlap = 0
PHY-3002 : Step(664): len = 5246.1, overlap = 0
PHY-3002 : Step(665): len = 5019.2, overlap = 0
PHY-3002 : Step(666): len = 4562.2, overlap = 0
PHY-3002 : Step(667): len = 4336.5, overlap = 0
PHY-3002 : Step(668): len = 4295.5, overlap = 0
PHY-3002 : Step(669): len = 4123.6, overlap = 0
PHY-3002 : Step(670): len = 4147.4, overlap = 0
PHY-3002 : Step(671): len = 4013.6, overlap = 0
PHY-3002 : Step(672): len = 3744.6, overlap = 0
PHY-3002 : Step(673): len = 3650.9, overlap = 0
PHY-3002 : Step(674): len = 3332.6, overlap = 0
PHY-3002 : Step(675): len = 2982.7, overlap = 0
PHY-3002 : Step(676): len = 2954.1, overlap = 0
PHY-3002 : Step(677): len = 2867.4, overlap = 0
PHY-3002 : Step(678): len = 2508.1, overlap = 0
PHY-3002 : Step(679): len = 2389.9, overlap = 0
PHY-3002 : Step(680): len = 2376.4, overlap = 0
PHY-3002 : Step(681): len = 2314, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005981s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(682): len = 2197.9, overlap = 0
PHY-3002 : Step(683): len = 2212.8, overlap = 0
PHY-3002 : Step(684): len = 2242.6, overlap = 0
PHY-3002 : Step(685): len = 2201.7, overlap = 0
PHY-3002 : Step(686): len = 2203.6, overlap = 0
PHY-3002 : Step(687): len = 2145.4, overlap = 0
PHY-3002 : Step(688): len = 2146.2, overlap = 0
PHY-3002 : Step(689): len = 2121.7, overlap = 0
PHY-3002 : Step(690): len = 2060.8, overlap = 0
PHY-3002 : Step(691): len = 1866, overlap = 1.25
PHY-3002 : Step(692): len = 1836.4, overlap = 1.25
PHY-3002 : Step(693): len = 1797.9, overlap = 1.25
PHY-3002 : Step(694): len = 1794.1, overlap = 1.25
PHY-3002 : Step(695): len = 1794.1, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.68252e-05
PHY-3002 : Step(696): len = 1791.7, overlap = 2.25
PHY-3002 : Step(697): len = 1791.7, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.03496e-05
PHY-3002 : Step(698): len = 1873, overlap = 2.25
PHY-3002 : Step(699): len = 1948.2, overlap = 2.25
PHY-3002 : Step(700): len = 2016.1, overlap = 2
PHY-3002 : Step(701): len = 2202.3, overlap = 2
PHY-3002 : Step(702): len = 2155.2, overlap = 2
PHY-3002 : Step(703): len = 2145.7, overlap = 1.5
PHY-3002 : Step(704): len = 2145.7, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.06993e-05
PHY-3002 : Step(705): len = 2139.5, overlap = 1.5
PHY-3002 : Step(706): len = 2161.7, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033383s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (140.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00568479
PHY-3002 : Step(707): len = 4296.2, overlap = 0.25
PHY-3002 : Step(708): len = 3770.1, overlap = 0.75
PHY-3002 : Step(709): len = 3607.7, overlap = 1
PHY-3002 : Step(710): len = 3414.8, overlap = 2
PHY-3002 : Step(711): len = 3400, overlap = 2
PHY-3002 : Step(712): len = 3400.5, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0113696
PHY-3002 : Step(713): len = 3384.7, overlap = 1.5
PHY-3002 : Step(714): len = 3372.5, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006691s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4039.8, Over = 0
PHY-3001 : Final: Len = 4039.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5032, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 5080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019083s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (163.8%)

RUN-1003 : finish command "place" in  2.269886s wall, 3.203125s user + 1.531250s system = 4.734375s CPU (208.6%)

RUN-1004 : used memory is 470 MB, reserved memory is 485 MB, peak memory is 789 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 81 to 73
PHY-1001 : Pin misalignment score is improved from 73 to 73
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 90 instances
RUN-1001 : 41 mslices, 42 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 201 nets
RUN-1001 : 122 nets have 2 pins
RUN-1001 : 60 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5032, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 5080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021143s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (369.5%)

PHY-1001 : End global routing;  0.099157s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (141.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.034562s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (180.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 78% nets.
PHY-1002 : len = 17184, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.179599s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (121.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 17184, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007384s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 17184, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 17184
PHY-1001 : End DR Iter 2; 0.008141s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.685875s wall, 1.515625s user + 0.281250s system = 1.796875s CPU (106.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.894514s wall, 1.765625s user + 0.312500s system = 2.078125s CPU (109.7%)

RUN-1004 : used memory is 460 MB, reserved memory is 477 MB, peak memory is 818 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  129   out of  19600    0.66%
#reg                   68   out of  19600    0.35%
#le                   162
  #lut only            94   out of    162   58.02%
  #reg only            33   out of    162   20.37%
  #lut&reg             35   out of    162   21.60%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 90
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 201, pip num: 1351
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 281 valid insts, and 4264 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.165825s wall, 4.015625s user + 0.109375s system = 4.125000s CPU (353.8%)

RUN-1004 : used memory is 464 MB, reserved memory is 479 MB, peak memory is 818 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  1.874441s wall, 1.843750s user + 0.031250s system = 1.875000s CPU (100.0%)

RUN-1004 : used memory is 510 MB, reserved memory is 528 MB, peak memory is 818 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.783735s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (3.0%)

RUN-1004 : used memory is 539 MB, reserved memory is 559 MB, peak memory is 818 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.326039s wall, 2.187500s user + 0.062500s system = 2.250000s CPU (24.1%)

RUN-1004 : used memory is 480 MB, reserved memory is 499 MB, peak memory is 818 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 301/0 useful/useless nets, 248/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 20 distributor mux.
SYN-1016 : Merged 31 instances.
SYN-1015 : Optimize round 1, 128 better
SYN-1014 : Optimize round 2
SYN-1032 : 172/167 useful/useless nets, 119/30 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 50 better
SYN-1014 : Optimize round 3
SYN-1032 : 163/1 useful/useless nets, 110/2 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b5
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 162/0 useful/useless nets, 109/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates           88
  #and                 10
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 69
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6
#MACRO_MUX              2

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |19     |69     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 182/0 useful/useless nets, 130/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 231/0 useful/useless nets, 179/0 useful/useless insts
SYN-2501 : Optimize round 1, 55 better
SYN-2501 : Optimize round 2
SYN-1032 : 231/0 useful/useless nets, 179/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 343/0 useful/useless nets, 291/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 33 (3.12), #lev = 3 (1.72)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 92 instances into 36 LUTs, name keeping = 61%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 280/0 useful/useless nets, 228/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 69 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 57 adder to BLE ...
SYN-4008 : Packed 57 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 34 LUT to BLE ...
SYN-4008 : Packed 34 LUT and 11 SEQ to BLE.
SYN-4003 : Packing 58 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (58 nodes)...
SYN-4004 : #1: Packed 25 SEQ (223 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 33 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 67/122 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  130   out of  19600    0.66%
#reg                   69   out of  19600    0.35%
#le                   163
  #lut only            94   out of    163   57.67%
  #reg only            33   out of    163   20.25%
  #lut&reg             36   out of    163   22.09%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |163   |130   |69    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 91 instances
RUN-1001 : 41 mslices, 42 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 203 nets
RUN-1001 : 122 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 89 instances, 83 slices, 11 macros(48 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 612, tnet num: 201, tinst num: 89, tnode num: 780, tedge num: 1037.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 201 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 80 clock pins, and constraint 168 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.017906s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 63424
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(715): len = 43115.3, overlap = 0
PHY-3002 : Step(716): len = 31962.6, overlap = 0
PHY-3002 : Step(717): len = 23687.9, overlap = 0
PHY-3002 : Step(718): len = 19426, overlap = 0
PHY-3002 : Step(719): len = 15630.9, overlap = 0
PHY-3002 : Step(720): len = 13627.5, overlap = 0
PHY-3002 : Step(721): len = 11552.3, overlap = 0
PHY-3002 : Step(722): len = 9733.7, overlap = 0
PHY-3002 : Step(723): len = 8622.2, overlap = 0
PHY-3002 : Step(724): len = 7855.4, overlap = 0
PHY-3002 : Step(725): len = 7351.8, overlap = 0
PHY-3002 : Step(726): len = 7001.2, overlap = 0
PHY-3002 : Step(727): len = 6901, overlap = 0
PHY-3002 : Step(728): len = 6408.1, overlap = 0
PHY-3002 : Step(729): len = 5905.8, overlap = 0
PHY-3002 : Step(730): len = 5552, overlap = 0
PHY-3002 : Step(731): len = 5389.6, overlap = 0
PHY-3002 : Step(732): len = 5253.1, overlap = 0
PHY-3002 : Step(733): len = 5077.2, overlap = 0
PHY-3002 : Step(734): len = 4853.5, overlap = 0
PHY-3002 : Step(735): len = 4654.9, overlap = 0
PHY-3002 : Step(736): len = 4382.1, overlap = 0
PHY-3002 : Step(737): len = 3924.4, overlap = 0
PHY-3002 : Step(738): len = 3704.7, overlap = 0
PHY-3002 : Step(739): len = 3480.3, overlap = 0
PHY-3002 : Step(740): len = 3425.2, overlap = 0
PHY-3002 : Step(741): len = 3255, overlap = 0
PHY-3002 : Step(742): len = 3128.7, overlap = 0
PHY-3002 : Step(743): len = 2978.8, overlap = 0
PHY-3002 : Step(744): len = 2889.8, overlap = 0
PHY-3002 : Step(745): len = 2771.4, overlap = 0
PHY-3002 : Step(746): len = 2670.3, overlap = 0
PHY-3002 : Step(747): len = 2644.1, overlap = 0
PHY-3002 : Step(748): len = 2549.9, overlap = 0
PHY-3002 : Step(749): len = 2513.3, overlap = 0
PHY-3002 : Step(750): len = 2345, overlap = 0
PHY-3002 : Step(751): len = 2314.2, overlap = 0
PHY-3002 : Step(752): len = 2326.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004225s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(753): len = 2209.3, overlap = 0
PHY-3002 : Step(754): len = 2222.2, overlap = 0
PHY-3002 : Step(755): len = 2230.3, overlap = 0
PHY-3002 : Step(756): len = 2191.1, overlap = 0
PHY-3002 : Step(757): len = 2218.7, overlap = 0
PHY-3002 : Step(758): len = 2213, overlap = 0
PHY-3002 : Step(759): len = 2111.4, overlap = 0
PHY-3002 : Step(760): len = 2001.3, overlap = 0
PHY-3002 : Step(761): len = 1904.6, overlap = 0
PHY-3002 : Step(762): len = 1828.2, overlap = 0
PHY-3002 : Step(763): len = 1772.8, overlap = 0
PHY-3002 : Step(764): len = 1750.3, overlap = 0
PHY-3002 : Step(765): len = 1715.7, overlap = 0
PHY-3002 : Step(766): len = 1708.6, overlap = 0
PHY-3002 : Step(767): len = 1684, overlap = 0
PHY-3002 : Step(768): len = 1684, overlap = 0
PHY-3002 : Step(769): len = 1666.1, overlap = 0
PHY-3002 : Step(770): len = 1666.1, overlap = 0
PHY-3002 : Step(771): len = 1659, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.91164e-06
PHY-3002 : Step(772): len = 1662.3, overlap = 3.5
PHY-3002 : Step(773): len = 1662.3, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019456s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (240.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00380897
PHY-3002 : Step(774): len = 4223.2, overlap = 0.5
PHY-3002 : Step(775): len = 4220.6, overlap = 1.25
PHY-3002 : Step(776): len = 3792.4, overlap = 1.25
PHY-3002 : Step(777): len = 3673.5, overlap = 1.75
PHY-3002 : Step(778): len = 3439.7, overlap = 2
PHY-3002 : Step(779): len = 3298.4, overlap = 1.5
PHY-3002 : Step(780): len = 3248.7, overlap = 1.5
PHY-3002 : Step(781): len = 3199.9, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006945s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3998.6, Over = 0
PHY-3001 : Final: Len = 3998.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5512, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 5608, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027769s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.3%)

RUN-1003 : finish command "place" in  2.317577s wall, 2.937500s user + 1.531250s system = 4.468750s CPU (192.8%)

RUN-1004 : used memory is 468 MB, reserved memory is 497 MB, peak memory is 818 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 83 to 73
PHY-1001 : Pin misalignment score is improved from 73 to 73
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 91 instances
RUN-1001 : 41 mslices, 42 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 203 nets
RUN-1001 : 122 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5512, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 5608, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027584s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (56.6%)

PHY-1001 : End global routing;  0.108025s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (115.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.167351s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 78% nets.
PHY-1002 : len = 15936, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.169869s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (147.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 15952, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 15952
PHY-1001 : End DR Iter 1; 0.006773s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (230.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.784501s wall, 1.578125s user + 0.296875s system = 1.875000s CPU (105.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.001574s wall, 1.828125s user + 0.312500s system = 2.140625s CPU (106.9%)

RUN-1004 : used memory is 477 MB, reserved memory is 505 MB, peak memory is 820 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  130   out of  19600    0.66%
#reg                   69   out of  19600    0.35%
#le                   163
  #lut only            94   out of    163   57.67%
  #reg only            33   out of    163   20.25%
  #lut&reg             36   out of    163   22.09%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 91
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 203, pip num: 1314
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 213 valid insts, and 4221 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.186901s wall, 3.265625s user + 0.062500s system = 3.328125s CPU (280.4%)

RUN-1004 : used memory is 478 MB, reserved memory is 505 MB, peak memory is 820 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  1.711100s wall, 1.671875s user + 0.046875s system = 1.718750s CPU (100.4%)

RUN-1004 : used memory is 523 MB, reserved memory is 551 MB, peak memory is 820 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.798357s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (2.8%)

RUN-1004 : used memory is 538 MB, reserved memory is 567 MB, peak memory is 820 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.197346s wall, 1.968750s user + 0.140625s system = 2.109375s CPU (22.9%)

RUN-1004 : used memory is 488 MB, reserved memory is 517 MB, peak memory is 820 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 301/0 useful/useless nets, 248/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 22 distributor mux.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 1, 134 better
SYN-1014 : Optimize round 2
SYN-1032 : 172/165 useful/useless nets, 119/34 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 56 better
SYN-1014 : Optimize round 3
SYN-1032 : 163/1 useful/useless nets, 110/2 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b5
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 162/0 useful/useless nets, 109/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates           88
  #and                 10
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 69
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6
#MACRO_MUX              2

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |19     |69     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 180/0 useful/useless nets, 128/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 229/0 useful/useless nets, 177/0 useful/useless insts
SYN-2501 : Optimize round 1, 55 better
SYN-2501 : Optimize round 2
SYN-1032 : 229/0 useful/useless nets, 177/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 341/0 useful/useless nets, 289/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 31 (3.13), #lev = 3 (1.61)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 90 instances into 34 LUTs, name keeping = 58%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 278/0 useful/useless nets, 226/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 69 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 57 adder to BLE ...
SYN-4008 : Packed 57 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 32 LUT to BLE ...
SYN-4008 : Packed 32 LUT and 9 SEQ to BLE.
SYN-4003 : Packing 60 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (60 nodes)...
SYN-4004 : #1: Packed 25 SEQ (239 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 8 single LUT's are left
SYN-4006 : 35 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 67/122 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  128   out of  19600    0.65%
#reg                   69   out of  19600    0.35%
#le                   163
  #lut only            94   out of    163   57.67%
  #reg only            35   out of    163   21.47%
  #lut&reg             34   out of    163   20.86%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |163   |128   |69    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 91 instances
RUN-1001 : 41 mslices, 42 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 203 nets
RUN-1001 : 120 nets have 2 pins
RUN-1001 : 66 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 89 instances, 83 slices, 11 macros(48 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 608, tnet num: 201, tinst num: 89, tnode num: 776, tedge num: 1029.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 201 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 80 clock pins, and constraint 168 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.018578s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 66108
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(782): len = 38990.8, overlap = 0
PHY-3002 : Step(783): len = 26533.3, overlap = 0
PHY-3002 : Step(784): len = 20692.8, overlap = 0
PHY-3002 : Step(785): len = 17371.9, overlap = 0
PHY-3002 : Step(786): len = 14786.9, overlap = 0
PHY-3002 : Step(787): len = 12372.8, overlap = 0
PHY-3002 : Step(788): len = 11082.5, overlap = 0
PHY-3002 : Step(789): len = 9803.8, overlap = 0
PHY-3002 : Step(790): len = 8491.1, overlap = 0
PHY-3002 : Step(791): len = 7678.3, overlap = 0
PHY-3002 : Step(792): len = 6605.3, overlap = 0
PHY-3002 : Step(793): len = 6139.8, overlap = 0
PHY-3002 : Step(794): len = 6029.3, overlap = 0
PHY-3002 : Step(795): len = 5751.4, overlap = 0
PHY-3002 : Step(796): len = 5615.6, overlap = 0
PHY-3002 : Step(797): len = 5426, overlap = 0
PHY-3002 : Step(798): len = 5273.1, overlap = 0
PHY-3002 : Step(799): len = 5305.9, overlap = 0
PHY-3002 : Step(800): len = 5148.6, overlap = 0
PHY-3002 : Step(801): len = 4809.3, overlap = 0
PHY-3002 : Step(802): len = 4584.5, overlap = 0
PHY-3002 : Step(803): len = 4194.5, overlap = 0
PHY-3002 : Step(804): len = 4116.9, overlap = 0
PHY-3002 : Step(805): len = 3947.8, overlap = 0
PHY-3002 : Step(806): len = 3949.3, overlap = 0
PHY-3002 : Step(807): len = 3948.7, overlap = 0
PHY-3002 : Step(808): len = 3685.2, overlap = 0
PHY-3002 : Step(809): len = 3638, overlap = 0
PHY-3002 : Step(810): len = 3649.9, overlap = 0
PHY-3002 : Step(811): len = 3473.6, overlap = 0
PHY-3002 : Step(812): len = 3277.1, overlap = 0
PHY-3002 : Step(813): len = 3056.5, overlap = 0
PHY-3002 : Step(814): len = 2921.3, overlap = 0
PHY-3002 : Step(815): len = 2677.1, overlap = 0
PHY-3002 : Step(816): len = 2564.1, overlap = 0
PHY-3002 : Step(817): len = 2492.9, overlap = 0
PHY-3002 : Step(818): len = 2425, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004353s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(819): len = 2285.1, overlap = 0
PHY-3002 : Step(820): len = 2224.4, overlap = 0
PHY-3002 : Step(821): len = 2226.8, overlap = 0
PHY-3002 : Step(822): len = 2180.4, overlap = 0
PHY-3002 : Step(823): len = 2172.1, overlap = 0
PHY-3002 : Step(824): len = 2104.2, overlap = 0
PHY-3002 : Step(825): len = 2113.3, overlap = 0
PHY-3002 : Step(826): len = 2046.4, overlap = 0
PHY-3002 : Step(827): len = 2046.4, overlap = 0
PHY-3002 : Step(828): len = 2007.5, overlap = 0
PHY-3002 : Step(829): len = 2007.5, overlap = 0
PHY-3002 : Step(830): len = 1995.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.74345e-05
PHY-3002 : Step(831): len = 1997.7, overlap = 2
PHY-3002 : Step(832): len = 1997.7, overlap = 2
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.4869e-05
PHY-3002 : Step(833): len = 2094.2, overlap = 1.75
PHY-3002 : Step(834): len = 2094.2, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000109738
PHY-3002 : Step(835): len = 2196, overlap = 1.5
PHY-3002 : Step(836): len = 2280.4, overlap = 1.5
PHY-3002 : Step(837): len = 2552, overlap = 1
PHY-3002 : Step(838): len = 2568.6, overlap = 1
PHY-3002 : Step(839): len = 2583.1, overlap = 1.5
PHY-3002 : Step(840): len = 2529.1, overlap = 1.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000219476
PHY-3002 : Step(841): len = 2529.5, overlap = 1.75
PHY-3002 : Step(842): len = 2529.5, overlap = 1.75
PHY-3002 : Step(843): len = 2496.1, overlap = 1.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000438952
PHY-3002 : Step(844): len = 2589.9, overlap = 1.75
PHY-3002 : Step(845): len = 2589.9, overlap = 1.75
PHY-3002 : Step(846): len = 2550.3, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038369s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (122.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(847): len = 4088.4, overlap = 0.25
PHY-3002 : Step(848): len = 3612.6, overlap = 1.25
PHY-3002 : Step(849): len = 3290.6, overlap = 1.75
PHY-3002 : Step(850): len = 3047.8, overlap = 3.25
PHY-3002 : Step(851): len = 2969.6, overlap = 3.75
PHY-3002 : Step(852): len = 2930.4, overlap = 3.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00148602
PHY-3002 : Step(853): len = 2889.4, overlap = 3.25
PHY-3002 : Step(854): len = 2856, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00297203
PHY-3002 : Step(855): len = 2858.7, overlap = 3.25
PHY-3002 : Step(856): len = 2858.7, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006690s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3803.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 3813.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5488, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 5552, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 5584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027235s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (172.1%)

RUN-1003 : finish command "place" in  2.781145s wall, 4.015625s user + 1.750000s system = 5.765625s CPU (207.3%)

RUN-1004 : used memory is 477 MB, reserved memory is 517 MB, peak memory is 820 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 75 to 69
PHY-1001 : Pin misalignment score is improved from 69 to 69
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 91 instances
RUN-1001 : 41 mslices, 42 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 203 nets
RUN-1001 : 120 nets have 2 pins
RUN-1001 : 66 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5488, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 5552, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 5584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028196s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (166.2%)

PHY-1001 : End global routing;  0.108442s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (129.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.180944s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 78% nets.
PHY-1002 : len = 14784, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.156974s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (209.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 14800, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 14800
PHY-1001 : End DR Iter 1; 0.007022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.838278s wall, 1.593750s user + 0.453125s system = 2.046875s CPU (111.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.064605s wall, 1.812500s user + 0.484375s system = 2.296875s CPU (111.3%)

RUN-1004 : used memory is 491 MB, reserved memory is 531 MB, peak memory is 839 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  128   out of  19600    0.65%
#reg                   69   out of  19600    0.35%
#le                   163
  #lut only            94   out of    163   57.67%
  #reg only            35   out of    163   21.47%
  #lut&reg             34   out of    163   20.86%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 91
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 203, pip num: 1253
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 224 valid insts, and 4051 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.085651s wall, 3.171875s user + 0.031250s system = 3.203125s CPU (295.0%)

RUN-1004 : used memory is 491 MB, reserved memory is 531 MB, peak memory is 839 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  1.723038s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (99.8%)

RUN-1004 : used memory is 524 MB, reserved memory is 566 MB, peak memory is 839 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.821127s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (3.9%)

RUN-1004 : used memory is 553 MB, reserved memory is 597 MB, peak memory is 839 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.221784s wall, 2.078125s user + 0.093750s system = 2.171875s CPU (23.6%)

RUN-1004 : used memory is 499 MB, reserved memory is 541 MB, peak memory is 839 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 301/0 useful/useless nets, 248/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 22 distributor mux.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 1, 134 better
SYN-1014 : Optimize round 2
SYN-1032 : 172/165 useful/useless nets, 119/34 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 56 better
SYN-1014 : Optimize round 3
SYN-1032 : 164/1 useful/useless nets, 111/2 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b6
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 163/0 useful/useless nets, 110/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates           89
  #and                 10
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 70
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6
#MACRO_MUX              2

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |19     |70     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 181/0 useful/useless nets, 129/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 229/0 useful/useless nets, 177/0 useful/useless insts
SYN-2501 : Optimize round 1, 56 better
SYN-2501 : Optimize round 2
SYN-1032 : 229/0 useful/useless nets, 177/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 341/0 useful/useless nets, 289/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 31 (3.10), #lev = 3 (1.61)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 89 instances into 34 LUTs, name keeping = 58%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 279/0 useful/useless nets, 227/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 70 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 57 adder to BLE ...
SYN-4008 : Packed 57 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 32 LUT to BLE ...
SYN-4008 : Packed 32 LUT and 9 SEQ to BLE.
SYN-4003 : Packing 61 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (61 nodes)...
SYN-4004 : #1: Packed 26 SEQ (242 nodes)...
SYN-4005 : Packed 26 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 35 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 67/122 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  128   out of  19600    0.65%
#reg                   70   out of  19600    0.36%
#le                   163
  #lut only            93   out of    163   57.06%
  #reg only            35   out of    163   21.47%
  #lut&reg             35   out of    163   21.47%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |163   |128   |70    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 92 instances
RUN-1001 : 42 mslices, 42 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 204 nets
RUN-1001 : 121 nets have 2 pins
RUN-1001 : 66 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 90 instances, 84 slices, 11 macros(48 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 613, tnet num: 202, tinst num: 90, tnode num: 785, tedge num: 1037.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 202 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 82 clock pins, and constraint 172 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.016665s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 60006.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994857
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(857): len = 32554.1, overlap = 0
PHY-3002 : Step(858): len = 20009.6, overlap = 0
PHY-3002 : Step(859): len = 15498.1, overlap = 0
PHY-3002 : Step(860): len = 13227.9, overlap = 0
PHY-3002 : Step(861): len = 11693.9, overlap = 0
PHY-3002 : Step(862): len = 10442.3, overlap = 0
PHY-3002 : Step(863): len = 9062.9, overlap = 0
PHY-3002 : Step(864): len = 8486.6, overlap = 0
PHY-3002 : Step(865): len = 8110, overlap = 0
PHY-3002 : Step(866): len = 7597.5, overlap = 0
PHY-3002 : Step(867): len = 7089.9, overlap = 0
PHY-3002 : Step(868): len = 6829.2, overlap = 0
PHY-3002 : Step(869): len = 6468.6, overlap = 0
PHY-3002 : Step(870): len = 6446.9, overlap = 0
PHY-3002 : Step(871): len = 6078.6, overlap = 0
PHY-3002 : Step(872): len = 5683.9, overlap = 0
PHY-3002 : Step(873): len = 5537.7, overlap = 0
PHY-3002 : Step(874): len = 4894.1, overlap = 0
PHY-3002 : Step(875): len = 4466.5, overlap = 0
PHY-3002 : Step(876): len = 4228.7, overlap = 0
PHY-3002 : Step(877): len = 3877.1, overlap = 0
PHY-3002 : Step(878): len = 3518, overlap = 0
PHY-3002 : Step(879): len = 2999.6, overlap = 0
PHY-3002 : Step(880): len = 2906, overlap = 0
PHY-3002 : Step(881): len = 2883.3, overlap = 0
PHY-3002 : Step(882): len = 2733.9, overlap = 0
PHY-3002 : Step(883): len = 2719.7, overlap = 0
PHY-3002 : Step(884): len = 2642.4, overlap = 0
PHY-3002 : Step(885): len = 2613.5, overlap = 0
PHY-3002 : Step(886): len = 2544.4, overlap = 0
PHY-3002 : Step(887): len = 2532.6, overlap = 0
PHY-3002 : Step(888): len = 2370.3, overlap = 0
PHY-3002 : Step(889): len = 2214.7, overlap = 0
PHY-3002 : Step(890): len = 2201, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004349s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994857
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(891): len = 2105.6, overlap = 0
PHY-3002 : Step(892): len = 2089.8, overlap = 0
PHY-3002 : Step(893): len = 2089.8, overlap = 0
PHY-3002 : Step(894): len = 2053.6, overlap = 0
PHY-3002 : Step(895): len = 2053.6, overlap = 0
PHY-3002 : Step(896): len = 2048, overlap = 0
PHY-3002 : Step(897): len = 2048, overlap = 0
PHY-3002 : Step(898): len = 2037.5, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994857
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.20447e-05
PHY-3002 : Step(899): len = 2092.9, overlap = 1.25
PHY-3002 : Step(900): len = 2092.9, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.40894e-05
PHY-3002 : Step(901): len = 2089.6, overlap = 1.25
PHY-3002 : Step(902): len = 2096.6, overlap = 1.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.81787e-05
PHY-3002 : Step(903): len = 2184.5, overlap = 1.25
PHY-3002 : Step(904): len = 2231.1, overlap = 1.25
PHY-3002 : Step(905): len = 2426.6, overlap = 1.5
PHY-3002 : Step(906): len = 2352.7, overlap = 1.25
PHY-3002 : Step(907): len = 2327.4, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022813s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (205.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994857
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(908): len = 3877.8, overlap = 0
PHY-3002 : Step(909): len = 3443.6, overlap = 1.5
PHY-3002 : Step(910): len = 3151.8, overlap = 1.75
PHY-3002 : Step(911): len = 2984.2, overlap = 2.5
PHY-3002 : Step(912): len = 2976.3, overlap = 2.5
PHY-3002 : Step(913): len = 2892.7, overlap = 2.75
PHY-3002 : Step(914): len = 2875.3, overlap = 2.5
PHY-3002 : Step(915): len = 2872, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00213003
PHY-3002 : Step(916): len = 2872.7, overlap = 2.5
PHY-3002 : Step(917): len = 2880.9, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006770s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (230.8%)

PHY-3001 : Legalized: Len = 3954.5, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 4072.5, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5440, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 5584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022417s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (209.1%)

RUN-1003 : finish command "place" in  2.259136s wall, 3.359375s user + 1.562500s system = 4.921875s CPU (217.9%)

RUN-1004 : used memory is 497 MB, reserved memory is 539 MB, peak memory is 839 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 71 to 67
PHY-1001 : Pin misalignment score is improved from 67 to 67
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 92 instances
RUN-1001 : 42 mslices, 42 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 204 nets
RUN-1001 : 121 nets have 2 pins
RUN-1001 : 66 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5440, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 5584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024653s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (126.8%)

PHY-1001 : End global routing;  0.111694s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (125.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.145182s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 78% nets.
PHY-1002 : len = 18400, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.212596s wall, 0.359375s user + 0.062500s system = 0.421875s CPU (198.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 18400, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 18400
PHY-1001 : End DR Iter 1; 0.006593s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (474.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.828227s wall, 1.656250s user + 0.406250s system = 2.062500s CPU (112.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.047487s wall, 1.875000s user + 0.437500s system = 2.312500s CPU (112.9%)

RUN-1004 : used memory is 508 MB, reserved memory is 550 MB, peak memory is 858 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  128   out of  19600    0.65%
#reg                   70   out of  19600    0.36%
#le                   163
  #lut only            93   out of    163   57.06%
  #reg only            35   out of    163   21.47%
  #lut&reg             35   out of    163   21.47%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 92
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 204, pip num: 1356
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 268 valid insts, and 4194 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.593822s wall, 3.656250s user + 0.062500s system = 3.718750s CPU (233.3%)

RUN-1004 : used memory is 509 MB, reserved memory is 550 MB, peak memory is 858 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  1.704641s wall, 1.640625s user + 0.062500s system = 1.703125s CPU (99.9%)

RUN-1004 : used memory is 542 MB, reserved memory is 584 MB, peak memory is 858 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.791371s wall, 0.218750s user + 0.062500s system = 0.281250s CPU (4.1%)

RUN-1004 : used memory is 560 MB, reserved memory is 604 MB, peak memory is 858 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.169819s wall, 2.000000s user + 0.171875s system = 2.171875s CPU (23.7%)

RUN-1004 : used memory is 508 MB, reserved memory is 550 MB, peak memory is 858 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 301/0 useful/useless nets, 248/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 24 distributor mux.
SYN-1016 : Merged 39 instances.
SYN-1015 : Optimize round 1, 140 better
SYN-1014 : Optimize round 2
SYN-1032 : 172/163 useful/useless nets, 119/33 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 54 better
SYN-1014 : Optimize round 3
SYN-1032 : 162/1 useful/useless nets, 109/2 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 161/0 useful/useless nets, 108/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates           87
  #and                 10
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 68
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6
#MACRO_MUX              2

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |19     |68     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 176/0 useful/useless nets, 124/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 225/0 useful/useless nets, 173/0 useful/useless insts
SYN-2501 : Optimize round 1, 55 better
SYN-2501 : Optimize round 2
SYN-1032 : 225/0 useful/useless nets, 173/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 338/0 useful/useless nets, 286/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 29 (3.38), #lev = 3 (1.55)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 95 instances into 32 LUTs, name keeping = 53%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 268/0 useful/useless nets, 216/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 68 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 50 adder to BLE ...
SYN-4008 : Packed 50 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 30 LUT to BLE ...
SYN-4008 : Packed 30 LUT and 7 SEQ to BLE.
SYN-4003 : Packing 60 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (60 nodes)...
SYN-4004 : #1: Packed 26 SEQ (191 nodes)...
SYN-4005 : Packed 26 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 34 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 64/115 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  118   out of  19600    0.60%
#reg                   68   out of  19600    0.35%
#le                   152
  #lut only            84   out of    152   55.26%
  #reg only            34   out of    152   22.37%
  #lut&reg             34   out of    152   22.37%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |152   |118   |68    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 86 instances
RUN-1001 : 39 mslices, 39 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 197 nets
RUN-1001 : 117 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 84 instances, 78 slices, 10 macros(44 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 596, tnet num: 195, tinst num: 84, tnode num: 764, tedge num: 1015.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 195 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 80 clock pins, and constraint 168 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.017030s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (183.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 63946.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(918): len = 42751.2, overlap = 0
PHY-3002 : Step(919): len = 29812, overlap = 0
PHY-3002 : Step(920): len = 24594.5, overlap = 0
PHY-3002 : Step(921): len = 21646.7, overlap = 0
PHY-3002 : Step(922): len = 18357.5, overlap = 0
PHY-3002 : Step(923): len = 14717.4, overlap = 0
PHY-3002 : Step(924): len = 12670.9, overlap = 0
PHY-3002 : Step(925): len = 11052.6, overlap = 0
PHY-3002 : Step(926): len = 8981.7, overlap = 0
PHY-3002 : Step(927): len = 8021.4, overlap = 0
PHY-3002 : Step(928): len = 6845.9, overlap = 0
PHY-3002 : Step(929): len = 5909.5, overlap = 0
PHY-3002 : Step(930): len = 5468.1, overlap = 0
PHY-3002 : Step(931): len = 4952.7, overlap = 0
PHY-3002 : Step(932): len = 4691.6, overlap = 0
PHY-3002 : Step(933): len = 4440.6, overlap = 0
PHY-3002 : Step(934): len = 4166.5, overlap = 0
PHY-3002 : Step(935): len = 3859.7, overlap = 0
PHY-3002 : Step(936): len = 3733.2, overlap = 0
PHY-3002 : Step(937): len = 3546.3, overlap = 0
PHY-3002 : Step(938): len = 3336.8, overlap = 0
PHY-3002 : Step(939): len = 3316.1, overlap = 0
PHY-3002 : Step(940): len = 3106.7, overlap = 0
PHY-3002 : Step(941): len = 2936.9, overlap = 0
PHY-3002 : Step(942): len = 2920.4, overlap = 0
PHY-3002 : Step(943): len = 2884.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004244s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(944): len = 2758.6, overlap = 0
PHY-3002 : Step(945): len = 2765.8, overlap = 0
PHY-3002 : Step(946): len = 2733.9, overlap = 0
PHY-3002 : Step(947): len = 2695.5, overlap = 0
PHY-3002 : Step(948): len = 2696.5, overlap = 0
PHY-3002 : Step(949): len = 2591.6, overlap = 0
PHY-3002 : Step(950): len = 2599.1, overlap = 0
PHY-3002 : Step(951): len = 2588.6, overlap = 0
PHY-3002 : Step(952): len = 2462.1, overlap = 0
PHY-3002 : Step(953): len = 2397.2, overlap = 0
PHY-3002 : Step(954): len = 2411.2, overlap = 0
PHY-3002 : Step(955): len = 2328.3, overlap = 0
PHY-3002 : Step(956): len = 2324, overlap = 0
PHY-3002 : Step(957): len = 2232.5, overlap = 0
PHY-3002 : Step(958): len = 2178.4, overlap = 0
PHY-3002 : Step(959): len = 2166.6, overlap = 0
PHY-3002 : Step(960): len = 2102.5, overlap = 0
PHY-3002 : Step(961): len = 2087.2, overlap = 0
PHY-3002 : Step(962): len = 2086.7, overlap = 0
PHY-3002 : Step(963): len = 2008.8, overlap = 0
PHY-3002 : Step(964): len = 2009.8, overlap = 0
PHY-3002 : Step(965): len = 2010.7, overlap = 0
PHY-3002 : Step(966): len = 1945.2, overlap = 0
PHY-3002 : Step(967): len = 1946.5, overlap = 0
PHY-3002 : Step(968): len = 1943.9, overlap = 0
PHY-3002 : Step(969): len = 1922.5, overlap = 0
PHY-3002 : Step(970): len = 1917.6, overlap = 0
PHY-3002 : Step(971): len = 1895.6, overlap = 0
PHY-3002 : Step(972): len = 1895.2, overlap = 0
PHY-3002 : Step(973): len = 1851, overlap = 0
PHY-3002 : Step(974): len = 1851, overlap = 0
PHY-3002 : Step(975): len = 1829, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.63071e-05
PHY-3002 : Step(976): len = 1844.7, overlap = 2
PHY-3002 : Step(977): len = 1844.7, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027907s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00985363
PHY-3002 : Step(978): len = 4444.8, overlap = 0
PHY-3002 : Step(979): len = 3800.2, overlap = 0.25
PHY-3002 : Step(980): len = 3593.9, overlap = 1
PHY-3002 : Step(981): len = 3471.4, overlap = 0.75
PHY-3002 : Step(982): len = 3194.4, overlap = 1
PHY-3002 : Step(983): len = 3152.7, overlap = 1.25
PHY-3002 : Step(984): len = 3058.7, overlap = 1.5
PHY-3002 : Step(985): len = 2984.5, overlap = 1.75
PHY-3002 : Step(986): len = 2905.6, overlap = 2
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0191743
PHY-3002 : Step(987): len = 2930.7, overlap = 1.75
PHY-3002 : Step(988): len = 2919.6, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0383487
PHY-3002 : Step(989): len = 2926.6, overlap = 1.75
PHY-3002 : Step(990): len = 2926.6, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006563s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3955.8, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 4021.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017054s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.6%)

RUN-1003 : finish command "place" in  2.648369s wall, 4.312500s user + 1.640625s system = 5.953125s CPU (224.8%)

RUN-1004 : used memory is 456 MB, reserved memory is 530 MB, peak memory is 858 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 72 to 63
PHY-1001 : Pin misalignment score is improved from 63 to 62
PHY-1001 : Pin misalignment score is improved from 62 to 62
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 86 instances
RUN-1001 : 39 mslices, 39 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 197 nets
RUN-1001 : 117 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017492s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (178.7%)

PHY-1001 : End global routing;  0.094667s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (115.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.156358s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 79% nets.
PHY-1002 : len = 14880, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 14880
PHY-1001 : End Routed; 0.175447s wall, 0.218750s user + 0.062500s system = 0.281250s CPU (160.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.739880s wall, 1.515625s user + 0.312500s system = 1.828125s CPU (105.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.943473s wall, 1.703125s user + 0.328125s system = 2.031250s CPU (104.5%)

RUN-1004 : used memory is 471 MB, reserved memory is 546 MB, peak memory is 858 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  118   out of  19600    0.60%
#reg                   68   out of  19600    0.35%
#le                   152
  #lut only            84   out of    152   55.26%
  #reg only            34   out of    152   22.37%
  #lut&reg             34   out of    152   22.37%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 86
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 197, pip num: 1285
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 195 valid insts, and 3960 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  1.756680s wall, 1.734375s user + 0.031250s system = 1.765625s CPU (100.5%)

RUN-1004 : used memory is 522 MB, reserved memory is 598 MB, peak memory is 858 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.800879s wall, 0.171875s user + 0.078125s system = 0.250000s CPU (3.7%)

RUN-1004 : used memory is 541 MB, reserved memory is 618 MB, peak memory is 858 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.208984s wall, 2.046875s user + 0.125000s system = 2.171875s CPU (23.6%)

RUN-1004 : used memory is 492 MB, reserved memory is 569 MB, peak memory is 858 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 301/0 useful/useless nets, 248/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 24 distributor mux.
SYN-1016 : Merged 44 instances.
SYN-1015 : Optimize round 1, 145 better
SYN-1014 : Optimize round 2
SYN-1032 : 168/164 useful/useless nets, 115/31 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 52 better
SYN-1014 : Optimize round 3
SYN-1032 : 158/1 useful/useless nets, 105/2 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 5 better
SYN-1014 : Optimize round 4
SYN-1032 : 157/0 useful/useless nets, 104/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates           85
  #and                 10
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 66
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |19     |66     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 170/0 useful/useless nets, 118/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 220/0 useful/useless nets, 168/0 useful/useless insts
SYN-2501 : Optimize round 1, 54 better
SYN-2501 : Optimize round 2
SYN-1032 : 220/0 useful/useless nets, 168/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 331/0 useful/useless nets, 279/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 28 (3.18), #lev = 3 (1.55)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 90 instances into 31 LUTs, name keeping = 51%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 265/0 useful/useless nets, 213/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 66 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 50 adder to BLE ...
SYN-4008 : Packed 50 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 29 LUT to BLE ...
SYN-4008 : Packed 29 LUT and 6 SEQ to BLE.
SYN-4003 : Packing 59 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (59 nodes)...
SYN-4004 : #1: Packed 26 SEQ (183 nodes)...
SYN-4005 : Packed 26 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 33 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 62/113 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  117   out of  19600    0.60%
#reg                   66   out of  19600    0.34%
#le                   150
  #lut only            84   out of    150   56.00%
  #reg only            33   out of    150   22.00%
  #lut&reg             33   out of    150   22.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |150   |117   |66    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 3 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 85 instances
RUN-1001 : 39 mslices, 38 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 196 nets
RUN-1001 : 115 nets have 2 pins
RUN-1001 : 64 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 83 instances, 77 slices, 10 macros(44 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 583, tnet num: 194, tinst num: 83, tnode num: 747, tedge num: 992.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 194 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 78 clock pins, and constraint 164 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.016348s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (191.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 55958.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(991): len = 36958.8, overlap = 0
PHY-3002 : Step(992): len = 26644.4, overlap = 0
PHY-3002 : Step(993): len = 20602, overlap = 0
PHY-3002 : Step(994): len = 16497.7, overlap = 0
PHY-3002 : Step(995): len = 13637.6, overlap = 0
PHY-3002 : Step(996): len = 11635.3, overlap = 0
PHY-3002 : Step(997): len = 10016.9, overlap = 0
PHY-3002 : Step(998): len = 8030.2, overlap = 0
PHY-3002 : Step(999): len = 6983.7, overlap = 0
PHY-3002 : Step(1000): len = 6274.8, overlap = 0
PHY-3002 : Step(1001): len = 5565.1, overlap = 0
PHY-3002 : Step(1002): len = 5101.5, overlap = 0
PHY-3002 : Step(1003): len = 4840.9, overlap = 0
PHY-3002 : Step(1004): len = 4542.6, overlap = 0
PHY-3002 : Step(1005): len = 4243.3, overlap = 0
PHY-3002 : Step(1006): len = 4080.7, overlap = 0
PHY-3002 : Step(1007): len = 4080.7, overlap = 0
PHY-3002 : Step(1008): len = 3949.7, overlap = 0
PHY-3002 : Step(1009): len = 3949.7, overlap = 0
PHY-3002 : Step(1010): len = 3902.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004489s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1011): len = 3847.1, overlap = 0
PHY-3002 : Step(1012): len = 3859.1, overlap = 0
PHY-3002 : Step(1013): len = 3868.3, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00104993
PHY-3002 : Step(1014): len = 4011.7, overlap = 0
PHY-3002 : Step(1015): len = 4047.2, overlap = 0
PHY-3002 : Step(1016): len = 3986.9, overlap = 0
PHY-3002 : Step(1017): len = 4032.2, overlap = 0
PHY-3002 : Step(1018): len = 4041.4, overlap = 0
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00209987
PHY-3002 : Step(1019): len = 4018.7, overlap = 0
PHY-3002 : Step(1020): len = 4020.5, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00419973
PHY-3002 : Step(1021): len = 4036.8, overlap = 0
PHY-3002 : Step(1022): len = 4036.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.052045s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (210.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1023): len = 4890.7, overlap = 0.25
PHY-3002 : Step(1024): len = 4456.4, overlap = 1.5
PHY-3002 : Step(1025): len = 4193.5, overlap = 2
PHY-3002 : Step(1026): len = 4109.3, overlap = 1.75
PHY-3002 : Step(1027): len = 4119.5, overlap = 1
PHY-3002 : Step(1028): len = 4122.4, overlap = 1.5
PHY-3002 : Step(1029): len = 4096.8, overlap = 1.5
PHY-3002 : Step(1030): len = 4096.8, overlap = 1.5
PHY-3002 : Step(1031): len = 4075.8, overlap = 1.75
PHY-3002 : Step(1032): len = 4075.8, overlap = 1.75
PHY-3002 : Step(1033): len = 4055.9, overlap = 1.75
PHY-3002 : Step(1034): len = 4055.9, overlap = 1.75
PHY-3002 : Step(1035): len = 4045.3, overlap = 1.75
PHY-3002 : Step(1036): len = 4045.3, overlap = 1.75
PHY-3002 : Step(1037): len = 4034, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006923s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4555.3, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1.
PHY-3001 : Final: Len = 4605.3, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6336, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023223s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (201.8%)

RUN-1003 : finish command "place" in  1.885931s wall, 3.296875s user + 1.171875s system = 4.468750s CPU (237.0%)

RUN-1004 : used memory is 492 MB, reserved memory is 568 MB, peak memory is 858 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 77 to 70
PHY-1001 : Pin misalignment score is improved from 70 to 70
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 85 instances
RUN-1001 : 39 mslices, 38 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 196 nets
RUN-1001 : 115 nets have 2 pins
RUN-1001 : 64 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6336, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027496s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.8%)

PHY-1001 : End global routing;  0.126447s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (123.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.099749s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 79% nets.
PHY-1002 : len = 18792, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.210396s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (170.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 18800, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 18800
PHY-1001 : End DR Iter 1; 0.006671s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.732766s wall, 1.515625s user + 0.375000s system = 1.890625s CPU (109.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.970867s wall, 1.734375s user + 0.421875s system = 2.156250s CPU (109.4%)

RUN-1004 : used memory is 507 MB, reserved memory is 583 MB, peak memory is 858 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  117   out of  19600    0.60%
#reg                   66   out of  19600    0.34%
#le                   150
  #lut only            84   out of    150   56.00%
  #reg only            33   out of    150   22.00%
  #lut&reg             33   out of    150   22.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 85
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 196, pip num: 1292
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 303 valid insts, and 3939 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.071170s wall, 4.250000s user + 0.046875s system = 4.296875s CPU (401.1%)

RUN-1004 : used memory is 508 MB, reserved memory is 583 MB, peak memory is 858 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  1.685832s wall, 1.671875s user + 0.015625s system = 1.687500s CPU (100.1%)

RUN-1004 : used memory is 538 MB, reserved memory is 617 MB, peak memory is 858 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.831584s wall, 0.203125s user + 0.109375s system = 0.312500s CPU (4.6%)

RUN-1004 : used memory is 545 MB, reserved memory is 625 MB, peak memory is 858 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.195143s wall, 2.046875s user + 0.140625s system = 2.187500s CPU (23.8%)

RUN-1004 : used memory is 501 MB, reserved memory is 580 MB, peak memory is 858 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 300/0 useful/useless nets, 247/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 24 distributor mux.
SYN-1016 : Merged 44 instances.
SYN-1015 : Optimize round 1, 145 better
SYN-1014 : Optimize round 2
SYN-1032 : 167/164 useful/useless nets, 114/31 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 52 better
SYN-1014 : Optimize round 3
SYN-1032 : 157/1 useful/useless nets, 104/2 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 5 better
SYN-1014 : Optimize round 4
SYN-1032 : 156/0 useful/useless nets, 103/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates           84
  #and                  9
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 66
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |18     |66     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 169/0 useful/useless nets, 117/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 219/0 useful/useless nets, 167/0 useful/useless insts
SYN-2501 : Optimize round 1, 54 better
SYN-2501 : Optimize round 2
SYN-1032 : 219/0 useful/useless nets, 167/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 330/0 useful/useless nets, 278/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 28 (3.11), #lev = 3 (1.65)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 89 instances into 31 LUTs, name keeping = 51%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 265/0 useful/useless nets, 213/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 66 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 50 adder to BLE ...
SYN-4008 : Packed 50 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 29 LUT to BLE ...
SYN-4008 : Packed 29 LUT and 6 SEQ to BLE.
SYN-4003 : Packing 59 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (59 nodes)...
SYN-4004 : #1: Packed 26 SEQ (183 nodes)...
SYN-4005 : Packed 26 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 33 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 62/113 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  117   out of  19600    0.60%
#reg                   66   out of  19600    0.34%
#le                   150
  #lut only            84   out of    150   56.00%
  #reg only            33   out of    150   22.00%
  #lut&reg             33   out of    150   22.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |150   |117   |66    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 3 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 85 instances
RUN-1001 : 39 mslices, 38 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 196 nets
RUN-1001 : 116 nets have 2 pins
RUN-1001 : 63 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 83 instances, 77 slices, 10 macros(44 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 581, tnet num: 194, tinst num: 83, tnode num: 745, tedge num: 988.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 194 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 78 clock pins, and constraint 164 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.014897s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (104.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 56504.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1038): len = 39252.5, overlap = 0
PHY-3002 : Step(1039): len = 27981.6, overlap = 0
PHY-3002 : Step(1040): len = 20764.2, overlap = 0
PHY-3002 : Step(1041): len = 16344.5, overlap = 0
PHY-3002 : Step(1042): len = 13540, overlap = 0
PHY-3002 : Step(1043): len = 11678.1, overlap = 0
PHY-3002 : Step(1044): len = 9868.4, overlap = 0
PHY-3002 : Step(1045): len = 8296.7, overlap = 0
PHY-3002 : Step(1046): len = 7112.7, overlap = 0
PHY-3002 : Step(1047): len = 6512, overlap = 0
PHY-3002 : Step(1048): len = 5773.1, overlap = 0
PHY-3002 : Step(1049): len = 5425.1, overlap = 0
PHY-3002 : Step(1050): len = 4941, overlap = 0
PHY-3002 : Step(1051): len = 4701.7, overlap = 0
PHY-3002 : Step(1052): len = 4204.6, overlap = 0
PHY-3002 : Step(1053): len = 4086, overlap = 0
PHY-3002 : Step(1054): len = 3927.2, overlap = 0
PHY-3002 : Step(1055): len = 3877.4, overlap = 0
PHY-3002 : Step(1056): len = 3843.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004358s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (358.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1057): len = 3688.5, overlap = 0
PHY-3002 : Step(1058): len = 3682.3, overlap = 0
PHY-3002 : Step(1059): len = 3671, overlap = 0
PHY-3002 : Step(1060): len = 3692.9, overlap = 0
PHY-3002 : Step(1061): len = 3609.9, overlap = 0
PHY-3002 : Step(1062): len = 3418.6, overlap = 0
PHY-3002 : Step(1063): len = 3307.2, overlap = 0
PHY-3002 : Step(1064): len = 3201.2, overlap = 0
PHY-3002 : Step(1065): len = 3149.8, overlap = 0
PHY-3002 : Step(1066): len = 3149.7, overlap = 0
PHY-3002 : Step(1067): len = 3035.7, overlap = 0
PHY-3002 : Step(1068): len = 3038, overlap = 0
PHY-3002 : Step(1069): len = 3022.8, overlap = 0
PHY-3002 : Step(1070): len = 3049.7, overlap = 0
PHY-3002 : Step(1071): len = 3031.8, overlap = 0
PHY-3002 : Step(1072): len = 2956.9, overlap = 0
PHY-3002 : Step(1073): len = 2902.4, overlap = 0
PHY-3002 : Step(1074): len = 2876, overlap = 0
PHY-3002 : Step(1075): len = 2857.9, overlap = 0
PHY-3002 : Step(1076): len = 2763.4, overlap = 0
PHY-3002 : Step(1077): len = 2737.5, overlap = 0
PHY-3002 : Step(1078): len = 2637.4, overlap = 0
PHY-3002 : Step(1079): len = 2618.1, overlap = 0
PHY-3002 : Step(1080): len = 2587.9, overlap = 0
PHY-3002 : Step(1081): len = 2457, overlap = 0
PHY-3002 : Step(1082): len = 2380.8, overlap = 0
PHY-3002 : Step(1083): len = 2331.8, overlap = 0
PHY-3002 : Step(1084): len = 2300, overlap = 0
PHY-3002 : Step(1085): len = 2287.7, overlap = 0
PHY-3002 : Step(1086): len = 2276.6, overlap = 0
PHY-3002 : Step(1087): len = 2226.7, overlap = 0
PHY-3002 : Step(1088): len = 2165.9, overlap = 0
PHY-3002 : Step(1089): len = 2167.1, overlap = 0
PHY-3002 : Step(1090): len = 2139.1, overlap = 0
PHY-3002 : Step(1091): len = 2117.4, overlap = 0
PHY-3002 : Step(1092): len = 2120.8, overlap = 0
PHY-3002 : Step(1093): len = 2092.5, overlap = 0
PHY-3002 : Step(1094): len = 2057.6, overlap = 0
PHY-3002 : Step(1095): len = 2019.8, overlap = 0
PHY-3002 : Step(1096): len = 2033.9, overlap = 0
PHY-3002 : Step(1097): len = 2019.4, overlap = 0
PHY-3002 : Step(1098): len = 1996.5, overlap = 0
PHY-3002 : Step(1099): len = 1976.8, overlap = 0
PHY-3002 : Step(1100): len = 1946.3, overlap = 0
PHY-3002 : Step(1101): len = 1944.9, overlap = 0
PHY-3002 : Step(1102): len = 1887.3, overlap = 0
PHY-3002 : Step(1103): len = 1904.8, overlap = 0
PHY-3002 : Step(1104): len = 1904.8, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.31882e-05
PHY-3002 : Step(1105): len = 2027.5, overlap = 0.25
PHY-3002 : Step(1106): len = 2085.5, overlap = 0.25
PHY-3002 : Step(1107): len = 2096.6, overlap = 0.5
PHY-3002 : Step(1108): len = 2155, overlap = 0.5
PHY-3002 : Step(1109): len = 2234.2, overlap = 0.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000146376
PHY-3002 : Step(1110): len = 2210.7, overlap = 0.75
PHY-3002 : Step(1111): len = 2257, overlap = 0.75
PHY-3002 : Step(1112): len = 2308.5, overlap = 0.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000292753
PHY-3002 : Step(1113): len = 2340.5, overlap = 0.75
PHY-3002 : Step(1114): len = 2436, overlap = 0.75
PHY-3002 : Step(1115): len = 2522.3, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036449s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (214.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995286
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1116): len = 3777.2, overlap = 0
PHY-3002 : Step(1117): len = 3282.2, overlap = 0.5
PHY-3002 : Step(1118): len = 2901.4, overlap = 2
PHY-3002 : Step(1119): len = 2697.5, overlap = 2
PHY-3002 : Step(1120): len = 2630.1, overlap = 2
PHY-3002 : Step(1121): len = 2630.1, overlap = 2
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00238053
PHY-3002 : Step(1122): len = 2641.9, overlap = 1.75
PHY-3002 : Step(1123): len = 2650.5, overlap = 1.75
PHY-3002 : Step(1124): len = 2656.1, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00476106
PHY-3002 : Step(1125): len = 2650, overlap = 1.75
PHY-3002 : Step(1126): len = 2650, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006928s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (225.5%)

PHY-3001 : Legalized: Len = 3401.5, Over = 0
PHY-3001 : Final: Len = 3401.5, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 4352, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 4416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020599s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (379.3%)

RUN-1003 : finish command "place" in  3.220087s wall, 4.109375s user + 2.343750s system = 6.453125s CPU (200.4%)

RUN-1004 : used memory is 501 MB, reserved memory is 580 MB, peak memory is 858 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 66 to 62
PHY-1001 : Pin misalignment score is improved from 62 to 62
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 85 instances
RUN-1001 : 39 mslices, 38 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 196 nets
RUN-1001 : 116 nets have 2 pins
RUN-1001 : 63 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 4352, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 4416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020209s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (309.3%)

PHY-1001 : End global routing;  0.097359s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (128.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.150873s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (113.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 79% nets.
PHY-1002 : len = 14320, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.137654s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (170.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 14320, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 14320
PHY-1001 : End DR Iter 1; 0.006657s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (234.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.712883s wall, 1.609375s user + 0.218750s system = 1.828125s CPU (106.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.915945s wall, 1.812500s user + 0.234375s system = 2.046875s CPU (106.8%)

RUN-1004 : used memory is 510 MB, reserved memory is 588 MB, peak memory is 858 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  117   out of  19600    0.60%
#reg                   66   out of  19600    0.34%
#le                   150
  #lut only            84   out of    150   56.00%
  #reg only            33   out of    150   22.00%
  #lut&reg             33   out of    150   22.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 85
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 196, pip num: 1207
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 184 valid insts, and 3788 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  1.868027s wall, 1.828125s user + 0.031250s system = 1.859375s CPU (99.5%)

RUN-1004 : used memory is 542 MB, reserved memory is 622 MB, peak memory is 858 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.767416s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (3.2%)

RUN-1004 : used memory is 562 MB, reserved memory is 644 MB, peak memory is 858 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.313377s wall, 2.156250s user + 0.093750s system = 2.250000s CPU (24.2%)

RUN-1004 : used memory is 515 MB, reserved memory is 597 MB, peak memory is 858 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 300/0 useful/useless nets, 247/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 22 distributor mux.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 1, 134 better
SYN-1014 : Optimize round 2
SYN-1032 : 171/165 useful/useless nets, 118/34 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 56 better
SYN-1014 : Optimize round 3
SYN-1032 : 162/1 useful/useless nets, 109/2 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b5
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 161/0 useful/useless nets, 108/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates           87
  #and                  9
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 69
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6
#MACRO_MUX              2

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |18     |69     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 179/0 useful/useless nets, 127/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 228/0 useful/useless nets, 176/0 useful/useless insts
SYN-2501 : Optimize round 1, 55 better
SYN-2501 : Optimize round 2
SYN-1032 : 228/0 useful/useless nets, 176/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 340/0 useful/useless nets, 288/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 30 (3.10), #lev = 3 (1.74)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 89 instances into 33 LUTs, name keeping = 57%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 277/0 useful/useless nets, 225/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 69 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 57 adder to BLE ...
SYN-4008 : Packed 57 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 31 LUT to BLE ...
SYN-4008 : Packed 31 LUT and 9 SEQ to BLE.
SYN-4003 : Packing 60 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (60 nodes)...
SYN-4004 : #1: Packed 25 SEQ (239 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 35 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 66/121 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  127   out of  19600    0.65%
#reg                   69   out of  19600    0.35%
#le                   162
  #lut only            93   out of    162   57.41%
  #reg only            35   out of    162   21.60%
  #lut&reg             34   out of    162   20.99%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |162   |127   |69    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 91 instances
RUN-1001 : 41 mslices, 42 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 202 nets
RUN-1001 : 121 nets have 2 pins
RUN-1001 : 64 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 89 instances, 83 slices, 11 macros(48 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 603, tnet num: 200, tinst num: 89, tnode num: 771, tedge num: 1021.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 200 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 80 clock pins, and constraint 168 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.017593s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 64319.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1127): len = 37625.4, overlap = 0
PHY-3002 : Step(1128): len = 25372.4, overlap = 0
PHY-3002 : Step(1129): len = 20878.9, overlap = 0
PHY-3002 : Step(1130): len = 17925.5, overlap = 0
PHY-3002 : Step(1131): len = 15153.9, overlap = 0
PHY-3002 : Step(1132): len = 12823, overlap = 0
PHY-3002 : Step(1133): len = 11569.6, overlap = 0
PHY-3002 : Step(1134): len = 10132.1, overlap = 0
PHY-3002 : Step(1135): len = 8813.5, overlap = 0
PHY-3002 : Step(1136): len = 7730.7, overlap = 0
PHY-3002 : Step(1137): len = 6812.3, overlap = 0
PHY-3002 : Step(1138): len = 6265.9, overlap = 0
PHY-3002 : Step(1139): len = 5996.4, overlap = 0
PHY-3002 : Step(1140): len = 5810.9, overlap = 0
PHY-3002 : Step(1141): len = 5003.6, overlap = 0
PHY-3002 : Step(1142): len = 5045.3, overlap = 0
PHY-3002 : Step(1143): len = 4748.3, overlap = 0
PHY-3002 : Step(1144): len = 4604.8, overlap = 0
PHY-3002 : Step(1145): len = 4472.5, overlap = 0
PHY-3002 : Step(1146): len = 4448.6, overlap = 0
PHY-3002 : Step(1147): len = 4342.5, overlap = 0
PHY-3002 : Step(1148): len = 4268, overlap = 0
PHY-3002 : Step(1149): len = 4157.9, overlap = 0
PHY-3002 : Step(1150): len = 4035.7, overlap = 0
PHY-3002 : Step(1151): len = 4059.5, overlap = 0
PHY-3002 : Step(1152): len = 3828.6, overlap = 0
PHY-3002 : Step(1153): len = 3752.2, overlap = 0
PHY-3002 : Step(1154): len = 3686.6, overlap = 0
PHY-3002 : Step(1155): len = 3456.9, overlap = 0
PHY-3002 : Step(1156): len = 3446.6, overlap = 0
PHY-3002 : Step(1157): len = 3479.8, overlap = 0
PHY-3002 : Step(1158): len = 3230.2, overlap = 0
PHY-3002 : Step(1159): len = 3227.8, overlap = 0
PHY-3002 : Step(1160): len = 3098.1, overlap = 0
PHY-3002 : Step(1161): len = 3114.8, overlap = 0
PHY-3002 : Step(1162): len = 2881.7, overlap = 0
PHY-3002 : Step(1163): len = 2800.9, overlap = 0
PHY-3002 : Step(1164): len = 2712.2, overlap = 0
PHY-3002 : Step(1165): len = 2444.4, overlap = 0
PHY-3002 : Step(1166): len = 2296.7, overlap = 0
PHY-3002 : Step(1167): len = 2296.7, overlap = 0
PHY-3002 : Step(1168): len = 2233.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004617s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1169): len = 2230.2, overlap = 0
PHY-3002 : Step(1170): len = 2230.2, overlap = 0
PHY-3002 : Step(1171): len = 2204.2, overlap = 0
PHY-3002 : Step(1172): len = 2204.2, overlap = 0
PHY-3002 : Step(1173): len = 2196.2, overlap = 0
PHY-3002 : Step(1174): len = 2196.2, overlap = 0
PHY-3002 : Step(1175): len = 2181.9, overlap = 0
PHY-3002 : Step(1176): len = 2184.2, overlap = 0
PHY-3002 : Step(1177): len = 2184.2, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.62012e-05
PHY-3002 : Step(1178): len = 2203.3, overlap = 1.5
PHY-3002 : Step(1179): len = 2212.8, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000112402
PHY-3002 : Step(1180): len = 2402, overlap = 1.5
PHY-3002 : Step(1181): len = 2425.2, overlap = 1.5
PHY-3002 : Step(1182): len = 2395, overlap = 1.25
PHY-3002 : Step(1183): len = 2439.5, overlap = 1.25
PHY-3002 : Step(1184): len = 2439.5, overlap = 1.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000224805
PHY-3002 : Step(1185): len = 2492.3, overlap = 1.25
PHY-3002 : Step(1186): len = 2527.3, overlap = 1.25
PHY-3002 : Step(1187): len = 2619.8, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049711s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (94.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1188): len = 4323, overlap = 0
PHY-3002 : Step(1189): len = 3837.8, overlap = 0.75
PHY-3002 : Step(1190): len = 3491.4, overlap = 0.75
PHY-3002 : Step(1191): len = 3281, overlap = 1
PHY-3002 : Step(1192): len = 3121.2, overlap = 1.25
PHY-3002 : Step(1193): len = 3084.2, overlap = 1.25
PHY-3002 : Step(1194): len = 3084.2, overlap = 1.25
PHY-3002 : Step(1195): len = 3068.3, overlap = 1.25
PHY-3002 : Step(1196): len = 3068.3, overlap = 1.25
PHY-3002 : Step(1197): len = 3064.5, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006867s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3926.2, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 3952.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5600, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 5696, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 5728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025307s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.7%)

RUN-1003 : finish command "place" in  2.723039s wall, 3.937500s user + 1.718750s system = 5.656250s CPU (207.7%)

RUN-1004 : used memory is 506 MB, reserved memory is 593 MB, peak memory is 858 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 78 to 68
PHY-1001 : Pin misalignment score is improved from 68 to 68
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 91 instances
RUN-1001 : 41 mslices, 42 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 202 nets
RUN-1001 : 121 nets have 2 pins
RUN-1001 : 64 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5600, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 5696, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 5728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025660s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.9%)

PHY-1001 : End global routing;  0.109668s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (114.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.153752s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 78% nets.
PHY-1002 : len = 15544, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.184282s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (135.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 15544, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 15544
PHY-1001 : End DR Iter 1; 0.007562s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.774337s wall, 1.562500s user + 0.296875s system = 1.859375s CPU (104.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.993373s wall, 1.828125s user + 0.296875s system = 2.125000s CPU (106.6%)

RUN-1004 : used memory is 527 MB, reserved memory is 615 MB, peak memory is 869 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  127   out of  19600    0.65%
#reg                   69   out of  19600    0.35%
#le                   162
  #lut only            93   out of    162   57.41%
  #reg only            35   out of    162   21.60%
  #lut&reg             34   out of    162   20.99%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 91
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 202, pip num: 1290
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 227 valid insts, and 4113 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.044911s wall, 3.234375s user + 0.125000s system = 3.359375s CPU (321.5%)

RUN-1004 : used memory is 527 MB, reserved memory is 615 MB, peak memory is 869 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  1.689780s wall, 1.640625s user + 0.046875s system = 1.687500s CPU (99.9%)

RUN-1004 : used memory is 561 MB, reserved memory is 648 MB, peak memory is 869 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.830380s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (4.8%)

RUN-1004 : used memory is 568 MB, reserved memory is 657 MB, peak memory is 869 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.191548s wall, 2.078125s user + 0.093750s system = 2.171875s CPU (23.6%)

RUN-1004 : used memory is 525 MB, reserved memory is 614 MB, peak memory is 869 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  1.815434s wall, 1.812500s user + 0.031250s system = 1.843750s CPU (101.6%)

RUN-1004 : used memory is 559 MB, reserved memory is 647 MB, peak memory is 869 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.844217s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (3.2%)

RUN-1004 : used memory is 567 MB, reserved memory is 656 MB, peak memory is 869 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.317637s wall, 2.140625s user + 0.093750s system = 2.234375s CPU (24.0%)

RUN-1004 : used memory is 522 MB, reserved memory is 611 MB, peak memory is 869 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servoCtrl.v
HDL-1007 : analyze verilog file servo.v
HDL-1007 : analyze verilog file servoCtrl.v
RUN-1002 : start command "elaborate -top servoCtrl"
HDL-1007 : elaborate module servoCtrl in servoCtrl.v(1)
HDL-1007 : elaborate module servo in servo.v(1)
HDL-1200 : Current top model is servoCtrl
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc servoSG90.adc"
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; IOSTANDARD = LVCMOS25; "
RUN-1002 : start command "set_pin_assignment  clk_o   LOCATION = L10; "
RUN-1002 : start command "set_pin_assignment  pwm   LOCATION = M12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  resetb   LOCATION = N11; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "servoCtrl"
SYN-1012 : SanityCheck: Model "servo"
SYN-1011 : Flatten model servoCtrl
SYN-1011 : Flatten model servo
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 300/0 useful/useless nets, 247/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 24 distributor mux.
SYN-1016 : Merged 40 instances.
SYN-1015 : Optimize round 1, 141 better
SYN-1014 : Optimize round 2
SYN-1032 : 169/166 useful/useless nets, 116/36 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 58 better
SYN-1014 : Optimize round 3
SYN-1032 : 161/0 useful/useless nets, 108/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U2/reg2_b5
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 2 better
SYN-1014 : Optimize round 4
SYN-1032 : 160/0 useful/useless nets, 107/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file servoSG90_rtl.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Gate Statistics
#Basic gates           88
  #and                 10
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 69
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ               6

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |servoCtrl |19     |69     |17     |
+--------------------------------------------+

RUN-1002 : start command "export_db servoSG90_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea servoSG90_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 179/0 useful/useless nets, 127/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 228/0 useful/useless nets, 176/0 useful/useless insts
SYN-2501 : Optimize round 1, 55 better
SYN-2501 : Optimize round 2
SYN-1032 : 228/0 useful/useless nets, 176/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 340/0 useful/useless nets, 288/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 30 (3.07), #lev = 3 (1.78)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 89 instances into 33 LUTs, name keeping = 57%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "servoCtrl" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 277/0 useful/useless nets, 225/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 69 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 57 adder to BLE ...
SYN-4008 : Packed 57 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 31 LUT to BLE ...
SYN-4008 : Packed 31 LUT and 9 SEQ to BLE.
SYN-4003 : Packing 60 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (60 nodes)...
SYN-4004 : #1: Packed 25 SEQ (239 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 35 single SEQ's are left
SYN-4011 : Packing model "servoCtrl" (AL_USER_NORMAL) with 66/121 primitive instances ...
RUN-1002 : start command "report_area -file servoSG90_gate.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  127   out of  19600    0.65%
#reg                   69   out of  19600    0.35%
#le                   162
  #lut only            93   out of    162   57.41%
  #reg only            35   out of    162   21.60%
  #lut&reg             34   out of    162   20.99%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |servoCtrl |162   |127   |69    |
+-----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model servoCtrl
RUN-1002 : start command "export_db servoSG90_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_o_pad" drive clk pins.
SYN-4024 : Net "rsclk" drive clk pins.
SYN-4025 : Tag rtl::Net clk_o_pad as clock net
SYN-4025 : Tag rtl::Net rsclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rsclk to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 91 instances
RUN-1001 : 41 mslices, 42 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 203 nets
RUN-1001 : 121 nets have 2 pins
RUN-1001 : 65 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 89 instances, 83 slices, 11 macros(48 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model servoCtrl.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 603, tnet num: 201, tinst num: 89, tnode num: 771, tedge num: 1021.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 201 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 80 clock pins, and constraint 168 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.016394s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 64542
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1198): len = 37508.2, overlap = 0
PHY-3002 : Step(1199): len = 24596.6, overlap = 0
PHY-3002 : Step(1200): len = 20122.3, overlap = 0
PHY-3002 : Step(1201): len = 17215.9, overlap = 0
PHY-3002 : Step(1202): len = 14241.9, overlap = 0
PHY-3002 : Step(1203): len = 11950.1, overlap = 0
PHY-3002 : Step(1204): len = 10639.8, overlap = 0
PHY-3002 : Step(1205): len = 9468.5, overlap = 0
PHY-3002 : Step(1206): len = 8228.6, overlap = 0
PHY-3002 : Step(1207): len = 7329.1, overlap = 0
PHY-3002 : Step(1208): len = 6477.8, overlap = 0
PHY-3002 : Step(1209): len = 6021, overlap = 0
PHY-3002 : Step(1210): len = 5746.2, overlap = 0
PHY-3002 : Step(1211): len = 5775.1, overlap = 0
PHY-3002 : Step(1212): len = 5498, overlap = 0
PHY-3002 : Step(1213): len = 5348.9, overlap = 0
PHY-3002 : Step(1214): len = 5066.8, overlap = 0
PHY-3002 : Step(1215): len = 4874.7, overlap = 0
PHY-3002 : Step(1216): len = 4873, overlap = 0
PHY-3002 : Step(1217): len = 4647.5, overlap = 0
PHY-3002 : Step(1218): len = 4566.4, overlap = 0
PHY-3002 : Step(1219): len = 4357.6, overlap = 0
PHY-3002 : Step(1220): len = 3970.3, overlap = 0
PHY-3002 : Step(1221): len = 3871, overlap = 0
PHY-3002 : Step(1222): len = 3839.4, overlap = 0
PHY-3002 : Step(1223): len = 3821.1, overlap = 0
PHY-3002 : Step(1224): len = 3945.2, overlap = 0
PHY-3002 : Step(1225): len = 3623.5, overlap = 0
PHY-3002 : Step(1226): len = 3314.8, overlap = 0
PHY-3002 : Step(1227): len = 3182.8, overlap = 0
PHY-3002 : Step(1228): len = 2918.9, overlap = 0
PHY-3002 : Step(1229): len = 2864.6, overlap = 0
PHY-3002 : Step(1230): len = 2898.4, overlap = 0
PHY-3002 : Step(1231): len = 2691.6, overlap = 0
PHY-3002 : Step(1232): len = 2654.9, overlap = 0
PHY-3002 : Step(1233): len = 2638.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004777s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1234): len = 2452.1, overlap = 0
PHY-3002 : Step(1235): len = 2448.7, overlap = 0
PHY-3002 : Step(1236): len = 2469.2, overlap = 0
PHY-3002 : Step(1237): len = 2448.7, overlap = 0
PHY-3002 : Step(1238): len = 2439.3, overlap = 0
PHY-3002 : Step(1239): len = 2456.7, overlap = 0
PHY-3002 : Step(1240): len = 2361.4, overlap = 0
PHY-3002 : Step(1241): len = 2338.8, overlap = 0
PHY-3002 : Step(1242): len = 2296.7, overlap = 0
PHY-3002 : Step(1243): len = 2196.2, overlap = 0
PHY-3002 : Step(1244): len = 2148.3, overlap = 0
PHY-3002 : Step(1245): len = 2067.9, overlap = 0
PHY-3002 : Step(1246): len = 2009, overlap = 0
PHY-3002 : Step(1247): len = 1995.1, overlap = 0
PHY-3002 : Step(1248): len = 1982, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.61844e-05
PHY-3002 : Step(1249): len = 1995.2, overlap = 1.5
PHY-3002 : Step(1250): len = 2025.4, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.23687e-05
PHY-3002 : Step(1251): len = 2183.1, overlap = 0.75
PHY-3002 : Step(1252): len = 2320.3, overlap = 0.75
PHY-3002 : Step(1253): len = 2451.7, overlap = 1
PHY-3002 : Step(1254): len = 2447.4, overlap = 0.75
PHY-3002 : Step(1255): len = 2421.1, overlap = 0.75
PHY-3002 : Step(1256): len = 2428.6, overlap = 0.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000184737
PHY-3002 : Step(1257): len = 2371.3, overlap = 0.75
PHY-3002 : Step(1258): len = 2379.2, overlap = 0.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000369475
PHY-3002 : Step(1259): len = 2413.5, overlap = 0.75
PHY-3002 : Step(1260): len = 2413.5, overlap = 0.75
PHY-3002 : Step(1261): len = 2388.3, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032492s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (144.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1262): len = 3855.7, overlap = 0.25
PHY-3002 : Step(1263): len = 3409.6, overlap = 0.75
PHY-3002 : Step(1264): len = 3162.4, overlap = 0.5
PHY-3002 : Step(1265): len = 2958.3, overlap = 1.75
PHY-3002 : Step(1266): len = 2900.5, overlap = 2.25
PHY-3002 : Step(1267): len = 2789.1, overlap = 2.25
PHY-3002 : Step(1268): len = 2699.2, overlap = 2.25
PHY-3002 : Step(1269): len = 2699.2, overlap = 2.25
PHY-3002 : Step(1270): len = 2675.3, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006922s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (225.7%)

PHY-3001 : Legalized: Len = 3622.9, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 3654.9, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 4984, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 5104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022803s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (205.6%)

RUN-1003 : finish command "place" in  2.680208s wall, 3.437500s user + 1.671875s system = 5.109375s CPU (190.6%)

RUN-1004 : used memory is 523 MB, reserved memory is 610 MB, peak memory is 869 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 80 to 71
PHY-1001 : Pin misalignment score is improved from 71 to 70
PHY-1001 : Pin misalignment score is improved from 70 to 70
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 91 instances
RUN-1001 : 41 mslices, 42 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 203 nets
RUN-1001 : 121 nets have 2 pins
RUN-1001 : 65 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 4984, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 5104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028350s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.1%)

PHY-1001 : End global routing;  0.115339s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (108.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.148484s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (115.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 78% nets.
PHY-1002 : len = 15032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 15032
PHY-1001 : End Routed; 0.159851s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (146.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_o_pad will be routed on clock mesh
PHY-1001 : clock net rsclk_gclk_net will be merged with clock rsclk
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.700184s wall, 1.515625s user + 0.281250s system = 1.796875s CPU (105.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.928132s wall, 1.750000s user + 0.281250s system = 2.031250s CPU (105.3%)

RUN-1004 : used memory is 536 MB, reserved memory is 622 MB, peak memory is 871 MB
RUN-1002 : start command "report_area -io_info -file servoSG90_phy.area"
RUN-1001 : standard
***Report Model: servoCtrl***

IO Statistics
#IO                     4
  #input                2
  #output               2
  #inout                0

Utilization Statistics
#lut                  127   out of  19600    0.65%
#reg                   69   out of  19600    0.35%
#le                   162
  #lut only            93   out of    162   57.41%
  #reg only            35   out of    162   21.60%
  #lut&reg             34   out of    162   20.99%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db servoSG90_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 91
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 203, pip num: 1226
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 220 valid insts, and 4000 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file servoSG90.bit.
RUN-1003 : finish command "bitgen -bit servoSG90.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.596280s wall, 2.968750s user + 0.046875s system = 3.015625s CPU (188.9%)

RUN-1004 : used memory is 536 MB, reserved memory is 622 MB, peak memory is 871 MB
RUN-1002 : start command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit servoSG90.bit" in  1.835862s wall, 1.812500s user + 0.031250s system = 1.843750s CPU (100.4%)

RUN-1004 : used memory is 568 MB, reserved memory is 656 MB, peak memory is 871 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.745568s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (4.2%)

RUN-1004 : used memory is 580 MB, reserved memory is 669 MB, peak memory is 871 MB
RUN-1003 : finish command "download -bit servoSG90.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.231259s wall, 2.187500s user + 0.140625s system = 2.328125s CPU (25.2%)

RUN-1004 : used memory is 535 MB, reserved memory is 624 MB, peak memory is 871 MB
GUI-1001 : Download success!
