
canbus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fe0  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cb0  080060f0  080060f0  000160f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  08006da0  08006da0  00016da0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08006da8  08006da8  00016da8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000a4  20000000  08006dac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000147c  200000a4  08006e50  000200a4  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  20001520  08006e50  00021520  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000dd4e  00000000  00000000  000200cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000026a6  00000000  00000000  0002de1b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000978  00000000  00000000  000304c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000870  00000000  00000000  00030e40  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000052f9  00000000  00000000  000316b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00003881  00000000  00000000  000369a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003a22a  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00002d14  00000000  00000000  0003a2a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stab         0000003c  00000000  00000000  0003cfbc  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      00000076  00000000  00000000  0003cff8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000a4 	.word	0x200000a4
 800012c:	00000000 	.word	0x00000000
 8000130:	080060d8 	.word	0x080060d8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000a8 	.word	0x200000a8
 800014c:	080060d8 	.word	0x080060d8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__gedf2>:
 80008f4:	f04f 3cff 	mov.w	ip, #4294967295
 80008f8:	e006      	b.n	8000908 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__ledf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	e002      	b.n	8000908 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__cmpdf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	f84d cd04 	str.w	ip, [sp, #-4]!
 800090c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000918:	bf18      	it	ne
 800091a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800091e:	d01b      	beq.n	8000958 <__cmpdf2+0x54>
 8000920:	b001      	add	sp, #4
 8000922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000926:	bf0c      	ite	eq
 8000928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800092c:	ea91 0f03 	teqne	r1, r3
 8000930:	bf02      	ittt	eq
 8000932:	ea90 0f02 	teqeq	r0, r2
 8000936:	2000      	moveq	r0, #0
 8000938:	4770      	bxeq	lr
 800093a:	f110 0f00 	cmn.w	r0, #0
 800093e:	ea91 0f03 	teq	r1, r3
 8000942:	bf58      	it	pl
 8000944:	4299      	cmppl	r1, r3
 8000946:	bf08      	it	eq
 8000948:	4290      	cmpeq	r0, r2
 800094a:	bf2c      	ite	cs
 800094c:	17d8      	asrcs	r0, r3, #31
 800094e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000952:	f040 0001 	orr.w	r0, r0, #1
 8000956:	4770      	bx	lr
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d102      	bne.n	8000968 <__cmpdf2+0x64>
 8000962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000966:	d107      	bne.n	8000978 <__cmpdf2+0x74>
 8000968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800096c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000970:	d1d6      	bne.n	8000920 <__cmpdf2+0x1c>
 8000972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000976:	d0d3      	beq.n	8000920 <__cmpdf2+0x1c>
 8000978:	f85d 0b04 	ldr.w	r0, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop

08000980 <__aeabi_cdrcmple>:
 8000980:	4684      	mov	ip, r0
 8000982:	4610      	mov	r0, r2
 8000984:	4662      	mov	r2, ip
 8000986:	468c      	mov	ip, r1
 8000988:	4619      	mov	r1, r3
 800098a:	4663      	mov	r3, ip
 800098c:	e000      	b.n	8000990 <__aeabi_cdcmpeq>
 800098e:	bf00      	nop

08000990 <__aeabi_cdcmpeq>:
 8000990:	b501      	push	{r0, lr}
 8000992:	f7ff ffb7 	bl	8000904 <__cmpdf2>
 8000996:	2800      	cmp	r0, #0
 8000998:	bf48      	it	mi
 800099a:	f110 0f00 	cmnmi.w	r0, #0
 800099e:	bd01      	pop	{r0, pc}

080009a0 <__aeabi_dcmpeq>:
 80009a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a4:	f7ff fff4 	bl	8000990 <__aeabi_cdcmpeq>
 80009a8:	bf0c      	ite	eq
 80009aa:	2001      	moveq	r0, #1
 80009ac:	2000      	movne	r0, #0
 80009ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b2:	bf00      	nop

080009b4 <__aeabi_dcmplt>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff ffea 	bl	8000990 <__aeabi_cdcmpeq>
 80009bc:	bf34      	ite	cc
 80009be:	2001      	movcc	r0, #1
 80009c0:	2000      	movcs	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmple>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffe0 	bl	8000990 <__aeabi_cdcmpeq>
 80009d0:	bf94      	ite	ls
 80009d2:	2001      	movls	r0, #1
 80009d4:	2000      	movhi	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmpge>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffce 	bl	8000980 <__aeabi_cdrcmple>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpgt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffc4 	bl	8000980 <__aeabi_cdrcmple>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpun>:
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__aeabi_dcmpun+0x10>
 8000a0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a12:	d10a      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a1c:	d102      	bne.n	8000a24 <__aeabi_dcmpun+0x20>
 8000a1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a22:	d102      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	f04f 0001 	mov.w	r0, #1
 8000a2e:	4770      	bx	lr

08000a30 <__aeabi_d2iz>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a38:	d215      	bcs.n	8000a66 <__aeabi_d2iz+0x36>
 8000a3a:	d511      	bpl.n	8000a60 <__aeabi_d2iz+0x30>
 8000a3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a44:	d912      	bls.n	8000a6c <__aeabi_d2iz+0x3c>
 8000a46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a56:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5a:	bf18      	it	ne
 8000a5c:	4240      	negne	r0, r0
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d105      	bne.n	8000a78 <__aeabi_d2iz+0x48>
 8000a6c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a70:	bf08      	it	eq
 8000a72:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a76:	4770      	bx	lr
 8000a78:	f04f 0000 	mov.w	r0, #0
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop

08000a80 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000a80:	b480      	push	{r7}
 8000a82:	b083      	sub	sp, #12
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	f103 0208 	add.w	r2, r3, #8
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	f04f 32ff 	mov.w	r2, #4294967295
 8000a98:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	f103 0208 	add.w	r2, r3, #8
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	f103 0208 	add.w	r2, r3, #8
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000ab4:	bf00      	nop
 8000ab6:	370c      	adds	r7, #12
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bc80      	pop	{r7}
 8000abc:	4770      	bx	lr

08000abe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000abe:	b480      	push	{r7}
 8000ac0:	b083      	sub	sp, #12
 8000ac2:	af00      	add	r7, sp, #0
 8000ac4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	2200      	movs	r2, #0
 8000aca:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000acc:	bf00      	nop
 8000ace:	370c      	adds	r7, #12
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bc80      	pop	{r7}
 8000ad4:	4770      	bx	lr

08000ad6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000ad6:	b480      	push	{r7}
 8000ad8:	b085      	sub	sp, #20
 8000ada:	af00      	add	r7, sp, #0
 8000adc:	6078      	str	r0, [r7, #4]
 8000ade:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	68fa      	ldr	r2, [r7, #12]
 8000aea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	689a      	ldr	r2, [r3, #8]
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	689b      	ldr	r3, [r3, #8]
 8000af8:	683a      	ldr	r2, [r7, #0]
 8000afa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	683a      	ldr	r2, [r7, #0]
 8000b00:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	687a      	ldr	r2, [r7, #4]
 8000b06:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	1c5a      	adds	r2, r3, #1
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	601a      	str	r2, [r3, #0]
}
 8000b12:	bf00      	nop
 8000b14:	3714      	adds	r7, #20
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bc80      	pop	{r7}
 8000b1a:	4770      	bx	lr

08000b1c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b085      	sub	sp, #20
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
 8000b24:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000b2c:	68bb      	ldr	r3, [r7, #8]
 8000b2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b32:	d103      	bne.n	8000b3c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	691b      	ldr	r3, [r3, #16]
 8000b38:	60fb      	str	r3, [r7, #12]
 8000b3a:	e00c      	b.n	8000b56 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	3308      	adds	r3, #8
 8000b40:	60fb      	str	r3, [r7, #12]
 8000b42:	e002      	b.n	8000b4a <vListInsert+0x2e>
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	685b      	ldr	r3, [r3, #4]
 8000b48:	60fb      	str	r3, [r7, #12]
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	68bb      	ldr	r3, [r7, #8]
 8000b52:	429a      	cmp	r2, r3
 8000b54:	d9f6      	bls.n	8000b44 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	685a      	ldr	r2, [r3, #4]
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	685b      	ldr	r3, [r3, #4]
 8000b62:	683a      	ldr	r2, [r7, #0]
 8000b64:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	68fa      	ldr	r2, [r7, #12]
 8000b6a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	683a      	ldr	r2, [r7, #0]
 8000b70:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	687a      	ldr	r2, [r7, #4]
 8000b76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	1c5a      	adds	r2, r3, #1
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	601a      	str	r2, [r3, #0]
}
 8000b82:	bf00      	nop
 8000b84:	3714      	adds	r7, #20
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bc80      	pop	{r7}
 8000b8a:	4770      	bx	lr

08000b8c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b085      	sub	sp, #20
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	691b      	ldr	r3, [r3, #16]
 8000b98:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	685b      	ldr	r3, [r3, #4]
 8000b9e:	687a      	ldr	r2, [r7, #4]
 8000ba0:	6892      	ldr	r2, [r2, #8]
 8000ba2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	689b      	ldr	r3, [r3, #8]
 8000ba8:	687a      	ldr	r2, [r7, #4]
 8000baa:	6852      	ldr	r2, [r2, #4]
 8000bac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	685a      	ldr	r2, [r3, #4]
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	429a      	cmp	r2, r3
 8000bb6:	d103      	bne.n	8000bc0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	689a      	ldr	r2, [r3, #8]
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	1e5a      	subs	r2, r3, #1
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	681b      	ldr	r3, [r3, #0]
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	3714      	adds	r7, #20
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bc80      	pop	{r7}
 8000bdc:	4770      	bx	lr
	...

08000be0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8000be0:	b480      	push	{r7}
 8000be2:	b085      	sub	sp, #20
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	60f8      	str	r0, [r7, #12]
 8000be8:	60b9      	str	r1, [r7, #8]
 8000bea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	3b04      	subs	r3, #4
 8000bf0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000bf8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	3b04      	subs	r3, #4
 8000bfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8000c00:	68bb      	ldr	r3, [r7, #8]
 8000c02:	f023 0201 	bic.w	r2, r3, #1
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	3b04      	subs	r3, #4
 8000c0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8000c10:	4a08      	ldr	r2, [pc, #32]	; (8000c34 <pxPortInitialiseStack+0x54>)
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	3b14      	subs	r3, #20
 8000c1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8000c1c:	687a      	ldr	r2, [r7, #4]
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	3b20      	subs	r3, #32
 8000c26:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8000c28:	68fb      	ldr	r3, [r7, #12]
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3714      	adds	r7, #20
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bc80      	pop	{r7}
 8000c32:	4770      	bx	lr
 8000c34:	08000c39 	.word	0x08000c39

08000c38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b085      	sub	sp, #20
 8000c3c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8000c42:	4b10      	ldr	r3, [pc, #64]	; (8000c84 <prvTaskExitError+0x4c>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c4a:	d009      	beq.n	8000c60 <prvTaskExitError+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000c4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c50:	f383 8811 	msr	BASEPRI, r3
 8000c54:	f3bf 8f6f 	isb	sy
 8000c58:	f3bf 8f4f 	dsb	sy
 8000c5c:	60fb      	str	r3, [r7, #12]
 8000c5e:	e7fe      	b.n	8000c5e <prvTaskExitError+0x26>
 8000c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c64:	f383 8811 	msr	BASEPRI, r3
 8000c68:	f3bf 8f6f 	isb	sy
 8000c6c:	f3bf 8f4f 	dsb	sy
 8000c70:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8000c72:	bf00      	nop
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d0fc      	beq.n	8000c74 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8000c7a:	bf00      	nop
 8000c7c:	3714      	adds	r7, #20
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bc80      	pop	{r7}
 8000c82:	4770      	bx	lr
 8000c84:	20000000 	.word	0x20000000
	...

08000c90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8000c90:	4b07      	ldr	r3, [pc, #28]	; (8000cb0 <pxCurrentTCBConst2>)
 8000c92:	6819      	ldr	r1, [r3, #0]
 8000c94:	6808      	ldr	r0, [r1, #0]
 8000c96:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000c9a:	f380 8809 	msr	PSP, r0
 8000c9e:	f3bf 8f6f 	isb	sy
 8000ca2:	f04f 0000 	mov.w	r0, #0
 8000ca6:	f380 8811 	msr	BASEPRI, r0
 8000caa:	f04e 0e0d 	orr.w	lr, lr, #13
 8000cae:	4770      	bx	lr

08000cb0 <pxCurrentTCBConst2>:
 8000cb0:	200000c8 	.word	0x200000c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8000cb4:	bf00      	nop
 8000cb6:	bf00      	nop

08000cb8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8000cb8:	4806      	ldr	r0, [pc, #24]	; (8000cd4 <prvPortStartFirstTask+0x1c>)
 8000cba:	6800      	ldr	r0, [r0, #0]
 8000cbc:	6800      	ldr	r0, [r0, #0]
 8000cbe:	f380 8808 	msr	MSP, r0
 8000cc2:	b662      	cpsie	i
 8000cc4:	b661      	cpsie	f
 8000cc6:	f3bf 8f4f 	dsb	sy
 8000cca:	f3bf 8f6f 	isb	sy
 8000cce:	df00      	svc	0
 8000cd0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8000cd2:	bf00      	nop
 8000cd4:	e000ed08 	.word	0xe000ed08

08000cd8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b084      	sub	sp, #16
 8000cdc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8000cde:	4b31      	ldr	r3, [pc, #196]	; (8000da4 <xPortStartScheduler+0xcc>)
 8000ce0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	b2db      	uxtb	r3, r3
 8000ce8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	22ff      	movs	r2, #255	; 0xff
 8000cee:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	b2db      	uxtb	r3, r3
 8000cf6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000cf8:	78fb      	ldrb	r3, [r7, #3]
 8000cfa:	b2db      	uxtb	r3, r3
 8000cfc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000d00:	b2da      	uxtb	r2, r3
 8000d02:	4b29      	ldr	r3, [pc, #164]	; (8000da8 <xPortStartScheduler+0xd0>)
 8000d04:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8000d06:	4b29      	ldr	r3, [pc, #164]	; (8000dac <xPortStartScheduler+0xd4>)
 8000d08:	2207      	movs	r2, #7
 8000d0a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000d0c:	e009      	b.n	8000d22 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8000d0e:	4b27      	ldr	r3, [pc, #156]	; (8000dac <xPortStartScheduler+0xd4>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	3b01      	subs	r3, #1
 8000d14:	4a25      	ldr	r2, [pc, #148]	; (8000dac <xPortStartScheduler+0xd4>)
 8000d16:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8000d18:	78fb      	ldrb	r3, [r7, #3]
 8000d1a:	b2db      	uxtb	r3, r3
 8000d1c:	005b      	lsls	r3, r3, #1
 8000d1e:	b2db      	uxtb	r3, r3
 8000d20:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000d22:	78fb      	ldrb	r3, [r7, #3]
 8000d24:	b2db      	uxtb	r3, r3
 8000d26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d2a:	2b80      	cmp	r3, #128	; 0x80
 8000d2c:	d0ef      	beq.n	8000d0e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8000d2e:	4b1f      	ldr	r3, [pc, #124]	; (8000dac <xPortStartScheduler+0xd4>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f1c3 0307 	rsb	r3, r3, #7
 8000d36:	2b04      	cmp	r3, #4
 8000d38:	d009      	beq.n	8000d4e <xPortStartScheduler+0x76>
 8000d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d3e:	f383 8811 	msr	BASEPRI, r3
 8000d42:	f3bf 8f6f 	isb	sy
 8000d46:	f3bf 8f4f 	dsb	sy
 8000d4a:	60bb      	str	r3, [r7, #8]
 8000d4c:	e7fe      	b.n	8000d4c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8000d4e:	4b17      	ldr	r3, [pc, #92]	; (8000dac <xPortStartScheduler+0xd4>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	021b      	lsls	r3, r3, #8
 8000d54:	4a15      	ldr	r2, [pc, #84]	; (8000dac <xPortStartScheduler+0xd4>)
 8000d56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8000d58:	4b14      	ldr	r3, [pc, #80]	; (8000dac <xPortStartScheduler+0xd4>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000d60:	4a12      	ldr	r2, [pc, #72]	; (8000dac <xPortStartScheduler+0xd4>)
 8000d62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	b2da      	uxtb	r2, r3
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8000d6c:	4a10      	ldr	r2, [pc, #64]	; (8000db0 <xPortStartScheduler+0xd8>)
 8000d6e:	4b10      	ldr	r3, [pc, #64]	; (8000db0 <xPortStartScheduler+0xd8>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8000d78:	4a0d      	ldr	r2, [pc, #52]	; (8000db0 <xPortStartScheduler+0xd8>)
 8000d7a:	4b0d      	ldr	r3, [pc, #52]	; (8000db0 <xPortStartScheduler+0xd8>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8000d82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8000d84:	f000 f8b0 	bl	8000ee8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8000d88:	4b0a      	ldr	r3, [pc, #40]	; (8000db4 <xPortStartScheduler+0xdc>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8000d8e:	f7ff ff93 	bl	8000cb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8000d92:	f001 f8d5 	bl	8001f40 <vTaskSwitchContext>
	prvTaskExitError();
 8000d96:	f7ff ff4f 	bl	8000c38 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8000d9a:	2300      	movs	r3, #0
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	3710      	adds	r7, #16
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	e000e400 	.word	0xe000e400
 8000da8:	200000c0 	.word	0x200000c0
 8000dac:	200000c4 	.word	0x200000c4
 8000db0:	e000ed20 	.word	0xe000ed20
 8000db4:	20000000 	.word	0x20000000

08000db8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000dc2:	f383 8811 	msr	BASEPRI, r3
 8000dc6:	f3bf 8f6f 	isb	sy
 8000dca:	f3bf 8f4f 	dsb	sy
 8000dce:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8000dd0:	4b0e      	ldr	r3, [pc, #56]	; (8000e0c <vPortEnterCritical+0x54>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	3301      	adds	r3, #1
 8000dd6:	4a0d      	ldr	r2, [pc, #52]	; (8000e0c <vPortEnterCritical+0x54>)
 8000dd8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8000dda:	4b0c      	ldr	r3, [pc, #48]	; (8000e0c <vPortEnterCritical+0x54>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d10e      	bne.n	8000e00 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8000de2:	4b0b      	ldr	r3, [pc, #44]	; (8000e10 <vPortEnterCritical+0x58>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d009      	beq.n	8000e00 <vPortEnterCritical+0x48>
 8000dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000df0:	f383 8811 	msr	BASEPRI, r3
 8000df4:	f3bf 8f6f 	isb	sy
 8000df8:	f3bf 8f4f 	dsb	sy
 8000dfc:	603b      	str	r3, [r7, #0]
 8000dfe:	e7fe      	b.n	8000dfe <vPortEnterCritical+0x46>
	}
}
 8000e00:	bf00      	nop
 8000e02:	370c      	adds	r7, #12
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bc80      	pop	{r7}
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	20000000 	.word	0x20000000
 8000e10:	e000ed04 	.word	0xe000ed04

08000e14 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8000e1a:	4b10      	ldr	r3, [pc, #64]	; (8000e5c <vPortExitCritical+0x48>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d109      	bne.n	8000e36 <vPortExitCritical+0x22>
 8000e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e26:	f383 8811 	msr	BASEPRI, r3
 8000e2a:	f3bf 8f6f 	isb	sy
 8000e2e:	f3bf 8f4f 	dsb	sy
 8000e32:	607b      	str	r3, [r7, #4]
 8000e34:	e7fe      	b.n	8000e34 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8000e36:	4b09      	ldr	r3, [pc, #36]	; (8000e5c <vPortExitCritical+0x48>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	3b01      	subs	r3, #1
 8000e3c:	4a07      	ldr	r2, [pc, #28]	; (8000e5c <vPortExitCritical+0x48>)
 8000e3e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8000e40:	4b06      	ldr	r3, [pc, #24]	; (8000e5c <vPortExitCritical+0x48>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d104      	bne.n	8000e52 <vPortExitCritical+0x3e>
 8000e48:	2300      	movs	r3, #0
 8000e4a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8000e52:	bf00      	nop
 8000e54:	370c      	adds	r7, #12
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bc80      	pop	{r7}
 8000e5a:	4770      	bx	lr
 8000e5c:	20000000 	.word	0x20000000

08000e60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8000e60:	f3ef 8009 	mrs	r0, PSP
 8000e64:	f3bf 8f6f 	isb	sy
 8000e68:	4b0d      	ldr	r3, [pc, #52]	; (8000ea0 <pxCurrentTCBConst>)
 8000e6a:	681a      	ldr	r2, [r3, #0]
 8000e6c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000e70:	6010      	str	r0, [r2, #0]
 8000e72:	e92d 4008 	stmdb	sp!, {r3, lr}
 8000e76:	f04f 0050 	mov.w	r0, #80	; 0x50
 8000e7a:	f380 8811 	msr	BASEPRI, r0
 8000e7e:	f001 f85f 	bl	8001f40 <vTaskSwitchContext>
 8000e82:	f04f 0000 	mov.w	r0, #0
 8000e86:	f380 8811 	msr	BASEPRI, r0
 8000e8a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000e8e:	6819      	ldr	r1, [r3, #0]
 8000e90:	6808      	ldr	r0, [r1, #0]
 8000e92:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000e96:	f380 8809 	msr	PSP, r0
 8000e9a:	f3bf 8f6f 	isb	sy
 8000e9e:	4770      	bx	lr

08000ea0 <pxCurrentTCBConst>:
 8000ea0:	200000c8 	.word	0x200000c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8000ea4:	bf00      	nop
 8000ea6:	bf00      	nop

08000ea8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
	__asm volatile
 8000eae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000eb2:	f383 8811 	msr	BASEPRI, r3
 8000eb6:	f3bf 8f6f 	isb	sy
 8000eba:	f3bf 8f4f 	dsb	sy
 8000ebe:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8000ec0:	f000 ff86 	bl	8001dd0 <xTaskIncrementTick>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d003      	beq.n	8000ed2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8000eca:	4b06      	ldr	r3, [pc, #24]	; (8000ee4 <SysTick_Handler+0x3c>)
 8000ecc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000ed0:	601a      	str	r2, [r3, #0]
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8000edc:	bf00      	nop
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	e000ed04 	.word	0xe000ed04

08000ee8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8000eec:	4b08      	ldr	r3, [pc, #32]	; (8000f10 <vPortSetupTimerInterrupt+0x28>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8000ef2:	4b08      	ldr	r3, [pc, #32]	; (8000f14 <vPortSetupTimerInterrupt+0x2c>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8000ef8:	4b07      	ldr	r3, [pc, #28]	; (8000f18 <vPortSetupTimerInterrupt+0x30>)
 8000efa:	f64d 22bf 	movw	r2, #55999	; 0xdabf
 8000efe:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8000f00:	4b03      	ldr	r3, [pc, #12]	; (8000f10 <vPortSetupTimerInterrupt+0x28>)
 8000f02:	2207      	movs	r2, #7
 8000f04:	601a      	str	r2, [r3, #0]
}
 8000f06:	bf00      	nop
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bc80      	pop	{r7}
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	e000e010 	.word	0xe000e010
 8000f14:	e000e018 	.word	0xe000e018
 8000f18:	e000e014 	.word	0xe000e014

08000f1c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b085      	sub	sp, #20
 8000f20:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8000f22:	f3ef 8305 	mrs	r3, IPSR
 8000f26:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	2b0f      	cmp	r3, #15
 8000f2c:	d913      	bls.n	8000f56 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8000f2e:	4a15      	ldr	r2, [pc, #84]	; (8000f84 <vPortValidateInterruptPriority+0x68>)
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	4413      	add	r3, r2
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8000f38:	4b13      	ldr	r3, [pc, #76]	; (8000f88 <vPortValidateInterruptPriority+0x6c>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	7afa      	ldrb	r2, [r7, #11]
 8000f3e:	429a      	cmp	r2, r3
 8000f40:	d209      	bcs.n	8000f56 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8000f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f46:	f383 8811 	msr	BASEPRI, r3
 8000f4a:	f3bf 8f6f 	isb	sy
 8000f4e:	f3bf 8f4f 	dsb	sy
 8000f52:	607b      	str	r3, [r7, #4]
 8000f54:	e7fe      	b.n	8000f54 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8000f56:	4b0d      	ldr	r3, [pc, #52]	; (8000f8c <vPortValidateInterruptPriority+0x70>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8000f5e:	4b0c      	ldr	r3, [pc, #48]	; (8000f90 <vPortValidateInterruptPriority+0x74>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	429a      	cmp	r2, r3
 8000f64:	d909      	bls.n	8000f7a <vPortValidateInterruptPriority+0x5e>
 8000f66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f6a:	f383 8811 	msr	BASEPRI, r3
 8000f6e:	f3bf 8f6f 	isb	sy
 8000f72:	f3bf 8f4f 	dsb	sy
 8000f76:	603b      	str	r3, [r7, #0]
 8000f78:	e7fe      	b.n	8000f78 <vPortValidateInterruptPriority+0x5c>
	}
 8000f7a:	bf00      	nop
 8000f7c:	3714      	adds	r7, #20
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bc80      	pop	{r7}
 8000f82:	4770      	bx	lr
 8000f84:	e000e3f0 	.word	0xe000e3f0
 8000f88:	200000c0 	.word	0x200000c0
 8000f8c:	e000ed0c 	.word	0xe000ed0c
 8000f90:	200000c4 	.word	0x200000c4

08000f94 <pvPortMalloc>:
#endif

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
void *pvReturn;

	vTaskSuspendAll();
 8000f9c:	f000 fe60 	bl	8001c60 <vTaskSuspendAll>
	{
		pvReturn = malloc( xWantedSize );
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f004 ff0d 	bl	8005dc0 <malloc>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	60fb      	str	r3, [r7, #12]
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8000faa:	f000 fe67 	bl	8001c7c <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
 8000fae:	68fb      	ldr	r3, [r7, #12]
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	3710      	adds	r7, #16
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
	if( pv )
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d006      	beq.n	8000fd4 <vPortFree+0x1c>
	{
		vTaskSuspendAll();
 8000fc6:	f000 fe4b 	bl	8001c60 <vTaskSuspendAll>
		{
			free( pv );
 8000fca:	6878      	ldr	r0, [r7, #4]
 8000fcc:	f004 ff00 	bl	8005dd0 <free>
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
 8000fd0:	f000 fe54 	bl	8001c7c <xTaskResumeAll>
	}
}
 8000fd4:	bf00      	nop
 8000fd6:	3708      	adds	r7, #8
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
 8000fe4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d109      	bne.n	8001004 <xQueueGenericReset+0x28>
 8000ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ff4:	f383 8811 	msr	BASEPRI, r3
 8000ff8:	f3bf 8f6f 	isb	sy
 8000ffc:	f3bf 8f4f 	dsb	sy
 8001000:	60bb      	str	r3, [r7, #8]
 8001002:	e7fe      	b.n	8001002 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8001004:	f7ff fed8 	bl	8000db8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001010:	68f9      	ldr	r1, [r7, #12]
 8001012:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001014:	fb01 f303 	mul.w	r3, r1, r3
 8001018:	441a      	add	r2, r3
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	2200      	movs	r2, #0
 8001022:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	681a      	ldr	r2, [r3, #0]
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001034:	3b01      	subs	r3, #1
 8001036:	68f9      	ldr	r1, [r7, #12]
 8001038:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800103a:	fb01 f303 	mul.w	r3, r1, r3
 800103e:	441a      	add	r2, r3
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	22ff      	movs	r2, #255	; 0xff
 8001048:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	22ff      	movs	r2, #255	; 0xff
 8001050:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d114      	bne.n	8001084 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	691b      	ldr	r3, [r3, #16]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d01a      	beq.n	8001098 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	3310      	adds	r3, #16
 8001066:	4618      	mov	r0, r3
 8001068:	f001 f812 	bl	8002090 <xTaskRemoveFromEventList>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d012      	beq.n	8001098 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001072:	4b0d      	ldr	r3, [pc, #52]	; (80010a8 <xQueueGenericReset+0xcc>)
 8001074:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001078:	601a      	str	r2, [r3, #0]
 800107a:	f3bf 8f4f 	dsb	sy
 800107e:	f3bf 8f6f 	isb	sy
 8001082:	e009      	b.n	8001098 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	3310      	adds	r3, #16
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff fcf9 	bl	8000a80 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	3324      	adds	r3, #36	; 0x24
 8001092:	4618      	mov	r0, r3
 8001094:	f7ff fcf4 	bl	8000a80 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001098:	f7ff febc 	bl	8000e14 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800109c:	2301      	movs	r3, #1
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3710      	adds	r7, #16
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	e000ed04 	.word	0xe000ed04

080010ac <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b08a      	sub	sp, #40	; 0x28
 80010b0:	af02      	add	r7, sp, #8
 80010b2:	60f8      	str	r0, [r7, #12]
 80010b4:	60b9      	str	r1, [r7, #8]
 80010b6:	4613      	mov	r3, r2
 80010b8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d109      	bne.n	80010d4 <xQueueGenericCreate+0x28>
 80010c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80010c4:	f383 8811 	msr	BASEPRI, r3
 80010c8:	f3bf 8f6f 	isb	sy
 80010cc:	f3bf 8f4f 	dsb	sy
 80010d0:	613b      	str	r3, [r7, #16]
 80010d2:	e7fe      	b.n	80010d2 <xQueueGenericCreate+0x26>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	68ba      	ldr	r2, [r7, #8]
 80010d8:	fb02 f303 	mul.w	r3, r2, r3
 80010dc:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80010de:	69fb      	ldr	r3, [r7, #28]
 80010e0:	3348      	adds	r3, #72	; 0x48
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff ff56 	bl	8000f94 <pvPortMalloc>
 80010e8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80010ea:	69bb      	ldr	r3, [r7, #24]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d00d      	beq.n	800110c <xQueueGenericCreate+0x60>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80010f0:	69bb      	ldr	r3, [r7, #24]
 80010f2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	3348      	adds	r3, #72	; 0x48
 80010f8:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80010fa:	79fa      	ldrb	r2, [r7, #7]
 80010fc:	69bb      	ldr	r3, [r7, #24]
 80010fe:	9300      	str	r3, [sp, #0]
 8001100:	4613      	mov	r3, r2
 8001102:	697a      	ldr	r2, [r7, #20]
 8001104:	68b9      	ldr	r1, [r7, #8]
 8001106:	68f8      	ldr	r0, [r7, #12]
 8001108:	f000 f805 	bl	8001116 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800110c:	69bb      	ldr	r3, [r7, #24]
	}
 800110e:	4618      	mov	r0, r3
 8001110:	3720      	adds	r7, #32
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}

08001116 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001116:	b580      	push	{r7, lr}
 8001118:	b084      	sub	sp, #16
 800111a:	af00      	add	r7, sp, #0
 800111c:	60f8      	str	r0, [r7, #12]
 800111e:	60b9      	str	r1, [r7, #8]
 8001120:	607a      	str	r2, [r7, #4]
 8001122:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001124:	68bb      	ldr	r3, [r7, #8]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d103      	bne.n	8001132 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800112a:	69bb      	ldr	r3, [r7, #24]
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	e002      	b.n	8001138 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001132:	69bb      	ldr	r3, [r7, #24]
 8001134:	687a      	ldr	r2, [r7, #4]
 8001136:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001138:	69bb      	ldr	r3, [r7, #24]
 800113a:	68fa      	ldr	r2, [r7, #12]
 800113c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800113e:	69bb      	ldr	r3, [r7, #24]
 8001140:	68ba      	ldr	r2, [r7, #8]
 8001142:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001144:	2101      	movs	r1, #1
 8001146:	69b8      	ldr	r0, [r7, #24]
 8001148:	f7ff ff48 	bl	8000fdc <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800114c:	bf00      	nop
 800114e:	3710      	adds	r7, #16
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}

08001154 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b08e      	sub	sp, #56	; 0x38
 8001158:	af00      	add	r7, sp, #0
 800115a:	60f8      	str	r0, [r7, #12]
 800115c:	60b9      	str	r1, [r7, #8]
 800115e:	607a      	str	r2, [r7, #4]
 8001160:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001162:	2300      	movs	r3, #0
 8001164:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800116a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800116c:	2b00      	cmp	r3, #0
 800116e:	d109      	bne.n	8001184 <xQueueGenericSend+0x30>
 8001170:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001174:	f383 8811 	msr	BASEPRI, r3
 8001178:	f3bf 8f6f 	isb	sy
 800117c:	f3bf 8f4f 	dsb	sy
 8001180:	62bb      	str	r3, [r7, #40]	; 0x28
 8001182:	e7fe      	b.n	8001182 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d103      	bne.n	8001192 <xQueueGenericSend+0x3e>
 800118a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800118c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800118e:	2b00      	cmp	r3, #0
 8001190:	d101      	bne.n	8001196 <xQueueGenericSend+0x42>
 8001192:	2301      	movs	r3, #1
 8001194:	e000      	b.n	8001198 <xQueueGenericSend+0x44>
 8001196:	2300      	movs	r3, #0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d109      	bne.n	80011b0 <xQueueGenericSend+0x5c>
 800119c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011a0:	f383 8811 	msr	BASEPRI, r3
 80011a4:	f3bf 8f6f 	isb	sy
 80011a8:	f3bf 8f4f 	dsb	sy
 80011ac:	627b      	str	r3, [r7, #36]	; 0x24
 80011ae:	e7fe      	b.n	80011ae <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	2b02      	cmp	r3, #2
 80011b4:	d103      	bne.n	80011be <xQueueGenericSend+0x6a>
 80011b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	d101      	bne.n	80011c2 <xQueueGenericSend+0x6e>
 80011be:	2301      	movs	r3, #1
 80011c0:	e000      	b.n	80011c4 <xQueueGenericSend+0x70>
 80011c2:	2300      	movs	r3, #0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d109      	bne.n	80011dc <xQueueGenericSend+0x88>
 80011c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011cc:	f383 8811 	msr	BASEPRI, r3
 80011d0:	f3bf 8f6f 	isb	sy
 80011d4:	f3bf 8f4f 	dsb	sy
 80011d8:	623b      	str	r3, [r7, #32]
 80011da:	e7fe      	b.n	80011da <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80011dc:	f001 f8f0 	bl	80023c0 <xTaskGetSchedulerState>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d102      	bne.n	80011ec <xQueueGenericSend+0x98>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d101      	bne.n	80011f0 <xQueueGenericSend+0x9c>
 80011ec:	2301      	movs	r3, #1
 80011ee:	e000      	b.n	80011f2 <xQueueGenericSend+0x9e>
 80011f0:	2300      	movs	r3, #0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d109      	bne.n	800120a <xQueueGenericSend+0xb6>
 80011f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011fa:	f383 8811 	msr	BASEPRI, r3
 80011fe:	f3bf 8f6f 	isb	sy
 8001202:	f3bf 8f4f 	dsb	sy
 8001206:	61fb      	str	r3, [r7, #28]
 8001208:	e7fe      	b.n	8001208 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800120a:	f7ff fdd5 	bl	8000db8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800120e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001210:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001214:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001216:	429a      	cmp	r2, r3
 8001218:	d302      	bcc.n	8001220 <xQueueGenericSend+0xcc>
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	2b02      	cmp	r3, #2
 800121e:	d129      	bne.n	8001274 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001220:	683a      	ldr	r2, [r7, #0]
 8001222:	68b9      	ldr	r1, [r7, #8]
 8001224:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001226:	f000 fa25 	bl	8001674 <prvCopyDataToQueue>
 800122a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800122c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800122e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001230:	2b00      	cmp	r3, #0
 8001232:	d010      	beq.n	8001256 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001236:	3324      	adds	r3, #36	; 0x24
 8001238:	4618      	mov	r0, r3
 800123a:	f000 ff29 	bl	8002090 <xTaskRemoveFromEventList>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d013      	beq.n	800126c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001244:	4b3f      	ldr	r3, [pc, #252]	; (8001344 <xQueueGenericSend+0x1f0>)
 8001246:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	f3bf 8f4f 	dsb	sy
 8001250:	f3bf 8f6f 	isb	sy
 8001254:	e00a      	b.n	800126c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001258:	2b00      	cmp	r3, #0
 800125a:	d007      	beq.n	800126c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800125c:	4b39      	ldr	r3, [pc, #228]	; (8001344 <xQueueGenericSend+0x1f0>)
 800125e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001262:	601a      	str	r2, [r3, #0]
 8001264:	f3bf 8f4f 	dsb	sy
 8001268:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800126c:	f7ff fdd2 	bl	8000e14 <vPortExitCritical>
				return pdPASS;
 8001270:	2301      	movs	r3, #1
 8001272:	e063      	b.n	800133c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d103      	bne.n	8001282 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800127a:	f7ff fdcb 	bl	8000e14 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800127e:	2300      	movs	r3, #0
 8001280:	e05c      	b.n	800133c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001282:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001284:	2b00      	cmp	r3, #0
 8001286:	d106      	bne.n	8001296 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001288:	f107 0314 	add.w	r3, r7, #20
 800128c:	4618      	mov	r0, r3
 800128e:	f000 ff61 	bl	8002154 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001292:	2301      	movs	r3, #1
 8001294:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001296:	f7ff fdbd 	bl	8000e14 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800129a:	f000 fce1 	bl	8001c60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800129e:	f7ff fd8b 	bl	8000db8 <vPortEnterCritical>
 80012a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80012a8:	b25b      	sxtb	r3, r3
 80012aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012ae:	d103      	bne.n	80012b8 <xQueueGenericSend+0x164>
 80012b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012b2:	2200      	movs	r2, #0
 80012b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80012b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80012be:	b25b      	sxtb	r3, r3
 80012c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012c4:	d103      	bne.n	80012ce <xQueueGenericSend+0x17a>
 80012c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012c8:	2200      	movs	r2, #0
 80012ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80012ce:	f7ff fda1 	bl	8000e14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80012d2:	1d3a      	adds	r2, r7, #4
 80012d4:	f107 0314 	add.w	r3, r7, #20
 80012d8:	4611      	mov	r1, r2
 80012da:	4618      	mov	r0, r3
 80012dc:	f000 ff50 	bl	8002180 <xTaskCheckForTimeOut>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d124      	bne.n	8001330 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80012e6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80012e8:	f000 fabc 	bl	8001864 <prvIsQueueFull>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d018      	beq.n	8001324 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80012f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012f4:	3310      	adds	r3, #16
 80012f6:	687a      	ldr	r2, [r7, #4]
 80012f8:	4611      	mov	r1, r2
 80012fa:	4618      	mov	r0, r3
 80012fc:	f000 fe7a 	bl	8001ff4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001300:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001302:	f000 fa47 	bl	8001794 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001306:	f000 fcb9 	bl	8001c7c <xTaskResumeAll>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	f47f af7c 	bne.w	800120a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8001312:	4b0c      	ldr	r3, [pc, #48]	; (8001344 <xQueueGenericSend+0x1f0>)
 8001314:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	f3bf 8f4f 	dsb	sy
 800131e:	f3bf 8f6f 	isb	sy
 8001322:	e772      	b.n	800120a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001324:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001326:	f000 fa35 	bl	8001794 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800132a:	f000 fca7 	bl	8001c7c <xTaskResumeAll>
 800132e:	e76c      	b.n	800120a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001330:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001332:	f000 fa2f 	bl	8001794 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001336:	f000 fca1 	bl	8001c7c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800133a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800133c:	4618      	mov	r0, r3
 800133e:	3738      	adds	r7, #56	; 0x38
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	e000ed04 	.word	0xe000ed04

08001348 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b090      	sub	sp, #64	; 0x40
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	60b9      	str	r1, [r7, #8]
 8001352:	607a      	str	r2, [r7, #4]
 8001354:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800135a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800135c:	2b00      	cmp	r3, #0
 800135e:	d109      	bne.n	8001374 <xQueueGenericSendFromISR+0x2c>
 8001360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001364:	f383 8811 	msr	BASEPRI, r3
 8001368:	f3bf 8f6f 	isb	sy
 800136c:	f3bf 8f4f 	dsb	sy
 8001370:	62bb      	str	r3, [r7, #40]	; 0x28
 8001372:	e7fe      	b.n	8001372 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d103      	bne.n	8001382 <xQueueGenericSendFromISR+0x3a>
 800137a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800137c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800137e:	2b00      	cmp	r3, #0
 8001380:	d101      	bne.n	8001386 <xQueueGenericSendFromISR+0x3e>
 8001382:	2301      	movs	r3, #1
 8001384:	e000      	b.n	8001388 <xQueueGenericSendFromISR+0x40>
 8001386:	2300      	movs	r3, #0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d109      	bne.n	80013a0 <xQueueGenericSendFromISR+0x58>
 800138c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001390:	f383 8811 	msr	BASEPRI, r3
 8001394:	f3bf 8f6f 	isb	sy
 8001398:	f3bf 8f4f 	dsb	sy
 800139c:	627b      	str	r3, [r7, #36]	; 0x24
 800139e:	e7fe      	b.n	800139e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	2b02      	cmp	r3, #2
 80013a4:	d103      	bne.n	80013ae <xQueueGenericSendFromISR+0x66>
 80013a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80013a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d101      	bne.n	80013b2 <xQueueGenericSendFromISR+0x6a>
 80013ae:	2301      	movs	r3, #1
 80013b0:	e000      	b.n	80013b4 <xQueueGenericSendFromISR+0x6c>
 80013b2:	2300      	movs	r3, #0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d109      	bne.n	80013cc <xQueueGenericSendFromISR+0x84>
 80013b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013bc:	f383 8811 	msr	BASEPRI, r3
 80013c0:	f3bf 8f6f 	isb	sy
 80013c4:	f3bf 8f4f 	dsb	sy
 80013c8:	623b      	str	r3, [r7, #32]
 80013ca:	e7fe      	b.n	80013ca <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80013cc:	f7ff fda6 	bl	8000f1c <vPortValidateInterruptPriority>
	__asm volatile
 80013d0:	f3ef 8211 	mrs	r2, BASEPRI
 80013d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013d8:	f383 8811 	msr	BASEPRI, r3
 80013dc:	f3bf 8f6f 	isb	sy
 80013e0:	f3bf 8f4f 	dsb	sy
 80013e4:	61fa      	str	r2, [r7, #28]
 80013e6:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 80013e8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80013ea:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80013ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80013ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80013f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80013f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d302      	bcc.n	80013fe <xQueueGenericSendFromISR+0xb6>
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	2b02      	cmp	r3, #2
 80013fc:	d12f      	bne.n	800145e <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80013fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001400:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001404:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001408:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800140a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800140c:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800140e:	683a      	ldr	r2, [r7, #0]
 8001410:	68b9      	ldr	r1, [r7, #8]
 8001412:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001414:	f000 f92e 	bl	8001674 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001418:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800141c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001420:	d112      	bne.n	8001448 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001426:	2b00      	cmp	r3, #0
 8001428:	d016      	beq.n	8001458 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800142a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800142c:	3324      	adds	r3, #36	; 0x24
 800142e:	4618      	mov	r0, r3
 8001430:	f000 fe2e 	bl	8002090 <xTaskRemoveFromEventList>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d00e      	beq.n	8001458 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d00b      	beq.n	8001458 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	2201      	movs	r2, #1
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	e007      	b.n	8001458 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001448:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800144c:	3301      	adds	r3, #1
 800144e:	b2db      	uxtb	r3, r3
 8001450:	b25a      	sxtb	r2, r3
 8001452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001454:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8001458:	2301      	movs	r3, #1
 800145a:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800145c:	e001      	b.n	8001462 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800145e:	2300      	movs	r3, #0
 8001460:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001462:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001464:	617b      	str	r3, [r7, #20]
	__asm volatile
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800146c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800146e:	4618      	mov	r0, r3
 8001470:	3740      	adds	r7, #64	; 0x40
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
	...

08001478 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b08c      	sub	sp, #48	; 0x30
 800147c:	af00      	add	r7, sp, #0
 800147e:	60f8      	str	r0, [r7, #12]
 8001480:	60b9      	str	r1, [r7, #8]
 8001482:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8001484:	2300      	movs	r3, #0
 8001486:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800148c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800148e:	2b00      	cmp	r3, #0
 8001490:	d109      	bne.n	80014a6 <xQueueReceive+0x2e>
	__asm volatile
 8001492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001496:	f383 8811 	msr	BASEPRI, r3
 800149a:	f3bf 8f6f 	isb	sy
 800149e:	f3bf 8f4f 	dsb	sy
 80014a2:	623b      	str	r3, [r7, #32]
 80014a4:	e7fe      	b.n	80014a4 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80014a6:	68bb      	ldr	r3, [r7, #8]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d103      	bne.n	80014b4 <xQueueReceive+0x3c>
 80014ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d101      	bne.n	80014b8 <xQueueReceive+0x40>
 80014b4:	2301      	movs	r3, #1
 80014b6:	e000      	b.n	80014ba <xQueueReceive+0x42>
 80014b8:	2300      	movs	r3, #0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d109      	bne.n	80014d2 <xQueueReceive+0x5a>
 80014be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014c2:	f383 8811 	msr	BASEPRI, r3
 80014c6:	f3bf 8f6f 	isb	sy
 80014ca:	f3bf 8f4f 	dsb	sy
 80014ce:	61fb      	str	r3, [r7, #28]
 80014d0:	e7fe      	b.n	80014d0 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80014d2:	f000 ff75 	bl	80023c0 <xTaskGetSchedulerState>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d102      	bne.n	80014e2 <xQueueReceive+0x6a>
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d101      	bne.n	80014e6 <xQueueReceive+0x6e>
 80014e2:	2301      	movs	r3, #1
 80014e4:	e000      	b.n	80014e8 <xQueueReceive+0x70>
 80014e6:	2300      	movs	r3, #0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d109      	bne.n	8001500 <xQueueReceive+0x88>
 80014ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014f0:	f383 8811 	msr	BASEPRI, r3
 80014f4:	f3bf 8f6f 	isb	sy
 80014f8:	f3bf 8f4f 	dsb	sy
 80014fc:	61bb      	str	r3, [r7, #24]
 80014fe:	e7fe      	b.n	80014fe <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001500:	f7ff fc5a 	bl	8000db8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001508:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800150a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800150c:	2b00      	cmp	r3, #0
 800150e:	d01f      	beq.n	8001550 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001510:	68b9      	ldr	r1, [r7, #8]
 8001512:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001514:	f000 f918 	bl	8001748 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800151a:	1e5a      	subs	r2, r3, #1
 800151c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800151e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001522:	691b      	ldr	r3, [r3, #16]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d00f      	beq.n	8001548 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800152a:	3310      	adds	r3, #16
 800152c:	4618      	mov	r0, r3
 800152e:	f000 fdaf 	bl	8002090 <xTaskRemoveFromEventList>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d007      	beq.n	8001548 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8001538:	4b3c      	ldr	r3, [pc, #240]	; (800162c <xQueueReceive+0x1b4>)
 800153a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	f3bf 8f4f 	dsb	sy
 8001544:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8001548:	f7ff fc64 	bl	8000e14 <vPortExitCritical>
				return pdPASS;
 800154c:	2301      	movs	r3, #1
 800154e:	e069      	b.n	8001624 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d103      	bne.n	800155e <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001556:	f7ff fc5d 	bl	8000e14 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800155a:	2300      	movs	r3, #0
 800155c:	e062      	b.n	8001624 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800155e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001560:	2b00      	cmp	r3, #0
 8001562:	d106      	bne.n	8001572 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001564:	f107 0310 	add.w	r3, r7, #16
 8001568:	4618      	mov	r0, r3
 800156a:	f000 fdf3 	bl	8002154 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800156e:	2301      	movs	r3, #1
 8001570:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001572:	f7ff fc4f 	bl	8000e14 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001576:	f000 fb73 	bl	8001c60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800157a:	f7ff fc1d 	bl	8000db8 <vPortEnterCritical>
 800157e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001580:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001584:	b25b      	sxtb	r3, r3
 8001586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800158a:	d103      	bne.n	8001594 <xQueueReceive+0x11c>
 800158c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800158e:	2200      	movs	r2, #0
 8001590:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001596:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800159a:	b25b      	sxtb	r3, r3
 800159c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015a0:	d103      	bne.n	80015aa <xQueueReceive+0x132>
 80015a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015a4:	2200      	movs	r2, #0
 80015a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80015aa:	f7ff fc33 	bl	8000e14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80015ae:	1d3a      	adds	r2, r7, #4
 80015b0:	f107 0310 	add.w	r3, r7, #16
 80015b4:	4611      	mov	r1, r2
 80015b6:	4618      	mov	r0, r3
 80015b8:	f000 fde2 	bl	8002180 <xTaskCheckForTimeOut>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d123      	bne.n	800160a <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80015c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80015c4:	f000 f938 	bl	8001838 <prvIsQueueEmpty>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d017      	beq.n	80015fe <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80015ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015d0:	3324      	adds	r3, #36	; 0x24
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	4611      	mov	r1, r2
 80015d6:	4618      	mov	r0, r3
 80015d8:	f000 fd0c 	bl	8001ff4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80015dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80015de:	f000 f8d9 	bl	8001794 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80015e2:	f000 fb4b 	bl	8001c7c <xTaskResumeAll>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d189      	bne.n	8001500 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80015ec:	4b0f      	ldr	r3, [pc, #60]	; (800162c <xQueueReceive+0x1b4>)
 80015ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	f3bf 8f4f 	dsb	sy
 80015f8:	f3bf 8f6f 	isb	sy
 80015fc:	e780      	b.n	8001500 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80015fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001600:	f000 f8c8 	bl	8001794 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001604:	f000 fb3a 	bl	8001c7c <xTaskResumeAll>
 8001608:	e77a      	b.n	8001500 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800160a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800160c:	f000 f8c2 	bl	8001794 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001610:	f000 fb34 	bl	8001c7c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001614:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001616:	f000 f90f 	bl	8001838 <prvIsQueueEmpty>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	f43f af6f 	beq.w	8001500 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8001622:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8001624:	4618      	mov	r0, r3
 8001626:	3730      	adds	r7, #48	; 0x30
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	e000ed04 	.word	0xe000ed04

08001630 <uxQueueSpacesAvailable>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b086      	sub	sp, #24
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d109      	bne.n	8001656 <uxQueueSpacesAvailable+0x26>
 8001642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001646:	f383 8811 	msr	BASEPRI, r3
 800164a:	f3bf 8f6f 	isb	sy
 800164e:	f3bf 8f4f 	dsb	sy
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	e7fe      	b.n	8001654 <uxQueueSpacesAvailable+0x24>

	taskENTER_CRITICAL();
 8001656:	f7ff fbaf 	bl	8000db8 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001662:	1ad3      	subs	r3, r2, r3
 8001664:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8001666:	f7ff fbd5 	bl	8000e14 <vPortExitCritical>

	return uxReturn;
 800166a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800166c:	4618      	mov	r0, r3
 800166e:	3718      	adds	r7, #24
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}

08001674 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b086      	sub	sp, #24
 8001678:	af00      	add	r7, sp, #0
 800167a:	60f8      	str	r0, [r7, #12]
 800167c:	60b9      	str	r1, [r7, #8]
 800167e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8001680:	2300      	movs	r3, #0
 8001682:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001688:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168e:	2b00      	cmp	r3, #0
 8001690:	d10d      	bne.n	80016ae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d14d      	bne.n	8001736 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	689b      	ldr	r3, [r3, #8]
 800169e:	4618      	mov	r0, r3
 80016a0:	f000 feac 	bl	80023fc <xTaskPriorityDisinherit>
 80016a4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	2200      	movs	r2, #0
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	e043      	b.n	8001736 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d119      	bne.n	80016e8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	6858      	ldr	r0, [r3, #4]
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016bc:	461a      	mov	r2, r3
 80016be:	68b9      	ldr	r1, [r7, #8]
 80016c0:	f004 fb8e 	bl	8005de0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	685a      	ldr	r2, [r3, #4]
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016cc:	441a      	add	r2, r3
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	685a      	ldr	r2, [r3, #4]
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	429a      	cmp	r2, r3
 80016dc:	d32b      	bcc.n	8001736 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	605a      	str	r2, [r3, #4]
 80016e6:	e026      	b.n	8001736 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	68d8      	ldr	r0, [r3, #12]
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f0:	461a      	mov	r2, r3
 80016f2:	68b9      	ldr	r1, [r7, #8]
 80016f4:	f004 fb74 	bl	8005de0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	68da      	ldr	r2, [r3, #12]
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001700:	425b      	negs	r3, r3
 8001702:	441a      	add	r2, r3
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	68da      	ldr	r2, [r3, #12]
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	429a      	cmp	r2, r3
 8001712:	d207      	bcs.n	8001724 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	689a      	ldr	r2, [r3, #8]
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800171c:	425b      	negs	r3, r3
 800171e:	441a      	add	r2, r3
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2b02      	cmp	r3, #2
 8001728:	d105      	bne.n	8001736 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d002      	beq.n	8001736 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	3b01      	subs	r3, #1
 8001734:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	1c5a      	adds	r2, r3, #1
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800173e:	697b      	ldr	r3, [r7, #20]
}
 8001740:	4618      	mov	r0, r3
 8001742:	3718      	adds	r7, #24
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}

08001748 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001756:	2b00      	cmp	r3, #0
 8001758:	d018      	beq.n	800178c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	68da      	ldr	r2, [r3, #12]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001762:	441a      	add	r2, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	68da      	ldr	r2, [r3, #12]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	429a      	cmp	r2, r3
 8001772:	d303      	bcc.n	800177c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	68d9      	ldr	r1, [r3, #12]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001784:	461a      	mov	r2, r3
 8001786:	6838      	ldr	r0, [r7, #0]
 8001788:	f004 fb2a 	bl	8005de0 <memcpy>
	}
}
 800178c:	bf00      	nop
 800178e:	3708      	adds	r7, #8
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}

08001794 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800179c:	f7ff fb0c 	bl	8000db8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80017a6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80017a8:	e011      	b.n	80017ce <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d012      	beq.n	80017d8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	3324      	adds	r3, #36	; 0x24
 80017b6:	4618      	mov	r0, r3
 80017b8:	f000 fc6a 	bl	8002090 <xTaskRemoveFromEventList>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80017c2:	f000 fd3d 	bl	8002240 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80017c6:	7bfb      	ldrb	r3, [r7, #15]
 80017c8:	3b01      	subs	r3, #1
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80017ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	dce9      	bgt.n	80017aa <prvUnlockQueue+0x16>
 80017d6:	e000      	b.n	80017da <prvUnlockQueue+0x46>
					break;
 80017d8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	22ff      	movs	r2, #255	; 0xff
 80017de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80017e2:	f7ff fb17 	bl	8000e14 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80017e6:	f7ff fae7 	bl	8000db8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80017f0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80017f2:	e011      	b.n	8001818 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	691b      	ldr	r3, [r3, #16]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d012      	beq.n	8001822 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	3310      	adds	r3, #16
 8001800:	4618      	mov	r0, r3
 8001802:	f000 fc45 	bl	8002090 <xTaskRemoveFromEventList>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800180c:	f000 fd18 	bl	8002240 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8001810:	7bbb      	ldrb	r3, [r7, #14]
 8001812:	3b01      	subs	r3, #1
 8001814:	b2db      	uxtb	r3, r3
 8001816:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001818:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800181c:	2b00      	cmp	r3, #0
 800181e:	dce9      	bgt.n	80017f4 <prvUnlockQueue+0x60>
 8001820:	e000      	b.n	8001824 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8001822:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	22ff      	movs	r2, #255	; 0xff
 8001828:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800182c:	f7ff faf2 	bl	8000e14 <vPortExitCritical>
}
 8001830:	bf00      	nop
 8001832:	3710      	adds	r7, #16
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}

08001838 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001840:	f7ff faba 	bl	8000db8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001848:	2b00      	cmp	r3, #0
 800184a:	d102      	bne.n	8001852 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800184c:	2301      	movs	r3, #1
 800184e:	60fb      	str	r3, [r7, #12]
 8001850:	e001      	b.n	8001856 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8001852:	2300      	movs	r3, #0
 8001854:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001856:	f7ff fadd 	bl	8000e14 <vPortExitCritical>

	return xReturn;
 800185a:	68fb      	ldr	r3, [r7, #12]
}
 800185c:	4618      	mov	r0, r3
 800185e:	3710      	adds	r7, #16
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}

08001864 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800186c:	f7ff faa4 	bl	8000db8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001878:	429a      	cmp	r2, r3
 800187a:	d102      	bne.n	8001882 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800187c:	2301      	movs	r3, #1
 800187e:	60fb      	str	r3, [r7, #12]
 8001880:	e001      	b.n	8001886 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8001882:	2300      	movs	r3, #0
 8001884:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001886:	f7ff fac5 	bl	8000e14 <vPortExitCritical>

	return xReturn;
 800188a:	68fb      	ldr	r3, [r7, #12]
}
 800188c:	4618      	mov	r0, r3
 800188e:	3710      	adds	r7, #16
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}

08001894 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8001894:	b580      	push	{r7, lr}
 8001896:	b086      	sub	sp, #24
 8001898:	af00      	add	r7, sp, #0
 800189a:	60f8      	str	r0, [r7, #12]
 800189c:	60b9      	str	r1, [r7, #8]
 800189e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80018a4:	f7ff fa88 	bl	8000db8 <vPortEnterCritical>
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80018ae:	b25b      	sxtb	r3, r3
 80018b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018b4:	d103      	bne.n	80018be <vQueueWaitForMessageRestricted+0x2a>
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	2200      	movs	r2, #0
 80018ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80018c4:	b25b      	sxtb	r3, r3
 80018c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018ca:	d103      	bne.n	80018d4 <vQueueWaitForMessageRestricted+0x40>
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	2200      	movs	r2, #0
 80018d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80018d4:	f7ff fa9e 	bl	8000e14 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d106      	bne.n	80018ee <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	3324      	adds	r3, #36	; 0x24
 80018e4:	687a      	ldr	r2, [r7, #4]
 80018e6:	68b9      	ldr	r1, [r7, #8]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f000 fba7 	bl	800203c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80018ee:	6978      	ldr	r0, [r7, #20]
 80018f0:	f7ff ff50 	bl	8001794 <prvUnlockQueue>
	}
 80018f4:	bf00      	nop
 80018f6:	3718      	adds	r7, #24
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}

080018fc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b08c      	sub	sp, #48	; 0x30
 8001900:	af04      	add	r7, sp, #16
 8001902:	60f8      	str	r0, [r7, #12]
 8001904:	60b9      	str	r1, [r7, #8]
 8001906:	603b      	str	r3, [r7, #0]
 8001908:	4613      	mov	r3, r2
 800190a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800190c:	88fb      	ldrh	r3, [r7, #6]
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff fb3f 	bl	8000f94 <pvPortMalloc>
 8001916:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d00e      	beq.n	800193c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800191e:	2050      	movs	r0, #80	; 0x50
 8001920:	f7ff fb38 	bl	8000f94 <pvPortMalloc>
 8001924:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d003      	beq.n	8001934 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800192c:	69fb      	ldr	r3, [r7, #28]
 800192e:	697a      	ldr	r2, [r7, #20]
 8001930:	631a      	str	r2, [r3, #48]	; 0x30
 8001932:	e005      	b.n	8001940 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001934:	6978      	ldr	r0, [r7, #20]
 8001936:	f7ff fb3f 	bl	8000fb8 <vPortFree>
 800193a:	e001      	b.n	8001940 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800193c:	2300      	movs	r3, #0
 800193e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8001940:	69fb      	ldr	r3, [r7, #28]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d013      	beq.n	800196e <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001946:	88fa      	ldrh	r2, [r7, #6]
 8001948:	2300      	movs	r3, #0
 800194a:	9303      	str	r3, [sp, #12]
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	9302      	str	r3, [sp, #8]
 8001950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001952:	9301      	str	r3, [sp, #4]
 8001954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001956:	9300      	str	r3, [sp, #0]
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	68b9      	ldr	r1, [r7, #8]
 800195c:	68f8      	ldr	r0, [r7, #12]
 800195e:	f000 f80e 	bl	800197e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001962:	69f8      	ldr	r0, [r7, #28]
 8001964:	f000 f892 	bl	8001a8c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001968:	2301      	movs	r3, #1
 800196a:	61bb      	str	r3, [r7, #24]
 800196c:	e002      	b.n	8001974 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800196e:	f04f 33ff 	mov.w	r3, #4294967295
 8001972:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8001974:	69bb      	ldr	r3, [r7, #24]
	}
 8001976:	4618      	mov	r0, r3
 8001978:	3720      	adds	r7, #32
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800197e:	b580      	push	{r7, lr}
 8001980:	b088      	sub	sp, #32
 8001982:	af00      	add	r7, sp, #0
 8001984:	60f8      	str	r0, [r7, #12]
 8001986:	60b9      	str	r1, [r7, #8]
 8001988:	607a      	str	r2, [r7, #4]
 800198a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800198c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800198e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001996:	3b01      	subs	r3, #1
 8001998:	009b      	lsls	r3, r3, #2
 800199a:	4413      	add	r3, r2
 800199c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800199e:	69bb      	ldr	r3, [r7, #24]
 80019a0:	f023 0307 	bic.w	r3, r3, #7
 80019a4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80019a6:	69bb      	ldr	r3, [r7, #24]
 80019a8:	f003 0307 	and.w	r3, r3, #7
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d009      	beq.n	80019c4 <prvInitialiseNewTask+0x46>
 80019b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019b4:	f383 8811 	msr	BASEPRI, r3
 80019b8:	f3bf 8f6f 	isb	sy
 80019bc:	f3bf 8f4f 	dsb	sy
 80019c0:	617b      	str	r3, [r7, #20]
 80019c2:	e7fe      	b.n	80019c2 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d01f      	beq.n	8001a0a <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80019ca:	2300      	movs	r3, #0
 80019cc:	61fb      	str	r3, [r7, #28]
 80019ce:	e012      	b.n	80019f6 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80019d0:	68ba      	ldr	r2, [r7, #8]
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	4413      	add	r3, r2
 80019d6:	7819      	ldrb	r1, [r3, #0]
 80019d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	4413      	add	r3, r2
 80019de:	3334      	adds	r3, #52	; 0x34
 80019e0:	460a      	mov	r2, r1
 80019e2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80019e4:	68ba      	ldr	r2, [r7, #8]
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	4413      	add	r3, r2
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d006      	beq.n	80019fe <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80019f0:	69fb      	ldr	r3, [r7, #28]
 80019f2:	3301      	adds	r3, #1
 80019f4:	61fb      	str	r3, [r7, #28]
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	2b09      	cmp	r3, #9
 80019fa:	d9e9      	bls.n	80019d0 <prvInitialiseNewTask+0x52>
 80019fc:	e000      	b.n	8001a00 <prvInitialiseNewTask+0x82>
			{
				break;
 80019fe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001a00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a02:	2200      	movs	r2, #0
 8001a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8001a08:	e003      	b.n	8001a12 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8001a0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d901      	bls.n	8001a1c <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8001a1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a20:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8001a22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a26:	641a      	str	r2, [r3, #64]	; 0x40
		pxNewTCB->uxMutexesHeld = 0;
 8001a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a30:	3304      	adds	r3, #4
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7ff f843 	bl	8000abe <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a3a:	3318      	adds	r3, #24
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7ff f83e 	bl	8000abe <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a46:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a4a:	f1c3 0202 	rsb	r2, r3, #2
 8001a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a50:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a56:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a60:	2200      	movs	r2, #0
 8001a62:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001a66:	683a      	ldr	r2, [r7, #0]
 8001a68:	68f9      	ldr	r1, [r7, #12]
 8001a6a:	69b8      	ldr	r0, [r7, #24]
 8001a6c:	f7ff f8b8 	bl	8000be0 <pxPortInitialiseStack>
 8001a70:	4602      	mov	r2, r0
 8001a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a74:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8001a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d002      	beq.n	8001a82 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a80:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001a82:	bf00      	nop
 8001a84:	3720      	adds	r7, #32
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
	...

08001a8c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001a94:	f7ff f990 	bl	8000db8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001a98:	4b2a      	ldr	r3, [pc, #168]	; (8001b44 <prvAddNewTaskToReadyList+0xb8>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	4a29      	ldr	r2, [pc, #164]	; (8001b44 <prvAddNewTaskToReadyList+0xb8>)
 8001aa0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8001aa2:	4b29      	ldr	r3, [pc, #164]	; (8001b48 <prvAddNewTaskToReadyList+0xbc>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d109      	bne.n	8001abe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8001aaa:	4a27      	ldr	r2, [pc, #156]	; (8001b48 <prvAddNewTaskToReadyList+0xbc>)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001ab0:	4b24      	ldr	r3, [pc, #144]	; (8001b44 <prvAddNewTaskToReadyList+0xb8>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d110      	bne.n	8001ada <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001ab8:	f000 fbe6 	bl	8002288 <prvInitialiseTaskLists>
 8001abc:	e00d      	b.n	8001ada <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8001abe:	4b23      	ldr	r3, [pc, #140]	; (8001b4c <prvAddNewTaskToReadyList+0xc0>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d109      	bne.n	8001ada <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001ac6:	4b20      	ldr	r3, [pc, #128]	; (8001b48 <prvAddNewTaskToReadyList+0xbc>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d802      	bhi.n	8001ada <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001ad4:	4a1c      	ldr	r2, [pc, #112]	; (8001b48 <prvAddNewTaskToReadyList+0xbc>)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8001ada:	4b1d      	ldr	r3, [pc, #116]	; (8001b50 <prvAddNewTaskToReadyList+0xc4>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	3301      	adds	r3, #1
 8001ae0:	4a1b      	ldr	r2, [pc, #108]	; (8001b50 <prvAddNewTaskToReadyList+0xc4>)
 8001ae2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ae8:	2201      	movs	r2, #1
 8001aea:	409a      	lsls	r2, r3
 8001aec:	4b19      	ldr	r3, [pc, #100]	; (8001b54 <prvAddNewTaskToReadyList+0xc8>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4313      	orrs	r3, r2
 8001af2:	4a18      	ldr	r2, [pc, #96]	; (8001b54 <prvAddNewTaskToReadyList+0xc8>)
 8001af4:	6013      	str	r3, [r2, #0]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001afa:	4613      	mov	r3, r2
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	4413      	add	r3, r2
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	4a15      	ldr	r2, [pc, #84]	; (8001b58 <prvAddNewTaskToReadyList+0xcc>)
 8001b04:	441a      	add	r2, r3
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	3304      	adds	r3, #4
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	4610      	mov	r0, r2
 8001b0e:	f7fe ffe2 	bl	8000ad6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8001b12:	f7ff f97f 	bl	8000e14 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8001b16:	4b0d      	ldr	r3, [pc, #52]	; (8001b4c <prvAddNewTaskToReadyList+0xc0>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d00e      	beq.n	8001b3c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001b1e:	4b0a      	ldr	r3, [pc, #40]	; (8001b48 <prvAddNewTaskToReadyList+0xbc>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d207      	bcs.n	8001b3c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8001b2c:	4b0b      	ldr	r3, [pc, #44]	; (8001b5c <prvAddNewTaskToReadyList+0xd0>)
 8001b2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	f3bf 8f4f 	dsb	sy
 8001b38:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001b3c:	bf00      	nop
 8001b3e:	3708      	adds	r7, #8
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	20000164 	.word	0x20000164
 8001b48:	200000c8 	.word	0x200000c8
 8001b4c:	20000170 	.word	0x20000170
 8001b50:	20000180 	.word	0x20000180
 8001b54:	2000016c 	.word	0x2000016c
 8001b58:	200000cc 	.word	0x200000cc
 8001b5c:	e000ed04 	.word	0xe000ed04

08001b60 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d016      	beq.n	8001ba0 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8001b72:	4b13      	ldr	r3, [pc, #76]	; (8001bc0 <vTaskDelay+0x60>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d009      	beq.n	8001b8e <vTaskDelay+0x2e>
 8001b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b7e:	f383 8811 	msr	BASEPRI, r3
 8001b82:	f3bf 8f6f 	isb	sy
 8001b86:	f3bf 8f4f 	dsb	sy
 8001b8a:	60bb      	str	r3, [r7, #8]
 8001b8c:	e7fe      	b.n	8001b8c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8001b8e:	f000 f867 	bl	8001c60 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001b92:	2100      	movs	r1, #0
 8001b94:	6878      	ldr	r0, [r7, #4]
 8001b96:	f000 fcb5 	bl	8002504 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8001b9a:	f000 f86f 	bl	8001c7c <xTaskResumeAll>
 8001b9e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d107      	bne.n	8001bb6 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8001ba6:	4b07      	ldr	r3, [pc, #28]	; (8001bc4 <vTaskDelay+0x64>)
 8001ba8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001bac:	601a      	str	r2, [r3, #0]
 8001bae:	f3bf 8f4f 	dsb	sy
 8001bb2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8001bb6:	bf00      	nop
 8001bb8:	3710      	adds	r7, #16
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	2000018c 	.word	0x2000018c
 8001bc4:	e000ed04 	.word	0xe000ed04

08001bc8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b086      	sub	sp, #24
 8001bcc:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8001bce:	4b1e      	ldr	r3, [pc, #120]	; (8001c48 <vTaskStartScheduler+0x80>)
 8001bd0:	9301      	str	r3, [sp, #4]
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	9300      	str	r3, [sp, #0]
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	2246      	movs	r2, #70	; 0x46
 8001bda:	491c      	ldr	r1, [pc, #112]	; (8001c4c <vTaskStartScheduler+0x84>)
 8001bdc:	481c      	ldr	r0, [pc, #112]	; (8001c50 <vTaskStartScheduler+0x88>)
 8001bde:	f7ff fe8d 	bl	80018fc <xTaskCreate>
 8001be2:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d102      	bne.n	8001bf0 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 8001bea:	f000 fcf1 	bl	80025d0 <xTimerCreateTimerTask>
 8001bee:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d115      	bne.n	8001c22 <vTaskStartScheduler+0x5a>
 8001bf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bfa:	f383 8811 	msr	BASEPRI, r3
 8001bfe:	f3bf 8f6f 	isb	sy
 8001c02:	f3bf 8f4f 	dsb	sy
 8001c06:	60bb      	str	r3, [r7, #8]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001c08:	4b12      	ldr	r3, [pc, #72]	; (8001c54 <vTaskStartScheduler+0x8c>)
 8001c0a:	f04f 32ff 	mov.w	r2, #4294967295
 8001c0e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001c10:	4b11      	ldr	r3, [pc, #68]	; (8001c58 <vTaskStartScheduler+0x90>)
 8001c12:	2201      	movs	r2, #1
 8001c14:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001c16:	4b11      	ldr	r3, [pc, #68]	; (8001c5c <vTaskStartScheduler+0x94>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001c1c:	f7ff f85c 	bl	8000cd8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001c20:	e00d      	b.n	8001c3e <vTaskStartScheduler+0x76>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c28:	d109      	bne.n	8001c3e <vTaskStartScheduler+0x76>
 8001c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c2e:	f383 8811 	msr	BASEPRI, r3
 8001c32:	f3bf 8f6f 	isb	sy
 8001c36:	f3bf 8f4f 	dsb	sy
 8001c3a:	607b      	str	r3, [r7, #4]
 8001c3c:	e7fe      	b.n	8001c3c <vTaskStartScheduler+0x74>
}
 8001c3e:	bf00      	nop
 8001c40:	3710      	adds	r7, #16
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	20000188 	.word	0x20000188
 8001c4c:	080060f0 	.word	0x080060f0
 8001c50:	08002259 	.word	0x08002259
 8001c54:	20000184 	.word	0x20000184
 8001c58:	20000170 	.word	0x20000170
 8001c5c:	20000168 	.word	0x20000168

08001c60 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8001c64:	4b04      	ldr	r3, [pc, #16]	; (8001c78 <vTaskSuspendAll+0x18>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	3301      	adds	r3, #1
 8001c6a:	4a03      	ldr	r2, [pc, #12]	; (8001c78 <vTaskSuspendAll+0x18>)
 8001c6c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8001c6e:	bf00      	nop
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bc80      	pop	{r7}
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	2000018c 	.word	0x2000018c

08001c7c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b084      	sub	sp, #16
 8001c80:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8001c82:	2300      	movs	r3, #0
 8001c84:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001c86:	2300      	movs	r3, #0
 8001c88:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001c8a:	4b41      	ldr	r3, [pc, #260]	; (8001d90 <xTaskResumeAll+0x114>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d109      	bne.n	8001ca6 <xTaskResumeAll+0x2a>
 8001c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c96:	f383 8811 	msr	BASEPRI, r3
 8001c9a:	f3bf 8f6f 	isb	sy
 8001c9e:	f3bf 8f4f 	dsb	sy
 8001ca2:	603b      	str	r3, [r7, #0]
 8001ca4:	e7fe      	b.n	8001ca4 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001ca6:	f7ff f887 	bl	8000db8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001caa:	4b39      	ldr	r3, [pc, #228]	; (8001d90 <xTaskResumeAll+0x114>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	3b01      	subs	r3, #1
 8001cb0:	4a37      	ldr	r2, [pc, #220]	; (8001d90 <xTaskResumeAll+0x114>)
 8001cb2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001cb4:	4b36      	ldr	r3, [pc, #216]	; (8001d90 <xTaskResumeAll+0x114>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d161      	bne.n	8001d80 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001cbc:	4b35      	ldr	r3, [pc, #212]	; (8001d94 <xTaskResumeAll+0x118>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d05d      	beq.n	8001d80 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001cc4:	e02e      	b.n	8001d24 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001cc6:	4b34      	ldr	r3, [pc, #208]	; (8001d98 <xTaskResumeAll+0x11c>)
 8001cc8:	68db      	ldr	r3, [r3, #12]
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	3318      	adds	r3, #24
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7fe ff5a 	bl	8000b8c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	3304      	adds	r3, #4
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7fe ff55 	bl	8000b8c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	409a      	lsls	r2, r3
 8001cea:	4b2c      	ldr	r3, [pc, #176]	; (8001d9c <xTaskResumeAll+0x120>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	4a2a      	ldr	r2, [pc, #168]	; (8001d9c <xTaskResumeAll+0x120>)
 8001cf2:	6013      	str	r3, [r2, #0]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cf8:	4613      	mov	r3, r2
 8001cfa:	009b      	lsls	r3, r3, #2
 8001cfc:	4413      	add	r3, r2
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	4a27      	ldr	r2, [pc, #156]	; (8001da0 <xTaskResumeAll+0x124>)
 8001d02:	441a      	add	r2, r3
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	3304      	adds	r3, #4
 8001d08:	4619      	mov	r1, r3
 8001d0a:	4610      	mov	r0, r2
 8001d0c:	f7fe fee3 	bl	8000ad6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d14:	4b23      	ldr	r3, [pc, #140]	; (8001da4 <xTaskResumeAll+0x128>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d302      	bcc.n	8001d24 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8001d1e:	4b22      	ldr	r3, [pc, #136]	; (8001da8 <xTaskResumeAll+0x12c>)
 8001d20:	2201      	movs	r2, #1
 8001d22:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001d24:	4b1c      	ldr	r3, [pc, #112]	; (8001d98 <xTaskResumeAll+0x11c>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d1cc      	bne.n	8001cc6 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8001d32:	f000 fb25 	bl	8002380 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001d36:	4b1d      	ldr	r3, [pc, #116]	; (8001dac <xTaskResumeAll+0x130>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d010      	beq.n	8001d64 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8001d42:	f000 f845 	bl	8001dd0 <xTaskIncrementTick>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d002      	beq.n	8001d52 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8001d4c:	4b16      	ldr	r3, [pc, #88]	; (8001da8 <xTaskResumeAll+0x12c>)
 8001d4e:	2201      	movs	r2, #1
 8001d50:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	3b01      	subs	r3, #1
 8001d56:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d1f1      	bne.n	8001d42 <xTaskResumeAll+0xc6>

						xPendedTicks = 0;
 8001d5e:	4b13      	ldr	r3, [pc, #76]	; (8001dac <xTaskResumeAll+0x130>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001d64:	4b10      	ldr	r3, [pc, #64]	; (8001da8 <xTaskResumeAll+0x12c>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d009      	beq.n	8001d80 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8001d70:	4b0f      	ldr	r3, [pc, #60]	; (8001db0 <xTaskResumeAll+0x134>)
 8001d72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	f3bf 8f4f 	dsb	sy
 8001d7c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8001d80:	f7ff f848 	bl	8000e14 <vPortExitCritical>

	return xAlreadyYielded;
 8001d84:	68bb      	ldr	r3, [r7, #8]
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3710      	adds	r7, #16
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	2000018c 	.word	0x2000018c
 8001d94:	20000164 	.word	0x20000164
 8001d98:	20000124 	.word	0x20000124
 8001d9c:	2000016c 	.word	0x2000016c
 8001da0:	200000cc 	.word	0x200000cc
 8001da4:	200000c8 	.word	0x200000c8
 8001da8:	20000178 	.word	0x20000178
 8001dac:	20000174 	.word	0x20000174
 8001db0:	e000ed04 	.word	0xe000ed04

08001db4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8001dba:	4b04      	ldr	r3, [pc, #16]	; (8001dcc <xTaskGetTickCount+0x18>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8001dc0:	687b      	ldr	r3, [r7, #4]
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	370c      	adds	r7, #12
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bc80      	pop	{r7}
 8001dca:	4770      	bx	lr
 8001dcc:	20000168 	.word	0x20000168

08001dd0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b086      	sub	sp, #24
 8001dd4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001dda:	4b4e      	ldr	r3, [pc, #312]	; (8001f14 <xTaskIncrementTick+0x144>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	f040 808d 	bne.w	8001efe <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001de4:	4b4c      	ldr	r3, [pc, #304]	; (8001f18 <xTaskIncrementTick+0x148>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	3301      	adds	r3, #1
 8001dea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8001dec:	4a4a      	ldr	r2, [pc, #296]	; (8001f18 <xTaskIncrementTick+0x148>)
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d11f      	bne.n	8001e38 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8001df8:	4b48      	ldr	r3, [pc, #288]	; (8001f1c <xTaskIncrementTick+0x14c>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d009      	beq.n	8001e16 <xTaskIncrementTick+0x46>
 8001e02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e06:	f383 8811 	msr	BASEPRI, r3
 8001e0a:	f3bf 8f6f 	isb	sy
 8001e0e:	f3bf 8f4f 	dsb	sy
 8001e12:	603b      	str	r3, [r7, #0]
 8001e14:	e7fe      	b.n	8001e14 <xTaskIncrementTick+0x44>
 8001e16:	4b41      	ldr	r3, [pc, #260]	; (8001f1c <xTaskIncrementTick+0x14c>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	60fb      	str	r3, [r7, #12]
 8001e1c:	4b40      	ldr	r3, [pc, #256]	; (8001f20 <xTaskIncrementTick+0x150>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a3e      	ldr	r2, [pc, #248]	; (8001f1c <xTaskIncrementTick+0x14c>)
 8001e22:	6013      	str	r3, [r2, #0]
 8001e24:	4a3e      	ldr	r2, [pc, #248]	; (8001f20 <xTaskIncrementTick+0x150>)
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	6013      	str	r3, [r2, #0]
 8001e2a:	4b3e      	ldr	r3, [pc, #248]	; (8001f24 <xTaskIncrementTick+0x154>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	3301      	adds	r3, #1
 8001e30:	4a3c      	ldr	r2, [pc, #240]	; (8001f24 <xTaskIncrementTick+0x154>)
 8001e32:	6013      	str	r3, [r2, #0]
 8001e34:	f000 faa4 	bl	8002380 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001e38:	4b3b      	ldr	r3, [pc, #236]	; (8001f28 <xTaskIncrementTick+0x158>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	693a      	ldr	r2, [r7, #16]
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d348      	bcc.n	8001ed4 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001e42:	4b36      	ldr	r3, [pc, #216]	; (8001f1c <xTaskIncrementTick+0x14c>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d104      	bne.n	8001e56 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001e4c:	4b36      	ldr	r3, [pc, #216]	; (8001f28 <xTaskIncrementTick+0x158>)
 8001e4e:	f04f 32ff 	mov.w	r2, #4294967295
 8001e52:	601a      	str	r2, [r3, #0]
					break;
 8001e54:	e03e      	b.n	8001ed4 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001e56:	4b31      	ldr	r3, [pc, #196]	; (8001f1c <xTaskIncrementTick+0x14c>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	68db      	ldr	r3, [r3, #12]
 8001e5e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8001e66:	693a      	ldr	r2, [r7, #16]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d203      	bcs.n	8001e76 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8001e6e:	4a2e      	ldr	r2, [pc, #184]	; (8001f28 <xTaskIncrementTick+0x158>)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8001e74:	e02e      	b.n	8001ed4 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	3304      	adds	r3, #4
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7fe fe86 	bl	8000b8c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d004      	beq.n	8001e92 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	3318      	adds	r3, #24
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7fe fe7d 	bl	8000b8c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e96:	2201      	movs	r2, #1
 8001e98:	409a      	lsls	r2, r3
 8001e9a:	4b24      	ldr	r3, [pc, #144]	; (8001f2c <xTaskIncrementTick+0x15c>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	4a22      	ldr	r2, [pc, #136]	; (8001f2c <xTaskIncrementTick+0x15c>)
 8001ea2:	6013      	str	r3, [r2, #0]
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	4413      	add	r3, r2
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	4a1f      	ldr	r2, [pc, #124]	; (8001f30 <xTaskIncrementTick+0x160>)
 8001eb2:	441a      	add	r2, r3
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	3304      	adds	r3, #4
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4610      	mov	r0, r2
 8001ebc:	f7fe fe0b 	bl	8000ad6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ec4:	4b1b      	ldr	r3, [pc, #108]	; (8001f34 <xTaskIncrementTick+0x164>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d3b9      	bcc.n	8001e42 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001ed2:	e7b6      	b.n	8001e42 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001ed4:	4b17      	ldr	r3, [pc, #92]	; (8001f34 <xTaskIncrementTick+0x164>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001eda:	4915      	ldr	r1, [pc, #84]	; (8001f30 <xTaskIncrementTick+0x160>)
 8001edc:	4613      	mov	r3, r2
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	4413      	add	r3, r2
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	440b      	add	r3, r1
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d901      	bls.n	8001ef0 <xTaskIncrementTick+0x120>
			{
				xSwitchRequired = pdTRUE;
 8001eec:	2301      	movs	r3, #1
 8001eee:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8001ef0:	4b11      	ldr	r3, [pc, #68]	; (8001f38 <xTaskIncrementTick+0x168>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d007      	beq.n	8001f08 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	617b      	str	r3, [r7, #20]
 8001efc:	e004      	b.n	8001f08 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8001efe:	4b0f      	ldr	r3, [pc, #60]	; (8001f3c <xTaskIncrementTick+0x16c>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	3301      	adds	r3, #1
 8001f04:	4a0d      	ldr	r2, [pc, #52]	; (8001f3c <xTaskIncrementTick+0x16c>)
 8001f06:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8001f08:	697b      	ldr	r3, [r7, #20]
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3718      	adds	r7, #24
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	2000018c 	.word	0x2000018c
 8001f18:	20000168 	.word	0x20000168
 8001f1c:	2000011c 	.word	0x2000011c
 8001f20:	20000120 	.word	0x20000120
 8001f24:	2000017c 	.word	0x2000017c
 8001f28:	20000184 	.word	0x20000184
 8001f2c:	2000016c 	.word	0x2000016c
 8001f30:	200000cc 	.word	0x200000cc
 8001f34:	200000c8 	.word	0x200000c8
 8001f38:	20000178 	.word	0x20000178
 8001f3c:	20000174 	.word	0x20000174

08001f40 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001f40:	b480      	push	{r7}
 8001f42:	b087      	sub	sp, #28
 8001f44:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001f46:	4b26      	ldr	r3, [pc, #152]	; (8001fe0 <vTaskSwitchContext+0xa0>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d003      	beq.n	8001f56 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8001f4e:	4b25      	ldr	r3, [pc, #148]	; (8001fe4 <vTaskSwitchContext+0xa4>)
 8001f50:	2201      	movs	r2, #1
 8001f52:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8001f54:	e03e      	b.n	8001fd4 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8001f56:	4b23      	ldr	r3, [pc, #140]	; (8001fe4 <vTaskSwitchContext+0xa4>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001f5c:	4b22      	ldr	r3, [pc, #136]	; (8001fe8 <vTaskSwitchContext+0xa8>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	fab3 f383 	clz	r3, r3
 8001f68:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8001f6a:	7afb      	ldrb	r3, [r7, #11]
 8001f6c:	f1c3 031f 	rsb	r3, r3, #31
 8001f70:	617b      	str	r3, [r7, #20]
 8001f72:	491e      	ldr	r1, [pc, #120]	; (8001fec <vTaskSwitchContext+0xac>)
 8001f74:	697a      	ldr	r2, [r7, #20]
 8001f76:	4613      	mov	r3, r2
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	4413      	add	r3, r2
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	440b      	add	r3, r1
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d109      	bne.n	8001f9a <vTaskSwitchContext+0x5a>
	__asm volatile
 8001f86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f8a:	f383 8811 	msr	BASEPRI, r3
 8001f8e:	f3bf 8f6f 	isb	sy
 8001f92:	f3bf 8f4f 	dsb	sy
 8001f96:	607b      	str	r3, [r7, #4]
 8001f98:	e7fe      	b.n	8001f98 <vTaskSwitchContext+0x58>
 8001f9a:	697a      	ldr	r2, [r7, #20]
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	4413      	add	r3, r2
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	4a11      	ldr	r2, [pc, #68]	; (8001fec <vTaskSwitchContext+0xac>)
 8001fa6:	4413      	add	r3, r2
 8001fa8:	613b      	str	r3, [r7, #16]
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	685a      	ldr	r2, [r3, #4]
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	605a      	str	r2, [r3, #4]
 8001fb4:	693b      	ldr	r3, [r7, #16]
 8001fb6:	685a      	ldr	r2, [r3, #4]
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	3308      	adds	r3, #8
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d104      	bne.n	8001fca <vTaskSwitchContext+0x8a>
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	685a      	ldr	r2, [r3, #4]
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	605a      	str	r2, [r3, #4]
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	4a07      	ldr	r2, [pc, #28]	; (8001ff0 <vTaskSwitchContext+0xb0>)
 8001fd2:	6013      	str	r3, [r2, #0]
}
 8001fd4:	bf00      	nop
 8001fd6:	371c      	adds	r7, #28
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bc80      	pop	{r7}
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	2000018c 	.word	0x2000018c
 8001fe4:	20000178 	.word	0x20000178
 8001fe8:	2000016c 	.word	0x2000016c
 8001fec:	200000cc 	.word	0x200000cc
 8001ff0:	200000c8 	.word	0x200000c8

08001ff4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d109      	bne.n	8002018 <vTaskPlaceOnEventList+0x24>
 8002004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002008:	f383 8811 	msr	BASEPRI, r3
 800200c:	f3bf 8f6f 	isb	sy
 8002010:	f3bf 8f4f 	dsb	sy
 8002014:	60fb      	str	r3, [r7, #12]
 8002016:	e7fe      	b.n	8002016 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002018:	4b07      	ldr	r3, [pc, #28]	; (8002038 <vTaskPlaceOnEventList+0x44>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	3318      	adds	r3, #24
 800201e:	4619      	mov	r1, r3
 8002020:	6878      	ldr	r0, [r7, #4]
 8002022:	f7fe fd7b 	bl	8000b1c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002026:	2101      	movs	r1, #1
 8002028:	6838      	ldr	r0, [r7, #0]
 800202a:	f000 fa6b 	bl	8002504 <prvAddCurrentTaskToDelayedList>
}
 800202e:	bf00      	nop
 8002030:	3710      	adds	r7, #16
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	200000c8 	.word	0x200000c8

0800203c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800203c:	b580      	push	{r7, lr}
 800203e:	b086      	sub	sp, #24
 8002040:	af00      	add	r7, sp, #0
 8002042:	60f8      	str	r0, [r7, #12]
 8002044:	60b9      	str	r1, [r7, #8]
 8002046:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d109      	bne.n	8002062 <vTaskPlaceOnEventListRestricted+0x26>
 800204e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002052:	f383 8811 	msr	BASEPRI, r3
 8002056:	f3bf 8f6f 	isb	sy
 800205a:	f3bf 8f4f 	dsb	sy
 800205e:	617b      	str	r3, [r7, #20]
 8002060:	e7fe      	b.n	8002060 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002062:	4b0a      	ldr	r3, [pc, #40]	; (800208c <vTaskPlaceOnEventListRestricted+0x50>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	3318      	adds	r3, #24
 8002068:	4619      	mov	r1, r3
 800206a:	68f8      	ldr	r0, [r7, #12]
 800206c:	f7fe fd33 	bl	8000ad6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d002      	beq.n	800207c <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8002076:	f04f 33ff 	mov.w	r3, #4294967295
 800207a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800207c:	6879      	ldr	r1, [r7, #4]
 800207e:	68b8      	ldr	r0, [r7, #8]
 8002080:	f000 fa40 	bl	8002504 <prvAddCurrentTaskToDelayedList>
	}
 8002084:	bf00      	nop
 8002086:	3718      	adds	r7, #24
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	200000c8 	.word	0x200000c8

08002090 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	68db      	ldr	r3, [r3, #12]
 800209e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d109      	bne.n	80020ba <xTaskRemoveFromEventList+0x2a>
 80020a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020aa:	f383 8811 	msr	BASEPRI, r3
 80020ae:	f3bf 8f6f 	isb	sy
 80020b2:	f3bf 8f4f 	dsb	sy
 80020b6:	60fb      	str	r3, [r7, #12]
 80020b8:	e7fe      	b.n	80020b8 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	3318      	adds	r3, #24
 80020be:	4618      	mov	r0, r3
 80020c0:	f7fe fd64 	bl	8000b8c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80020c4:	4b1d      	ldr	r3, [pc, #116]	; (800213c <xTaskRemoveFromEventList+0xac>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d11c      	bne.n	8002106 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80020cc:	693b      	ldr	r3, [r7, #16]
 80020ce:	3304      	adds	r3, #4
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7fe fd5b 	bl	8000b8c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020da:	2201      	movs	r2, #1
 80020dc:	409a      	lsls	r2, r3
 80020de:	4b18      	ldr	r3, [pc, #96]	; (8002140 <xTaskRemoveFromEventList+0xb0>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4313      	orrs	r3, r2
 80020e4:	4a16      	ldr	r2, [pc, #88]	; (8002140 <xTaskRemoveFromEventList+0xb0>)
 80020e6:	6013      	str	r3, [r2, #0]
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020ec:	4613      	mov	r3, r2
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	4413      	add	r3, r2
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	4a13      	ldr	r2, [pc, #76]	; (8002144 <xTaskRemoveFromEventList+0xb4>)
 80020f6:	441a      	add	r2, r3
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	3304      	adds	r3, #4
 80020fc:	4619      	mov	r1, r3
 80020fe:	4610      	mov	r0, r2
 8002100:	f7fe fce9 	bl	8000ad6 <vListInsertEnd>
 8002104:	e005      	b.n	8002112 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	3318      	adds	r3, #24
 800210a:	4619      	mov	r1, r3
 800210c:	480e      	ldr	r0, [pc, #56]	; (8002148 <xTaskRemoveFromEventList+0xb8>)
 800210e:	f7fe fce2 	bl	8000ad6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002116:	4b0d      	ldr	r3, [pc, #52]	; (800214c <xTaskRemoveFromEventList+0xbc>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800211c:	429a      	cmp	r2, r3
 800211e:	d905      	bls.n	800212c <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002120:	2301      	movs	r3, #1
 8002122:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002124:	4b0a      	ldr	r3, [pc, #40]	; (8002150 <xTaskRemoveFromEventList+0xc0>)
 8002126:	2201      	movs	r2, #1
 8002128:	601a      	str	r2, [r3, #0]
 800212a:	e001      	b.n	8002130 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800212c:	2300      	movs	r3, #0
 800212e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8002130:	697b      	ldr	r3, [r7, #20]
}
 8002132:	4618      	mov	r0, r3
 8002134:	3718      	adds	r7, #24
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	2000018c 	.word	0x2000018c
 8002140:	2000016c 	.word	0x2000016c
 8002144:	200000cc 	.word	0x200000cc
 8002148:	20000124 	.word	0x20000124
 800214c:	200000c8 	.word	0x200000c8
 8002150:	20000178 	.word	0x20000178

08002154 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800215c:	4b06      	ldr	r3, [pc, #24]	; (8002178 <vTaskInternalSetTimeOutState+0x24>)
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002164:	4b05      	ldr	r3, [pc, #20]	; (800217c <vTaskInternalSetTimeOutState+0x28>)
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	605a      	str	r2, [r3, #4]
}
 800216c:	bf00      	nop
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	bc80      	pop	{r7}
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	2000017c 	.word	0x2000017c
 800217c:	20000168 	.word	0x20000168

08002180 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b088      	sub	sp, #32
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d109      	bne.n	80021a4 <xTaskCheckForTimeOut+0x24>
 8002190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002194:	f383 8811 	msr	BASEPRI, r3
 8002198:	f3bf 8f6f 	isb	sy
 800219c:	f3bf 8f4f 	dsb	sy
 80021a0:	613b      	str	r3, [r7, #16]
 80021a2:	e7fe      	b.n	80021a2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d109      	bne.n	80021be <xTaskCheckForTimeOut+0x3e>
 80021aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021ae:	f383 8811 	msr	BASEPRI, r3
 80021b2:	f3bf 8f6f 	isb	sy
 80021b6:	f3bf 8f4f 	dsb	sy
 80021ba:	60fb      	str	r3, [r7, #12]
 80021bc:	e7fe      	b.n	80021bc <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80021be:	f7fe fdfb 	bl	8000db8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80021c2:	4b1d      	ldr	r3, [pc, #116]	; (8002238 <xTaskCheckForTimeOut+0xb8>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	69ba      	ldr	r2, [r7, #24]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021da:	d102      	bne.n	80021e2 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80021dc:	2300      	movs	r3, #0
 80021de:	61fb      	str	r3, [r7, #28]
 80021e0:	e023      	b.n	800222a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	4b15      	ldr	r3, [pc, #84]	; (800223c <xTaskCheckForTimeOut+0xbc>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d007      	beq.n	80021fe <xTaskCheckForTimeOut+0x7e>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	685a      	ldr	r2, [r3, #4]
 80021f2:	69bb      	ldr	r3, [r7, #24]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d802      	bhi.n	80021fe <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80021f8:	2301      	movs	r3, #1
 80021fa:	61fb      	str	r3, [r7, #28]
 80021fc:	e015      	b.n	800222a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	429a      	cmp	r2, r3
 8002206:	d90b      	bls.n	8002220 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	1ad2      	subs	r2, r2, r3
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002214:	6878      	ldr	r0, [r7, #4]
 8002216:	f7ff ff9d 	bl	8002154 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800221a:	2300      	movs	r3, #0
 800221c:	61fb      	str	r3, [r7, #28]
 800221e:	e004      	b.n	800222a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	2200      	movs	r2, #0
 8002224:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002226:	2301      	movs	r3, #1
 8002228:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800222a:	f7fe fdf3 	bl	8000e14 <vPortExitCritical>

	return xReturn;
 800222e:	69fb      	ldr	r3, [r7, #28]
}
 8002230:	4618      	mov	r0, r3
 8002232:	3720      	adds	r7, #32
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	20000168 	.word	0x20000168
 800223c:	2000017c 	.word	0x2000017c

08002240 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002244:	4b03      	ldr	r3, [pc, #12]	; (8002254 <vTaskMissedYield+0x14>)
 8002246:	2201      	movs	r2, #1
 8002248:	601a      	str	r2, [r3, #0]
}
 800224a:	bf00      	nop
 800224c:	46bd      	mov	sp, r7
 800224e:	bc80      	pop	{r7}
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop
 8002254:	20000178 	.word	0x20000178

08002258 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002260:	f000 f852 	bl	8002308 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002264:	4b06      	ldr	r3, [pc, #24]	; (8002280 <prvIdleTask+0x28>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2b01      	cmp	r3, #1
 800226a:	d9f9      	bls.n	8002260 <prvIdleTask+0x8>
			{
				taskYIELD();
 800226c:	4b05      	ldr	r3, [pc, #20]	; (8002284 <prvIdleTask+0x2c>)
 800226e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002272:	601a      	str	r2, [r3, #0]
 8002274:	f3bf 8f4f 	dsb	sy
 8002278:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800227c:	e7f0      	b.n	8002260 <prvIdleTask+0x8>
 800227e:	bf00      	nop
 8002280:	200000cc 	.word	0x200000cc
 8002284:	e000ed04 	.word	0xe000ed04

08002288 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800228e:	2300      	movs	r3, #0
 8002290:	607b      	str	r3, [r7, #4]
 8002292:	e00c      	b.n	80022ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002294:	687a      	ldr	r2, [r7, #4]
 8002296:	4613      	mov	r3, r2
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	4413      	add	r3, r2
 800229c:	009b      	lsls	r3, r3, #2
 800229e:	4a12      	ldr	r2, [pc, #72]	; (80022e8 <prvInitialiseTaskLists+0x60>)
 80022a0:	4413      	add	r3, r2
 80022a2:	4618      	mov	r0, r3
 80022a4:	f7fe fbec 	bl	8000a80 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	3301      	adds	r3, #1
 80022ac:	607b      	str	r3, [r7, #4]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d9ef      	bls.n	8002294 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80022b4:	480d      	ldr	r0, [pc, #52]	; (80022ec <prvInitialiseTaskLists+0x64>)
 80022b6:	f7fe fbe3 	bl	8000a80 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80022ba:	480d      	ldr	r0, [pc, #52]	; (80022f0 <prvInitialiseTaskLists+0x68>)
 80022bc:	f7fe fbe0 	bl	8000a80 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80022c0:	480c      	ldr	r0, [pc, #48]	; (80022f4 <prvInitialiseTaskLists+0x6c>)
 80022c2:	f7fe fbdd 	bl	8000a80 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80022c6:	480c      	ldr	r0, [pc, #48]	; (80022f8 <prvInitialiseTaskLists+0x70>)
 80022c8:	f7fe fbda 	bl	8000a80 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80022cc:	480b      	ldr	r0, [pc, #44]	; (80022fc <prvInitialiseTaskLists+0x74>)
 80022ce:	f7fe fbd7 	bl	8000a80 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80022d2:	4b0b      	ldr	r3, [pc, #44]	; (8002300 <prvInitialiseTaskLists+0x78>)
 80022d4:	4a05      	ldr	r2, [pc, #20]	; (80022ec <prvInitialiseTaskLists+0x64>)
 80022d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80022d8:	4b0a      	ldr	r3, [pc, #40]	; (8002304 <prvInitialiseTaskLists+0x7c>)
 80022da:	4a05      	ldr	r2, [pc, #20]	; (80022f0 <prvInitialiseTaskLists+0x68>)
 80022dc:	601a      	str	r2, [r3, #0]
}
 80022de:	bf00      	nop
 80022e0:	3708      	adds	r7, #8
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	200000cc 	.word	0x200000cc
 80022ec:	200000f4 	.word	0x200000f4
 80022f0:	20000108 	.word	0x20000108
 80022f4:	20000124 	.word	0x20000124
 80022f8:	20000138 	.word	0x20000138
 80022fc:	20000150 	.word	0x20000150
 8002300:	2000011c 	.word	0x2000011c
 8002304:	20000120 	.word	0x20000120

08002308 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800230e:	e019      	b.n	8002344 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002310:	f7fe fd52 	bl	8000db8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002314:	4b0f      	ldr	r3, [pc, #60]	; (8002354 <prvCheckTasksWaitingTermination+0x4c>)
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	68db      	ldr	r3, [r3, #12]
 800231a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	3304      	adds	r3, #4
 8002320:	4618      	mov	r0, r3
 8002322:	f7fe fc33 	bl	8000b8c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002326:	4b0c      	ldr	r3, [pc, #48]	; (8002358 <prvCheckTasksWaitingTermination+0x50>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	3b01      	subs	r3, #1
 800232c:	4a0a      	ldr	r2, [pc, #40]	; (8002358 <prvCheckTasksWaitingTermination+0x50>)
 800232e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002330:	4b0a      	ldr	r3, [pc, #40]	; (800235c <prvCheckTasksWaitingTermination+0x54>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	3b01      	subs	r3, #1
 8002336:	4a09      	ldr	r2, [pc, #36]	; (800235c <prvCheckTasksWaitingTermination+0x54>)
 8002338:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800233a:	f7fe fd6b 	bl	8000e14 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800233e:	6878      	ldr	r0, [r7, #4]
 8002340:	f000 f80e 	bl	8002360 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002344:	4b05      	ldr	r3, [pc, #20]	; (800235c <prvCheckTasksWaitingTermination+0x54>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d1e1      	bne.n	8002310 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800234c:	bf00      	nop
 800234e:	3708      	adds	r7, #8
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}
 8002354:	20000138 	.word	0x20000138
 8002358:	20000164 	.word	0x20000164
 800235c:	2000014c 	.word	0x2000014c

08002360 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236c:	4618      	mov	r0, r3
 800236e:	f7fe fe23 	bl	8000fb8 <vPortFree>
			vPortFree( pxTCB );
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	f7fe fe20 	bl	8000fb8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002378:	bf00      	nop
 800237a:	3708      	adds	r7, #8
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}

08002380 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002386:	4b0c      	ldr	r3, [pc, #48]	; (80023b8 <prvResetNextTaskUnblockTime+0x38>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d104      	bne.n	800239a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002390:	4b0a      	ldr	r3, [pc, #40]	; (80023bc <prvResetNextTaskUnblockTime+0x3c>)
 8002392:	f04f 32ff 	mov.w	r2, #4294967295
 8002396:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002398:	e008      	b.n	80023ac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800239a:	4b07      	ldr	r3, [pc, #28]	; (80023b8 <prvResetNextTaskUnblockTime+0x38>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	68db      	ldr	r3, [r3, #12]
 80023a2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	4a04      	ldr	r2, [pc, #16]	; (80023bc <prvResetNextTaskUnblockTime+0x3c>)
 80023aa:	6013      	str	r3, [r2, #0]
}
 80023ac:	bf00      	nop
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bc80      	pop	{r7}
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop
 80023b8:	2000011c 	.word	0x2000011c
 80023bc:	20000184 	.word	0x20000184

080023c0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80023c6:	4b0b      	ldr	r3, [pc, #44]	; (80023f4 <xTaskGetSchedulerState+0x34>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d102      	bne.n	80023d4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80023ce:	2301      	movs	r3, #1
 80023d0:	607b      	str	r3, [r7, #4]
 80023d2:	e008      	b.n	80023e6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80023d4:	4b08      	ldr	r3, [pc, #32]	; (80023f8 <xTaskGetSchedulerState+0x38>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d102      	bne.n	80023e2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80023dc:	2302      	movs	r3, #2
 80023de:	607b      	str	r3, [r7, #4]
 80023e0:	e001      	b.n	80023e6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80023e2:	2300      	movs	r3, #0
 80023e4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80023e6:	687b      	ldr	r3, [r7, #4]
	}
 80023e8:	4618      	mov	r0, r3
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bc80      	pop	{r7}
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	20000170 	.word	0x20000170
 80023f8:	2000018c 	.word	0x2000018c

080023fc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b086      	sub	sp, #24
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8002408:	2300      	movs	r3, #0
 800240a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d06c      	beq.n	80024ec <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8002412:	4b39      	ldr	r3, [pc, #228]	; (80024f8 <xTaskPriorityDisinherit+0xfc>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	693a      	ldr	r2, [r7, #16]
 8002418:	429a      	cmp	r2, r3
 800241a:	d009      	beq.n	8002430 <xTaskPriorityDisinherit+0x34>
 800241c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002420:	f383 8811 	msr	BASEPRI, r3
 8002424:	f3bf 8f6f 	isb	sy
 8002428:	f3bf 8f4f 	dsb	sy
 800242c:	60fb      	str	r3, [r7, #12]
 800242e:	e7fe      	b.n	800242e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002434:	2b00      	cmp	r3, #0
 8002436:	d109      	bne.n	800244c <xTaskPriorityDisinherit+0x50>
 8002438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800243c:	f383 8811 	msr	BASEPRI, r3
 8002440:	f3bf 8f6f 	isb	sy
 8002444:	f3bf 8f4f 	dsb	sy
 8002448:	60bb      	str	r3, [r7, #8]
 800244a:	e7fe      	b.n	800244a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002450:	1e5a      	subs	r2, r3, #1
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	645a      	str	r2, [r3, #68]	; 0x44

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245e:	429a      	cmp	r2, r3
 8002460:	d044      	beq.n	80024ec <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002466:	2b00      	cmp	r3, #0
 8002468:	d140      	bne.n	80024ec <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	3304      	adds	r3, #4
 800246e:	4618      	mov	r0, r3
 8002470:	f7fe fb8c 	bl	8000b8c <uxListRemove>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d115      	bne.n	80024a6 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800247e:	491f      	ldr	r1, [pc, #124]	; (80024fc <xTaskPriorityDisinherit+0x100>)
 8002480:	4613      	mov	r3, r2
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	4413      	add	r3, r2
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	440b      	add	r3, r1
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d10a      	bne.n	80024a6 <xTaskPriorityDisinherit+0xaa>
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002494:	2201      	movs	r2, #1
 8002496:	fa02 f303 	lsl.w	r3, r2, r3
 800249a:	43da      	mvns	r2, r3
 800249c:	4b18      	ldr	r3, [pc, #96]	; (8002500 <xTaskPriorityDisinherit+0x104>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4013      	ands	r3, r2
 80024a2:	4a17      	ldr	r2, [pc, #92]	; (8002500 <xTaskPriorityDisinherit+0x104>)
 80024a4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024b2:	f1c3 0202 	rsb	r2, r3, #2
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024be:	2201      	movs	r2, #1
 80024c0:	409a      	lsls	r2, r3
 80024c2:	4b0f      	ldr	r3, [pc, #60]	; (8002500 <xTaskPriorityDisinherit+0x104>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	4a0d      	ldr	r2, [pc, #52]	; (8002500 <xTaskPriorityDisinherit+0x104>)
 80024ca:	6013      	str	r3, [r2, #0]
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024d0:	4613      	mov	r3, r2
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	4413      	add	r3, r2
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	4a08      	ldr	r2, [pc, #32]	; (80024fc <xTaskPriorityDisinherit+0x100>)
 80024da:	441a      	add	r2, r3
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	3304      	adds	r3, #4
 80024e0:	4619      	mov	r1, r3
 80024e2:	4610      	mov	r0, r2
 80024e4:	f7fe faf7 	bl	8000ad6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80024e8:	2301      	movs	r3, #1
 80024ea:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80024ec:	697b      	ldr	r3, [r7, #20]
	}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3718      	adds	r7, #24
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	200000c8 	.word	0x200000c8
 80024fc:	200000cc 	.word	0x200000cc
 8002500:	2000016c 	.word	0x2000016c

08002504 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b084      	sub	sp, #16
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800250e:	4b29      	ldr	r3, [pc, #164]	; (80025b4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002514:	4b28      	ldr	r3, [pc, #160]	; (80025b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	3304      	adds	r3, #4
 800251a:	4618      	mov	r0, r3
 800251c:	f7fe fb36 	bl	8000b8c <uxListRemove>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d10b      	bne.n	800253e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002526:	4b24      	ldr	r3, [pc, #144]	; (80025b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800252c:	2201      	movs	r2, #1
 800252e:	fa02 f303 	lsl.w	r3, r2, r3
 8002532:	43da      	mvns	r2, r3
 8002534:	4b21      	ldr	r3, [pc, #132]	; (80025bc <prvAddCurrentTaskToDelayedList+0xb8>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4013      	ands	r3, r2
 800253a:	4a20      	ldr	r2, [pc, #128]	; (80025bc <prvAddCurrentTaskToDelayedList+0xb8>)
 800253c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002544:	d10a      	bne.n	800255c <prvAddCurrentTaskToDelayedList+0x58>
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d007      	beq.n	800255c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800254c:	4b1a      	ldr	r3, [pc, #104]	; (80025b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	3304      	adds	r3, #4
 8002552:	4619      	mov	r1, r3
 8002554:	481a      	ldr	r0, [pc, #104]	; (80025c0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8002556:	f7fe fabe 	bl	8000ad6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800255a:	e026      	b.n	80025aa <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800255c:	68fa      	ldr	r2, [r7, #12]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	4413      	add	r3, r2
 8002562:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002564:	4b14      	ldr	r3, [pc, #80]	; (80025b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	68ba      	ldr	r2, [r7, #8]
 800256a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800256c:	68ba      	ldr	r2, [r7, #8]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	429a      	cmp	r2, r3
 8002572:	d209      	bcs.n	8002588 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002574:	4b13      	ldr	r3, [pc, #76]	; (80025c4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	4b0f      	ldr	r3, [pc, #60]	; (80025b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	3304      	adds	r3, #4
 800257e:	4619      	mov	r1, r3
 8002580:	4610      	mov	r0, r2
 8002582:	f7fe facb 	bl	8000b1c <vListInsert>
}
 8002586:	e010      	b.n	80025aa <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002588:	4b0f      	ldr	r3, [pc, #60]	; (80025c8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	4b0a      	ldr	r3, [pc, #40]	; (80025b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	3304      	adds	r3, #4
 8002592:	4619      	mov	r1, r3
 8002594:	4610      	mov	r0, r2
 8002596:	f7fe fac1 	bl	8000b1c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800259a:	4b0c      	ldr	r3, [pc, #48]	; (80025cc <prvAddCurrentTaskToDelayedList+0xc8>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	68ba      	ldr	r2, [r7, #8]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d202      	bcs.n	80025aa <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80025a4:	4a09      	ldr	r2, [pc, #36]	; (80025cc <prvAddCurrentTaskToDelayedList+0xc8>)
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	6013      	str	r3, [r2, #0]
}
 80025aa:	bf00      	nop
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20000168 	.word	0x20000168
 80025b8:	200000c8 	.word	0x200000c8
 80025bc:	2000016c 	.word	0x2000016c
 80025c0:	20000150 	.word	0x20000150
 80025c4:	20000120 	.word	0x20000120
 80025c8:	2000011c 	.word	0x2000011c
 80025cc:	20000184 	.word	0x20000184

080025d0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 80025d6:	2300      	movs	r3, #0
 80025d8:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80025da:	f000 facd 	bl	8002b78 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80025de:	4b10      	ldr	r3, [pc, #64]	; (8002620 <xTimerCreateTimerTask+0x50>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d00a      	beq.n	80025fc <xTimerCreateTimerTask+0x2c>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 80025e6:	4b0f      	ldr	r3, [pc, #60]	; (8002624 <xTimerCreateTimerTask+0x54>)
 80025e8:	9301      	str	r3, [sp, #4]
 80025ea:	2303      	movs	r3, #3
 80025ec:	9300      	str	r3, [sp, #0]
 80025ee:	2300      	movs	r3, #0
 80025f0:	2246      	movs	r2, #70	; 0x46
 80025f2:	490d      	ldr	r1, [pc, #52]	; (8002628 <xTimerCreateTimerTask+0x58>)
 80025f4:	480d      	ldr	r0, [pc, #52]	; (800262c <xTimerCreateTimerTask+0x5c>)
 80025f6:	f7ff f981 	bl	80018fc <xTaskCreate>
 80025fa:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d109      	bne.n	8002616 <xTimerCreateTimerTask+0x46>
 8002602:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002606:	f383 8811 	msr	BASEPRI, r3
 800260a:	f3bf 8f6f 	isb	sy
 800260e:	f3bf 8f4f 	dsb	sy
 8002612:	603b      	str	r3, [r7, #0]
 8002614:	e7fe      	b.n	8002614 <xTimerCreateTimerTask+0x44>
	return xReturn;
 8002616:	687b      	ldr	r3, [r7, #4]
}
 8002618:	4618      	mov	r0, r3
 800261a:	3708      	adds	r7, #8
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}
 8002620:	200001c0 	.word	0x200001c0
 8002624:	200001c4 	.word	0x200001c4
 8002628:	080060f8 	.word	0x080060f8
 800262c:	08002761 	.word	0x08002761

08002630 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b08a      	sub	sp, #40	; 0x28
 8002634:	af00      	add	r7, sp, #0
 8002636:	60f8      	str	r0, [r7, #12]
 8002638:	60b9      	str	r1, [r7, #8]
 800263a:	607a      	str	r2, [r7, #4]
 800263c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800263e:	2300      	movs	r3, #0
 8002640:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d109      	bne.n	800265c <xTimerGenericCommand+0x2c>
 8002648:	f04f 0350 	mov.w	r3, #80	; 0x50
 800264c:	f383 8811 	msr	BASEPRI, r3
 8002650:	f3bf 8f6f 	isb	sy
 8002654:	f3bf 8f4f 	dsb	sy
 8002658:	623b      	str	r3, [r7, #32]
 800265a:	e7fe      	b.n	800265a <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800265c:	4b19      	ldr	r3, [pc, #100]	; (80026c4 <xTimerGenericCommand+0x94>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d02a      	beq.n	80026ba <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	2b05      	cmp	r3, #5
 8002674:	dc18      	bgt.n	80026a8 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8002676:	f7ff fea3 	bl	80023c0 <xTaskGetSchedulerState>
 800267a:	4603      	mov	r3, r0
 800267c:	2b02      	cmp	r3, #2
 800267e:	d109      	bne.n	8002694 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8002680:	4b10      	ldr	r3, [pc, #64]	; (80026c4 <xTimerGenericCommand+0x94>)
 8002682:	6818      	ldr	r0, [r3, #0]
 8002684:	f107 0114 	add.w	r1, r7, #20
 8002688:	2300      	movs	r3, #0
 800268a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800268c:	f7fe fd62 	bl	8001154 <xQueueGenericSend>
 8002690:	6278      	str	r0, [r7, #36]	; 0x24
 8002692:	e012      	b.n	80026ba <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8002694:	4b0b      	ldr	r3, [pc, #44]	; (80026c4 <xTimerGenericCommand+0x94>)
 8002696:	6818      	ldr	r0, [r3, #0]
 8002698:	f107 0114 	add.w	r1, r7, #20
 800269c:	2300      	movs	r3, #0
 800269e:	2200      	movs	r2, #0
 80026a0:	f7fe fd58 	bl	8001154 <xQueueGenericSend>
 80026a4:	6278      	str	r0, [r7, #36]	; 0x24
 80026a6:	e008      	b.n	80026ba <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80026a8:	4b06      	ldr	r3, [pc, #24]	; (80026c4 <xTimerGenericCommand+0x94>)
 80026aa:	6818      	ldr	r0, [r3, #0]
 80026ac:	f107 0114 	add.w	r1, r7, #20
 80026b0:	2300      	movs	r3, #0
 80026b2:	683a      	ldr	r2, [r7, #0]
 80026b4:	f7fe fe48 	bl	8001348 <xQueueGenericSendFromISR>
 80026b8:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80026ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3728      	adds	r7, #40	; 0x28
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	200001c0 	.word	0x200001c0

080026c8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b088      	sub	sp, #32
 80026cc:	af02      	add	r7, sp, #8
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80026d2:	4b22      	ldr	r3, [pc, #136]	; (800275c <prvProcessExpiredTimer+0x94>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	68db      	ldr	r3, [r3, #12]
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	3304      	adds	r3, #4
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7fe fa53 	bl	8000b8c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80026ec:	f003 0304 	and.w	r3, r3, #4
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d021      	beq.n	8002738 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	699a      	ldr	r2, [r3, #24]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	18d1      	adds	r1, r2, r3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	683a      	ldr	r2, [r7, #0]
 8002700:	6978      	ldr	r0, [r7, #20]
 8002702:	f000 f8cf 	bl	80028a4 <prvInsertTimerInActiveList>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d01e      	beq.n	800274a <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800270c:	2300      	movs	r3, #0
 800270e:	9300      	str	r3, [sp, #0]
 8002710:	2300      	movs	r3, #0
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	2100      	movs	r1, #0
 8002716:	6978      	ldr	r0, [r7, #20]
 8002718:	f7ff ff8a 	bl	8002630 <xTimerGenericCommand>
 800271c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d112      	bne.n	800274a <prvProcessExpiredTimer+0x82>
 8002724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002728:	f383 8811 	msr	BASEPRI, r3
 800272c:	f3bf 8f6f 	isb	sy
 8002730:	f3bf 8f4f 	dsb	sy
 8002734:	60fb      	str	r3, [r7, #12]
 8002736:	e7fe      	b.n	8002736 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800273e:	f023 0301 	bic.w	r3, r3, #1
 8002742:	b2da      	uxtb	r2, r3
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	6a1b      	ldr	r3, [r3, #32]
 800274e:	6978      	ldr	r0, [r7, #20]
 8002750:	4798      	blx	r3
}
 8002752:	bf00      	nop
 8002754:	3718      	adds	r7, #24
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	200001b8 	.word	0x200001b8

08002760 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002768:	f107 0308 	add.w	r3, r7, #8
 800276c:	4618      	mov	r0, r3
 800276e:	f000 f857 	bl	8002820 <prvGetNextExpireTime>
 8002772:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	4619      	mov	r1, r3
 8002778:	68f8      	ldr	r0, [r7, #12]
 800277a:	f000 f803 	bl	8002784 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800277e:	f000 f8d3 	bl	8002928 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002782:	e7f1      	b.n	8002768 <prvTimerTask+0x8>

08002784 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800278e:	f7ff fa67 	bl	8001c60 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002792:	f107 0308 	add.w	r3, r7, #8
 8002796:	4618      	mov	r0, r3
 8002798:	f000 f864 	bl	8002864 <prvSampleTimeNow>
 800279c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d130      	bne.n	8002806 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d10a      	bne.n	80027c0 <prvProcessTimerOrBlockTask+0x3c>
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d806      	bhi.n	80027c0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80027b2:	f7ff fa63 	bl	8001c7c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80027b6:	68f9      	ldr	r1, [r7, #12]
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	f7ff ff85 	bl	80026c8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80027be:	e024      	b.n	800280a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d008      	beq.n	80027d8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80027c6:	4b13      	ldr	r3, [pc, #76]	; (8002814 <prvProcessTimerOrBlockTask+0x90>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d101      	bne.n	80027d4 <prvProcessTimerOrBlockTask+0x50>
 80027d0:	2301      	movs	r3, #1
 80027d2:	e000      	b.n	80027d6 <prvProcessTimerOrBlockTask+0x52>
 80027d4:	2300      	movs	r3, #0
 80027d6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80027d8:	4b0f      	ldr	r3, [pc, #60]	; (8002818 <prvProcessTimerOrBlockTask+0x94>)
 80027da:	6818      	ldr	r0, [r3, #0]
 80027dc:	687a      	ldr	r2, [r7, #4]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	683a      	ldr	r2, [r7, #0]
 80027e4:	4619      	mov	r1, r3
 80027e6:	f7ff f855 	bl	8001894 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80027ea:	f7ff fa47 	bl	8001c7c <xTaskResumeAll>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d10a      	bne.n	800280a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80027f4:	4b09      	ldr	r3, [pc, #36]	; (800281c <prvProcessTimerOrBlockTask+0x98>)
 80027f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027fa:	601a      	str	r2, [r3, #0]
 80027fc:	f3bf 8f4f 	dsb	sy
 8002800:	f3bf 8f6f 	isb	sy
}
 8002804:	e001      	b.n	800280a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8002806:	f7ff fa39 	bl	8001c7c <xTaskResumeAll>
}
 800280a:	bf00      	nop
 800280c:	3710      	adds	r7, #16
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	200001bc 	.word	0x200001bc
 8002818:	200001c0 	.word	0x200001c0
 800281c:	e000ed04 	.word	0xe000ed04

08002820 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8002820:	b480      	push	{r7}
 8002822:	b085      	sub	sp, #20
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002828:	4b0d      	ldr	r3, [pc, #52]	; (8002860 <prvGetNextExpireTime+0x40>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d101      	bne.n	8002836 <prvGetNextExpireTime+0x16>
 8002832:	2201      	movs	r2, #1
 8002834:	e000      	b.n	8002838 <prvGetNextExpireTime+0x18>
 8002836:	2200      	movs	r2, #0
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d105      	bne.n	8002850 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002844:	4b06      	ldr	r3, [pc, #24]	; (8002860 <prvGetNextExpireTime+0x40>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	60fb      	str	r3, [r7, #12]
 800284e:	e001      	b.n	8002854 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8002850:	2300      	movs	r3, #0
 8002852:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8002854:	68fb      	ldr	r3, [r7, #12]
}
 8002856:	4618      	mov	r0, r3
 8002858:	3714      	adds	r7, #20
 800285a:	46bd      	mov	sp, r7
 800285c:	bc80      	pop	{r7}
 800285e:	4770      	bx	lr
 8002860:	200001b8 	.word	0x200001b8

08002864 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800286c:	f7ff faa2 	bl	8001db4 <xTaskGetTickCount>
 8002870:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8002872:	4b0b      	ldr	r3, [pc, #44]	; (80028a0 <prvSampleTimeNow+0x3c>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	68fa      	ldr	r2, [r7, #12]
 8002878:	429a      	cmp	r2, r3
 800287a:	d205      	bcs.n	8002888 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800287c:	f000 f918 	bl	8002ab0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2201      	movs	r2, #1
 8002884:	601a      	str	r2, [r3, #0]
 8002886:	e002      	b.n	800288e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2200      	movs	r2, #0
 800288c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800288e:	4a04      	ldr	r2, [pc, #16]	; (80028a0 <prvSampleTimeNow+0x3c>)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8002894:	68fb      	ldr	r3, [r7, #12]
}
 8002896:	4618      	mov	r0, r3
 8002898:	3710      	adds	r7, #16
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
 800289e:	bf00      	nop
 80028a0:	200001c8 	.word	0x200001c8

080028a4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b086      	sub	sp, #24
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	60f8      	str	r0, [r7, #12]
 80028ac:	60b9      	str	r1, [r7, #8]
 80028ae:	607a      	str	r2, [r7, #4]
 80028b0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80028b2:	2300      	movs	r3, #0
 80028b4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	68ba      	ldr	r2, [r7, #8]
 80028ba:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	68fa      	ldr	r2, [r7, #12]
 80028c0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80028c2:	68ba      	ldr	r2, [r7, #8]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d812      	bhi.n	80028f0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80028ca:	687a      	ldr	r2, [r7, #4]
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	1ad2      	subs	r2, r2, r3
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	699b      	ldr	r3, [r3, #24]
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d302      	bcc.n	80028de <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80028d8:	2301      	movs	r3, #1
 80028da:	617b      	str	r3, [r7, #20]
 80028dc:	e01b      	b.n	8002916 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80028de:	4b10      	ldr	r3, [pc, #64]	; (8002920 <prvInsertTimerInActiveList+0x7c>)
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	3304      	adds	r3, #4
 80028e6:	4619      	mov	r1, r3
 80028e8:	4610      	mov	r0, r2
 80028ea:	f7fe f917 	bl	8000b1c <vListInsert>
 80028ee:	e012      	b.n	8002916 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d206      	bcs.n	8002906 <prvInsertTimerInActiveList+0x62>
 80028f8:	68ba      	ldr	r2, [r7, #8]
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d302      	bcc.n	8002906 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8002900:	2301      	movs	r3, #1
 8002902:	617b      	str	r3, [r7, #20]
 8002904:	e007      	b.n	8002916 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002906:	4b07      	ldr	r3, [pc, #28]	; (8002924 <prvInsertTimerInActiveList+0x80>)
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	3304      	adds	r3, #4
 800290e:	4619      	mov	r1, r3
 8002910:	4610      	mov	r0, r2
 8002912:	f7fe f903 	bl	8000b1c <vListInsert>
		}
	}

	return xProcessTimerNow;
 8002916:	697b      	ldr	r3, [r7, #20]
}
 8002918:	4618      	mov	r0, r3
 800291a:	3718      	adds	r7, #24
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	200001bc 	.word	0x200001bc
 8002924:	200001b8 	.word	0x200001b8

08002928 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b08c      	sub	sp, #48	; 0x30
 800292c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800292e:	e0ac      	b.n	8002a8a <prvProcessReceivedCommands+0x162>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	2b00      	cmp	r3, #0
 8002934:	f2c0 80a9 	blt.w	8002a8a <prvProcessReceivedCommands+0x162>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800293c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800293e:	695b      	ldr	r3, [r3, #20]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d004      	beq.n	800294e <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002946:	3304      	adds	r3, #4
 8002948:	4618      	mov	r0, r3
 800294a:	f7fe f91f 	bl	8000b8c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800294e:	1d3b      	adds	r3, r7, #4
 8002950:	4618      	mov	r0, r3
 8002952:	f7ff ff87 	bl	8002864 <prvSampleTimeNow>
 8002956:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	2b09      	cmp	r3, #9
 800295c:	f200 8094 	bhi.w	8002a88 <prvProcessReceivedCommands+0x160>
 8002960:	a201      	add	r2, pc, #4	; (adr r2, 8002968 <prvProcessReceivedCommands+0x40>)
 8002962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002966:	bf00      	nop
 8002968:	08002991 	.word	0x08002991
 800296c:	08002991 	.word	0x08002991
 8002970:	08002991 	.word	0x08002991
 8002974:	08002a03 	.word	0x08002a03
 8002978:	08002a17 	.word	0x08002a17
 800297c:	08002a5f 	.word	0x08002a5f
 8002980:	08002991 	.word	0x08002991
 8002984:	08002991 	.word	0x08002991
 8002988:	08002a03 	.word	0x08002a03
 800298c:	08002a17 	.word	0x08002a17
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002992:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002996:	f043 0301 	orr.w	r3, r3, #1
 800299a:	b2da      	uxtb	r2, r3
 800299c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800299e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80029a2:	68fa      	ldr	r2, [r7, #12]
 80029a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a6:	699b      	ldr	r3, [r3, #24]
 80029a8:	18d1      	adds	r1, r2, r3
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	6a3a      	ldr	r2, [r7, #32]
 80029ae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80029b0:	f7ff ff78 	bl	80028a4 <prvInsertTimerInActiveList>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d067      	beq.n	8002a8a <prvProcessReceivedCommands+0x162>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80029ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029bc:	6a1b      	ldr	r3, [r3, #32]
 80029be:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80029c0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80029c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80029c8:	f003 0304 	and.w	r3, r3, #4
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d05c      	beq.n	8002a8a <prvProcessReceivedCommands+0x162>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80029d0:	68fa      	ldr	r2, [r7, #12]
 80029d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d4:	699b      	ldr	r3, [r3, #24]
 80029d6:	441a      	add	r2, r3
 80029d8:	2300      	movs	r3, #0
 80029da:	9300      	str	r3, [sp, #0]
 80029dc:	2300      	movs	r3, #0
 80029de:	2100      	movs	r1, #0
 80029e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80029e2:	f7ff fe25 	bl	8002630 <xTimerGenericCommand>
 80029e6:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d14d      	bne.n	8002a8a <prvProcessReceivedCommands+0x162>
 80029ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029f2:	f383 8811 	msr	BASEPRI, r3
 80029f6:	f3bf 8f6f 	isb	sy
 80029fa:	f3bf 8f4f 	dsb	sy
 80029fe:	61bb      	str	r3, [r7, #24]
 8002a00:	e7fe      	b.n	8002a00 <prvProcessReceivedCommands+0xd8>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a04:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002a08:	f023 0301 	bic.w	r3, r3, #1
 8002a0c:	b2da      	uxtb	r2, r3
 8002a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 8002a14:	e039      	b.n	8002a8a <prvProcessReceivedCommands+0x162>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a18:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002a1c:	f043 0301 	orr.w	r3, r3, #1
 8002a20:	b2da      	uxtb	r2, r3
 8002a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8002a28:	68fa      	ldr	r2, [r7, #12]
 8002a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a2c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8002a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a30:	699b      	ldr	r3, [r3, #24]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d109      	bne.n	8002a4a <prvProcessReceivedCommands+0x122>
 8002a36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a3a:	f383 8811 	msr	BASEPRI, r3
 8002a3e:	f3bf 8f6f 	isb	sy
 8002a42:	f3bf 8f4f 	dsb	sy
 8002a46:	617b      	str	r3, [r7, #20]
 8002a48:	e7fe      	b.n	8002a48 <prvProcessReceivedCommands+0x120>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8002a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a4c:	699a      	ldr	r2, [r3, #24]
 8002a4e:	6a3b      	ldr	r3, [r7, #32]
 8002a50:	18d1      	adds	r1, r2, r3
 8002a52:	6a3b      	ldr	r3, [r7, #32]
 8002a54:	6a3a      	ldr	r2, [r7, #32]
 8002a56:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002a58:	f7ff ff24 	bl	80028a4 <prvInsertTimerInActiveList>
					break;
 8002a5c:	e015      	b.n	8002a8a <prvProcessReceivedCommands+0x162>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8002a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a60:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002a64:	f003 0302 	and.w	r3, r3, #2
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d103      	bne.n	8002a74 <prvProcessReceivedCommands+0x14c>
						{
							vPortFree( pxTimer );
 8002a6c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002a6e:	f7fe faa3 	bl	8000fb8 <vPortFree>
 8002a72:	e00a      	b.n	8002a8a <prvProcessReceivedCommands+0x162>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a76:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002a7a:	f023 0301 	bic.w	r3, r3, #1
 8002a7e:	b2da      	uxtb	r2, r3
 8002a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8002a86:	e000      	b.n	8002a8a <prvProcessReceivedCommands+0x162>

				default	:
					/* Don't expect to get here. */
					break;
 8002a88:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002a8a:	4b08      	ldr	r3, [pc, #32]	; (8002aac <prvProcessReceivedCommands+0x184>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f107 0108 	add.w	r1, r7, #8
 8002a92:	2200      	movs	r2, #0
 8002a94:	4618      	mov	r0, r3
 8002a96:	f7fe fcef 	bl	8001478 <xQueueReceive>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	f47f af47 	bne.w	8002930 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8002aa2:	bf00      	nop
 8002aa4:	3728      	adds	r7, #40	; 0x28
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	200001c0 	.word	0x200001c0

08002ab0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b088      	sub	sp, #32
 8002ab4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002ab6:	e047      	b.n	8002b48 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002ab8:	4b2d      	ldr	r3, [pc, #180]	; (8002b70 <prvSwitchTimerLists+0xc0>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002ac2:	4b2b      	ldr	r3, [pc, #172]	; (8002b70 <prvSwitchTimerLists+0xc0>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	68db      	ldr	r3, [r3, #12]
 8002aca:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	3304      	adds	r3, #4
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7fe f85b 	bl	8000b8c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	6a1b      	ldr	r3, [r3, #32]
 8002ada:	6938      	ldr	r0, [r7, #16]
 8002adc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002ae4:	f003 0304 	and.w	r3, r3, #4
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d02d      	beq.n	8002b48 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	699a      	ldr	r2, [r3, #24]
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	4413      	add	r3, r2
 8002af4:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 8002af6:	68fa      	ldr	r2, [r7, #12]
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d90e      	bls.n	8002b1c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	68fa      	ldr	r2, [r7, #12]
 8002b02:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	693a      	ldr	r2, [r7, #16]
 8002b08:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002b0a:	4b19      	ldr	r3, [pc, #100]	; (8002b70 <prvSwitchTimerLists+0xc0>)
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	3304      	adds	r3, #4
 8002b12:	4619      	mov	r1, r3
 8002b14:	4610      	mov	r0, r2
 8002b16:	f7fe f801 	bl	8000b1c <vListInsert>
 8002b1a:	e015      	b.n	8002b48 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	9300      	str	r3, [sp, #0]
 8002b20:	2300      	movs	r3, #0
 8002b22:	697a      	ldr	r2, [r7, #20]
 8002b24:	2100      	movs	r1, #0
 8002b26:	6938      	ldr	r0, [r7, #16]
 8002b28:	f7ff fd82 	bl	8002630 <xTimerGenericCommand>
 8002b2c:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d109      	bne.n	8002b48 <prvSwitchTimerLists+0x98>
 8002b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b38:	f383 8811 	msr	BASEPRI, r3
 8002b3c:	f3bf 8f6f 	isb	sy
 8002b40:	f3bf 8f4f 	dsb	sy
 8002b44:	603b      	str	r3, [r7, #0]
 8002b46:	e7fe      	b.n	8002b46 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002b48:	4b09      	ldr	r3, [pc, #36]	; (8002b70 <prvSwitchTimerLists+0xc0>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1b2      	bne.n	8002ab8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8002b52:	4b07      	ldr	r3, [pc, #28]	; (8002b70 <prvSwitchTimerLists+0xc0>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 8002b58:	4b06      	ldr	r3, [pc, #24]	; (8002b74 <prvSwitchTimerLists+0xc4>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a04      	ldr	r2, [pc, #16]	; (8002b70 <prvSwitchTimerLists+0xc0>)
 8002b5e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8002b60:	4a04      	ldr	r2, [pc, #16]	; (8002b74 <prvSwitchTimerLists+0xc4>)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6013      	str	r3, [r2, #0]
}
 8002b66:	bf00      	nop
 8002b68:	3718      	adds	r7, #24
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	200001b8 	.word	0x200001b8
 8002b74:	200001bc 	.word	0x200001bc

08002b78 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8002b7c:	f7fe f91c 	bl	8000db8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8002b80:	4b0d      	ldr	r3, [pc, #52]	; (8002bb8 <prvCheckForValidListAndQueue+0x40>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d113      	bne.n	8002bb0 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
 8002b88:	480c      	ldr	r0, [pc, #48]	; (8002bbc <prvCheckForValidListAndQueue+0x44>)
 8002b8a:	f7fd ff79 	bl	8000a80 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8002b8e:	480c      	ldr	r0, [pc, #48]	; (8002bc0 <prvCheckForValidListAndQueue+0x48>)
 8002b90:	f7fd ff76 	bl	8000a80 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8002b94:	4b0b      	ldr	r3, [pc, #44]	; (8002bc4 <prvCheckForValidListAndQueue+0x4c>)
 8002b96:	4a09      	ldr	r2, [pc, #36]	; (8002bbc <prvCheckForValidListAndQueue+0x44>)
 8002b98:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8002b9a:	4b0b      	ldr	r3, [pc, #44]	; (8002bc8 <prvCheckForValidListAndQueue+0x50>)
 8002b9c:	4a08      	ldr	r2, [pc, #32]	; (8002bc0 <prvCheckForValidListAndQueue+0x48>)
 8002b9e:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	210c      	movs	r1, #12
 8002ba4:	2005      	movs	r0, #5
 8002ba6:	f7fe fa81 	bl	80010ac <xQueueGenericCreate>
 8002baa:	4602      	mov	r2, r0
 8002bac:	4b02      	ldr	r3, [pc, #8]	; (8002bb8 <prvCheckForValidListAndQueue+0x40>)
 8002bae:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002bb0:	f7fe f930 	bl	8000e14 <vPortExitCritical>
}
 8002bb4:	bf00      	nop
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	200001c0 	.word	0x200001c0
 8002bbc:	20000190 	.word	0x20000190
 8002bc0:	200001a4 	.word	0x200001a4
 8002bc4:	200001b8 	.word	0x200001b8
 8002bc8:	200001bc 	.word	0x200001bc

08002bcc <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b089      	sub	sp, #36	; 0x24
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
 8002bd4:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	61fb      	str	r3, [r7, #28]
 8002bda:	2300      	movs	r3, #0
 8002bdc:	613b      	str	r3, [r7, #16]
 8002bde:	2300      	movs	r3, #0
 8002be0:	61bb      	str	r3, [r7, #24]
 8002be2:	2300      	movs	r3, #0
 8002be4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8002be6:	2300      	movs	r3, #0
 8002be8:	617b      	str	r3, [r7, #20]
 8002bea:	2300      	movs	r3, #0
 8002bec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	78db      	ldrb	r3, [r3, #3]
 8002bf2:	f003 030f 	and.w	r3, r3, #15
 8002bf6:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	78db      	ldrb	r3, [r3, #3]
 8002bfc:	f003 0310 	and.w	r3, r3, #16
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d005      	beq.n	8002c10 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	789b      	ldrb	r3, [r3, #2]
 8002c08:	461a      	mov	r2, r3
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	881b      	ldrh	r3, [r3, #0]
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d044      	beq.n	8002ca4 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8002c20:	2300      	movs	r3, #0
 8002c22:	61bb      	str	r3, [r7, #24]
 8002c24:	e038      	b.n	8002c98 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8002c26:	2201      	movs	r2, #1
 8002c28:	69bb      	ldr	r3, [r7, #24]
 8002c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2e:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	881b      	ldrh	r3, [r3, #0]
 8002c34:	461a      	mov	r2, r3
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	4013      	ands	r3, r2
 8002c3a:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8002c3c:	693a      	ldr	r2, [r7, #16]
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d126      	bne.n	8002c92 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8002c44:	69bb      	ldr	r3, [r7, #24]
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8002c4a:	220f      	movs	r2, #15
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c52:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	43db      	mvns	r3, r3
 8002c58:	697a      	ldr	r2, [r7, #20]
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8002c5e:	69fa      	ldr	r2, [r7, #28]
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	fa02 f303 	lsl.w	r3, r2, r3
 8002c66:	697a      	ldr	r2, [r7, #20]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	78db      	ldrb	r3, [r3, #3]
 8002c70:	2b28      	cmp	r3, #40	; 0x28
 8002c72:	d105      	bne.n	8002c80 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8002c74:	2201      	movs	r2, #1
 8002c76:	69bb      	ldr	r3, [r7, #24]
 8002c78:	409a      	lsls	r2, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	615a      	str	r2, [r3, #20]
 8002c7e:	e008      	b.n	8002c92 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	78db      	ldrb	r3, [r3, #3]
 8002c84:	2b48      	cmp	r3, #72	; 0x48
 8002c86:	d104      	bne.n	8002c92 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8002c88:	2201      	movs	r2, #1
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	409a      	lsls	r2, r3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8002c92:	69bb      	ldr	r3, [r7, #24]
 8002c94:	3301      	adds	r3, #1
 8002c96:	61bb      	str	r3, [r7, #24]
 8002c98:	69bb      	ldr	r3, [r7, #24]
 8002c9a:	2b07      	cmp	r3, #7
 8002c9c:	d9c3      	bls.n	8002c26 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	697a      	ldr	r2, [r7, #20]
 8002ca2:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	881b      	ldrh	r3, [r3, #0]
 8002ca8:	2bff      	cmp	r3, #255	; 0xff
 8002caa:	d946      	bls.n	8002d3a <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	61bb      	str	r3, [r7, #24]
 8002cb6:	e03a      	b.n	8002d2e <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8002cb8:	69bb      	ldr	r3, [r7, #24]
 8002cba:	3308      	adds	r3, #8
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc2:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	881b      	ldrh	r3, [r3, #0]
 8002cc8:	461a      	mov	r2, r3
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	4013      	ands	r3, r2
 8002cce:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8002cd0:	693a      	ldr	r2, [r7, #16]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d127      	bne.n	8002d28 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	009b      	lsls	r3, r3, #2
 8002cdc:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8002cde:	220f      	movs	r2, #15
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce6:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	43db      	mvns	r3, r3
 8002cec:	697a      	ldr	r2, [r7, #20]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8002cf2:	69fa      	ldr	r2, [r7, #28]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfa:	697a      	ldr	r2, [r7, #20]
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	78db      	ldrb	r3, [r3, #3]
 8002d04:	2b28      	cmp	r3, #40	; 0x28
 8002d06:	d105      	bne.n	8002d14 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8002d08:	69bb      	ldr	r3, [r7, #24]
 8002d0a:	3308      	adds	r3, #8
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	409a      	lsls	r2, r3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	78db      	ldrb	r3, [r3, #3]
 8002d18:	2b48      	cmp	r3, #72	; 0x48
 8002d1a:	d105      	bne.n	8002d28 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8002d1c:	69bb      	ldr	r3, [r7, #24]
 8002d1e:	3308      	adds	r3, #8
 8002d20:	2201      	movs	r2, #1
 8002d22:	409a      	lsls	r2, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8002d28:	69bb      	ldr	r3, [r7, #24]
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	61bb      	str	r3, [r7, #24]
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	2b07      	cmp	r3, #7
 8002d32:	d9c1      	bls.n	8002cb8 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	697a      	ldr	r2, [r7, #20]
 8002d38:	605a      	str	r2, [r3, #4]
  }
}
 8002d3a:	bf00      	nop
 8002d3c:	3724      	adds	r7, #36	; 0x24
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bc80      	pop	{r7}
 8002d42:	4770      	bx	lr

08002d44 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b085      	sub	sp, #20
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8002d50:	2300      	movs	r3, #0
 8002d52:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	689a      	ldr	r2, [r3, #8]
 8002d58:	887b      	ldrh	r3, [r7, #2]
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d002      	beq.n	8002d66 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8002d60:	2301      	movs	r3, #1
 8002d62:	73fb      	strb	r3, [r7, #15]
 8002d64:	e001      	b.n	8002d6a <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8002d66:	2300      	movs	r3, #0
 8002d68:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3714      	adds	r7, #20
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bc80      	pop	{r7}
 8002d74:	4770      	bx	lr

08002d76 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d76:	b480      	push	{r7}
 8002d78:	b083      	sub	sp, #12
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
 8002d7e:	460b      	mov	r3, r1
 8002d80:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8002d82:	887a      	ldrh	r2, [r7, #2]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	611a      	str	r2, [r3, #16]
}
 8002d88:	bf00      	nop
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bc80      	pop	{r7}
 8002d90:	4770      	bx	lr

08002d92 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d92:	b480      	push	{r7}
 8002d94:	b083      	sub	sp, #12
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	6078      	str	r0, [r7, #4]
 8002d9a:	460b      	mov	r3, r1
 8002d9c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8002d9e:	887a      	ldrh	r2, [r7, #2]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	615a      	str	r2, [r3, #20]
}
 8002da4:	bf00      	nop
 8002da6:	370c      	adds	r7, #12
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bc80      	pop	{r7}
 8002dac:	4770      	bx	lr
	...

08002db0 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	460b      	mov	r3, r1
 8002dba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002dbc:	78fb      	ldrb	r3, [r7, #3]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d006      	beq.n	8002dd0 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8002dc2:	4909      	ldr	r1, [pc, #36]	; (8002de8 <RCC_APB2PeriphClockCmd+0x38>)
 8002dc4:	4b08      	ldr	r3, [pc, #32]	; (8002de8 <RCC_APB2PeriphClockCmd+0x38>)
 8002dc6:	699a      	ldr	r2, [r3, #24]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8002dce:	e006      	b.n	8002dde <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8002dd0:	4905      	ldr	r1, [pc, #20]	; (8002de8 <RCC_APB2PeriphClockCmd+0x38>)
 8002dd2:	4b05      	ldr	r3, [pc, #20]	; (8002de8 <RCC_APB2PeriphClockCmd+0x38>)
 8002dd4:	699a      	ldr	r2, [r3, #24]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	43db      	mvns	r3, r3
 8002dda:	4013      	ands	r3, r2
 8002ddc:	618b      	str	r3, [r1, #24]
}
 8002dde:	bf00      	nop
 8002de0:	370c      	adds	r7, #12
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bc80      	pop	{r7}
 8002de6:	4770      	bx	lr
 8002de8:	40021000 	.word	0x40021000

08002dec <_ZN4packC1Ev>:
void ARadioTask (void* pvParameters);
void ARadioTaskS (void* pvParameters);

// Rf settings for CC1101
// communicatin format packet
struct pack
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	220a      	movs	r2, #10
 8002df8:	701a      	strb	r2, [r3, #0]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	370c      	adds	r7, #12
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bc80      	pop	{r7}
 8002e04:	4770      	bx	lr
	...

08002e08 <_Z11displayTaskPv>:
void wtireString90( char*str ,  uint32_t x, uint32_t y,  uint32_t mode);
char he[50];


void displayTask(void* pvParams)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b08c      	sub	sp, #48	; 0x30
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
	GPIO_Configuration();
 8002e10:	f000 f896 	bl	8002f40 <_Z18GPIO_Configurationv>
	char bufTmp[10];
	air_condition airData;
	QueueHandle_t dQueue =(QueueHandle_t)pvParams;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	62fb      	str	r3, [r7, #44]	; 0x2c
	vTaskDelay(10000/ portTICK_PERIOD_MS);
 8002e18:	f242 7010 	movw	r0, #10000	; 0x2710
 8002e1c:	f7fe fea0 	bl	8001b60 <vTaskDelay>
	EPD_init();
 8002e20:	f000 fa6a 	bl	80032f8 <_Z8EPD_initv>
	for(;;)
	{


		xQueueReceive( dQueue, &airData,5);
 8002e24:	f107 0308 	add.w	r3, r7, #8
 8002e28:	2205      	movs	r2, #5
 8002e2a:	4619      	mov	r1, r3
 8002e2c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002e2e:	f7fe fb23 	bl	8001478 <xQueueReceive>
		clearDispRAM();
 8002e32:	f000 f903 	bl	800303c <_Z12clearDispRAMv>

		strcpy(he, "CO2: ");
 8002e36:	4b3c      	ldr	r3, [pc, #240]	; (8002f28 <_Z11displayTaskPv+0x120>)
 8002e38:	4a3c      	ldr	r2, [pc, #240]	; (8002f2c <_Z11displayTaskPv+0x124>)
 8002e3a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002e3e:	6018      	str	r0, [r3, #0]
 8002e40:	3304      	adds	r3, #4
 8002e42:	8019      	strh	r1, [r3, #0]
		strcat(he, itoa((int)airData.CO2, bufTmp, 10));
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	4618      	mov	r0, r3
 8002e48:	f107 0320 	add.w	r3, r7, #32
 8002e4c:	220a      	movs	r2, #10
 8002e4e:	4619      	mov	r1, r3
 8002e50:	f002 ffb4 	bl	8005dbc <itoa>
 8002e54:	4603      	mov	r3, r0
 8002e56:	4619      	mov	r1, r3
 8002e58:	4833      	ldr	r0, [pc, #204]	; (8002f28 <_Z11displayTaskPv+0x120>)
 8002e5a:	f003 f8cb 	bl	8005ff4 <strcat>
		wtireString90( he , 0,0,0);
 8002e5e:	2300      	movs	r3, #0
 8002e60:	2200      	movs	r2, #0
 8002e62:	2100      	movs	r1, #0
 8002e64:	4830      	ldr	r0, [pc, #192]	; (8002f28 <_Z11displayTaskPv+0x120>)
 8002e66:	f000 f903 	bl	8003070 <_Z13wtireString90Pcmmm>
		strcpy(he, "TVOC: ");
 8002e6a:	4b2f      	ldr	r3, [pc, #188]	; (8002f28 <_Z11displayTaskPv+0x120>)
 8002e6c:	4a30      	ldr	r2, [pc, #192]	; (8002f30 <_Z11displayTaskPv+0x128>)
 8002e6e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002e72:	6018      	str	r0, [r3, #0]
 8002e74:	3304      	adds	r3, #4
 8002e76:	8019      	strh	r1, [r3, #0]
 8002e78:	3302      	adds	r3, #2
 8002e7a:	0c0a      	lsrs	r2, r1, #16
 8002e7c:	701a      	strb	r2, [r3, #0]
		strcat(he, itoa((int)airData.TVOC, bufTmp, 10));
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	4618      	mov	r0, r3
 8002e82:	f107 0320 	add.w	r3, r7, #32
 8002e86:	220a      	movs	r2, #10
 8002e88:	4619      	mov	r1, r3
 8002e8a:	f002 ff97 	bl	8005dbc <itoa>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	4619      	mov	r1, r3
 8002e92:	4825      	ldr	r0, [pc, #148]	; (8002f28 <_Z11displayTaskPv+0x120>)
 8002e94:	f003 f8ae 	bl	8005ff4 <strcat>
		wtireString90( he , 120,0,0);
 8002e98:	2300      	movs	r3, #0
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	2178      	movs	r1, #120	; 0x78
 8002e9e:	4822      	ldr	r0, [pc, #136]	; (8002f28 <_Z11displayTaskPv+0x120>)
 8002ea0:	f000 f8e6 	bl	8003070 <_Z13wtireString90Pcmmm>
		strcpy(he, "Temp: ");
 8002ea4:	4b20      	ldr	r3, [pc, #128]	; (8002f28 <_Z11displayTaskPv+0x120>)
 8002ea6:	4a23      	ldr	r2, [pc, #140]	; (8002f34 <_Z11displayTaskPv+0x12c>)
 8002ea8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002eac:	6018      	str	r0, [r3, #0]
 8002eae:	3304      	adds	r3, #4
 8002eb0:	8019      	strh	r1, [r3, #0]
 8002eb2:	3302      	adds	r3, #2
 8002eb4:	0c0a      	lsrs	r2, r1, #16
 8002eb6:	701a      	strb	r2, [r3, #0]
		strcat(he, ftoa(airData.temp,2, bufTmp));
 8002eb8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002ebc:	f107 0320 	add.w	r3, r7, #32
 8002ec0:	2202      	movs	r2, #2
 8002ec2:	f001 fe39 	bl	8004b38 <_Z4ftoadhPc>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	4619      	mov	r1, r3
 8002eca:	4817      	ldr	r0, [pc, #92]	; (8002f28 <_Z11displayTaskPv+0x120>)
 8002ecc:	f003 f892 	bl	8005ff4 <strcat>
		wtireString90( he , 0,25,0);
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	2219      	movs	r2, #25
 8002ed4:	2100      	movs	r1, #0
 8002ed6:	4814      	ldr	r0, [pc, #80]	; (8002f28 <_Z11displayTaskPv+0x120>)
 8002ed8:	f000 f8ca 	bl	8003070 <_Z13wtireString90Pcmmm>
		strcpy(he, "Humidity: ");
 8002edc:	4b12      	ldr	r3, [pc, #72]	; (8002f28 <_Z11displayTaskPv+0x120>)
 8002ede:	4a16      	ldr	r2, [pc, #88]	; (8002f38 <_Z11displayTaskPv+0x130>)
 8002ee0:	ca07      	ldmia	r2, {r0, r1, r2}
 8002ee2:	c303      	stmia	r3!, {r0, r1}
 8002ee4:	801a      	strh	r2, [r3, #0]
 8002ee6:	3302      	adds	r3, #2
 8002ee8:	0c12      	lsrs	r2, r2, #16
 8002eea:	701a      	strb	r2, [r3, #0]
		strcat(he, ftoa(airData.humidity,2, bufTmp));
 8002eec:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002ef0:	f107 0320 	add.w	r3, r7, #32
 8002ef4:	2202      	movs	r2, #2
 8002ef6:	f001 fe1f 	bl	8004b38 <_Z4ftoadhPc>
 8002efa:	4603      	mov	r3, r0
 8002efc:	4619      	mov	r1, r3
 8002efe:	480a      	ldr	r0, [pc, #40]	; (8002f28 <_Z11displayTaskPv+0x120>)
 8002f00:	f003 f878 	bl	8005ff4 <strcat>
		wtireString90( he , 120,25,0);
 8002f04:	2300      	movs	r3, #0
 8002f06:	2219      	movs	r2, #25
 8002f08:	2178      	movs	r1, #120	; 0x78
 8002f0a:	4807      	ldr	r0, [pc, #28]	; (8002f28 <_Z11displayTaskPv+0x120>)
 8002f0c:	f000 f8b0 	bl	8003070 <_Z13wtireString90Pcmmm>
		//EPD_init(); 	///EPD init
		PIC_display(dispRam,NULL);//EPD_picture1
 8002f10:	2100      	movs	r1, #0
 8002f12:	480a      	ldr	r0, [pc, #40]	; (8002f3c <_Z11displayTaskPv+0x134>)
 8002f14:	f000 fa44 	bl	80033a0 <_Z11PIC_displayPKhS0_>
		EPD_refresh();//EPD_refresh
 8002f18:	f000 fa36 	bl	8003388 <_Z11EPD_refreshv>
		//EPD_sleep();//EPD_sleep,Sleep instruction is necessary, please do not delete!!!
		vTaskDelay(20000/ portTICK_PERIOD_MS);
 8002f1c:	f644 6020 	movw	r0, #20000	; 0x4e20
 8002f20:	f7fe fe1e 	bl	8001b60 <vTaskDelay>
		xQueueReceive( dQueue, &airData,5);
 8002f24:	e77e      	b.n	8002e24 <_Z11displayTaskPv+0x1c>
 8002f26:	bf00      	nop
 8002f28:	20001450 	.word	0x20001450
 8002f2c:	08006100 	.word	0x08006100
 8002f30:	08006108 	.word	0x08006108
 8002f34:	08006110 	.word	0x08006110
 8002f38:	08006118 	.word	0x08006118
 8002f3c:	200001cc 	.word	0x200001cc

08002f40 <_Z18GPIO_Configurationv>:
	};
}


void GPIO_Configuration(void)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOC, ENABLE);
 8002f46:	2101      	movs	r1, #1
 8002f48:	2014      	movs	r0, #20
 8002f4a:	f7ff ff31 	bl	8002db0 <RCC_APB2PeriphClockCmd>


	 //CS-->PA8
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8|GPIO_Pin_11|GPIO_Pin_12;		//Port configuration
 8002f4e:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8002f52:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8002f54:	2310      	movs	r3, #16
 8002f56:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8002f58:	2302      	movs	r3, #2
 8002f5a:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002f5c:	1d3b      	adds	r3, r7, #4
 8002f5e:	4619      	mov	r1, r3
 8002f60:	480f      	ldr	r0, [pc, #60]	; (8002fa0 <_Z18GPIO_Configurationv+0x60>)
 8002f62:	f7ff fe33 	bl	8002bcc <GPIO_Init>
	//SCK-->PC11  SDO--->PC10
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10|GPIO_Pin_11;		//Port configuration
 8002f66:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002f6a:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8002f6c:	2310      	movs	r3, #16
 8002f6e:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8002f70:	2302      	movs	r3, #2
 8002f72:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002f74:	1d3b      	adds	r3, r7, #4
 8002f76:	4619      	mov	r1, r3
 8002f78:	480a      	ldr	r0, [pc, #40]	; (8002fa4 <_Z18GPIO_Configurationv+0x64>)
 8002f7a:	f7ff fe27 	bl	8002bcc <GPIO_Init>
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
	GPIO_Init(GPIOC, &GPIO_InitStructure);*/

	// BUSY--->PA13
	GPIO_InitStructure.GPIO_Pin  = GPIO_Pin_13;
 8002f7e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f82:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;	//Pull up input
 8002f84:	2348      	movs	r3, #72	; 0x48
 8002f86:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8002f88:	2302      	movs	r3, #2
 8002f8a:	71bb      	strb	r3, [r7, #6]
 	GPIO_Init(GPIOA, &GPIO_InitStructure);				//Initialize GPIO
 8002f8c:	1d3b      	adds	r3, r7, #4
 8002f8e:	4619      	mov	r1, r3
 8002f90:	4803      	ldr	r0, [pc, #12]	; (8002fa0 <_Z18GPIO_Configurationv+0x60>)
 8002f92:	f7ff fe1b 	bl	8002bcc <GPIO_Init>
	/* //LED
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;		//Port configuration
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
	GPIO_Init(GPIOE, &GPIO_InitStructure);*/
}
 8002f96:	bf00      	nop
 8002f98:	3708      	adds	r7, #8
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	40010800 	.word	0x40010800
 8002fa4:	40011000 	.word	0x40011000

08002fa8 <_Z6setPixmm>:

void setPix(uint32_t x, uint32_t y)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	6039      	str	r1, [r7, #0]
	dispRam[x/8+y*16]&=~(1<<(7-((x)%8)));
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	08db      	lsrs	r3, r3, #3
 8002fb6:	683a      	ldr	r2, [r7, #0]
 8002fb8:	0112      	lsls	r2, r2, #4
 8002fba:	441a      	add	r2, r3
 8002fbc:	6839      	ldr	r1, [r7, #0]
 8002fbe:	0109      	lsls	r1, r1, #4
 8002fc0:	440b      	add	r3, r1
 8002fc2:	490b      	ldr	r1, [pc, #44]	; (8002ff0 <_Z6setPixmm+0x48>)
 8002fc4:	5ccb      	ldrb	r3, [r1, r3]
 8002fc6:	b259      	sxtb	r1, r3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	43db      	mvns	r3, r3
 8002fcc:	f003 0307 	and.w	r3, r3, #7
 8002fd0:	2001      	movs	r0, #1
 8002fd2:	fa00 f303 	lsl.w	r3, r0, r3
 8002fd6:	b25b      	sxtb	r3, r3
 8002fd8:	43db      	mvns	r3, r3
 8002fda:	b25b      	sxtb	r3, r3
 8002fdc:	400b      	ands	r3, r1
 8002fde:	b25b      	sxtb	r3, r3
 8002fe0:	b2d9      	uxtb	r1, r3
 8002fe2:	4b03      	ldr	r3, [pc, #12]	; (8002ff0 <_Z6setPixmm+0x48>)
 8002fe4:	5499      	strb	r1, [r3, r2]
}
 8002fe6:	bf00      	nop
 8002fe8:	370c      	adds	r7, #12
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bc80      	pop	{r7}
 8002fee:	4770      	bx	lr
 8002ff0:	200001cc 	.word	0x200001cc

08002ff4 <_Z8clearPixmm>:

void clearPix(uint32_t x, uint32_t y)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
 8002ffc:	6039      	str	r1, [r7, #0]
	dispRam[(x/8+(y*16))]|=1<<(7-(x%8));
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	08db      	lsrs	r3, r3, #3
 8003002:	683a      	ldr	r2, [r7, #0]
 8003004:	0112      	lsls	r2, r2, #4
 8003006:	441a      	add	r2, r3
 8003008:	6839      	ldr	r1, [r7, #0]
 800300a:	0109      	lsls	r1, r1, #4
 800300c:	440b      	add	r3, r1
 800300e:	490a      	ldr	r1, [pc, #40]	; (8003038 <_Z8clearPixmm+0x44>)
 8003010:	5ccb      	ldrb	r3, [r1, r3]
 8003012:	b259      	sxtb	r1, r3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	43db      	mvns	r3, r3
 8003018:	f003 0307 	and.w	r3, r3, #7
 800301c:	2001      	movs	r0, #1
 800301e:	fa00 f303 	lsl.w	r3, r0, r3
 8003022:	b25b      	sxtb	r3, r3
 8003024:	430b      	orrs	r3, r1
 8003026:	b25b      	sxtb	r3, r3
 8003028:	b2d9      	uxtb	r1, r3
 800302a:	4b03      	ldr	r3, [pc, #12]	; (8003038 <_Z8clearPixmm+0x44>)
 800302c:	5499      	strb	r1, [r3, r2]

}
 800302e:	bf00      	nop
 8003030:	370c      	adds	r7, #12
 8003032:	46bd      	mov	sp, r7
 8003034:	bc80      	pop	{r7}
 8003036:	4770      	bx	lr
 8003038:	200001cc 	.word	0x200001cc

0800303c <_Z12clearDispRAMv>:

void clearDispRAM(void)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0

	for (int x=0; x< 4736; x++)
 8003042:	2300      	movs	r3, #0
 8003044:	607b      	str	r3, [r7, #4]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	f5b3 5f94 	cmp.w	r3, #4736	; 0x1280
 800304c:	da08      	bge.n	8003060 <_Z12clearDispRAMv+0x24>
	{
		dispRam[x]=0xff;
 800304e:	4a07      	ldr	r2, [pc, #28]	; (800306c <_Z12clearDispRAMv+0x30>)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	4413      	add	r3, r2
 8003054:	22ff      	movs	r2, #255	; 0xff
 8003056:	701a      	strb	r2, [r3, #0]
	for (int x=0; x< 4736; x++)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	3301      	adds	r3, #1
 800305c:	607b      	str	r3, [r7, #4]
 800305e:	e7f2      	b.n	8003046 <_Z12clearDispRAMv+0xa>
	}
}
 8003060:	bf00      	nop
 8003062:	370c      	adds	r7, #12
 8003064:	46bd      	mov	sp, r7
 8003066:	bc80      	pop	{r7}
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	200001cc 	.word	0x200001cc

08003070 <_Z13wtireString90Pcmmm>:
	i++;
};
}

void wtireString90( char*str ,  uint32_t x, uint32_t y,  uint32_t mode)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b08a      	sub	sp, #40	; 0x28
 8003074:	af00      	add	r7, sp, #0
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	60b9      	str	r1, [r7, #8]
 800307a:	607a      	str	r2, [r7, #4]
 800307c:	603b      	str	r3, [r7, #0]
uint32_t by,cx,cy;
cx=x;
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	627b      	str	r3, [r7, #36]	; 0x24
cy=y;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	623b      	str	r3, [r7, #32]
uint32_t i=0;
 8003086:	2300      	movs	r3, #0
 8003088:	61fb      	str	r3, [r7, #28]
while ( str[i] !=0 )
 800308a:	68fa      	ldr	r2, [r7, #12]
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	4413      	add	r3, r2
 8003090:	781b      	ldrb	r3, [r3, #0]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d072      	beq.n	800317c <_Z13wtireString90Pcmmm+0x10c>
{
	for (char cnt=1; cnt<31; cnt++)
 8003096:	2301      	movs	r3, #1
 8003098:	76fb      	strb	r3, [r7, #27]
 800309a:	7efb      	ldrb	r3, [r7, #27]
 800309c:	2b1e      	cmp	r3, #30
 800309e:	dc69      	bgt.n	8003174 <_Z13wtireString90Pcmmm+0x104>
	{
		by= Consolas10x22[(str[i]-32)*31+cnt];
 80030a0:	68fa      	ldr	r2, [r7, #12]
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	4413      	add	r3, r2
 80030a6:	781b      	ldrb	r3, [r3, #0]
 80030a8:	f1a3 0220 	sub.w	r2, r3, #32
 80030ac:	4613      	mov	r3, r2
 80030ae:	015b      	lsls	r3, r3, #5
 80030b0:	1a9a      	subs	r2, r3, r2
 80030b2:	7efb      	ldrb	r3, [r7, #27]
 80030b4:	4413      	add	r3, r2
 80030b6:	4a33      	ldr	r2, [pc, #204]	; (8003184 <_Z13wtireString90Pcmmm+0x114>)
 80030b8:	5cd3      	ldrb	r3, [r2, r3]
 80030ba:	613b      	str	r3, [r7, #16]
		for (uint32_t bc=0; bc<8; bc++)
 80030bc:	2300      	movs	r3, #0
 80030be:	617b      	str	r3, [r7, #20]
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	2b07      	cmp	r3, #7
 80030c4:	d840      	bhi.n	8003148 <_Z13wtireString90Pcmmm+0xd8>
		{
			if ( ( ((by>>bc)&0x01) == 0 ) &&((cy-y)<=FONT_H))
 80030c6:	693a      	ldr	r2, [r7, #16]
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	fa22 f303 	lsr.w	r3, r2, r3
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d114      	bne.n	8003100 <_Z13wtireString90Pcmmm+0x90>
 80030d6:	6a3a      	ldr	r2, [r7, #32]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	2b16      	cmp	r3, #22
 80030de:	d80f      	bhi.n	8003100 <_Z13wtireString90Pcmmm+0x90>
			{
				if (mode==0) clearPix(cy,295-cx); else setPix(cy,cx);
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d108      	bne.n	80030f8 <_Z13wtireString90Pcmmm+0x88>
 80030e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e8:	f5c3 7393 	rsb	r3, r3, #294	; 0x126
 80030ec:	3301      	adds	r3, #1
 80030ee:	4619      	mov	r1, r3
 80030f0:	6a38      	ldr	r0, [r7, #32]
 80030f2:	f7ff ff7f 	bl	8002ff4 <_Z8clearPixmm>
 80030f6:	e003      	b.n	8003100 <_Z13wtireString90Pcmmm+0x90>
 80030f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80030fa:	6a38      	ldr	r0, [r7, #32]
 80030fc:	f7ff ff54 	bl	8002fa8 <_Z6setPixmm>
			}
			if ( ( ((by>>bc)&0x01) == 1 ) &&((cy-y)<=FONT_H))
 8003100:	693a      	ldr	r2, [r7, #16]
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	fa22 f303 	lsr.w	r3, r2, r3
 8003108:	f003 0301 	and.w	r3, r3, #1
 800310c:	2b00      	cmp	r3, #0
 800310e:	d014      	beq.n	800313a <_Z13wtireString90Pcmmm+0xca>
 8003110:	6a3a      	ldr	r2, [r7, #32]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	2b16      	cmp	r3, #22
 8003118:	d80f      	bhi.n	800313a <_Z13wtireString90Pcmmm+0xca>
			{
				if (mode==0) setPix(cy,295-cx); else clearPix(cy,cx);
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d108      	bne.n	8003132 <_Z13wtireString90Pcmmm+0xc2>
 8003120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003122:	f5c3 7393 	rsb	r3, r3, #294	; 0x126
 8003126:	3301      	adds	r3, #1
 8003128:	4619      	mov	r1, r3
 800312a:	6a38      	ldr	r0, [r7, #32]
 800312c:	f7ff ff3c 	bl	8002fa8 <_Z6setPixmm>
 8003130:	e003      	b.n	800313a <_Z13wtireString90Pcmmm+0xca>
 8003132:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003134:	6a38      	ldr	r0, [r7, #32]
 8003136:	f7ff ff5d 	bl	8002ff4 <_Z8clearPixmm>
			};

		 cy++;
 800313a:	6a3b      	ldr	r3, [r7, #32]
 800313c:	3301      	adds	r3, #1
 800313e:	623b      	str	r3, [r7, #32]
		for (uint32_t bc=0; bc<8; bc++)
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	3301      	adds	r3, #1
 8003144:	617b      	str	r3, [r7, #20]
 8003146:	e7bb      	b.n	80030c0 <_Z13wtireString90Pcmmm+0x50>
		};

		if ((cnt-(((uint32_t)(cnt/3))*3)) == 0 )
 8003148:	7efa      	ldrb	r2, [r7, #27]
 800314a:	7efb      	ldrb	r3, [r7, #27]
 800314c:	490e      	ldr	r1, [pc, #56]	; (8003188 <_Z13wtireString90Pcmmm+0x118>)
 800314e:	fba1 1303 	umull	r1, r3, r1, r3
 8003152:	085b      	lsrs	r3, r3, #1
 8003154:	b2db      	uxtb	r3, r3
 8003156:	4619      	mov	r1, r3
 8003158:	460b      	mov	r3, r1
 800315a:	005b      	lsls	r3, r3, #1
 800315c:	440b      	add	r3, r1
 800315e:	429a      	cmp	r2, r3
 8003160:	d104      	bne.n	800316c <_Z13wtireString90Pcmmm+0xfc>
		{
			cy=y;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	623b      	str	r3, [r7, #32]
			cx++;
 8003166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003168:	3301      	adds	r3, #1
 800316a:	627b      	str	r3, [r7, #36]	; 0x24
	for (char cnt=1; cnt<31; cnt++)
 800316c:	7efb      	ldrb	r3, [r7, #27]
 800316e:	3301      	adds	r3, #1
 8003170:	76fb      	strb	r3, [r7, #27]
 8003172:	e792      	b.n	800309a <_Z13wtireString90Pcmmm+0x2a>
		};
	};
	i++;
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	3301      	adds	r3, #1
 8003178:	61fb      	str	r3, [r7, #28]
while ( str[i] !=0 )
 800317a:	e786      	b.n	800308a <_Z13wtireString90Pcmmm+0x1a>
};
}
 800317c:	bf00      	nop
 800317e:	3728      	adds	r7, #40	; 0x28
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}
 8003184:	08006190 	.word	0x08006190
 8003188:	aaaaaaab 	.word	0xaaaaaaab

0800318c <_Z9SPI_Delayh>:

void SPI_Delay(unsigned char xrate)
{
 800318c:	b480      	push	{r7}
 800318e:	b085      	sub	sp, #20
 8003190:	af00      	add	r7, sp, #0
 8003192:	4603      	mov	r3, r0
 8003194:	71fb      	strb	r3, [r7, #7]
	unsigned char i;
	while(xrate)
 8003196:	79fb      	ldrb	r3, [r7, #7]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d00c      	beq.n	80031b6 <_Z9SPI_Delayh+0x2a>
	{
		for(i=0;i<EPD_W21_SPI_SPEED;i++);
 800319c:	2300      	movs	r3, #0
 800319e:	73fb      	strb	r3, [r7, #15]
 80031a0:	7bfb      	ldrb	r3, [r7, #15]
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	dc03      	bgt.n	80031ae <_Z9SPI_Delayh+0x22>
 80031a6:	7bfb      	ldrb	r3, [r7, #15]
 80031a8:	3301      	adds	r3, #1
 80031aa:	73fb      	strb	r3, [r7, #15]
 80031ac:	e7f8      	b.n	80031a0 <_Z9SPI_Delayh+0x14>
		xrate--;
 80031ae:	79fb      	ldrb	r3, [r7, #7]
 80031b0:	3b01      	subs	r3, #1
 80031b2:	71fb      	strb	r3, [r7, #7]
	while(xrate)
 80031b4:	e7ef      	b.n	8003196 <_Z9SPI_Delayh+0xa>
	}
}
 80031b6:	bf00      	nop
 80031b8:	3714      	adds	r7, #20
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bc80      	pop	{r7}
 80031be:	4770      	bx	lr

080031c0 <_Z9SPI_Writeh>:


void SPI_Write(unsigned char value)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b084      	sub	sp, #16
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	4603      	mov	r3, r0
 80031c8:	71fb      	strb	r3, [r7, #7]
    unsigned char i;


	SPI_Delay(1);
 80031ca:	2001      	movs	r0, #1
 80031cc:	f7ff ffde 	bl	800318c <_Z9SPI_Delayh>
    for(i=0; i<8; i++)
 80031d0:	2300      	movs	r3, #0
 80031d2:	73fb      	strb	r3, [r7, #15]
 80031d4:	7bfb      	ldrb	r3, [r7, #15]
 80031d6:	2b07      	cmp	r3, #7
 80031d8:	dc2b      	bgt.n	8003232 <_Z9SPI_Writeh+0x72>
    {
        EPD_W21_CLK_0;
 80031da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80031de:	4817      	ldr	r0, [pc, #92]	; (800323c <_Z9SPI_Writeh+0x7c>)
 80031e0:	f7ff fdd7 	bl	8002d92 <GPIO_ResetBits>
		SPI_Delay(1);
 80031e4:	2001      	movs	r0, #1
 80031e6:	f7ff ffd1 	bl	800318c <_Z9SPI_Delayh>
        if(value & 0x80)
 80031ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	da05      	bge.n	80031fe <_Z9SPI_Writeh+0x3e>
        	EPD_W21_MOSI_1;
 80031f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80031f6:	4811      	ldr	r0, [pc, #68]	; (800323c <_Z9SPI_Writeh+0x7c>)
 80031f8:	f7ff fdbd 	bl	8002d76 <GPIO_SetBits>
 80031fc:	e004      	b.n	8003208 <_Z9SPI_Writeh+0x48>
        else
        	EPD_W21_MOSI_0;
 80031fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003202:	480e      	ldr	r0, [pc, #56]	; (800323c <_Z9SPI_Writeh+0x7c>)
 8003204:	f7ff fdc5 	bl	8002d92 <GPIO_ResetBits>
        value = (value << 1);
 8003208:	79fb      	ldrb	r3, [r7, #7]
 800320a:	005b      	lsls	r3, r3, #1
 800320c:	71fb      	strb	r3, [r7, #7]
		SPI_Delay(1);
 800320e:	2001      	movs	r0, #1
 8003210:	f7ff ffbc 	bl	800318c <_Z9SPI_Delayh>
		driver_delay_us(1);
 8003214:	2001      	movs	r0, #1
 8003216:	f000 f915 	bl	8003444 <_Z15driver_delay_usj>
        EPD_W21_CLK_1;
 800321a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800321e:	4807      	ldr	r0, [pc, #28]	; (800323c <_Z9SPI_Writeh+0x7c>)
 8003220:	f7ff fda9 	bl	8002d76 <GPIO_SetBits>
        SPI_Delay(1);
 8003224:	2001      	movs	r0, #1
 8003226:	f7ff ffb1 	bl	800318c <_Z9SPI_Delayh>
    for(i=0; i<8; i++)
 800322a:	7bfb      	ldrb	r3, [r7, #15]
 800322c:	3301      	adds	r3, #1
 800322e:	73fb      	strb	r3, [r7, #15]
 8003230:	e7d0      	b.n	80031d4 <_Z9SPI_Writeh+0x14>
    }
}
 8003232:	bf00      	nop
 8003234:	3710      	adds	r7, #16
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	40011000 	.word	0x40011000

08003240 <_Z16EPD_W21_WriteCMDh>:

void EPD_W21_WriteCMD(unsigned char command)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	4603      	mov	r3, r0
 8003248:	71fb      	strb	r3, [r7, #7]
    SPI_Delay(1);
 800324a:	2001      	movs	r0, #1
 800324c:	f7ff ff9e 	bl	800318c <_Z9SPI_Delayh>
    EPD_W21_CS_0;
 8003250:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003254:	480a      	ldr	r0, [pc, #40]	; (8003280 <_Z16EPD_W21_WriteCMDh+0x40>)
 8003256:	f7ff fd9c 	bl	8002d92 <GPIO_ResetBits>
	EPD_W21_DC_0;		// command write
 800325a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800325e:	4808      	ldr	r0, [pc, #32]	; (8003280 <_Z16EPD_W21_WriteCMDh+0x40>)
 8003260:	f7ff fd97 	bl	8002d92 <GPIO_ResetBits>
	SPI_Write(command);
 8003264:	79fb      	ldrb	r3, [r7, #7]
 8003266:	4618      	mov	r0, r3
 8003268:	f7ff ffaa 	bl	80031c0 <_Z9SPI_Writeh>
	EPD_W21_CS_1;
 800326c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003270:	4803      	ldr	r0, [pc, #12]	; (8003280 <_Z16EPD_W21_WriteCMDh+0x40>)
 8003272:	f7ff fd80 	bl	8002d76 <GPIO_SetBits>
}
 8003276:	bf00      	nop
 8003278:	3708      	adds	r7, #8
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	40010800 	.word	0x40010800

08003284 <_Z17EPD_W21_WriteDATAh>:

void EPD_W21_WriteDATA(unsigned char command)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b082      	sub	sp, #8
 8003288:	af00      	add	r7, sp, #0
 800328a:	4603      	mov	r3, r0
 800328c:	71fb      	strb	r3, [r7, #7]
    SPI_Delay(1);
 800328e:	2001      	movs	r0, #1
 8003290:	f7ff ff7c 	bl	800318c <_Z9SPI_Delayh>
    EPD_W21_CS_0;
 8003294:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003298:	480a      	ldr	r0, [pc, #40]	; (80032c4 <_Z17EPD_W21_WriteDATAh+0x40>)
 800329a:	f7ff fd7a 	bl	8002d92 <GPIO_ResetBits>
	EPD_W21_DC_1;		// command write
 800329e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80032a2:	4808      	ldr	r0, [pc, #32]	; (80032c4 <_Z17EPD_W21_WriteDATAh+0x40>)
 80032a4:	f7ff fd67 	bl	8002d76 <GPIO_SetBits>
	SPI_Write(command);
 80032a8:	79fb      	ldrb	r3, [r7, #7]
 80032aa:	4618      	mov	r0, r3
 80032ac:	f7ff ff88 	bl	80031c0 <_Z9SPI_Writeh>
	EPD_W21_CS_1;
 80032b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80032b4:	4803      	ldr	r0, [pc, #12]	; (80032c4 <_Z17EPD_W21_WriteDATAh+0x40>)
 80032b6:	f7ff fd5e 	bl	8002d76 <GPIO_SetBits>
}
 80032ba:	bf00      	nop
 80032bc:	3708      	adds	r7, #8
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	40010800 	.word	0x40010800

080032c8 <_Z12EPD_W21_Initv>:

void EPD_W21_Init(void)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	af00      	add	r7, sp, #0
	EPD_W21_RST_0;		// Module reset
 80032cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80032d0:	4808      	ldr	r0, [pc, #32]	; (80032f4 <_Z12EPD_W21_Initv+0x2c>)
 80032d2:	f7ff fd5e 	bl	8002d92 <GPIO_ResetBits>
	driver_delay_xms(1000);//At least 10ms delay
 80032d6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80032da:	f000 f8c3 	bl	8003464 <_Z16driver_delay_xmsm>
	EPD_W21_RST_1;
 80032de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80032e2:	4804      	ldr	r0, [pc, #16]	; (80032f4 <_Z12EPD_W21_Initv+0x2c>)
 80032e4:	f7ff fd47 	bl	8002d76 <GPIO_SetBits>
	driver_delay_xms(1000);//At least 10ms delay
 80032e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80032ec:	f000 f8ba 	bl	8003464 <_Z16driver_delay_xmsm>

}
 80032f0:	bf00      	nop
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	40010800 	.word	0x40010800

080032f8 <_Z8EPD_initv>:

void EPD_init(void)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	af00      	add	r7, sp, #0
	  HRES=0x80;						//128
 80032fc:	4b1f      	ldr	r3, [pc, #124]	; (800337c <_Z8EPD_initv+0x84>)
 80032fe:	2280      	movs	r2, #128	; 0x80
 8003300:	701a      	strb	r2, [r3, #0]
	  VRES_byte1=0x01;			//296
 8003302:	4b1f      	ldr	r3, [pc, #124]	; (8003380 <_Z8EPD_initv+0x88>)
 8003304:	2201      	movs	r2, #1
 8003306:	701a      	strb	r2, [r3, #0]
	  VRES_byte2=0x28;
 8003308:	4b1e      	ldr	r3, [pc, #120]	; (8003384 <_Z8EPD_initv+0x8c>)
 800330a:	2228      	movs	r2, #40	; 0x28
 800330c:	701a      	strb	r2, [r3, #0]

		EPD_W21_Init(); //Electronic paper IC reset
 800330e:	f7ff ffdb 	bl	80032c8 <_Z12EPD_W21_Initv>

		EPD_W21_WriteCMD(0x06);         //boost soft start
 8003312:	2006      	movs	r0, #6
 8003314:	f7ff ff94 	bl	8003240 <_Z16EPD_W21_WriteCMDh>
		EPD_W21_WriteDATA (0x17);		//A
 8003318:	2017      	movs	r0, #23
 800331a:	f7ff ffb3 	bl	8003284 <_Z17EPD_W21_WriteDATAh>
		EPD_W21_WriteDATA (0x17);		//B
 800331e:	2017      	movs	r0, #23
 8003320:	f7ff ffb0 	bl	8003284 <_Z17EPD_W21_WriteDATAh>
		EPD_W21_WriteDATA (0x17);		//C
 8003324:	2017      	movs	r0, #23
 8003326:	f7ff ffad 	bl	8003284 <_Z17EPD_W21_WriteDATAh>

		EPD_W21_WriteCMD(0x04);
 800332a:	2004      	movs	r0, #4
 800332c:	f7ff ff88 	bl	8003240 <_Z16EPD_W21_WriteCMDh>
		lcd_chkstatus();//waiting for the electronic paper IC to release the idle signal
 8003330:	f000 f864 	bl	80033fc <_Z13lcd_chkstatusv>

		EPD_W21_WriteCMD(0x00);			//panel setting
 8003334:	2000      	movs	r0, #0
 8003336:	f7ff ff83 	bl	8003240 <_Z16EPD_W21_WriteCMDh>
		EPD_W21_WriteDATA(0x0f);		//LUT from OTP128x296
 800333a:	200f      	movs	r0, #15
 800333c:	f7ff ffa2 	bl	8003284 <_Z17EPD_W21_WriteDATAh>
	  EPD_W21_WriteDATA(0x0d);    //waiting for the electronic paper IC to release the idle signal
 8003340:	200d      	movs	r0, #13
 8003342:	f7ff ff9f 	bl	8003284 <_Z17EPD_W21_WriteDATAh>

		EPD_W21_WriteCMD(0x61);			//resolution setting
 8003346:	2061      	movs	r0, #97	; 0x61
 8003348:	f7ff ff7a 	bl	8003240 <_Z16EPD_W21_WriteCMDh>
		EPD_W21_WriteDATA (HRES);
 800334c:	4b0b      	ldr	r3, [pc, #44]	; (800337c <_Z8EPD_initv+0x84>)
 800334e:	781b      	ldrb	r3, [r3, #0]
 8003350:	4618      	mov	r0, r3
 8003352:	f7ff ff97 	bl	8003284 <_Z17EPD_W21_WriteDATAh>
		EPD_W21_WriteDATA (VRES_byte1);
 8003356:	4b0a      	ldr	r3, [pc, #40]	; (8003380 <_Z8EPD_initv+0x88>)
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	4618      	mov	r0, r3
 800335c:	f7ff ff92 	bl	8003284 <_Z17EPD_W21_WriteDATAh>
		EPD_W21_WriteDATA (VRES_byte2);
 8003360:	4b08      	ldr	r3, [pc, #32]	; (8003384 <_Z8EPD_initv+0x8c>)
 8003362:	781b      	ldrb	r3, [r3, #0]
 8003364:	4618      	mov	r0, r3
 8003366:	f7ff ff8d 	bl	8003284 <_Z17EPD_W21_WriteDATAh>

		EPD_W21_WriteCMD(0X50);			//VCOM AND DATA INTERVAL SETTING
 800336a:	2050      	movs	r0, #80	; 0x50
 800336c:	f7ff ff68 	bl	8003240 <_Z16EPD_W21_WriteCMDh>
		EPD_W21_WriteDATA(0x77);		//WBmode:VBDF 17|D7 VBDW 97 VBDB 57		WBRmode:VBDF F7 VBDW 77 VBDB 37  VBDR B7
 8003370:	2077      	movs	r0, #119	; 0x77
 8003372:	f7ff ff87 	bl	8003284 <_Z17EPD_W21_WriteDATAh>
}
 8003376:	bf00      	nop
 8003378:	bd80      	pop	{r7, pc}
 800337a:	bf00      	nop
 800337c:	2000144c 	.word	0x2000144c
 8003380:	2000144d 	.word	0x2000144d
 8003384:	2000144e 	.word	0x2000144e

08003388 <_Z11EPD_refreshv>:
void EPD_refresh(void)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	af00      	add	r7, sp, #0
		EPD_W21_WriteCMD(0x12);			//DISPLAY REFRESH
 800338c:	2012      	movs	r0, #18
 800338e:	f7ff ff57 	bl	8003240 <_Z16EPD_W21_WriteCMDh>
		driver_delay_xms(100);	        //!!!The delay here is necessary, 200uS at least!!!
 8003392:	2064      	movs	r0, #100	; 0x64
 8003394:	f000 f866 	bl	8003464 <_Z16driver_delay_xmsm>
		lcd_chkstatus();
 8003398:	f000 f830 	bl	80033fc <_Z13lcd_chkstatusv>
}
 800339c:	bf00      	nop
 800339e:	bd80      	pop	{r7, pc}

080033a0 <_Z11PIC_displayPKhS0_>:
}



void PIC_display(const unsigned char* picData_old,const unsigned char* picData_new)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b084      	sub	sp, #16
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	6039      	str	r1, [r7, #0]
    unsigned int i;
    //uint8_t  u=1;
		EPD_W21_WriteCMD(0x10);	       //Transfer old data
 80033aa:	2010      	movs	r0, #16
 80033ac:	f7ff ff48 	bl	8003240 <_Z16EPD_W21_WriteCMDh>
	  for(i=0;i<4736;i++)
 80033b0:	2300      	movs	r3, #0
 80033b2:	60fb      	str	r3, [r7, #12]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	f5b3 5f94 	cmp.w	r3, #4736	; 0x1280
 80033ba:	d20b      	bcs.n	80033d4 <_Z11PIC_displayPKhS0_+0x34>
	{
	  EPD_W21_WriteDATA(*picData_old);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	4618      	mov	r0, r3
 80033c2:	f7ff ff5f 	bl	8003284 <_Z17EPD_W21_WriteDATAh>
	  picData_old++;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	3301      	adds	r3, #1
 80033ca:	607b      	str	r3, [r7, #4]
	  for(i=0;i<4736;i++)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	3301      	adds	r3, #1
 80033d0:	60fb      	str	r3, [r7, #12]
 80033d2:	e7ef      	b.n	80033b4 <_Z11PIC_displayPKhS0_+0x14>
	}
		EPD_W21_WriteCMD(0x13);		     //Transfer new data
 80033d4:	2013      	movs	r0, #19
 80033d6:	f7ff ff33 	bl	8003240 <_Z16EPD_W21_WriteCMDh>
	  for(i=0;i<4736;i++)
 80033da:	2300      	movs	r3, #0
 80033dc:	60fb      	str	r3, [r7, #12]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	f5b3 5f94 	cmp.w	r3, #4736	; 0x1280
 80033e4:	d206      	bcs.n	80033f4 <_Z11PIC_displayPKhS0_+0x54>
	{
	  EPD_W21_WriteDATA(255);
 80033e6:	20ff      	movs	r0, #255	; 0xff
 80033e8:	f7ff ff4c 	bl	8003284 <_Z17EPD_W21_WriteDATAh>
	  for(i=0;i<4736;i++)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	3301      	adds	r3, #1
 80033f0:	60fb      	str	r3, [r7, #12]
 80033f2:	e7f4      	b.n	80033de <_Z11PIC_displayPKhS0_+0x3e>
	}

}
 80033f4:	bf00      	nop
 80033f6:	3710      	adds	r7, #16
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}

080033fc <_Z13lcd_chkstatusv>:
}
}


void lcd_chkstatus(void)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b082      	sub	sp, #8
 8003400:	af00      	add	r7, sp, #0
	unsigned char busy;
	do
	{
		EPD_W21_WriteCMD(0x71);
 8003402:	2071      	movs	r0, #113	; 0x71
 8003404:	f7ff ff1c 	bl	8003240 <_Z16EPD_W21_WriteCMDh>
		busy = isEPD_W21_BUSY;
 8003408:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800340c:	480c      	ldr	r0, [pc, #48]	; (8003440 <_Z13lcd_chkstatusv+0x44>)
 800340e:	f7ff fc99 	bl	8002d44 <GPIO_ReadInputDataBit>
 8003412:	4603      	mov	r3, r0
 8003414:	71fb      	strb	r3, [r7, #7]
		busy =!(busy & 0x01);
 8003416:	79fb      	ldrb	r3, [r7, #7]
 8003418:	f003 0301 	and.w	r3, r3, #1
 800341c:	2b00      	cmp	r3, #0
 800341e:	bf0c      	ite	eq
 8003420:	2301      	moveq	r3, #1
 8003422:	2300      	movne	r3, #0
 8003424:	b2db      	uxtb	r3, r3
 8003426:	71fb      	strb	r3, [r7, #7]
	}
	while(busy);
 8003428:	79fb      	ldrb	r3, [r7, #7]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d000      	beq.n	8003430 <_Z13lcd_chkstatusv+0x34>
	do
 800342e:	e7e8      	b.n	8003402 <_Z13lcd_chkstatusv+0x6>
	driver_delay_xms(200);
 8003430:	20c8      	movs	r0, #200	; 0xc8
 8003432:	f000 f817 	bl	8003464 <_Z16driver_delay_xmsm>
}
 8003436:	bf00      	nop
 8003438:	3708      	adds	r7, #8
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	40010800 	.word	0x40010800

08003444 <_Z15driver_delay_usj>:

void driver_delay_us(unsigned int xus)  //1us
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
	for(;xus>1;xus--);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2b01      	cmp	r3, #1
 8003450:	d903      	bls.n	800345a <_Z15driver_delay_usj+0x16>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	3b01      	subs	r3, #1
 8003456:	607b      	str	r3, [r7, #4]
 8003458:	e7f8      	b.n	800344c <_Z15driver_delay_usj+0x8>
}
 800345a:	bf00      	nop
 800345c:	370c      	adds	r7, #12
 800345e:	46bd      	mov	sp, r7
 8003460:	bc80      	pop	{r7}
 8003462:	4770      	bx	lr

08003464 <_Z16driver_delay_xmsm>:

void driver_delay_xms(unsigned long xms) //1ms
{
 8003464:	b480      	push	{r7}
 8003466:	b085      	sub	sp, #20
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
    unsigned long i = 0 , j=0;
 800346c:	2300      	movs	r3, #0
 800346e:	60fb      	str	r3, [r7, #12]
 8003470:	2300      	movs	r3, #0
 8003472:	60bb      	str	r3, [r7, #8]

    for(j=0;j<xms;j++)
 8003474:	2300      	movs	r3, #0
 8003476:	60bb      	str	r3, [r7, #8]
 8003478:	68ba      	ldr	r2, [r7, #8]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	429a      	cmp	r2, r3
 800347e:	d20c      	bcs.n	800349a <_Z16driver_delay_xmsm+0x36>
	{
        for(i=0; i<256; i++);
 8003480:	2300      	movs	r3, #0
 8003482:	60fb      	str	r3, [r7, #12]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2bff      	cmp	r3, #255	; 0xff
 8003488:	d803      	bhi.n	8003492 <_Z16driver_delay_xmsm+0x2e>
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	3301      	adds	r3, #1
 800348e:	60fb      	str	r3, [r7, #12]
 8003490:	e7f8      	b.n	8003484 <_Z16driver_delay_xmsm+0x20>
    for(j=0;j<xms;j++)
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	3301      	adds	r3, #1
 8003496:	60bb      	str	r3, [r7, #8]
 8003498:	e7ee      	b.n	8003478 <_Z16driver_delay_xmsm+0x14>
    }
}
 800349a:	bf00      	nop
 800349c:	3714      	adds	r7, #20
 800349e:	46bd      	mov	sp, r7
 80034a0:	bc80      	pop	{r7}
 80034a2:	4770      	bx	lr

080034a4 <_ZN16i2c_driver_classC1Em>:





i2c_driver_class::i2c_driver_class(uint32_t i2c_base_addr)
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	6039      	str	r1, [r7, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	715a      	strb	r2, [r3, #5]
{
this->i2c_port=(I2C_TypeDef*)i2c_base_addr;
 80034b4:	683a      	ldr	r2, [r7, #0]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	609a      	str	r2, [r3, #8]

	// port defenition hw specific test
	RCC->APB2ENR|=RCC_APB2ENR_IOPBEN;
 80034ba:	4a23      	ldr	r2, [pc, #140]	; (8003548 <_ZN16i2c_driver_classC1Em+0xa4>)
 80034bc:	4b22      	ldr	r3, [pc, #136]	; (8003548 <_ZN16i2c_driver_classC1Em+0xa4>)
 80034be:	699b      	ldr	r3, [r3, #24]
 80034c0:	f043 0308 	orr.w	r3, r3, #8
 80034c4:	6193      	str	r3, [r2, #24]
	RCC->APB1ENR|=RCC_APB1ENR_I2C1EN;
 80034c6:	4a20      	ldr	r2, [pc, #128]	; (8003548 <_ZN16i2c_driver_classC1Em+0xa4>)
 80034c8:	4b1f      	ldr	r3, [pc, #124]	; (8003548 <_ZN16i2c_driver_classC1Em+0xa4>)
 80034ca:	69db      	ldr	r3, [r3, #28]
 80034cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80034d0:	61d3      	str	r3, [r2, #28]
	GPIOB->CRL&=0x00FFFFFF;
 80034d2:	4a1e      	ldr	r2, [pc, #120]	; (800354c <_ZN16i2c_driver_classC1Em+0xa8>)
 80034d4:	4b1d      	ldr	r3, [pc, #116]	; (800354c <_ZN16i2c_driver_classC1Em+0xa8>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80034dc:	6013      	str	r3, [r2, #0]
	GPIOB->CRL|=0xDD000000;
 80034de:	4a1b      	ldr	r2, [pc, #108]	; (800354c <_ZN16i2c_driver_classC1Em+0xa8>)
 80034e0:	4b1a      	ldr	r3, [pc, #104]	; (800354c <_ZN16i2c_driver_classC1Em+0xa8>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f043 435d 	orr.w	r3, r3, #3707764736	; 0xdd000000
 80034e8:	6013      	str	r3, [r2, #0]


i2c_port->CR1 = I2C_CR1_SWRST;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80034f2:	801a      	strh	r2, [r3, #0]
i2c_port->CR1=0;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	2200      	movs	r2, #0
 80034fa:	801a      	strh	r2, [r3, #0]
i2c_port->CR2=28;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	221c      	movs	r2, #28
 8003502:	809a      	strh	r2, [r3, #4]
i2c_port->CCR=140;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	228c      	movs	r2, #140	; 0x8c
 800350a:	839a      	strh	r2, [r3, #28]
i2c_port->TRISE=29;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	221d      	movs	r2, #29
 8003512:	841a      	strh	r2, [r3, #32]
i2c_port->CR2|=I2C_CR2_ITERREN |I2C_CR2_ITEVTEN;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	6892      	ldr	r2, [r2, #8]
 800351c:	8892      	ldrh	r2, [r2, #4]
 800351e:	b292      	uxth	r2, r2
 8003520:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8003524:	b292      	uxth	r2, r2
 8003526:	809a      	strh	r2, [r3, #4]
i2c_port->CR1|=I2C_CR1_PE;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	6892      	ldr	r2, [r2, #8]
 8003530:	8812      	ldrh	r2, [r2, #0]
 8003532:	b292      	uxth	r2, r2
 8003534:	f042 0201 	orr.w	r2, r2, #1
 8003538:	b292      	uxth	r2, r2
 800353a:	801a      	strh	r2, [r3, #0]
//I2C_P_ISR = this->I2C_ISR;

}
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	4618      	mov	r0, r3
 8003540:	370c      	adds	r7, #12
 8003542:	46bd      	mov	sp, r7
 8003544:	bc80      	pop	{r7}
 8003546:	4770      	bx	lr
 8003548:	40021000 	.word	0x40021000
 800354c:	40010c00 	.word	0x40010c00

08003550 <_ZN16i2c_driver_class7I2C_ISREv>:

void i2c_driver_class::I2C_ISR()//is not work need re-send address for read from address
{
 8003550:	b480      	push	{r7}
 8003552:	b085      	sub	sp, #20
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
	uint32_t sr;
	static uint32_t i=0;


	sr=i2c_port->SR1;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	8a9b      	ldrh	r3, [r3, #20]
 800355e:	b29b      	uxth	r3, r3
 8003560:	60fb      	str	r3, [r7, #12]

	if (sr & I2C_SR1_SB)
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	f003 0301 	and.w	r3, r3, #1
 8003568:	2b00      	cmp	r3, #0
 800356a:	d01b      	beq.n	80035a4 <_ZN16i2c_driver_class7I2C_ISREv+0x54>
	{
		if (this->ev == EV_DO_RESEND_ADDR_REC)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	795b      	ldrb	r3, [r3, #5]
 8003570:	2b08      	cmp	r3, #8
 8003572:	d10b      	bne.n	800358c <_ZN16i2c_driver_class7I2C_ISREv+0x3c>
		{
			i2c_port->DR=(this->i2cBuffer->address<<1)|1;;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	6812      	ldr	r2, [r2, #0]
 800357c:	7852      	ldrb	r2, [r2, #1]
 800357e:	0052      	lsls	r2, r2, #1
 8003580:	b212      	sxth	r2, r2
 8003582:	f042 0201 	orr.w	r2, r2, #1
 8003586:	b212      	sxth	r2, r2
 8003588:	b292      	uxth	r2, r2
 800358a:	821a      	strh	r2, [r3, #16]
						//this->ev=EV_SW_TO_RECEIVER;
		};
		if (this->ev == EV_SW_TO_RECEIVER)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	795b      	ldrb	r3, [r3, #5]
 8003590:	2b06      	cmp	r3, #6
 8003592:	d103      	bne.n	800359c <_ZN16i2c_driver_class7I2C_ISREv+0x4c>
			{
				this->ev=EV_DO_FOLLOW;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2205      	movs	r2, #5
 8003598:	715a      	strb	r2, [r3, #5]
 800359a:	e0d2      	b.n	8003742 <_ZN16i2c_driver_class7I2C_ISREv+0x1f2>
			}
		else
			{
				this->ev=EV_START_COMPLET;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2201      	movs	r2, #1
 80035a0:	715a      	strb	r2, [r3, #5]
 80035a2:	e0ce      	b.n	8003742 <_ZN16i2c_driver_class7I2C_ISREv+0x1f2>
			};
	}
	else if (sr & I2C_SR1_ADDR)
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f003 0302 	and.w	r3, r3, #2
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d00b      	beq.n	80035c6 <_ZN16i2c_driver_class7I2C_ISREv+0x76>
	{
		if (this->ev == EV_DO_RESEND_ADDR_REC)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	795b      	ldrb	r3, [r3, #5]
 80035b2:	2b08      	cmp	r3, #8
 80035b4:	d103      	bne.n	80035be <_ZN16i2c_driver_class7I2C_ISREv+0x6e>
		{
			this->ev=EV_SW_TO_RECEIVER;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2206      	movs	r2, #6
 80035ba:	715a      	strb	r2, [r3, #5]
 80035bc:	e0c1      	b.n	8003742 <_ZN16i2c_driver_class7I2C_ISREv+0x1f2>
		} else
		{
			this->ev= EV_SEND_ADDRES_COMPLET;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2203      	movs	r2, #3
 80035c2:	715a      	strb	r2, [r3, #5]
 80035c4:	e0bd      	b.n	8003742 <_ZN16i2c_driver_class7I2C_ISREv+0x1f2>
		};
	}
	else if(sr & I2C_SR1_BTF)
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	f003 0304 	and.w	r3, r3, #4
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d01b      	beq.n	8003608 <_ZN16i2c_driver_class7I2C_ISREv+0xb8>
	{
		if (this->ev==EV_SEND_REG_ADDR )
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	795b      	ldrb	r3, [r3, #5]
 80035d4:	2b04      	cmp	r3, #4
 80035d6:	f040 80b4 	bne.w	8003742 <_ZN16i2c_driver_class7I2C_ISREv+0x1f2>
		{

			if (i2cBuffer->mode == READ_FROM_ADDR_MODE )
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	781b      	ldrb	r3, [r3, #0]
 80035e0:	2b0b      	cmp	r3, #11
 80035e2:	d10d      	bne.n	8003600 <_ZN16i2c_driver_class7I2C_ISREv+0xb0>
			{
				i2c_port->CR1|=I2C_CR1_START;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	687a      	ldr	r2, [r7, #4]
 80035ea:	6892      	ldr	r2, [r2, #8]
 80035ec:	8812      	ldrh	r2, [r2, #0]
 80035ee:	b292      	uxth	r2, r2
 80035f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80035f4:	b292      	uxth	r2, r2
 80035f6:	801a      	strh	r2, [r3, #0]
				this->ev=EV_DO_RESEND_ADDR_REC;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2208      	movs	r2, #8
 80035fc:	715a      	strb	r2, [r3, #5]
 80035fe:	e0a0      	b.n	8003742 <_ZN16i2c_driver_class7I2C_ISREv+0x1f2>
			}else
			{
				this->ev=EV_DO_FOLLOW;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2205      	movs	r2, #5
 8003604:	715a      	strb	r2, [r3, #5]
 8003606:	e09c      	b.n	8003742 <_ZN16i2c_driver_class7I2C_ISREv+0x1f2>
		else
		{
			//return;
		};
	}
	else if(sr & I2C_SR1_ADD10)
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f003 0308 	and.w	r3, r3, #8
 800360e:	2b00      	cmp	r3, #0
 8003610:	f040 8097 	bne.w	8003742 <_ZN16i2c_driver_class7I2C_ISREv+0x1f2>
	{

	}
	else if(sr & I2C_SR1_RXNE)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800361a:	2b00      	cmp	r3, #0
 800361c:	d056      	beq.n	80036cc <_ZN16i2c_driver_class7I2C_ISREv+0x17c>
	{
		if (i2c_port->SR2);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	8b1b      	ldrh	r3, [r3, #24]
 8003624:	b29b      	uxth	r3, r3
 8003626:	2b00      	cmp	r3, #0
		if (i < i2cBuffer->dataSize)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	78db      	ldrb	r3, [r3, #3]
 800362e:	461a      	mov	r2, r3
 8003630:	4b96      	ldr	r3, [pc, #600]	; (800388c <_ZN16i2c_driver_class7I2C_ISREv+0x33c>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	429a      	cmp	r2, r3
 8003636:	f240 8084 	bls.w	8003742 <_ZN16i2c_driver_class7I2C_ISREv+0x1f2>
		{
			if (i == (uint32_t)(i2cBuffer->dataSize - 1))
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	78db      	ldrb	r3, [r3, #3]
 8003640:	3b01      	subs	r3, #1
 8003642:	461a      	mov	r2, r3
 8003644:	4b91      	ldr	r3, [pc, #580]	; (800388c <_ZN16i2c_driver_class7I2C_ISREv+0x33c>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	429a      	cmp	r2, r3
 800364a:	d109      	bne.n	8003660 <_ZN16i2c_driver_class7I2C_ISREv+0x110>
			{
				i2c_port->CR1&=~I2C_CR1_ACK;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	6892      	ldr	r2, [r2, #8]
 8003654:	8812      	ldrh	r2, [r2, #0]
 8003656:	b292      	uxth	r2, r2
 8003658:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800365c:	b292      	uxth	r2, r2
 800365e:	801a      	strh	r2, [r3, #0]
			};
			this->i2cBuffer->data[i]=i2c_port->DR;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	4b89      	ldr	r3, [pc, #548]	; (800388c <_ZN16i2c_driver_class7I2C_ISREv+0x33c>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	6879      	ldr	r1, [r7, #4]
 800366a:	6889      	ldr	r1, [r1, #8]
 800366c:	8a09      	ldrh	r1, [r1, #16]
 800366e:	b289      	uxth	r1, r1
 8003670:	b2c9      	uxtb	r1, r1
 8003672:	4413      	add	r3, r2
 8003674:	460a      	mov	r2, r1
 8003676:	711a      	strb	r2, [r3, #4]
			i++;
 8003678:	4b84      	ldr	r3, [pc, #528]	; (800388c <_ZN16i2c_driver_class7I2C_ISREv+0x33c>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	3301      	adds	r3, #1
 800367e:	4a83      	ldr	r2, [pc, #524]	; (800388c <_ZN16i2c_driver_class7I2C_ISREv+0x33c>)
 8003680:	6013      	str	r3, [r2, #0]
			if (i==i2cBuffer->dataSize)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	78db      	ldrb	r3, [r3, #3]
 8003688:	461a      	mov	r2, r3
 800368a:	4b80      	ldr	r3, [pc, #512]	; (800388c <_ZN16i2c_driver_class7I2C_ISREv+0x33c>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	429a      	cmp	r2, r3
 8003690:	d157      	bne.n	8003742 <_ZN16i2c_driver_class7I2C_ISREv+0x1f2>
			{
				i2c_port->CR1|=I2C_CR1_STOP;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	6892      	ldr	r2, [r2, #8]
 800369a:	8812      	ldrh	r2, [r2, #0]
 800369c:	b292      	uxth	r2, r2
 800369e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036a2:	b292      	uxth	r2, r2
 80036a4:	801a      	strh	r2, [r3, #0]
				this->ev=EV_IDLE;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2200      	movs	r2, #0
 80036aa:	715a      	strb	r2, [r3, #5]
				i2c_port->CR2&=0x00FF;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	6892      	ldr	r2, [r2, #8]
 80036b4:	8892      	ldrh	r2, [r2, #4]
 80036b6:	b292      	uxth	r2, r2
 80036b8:	b2d2      	uxtb	r2, r2
 80036ba:	b292      	uxth	r2, r2
 80036bc:	809a      	strh	r2, [r3, #4]
				i=0;
 80036be:	4b73      	ldr	r3, [pc, #460]	; (800388c <_ZN16i2c_driver_class7I2C_ISREv+0x33c>)
 80036c0:	2200      	movs	r2, #0
 80036c2:	601a      	str	r2, [r3, #0]
				this->bState=BUS_OK;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2200      	movs	r2, #0
 80036c8:	711a      	strb	r2, [r3, #4]
 80036ca:	e03a      	b.n	8003742 <_ZN16i2c_driver_class7I2C_ISREv+0x1f2>
			};
		};
	}
	else if(sr & I2C_SR1_TXE)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d035      	beq.n	8003742 <_ZN16i2c_driver_class7I2C_ISREv+0x1f2>
	{
	if (this->ev == EV_DO_TRANSMIT )
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	795b      	ldrb	r3, [r3, #5]
 80036da:	2b07      	cmp	r3, #7
 80036dc:	d131      	bne.n	8003742 <_ZN16i2c_driver_class7I2C_ISREv+0x1f2>
	{
		i2c_port->DR = this->i2cBuffer->data[i];
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	687a      	ldr	r2, [r7, #4]
 80036e4:	6811      	ldr	r1, [r2, #0]
 80036e6:	4a69      	ldr	r2, [pc, #420]	; (800388c <_ZN16i2c_driver_class7I2C_ISREv+0x33c>)
 80036e8:	6812      	ldr	r2, [r2, #0]
 80036ea:	440a      	add	r2, r1
 80036ec:	7912      	ldrb	r2, [r2, #4]
 80036ee:	b292      	uxth	r2, r2
 80036f0:	821a      	strh	r2, [r3, #16]
		i++;
 80036f2:	4b66      	ldr	r3, [pc, #408]	; (800388c <_ZN16i2c_driver_class7I2C_ISREv+0x33c>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	3301      	adds	r3, #1
 80036f8:	4a64      	ldr	r2, [pc, #400]	; (800388c <_ZN16i2c_driver_class7I2C_ISREv+0x33c>)
 80036fa:	6013      	str	r3, [r2, #0]
		if (i==i2cBuffer->dataSize)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	78db      	ldrb	r3, [r3, #3]
 8003702:	461a      	mov	r2, r3
 8003704:	4b61      	ldr	r3, [pc, #388]	; (800388c <_ZN16i2c_driver_class7I2C_ISREv+0x33c>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	429a      	cmp	r2, r3
 800370a:	f040 80fe 	bne.w	800390a <_ZN16i2c_driver_class7I2C_ISREv+0x3ba>
		{
			I2C1->CR1|=I2C_CR1_STOP;
 800370e:	4a60      	ldr	r2, [pc, #384]	; (8003890 <_ZN16i2c_driver_class7I2C_ISREv+0x340>)
 8003710:	4b5f      	ldr	r3, [pc, #380]	; (8003890 <_ZN16i2c_driver_class7I2C_ISREv+0x340>)
 8003712:	881b      	ldrh	r3, [r3, #0]
 8003714:	b29b      	uxth	r3, r3
 8003716:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800371a:	b29b      	uxth	r3, r3
 800371c:	8013      	strh	r3, [r2, #0]
			this->ev=EV_IDLE;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	715a      	strb	r2, [r3, #5]
			i=0;
 8003724:	4b59      	ldr	r3, [pc, #356]	; (800388c <_ZN16i2c_driver_class7I2C_ISREv+0x33c>)
 8003726:	2200      	movs	r2, #0
 8003728:	601a      	str	r2, [r3, #0]
			i2c_port->CR2&=0x00FF;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	6892      	ldr	r2, [r2, #8]
 8003732:	8892      	ldrh	r2, [r2, #4]
 8003734:	b292      	uxth	r2, r2
 8003736:	b2d2      	uxtb	r2, r2
 8003738:	b292      	uxth	r2, r2
 800373a:	809a      	strh	r2, [r3, #4]
			this->bState=BUS_OK;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	711a      	strb	r2, [r3, #4]
	};
	};



	switch (this->ev)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	795b      	ldrb	r3, [r3, #5]
 8003746:	2b08      	cmp	r3, #8
 8003748:	f200 80e6 	bhi.w	8003918 <_ZN16i2c_driver_class7I2C_ISREv+0x3c8>
 800374c:	a201      	add	r2, pc, #4	; (adr r2, 8003754 <_ZN16i2c_driver_class7I2C_ISREv+0x204>)
 800374e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003752:	bf00      	nop
 8003754:	08003779 	.word	0x08003779
 8003758:	080037cb 	.word	0x080037cb
 800375c:	08003919 	.word	0x08003919
 8003760:	0800383f 	.word	0x0800383f
 8003764:	08003919 	.word	0x08003919
 8003768:	08003895 	.word	0x08003895
 800376c:	08003919 	.word	0x08003919
 8003770:	08003919 	.word	0x08003919
 8003774:	08003919 	.word	0x08003919
		{
		case EV_IDLE:
			if (!(i2c_port->SR2 & I2C_SR2_BUSY))
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	8b1b      	ldrh	r3, [r3, #24]
 800377e:	b29b      	uxth	r3, r3
 8003780:	f003 0302 	and.w	r3, r3, #2
 8003784:	2b00      	cmp	r3, #0
 8003786:	bf0c      	ite	eq
 8003788:	2301      	moveq	r3, #1
 800378a:	2300      	movne	r3, #0
 800378c:	b2db      	uxtb	r3, r3
 800378e:	2b00      	cmp	r3, #0
 8003790:	f000 80bd 	beq.w	800390e <_ZN16i2c_driver_class7I2C_ISREv+0x3be>
			{
			i2c_port->CR2|=I2C_CR2_ITERREN |I2C_CR2_ITEVTEN;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	6892      	ldr	r2, [r2, #8]
 800379c:	8892      	ldrh	r2, [r2, #4]
 800379e:	b292      	uxth	r2, r2
 80037a0:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80037a4:	b292      	uxth	r2, r2
 80037a6:	809a      	strh	r2, [r3, #4]
			this->ev=EV_BUSY_TO_BUS;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2202      	movs	r2, #2
 80037ac:	715a      	strb	r2, [r3, #5]
			this->bState=BUS_BUSY;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	22c8      	movs	r2, #200	; 0xc8
 80037b2:	711a      	strb	r2, [r3, #4]
			i2c_port->CR1|=I2C_CR1_START;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	6892      	ldr	r2, [r2, #8]
 80037bc:	8812      	ldrh	r2, [r2, #0]
 80037be:	b292      	uxth	r2, r2
 80037c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037c4:	b292      	uxth	r2, r2
 80037c6:	801a      	strh	r2, [r3, #0]
			}

			break;
 80037c8:	e0a1      	b.n	800390e <_ZN16i2c_driver_class7I2C_ISREv+0x3be>
		case EV_START_COMPLET:
			if ((i2cBuffer->mode == WRITE_MODE) | (i2cBuffer->mode == WRITE_TO_ADDR_MODE) | (i2cBuffer->mode == READ_FROM_ADDR_MODE ))
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	781b      	ldrb	r3, [r3, #0]
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	bf0c      	ite	eq
 80037d4:	2301      	moveq	r3, #1
 80037d6:	2300      	movne	r3, #0
 80037d8:	b2da      	uxtb	r2, r3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	781b      	ldrb	r3, [r3, #0]
 80037e0:	2b02      	cmp	r3, #2
 80037e2:	bf0c      	ite	eq
 80037e4:	2301      	moveq	r3, #1
 80037e6:	2300      	movne	r3, #0
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	4313      	orrs	r3, r2
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	461a      	mov	r2, r3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	781b      	ldrb	r3, [r3, #0]
 80037f6:	2b0b      	cmp	r3, #11
 80037f8:	bf0c      	ite	eq
 80037fa:	2301      	moveq	r3, #1
 80037fc:	2300      	movne	r3, #0
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	4313      	orrs	r3, r2
 8003802:	2b00      	cmp	r3, #0
 8003804:	d009      	beq.n	800381a <_ZN16i2c_driver_class7I2C_ISREv+0x2ca>
			{
			i2c_port->DR=(this->i2cBuffer->address<<1);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	6812      	ldr	r2, [r2, #0]
 800380e:	7852      	ldrb	r2, [r2, #1]
 8003810:	b292      	uxth	r2, r2
 8003812:	0052      	lsls	r2, r2, #1
 8003814:	b292      	uxth	r2, r2
 8003816:	821a      	strh	r2, [r3, #16]
			i2c_port->DR=(this->i2cBuffer->address<<1)|1;
			}else
			{
				return ;
			}
			break;
 8003818:	e07e      	b.n	8003918 <_ZN16i2c_driver_class7I2C_ISREv+0x3c8>
			} else if ((i2cBuffer->mode == READ_MODE))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	781b      	ldrb	r3, [r3, #0]
 8003820:	2b0c      	cmp	r3, #12
 8003822:	d176      	bne.n	8003912 <_ZN16i2c_driver_class7I2C_ISREv+0x3c2>
			i2c_port->DR=(this->i2cBuffer->address<<1)|1;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	6812      	ldr	r2, [r2, #0]
 800382c:	7852      	ldrb	r2, [r2, #1]
 800382e:	0052      	lsls	r2, r2, #1
 8003830:	b212      	sxth	r2, r2
 8003832:	f042 0201 	orr.w	r2, r2, #1
 8003836:	b212      	sxth	r2, r2
 8003838:	b292      	uxth	r2, r2
 800383a:	821a      	strh	r2, [r3, #16]
			break;
 800383c:	e06c      	b.n	8003918 <_ZN16i2c_driver_class7I2C_ISREv+0x3c8>
		case EV_SEND_ADDRES_COMPLET:
			if (i2cBuffer->mode == WRITE_MODE )
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	781b      	ldrb	r3, [r3, #0]
 8003844:	2b01      	cmp	r3, #1
 8003846:	d103      	bne.n	8003850 <_ZN16i2c_driver_class7I2C_ISREv+0x300>
			{
				this->ev=EV_DO_FOLLOW; //if direct read or write, mode skip send register address
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2205      	movs	r2, #5
 800384c:	715a      	strb	r2, [r3, #5]
				break;
 800384e:	e063      	b.n	8003918 <_ZN16i2c_driver_class7I2C_ISREv+0x3c8>
			};
			if (i2cBuffer->mode == READ_MODE)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	781b      	ldrb	r3, [r3, #0]
 8003856:	2b0c      	cmp	r3, #12
 8003858:	d10d      	bne.n	8003876 <_ZN16i2c_driver_class7I2C_ISREv+0x326>
			{
				i2c_port->CR1|=I2C_CR1_START;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	687a      	ldr	r2, [r7, #4]
 8003860:	6892      	ldr	r2, [r2, #8]
 8003862:	8812      	ldrh	r2, [r2, #0]
 8003864:	b292      	uxth	r2, r2
 8003866:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800386a:	b292      	uxth	r2, r2
 800386c:	801a      	strh	r2, [r3, #0]
				this->ev=EV_SW_TO_RECEIVER;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2206      	movs	r2, #6
 8003872:	715a      	strb	r2, [r3, #5]
				break;
 8003874:	e050      	b.n	8003918 <_ZN16i2c_driver_class7I2C_ISREv+0x3c8>
			};
			i2c_port->DR=i2cBuffer->regAddr;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	6812      	ldr	r2, [r2, #0]
 800387e:	7892      	ldrb	r2, [r2, #2]
 8003880:	b292      	uxth	r2, r2
 8003882:	821a      	strh	r2, [r3, #16]
			this->ev=EV_SEND_REG_ADDR;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2204      	movs	r2, #4
 8003888:	715a      	strb	r2, [r3, #5]
			break;
 800388a:	e045      	b.n	8003918 <_ZN16i2c_driver_class7I2C_ISREv+0x3c8>
 800388c:	20001484 	.word	0x20001484
 8003890:	40005400 	.word	0x40005400
		case EV_DO_FOLLOW:
			i2c_port->CR2|=I2C_CR2_ITBUFEN; //enable buffer irq
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	687a      	ldr	r2, [r7, #4]
 800389a:	6892      	ldr	r2, [r2, #8]
 800389c:	8892      	ldrh	r2, [r2, #4]
 800389e:	b292      	uxth	r2, r2
 80038a0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80038a4:	b292      	uxth	r2, r2
 80038a6:	809a      	strh	r2, [r3, #4]
			if (i2cBuffer->dataSize > I2C_BUFFER_SIZE )
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	78db      	ldrb	r3, [r3, #3]
 80038ae:	2b0a      	cmp	r3, #10
 80038b0:	dd03      	ble.n	80038ba <_ZN16i2c_driver_class7I2C_ISREv+0x36a>
			{
				i2cBuffer->dataSize = I2C_BUFFER_SIZE; // buffer size control
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	220a      	movs	r2, #10
 80038b8:	70da      	strb	r2, [r3, #3]
			}
			I2C1->CR1|=I2C_CR1_ACK;
 80038ba:	4a19      	ldr	r2, [pc, #100]	; (8003920 <_ZN16i2c_driver_class7I2C_ISREv+0x3d0>)
 80038bc:	4b18      	ldr	r3, [pc, #96]	; (8003920 <_ZN16i2c_driver_class7I2C_ISREv+0x3d0>)
 80038be:	881b      	ldrh	r3, [r3, #0]
 80038c0:	b29b      	uxth	r3, r3
 80038c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	8013      	strh	r3, [r2, #0]
			if (i2cBuffer->dataSize == 0 )
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	78db      	ldrb	r3, [r3, #3]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d120      	bne.n	8003916 <_ZN16i2c_driver_class7I2C_ISREv+0x3c6>
			{
				I2C1->CR1|=I2C_CR1_STOP;
 80038d4:	4a12      	ldr	r2, [pc, #72]	; (8003920 <_ZN16i2c_driver_class7I2C_ISREv+0x3d0>)
 80038d6:	4b12      	ldr	r3, [pc, #72]	; (8003920 <_ZN16i2c_driver_class7I2C_ISREv+0x3d0>)
 80038d8:	881b      	ldrh	r3, [r3, #0]
 80038da:	b29b      	uxth	r3, r3
 80038dc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80038e0:	b29b      	uxth	r3, r3
 80038e2:	8013      	strh	r3, [r2, #0]
				this->ev=EV_IDLE;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2200      	movs	r2, #0
 80038e8:	715a      	strb	r2, [r3, #5]
				i=0;
 80038ea:	4b0e      	ldr	r3, [pc, #56]	; (8003924 <_ZN16i2c_driver_class7I2C_ISREv+0x3d4>)
 80038ec:	2200      	movs	r2, #0
 80038ee:	601a      	str	r2, [r3, #0]
				i2c_port->CR2&=0x00FF;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	6892      	ldr	r2, [r2, #8]
 80038f8:	8892      	ldrh	r2, [r2, #4]
 80038fa:	b292      	uxth	r2, r2
 80038fc:	b2d2      	uxtb	r2, r2
 80038fe:	b292      	uxth	r2, r2
 8003900:	809a      	strh	r2, [r3, #4]
				this->bState=BUS_OK;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	711a      	strb	r2, [r3, #4]
			}
			break;
 8003908:	e005      	b.n	8003916 <_ZN16i2c_driver_class7I2C_ISREv+0x3c6>
			return;
 800390a:	bf00      	nop
 800390c:	e004      	b.n	8003918 <_ZN16i2c_driver_class7I2C_ISREv+0x3c8>
			break;
 800390e:	bf00      	nop
 8003910:	e002      	b.n	8003918 <_ZN16i2c_driver_class7I2C_ISREv+0x3c8>
				return ;
 8003912:	bf00      	nop
 8003914:	e000      	b.n	8003918 <_ZN16i2c_driver_class7I2C_ISREv+0x3c8>
			break;
 8003916:	bf00      	nop

		};



}
 8003918:	3714      	adds	r7, #20
 800391a:	46bd      	mov	sp, r7
 800391c:	bc80      	pop	{r7}
 800391e:	4770      	bx	lr
 8003920:	40005400 	.word	0x40005400
 8003924:	20001484 	.word	0x20001484

08003928 <_Z8aIAQCorePv>:
#include "i2c_driver.h"

extern i2c_driver_class* iic;
i2c_struct_com i2b;
void aIAQCore(void *parameter)
{
 8003928:	b590      	push	{r4, r7, lr}
 800392a:	b08f      	sub	sp, #60	; 0x3c
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]

	iaq_core* iaq = new iaq_core();
 8003930:	2018      	movs	r0, #24
 8003932:	f001 f9cf 	bl	8004cd4 <_Znwj>
 8003936:	4603      	mov	r3, r0
 8003938:	461c      	mov	r4, r3
 800393a:	4620      	mov	r0, r4
 800393c:	f000 f853 	bl	80039e6 <_ZN8iaq_coreC1Ev>
 8003940:	637c      	str	r4, [r7, #52]	; 0x34
	ens210_class* ens210 = new ens210_class();
 8003942:	2020      	movs	r0, #32
 8003944:	f001 f9c6 	bl	8004cd4 <_Znwj>
 8003948:	4603      	mov	r3, r0
 800394a:	461c      	mov	r4, r3
 800394c:	4620      	mov	r0, r4
 800394e:	f000 f977 	bl	8003c40 <_ZN12ens210_classC1Ev>
 8003952:	633c      	str	r4, [r7, #48]	; 0x30
	air_condition air;
	int32_t temp, press;
	QueueHandle_t comQueue= (QueueHandle_t) parameter;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	60fb      	str	r3, [r7, #12]
	bmp180_t *bmp= new bmp180_t;
 8003958:	2034      	movs	r0, #52	; 0x34
 800395a:	f001 f9bb 	bl	8004cd4 <_Znwj>
 800395e:	4603      	mov	r3, r0
 8003960:	62fb      	str	r3, [r7, #44]	; 0x2c
	vTaskDelay(100/ portTICK_PERIOD_MS);
 8003962:	2064      	movs	r0, #100	; 0x64
 8003964:	f7fe f8fc 	bl	8001b60 <vTaskDelay>
	iaq->i2c_init();
 8003968:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800396a:	f000 f84d 	bl	8003a08 <_ZN8iaq_core8i2c_initEv>
	ens210->i2c_init();
 800396e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003970:	f000 f976 	bl	8003c60 <_ZN12ens210_class8i2c_initEv>
	ens210->sens_init();
 8003974:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003976:	f000 fb5f 	bl	8004038 <_ZN12ens210_class9sens_initEv>
	//bmp180_init(bmp);
	while (1)
	{
			vTaskDelay(3000/ portTICK_PERIOD_MS);
 800397a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800397e:	f7fe f8ef 	bl	8001b60 <vTaskDelay>
			iaq->hookRecievePack();
 8003982:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003984:	f000 f928 	bl	8003bd8 <_ZN8iaq_core15hookRecievePackEv>
			ens210->appHook();
 8003988:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800398a:	f000 fb81 	bl	8004090 <_ZN12ens210_class7appHookEv>
			air.CO2=iaq->getCO2();
 800398e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003990:	f000 f940 	bl	8003c14 <_ZN8iaq_core6getCO2Ev>
 8003994:	4603      	mov	r3, r0
 8003996:	613b      	str	r3, [r7, #16]
			air.TVOC=iaq->getTVOC();
 8003998:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800399a:	f000 f946 	bl	8003c2a <_ZN8iaq_core7getTVOCEv>
 800399e:	4603      	mov	r3, r0
 80039a0:	617b      	str	r3, [r7, #20]
			air.temp=ens210->getTemp();
 80039a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80039a4:	f000 fbd2 	bl	800414c <_ZN12ens210_class7getTempEv>
 80039a8:	4603      	mov	r3, r0
 80039aa:	460c      	mov	r4, r1
 80039ac:	e9c7 3406 	strd	r3, r4, [r7, #24]
			air.humidity=ens210->getHumidity();
 80039b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80039b2:	f000 fbd7 	bl	8004164 <_ZN12ens210_class11getHumidityEv>
 80039b6:	4603      	mov	r3, r0
 80039b8:	460c      	mov	r4, r1
 80039ba:	e9c7 3408 	strd	r3, r4, [r7, #32]
/*
			temp= bmp180_get_temperature(bmp180_get_uncomp_temperature());
			press=bmp180_get_pressure(bmp180_get_uncomp_pressure());*/

			if (uxQueueSpacesAvailable(comQueue))
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	4618      	mov	r0, r3
 80039c2:	f7fd fe35 	bl	8001630 <uxQueueSpacesAvailable>
 80039c6:	4603      	mov	r3, r0
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	bf14      	ite	ne
 80039cc:	2301      	movne	r3, #1
 80039ce:	2300      	moveq	r3, #0
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d0d1      	beq.n	800397a <_Z8aIAQCorePv+0x52>
			{
				xQueueSend(comQueue, &air , 1);
 80039d6:	68f8      	ldr	r0, [r7, #12]
 80039d8:	f107 0110 	add.w	r1, r7, #16
 80039dc:	2300      	movs	r3, #0
 80039de:	2201      	movs	r2, #1
 80039e0:	f7fd fbb8 	bl	8001154 <xQueueGenericSend>
			vTaskDelay(3000/ portTICK_PERIOD_MS);
 80039e4:	e7c9      	b.n	800397a <_Z8aIAQCorePv+0x52>

080039e6 <_ZN8iaq_coreC1Ev>:



}

iaq_core::iaq_core()
 80039e6:	b580      	push	{r7, lr}
 80039e8:	b082      	sub	sp, #8
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	6078      	str	r0, [r7, #4]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	22b5      	movs	r2, #181	; 0xb5
 80039f2:	725a      	strb	r2, [r3, #9]
{
	i2c_init();
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f000 f807 	bl	8003a08 <_ZN8iaq_core8i2c_initEv>
	return;
 80039fa:	bf00      	nop
}
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4618      	mov	r0, r3
 8003a00:	3708      	adds	r7, #8
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
	...

08003a08 <_ZN8iaq_core8i2c_initEv>:


void iaq_core::i2c_init(void)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b083      	sub	sp, #12
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
	RCC->APB2ENR|=RCC_APB2ENR_IOPBEN;
 8003a10:	4a1a      	ldr	r2, [pc, #104]	; (8003a7c <_ZN8iaq_core8i2c_initEv+0x74>)
 8003a12:	4b1a      	ldr	r3, [pc, #104]	; (8003a7c <_ZN8iaq_core8i2c_initEv+0x74>)
 8003a14:	699b      	ldr	r3, [r3, #24]
 8003a16:	f043 0308 	orr.w	r3, r3, #8
 8003a1a:	6193      	str	r3, [r2, #24]
	RCC->APB1ENR|=RCC_APB1ENR_I2C1EN;
 8003a1c:	4a17      	ldr	r2, [pc, #92]	; (8003a7c <_ZN8iaq_core8i2c_initEv+0x74>)
 8003a1e:	4b17      	ldr	r3, [pc, #92]	; (8003a7c <_ZN8iaq_core8i2c_initEv+0x74>)
 8003a20:	69db      	ldr	r3, [r3, #28]
 8003a22:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003a26:	61d3      	str	r3, [r2, #28]
	I2C1->CR1 = I2C_CR1_SWRST;
 8003a28:	4b15      	ldr	r3, [pc, #84]	; (8003a80 <_ZN8iaq_core8i2c_initEv+0x78>)
 8003a2a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003a2e:	801a      	strh	r2, [r3, #0]
	I2C1->CR1=0;
 8003a30:	4b13      	ldr	r3, [pc, #76]	; (8003a80 <_ZN8iaq_core8i2c_initEv+0x78>)
 8003a32:	2200      	movs	r2, #0
 8003a34:	801a      	strh	r2, [r3, #0]
	I2C1->CR2=28;
 8003a36:	4b12      	ldr	r3, [pc, #72]	; (8003a80 <_ZN8iaq_core8i2c_initEv+0x78>)
 8003a38:	221c      	movs	r2, #28
 8003a3a:	809a      	strh	r2, [r3, #4]
	I2C1->CCR=140;
 8003a3c:	4b10      	ldr	r3, [pc, #64]	; (8003a80 <_ZN8iaq_core8i2c_initEv+0x78>)
 8003a3e:	228c      	movs	r2, #140	; 0x8c
 8003a40:	839a      	strh	r2, [r3, #28]
	I2C1->TRISE=29;
 8003a42:	4b0f      	ldr	r3, [pc, #60]	; (8003a80 <_ZN8iaq_core8i2c_initEv+0x78>)
 8003a44:	221d      	movs	r2, #29
 8003a46:	841a      	strh	r2, [r3, #32]
	I2C1->CR1|=I2C_CR1_PE;
 8003a48:	4a0d      	ldr	r2, [pc, #52]	; (8003a80 <_ZN8iaq_core8i2c_initEv+0x78>)
 8003a4a:	4b0d      	ldr	r3, [pc, #52]	; (8003a80 <_ZN8iaq_core8i2c_initEv+0x78>)
 8003a4c:	881b      	ldrh	r3, [r3, #0]
 8003a4e:	b29b      	uxth	r3, r3
 8003a50:	f043 0301 	orr.w	r3, r3, #1
 8003a54:	b29b      	uxth	r3, r3
 8003a56:	8013      	strh	r3, [r2, #0]
	GPIOB->CRL&=0x00FFFFFF;
 8003a58:	4a0a      	ldr	r2, [pc, #40]	; (8003a84 <_ZN8iaq_core8i2c_initEv+0x7c>)
 8003a5a:	4b0a      	ldr	r3, [pc, #40]	; (8003a84 <_ZN8iaq_core8i2c_initEv+0x7c>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003a62:	6013      	str	r3, [r2, #0]
	GPIOB->CRL|=0xDD000000;
 8003a64:	4a07      	ldr	r2, [pc, #28]	; (8003a84 <_ZN8iaq_core8i2c_initEv+0x7c>)
 8003a66:	4b07      	ldr	r3, [pc, #28]	; (8003a84 <_ZN8iaq_core8i2c_initEv+0x7c>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f043 435d 	orr.w	r3, r3, #3707764736	; 0xdd000000
 8003a6e:	6013      	str	r3, [r2, #0]
}
 8003a70:	bf00      	nop
 8003a72:	370c      	adds	r7, #12
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bc80      	pop	{r7}
 8003a78:	4770      	bx	lr
 8003a7a:	bf00      	nop
 8003a7c:	40021000 	.word	0x40021000
 8003a80:	40005400 	.word	0x40005400
 8003a84:	40010c00 	.word	0x40010c00

08003a88 <_ZN8iaq_core7readI2CEv>:


uint32_t iaq_core::readI2C(void)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b084      	sub	sp, #16
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
	uint8_t c=0;
 8003a90:	2300      	movs	r3, #0
 8003a92:	73fb      	strb	r3, [r7, #15]
	if ((I2C1->SR1 & 0xf0) != 0)
 8003a94:	4b4f      	ldr	r3, [pc, #316]	; (8003bd4 <_ZN8iaq_core7readI2CEv+0x14c>)
 8003a96:	8a9b      	ldrh	r3, [r3, #20]
 8003a98:	b29b      	uxth	r3, r3
 8003a9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	bf14      	ite	ne
 8003aa2:	2301      	movne	r3, #1
 8003aa4:	2300      	moveq	r3, #0
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d006      	beq.n	8003aba <_ZN8iaq_core7readI2CEv+0x32>
		{
		I2C1->CR1 = I2C_CR1_SWRST;
 8003aac:	4b49      	ldr	r3, [pc, #292]	; (8003bd4 <_ZN8iaq_core7readI2CEv+0x14c>)
 8003aae:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003ab2:	801a      	strh	r2, [r3, #0]
		i2c_init();
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f7ff ffa7 	bl	8003a08 <_ZN8iaq_core8i2c_initEv>
		};
	if (I2C1->SR2&I2C_SR2_BUSY)
 8003aba:	4b46      	ldr	r3, [pc, #280]	; (8003bd4 <_ZN8iaq_core7readI2CEv+0x14c>)
 8003abc:	8b1b      	ldrh	r3, [r3, #24]
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	f003 0302 	and.w	r3, r3, #2
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	bf14      	ite	ne
 8003ac8:	2301      	movne	r3, #1
 8003aca:	2300      	moveq	r3, #0
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d014      	beq.n	8003afc <_ZN8iaq_core7readI2CEv+0x74>
		{
		I2C1->CR1|=I2C_CR1_STOP;
 8003ad2:	4a40      	ldr	r2, [pc, #256]	; (8003bd4 <_ZN8iaq_core7readI2CEv+0x14c>)
 8003ad4:	4b3f      	ldr	r3, [pc, #252]	; (8003bd4 <_ZN8iaq_core7readI2CEv+0x14c>)
 8003ad6:	881b      	ldrh	r3, [r3, #0]
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ade:	b29b      	uxth	r3, r3
 8003ae0:	8013      	strh	r3, [r2, #0]
		while (!(I2C1->SR2&I2C_SR2_BUSY));
 8003ae2:	4b3c      	ldr	r3, [pc, #240]	; (8003bd4 <_ZN8iaq_core7readI2CEv+0x14c>)
 8003ae4:	8b1b      	ldrh	r3, [r3, #24]
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	f003 0302 	and.w	r3, r3, #2
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	bf0c      	ite	eq
 8003af0:	2301      	moveq	r3, #1
 8003af2:	2300      	movne	r3, #0
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d000      	beq.n	8003afc <_ZN8iaq_core7readI2CEv+0x74>
 8003afa:	e7f2      	b.n	8003ae2 <_ZN8iaq_core7readI2CEv+0x5a>

		}


	I2C1->CR1|=I2C_CR1_START;
 8003afc:	4a35      	ldr	r2, [pc, #212]	; (8003bd4 <_ZN8iaq_core7readI2CEv+0x14c>)
 8003afe:	4b35      	ldr	r3, [pc, #212]	; (8003bd4 <_ZN8iaq_core7readI2CEv+0x14c>)
 8003b00:	881b      	ldrh	r3, [r3, #0]
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	8013      	strh	r3, [r2, #0]
	I2C1->CR1|=I2C_CR1_ACK;
 8003b0c:	4a31      	ldr	r2, [pc, #196]	; (8003bd4 <_ZN8iaq_core7readI2CEv+0x14c>)
 8003b0e:	4b31      	ldr	r3, [pc, #196]	; (8003bd4 <_ZN8iaq_core7readI2CEv+0x14c>)
 8003b10:	881b      	ldrh	r3, [r3, #0]
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b18:	b29b      	uxth	r3, r3
 8003b1a:	8013      	strh	r3, [r2, #0]
	while (!(I2C1->SR1 & I2C_SR1_SB));
 8003b1c:	4b2d      	ldr	r3, [pc, #180]	; (8003bd4 <_ZN8iaq_core7readI2CEv+0x14c>)
 8003b1e:	8a9b      	ldrh	r3, [r3, #20]
 8003b20:	b29b      	uxth	r3, r3
 8003b22:	f003 0301 	and.w	r3, r3, #1
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	bf0c      	ite	eq
 8003b2a:	2301      	moveq	r3, #1
 8003b2c:	2300      	movne	r3, #0
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d000      	beq.n	8003b36 <_ZN8iaq_core7readI2CEv+0xae>
 8003b34:	e7f2      	b.n	8003b1c <_ZN8iaq_core7readI2CEv+0x94>
	I2C1->DR=this->addr;
 8003b36:	4a27      	ldr	r2, [pc, #156]	; (8003bd4 <_ZN8iaq_core7readI2CEv+0x14c>)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	7a5b      	ldrb	r3, [r3, #9]
 8003b3c:	b29b      	uxth	r3, r3
 8003b3e:	8213      	strh	r3, [r2, #16]
	while (!(I2C1->SR1 & I2C_SR1_ADDR));
 8003b40:	4b24      	ldr	r3, [pc, #144]	; (8003bd4 <_ZN8iaq_core7readI2CEv+0x14c>)
 8003b42:	8a9b      	ldrh	r3, [r3, #20]
 8003b44:	b29b      	uxth	r3, r3
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	bf0c      	ite	eq
 8003b4e:	2301      	moveq	r3, #1
 8003b50:	2300      	movne	r3, #0
 8003b52:	b2db      	uxtb	r3, r3
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d000      	beq.n	8003b5a <_ZN8iaq_core7readI2CEv+0xd2>
 8003b58:	e7f2      	b.n	8003b40 <_ZN8iaq_core7readI2CEv+0xb8>
	if (!(I2C1->SR2 & I2C_SR2_TRA) );
 8003b5a:	4b1e      	ldr	r3, [pc, #120]	; (8003bd4 <_ZN8iaq_core7readI2CEv+0x14c>)
 8003b5c:	8b1b      	ldrh	r3, [r3, #24]
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	f003 0304 	and.w	r3, r3, #4
 8003b64:	2b00      	cmp	r3, #0
	while (c < 9)
 8003b66:	7bfb      	ldrb	r3, [r7, #15]
 8003b68:	2b08      	cmp	r3, #8
 8003b6a:	dc2a      	bgt.n	8003bc2 <_ZN8iaq_core7readI2CEv+0x13a>
	{
		while (!(I2C1->SR1&I2C_SR1_RXNE));
 8003b6c:	4b19      	ldr	r3, [pc, #100]	; (8003bd4 <_ZN8iaq_core7readI2CEv+0x14c>)
 8003b6e:	8a9b      	ldrh	r3, [r3, #20]
 8003b70:	b29b      	uxth	r3, r3
 8003b72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	bf0c      	ite	eq
 8003b7a:	2301      	moveq	r3, #1
 8003b7c:	2300      	movne	r3, #0
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d000      	beq.n	8003b86 <_ZN8iaq_core7readI2CEv+0xfe>
 8003b84:	e7f2      	b.n	8003b6c <_ZN8iaq_core7readI2CEv+0xe4>
		this->iaq_pack[c]=I2C1->DR;
 8003b86:	7bfb      	ldrb	r3, [r7, #15]
 8003b88:	4a12      	ldr	r2, [pc, #72]	; (8003bd4 <_ZN8iaq_core7readI2CEv+0x14c>)
 8003b8a:	8a12      	ldrh	r2, [r2, #16]
 8003b8c:	b292      	uxth	r2, r2
 8003b8e:	b2d1      	uxtb	r1, r2
 8003b90:	687a      	ldr	r2, [r7, #4]
 8003b92:	54d1      	strb	r1, [r2, r3]
		c++;
 8003b94:	7bfb      	ldrb	r3, [r7, #15]
 8003b96:	3301      	adds	r3, #1
 8003b98:	73fb      	strb	r3, [r7, #15]
		if (c==8)
 8003b9a:	7bfb      	ldrb	r3, [r7, #15]
 8003b9c:	2b08      	cmp	r3, #8
 8003b9e:	d1e2      	bne.n	8003b66 <_ZN8iaq_core7readI2CEv+0xde>
		{
			I2C1->CR1&=~I2C_CR1_ACK;
 8003ba0:	4a0c      	ldr	r2, [pc, #48]	; (8003bd4 <_ZN8iaq_core7readI2CEv+0x14c>)
 8003ba2:	4b0c      	ldr	r3, [pc, #48]	; (8003bd4 <_ZN8iaq_core7readI2CEv+0x14c>)
 8003ba4:	881b      	ldrh	r3, [r3, #0]
 8003ba6:	b29b      	uxth	r3, r3
 8003ba8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003bac:	b29b      	uxth	r3, r3
 8003bae:	8013      	strh	r3, [r2, #0]
			I2C1->CR1|=I2C_CR1_STOP;
 8003bb0:	4a08      	ldr	r2, [pc, #32]	; (8003bd4 <_ZN8iaq_core7readI2CEv+0x14c>)
 8003bb2:	4b08      	ldr	r3, [pc, #32]	; (8003bd4 <_ZN8iaq_core7readI2CEv+0x14c>)
 8003bb4:	881b      	ldrh	r3, [r3, #0]
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003bbc:	b29b      	uxth	r3, r3
 8003bbe:	8013      	strh	r3, [r2, #0]
	while (c < 9)
 8003bc0:	e7d1      	b.n	8003b66 <_ZN8iaq_core7readI2CEv+0xde>
		}
	};


	this->status=this->iaq_pack[2];
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	789a      	ldrb	r2, [r3, #2]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	751a      	strb	r2, [r3, #20]
	return 1;
 8003bca:	2301      	movs	r3, #1
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3710      	adds	r7, #16
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	40005400 	.word	0x40005400

08003bd8 <_ZN8iaq_core15hookRecievePackEv>:

uint32_t iaq_core::hookRecievePack()
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
	this->readI2C();
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f7ff ff51 	bl	8003a88 <_ZN8iaq_core7readI2CEv>
	sVal.co2=this->iaq_pack[0]*256+ this->iaq_pack[1];
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	021b      	lsls	r3, r3, #8
 8003bec:	687a      	ldr	r2, [r7, #4]
 8003bee:	7852      	ldrb	r2, [r2, #1]
 8003bf0:	4413      	add	r3, r2
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	60da      	str	r2, [r3, #12]
	sVal.tvoc=this->iaq_pack[7]*256+ this->iaq_pack[8];
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	79db      	ldrb	r3, [r3, #7]
 8003bfc:	021b      	lsls	r3, r3, #8
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	7a12      	ldrb	r2, [r2, #8]
 8003c02:	4413      	add	r3, r2
 8003c04:	461a      	mov	r2, r3
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	611a      	str	r2, [r3, #16]
	return 1;
 8003c0a:	2301      	movs	r3, #1

}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	3708      	adds	r7, #8
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}

08003c14 <_ZN8iaq_core6getCO2Ev>:

uint32_t iaq_core::getCO2(void)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
	return sVal.co2;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	68db      	ldr	r3, [r3, #12]
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	370c      	adds	r7, #12
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bc80      	pop	{r7}
 8003c28:	4770      	bx	lr

08003c2a <_ZN8iaq_core7getTVOCEv>:

uint32_t iaq_core::getTVOC(void)
{
 8003c2a:	b480      	push	{r7}
 8003c2c:	b083      	sub	sp, #12
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	6078      	str	r0, [r7, #4]
	return sVal.tvoc;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	691b      	ldr	r3, [r3, #16]
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	370c      	adds	r7, #12
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bc80      	pop	{r7}
 8003c3e:	4770      	bx	lr

08003c40 <_ZN12ens210_classC1Ev>:

ens210_class::ens210_class(void)
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b082      	sub	sp, #8
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2286      	movs	r2, #134	; 0x86
 8003c4c:	741a      	strb	r2, [r3, #16]
{
	i2c_init();
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f000 f806 	bl	8003c60 <_ZN12ens210_class8i2c_initEv>
	return;
 8003c54:	bf00      	nop
}
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3708      	adds	r7, #8
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <_ZN12ens210_class8i2c_initEv>:

void ens210_class::i2c_init(void)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
	RCC->APB2ENR|=RCC_APB2ENR_IOPBEN;
 8003c68:	4a1a      	ldr	r2, [pc, #104]	; (8003cd4 <_ZN12ens210_class8i2c_initEv+0x74>)
 8003c6a:	4b1a      	ldr	r3, [pc, #104]	; (8003cd4 <_ZN12ens210_class8i2c_initEv+0x74>)
 8003c6c:	699b      	ldr	r3, [r3, #24]
 8003c6e:	f043 0308 	orr.w	r3, r3, #8
 8003c72:	6193      	str	r3, [r2, #24]
	RCC->APB1ENR|=RCC_APB1ENR_I2C1EN;
 8003c74:	4a17      	ldr	r2, [pc, #92]	; (8003cd4 <_ZN12ens210_class8i2c_initEv+0x74>)
 8003c76:	4b17      	ldr	r3, [pc, #92]	; (8003cd4 <_ZN12ens210_class8i2c_initEv+0x74>)
 8003c78:	69db      	ldr	r3, [r3, #28]
 8003c7a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003c7e:	61d3      	str	r3, [r2, #28]
	I2C1->CR1 = I2C_CR1_SWRST;
 8003c80:	4b15      	ldr	r3, [pc, #84]	; (8003cd8 <_ZN12ens210_class8i2c_initEv+0x78>)
 8003c82:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003c86:	801a      	strh	r2, [r3, #0]
	I2C1->CR1=0;
 8003c88:	4b13      	ldr	r3, [pc, #76]	; (8003cd8 <_ZN12ens210_class8i2c_initEv+0x78>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	801a      	strh	r2, [r3, #0]
	I2C1->CR2=28;
 8003c8e:	4b12      	ldr	r3, [pc, #72]	; (8003cd8 <_ZN12ens210_class8i2c_initEv+0x78>)
 8003c90:	221c      	movs	r2, #28
 8003c92:	809a      	strh	r2, [r3, #4]
	I2C1->CCR=140;
 8003c94:	4b10      	ldr	r3, [pc, #64]	; (8003cd8 <_ZN12ens210_class8i2c_initEv+0x78>)
 8003c96:	228c      	movs	r2, #140	; 0x8c
 8003c98:	839a      	strh	r2, [r3, #28]
	I2C1->TRISE=29;
 8003c9a:	4b0f      	ldr	r3, [pc, #60]	; (8003cd8 <_ZN12ens210_class8i2c_initEv+0x78>)
 8003c9c:	221d      	movs	r2, #29
 8003c9e:	841a      	strh	r2, [r3, #32]
	I2C1->CR1|=I2C_CR1_PE;
 8003ca0:	4a0d      	ldr	r2, [pc, #52]	; (8003cd8 <_ZN12ens210_class8i2c_initEv+0x78>)
 8003ca2:	4b0d      	ldr	r3, [pc, #52]	; (8003cd8 <_ZN12ens210_class8i2c_initEv+0x78>)
 8003ca4:	881b      	ldrh	r3, [r3, #0]
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	f043 0301 	orr.w	r3, r3, #1
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	8013      	strh	r3, [r2, #0]
	GPIOB->CRL&=0x00FFFFFF;
 8003cb0:	4a0a      	ldr	r2, [pc, #40]	; (8003cdc <_ZN12ens210_class8i2c_initEv+0x7c>)
 8003cb2:	4b0a      	ldr	r3, [pc, #40]	; (8003cdc <_ZN12ens210_class8i2c_initEv+0x7c>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003cba:	6013      	str	r3, [r2, #0]
	GPIOB->CRL|=0xDD000000;
 8003cbc:	4a07      	ldr	r2, [pc, #28]	; (8003cdc <_ZN12ens210_class8i2c_initEv+0x7c>)
 8003cbe:	4b07      	ldr	r3, [pc, #28]	; (8003cdc <_ZN12ens210_class8i2c_initEv+0x7c>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f043 435d 	orr.w	r3, r3, #3707764736	; 0xdd000000
 8003cc6:	6013      	str	r3, [r2, #0]
}
 8003cc8:	bf00      	nop
 8003cca:	370c      	adds	r7, #12
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bc80      	pop	{r7}
 8003cd0:	4770      	bx	lr
 8003cd2:	bf00      	nop
 8003cd4:	40021000 	.word	0x40021000
 8003cd8:	40005400 	.word	0x40005400
 8003cdc:	40010c00 	.word	0x40010c00

08003ce0 <_ZN12ens210_class7readI2CEhh>:

uint32_t ens210_class::readI2C(uint8_t saddr, uint8_t len)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b084      	sub	sp, #16
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	460b      	mov	r3, r1
 8003cea:	70fb      	strb	r3, [r7, #3]
 8003cec:	4613      	mov	r3, r2
 8003cee:	70bb      	strb	r3, [r7, #2]
	uint8_t c=0;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	73fb      	strb	r3, [r7, #15]
	if (len<0 || len > 10)  return 0;
 8003cf4:	78bb      	ldrb	r3, [r7, #2]
 8003cf6:	2b0a      	cmp	r3, #10
 8003cf8:	dd01      	ble.n	8003cfe <_ZN12ens210_class7readI2CEhh+0x1e>
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	e0dd      	b.n	8003eba <_ZN12ens210_class7readI2CEhh+0x1da>
	if ((I2C1->SR1 & 0xf0) != 0)
 8003cfe:	4b71      	ldr	r3, [pc, #452]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003d00:	8a9b      	ldrh	r3, [r3, #20]
 8003d02:	b29b      	uxth	r3, r3
 8003d04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	bf14      	ite	ne
 8003d0c:	2301      	movne	r3, #1
 8003d0e:	2300      	moveq	r3, #0
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d006      	beq.n	8003d24 <_ZN12ens210_class7readI2CEhh+0x44>
	{
		I2C1->CR1 = I2C_CR1_SWRST;
 8003d16:	4b6b      	ldr	r3, [pc, #428]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003d18:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003d1c:	801a      	strh	r2, [r3, #0]
		i2c_init();
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f7ff ff9e 	bl	8003c60 <_ZN12ens210_class8i2c_initEv>
	};
	if (I2C1->SR2&I2C_SR2_BUSY)
 8003d24:	4b67      	ldr	r3, [pc, #412]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003d26:	8b1b      	ldrh	r3, [r3, #24]
 8003d28:	b29b      	uxth	r3, r3
 8003d2a:	f003 0302 	and.w	r3, r3, #2
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	bf14      	ite	ne
 8003d32:	2301      	movne	r3, #1
 8003d34:	2300      	moveq	r3, #0
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d014      	beq.n	8003d66 <_ZN12ens210_class7readI2CEhh+0x86>
	{
		I2C1->CR1|=I2C_CR1_STOP;
 8003d3c:	4a61      	ldr	r2, [pc, #388]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003d3e:	4b61      	ldr	r3, [pc, #388]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003d40:	881b      	ldrh	r3, [r3, #0]
 8003d42:	b29b      	uxth	r3, r3
 8003d44:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d48:	b29b      	uxth	r3, r3
 8003d4a:	8013      	strh	r3, [r2, #0]
		while (!(I2C1->SR2&I2C_SR2_BUSY));
 8003d4c:	4b5d      	ldr	r3, [pc, #372]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003d4e:	8b1b      	ldrh	r3, [r3, #24]
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	f003 0302 	and.w	r3, r3, #2
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	bf0c      	ite	eq
 8003d5a:	2301      	moveq	r3, #1
 8003d5c:	2300      	movne	r3, #0
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d000      	beq.n	8003d66 <_ZN12ens210_class7readI2CEhh+0x86>
 8003d64:	e7f2      	b.n	8003d4c <_ZN12ens210_class7readI2CEhh+0x6c>
	}
	I2C1->CR1|=I2C_CR1_START;
 8003d66:	4a57      	ldr	r2, [pc, #348]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003d68:	4b56      	ldr	r3, [pc, #344]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003d6a:	881b      	ldrh	r3, [r3, #0]
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	8013      	strh	r3, [r2, #0]
	I2C1->CR1|=I2C_CR1_ACK;
 8003d76:	4a53      	ldr	r2, [pc, #332]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003d78:	4b52      	ldr	r3, [pc, #328]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003d7a:	881b      	ldrh	r3, [r3, #0]
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	8013      	strh	r3, [r2, #0]
	while (!(I2C1->SR1 & I2C_SR1_SB));
 8003d86:	4b4f      	ldr	r3, [pc, #316]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003d88:	8a9b      	ldrh	r3, [r3, #20]
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	f003 0301 	and.w	r3, r3, #1
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	bf0c      	ite	eq
 8003d94:	2301      	moveq	r3, #1
 8003d96:	2300      	movne	r3, #0
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d000      	beq.n	8003da0 <_ZN12ens210_class7readI2CEhh+0xc0>
 8003d9e:	e7f2      	b.n	8003d86 <_ZN12ens210_class7readI2CEhh+0xa6>
	I2C1->DR=this->addr; // write address to read
 8003da0:	4a48      	ldr	r2, [pc, #288]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	7c1b      	ldrb	r3, [r3, #16]
 8003da6:	b29b      	uxth	r3, r3
 8003da8:	8213      	strh	r3, [r2, #16]
	while (!(I2C1->SR1 & I2C_SR1_ADDR));
 8003daa:	4b46      	ldr	r3, [pc, #280]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003dac:	8a9b      	ldrh	r3, [r3, #20]
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	f003 0302 	and.w	r3, r3, #2
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	bf0c      	ite	eq
 8003db8:	2301      	moveq	r3, #1
 8003dba:	2300      	movne	r3, #0
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d000      	beq.n	8003dc4 <_ZN12ens210_class7readI2CEhh+0xe4>
 8003dc2:	e7f2      	b.n	8003daa <_ZN12ens210_class7readI2CEhh+0xca>
	if (I2C1->SR2);
 8003dc4:	4b3f      	ldr	r3, [pc, #252]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003dc6:	8b1b      	ldrh	r3, [r3, #24]
 8003dc8:	b29b      	uxth	r3, r3
 8003dca:	2b00      	cmp	r3, #0
	I2C1->DR=saddr;
 8003dcc:	4b3d      	ldr	r3, [pc, #244]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003dce:	78fa      	ldrb	r2, [r7, #3]
 8003dd0:	b292      	uxth	r2, r2
 8003dd2:	821a      	strh	r2, [r3, #16]
	//I2C1->CR1|=I2C_CR1_STOP;
	while (!(I2C1->SR1 & I2C_SR1_BTF)); //?
 8003dd4:	4b3b      	ldr	r3, [pc, #236]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003dd6:	8a9b      	ldrh	r3, [r3, #20]
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	f003 0304 	and.w	r3, r3, #4
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	bf0c      	ite	eq
 8003de2:	2301      	moveq	r3, #1
 8003de4:	2300      	movne	r3, #0
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d000      	beq.n	8003dee <_ZN12ens210_class7readI2CEhh+0x10e>
 8003dec:	e7f2      	b.n	8003dd4 <_ZN12ens210_class7readI2CEhh+0xf4>
	I2C1->CR1|=I2C_CR1_START;
 8003dee:	4a35      	ldr	r2, [pc, #212]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003df0:	4b34      	ldr	r3, [pc, #208]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003df2:	881b      	ldrh	r3, [r3, #0]
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	8013      	strh	r3, [r2, #0]
	while (!(I2C1->SR1 & I2C_SR1_SB));
 8003dfe:	4b31      	ldr	r3, [pc, #196]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003e00:	8a9b      	ldrh	r3, [r3, #20]
 8003e02:	b29b      	uxth	r3, r3
 8003e04:	f003 0301 	and.w	r3, r3, #1
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	bf0c      	ite	eq
 8003e0c:	2301      	moveq	r3, #1
 8003e0e:	2300      	movne	r3, #0
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d000      	beq.n	8003e18 <_ZN12ens210_class7readI2CEhh+0x138>
 8003e16:	e7f2      	b.n	8003dfe <_ZN12ens210_class7readI2CEhh+0x11e>
	I2C1->DR=this->addr|0x01; // address  read mode
 8003e18:	4a2a      	ldr	r2, [pc, #168]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	7c1b      	ldrb	r3, [r3, #16]
 8003e1e:	f043 0301 	orr.w	r3, r3, #1
 8003e22:	b2db      	uxtb	r3, r3
 8003e24:	b29b      	uxth	r3, r3
 8003e26:	8213      	strh	r3, [r2, #16]
	while (!(I2C1->SR1 & I2C_SR1_ADDR));
 8003e28:	4b26      	ldr	r3, [pc, #152]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003e2a:	8a9b      	ldrh	r3, [r3, #20]
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	f003 0302 	and.w	r3, r3, #2
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	bf0c      	ite	eq
 8003e36:	2301      	moveq	r3, #1
 8003e38:	2300      	movne	r3, #0
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d000      	beq.n	8003e42 <_ZN12ens210_class7readI2CEhh+0x162>
 8003e40:	e7f2      	b.n	8003e28 <_ZN12ens210_class7readI2CEhh+0x148>
	if (I2C1->SR2);
 8003e42:	4b20      	ldr	r3, [pc, #128]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003e44:	8b1b      	ldrh	r3, [r3, #24]
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	2b00      	cmp	r3, #0
	while (c < len)
 8003e4a:	7bfa      	ldrb	r2, [r7, #15]
 8003e4c:	78bb      	ldrb	r3, [r7, #2]
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	da32      	bge.n	8003eb8 <_ZN12ens210_class7readI2CEhh+0x1d8>
	{
		if (c==(len-1))I2C1->CR1&=~I2C_CR1_ACK;
 8003e52:	7bfa      	ldrb	r2, [r7, #15]
 8003e54:	78bb      	ldrb	r3, [r7, #2]
 8003e56:	3b01      	subs	r3, #1
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d107      	bne.n	8003e6c <_ZN12ens210_class7readI2CEhh+0x18c>
 8003e5c:	4a19      	ldr	r2, [pc, #100]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003e5e:	4b19      	ldr	r3, [pc, #100]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003e60:	881b      	ldrh	r3, [r3, #0]
 8003e62:	b29b      	uxth	r3, r3
 8003e64:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	8013      	strh	r3, [r2, #0]
		while (!(I2C1->SR1&I2C_SR1_RXNE));
 8003e6c:	4b15      	ldr	r3, [pc, #84]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003e6e:	8a9b      	ldrh	r3, [r3, #20]
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	bf0c      	ite	eq
 8003e7a:	2301      	moveq	r3, #1
 8003e7c:	2300      	movne	r3, #0
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d000      	beq.n	8003e86 <_ZN12ens210_class7readI2CEhh+0x1a6>
 8003e84:	e7f2      	b.n	8003e6c <_ZN12ens210_class7readI2CEhh+0x18c>

		this->buffer[c]=I2C1->DR;
 8003e86:	7bfb      	ldrb	r3, [r7, #15]
 8003e88:	4a0e      	ldr	r2, [pc, #56]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003e8a:	8a12      	ldrh	r2, [r2, #16]
 8003e8c:	b292      	uxth	r2, r2
 8003e8e:	b2d1      	uxtb	r1, r2
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	4413      	add	r3, r2
 8003e94:	460a      	mov	r2, r1
 8003e96:	745a      	strb	r2, [r3, #17]
		c++;
 8003e98:	7bfb      	ldrb	r3, [r7, #15]
 8003e9a:	3301      	adds	r3, #1
 8003e9c:	73fb      	strb	r3, [r7, #15]
		if (c==len)
 8003e9e:	7bfa      	ldrb	r2, [r7, #15]
 8003ea0:	78bb      	ldrb	r3, [r7, #2]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d1d1      	bne.n	8003e4a <_ZN12ens210_class7readI2CEhh+0x16a>
		{
			I2C1->CR1|=I2C_CR1_STOP;
 8003ea6:	4a07      	ldr	r2, [pc, #28]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003ea8:	4b06      	ldr	r3, [pc, #24]	; (8003ec4 <_ZN12ens210_class7readI2CEhh+0x1e4>)
 8003eaa:	881b      	ldrh	r3, [r3, #0]
 8003eac:	b29b      	uxth	r3, r3
 8003eae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	8013      	strh	r3, [r2, #0]
	while (c < len)
 8003eb6:	e7c8      	b.n	8003e4a <_ZN12ens210_class7readI2CEhh+0x16a>
		}


	};
	return 1;
 8003eb8:	2301      	movs	r3, #1
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	3710      	adds	r7, #16
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	40005400 	.word	0x40005400

08003ec8 <_ZN12ens210_class8writeI2CEhh>:

uint32_t ens210_class::writeI2C(uint8_t saddr, uint8_t len)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b084      	sub	sp, #16
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	70fb      	strb	r3, [r7, #3]
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	70bb      	strb	r3, [r7, #2]
	uint8_t c=0;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	73fb      	strb	r3, [r7, #15]
	if ( (len<0 || len > 10) )  return 0;
 8003edc:	78bb      	ldrb	r3, [r7, #2]
 8003ede:	2b0a      	cmp	r3, #10
 8003ee0:	dd01      	ble.n	8003ee6 <_ZN12ens210_class8writeI2CEhh+0x1e>
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	e0a1      	b.n	800402a <_ZN12ens210_class8writeI2CEhh+0x162>
	if ((I2C1->SR1 & 0xf0) != 0)
 8003ee6:	4b53      	ldr	r3, [pc, #332]	; (8004034 <_ZN12ens210_class8writeI2CEhh+0x16c>)
 8003ee8:	8a9b      	ldrh	r3, [r3, #20]
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	bf14      	ite	ne
 8003ef4:	2301      	movne	r3, #1
 8003ef6:	2300      	moveq	r3, #0
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d006      	beq.n	8003f0c <_ZN12ens210_class8writeI2CEhh+0x44>
	{
		I2C1->CR1 = I2C_CR1_SWRST;
 8003efe:	4b4d      	ldr	r3, [pc, #308]	; (8004034 <_ZN12ens210_class8writeI2CEhh+0x16c>)
 8003f00:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003f04:	801a      	strh	r2, [r3, #0]
		i2c_init();
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f7ff feaa 	bl	8003c60 <_ZN12ens210_class8i2c_initEv>
	};
	if (I2C1->SR2&I2C_SR2_BUSY)
 8003f0c:	4b49      	ldr	r3, [pc, #292]	; (8004034 <_ZN12ens210_class8writeI2CEhh+0x16c>)
 8003f0e:	8b1b      	ldrh	r3, [r3, #24]
 8003f10:	b29b      	uxth	r3, r3
 8003f12:	f003 0302 	and.w	r3, r3, #2
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	bf14      	ite	ne
 8003f1a:	2301      	movne	r3, #1
 8003f1c:	2300      	moveq	r3, #0
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d014      	beq.n	8003f4e <_ZN12ens210_class8writeI2CEhh+0x86>
	{
		I2C1->CR1|=I2C_CR1_STOP;
 8003f24:	4a43      	ldr	r2, [pc, #268]	; (8004034 <_ZN12ens210_class8writeI2CEhh+0x16c>)
 8003f26:	4b43      	ldr	r3, [pc, #268]	; (8004034 <_ZN12ens210_class8writeI2CEhh+0x16c>)
 8003f28:	881b      	ldrh	r3, [r3, #0]
 8003f2a:	b29b      	uxth	r3, r3
 8003f2c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	8013      	strh	r3, [r2, #0]
		while (!(I2C1->SR2&I2C_SR2_BUSY));
 8003f34:	4b3f      	ldr	r3, [pc, #252]	; (8004034 <_ZN12ens210_class8writeI2CEhh+0x16c>)
 8003f36:	8b1b      	ldrh	r3, [r3, #24]
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	f003 0302 	and.w	r3, r3, #2
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	bf0c      	ite	eq
 8003f42:	2301      	moveq	r3, #1
 8003f44:	2300      	movne	r3, #0
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d000      	beq.n	8003f4e <_ZN12ens210_class8writeI2CEhh+0x86>
 8003f4c:	e7f2      	b.n	8003f34 <_ZN12ens210_class8writeI2CEhh+0x6c>
	}
	I2C1->CR1|=I2C_CR1_START;
 8003f4e:	4a39      	ldr	r2, [pc, #228]	; (8004034 <_ZN12ens210_class8writeI2CEhh+0x16c>)
 8003f50:	4b38      	ldr	r3, [pc, #224]	; (8004034 <_ZN12ens210_class8writeI2CEhh+0x16c>)
 8003f52:	881b      	ldrh	r3, [r3, #0]
 8003f54:	b29b      	uxth	r3, r3
 8003f56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	8013      	strh	r3, [r2, #0]
	I2C1->CR1|=I2C_CR1_ACK;
 8003f5e:	4a35      	ldr	r2, [pc, #212]	; (8004034 <_ZN12ens210_class8writeI2CEhh+0x16c>)
 8003f60:	4b34      	ldr	r3, [pc, #208]	; (8004034 <_ZN12ens210_class8writeI2CEhh+0x16c>)
 8003f62:	881b      	ldrh	r3, [r3, #0]
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	8013      	strh	r3, [r2, #0]
	while (!(I2C1->SR1 & I2C_SR1_SB));
 8003f6e:	4b31      	ldr	r3, [pc, #196]	; (8004034 <_ZN12ens210_class8writeI2CEhh+0x16c>)
 8003f70:	8a9b      	ldrh	r3, [r3, #20]
 8003f72:	b29b      	uxth	r3, r3
 8003f74:	f003 0301 	and.w	r3, r3, #1
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	bf0c      	ite	eq
 8003f7c:	2301      	moveq	r3, #1
 8003f7e:	2300      	movne	r3, #0
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d000      	beq.n	8003f88 <_ZN12ens210_class8writeI2CEhh+0xc0>
 8003f86:	e7f2      	b.n	8003f6e <_ZN12ens210_class8writeI2CEhh+0xa6>
	I2C1->DR=this->addr; // write address
 8003f88:	4a2a      	ldr	r2, [pc, #168]	; (8004034 <_ZN12ens210_class8writeI2CEhh+0x16c>)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	7c1b      	ldrb	r3, [r3, #16]
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	8213      	strh	r3, [r2, #16]
	while (!(I2C1->SR1 & I2C_SR1_ADDR));
 8003f92:	4b28      	ldr	r3, [pc, #160]	; (8004034 <_ZN12ens210_class8writeI2CEhh+0x16c>)
 8003f94:	8a9b      	ldrh	r3, [r3, #20]
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	f003 0302 	and.w	r3, r3, #2
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	bf0c      	ite	eq
 8003fa0:	2301      	moveq	r3, #1
 8003fa2:	2300      	movne	r3, #0
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d000      	beq.n	8003fac <_ZN12ens210_class8writeI2CEhh+0xe4>
 8003faa:	e7f2      	b.n	8003f92 <_ZN12ens210_class8writeI2CEhh+0xca>
	if (I2C1->SR2);
 8003fac:	4b21      	ldr	r3, [pc, #132]	; (8004034 <_ZN12ens210_class8writeI2CEhh+0x16c>)
 8003fae:	8b1b      	ldrh	r3, [r3, #24]
 8003fb0:	b29b      	uxth	r3, r3
 8003fb2:	2b00      	cmp	r3, #0
	I2C1->DR=saddr;
 8003fb4:	4b1f      	ldr	r3, [pc, #124]	; (8004034 <_ZN12ens210_class8writeI2CEhh+0x16c>)
 8003fb6:	78fa      	ldrb	r2, [r7, #3]
 8003fb8:	b292      	uxth	r2, r2
 8003fba:	821a      	strh	r2, [r3, #16]
	while (!(I2C1->SR1 & I2C_SR1_BTF));
 8003fbc:	4b1d      	ldr	r3, [pc, #116]	; (8004034 <_ZN12ens210_class8writeI2CEhh+0x16c>)
 8003fbe:	8a9b      	ldrh	r3, [r3, #20]
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	f003 0304 	and.w	r3, r3, #4
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	bf0c      	ite	eq
 8003fca:	2301      	moveq	r3, #1
 8003fcc:	2300      	movne	r3, #0
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d000      	beq.n	8003fd6 <_ZN12ens210_class8writeI2CEhh+0x10e>
 8003fd4:	e7f2      	b.n	8003fbc <_ZN12ens210_class8writeI2CEhh+0xf4>
	while (c < len)
 8003fd6:	7bfa      	ldrb	r2, [r7, #15]
 8003fd8:	78bb      	ldrb	r3, [r7, #2]
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	da24      	bge.n	8004028 <_ZN12ens210_class8writeI2CEhh+0x160>
	{
		while (!(I2C1->SR1&I2C_SR1_BTF));
 8003fde:	4b15      	ldr	r3, [pc, #84]	; (8004034 <_ZN12ens210_class8writeI2CEhh+0x16c>)
 8003fe0:	8a9b      	ldrh	r3, [r3, #20]
 8003fe2:	b29b      	uxth	r3, r3
 8003fe4:	f003 0304 	and.w	r3, r3, #4
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	bf0c      	ite	eq
 8003fec:	2301      	moveq	r3, #1
 8003fee:	2300      	movne	r3, #0
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d000      	beq.n	8003ff8 <_ZN12ens210_class8writeI2CEhh+0x130>
 8003ff6:	e7f2      	b.n	8003fde <_ZN12ens210_class8writeI2CEhh+0x116>
		I2C1->DR=this->buffer[c];
 8003ff8:	490e      	ldr	r1, [pc, #56]	; (8004034 <_ZN12ens210_class8writeI2CEhh+0x16c>)
 8003ffa:	7bfb      	ldrb	r3, [r7, #15]
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	4413      	add	r3, r2
 8004000:	7c5b      	ldrb	r3, [r3, #17]
 8004002:	b2db      	uxtb	r3, r3
 8004004:	b29b      	uxth	r3, r3
 8004006:	820b      	strh	r3, [r1, #16]
		c++;
 8004008:	7bfb      	ldrb	r3, [r7, #15]
 800400a:	3301      	adds	r3, #1
 800400c:	73fb      	strb	r3, [r7, #15]
		if (c==len)
 800400e:	7bfa      	ldrb	r2, [r7, #15]
 8004010:	78bb      	ldrb	r3, [r7, #2]
 8004012:	429a      	cmp	r2, r3
 8004014:	d1df      	bne.n	8003fd6 <_ZN12ens210_class8writeI2CEhh+0x10e>
		{
			//I2C1->CR1&=~I2C_CR1_ACK;
			I2C1->CR1|=I2C_CR1_STOP;
 8004016:	4a07      	ldr	r2, [pc, #28]	; (8004034 <_ZN12ens210_class8writeI2CEhh+0x16c>)
 8004018:	4b06      	ldr	r3, [pc, #24]	; (8004034 <_ZN12ens210_class8writeI2CEhh+0x16c>)
 800401a:	881b      	ldrh	r3, [r3, #0]
 800401c:	b29b      	uxth	r3, r3
 800401e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004022:	b29b      	uxth	r3, r3
 8004024:	8013      	strh	r3, [r2, #0]
	while (c < len)
 8004026:	e7d6      	b.n	8003fd6 <_ZN12ens210_class8writeI2CEhh+0x10e>
		}
	};
	return 1;
 8004028:	2301      	movs	r3, #1
}
 800402a:	4618      	mov	r0, r3
 800402c:	3710      	adds	r7, #16
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	40005400 	.word	0x40005400

08004038 <_ZN12ens210_class9sens_initEv>:

uint32_t ens210_class::sens_init(void)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b082      	sub	sp, #8
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
	buffer[0]= 0x80;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2280      	movs	r2, #128	; 0x80
 8004044:	745a      	strb	r2, [r3, #17]
	writeI2C(SYS_CTRL);
 8004046:	2201      	movs	r2, #1
 8004048:	2110      	movs	r1, #16
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f7ff ff3c 	bl	8003ec8 <_ZN12ens210_class8writeI2CEhh>
	vTaskDelay(10/ portTICK_PERIOD_MS);
 8004050:	200a      	movs	r0, #10
 8004052:	f7fd fd85 	bl	8001b60 <vTaskDelay>
	buffer[0]= 0x00;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	745a      	strb	r2, [r3, #17]
	writeI2C(SYS_CTRL);
 800405c:	2201      	movs	r2, #1
 800405e:	2110      	movs	r1, #16
 8004060:	6878      	ldr	r0, [r7, #4]
 8004062:	f7ff ff31 	bl	8003ec8 <_ZN12ens210_class8writeI2CEhh>
	buffer[0]= 0x03;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2203      	movs	r2, #3
 800406a:	745a      	strb	r2, [r3, #17]
	writeI2C(SENS_RUN);
 800406c:	2201      	movs	r2, #1
 800406e:	2121      	movs	r1, #33	; 0x21
 8004070:	6878      	ldr	r0, [r7, #4]
 8004072:	f7ff ff29 	bl	8003ec8 <_ZN12ens210_class8writeI2CEhh>
	writeI2C(SENS_START);
 8004076:	2201      	movs	r2, #1
 8004078:	2122      	movs	r1, #34	; 0x22
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f7ff ff24 	bl	8003ec8 <_ZN12ens210_class8writeI2CEhh>
	return 1;
 8004080:	2301      	movs	r3, #1
}
 8004082:	4618      	mov	r0, r3
 8004084:	3708      	adds	r7, #8
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	0000      	movs	r0, r0
 800408c:	0000      	movs	r0, r0
	...

08004090 <_ZN12ens210_class7appHookEv>:

uint32_t ens210_class::appHook(void)
{
 8004090:	b590      	push	{r4, r7, lr}
 8004092:	b083      	sub	sp, #12
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
	//
	//
	readI2C(T_VAL, T_VAL_SIZE);
 8004098:	2203      	movs	r2, #3
 800409a:	2130      	movs	r1, #48	; 0x30
 800409c:	6878      	ldr	r0, [r7, #4]
 800409e:	f7ff fe1f 	bl	8003ce0 <_ZN12ens210_class7readI2CEhh>
	temp= ( (double)(( buffer[1]<<8) | buffer[0] ) )/64-273.15;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	7c9b      	ldrb	r3, [r3, #18]
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	021b      	lsls	r3, r3, #8
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	7c52      	ldrb	r2, [r2, #17]
 80040ae:	b2d2      	uxtb	r2, r2
 80040b0:	4313      	orrs	r3, r2
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7fc f9a6 	bl	8000404 <__aeabi_i2d>
 80040b8:	f04f 0200 	mov.w	r2, #0
 80040bc:	4b22      	ldr	r3, [pc, #136]	; (8004148 <_ZN12ens210_class7appHookEv+0xb8>)
 80040be:	f7fc fb31 	bl	8000724 <__aeabi_ddiv>
 80040c2:	4603      	mov	r3, r0
 80040c4:	460c      	mov	r4, r1
 80040c6:	4618      	mov	r0, r3
 80040c8:	4621      	mov	r1, r4
 80040ca:	a31d      	add	r3, pc, #116	; (adr r3, 8004140 <_ZN12ens210_class7appHookEv+0xb0>)
 80040cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d0:	f7fc f84a 	bl	8000168 <__aeabi_dsub>
 80040d4:	4603      	mov	r3, r0
 80040d6:	460c      	mov	r4, r1
 80040d8:	687a      	ldr	r2, [r7, #4]
 80040da:	e882 0018 	stmia.w	r2, {r3, r4}
	vTaskDelay(10/ portTICK_PERIOD_MS);
 80040de:	200a      	movs	r0, #10
 80040e0:	f7fd fd3e 	bl	8001b60 <vTaskDelay>
	readI2C(H_VAL, H_VAL_SIZE);
 80040e4:	2203      	movs	r2, #3
 80040e6:	2133      	movs	r1, #51	; 0x33
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f7ff fdf9 	bl	8003ce0 <_ZN12ens210_class7readI2CEhh>
	hum=((double)((buffer[1]<<8) | buffer[0]))/512;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	7c9b      	ldrb	r3, [r3, #18]
 80040f2:	b2db      	uxtb	r3, r3
 80040f4:	021b      	lsls	r3, r3, #8
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	7c52      	ldrb	r2, [r2, #17]
 80040fa:	b2d2      	uxtb	r2, r2
 80040fc:	4313      	orrs	r3, r2
 80040fe:	4618      	mov	r0, r3
 8004100:	f7fc f980 	bl	8000404 <__aeabi_i2d>
 8004104:	f04f 0200 	mov.w	r2, #0
 8004108:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 800410c:	f7fc fb0a 	bl	8000724 <__aeabi_ddiv>
 8004110:	4603      	mov	r3, r0
 8004112:	460c      	mov	r4, r1
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	e9c2 3402 	strd	r3, r4, [r2, #8]
	//readI2C(SENS_STAT);
	buffer[0]= 0x03;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2203      	movs	r2, #3
 800411e:	745a      	strb	r2, [r3, #17]
	vTaskDelay(10/ portTICK_PERIOD_MS);
 8004120:	200a      	movs	r0, #10
 8004122:	f7fd fd1d 	bl	8001b60 <vTaskDelay>
	writeI2C(SENS_START);
 8004126:	2201      	movs	r2, #1
 8004128:	2122      	movs	r1, #34	; 0x22
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f7ff fecc 	bl	8003ec8 <_ZN12ens210_class8writeI2CEhh>
	return 1;
 8004130:	2301      	movs	r3, #1
}
 8004132:	4618      	mov	r0, r3
 8004134:	370c      	adds	r7, #12
 8004136:	46bd      	mov	sp, r7
 8004138:	bd90      	pop	{r4, r7, pc}
 800413a:	bf00      	nop
 800413c:	f3af 8000 	nop.w
 8004140:	66666666 	.word	0x66666666
 8004144:	40711266 	.word	0x40711266
 8004148:	40500000 	.word	0x40500000

0800414c <_ZN12ens210_class7getTempEv>:

double ens210_class::getTemp()
{
 800414c:	b490      	push	{r4, r7}
 800414e:	b082      	sub	sp, #8
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
	return this->temp;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	cb18      	ldmia	r3, {r3, r4}
}
 8004158:	4618      	mov	r0, r3
 800415a:	4621      	mov	r1, r4
 800415c:	3708      	adds	r7, #8
 800415e:	46bd      	mov	sp, r7
 8004160:	bc90      	pop	{r4, r7}
 8004162:	4770      	bx	lr

08004164 <_ZN12ens210_class11getHumidityEv>:

double ens210_class::getHumidity()
{
 8004164:	b490      	push	{r4, r7}
 8004166:	b082      	sub	sp, #8
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
	return this->hum;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	f103 0408 	add.w	r4, r3, #8
 8004172:	e9d4 3400 	ldrd	r3, r4, [r4]
}
 8004176:	4618      	mov	r0, r3
 8004178:	4621      	mov	r1, r4
 800417a:	3708      	adds	r7, #8
 800417c:	46bd      	mov	sp, r7
 800417e:	bc90      	pop	{r4, r7}
 8004180:	4770      	bx	lr
	...

08004184 <main>:




int main(void)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b082      	sub	sp, #8
 8004188:	af02      	add	r7, sp, #8
  //(Function_t*)I2C1_EV_IRQHandler = (Function_t*)iic->I2C_ISR;
  // iic->I2C_ISR();


	prvClockCoreInit();
 800418a:	f000 f88d 	bl	80042a8 <_Z16prvClockCoreInitv>
	//prvCommunicationInit();
	GPIOC->CRL|= 0x4<<16;
 800418e:	4a3b      	ldr	r2, [pc, #236]	; (800427c <main+0xf8>)
 8004190:	4b3a      	ldr	r3, [pc, #232]	; (800427c <main+0xf8>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004198:	6013      	str	r3, [r2, #0]
	RTask1.xCommRX=xQueueCreate(QUEUE_SIZE, sizeof(pack));
 800419a:	2200      	movs	r2, #0
 800419c:	210d      	movs	r1, #13
 800419e:	2001      	movs	r0, #1
 80041a0:	f7fc ff84 	bl	80010ac <xQueueGenericCreate>
 80041a4:	4602      	mov	r2, r0
 80041a6:	4b36      	ldr	r3, [pc, #216]	; (8004280 <main+0xfc>)
 80041a8:	611a      	str	r2, [r3, #16]
	RTask1.xCommTX=xQueueCreate(QUEUE_SIZE, sizeof(pack));
 80041aa:	2200      	movs	r2, #0
 80041ac:	210d      	movs	r1, #13
 80041ae:	2001      	movs	r0, #1
 80041b0:	f7fc ff7c 	bl	80010ac <xQueueGenericCreate>
 80041b4:	4602      	mov	r2, r0
 80041b6:	4b32      	ldr	r3, [pc, #200]	; (8004280 <main+0xfc>)
 80041b8:	615a      	str	r2, [r3, #20]
	RTask2.xCommRX=xQueueCreate(QUEUE_SIZE, sizeof(pack));
 80041ba:	2200      	movs	r2, #0
 80041bc:	210d      	movs	r1, #13
 80041be:	2001      	movs	r0, #1
 80041c0:	f7fc ff74 	bl	80010ac <xQueueGenericCreate>
 80041c4:	4602      	mov	r2, r0
 80041c6:	4b2f      	ldr	r3, [pc, #188]	; (8004284 <main+0x100>)
 80041c8:	611a      	str	r2, [r3, #16]
	RTask2.xCommTX=xQueueCreate(QUEUE_SIZE, sizeof(pack));
 80041ca:	2200      	movs	r2, #0
 80041cc:	210d      	movs	r1, #13
 80041ce:	2001      	movs	r0, #1
 80041d0:	f7fc ff6c 	bl	80010ac <xQueueGenericCreate>
 80041d4:	4602      	mov	r2, r0
 80041d6:	4b2b      	ldr	r3, [pc, #172]	; (8004284 <main+0x100>)
 80041d8:	615a      	str	r2, [r3, #20]
	pQComm.a1RX=RTask1.xCommRX;
 80041da:	4b29      	ldr	r3, [pc, #164]	; (8004280 <main+0xfc>)
 80041dc:	691b      	ldr	r3, [r3, #16]
 80041de:	4a2a      	ldr	r2, [pc, #168]	; (8004288 <main+0x104>)
 80041e0:	6053      	str	r3, [r2, #4]
	pQComm.a1TX = RTask1.xCommTX;
 80041e2:	4b27      	ldr	r3, [pc, #156]	; (8004280 <main+0xfc>)
 80041e4:	695b      	ldr	r3, [r3, #20]
 80041e6:	4a28      	ldr	r2, [pc, #160]	; (8004288 <main+0x104>)
 80041e8:	6013      	str	r3, [r2, #0]
	pQComm.a2RX = RTask2.xCommRX;
 80041ea:	4b26      	ldr	r3, [pc, #152]	; (8004284 <main+0x100>)
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	4a26      	ldr	r2, [pc, #152]	; (8004288 <main+0x104>)
 80041f0:	60d3      	str	r3, [r2, #12]
	pQComm.a2TX = RTask2.xCommTX;
 80041f2:	4b24      	ldr	r3, [pc, #144]	; (8004284 <main+0x100>)
 80041f4:	695b      	ldr	r3, [r3, #20]
 80041f6:	4a24      	ldr	r2, [pc, #144]	; (8004288 <main+0x104>)
 80041f8:	6093      	str	r3, [r2, #8]
	pQComm.qSensor= xQueueCreate(3, sizeof(air_condition));
 80041fa:	2200      	movs	r2, #0
 80041fc:	2118      	movs	r1, #24
 80041fe:	2003      	movs	r0, #3
 8004200:	f7fc ff54 	bl	80010ac <xQueueGenericCreate>
 8004204:	4602      	mov	r2, r0
 8004206:	4b20      	ldr	r3, [pc, #128]	; (8004288 <main+0x104>)
 8004208:	611a      	str	r2, [r3, #16]
	pQComm.qDisplay= xQueueCreate(1, sizeof(air_condition));
 800420a:	2200      	movs	r2, #0
 800420c:	2118      	movs	r1, #24
 800420e:	2001      	movs	r0, #1
 8004210:	f7fc ff4c 	bl	80010ac <xQueueGenericCreate>
 8004214:	4602      	mov	r2, r0
 8004216:	4b1c      	ldr	r3, [pc, #112]	; (8004288 <main+0x104>)
 8004218:	615a      	str	r2, [r3, #20]

//xTaskCreate(ATaskCanBus, "CAN Task",  100, NULL, tskIDLE_PRIORITY,  NULL);
	//xTaskCreate(ARadioTask, "RF Task1",  500,(void*) &RTask1 ,2,  NULL);
	//xTaskCreate(ARadioTaskS, "RF Task2",  500,(void*) &RTask2 ,2,  NULL);
	//delete RTask1;
	xTaskCreate(displayTask, "Dis",  300, (void*)pQComm.qDisplay, 2,  NULL);
 800421a:	4b1b      	ldr	r3, [pc, #108]	; (8004288 <main+0x104>)
 800421c:	695a      	ldr	r2, [r3, #20]
 800421e:	2300      	movs	r3, #0
 8004220:	9301      	str	r3, [sp, #4]
 8004222:	2302      	movs	r3, #2
 8004224:	9300      	str	r3, [sp, #0]
 8004226:	4613      	mov	r3, r2
 8004228:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800422c:	4917      	ldr	r1, [pc, #92]	; (800428c <main+0x108>)
 800422e:	4818      	ldr	r0, [pc, #96]	; (8004290 <main+0x10c>)
 8004230:	f7fd fb64 	bl	80018fc <xTaskCreate>
	xTaskCreate(aIAQCore, "TaskSensor",  100, (void*)pQComm.qSensor, 2,  NULL);
 8004234:	4b14      	ldr	r3, [pc, #80]	; (8004288 <main+0x104>)
 8004236:	691a      	ldr	r2, [r3, #16]
 8004238:	2300      	movs	r3, #0
 800423a:	9301      	str	r3, [sp, #4]
 800423c:	2302      	movs	r3, #2
 800423e:	9300      	str	r3, [sp, #0]
 8004240:	4613      	mov	r3, r2
 8004242:	2264      	movs	r2, #100	; 0x64
 8004244:	4913      	ldr	r1, [pc, #76]	; (8004294 <main+0x110>)
 8004246:	4814      	ldr	r0, [pc, #80]	; (8004298 <main+0x114>)
 8004248:	f7fd fb58 	bl	80018fc <xTaskCreate>
	xTaskCreate(run1Task, "Run2 Task",  100, NULL,2,  NULL);
 800424c:	2300      	movs	r3, #0
 800424e:	9301      	str	r3, [sp, #4]
 8004250:	2302      	movs	r3, #2
 8004252:	9300      	str	r3, [sp, #0]
 8004254:	2300      	movs	r3, #0
 8004256:	2264      	movs	r2, #100	; 0x64
 8004258:	4910      	ldr	r1, [pc, #64]	; (800429c <main+0x118>)
 800425a:	4811      	ldr	r0, [pc, #68]	; (80042a0 <main+0x11c>)
 800425c:	f7fd fb4e 	bl	80018fc <xTaskCreate>
	xTaskCreate(aTaskUart, "Run2 Task",  300, &pQComm, 2,  NULL);
 8004260:	2300      	movs	r3, #0
 8004262:	9301      	str	r3, [sp, #4]
 8004264:	2302      	movs	r3, #2
 8004266:	9300      	str	r3, [sp, #0]
 8004268:	4b07      	ldr	r3, [pc, #28]	; (8004288 <main+0x104>)
 800426a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800426e:	490b      	ldr	r1, [pc, #44]	; (800429c <main+0x118>)
 8004270:	480c      	ldr	r0, [pc, #48]	; (80042a4 <main+0x120>)
 8004272:	f7fd fb43 	bl	80018fc <xTaskCreate>

	vTaskStartScheduler();
 8004276:	f7fd fca7 	bl	8001bc8 <vTaskStartScheduler>

  while (1)
 800427a:	e7fe      	b.n	800427a <main+0xf6>
 800427c:	40011000 	.word	0x40011000
 8004280:	20000004 	.word	0x20000004
 8004284:	20000020 	.word	0x20000020
 8004288:	20001488 	.word	0x20001488
 800428c:	08006124 	.word	0x08006124
 8004290:	08002e09 	.word	0x08002e09
 8004294:	08006128 	.word	0x08006128
 8004298:	08003929 	.word	0x08003929
 800429c:	08006134 	.word	0x08006134
 80042a0:	0800435d 	.word	0x0800435d
 80042a4:	080045c5 	.word	0x080045c5

080042a8 <_Z16prvClockCoreInitv>:
}


//core  clock init function, this a critical function
void prvClockCoreInit (void)
{
 80042a8:	b480      	push	{r7}
 80042aa:	af00      	add	r7, sp, #0
	FLASH->ACR |= FLASH_ACR_LATENCY_2;// flash latency delay 2t
 80042ac:	4a29      	ldr	r2, [pc, #164]	; (8004354 <_Z16prvClockCoreInitv+0xac>)
 80042ae:	4b29      	ldr	r3, [pc, #164]	; (8004354 <_Z16prvClockCoreInitv+0xac>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f043 0302 	orr.w	r3, r3, #2
 80042b6:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= FLASH_ACR_PRFTBE;// Perfech enable
 80042b8:	4a26      	ldr	r2, [pc, #152]	; (8004354 <_Z16prvClockCoreInitv+0xac>)
 80042ba:	4b26      	ldr	r3, [pc, #152]	; (8004354 <_Z16prvClockCoreInitv+0xac>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f043 0310 	orr.w	r3, r3, #16
 80042c2:	6013      	str	r3, [r2, #0]
	RCC->CFGR|=(0xC<<18);// set mul x14
 80042c4:	4a24      	ldr	r2, [pc, #144]	; (8004358 <_Z16prvClockCoreInitv+0xb0>)
 80042c6:	4b24      	ldr	r3, [pc, #144]	; (8004358 <_Z16prvClockCoreInitv+0xb0>)
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80042ce:	6053      	str	r3, [r2, #4]
	RCC->CFGR&=~0x00010000; // set pll clk hsi div 2
 80042d0:	4a21      	ldr	r2, [pc, #132]	; (8004358 <_Z16prvClockCoreInitv+0xb0>)
 80042d2:	4b21      	ldr	r3, [pc, #132]	; (8004358 <_Z16prvClockCoreInitv+0xb0>)
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042da:	6053      	str	r3, [r2, #4]
	RCC->CFGR&=0xfffffffc;
 80042dc:	4a1e      	ldr	r2, [pc, #120]	; (8004358 <_Z16prvClockCoreInitv+0xb0>)
 80042de:	4b1e      	ldr	r3, [pc, #120]	; (8004358 <_Z16prvClockCoreInitv+0xb0>)
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	f023 0303 	bic.w	r3, r3, #3
 80042e6:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=0x2;// use pll1 from clock
 80042e8:	4a1b      	ldr	r2, [pc, #108]	; (8004358 <_Z16prvClockCoreInitv+0xb0>)
 80042ea:	4b1b      	ldr	r3, [pc, #108]	; (8004358 <_Z16prvClockCoreInitv+0xb0>)
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	f043 0302 	orr.w	r3, r3, #2
 80042f2:	6053      	str	r3, [r2, #4]
	RCC->CR|=0x1000000;// enable pll
 80042f4:	4a18      	ldr	r2, [pc, #96]	; (8004358 <_Z16prvClockCoreInitv+0xb0>)
 80042f6:	4b18      	ldr	r3, [pc, #96]	; (8004358 <_Z16prvClockCoreInitv+0xb0>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80042fe:	6013      	str	r3, [r2, #0]
	RCC->CFGR|=(0<<13); //APB2 no div
 8004300:	4a15      	ldr	r2, [pc, #84]	; (8004358 <_Z16prvClockCoreInitv+0xb0>)
 8004302:	4b15      	ldr	r3, [pc, #84]	; (8004358 <_Z16prvClockCoreInitv+0xb0>)
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=(4<<10);  // APB1 /2 28  MHz
 8004308:	4a13      	ldr	r2, [pc, #76]	; (8004358 <_Z16prvClockCoreInitv+0xb0>)
 800430a:	4b13      	ldr	r3, [pc, #76]	; (8004358 <_Z16prvClockCoreInitv+0xb0>)
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004312:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=(0<<7); // AHB no div
 8004314:	4a10      	ldr	r2, [pc, #64]	; (8004358 <_Z16prvClockCoreInitv+0xb0>)
 8004316:	4b10      	ldr	r3, [pc, #64]	; (8004358 <_Z16prvClockCoreInitv+0xb0>)
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	6053      	str	r3, [r2, #4]
	while(!(RCC->CR & RCC_CR_PLLRDY));// wait stabilize pll
 800431c:	4b0e      	ldr	r3, [pc, #56]	; (8004358 <_Z16prvClockCoreInitv+0xb0>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004324:	2b00      	cmp	r3, #0
 8004326:	bf0c      	ite	eq
 8004328:	2301      	moveq	r3, #1
 800432a:	2300      	movne	r3, #0
 800432c:	b2db      	uxtb	r3, r3
 800432e:	2b00      	cmp	r3, #0
 8004330:	d000      	beq.n	8004334 <_Z16prvClockCoreInitv+0x8c>
 8004332:	e7f3      	b.n	800431c <_Z16prvClockCoreInitv+0x74>
	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL));//56 Mhz
 8004334:	4b08      	ldr	r3, [pc, #32]	; (8004358 <_Z16prvClockCoreInitv+0xb0>)
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	f003 0308 	and.w	r3, r3, #8
 800433c:	2b00      	cmp	r3, #0
 800433e:	bf0c      	ite	eq
 8004340:	2301      	moveq	r3, #1
 8004342:	2300      	movne	r3, #0
 8004344:	b2db      	uxtb	r3, r3
 8004346:	2b00      	cmp	r3, #0
 8004348:	d000      	beq.n	800434c <_Z16prvClockCoreInitv+0xa4>
 800434a:	e7f3      	b.n	8004334 <_Z16prvClockCoreInitv+0x8c>
	/*RCC->APB1ENR=RCC_APB1ENR_CAN1EN;
		RCC->APB2ENR=RCC_APB2ENR_TIM1EN|RCC_APB2ENR_USART1EN;
		RCC->APB2ENR=RCC_APB2ENR_AFIOEN|RCC_APB2ENR_IOPAEN|RCC_APB2ENR_IOPBEN|RCC_APB2ENR_IOPCEN|
		RCC_APB2ENR_TIM1EN|RCC_APB2ENR_ADC1EN;// enable clk pereph here
		*/
}
 800434c:	bf00      	nop
 800434e:	46bd      	mov	sp, r7
 8004350:	bc80      	pop	{r7}
 8004352:	4770      	bx	lr
 8004354:	40022000 	.word	0x40022000
 8004358:	40021000 	.word	0x40021000

0800435c <_Z8run1TaskPv>:
	SPI1->CR1|=SPI_CR1_SPE;*/

}

void run1Task(void *pvParameters)
{
 800435c:	b480      	push	{r7}
 800435e:	b085      	sub	sp, #20
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
	int x,y;
	for(;;)
	{
		x++;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	3301      	adds	r3, #1
 8004368:	60fb      	str	r3, [r7, #12]
		y=x+y;
 800436a:	68ba      	ldr	r2, [r7, #8]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	4413      	add	r3, r2
 8004370:	60bb      	str	r3, [r7, #8]
		if (x>1000000) x=0;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	4a05      	ldr	r2, [pc, #20]	; (800438c <_Z8run1TaskPv+0x30>)
 8004376:	4293      	cmp	r3, r2
 8004378:	dd01      	ble.n	800437e <_Z8run1TaskPv+0x22>
 800437a:	2300      	movs	r3, #0
 800437c:	60fb      	str	r3, [r7, #12]
		if (y>999999)y=0;
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	4a03      	ldr	r2, [pc, #12]	; (8004390 <_Z8run1TaskPv+0x34>)
 8004382:	4293      	cmp	r3, r2
 8004384:	ddee      	ble.n	8004364 <_Z8run1TaskPv+0x8>
 8004386:	2300      	movs	r3, #0
 8004388:	60bb      	str	r3, [r7, #8]
		x++;
 800438a:	e7eb      	b.n	8004364 <_Z8run1TaskPv+0x8>
 800438c:	000f4240 	.word	0x000f4240
 8004390:	000f423f 	.word	0x000f423f

08004394 <_Z41__static_initialization_and_destruction_0ii>:
		x++;
		y=x+y;
		if (x>1000000) x=0;
		if (y>999999)y=0;
	};
}
 8004394:	b590      	push	{r4, r7, lr}
 8004396:	b083      	sub	sp, #12
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d10f      	bne.n	80043c4 <_Z41__static_initialization_and_destruction_0ii+0x30>
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d10a      	bne.n	80043c4 <_Z41__static_initialization_and_destruction_0ii+0x30>
i2c_driver_class* iic= new i2c_driver_class((uint32_t)I2C1_BASE);
 80043ae:	200c      	movs	r0, #12
 80043b0:	f000 fc90 	bl	8004cd4 <_Znwj>
 80043b4:	4603      	mov	r3, r0
 80043b6:	461c      	mov	r4, r3
 80043b8:	4904      	ldr	r1, [pc, #16]	; (80043cc <_Z41__static_initialization_and_destruction_0ii+0x38>)
 80043ba:	4620      	mov	r0, r4
 80043bc:	f7ff f872 	bl	80034a4 <_ZN16i2c_driver_classC1Em>
 80043c0:	4b03      	ldr	r3, [pc, #12]	; (80043d0 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 80043c2:	601c      	str	r4, [r3, #0]
}
 80043c4:	bf00      	nop
 80043c6:	370c      	adds	r7, #12
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd90      	pop	{r4, r7, pc}
 80043cc:	40005400 	.word	0x40005400
 80043d0:	200014a0 	.word	0x200014a0

080043d4 <_GLOBAL__sub_I_sQueue>:
 80043d4:	b580      	push	{r7, lr}
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80043dc:	2001      	movs	r0, #1
 80043de:	f7ff ffd9 	bl	8004394 <_Z41__static_initialization_and_destruction_0ii>
 80043e2:	bd80      	pop	{r7, pc}

080043e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80043e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800441c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80043e8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80043ea:	e003      	b.n	80043f4 <LoopCopyDataInit>

080043ec <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80043ec:	4b0c      	ldr	r3, [pc, #48]	; (8004420 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 80043ee:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80043f0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80043f2:	3104      	adds	r1, #4

080043f4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80043f4:	480b      	ldr	r0, [pc, #44]	; (8004424 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 80043f6:	4b0c      	ldr	r3, [pc, #48]	; (8004428 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 80043f8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80043fa:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80043fc:	d3f6      	bcc.n	80043ec <CopyDataInit>
	ldr	r2, =_sbss
 80043fe:	4a0b      	ldr	r2, [pc, #44]	; (800442c <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8004400:	e002      	b.n	8004408 <LoopFillZerobss>

08004402 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004402:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004404:	f842 3b04 	str.w	r3, [r2], #4

08004408 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004408:	4b09      	ldr	r3, [pc, #36]	; (8004430 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 800440a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800440c:	d3f9      	bcc.n	8004402 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800440e:	f000 f81f 	bl	8004450 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004412:	f001 fc97 	bl	8005d44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004416:	f7ff feb5 	bl	8004184 <main>
	bx	lr
 800441a:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800441c:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8004420:	08006dac 	.word	0x08006dac
	ldr	r0, =_sdata
 8004424:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004428:	200000a4 	.word	0x200000a4
	ldr	r2, =_sbss
 800442c:	200000a4 	.word	0x200000a4
	ldr	r3, = _ebss
 8004430:	20001520 	.word	0x20001520

08004434 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004434:	e7fe      	b.n	8004434 <ADC1_2_IRQHandler>
	...

08004438 <I2C1_EV_IRQHandler>:
}

extern i2c_driver_class* iic;
extern "C"
void I2C1_EV_IRQHandler(void)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	af00      	add	r7, sp, #0

iic->I2C_ISR();
 800443c:	4b03      	ldr	r3, [pc, #12]	; (800444c <I2C1_EV_IRQHandler+0x14>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4618      	mov	r0, r3
 8004442:	f7ff f885 	bl	8003550 <_ZN16i2c_driver_class7I2C_ISREv>
return;
 8004446:	bf00      	nop
}
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	200014a0 	.word	0x200014a0

08004450 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004454:	4a15      	ldr	r2, [pc, #84]	; (80044ac <SystemInit+0x5c>)
 8004456:	4b15      	ldr	r3, [pc, #84]	; (80044ac <SystemInit+0x5c>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f043 0301 	orr.w	r3, r3, #1
 800445e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8004460:	4912      	ldr	r1, [pc, #72]	; (80044ac <SystemInit+0x5c>)
 8004462:	4b12      	ldr	r3, [pc, #72]	; (80044ac <SystemInit+0x5c>)
 8004464:	685a      	ldr	r2, [r3, #4]
 8004466:	4b12      	ldr	r3, [pc, #72]	; (80044b0 <SystemInit+0x60>)
 8004468:	4013      	ands	r3, r2
 800446a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800446c:	4a0f      	ldr	r2, [pc, #60]	; (80044ac <SystemInit+0x5c>)
 800446e:	4b0f      	ldr	r3, [pc, #60]	; (80044ac <SystemInit+0x5c>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004476:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800447a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800447c:	4a0b      	ldr	r2, [pc, #44]	; (80044ac <SystemInit+0x5c>)
 800447e:	4b0b      	ldr	r3, [pc, #44]	; (80044ac <SystemInit+0x5c>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004486:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8004488:	4a08      	ldr	r2, [pc, #32]	; (80044ac <SystemInit+0x5c>)
 800448a:	4b08      	ldr	r3, [pc, #32]	; (80044ac <SystemInit+0x5c>)
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8004492:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8004494:	4b05      	ldr	r3, [pc, #20]	; (80044ac <SystemInit+0x5c>)
 8004496:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800449a:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 800449c:	f000 f80c 	bl	80044b8 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80044a0:	4b04      	ldr	r3, [pc, #16]	; (80044b4 <SystemInit+0x64>)
 80044a2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80044a6:	609a      	str	r2, [r3, #8]
#endif 
}
 80044a8:	bf00      	nop
 80044aa:	bd80      	pop	{r7, pc}
 80044ac:	40021000 	.word	0x40021000
 80044b0:	f8ff0000 	.word	0xf8ff0000
 80044b4:	e000ed00 	.word	0xe000ed00

080044b8 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_36MHz
  SetSysClockTo36();
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
 80044bc:	f000 f802 	bl	80044c4 <SetSysClockTo56>
  SetSysClockTo72();
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 80044c0:	bf00      	nop
 80044c2:	bd80      	pop	{r7, pc}

080044c4 <SetSysClockTo56>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo56(void)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b083      	sub	sp, #12
 80044c8:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80044ca:	2300      	movs	r3, #0
 80044cc:	607b      	str	r3, [r7, #4]
 80044ce:	2300      	movs	r3, #0
 80044d0:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/   
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80044d2:	4a3a      	ldr	r2, [pc, #232]	; (80045bc <SetSysClockTo56+0xf8>)
 80044d4:	4b39      	ldr	r3, [pc, #228]	; (80045bc <SetSysClockTo56+0xf8>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044dc:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80044de:	4b37      	ldr	r3, [pc, #220]	; (80045bc <SetSysClockTo56+0xf8>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044e6:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	3301      	adds	r3, #1
 80044ec:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d103      	bne.n	80044fc <SetSysClockTo56+0x38>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80044fa:	d1f0      	bne.n	80044de <SetSysClockTo56+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80044fc:	4b2f      	ldr	r3, [pc, #188]	; (80045bc <SetSysClockTo56+0xf8>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004504:	2b00      	cmp	r3, #0
 8004506:	d002      	beq.n	800450e <SetSysClockTo56+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8004508:	2301      	movs	r3, #1
 800450a:	603b      	str	r3, [r7, #0]
 800450c:	e001      	b.n	8004512 <SetSysClockTo56+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800450e:	2300      	movs	r3, #0
 8004510:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	2b01      	cmp	r3, #1
 8004516:	d14b      	bne.n	80045b0 <SetSysClockTo56+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8004518:	4a29      	ldr	r2, [pc, #164]	; (80045c0 <SetSysClockTo56+0xfc>)
 800451a:	4b29      	ldr	r3, [pc, #164]	; (80045c0 <SetSysClockTo56+0xfc>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f043 0310 	orr.w	r3, r3, #16
 8004522:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8004524:	4a26      	ldr	r2, [pc, #152]	; (80045c0 <SetSysClockTo56+0xfc>)
 8004526:	4b26      	ldr	r3, [pc, #152]	; (80045c0 <SetSysClockTo56+0xfc>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f023 0303 	bic.w	r3, r3, #3
 800452e:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8004530:	4a23      	ldr	r2, [pc, #140]	; (80045c0 <SetSysClockTo56+0xfc>)
 8004532:	4b23      	ldr	r3, [pc, #140]	; (80045c0 <SetSysClockTo56+0xfc>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f043 0302 	orr.w	r3, r3, #2
 800453a:	6013      	str	r3, [r2, #0]
 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800453c:	4a1f      	ldr	r2, [pc, #124]	; (80045bc <SetSysClockTo56+0xf8>)
 800453e:	4b1f      	ldr	r3, [pc, #124]	; (80045bc <SetSysClockTo56+0xf8>)
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8004544:	4a1d      	ldr	r2, [pc, #116]	; (80045bc <SetSysClockTo56+0xf8>)
 8004546:	4b1d      	ldr	r3, [pc, #116]	; (80045bc <SetSysClockTo56+0xf8>)
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 800454c:	4a1b      	ldr	r2, [pc, #108]	; (80045bc <SetSysClockTo56+0xf8>)
 800454e:	4b1b      	ldr	r3, [pc, #108]	; (80045bc <SetSysClockTo56+0xf8>)
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004556:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL7); 
#else     
    /* PLL configuration: PLLCLK = HSE * 7 = 56 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 8004558:	4a18      	ldr	r2, [pc, #96]	; (80045bc <SetSysClockTo56+0xf8>)
 800455a:	4b18      	ldr	r3, [pc, #96]	; (80045bc <SetSysClockTo56+0xf8>)
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8004562:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL7);
 8004564:	4a15      	ldr	r2, [pc, #84]	; (80045bc <SetSysClockTo56+0xf8>)
 8004566:	4b15      	ldr	r3, [pc, #84]	; (80045bc <SetSysClockTo56+0xf8>)
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	f443 13a8 	orr.w	r3, r3, #1376256	; 0x150000
 800456e:	6053      	str	r3, [r2, #4]

#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8004570:	4a12      	ldr	r2, [pc, #72]	; (80045bc <SetSysClockTo56+0xf8>)
 8004572:	4b12      	ldr	r3, [pc, #72]	; (80045bc <SetSysClockTo56+0xf8>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800457a:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800457c:	bf00      	nop
 800457e:	4b0f      	ldr	r3, [pc, #60]	; (80045bc <SetSysClockTo56+0xf8>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d0f9      	beq.n	800457e <SetSysClockTo56+0xba>
    {
    }

    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800458a:	4a0c      	ldr	r2, [pc, #48]	; (80045bc <SetSysClockTo56+0xf8>)
 800458c:	4b0b      	ldr	r3, [pc, #44]	; (80045bc <SetSysClockTo56+0xf8>)
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	f023 0303 	bic.w	r3, r3, #3
 8004594:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8004596:	4a09      	ldr	r2, [pc, #36]	; (80045bc <SetSysClockTo56+0xf8>)
 8004598:	4b08      	ldr	r3, [pc, #32]	; (80045bc <SetSysClockTo56+0xf8>)
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	f043 0302 	orr.w	r3, r3, #2
 80045a0:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 80045a2:	bf00      	nop
 80045a4:	4b05      	ldr	r3, [pc, #20]	; (80045bc <SetSysClockTo56+0xf8>)
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	f003 030c 	and.w	r3, r3, #12
 80045ac:	2b08      	cmp	r3, #8
 80045ae:	d1f9      	bne.n	80045a4 <SetSysClockTo56+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  } 
}
 80045b0:	bf00      	nop
 80045b2:	370c      	adds	r7, #12
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bc80      	pop	{r7}
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop
 80045bc:	40021000 	.word	0x40021000
 80045c0:	40022000 	.word	0x40022000

080045c4 <_Z9aTaskUartPv>:
char bufTx[50];
char bufTmp[50];

char* rawtohex(void* data, uint32_t count,  char * str);
void aTaskUart(void * pvParameters)
{
 80045c4:	b590      	push	{r4, r7, lr}
 80045c6:	b093      	sub	sp, #76	; 0x4c
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]

	pQueueComm* pQComm = (pQueueComm*)pvParameters;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	647b      	str	r3, [r7, #68]	; 0x44
	//preset ports
	pack rx;
 80045d0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80045d4:	4618      	mov	r0, r3
 80045d6:	f7fe fc09 	bl	8002dec <_ZN4packC1Ev>
	pack tx;
 80045da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80045de:	4618      	mov	r0, r3
 80045e0:	f7fe fc04 	bl	8002dec <_ZN4packC1Ev>
	air_condition airData;

	RCC->APB2ENR|= RCC_APB2ENR_IOPAEN;
 80045e4:	4a60      	ldr	r2, [pc, #384]	; (8004768 <_Z9aTaskUartPv+0x1a4>)
 80045e6:	4b60      	ldr	r3, [pc, #384]	; (8004768 <_Z9aTaskUartPv+0x1a4>)
 80045e8:	699b      	ldr	r3, [r3, #24]
 80045ea:	f043 0304 	orr.w	r3, r3, #4
 80045ee:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR|=RCC_APB2ENR_USART1EN;
 80045f0:	4a5d      	ldr	r2, [pc, #372]	; (8004768 <_Z9aTaskUartPv+0x1a4>)
 80045f2:	4b5d      	ldr	r3, [pc, #372]	; (8004768 <_Z9aTaskUartPv+0x1a4>)
 80045f4:	699b      	ldr	r3, [r3, #24]
 80045f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80045fa:	6193      	str	r3, [r2, #24]
	USART1->CR1=0;
 80045fc:	4b5b      	ldr	r3, [pc, #364]	; (800476c <_Z9aTaskUartPv+0x1a8>)
 80045fe:	2200      	movs	r2, #0
 8004600:	819a      	strh	r2, [r3, #12]
	GPIOA->CRH&=~(0x00ff<<4);
 8004602:	4a5b      	ldr	r2, [pc, #364]	; (8004770 <_Z9aTaskUartPv+0x1ac>)
 8004604:	4b5a      	ldr	r3, [pc, #360]	; (8004770 <_Z9aTaskUartPv+0x1ac>)
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800460c:	6053      	str	r3, [r2, #4]
	GPIOA->CRH|=0x0089<<4;
 800460e:	4a58      	ldr	r2, [pc, #352]	; (8004770 <_Z9aTaskUartPv+0x1ac>)
 8004610:	4b57      	ldr	r3, [pc, #348]	; (8004770 <_Z9aTaskUartPv+0x1ac>)
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f443 6309 	orr.w	r3, r3, #2192	; 0x890
 8004618:	6053      	str	r3, [r2, #4]
	GPIOA->BSRR=1<<10;
 800461a:	4b55      	ldr	r3, [pc, #340]	; (8004770 <_Z9aTaskUartPv+0x1ac>)
 800461c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004620:	611a      	str	r2, [r3, #16]
	USART1->BRR=((0x1e<<4)|4);//115200
 8004622:	4b52      	ldr	r3, [pc, #328]	; (800476c <_Z9aTaskUartPv+0x1a8>)
 8004624:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 8004628:	811a      	strh	r2, [r3, #8]
	USART1->CR1=USART_CR1_RE | USART_CR1_TE;
 800462a:	4b50      	ldr	r3, [pc, #320]	; (800476c <_Z9aTaskUartPv+0x1a8>)
 800462c:	220c      	movs	r2, #12
 800462e:	819a      	strh	r2, [r3, #12]
	USART1->CR1|= USART_CR1_UE;
 8004630:	4a4e      	ldr	r2, [pc, #312]	; (800476c <_Z9aTaskUartPv+0x1a8>)
 8004632:	4b4e      	ldr	r3, [pc, #312]	; (800476c <_Z9aTaskUartPv+0x1a8>)
 8004634:	899b      	ldrh	r3, [r3, #12]
 8004636:	b29b      	uxth	r3, r3
 8004638:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800463c:	b29b      	uxth	r3, r3
 800463e:	8193      	strh	r3, [r2, #12]
	tx.addrdst=87;
 8004640:	2357      	movs	r3, #87	; 0x57
 8004642:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	tx.bLeng=10;
 8004646:	230a      	movs	r3, #10
 8004648:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	tx.addrsrc=255;
 800464c:	23ff      	movs	r3, #255	; 0xff
 800464e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	tx.crc8d=255;
 8004652:	23ff      	movs	r3, #255	; 0xff
 8004654:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	tx.data[0]=127;
 8004658:	237f      	movs	r3, #127	; 0x7f
 800465a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	tx.data[1]=255;
 800465e:	23ff      	movs	r3, #255	; 0xff
 8004660:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	tx.data[2]=127;
 8004664:	237f      	movs	r3, #127	; 0x7f
 8004666:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	tx.data[3]=255;
 800466a:	23ff      	movs	r3, #255	; 0xff
 800466c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	tx.data[4]=255;
 8004670:	23ff      	movs	r3, #255	; 0xff
 8004672:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	tx.data[5]=255;
 8004676:	23ff      	movs	r3, #255	; 0xff
 8004678:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	tx.rssi=255;
 800467c:	23ff      	movs	r3, #255	; 0xff
 800467e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	bufTx[0]=0;
 8004682:	4b3c      	ldr	r3, [pc, #240]	; (8004774 <_Z9aTaskUartPv+0x1b0>)
 8004684:	2200      	movs	r2, #0
 8004686:	701a      	strb	r2, [r3, #0]
	//USART1->CR1|= USART_CR1_SBK;
	vTaskDelay(1000 / portTICK_PERIOD_MS);
 8004688:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800468c:	f7fd fa68 	bl	8001b60 <vTaskDelay>
	if(uxQueueSpacesAvailable(pQComm->a1TX))
 8004690:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4618      	mov	r0, r3
 8004696:	f7fc ffcb 	bl	8001630 <uxQueueSpacesAvailable>
 800469a:	4603      	mov	r3, r0
 800469c:	2b00      	cmp	r3, #0
 800469e:	bf14      	ite	ne
 80046a0:	2301      	movne	r3, #1
 80046a2:	2300      	moveq	r3, #0
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d00e      	beq.n	80046c8 <_Z9aTaskUartPv+0x104>
				{
					tx.addrdst=88;
 80046aa:	2358      	movs	r3, #88	; 0x58
 80046ac:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
					tx.rssi=rx.rssi_r;
 80046b0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80046b4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
					xQueueSend(pQComm->a1TX,&tx,1);
 80046b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046ba:	6818      	ldr	r0, [r3, #0]
 80046bc:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80046c0:	2300      	movs	r3, #0
 80046c2:	2201      	movs	r2, #1
 80046c4:	f7fc fd46 	bl	8001154 <xQueueGenericSend>
		/*strcpy(bufTx, "Hello\n");
		printUart(bufTx);
		vTaskDelay(1000 / portTICK_PERIOD_MS);
*/

		if(xQueueReceive( pQComm->a1RX, &rx,0)==pdPASS)
 80046c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80046d0:	2200      	movs	r2, #0
 80046d2:	4618      	mov	r0, r3
 80046d4:	f7fc fed0 	bl	8001478 <xQueueReceive>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b01      	cmp	r3, #1
 80046dc:	bf0c      	ite	eq
 80046de:	2301      	moveq	r3, #1
 80046e0:	2300      	movne	r3, #0
 80046e2:	b2db      	uxtb	r3, r3
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d04d      	beq.n	8004784 <_Z9aTaskUartPv+0x1c0>
		{
			//xQueueReceive( pQComm->a1RX, &rx,0);
			strcpy(bufTx, "APP1 data:\0");
 80046e8:	4b22      	ldr	r3, [pc, #136]	; (8004774 <_Z9aTaskUartPv+0x1b0>)
 80046ea:	4a23      	ldr	r2, [pc, #140]	; (8004778 <_Z9aTaskUartPv+0x1b4>)
 80046ec:	ca07      	ldmia	r2, {r0, r1, r2}
 80046ee:	c303      	stmia	r3!, {r0, r1}
 80046f0:	801a      	strh	r2, [r3, #0]
 80046f2:	3302      	adds	r3, #2
 80046f4:	0c12      	lsrs	r2, r2, #16
 80046f6:	701a      	strb	r2, [r3, #0]
			strcat(bufTx, rawtohex( (void*)&rx, sizeof( pack ), bufTmp ));
 80046f8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80046fc:	4a1f      	ldr	r2, [pc, #124]	; (800477c <_Z9aTaskUartPv+0x1b8>)
 80046fe:	210d      	movs	r1, #13
 8004700:	4618      	mov	r0, r3
 8004702:	f000 f995 	bl	8004a30 <_Z8rawtohexPvmPc>
 8004706:	4603      	mov	r3, r0
 8004708:	4619      	mov	r1, r3
 800470a:	481a      	ldr	r0, [pc, #104]	; (8004774 <_Z9aTaskUartPv+0x1b0>)
 800470c:	f001 fc72 	bl	8005ff4 <strcat>
			strcat(bufTx, "\n");
 8004710:	4818      	ldr	r0, [pc, #96]	; (8004774 <_Z9aTaskUartPv+0x1b0>)
 8004712:	f7fb fd1d 	bl	8000150 <strlen>
 8004716:	4603      	mov	r3, r0
 8004718:	461a      	mov	r2, r3
 800471a:	4b16      	ldr	r3, [pc, #88]	; (8004774 <_Z9aTaskUartPv+0x1b0>)
 800471c:	4413      	add	r3, r2
 800471e:	4918      	ldr	r1, [pc, #96]	; (8004780 <_Z9aTaskUartPv+0x1bc>)
 8004720:	461a      	mov	r2, r3
 8004722:	460b      	mov	r3, r1
 8004724:	881b      	ldrh	r3, [r3, #0]
 8004726:	8013      	strh	r3, [r2, #0]
			printUart(bufTx);
 8004728:	4812      	ldr	r0, [pc, #72]	; (8004774 <_Z9aTaskUartPv+0x1b0>)
 800472a:	f000 f947 	bl	80049bc <_Z9printUartPc>
			if(uxQueueSpacesAvailable(pQComm->a1TX))
 800472e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4618      	mov	r0, r3
 8004734:	f7fc ff7c 	bl	8001630 <uxQueueSpacesAvailable>
 8004738:	4603      	mov	r3, r0
 800473a:	2b00      	cmp	r3, #0
 800473c:	bf14      	ite	ne
 800473e:	2301      	movne	r3, #1
 8004740:	2300      	moveq	r3, #0
 8004742:	b2db      	uxtb	r3, r3
 8004744:	2b00      	cmp	r3, #0
 8004746:	d075      	beq.n	8004834 <_Z9aTaskUartPv+0x270>
			{
				tx.addrdst=88;
 8004748:	2358      	movs	r3, #88	; 0x58
 800474a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
				tx.rssi=rx.rssi_r;
 800474e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004752:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
				xQueueSend(pQComm->a1TX,&tx,0);
 8004756:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004758:	6818      	ldr	r0, [r3, #0]
 800475a:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800475e:	2300      	movs	r3, #0
 8004760:	2200      	movs	r2, #0
 8004762:	f7fc fcf7 	bl	8001154 <xQueueGenericSend>
 8004766:	e065      	b.n	8004834 <_Z9aTaskUartPv+0x270>
 8004768:	40021000 	.word	0x40021000
 800476c:	40013800 	.word	0x40013800
 8004770:	40010800 	.word	0x40010800
 8004774:	200014a4 	.word	0x200014a4
 8004778:	08006140 	.word	0x08006140
 800477c:	200014d8 	.word	0x200014d8
 8004780:	0800614c 	.word	0x0800614c
			};


		}else if(xQueueReceive( pQComm->a2RX, &rx,0)==pdPASS)
 8004784:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	f107 0134 	add.w	r1, r7, #52	; 0x34
 800478c:	2200      	movs	r2, #0
 800478e:	4618      	mov	r0, r3
 8004790:	f7fc fe72 	bl	8001478 <xQueueReceive>
 8004794:	4603      	mov	r3, r0
 8004796:	2b01      	cmp	r3, #1
 8004798:	bf0c      	ite	eq
 800479a:	2301      	moveq	r3, #1
 800479c:	2300      	movne	r3, #0
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d047      	beq.n	8004834 <_Z9aTaskUartPv+0x270>
		{
			//xQueueReceive( pQComm->a2RX, &rx,0);
			strcat(bufTx, "APP2 data:\0");
 80047a4:	487c      	ldr	r0, [pc, #496]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 80047a6:	f7fb fcd3 	bl	8000150 <strlen>
 80047aa:	4603      	mov	r3, r0
 80047ac:	461a      	mov	r2, r3
 80047ae:	4b7a      	ldr	r3, [pc, #488]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 80047b0:	4413      	add	r3, r2
 80047b2:	497a      	ldr	r1, [pc, #488]	; (800499c <_Z9aTaskUartPv+0x3d8>)
 80047b4:	461a      	mov	r2, r3
 80047b6:	460b      	mov	r3, r1
 80047b8:	cb03      	ldmia	r3!, {r0, r1}
 80047ba:	6010      	str	r0, [r2, #0]
 80047bc:	6051      	str	r1, [r2, #4]
 80047be:	8819      	ldrh	r1, [r3, #0]
 80047c0:	789b      	ldrb	r3, [r3, #2]
 80047c2:	8111      	strh	r1, [r2, #8]
 80047c4:	7293      	strb	r3, [r2, #10]
			strcat(bufTx, rawtohex( (void*)&rx, sizeof( pack ), bufTmp ));
 80047c6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80047ca:	4a75      	ldr	r2, [pc, #468]	; (80049a0 <_Z9aTaskUartPv+0x3dc>)
 80047cc:	210d      	movs	r1, #13
 80047ce:	4618      	mov	r0, r3
 80047d0:	f000 f92e 	bl	8004a30 <_Z8rawtohexPvmPc>
 80047d4:	4603      	mov	r3, r0
 80047d6:	4619      	mov	r1, r3
 80047d8:	486f      	ldr	r0, [pc, #444]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 80047da:	f001 fc0b 	bl	8005ff4 <strcat>
			strcat(bufTx, "\n\0");
 80047de:	486e      	ldr	r0, [pc, #440]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 80047e0:	f7fb fcb6 	bl	8000150 <strlen>
 80047e4:	4603      	mov	r3, r0
 80047e6:	461a      	mov	r2, r3
 80047e8:	4b6b      	ldr	r3, [pc, #428]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 80047ea:	4413      	add	r3, r2
 80047ec:	496d      	ldr	r1, [pc, #436]	; (80049a4 <_Z9aTaskUartPv+0x3e0>)
 80047ee:	461a      	mov	r2, r3
 80047f0:	460b      	mov	r3, r1
 80047f2:	881b      	ldrh	r3, [r3, #0]
 80047f4:	8013      	strh	r3, [r2, #0]
			printUart(bufTx);
 80047f6:	4868      	ldr	r0, [pc, #416]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 80047f8:	f000 f8e0 	bl	80049bc <_Z9printUartPc>
			if(uxQueueSpacesAvailable(pQComm->a2TX))
 80047fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	4618      	mov	r0, r3
 8004802:	f7fc ff15 	bl	8001630 <uxQueueSpacesAvailable>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	bf14      	ite	ne
 800480c:	2301      	movne	r3, #1
 800480e:	2300      	moveq	r3, #0
 8004810:	b2db      	uxtb	r3, r3
 8004812:	2b00      	cmp	r3, #0
 8004814:	d00e      	beq.n	8004834 <_Z9aTaskUartPv+0x270>
			{
				tx.addrdst=87;
 8004816:	2357      	movs	r3, #87	; 0x57
 8004818:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
				tx.rssi=rx.rssi_r;
 800481c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004820:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
				xQueueSend(pQComm->a2TX,&tx,0);
 8004824:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004826:	6898      	ldr	r0, [r3, #8]
 8004828:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800482c:	2300      	movs	r3, #0
 800482e:	2200      	movs	r2, #0
 8004830:	f7fc fc90 	bl	8001154 <xQueueGenericSend>
			};
		};
		if(xQueueReceive( pQComm->qSensor, &airData,0)==pdPASS)
 8004834:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004836:	691b      	ldr	r3, [r3, #16]
 8004838:	f107 0108 	add.w	r1, r7, #8
 800483c:	2200      	movs	r2, #0
 800483e:	4618      	mov	r0, r3
 8004840:	f7fc fe1a 	bl	8001478 <xQueueReceive>
 8004844:	4603      	mov	r3, r0
 8004846:	2b01      	cmp	r3, #1
 8004848:	bf0c      	ite	eq
 800484a:	2301      	moveq	r3, #1
 800484c:	2300      	movne	r3, #0
 800484e:	b2db      	uxtb	r3, r3
 8004850:	2b00      	cmp	r3, #0
 8004852:	f43f af39 	beq.w	80046c8 <_Z9aTaskUartPv+0x104>
		{
			strcat(bufTx, "CO2: ");
 8004856:	4850      	ldr	r0, [pc, #320]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 8004858:	f7fb fc7a 	bl	8000150 <strlen>
 800485c:	4603      	mov	r3, r0
 800485e:	461a      	mov	r2, r3
 8004860:	4b4d      	ldr	r3, [pc, #308]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 8004862:	4413      	add	r3, r2
 8004864:	4a50      	ldr	r2, [pc, #320]	; (80049a8 <_Z9aTaskUartPv+0x3e4>)
 8004866:	6810      	ldr	r0, [r2, #0]
 8004868:	6018      	str	r0, [r3, #0]
 800486a:	8892      	ldrh	r2, [r2, #4]
 800486c:	809a      	strh	r2, [r3, #4]
			strcat(bufTx, itoa((int)airData.CO2, bufTmp, 10));
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	220a      	movs	r2, #10
 8004872:	494b      	ldr	r1, [pc, #300]	; (80049a0 <_Z9aTaskUartPv+0x3dc>)
 8004874:	4618      	mov	r0, r3
 8004876:	f001 faa1 	bl	8005dbc <itoa>
 800487a:	4603      	mov	r3, r0
 800487c:	4619      	mov	r1, r3
 800487e:	4846      	ldr	r0, [pc, #280]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 8004880:	f001 fbb8 	bl	8005ff4 <strcat>
			strcat(bufTx,"\n");
 8004884:	4844      	ldr	r0, [pc, #272]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 8004886:	f7fb fc63 	bl	8000150 <strlen>
 800488a:	4603      	mov	r3, r0
 800488c:	461a      	mov	r2, r3
 800488e:	4b42      	ldr	r3, [pc, #264]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 8004890:	4413      	add	r3, r2
 8004892:	4946      	ldr	r1, [pc, #280]	; (80049ac <_Z9aTaskUartPv+0x3e8>)
 8004894:	461a      	mov	r2, r3
 8004896:	460b      	mov	r3, r1
 8004898:	881b      	ldrh	r3, [r3, #0]
 800489a:	8013      	strh	r3, [r2, #0]
			strcat(bufTx, "TVOC: ");
 800489c:	483e      	ldr	r0, [pc, #248]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 800489e:	f7fb fc57 	bl	8000150 <strlen>
 80048a2:	4603      	mov	r3, r0
 80048a4:	461a      	mov	r2, r3
 80048a6:	4b3c      	ldr	r3, [pc, #240]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 80048a8:	4413      	add	r3, r2
 80048aa:	4a41      	ldr	r2, [pc, #260]	; (80049b0 <_Z9aTaskUartPv+0x3ec>)
 80048ac:	6810      	ldr	r0, [r2, #0]
 80048ae:	6018      	str	r0, [r3, #0]
 80048b0:	8891      	ldrh	r1, [r2, #4]
 80048b2:	7992      	ldrb	r2, [r2, #6]
 80048b4:	8099      	strh	r1, [r3, #4]
 80048b6:	719a      	strb	r2, [r3, #6]
			strcat(bufTx, itoa((int)airData.TVOC, bufTmp, 10));
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	220a      	movs	r2, #10
 80048bc:	4938      	ldr	r1, [pc, #224]	; (80049a0 <_Z9aTaskUartPv+0x3dc>)
 80048be:	4618      	mov	r0, r3
 80048c0:	f001 fa7c 	bl	8005dbc <itoa>
 80048c4:	4603      	mov	r3, r0
 80048c6:	4619      	mov	r1, r3
 80048c8:	4833      	ldr	r0, [pc, #204]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 80048ca:	f001 fb93 	bl	8005ff4 <strcat>
			strcat(bufTx,"\n");
 80048ce:	4832      	ldr	r0, [pc, #200]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 80048d0:	f7fb fc3e 	bl	8000150 <strlen>
 80048d4:	4603      	mov	r3, r0
 80048d6:	461a      	mov	r2, r3
 80048d8:	4b2f      	ldr	r3, [pc, #188]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 80048da:	4413      	add	r3, r2
 80048dc:	4933      	ldr	r1, [pc, #204]	; (80049ac <_Z9aTaskUartPv+0x3e8>)
 80048de:	461a      	mov	r2, r3
 80048e0:	460b      	mov	r3, r1
 80048e2:	881b      	ldrh	r3, [r3, #0]
 80048e4:	8013      	strh	r3, [r2, #0]
			printUart(bufTx);
 80048e6:	482c      	ldr	r0, [pc, #176]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 80048e8:	f000 f868 	bl	80049bc <_Z9printUartPc>
			strcat(bufTx, "Temp: ");
 80048ec:	482a      	ldr	r0, [pc, #168]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 80048ee:	f7fb fc2f 	bl	8000150 <strlen>
 80048f2:	4603      	mov	r3, r0
 80048f4:	461a      	mov	r2, r3
 80048f6:	4b28      	ldr	r3, [pc, #160]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 80048f8:	4413      	add	r3, r2
 80048fa:	4a2e      	ldr	r2, [pc, #184]	; (80049b4 <_Z9aTaskUartPv+0x3f0>)
 80048fc:	6810      	ldr	r0, [r2, #0]
 80048fe:	6018      	str	r0, [r3, #0]
 8004900:	8891      	ldrh	r1, [r2, #4]
 8004902:	7992      	ldrb	r2, [r2, #6]
 8004904:	8099      	strh	r1, [r3, #4]
 8004906:	719a      	strb	r2, [r3, #6]
			strcat(bufTx, ftoa(airData.temp,2, bufTmp));
 8004908:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800490c:	4b24      	ldr	r3, [pc, #144]	; (80049a0 <_Z9aTaskUartPv+0x3dc>)
 800490e:	2202      	movs	r2, #2
 8004910:	f000 f912 	bl	8004b38 <_Z4ftoadhPc>
 8004914:	4603      	mov	r3, r0
 8004916:	4619      	mov	r1, r3
 8004918:	481f      	ldr	r0, [pc, #124]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 800491a:	f001 fb6b 	bl	8005ff4 <strcat>
			strcat(bufTx,"\n");
 800491e:	481e      	ldr	r0, [pc, #120]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 8004920:	f7fb fc16 	bl	8000150 <strlen>
 8004924:	4603      	mov	r3, r0
 8004926:	461a      	mov	r2, r3
 8004928:	4b1b      	ldr	r3, [pc, #108]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 800492a:	4413      	add	r3, r2
 800492c:	491f      	ldr	r1, [pc, #124]	; (80049ac <_Z9aTaskUartPv+0x3e8>)
 800492e:	461a      	mov	r2, r3
 8004930:	460b      	mov	r3, r1
 8004932:	881b      	ldrh	r3, [r3, #0]
 8004934:	8013      	strh	r3, [r2, #0]
			strcat(bufTx, ": ");
 8004936:	4818      	ldr	r0, [pc, #96]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 8004938:	f7fb fc0a 	bl	8000150 <strlen>
 800493c:	4603      	mov	r3, r0
 800493e:	461a      	mov	r2, r3
 8004940:	4b15      	ldr	r3, [pc, #84]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 8004942:	4413      	add	r3, r2
 8004944:	4a1c      	ldr	r2, [pc, #112]	; (80049b8 <_Z9aTaskUartPv+0x3f4>)
 8004946:	461c      	mov	r4, r3
 8004948:	4613      	mov	r3, r2
 800494a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800494c:	6020      	str	r0, [r4, #0]
 800494e:	6061      	str	r1, [r4, #4]
 8004950:	60a2      	str	r2, [r4, #8]
			strcat(bufTx, ftoa(airData.humidity,2, bufTmp));
 8004952:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004956:	4b12      	ldr	r3, [pc, #72]	; (80049a0 <_Z9aTaskUartPv+0x3dc>)
 8004958:	2202      	movs	r2, #2
 800495a:	f000 f8ed 	bl	8004b38 <_Z4ftoadhPc>
 800495e:	4603      	mov	r3, r0
 8004960:	4619      	mov	r1, r3
 8004962:	480d      	ldr	r0, [pc, #52]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 8004964:	f001 fb46 	bl	8005ff4 <strcat>
			strcat(bufTx,"\n");
 8004968:	480b      	ldr	r0, [pc, #44]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 800496a:	f7fb fbf1 	bl	8000150 <strlen>
 800496e:	4603      	mov	r3, r0
 8004970:	461a      	mov	r2, r3
 8004972:	4b09      	ldr	r3, [pc, #36]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 8004974:	4413      	add	r3, r2
 8004976:	490d      	ldr	r1, [pc, #52]	; (80049ac <_Z9aTaskUartPv+0x3e8>)
 8004978:	461a      	mov	r2, r3
 800497a:	460b      	mov	r3, r1
 800497c:	881b      	ldrh	r3, [r3, #0]
 800497e:	8013      	strh	r3, [r2, #0]
			printUart(bufTx);
 8004980:	4805      	ldr	r0, [pc, #20]	; (8004998 <_Z9aTaskUartPv+0x3d4>)
 8004982:	f000 f81b 	bl	80049bc <_Z9printUartPc>
			xQueueOverwrite(pQComm->qDisplay, &airData  );
 8004986:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004988:	6958      	ldr	r0, [r3, #20]
 800498a:	f107 0108 	add.w	r1, r7, #8
 800498e:	2302      	movs	r3, #2
 8004990:	2200      	movs	r2, #0
 8004992:	f7fc fbdf 	bl	8001154 <xQueueGenericSend>
		if(xQueueReceive( pQComm->a1RX, &rx,0)==pdPASS)
 8004996:	e697      	b.n	80046c8 <_Z9aTaskUartPv+0x104>
 8004998:	200014a4 	.word	0x200014a4
 800499c:	08006150 	.word	0x08006150
 80049a0:	200014d8 	.word	0x200014d8
 80049a4:	0800615c 	.word	0x0800615c
 80049a8:	08006160 	.word	0x08006160
 80049ac:	0800614c 	.word	0x0800614c
 80049b0:	08006168 	.word	0x08006168
 80049b4:	08006170 	.word	0x08006170
 80049b8:	08006178 	.word	0x08006178

080049bc <_Z9printUartPc>:

	}

}
void printUart(char * str)
{
 80049bc:	b480      	push	{r7}
 80049be:	b085      	sub	sp, #20
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]

	int i=0;
 80049c4:	2300      	movs	r3, #0
 80049c6:	60fb      	str	r3, [r7, #12]
	while (str[i]!=0)
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	687a      	ldr	r2, [r7, #4]
 80049cc:	4413      	add	r3, r2
 80049ce:	781b      	ldrb	r3, [r3, #0]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d016      	beq.n	8004a02 <_Z9printUartPc+0x46>
	{
		if ((USART1->SR & USART_SR_TXE)){
 80049d4:	4b15      	ldr	r3, [pc, #84]	; (8004a2c <_Z9printUartPc+0x70>)
 80049d6:	881b      	ldrh	r3, [r3, #0]
 80049d8:	b29b      	uxth	r3, r3
 80049da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049de:	2b00      	cmp	r3, #0
 80049e0:	bf14      	ite	ne
 80049e2:	2301      	movne	r3, #1
 80049e4:	2300      	moveq	r3, #0
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d0ed      	beq.n	80049c8 <_Z9printUartPc+0xc>
		USART1->DR=str[i];
 80049ec:	490f      	ldr	r1, [pc, #60]	; (8004a2c <_Z9printUartPc+0x70>)
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	687a      	ldr	r2, [r7, #4]
 80049f2:	4413      	add	r3, r2
 80049f4:	781b      	ldrb	r3, [r3, #0]
 80049f6:	b29b      	uxth	r3, r3
 80049f8:	808b      	strh	r3, [r1, #4]
		i++;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	3301      	adds	r3, #1
 80049fe:	60fb      	str	r3, [r7, #12]
	while (str[i]!=0)
 8004a00:	e7e2      	b.n	80049c8 <_Z9printUartPc+0xc>
		};
	}
	while (!(USART1->SR & USART_SR_TXE));
 8004a02:	4b0a      	ldr	r3, [pc, #40]	; (8004a2c <_Z9printUartPc+0x70>)
 8004a04:	881b      	ldrh	r3, [r3, #0]
 8004a06:	b29b      	uxth	r3, r3
 8004a08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	bf0c      	ite	eq
 8004a10:	2301      	moveq	r3, #1
 8004a12:	2300      	movne	r3, #0
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d000      	beq.n	8004a1c <_Z9printUartPc+0x60>
 8004a1a:	e7f2      	b.n	8004a02 <_Z9printUartPc+0x46>
	//USART1->CR1|= USART_CR1_SBK;
	str[0]=0;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	701a      	strb	r2, [r3, #0]

}
 8004a22:	bf00      	nop
 8004a24:	3714      	adds	r7, #20
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bc80      	pop	{r7}
 8004a2a:	4770      	bx	lr
 8004a2c:	40013800 	.word	0x40013800

08004a30 <_Z8rawtohexPvmPc>:

char* rawtohex(void* data, uint32_t count,  char * str)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b089      	sub	sp, #36	; 0x24
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	60f8      	str	r0, [r7, #12]
 8004a38:	60b9      	str	r1, [r7, #8]
 8004a3a:	607a      	str	r2, [r7, #4]
	uint32_t i=0, is=0;
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	61fb      	str	r3, [r7, #28]
 8004a40:	2300      	movs	r3, #0
 8004a42:	61bb      	str	r3, [r7, #24]
	while (i<count)
 8004a44:	69fa      	ldr	r2, [r7, #28]
 8004a46:	68bb      	ldr	r3, [r7, #8]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d269      	bcs.n	8004b20 <_Z8rawtohexPvmPc+0xf0>
	{
		char b, c=0;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	75bb      	strb	r3, [r7, #22]
		while (c<2)
 8004a50:	7dbb      	ldrb	r3, [r7, #22]
 8004a52:	2b01      	cmp	r3, #1
 8004a54:	dc58      	bgt.n	8004b08 <_Z8rawtohexPvmPc+0xd8>
		{
			if (c==0) b= ( *((uint8_t*)data+i) >> 4 ) & 0x0f; else b = *((uint8_t*)data+i) & 0x0f;
 8004a56:	7dbb      	ldrb	r3, [r7, #22]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d106      	bne.n	8004a6a <_Z8rawtohexPvmPc+0x3a>
 8004a5c:	68fa      	ldr	r2, [r7, #12]
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	4413      	add	r3, r2
 8004a62:	781b      	ldrb	r3, [r3, #0]
 8004a64:	091b      	lsrs	r3, r3, #4
 8004a66:	75fb      	strb	r3, [r7, #23]
 8004a68:	e006      	b.n	8004a78 <_Z8rawtohexPvmPc+0x48>
 8004a6a:	68fa      	ldr	r2, [r7, #12]
 8004a6c:	69fb      	ldr	r3, [r7, #28]
 8004a6e:	4413      	add	r3, r2
 8004a70:	781b      	ldrb	r3, [r3, #0]
 8004a72:	f003 030f 	and.w	r3, r3, #15
 8004a76:	75fb      	strb	r3, [r7, #23]
			switch (b)
 8004a78:	7dfb      	ldrb	r3, [r7, #23]
 8004a7a:	2b0f      	cmp	r3, #15
 8004a7c:	d838      	bhi.n	8004af0 <_Z8rawtohexPvmPc+0xc0>
 8004a7e:	a201      	add	r2, pc, #4	; (adr r2, 8004a84 <_Z8rawtohexPvmPc+0x54>)
 8004a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a84:	08004ac5 	.word	0x08004ac5
 8004a88:	08004ac5 	.word	0x08004ac5
 8004a8c:	08004ac5 	.word	0x08004ac5
 8004a90:	08004ac5 	.word	0x08004ac5
 8004a94:	08004ac5 	.word	0x08004ac5
 8004a98:	08004ac5 	.word	0x08004ac5
 8004a9c:	08004ac5 	.word	0x08004ac5
 8004aa0:	08004ac5 	.word	0x08004ac5
 8004aa4:	08004ac5 	.word	0x08004ac5
 8004aa8:	08004ac5 	.word	0x08004ac5
 8004aac:	08004acd 	.word	0x08004acd
 8004ab0:	08004ad3 	.word	0x08004ad3
 8004ab4:	08004ad9 	.word	0x08004ad9
 8004ab8:	08004adf 	.word	0x08004adf
 8004abc:	08004ae5 	.word	0x08004ae5
 8004ac0:	08004aeb 	.word	0x08004aeb
			{
			case 0: case 1:	case 2:	case 3:	case 4:	case 5:	case 6:	case 7:	case 8:	case 9:
			{
				b+=0x30; break;
 8004ac4:	7dfb      	ldrb	r3, [r7, #23]
 8004ac6:	3330      	adds	r3, #48	; 0x30
 8004ac8:	75fb      	strb	r3, [r7, #23]
 8004aca:	e011      	b.n	8004af0 <_Z8rawtohexPvmPc+0xc0>
			};
			case 10: b='A'; break;
 8004acc:	2341      	movs	r3, #65	; 0x41
 8004ace:	75fb      	strb	r3, [r7, #23]
 8004ad0:	e00e      	b.n	8004af0 <_Z8rawtohexPvmPc+0xc0>
			case 11: b='B'; break;
 8004ad2:	2342      	movs	r3, #66	; 0x42
 8004ad4:	75fb      	strb	r3, [r7, #23]
 8004ad6:	e00b      	b.n	8004af0 <_Z8rawtohexPvmPc+0xc0>
			case 12: b='C'; break;
 8004ad8:	2343      	movs	r3, #67	; 0x43
 8004ada:	75fb      	strb	r3, [r7, #23]
 8004adc:	e008      	b.n	8004af0 <_Z8rawtohexPvmPc+0xc0>
			case 13: b='D'; break;
 8004ade:	2344      	movs	r3, #68	; 0x44
 8004ae0:	75fb      	strb	r3, [r7, #23]
 8004ae2:	e005      	b.n	8004af0 <_Z8rawtohexPvmPc+0xc0>
			case 14: b='E'; break;
 8004ae4:	2345      	movs	r3, #69	; 0x45
 8004ae6:	75fb      	strb	r3, [r7, #23]
 8004ae8:	e002      	b.n	8004af0 <_Z8rawtohexPvmPc+0xc0>
			case 15: b='F'; break;
 8004aea:	2346      	movs	r3, #70	; 0x46
 8004aec:	75fb      	strb	r3, [r7, #23]
 8004aee:	bf00      	nop
			}
			str[is]=b;
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	69bb      	ldr	r3, [r7, #24]
 8004af4:	4413      	add	r3, r2
 8004af6:	7dfa      	ldrb	r2, [r7, #23]
 8004af8:	701a      	strb	r2, [r3, #0]
			is++;
 8004afa:	69bb      	ldr	r3, [r7, #24]
 8004afc:	3301      	adds	r3, #1
 8004afe:	61bb      	str	r3, [r7, #24]
			c++;
 8004b00:	7dbb      	ldrb	r3, [r7, #22]
 8004b02:	3301      	adds	r3, #1
 8004b04:	75bb      	strb	r3, [r7, #22]
		while (c<2)
 8004b06:	e7a3      	b.n	8004a50 <_Z8rawtohexPvmPc+0x20>
		}
		str[is]=',';
 8004b08:	687a      	ldr	r2, [r7, #4]
 8004b0a:	69bb      	ldr	r3, [r7, #24]
 8004b0c:	4413      	add	r3, r2
 8004b0e:	222c      	movs	r2, #44	; 0x2c
 8004b10:	701a      	strb	r2, [r3, #0]
		is++;
 8004b12:	69bb      	ldr	r3, [r7, #24]
 8004b14:	3301      	adds	r3, #1
 8004b16:	61bb      	str	r3, [r7, #24]
		i++;
 8004b18:	69fb      	ldr	r3, [r7, #28]
 8004b1a:	3301      	adds	r3, #1
 8004b1c:	61fb      	str	r3, [r7, #28]
	while (i<count)
 8004b1e:	e791      	b.n	8004a44 <_Z8rawtohexPvmPc+0x14>
	}
	str[is-1]=0;
 8004b20:	69bb      	ldr	r3, [r7, #24]
 8004b22:	3b01      	subs	r3, #1
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	4413      	add	r3, r2
 8004b28:	2200      	movs	r2, #0
 8004b2a:	701a      	strb	r2, [r3, #0]
	return str;
 8004b2c:	687b      	ldr	r3, [r7, #4]
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3724      	adds	r7, #36	; 0x24
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bc80      	pop	{r7}
 8004b36:	4770      	bx	lr

08004b38 <_Z4ftoadhPc>:

char * ftoa(double f, uint8_t w, char * buf)
{
 8004b38:	b5b0      	push	{r4, r5, r7, lr}
 8004b3a:	b08a      	sub	sp, #40	; 0x28
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8004b42:	603b      	str	r3, [r7, #0]
 8004b44:	4613      	mov	r3, r2
 8004b46:	71fb      	strb	r3, [r7, #7]
	int32_t n=0, fr=0, d=pow(10,w );
 8004b48:	2300      	movs	r3, #0
 8004b4a:	627b      	str	r3, [r7, #36]	; 0x24
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	623b      	str	r3, [r7, #32]
 8004b50:	79fb      	ldrb	r3, [r7, #7]
 8004b52:	4618      	mov	r0, r3
 8004b54:	f7fb fc46 	bl	80003e4 <__aeabi_ui2d>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	460c      	mov	r4, r1
 8004b5c:	461a      	mov	r2, r3
 8004b5e:	4623      	mov	r3, r4
 8004b60:	f04f 0000 	mov.w	r0, #0
 8004b64:	4956      	ldr	r1, [pc, #344]	; (8004cc0 <_Z4ftoadhPc+0x188>)
 8004b66:	f000 f8cf 	bl	8004d08 <pow>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	460c      	mov	r4, r1
 8004b6e:	4618      	mov	r0, r3
 8004b70:	4621      	mov	r1, r4
 8004b72:	f7fb ff5d 	bl	8000a30 <__aeabi_d2iz>
 8004b76:	4603      	mov	r3, r0
 8004b78:	61fb      	str	r3, [r7, #28]

	char btm[10];
	buf[0]=0;
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	701a      	strb	r2, [r3, #0]
	if (f == 0)
 8004b80:	f04f 0200 	mov.w	r2, #0
 8004b84:	f04f 0300 	mov.w	r3, #0
 8004b88:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004b8c:	f7fb ff08 	bl	80009a0 <__aeabi_dcmpeq>
 8004b90:	4603      	mov	r3, r0
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d005      	beq.n	8004ba2 <_Z4ftoadhPc+0x6a>
		{
		strcpy(buf, "0.0");
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	4a4a      	ldr	r2, [pc, #296]	; (8004cc4 <_Z4ftoadhPc+0x18c>)
 8004b9a:	6810      	ldr	r0, [r2, #0]
 8004b9c:	6018      	str	r0, [r3, #0]
		return buf;
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	e086      	b.n	8004cb0 <_Z4ftoadhPc+0x178>
		}
	if (f<0)
 8004ba2:	f04f 0200 	mov.w	r2, #0
 8004ba6:	f04f 0300 	mov.w	r3, #0
 8004baa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004bae:	f7fb ff01 	bl	80009b4 <__aeabi_dcmplt>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d005      	beq.n	8004bc4 <_Z4ftoadhPc+0x8c>
	{
		strcpy(buf, "-");
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	4943      	ldr	r1, [pc, #268]	; (8004cc8 <_Z4ftoadhPc+0x190>)
 8004bbc:	461a      	mov	r2, r3
 8004bbe:	460b      	mov	r3, r1
 8004bc0:	881b      	ldrh	r3, [r3, #0]
 8004bc2:	8013      	strh	r3, [r2, #0]
	}
	btm[0]=0;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	743b      	strb	r3, [r7, #16]
	n=(int32_t)abs(f);
 8004bc8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004bcc:	f7fb ff30 	bl	8000a30 <__aeabi_d2iz>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	bfb8      	it	lt
 8004bd6:	425b      	neglt	r3, r3
 8004bd8:	627b      	str	r3, [r7, #36]	; 0x24
	fr=(int32_t)( (( f - (double)n ) + (5*pow(0.1,w) )) * d);
 8004bda:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004bdc:	f7fb fc12 	bl	8000404 <__aeabi_i2d>
 8004be0:	4603      	mov	r3, r0
 8004be2:	460c      	mov	r4, r1
 8004be4:	461a      	mov	r2, r3
 8004be6:	4623      	mov	r3, r4
 8004be8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004bec:	f7fb fabc 	bl	8000168 <__aeabi_dsub>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	460c      	mov	r4, r1
 8004bf4:	4625      	mov	r5, r4
 8004bf6:	461c      	mov	r4, r3
 8004bf8:	79fb      	ldrb	r3, [r7, #7]
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f7fb fbf2 	bl	80003e4 <__aeabi_ui2d>
 8004c00:	4602      	mov	r2, r0
 8004c02:	460b      	mov	r3, r1
 8004c04:	a12c      	add	r1, pc, #176	; (adr r1, 8004cb8 <_Z4ftoadhPc+0x180>)
 8004c06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004c0a:	f000 f87d 	bl	8004d08 <pow>
 8004c0e:	f04f 0200 	mov.w	r2, #0
 8004c12:	4b2e      	ldr	r3, [pc, #184]	; (8004ccc <_Z4ftoadhPc+0x194>)
 8004c14:	f7fb fc5c 	bl	80004d0 <__aeabi_dmul>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	460b      	mov	r3, r1
 8004c1c:	4620      	mov	r0, r4
 8004c1e:	4629      	mov	r1, r5
 8004c20:	f7fb faa4 	bl	800016c <__adddf3>
 8004c24:	4603      	mov	r3, r0
 8004c26:	460c      	mov	r4, r1
 8004c28:	4625      	mov	r5, r4
 8004c2a:	461c      	mov	r4, r3
 8004c2c:	69f8      	ldr	r0, [r7, #28]
 8004c2e:	f7fb fbe9 	bl	8000404 <__aeabi_i2d>
 8004c32:	4602      	mov	r2, r0
 8004c34:	460b      	mov	r3, r1
 8004c36:	4620      	mov	r0, r4
 8004c38:	4629      	mov	r1, r5
 8004c3a:	f7fb fc49 	bl	80004d0 <__aeabi_dmul>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	460c      	mov	r4, r1
 8004c42:	4618      	mov	r0, r3
 8004c44:	4621      	mov	r1, r4
 8004c46:	f7fb fef3 	bl	8000a30 <__aeabi_d2iz>
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	623b      	str	r3, [r7, #32]
	if(fr >= d)
 8004c4e:	6a3a      	ldr	r2, [r7, #32]
 8004c50:	69fb      	ldr	r3, [r7, #28]
 8004c52:	429a      	cmp	r2, r3
 8004c54:	db05      	blt.n	8004c62 <_Z4ftoadhPc+0x12a>
	{
		fr-=100;
 8004c56:	6a3b      	ldr	r3, [r7, #32]
 8004c58:	3b64      	subs	r3, #100	; 0x64
 8004c5a:	623b      	str	r3, [r7, #32]
		n++;
 8004c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c5e:	3301      	adds	r3, #1
 8004c60:	627b      	str	r3, [r7, #36]	; 0x24
	}
	strcat(buf, itoa(n,btm,10));
 8004c62:	f107 0310 	add.w	r3, r7, #16
 8004c66:	220a      	movs	r2, #10
 8004c68:	4619      	mov	r1, r3
 8004c6a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004c6c:	f001 f8a6 	bl	8005dbc <itoa>
 8004c70:	4603      	mov	r3, r0
 8004c72:	4619      	mov	r1, r3
 8004c74:	6838      	ldr	r0, [r7, #0]
 8004c76:	f001 f9bd 	bl	8005ff4 <strcat>
	btm[0]=0;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	743b      	strb	r3, [r7, #16]
	strcat(buf, ".");
 8004c7e:	6838      	ldr	r0, [r7, #0]
 8004c80:	f7fb fa66 	bl	8000150 <strlen>
 8004c84:	4603      	mov	r3, r0
 8004c86:	461a      	mov	r2, r3
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	4413      	add	r3, r2
 8004c8c:	4910      	ldr	r1, [pc, #64]	; (8004cd0 <_Z4ftoadhPc+0x198>)
 8004c8e:	461a      	mov	r2, r3
 8004c90:	460b      	mov	r3, r1
 8004c92:	881b      	ldrh	r3, [r3, #0]
 8004c94:	8013      	strh	r3, [r2, #0]
	strcat(buf, itoa(fr,btm, 10));
 8004c96:	f107 0310 	add.w	r3, r7, #16
 8004c9a:	220a      	movs	r2, #10
 8004c9c:	4619      	mov	r1, r3
 8004c9e:	6a38      	ldr	r0, [r7, #32]
 8004ca0:	f001 f88c 	bl	8005dbc <itoa>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	4619      	mov	r1, r3
 8004ca8:	6838      	ldr	r0, [r7, #0]
 8004caa:	f001 f9a3 	bl	8005ff4 <strcat>
	return buf;
 8004cae:	683b      	ldr	r3, [r7, #0]

}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	3728      	adds	r7, #40	; 0x28
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bdb0      	pop	{r4, r5, r7, pc}
 8004cb8:	9999999a 	.word	0x9999999a
 8004cbc:	3fb99999 	.word	0x3fb99999
 8004cc0:	40240000 	.word	0x40240000
 8004cc4:	08006184 	.word	0x08006184
 8004cc8:	08006188 	.word	0x08006188
 8004ccc:	40140000 	.word	0x40140000
 8004cd0:	0800618c 	.word	0x0800618c

08004cd4 <_Znwj>:
 8004cd4:	b510      	push	{r4, lr}
 8004cd6:	2800      	cmp	r0, #0
 8004cd8:	bf14      	ite	ne
 8004cda:	4604      	movne	r4, r0
 8004cdc:	2401      	moveq	r4, #1
 8004cde:	4620      	mov	r0, r4
 8004ce0:	f001 f86e 	bl	8005dc0 <malloc>
 8004ce4:	b930      	cbnz	r0, 8004cf4 <_Znwj+0x20>
 8004ce6:	f000 f807 	bl	8004cf8 <_ZSt15get_new_handlerv>
 8004cea:	b908      	cbnz	r0, 8004cf0 <_Znwj+0x1c>
 8004cec:	f001 f81d 	bl	8005d2a <abort>
 8004cf0:	4780      	blx	r0
 8004cf2:	e7f4      	b.n	8004cde <_Znwj+0xa>
 8004cf4:	bd10      	pop	{r4, pc}
	...

08004cf8 <_ZSt15get_new_handlerv>:
 8004cf8:	4b02      	ldr	r3, [pc, #8]	; (8004d04 <_ZSt15get_new_handlerv+0xc>)
 8004cfa:	6818      	ldr	r0, [r3, #0]
 8004cfc:	f3bf 8f5b 	dmb	ish
 8004d00:	4770      	bx	lr
 8004d02:	bf00      	nop
 8004d04:	2000150c 	.word	0x2000150c

08004d08 <pow>:
 8004d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d0c:	b08f      	sub	sp, #60	; 0x3c
 8004d0e:	461d      	mov	r5, r3
 8004d10:	4680      	mov	r8, r0
 8004d12:	4689      	mov	r9, r1
 8004d14:	4614      	mov	r4, r2
 8004d16:	f000 f95b 	bl	8004fd0 <__ieee754_pow>
 8004d1a:	4fa5      	ldr	r7, [pc, #660]	; (8004fb0 <pow+0x2a8>)
 8004d1c:	e9cd 0100 	strd	r0, r1, [sp]
 8004d20:	f997 3000 	ldrsb.w	r3, [r7]
 8004d24:	463e      	mov	r6, r7
 8004d26:	9302      	str	r3, [sp, #8]
 8004d28:	3301      	adds	r3, #1
 8004d2a:	d05f      	beq.n	8004dec <pow+0xe4>
 8004d2c:	4622      	mov	r2, r4
 8004d2e:	462b      	mov	r3, r5
 8004d30:	4620      	mov	r0, r4
 8004d32:	4629      	mov	r1, r5
 8004d34:	f7fb fe66 	bl	8000a04 <__aeabi_dcmpun>
 8004d38:	4682      	mov	sl, r0
 8004d3a:	2800      	cmp	r0, #0
 8004d3c:	d156      	bne.n	8004dec <pow+0xe4>
 8004d3e:	4642      	mov	r2, r8
 8004d40:	464b      	mov	r3, r9
 8004d42:	4640      	mov	r0, r8
 8004d44:	4649      	mov	r1, r9
 8004d46:	f7fb fe5d 	bl	8000a04 <__aeabi_dcmpun>
 8004d4a:	9003      	str	r0, [sp, #12]
 8004d4c:	b1e8      	cbz	r0, 8004d8a <pow+0x82>
 8004d4e:	2200      	movs	r2, #0
 8004d50:	2300      	movs	r3, #0
 8004d52:	4620      	mov	r0, r4
 8004d54:	4629      	mov	r1, r5
 8004d56:	f7fb fe23 	bl	80009a0 <__aeabi_dcmpeq>
 8004d5a:	2800      	cmp	r0, #0
 8004d5c:	d046      	beq.n	8004dec <pow+0xe4>
 8004d5e:	2301      	movs	r3, #1
 8004d60:	2200      	movs	r2, #0
 8004d62:	9304      	str	r3, [sp, #16]
 8004d64:	4b93      	ldr	r3, [pc, #588]	; (8004fb4 <pow+0x2ac>)
 8004d66:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8004d6a:	9305      	str	r3, [sp, #20]
 8004d6c:	4b92      	ldr	r3, [pc, #584]	; (8004fb8 <pow+0x2b0>)
 8004d6e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004d72:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004d76:	9b02      	ldr	r3, [sp, #8]
 8004d78:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004d7c:	2b02      	cmp	r3, #2
 8004d7e:	d031      	beq.n	8004de4 <pow+0xdc>
 8004d80:	a804      	add	r0, sp, #16
 8004d82:	f000 fecc 	bl	8005b1e <matherr>
 8004d86:	bb38      	cbnz	r0, 8004dd8 <pow+0xd0>
 8004d88:	e058      	b.n	8004e3c <pow+0x134>
 8004d8a:	f04f 0a00 	mov.w	sl, #0
 8004d8e:	f04f 0b00 	mov.w	fp, #0
 8004d92:	4652      	mov	r2, sl
 8004d94:	465b      	mov	r3, fp
 8004d96:	4640      	mov	r0, r8
 8004d98:	4649      	mov	r1, r9
 8004d9a:	f7fb fe01 	bl	80009a0 <__aeabi_dcmpeq>
 8004d9e:	2800      	cmp	r0, #0
 8004da0:	d051      	beq.n	8004e46 <pow+0x13e>
 8004da2:	4652      	mov	r2, sl
 8004da4:	465b      	mov	r3, fp
 8004da6:	4620      	mov	r0, r4
 8004da8:	4629      	mov	r1, r5
 8004daa:	f7fb fdf9 	bl	80009a0 <__aeabi_dcmpeq>
 8004dae:	4606      	mov	r6, r0
 8004db0:	b308      	cbz	r0, 8004df6 <pow+0xee>
 8004db2:	2301      	movs	r3, #1
 8004db4:	9304      	str	r3, [sp, #16]
 8004db6:	4b7f      	ldr	r3, [pc, #508]	; (8004fb4 <pow+0x2ac>)
 8004db8:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004dbc:	9305      	str	r3, [sp, #20]
 8004dbe:	9b03      	ldr	r3, [sp, #12]
 8004dc0:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004dc4:	930c      	str	r3, [sp, #48]	; 0x30
 8004dc6:	9b02      	ldr	r3, [sp, #8]
 8004dc8:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d0d7      	beq.n	8004d80 <pow+0x78>
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	4b79      	ldr	r3, [pc, #484]	; (8004fb8 <pow+0x2b0>)
 8004dd4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004dd8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004dda:	b11b      	cbz	r3, 8004de4 <pow+0xdc>
 8004ddc:	f000 ffac 	bl	8005d38 <__errno>
 8004de0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004de2:	6003      	str	r3, [r0, #0]
 8004de4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 8004de8:	e88d 0018 	stmia.w	sp, {r3, r4}
 8004dec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004df0:	b00f      	add	sp, #60	; 0x3c
 8004df2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004df6:	4620      	mov	r0, r4
 8004df8:	4629      	mov	r1, r5
 8004dfa:	f000 fe8a 	bl	8005b12 <finite>
 8004dfe:	2800      	cmp	r0, #0
 8004e00:	d0f4      	beq.n	8004dec <pow+0xe4>
 8004e02:	4652      	mov	r2, sl
 8004e04:	465b      	mov	r3, fp
 8004e06:	4620      	mov	r0, r4
 8004e08:	4629      	mov	r1, r5
 8004e0a:	f7fb fdd3 	bl	80009b4 <__aeabi_dcmplt>
 8004e0e:	2800      	cmp	r0, #0
 8004e10:	d0ec      	beq.n	8004dec <pow+0xe4>
 8004e12:	2301      	movs	r3, #1
 8004e14:	9304      	str	r3, [sp, #16]
 8004e16:	4b67      	ldr	r3, [pc, #412]	; (8004fb4 <pow+0x2ac>)
 8004e18:	960c      	str	r6, [sp, #48]	; 0x30
 8004e1a:	9305      	str	r3, [sp, #20]
 8004e1c:	f997 3000 	ldrsb.w	r3, [r7]
 8004e20:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004e24:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004e28:	b913      	cbnz	r3, 8004e30 <pow+0x128>
 8004e2a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8004e2e:	e7a7      	b.n	8004d80 <pow+0x78>
 8004e30:	2000      	movs	r0, #0
 8004e32:	4962      	ldr	r1, [pc, #392]	; (8004fbc <pow+0x2b4>)
 8004e34:	2b02      	cmp	r3, #2
 8004e36:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004e3a:	d1a1      	bne.n	8004d80 <pow+0x78>
 8004e3c:	f000 ff7c 	bl	8005d38 <__errno>
 8004e40:	2321      	movs	r3, #33	; 0x21
 8004e42:	6003      	str	r3, [r0, #0]
 8004e44:	e7c8      	b.n	8004dd8 <pow+0xd0>
 8004e46:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004e4a:	f000 fe62 	bl	8005b12 <finite>
 8004e4e:	9002      	str	r0, [sp, #8]
 8004e50:	2800      	cmp	r0, #0
 8004e52:	d17f      	bne.n	8004f54 <pow+0x24c>
 8004e54:	4640      	mov	r0, r8
 8004e56:	4649      	mov	r1, r9
 8004e58:	f000 fe5b 	bl	8005b12 <finite>
 8004e5c:	2800      	cmp	r0, #0
 8004e5e:	d079      	beq.n	8004f54 <pow+0x24c>
 8004e60:	4620      	mov	r0, r4
 8004e62:	4629      	mov	r1, r5
 8004e64:	f000 fe55 	bl	8005b12 <finite>
 8004e68:	2800      	cmp	r0, #0
 8004e6a:	d073      	beq.n	8004f54 <pow+0x24c>
 8004e6c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004e70:	4619      	mov	r1, r3
 8004e72:	4610      	mov	r0, r2
 8004e74:	f7fb fdc6 	bl	8000a04 <__aeabi_dcmpun>
 8004e78:	f997 7000 	ldrsb.w	r7, [r7]
 8004e7c:	4b4d      	ldr	r3, [pc, #308]	; (8004fb4 <pow+0x2ac>)
 8004e7e:	b1a0      	cbz	r0, 8004eaa <pow+0x1a2>
 8004e80:	2201      	movs	r2, #1
 8004e82:	9305      	str	r3, [sp, #20]
 8004e84:	9b02      	ldr	r3, [sp, #8]
 8004e86:	9204      	str	r2, [sp, #16]
 8004e88:	930c      	str	r3, [sp, #48]	; 0x30
 8004e8a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004e8e:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004e92:	2f00      	cmp	r7, #0
 8004e94:	d0c9      	beq.n	8004e2a <pow+0x122>
 8004e96:	4652      	mov	r2, sl
 8004e98:	465b      	mov	r3, fp
 8004e9a:	4650      	mov	r0, sl
 8004e9c:	4659      	mov	r1, fp
 8004e9e:	f7fb fc41 	bl	8000724 <__aeabi_ddiv>
 8004ea2:	2f02      	cmp	r7, #2
 8004ea4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004ea8:	e7c7      	b.n	8004e3a <pow+0x132>
 8004eaa:	2203      	movs	r2, #3
 8004eac:	9305      	str	r3, [sp, #20]
 8004eae:	9204      	str	r2, [sp, #16]
 8004eb0:	900c      	str	r0, [sp, #48]	; 0x30
 8004eb2:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004eb6:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004eba:	bb57      	cbnz	r7, 8004f12 <pow+0x20a>
 8004ebc:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8004ec0:	4b3f      	ldr	r3, [pc, #252]	; (8004fc0 <pow+0x2b8>)
 8004ec2:	4640      	mov	r0, r8
 8004ec4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004ec8:	4649      	mov	r1, r9
 8004eca:	4652      	mov	r2, sl
 8004ecc:	465b      	mov	r3, fp
 8004ece:	f7fb fd71 	bl	80009b4 <__aeabi_dcmplt>
 8004ed2:	2800      	cmp	r0, #0
 8004ed4:	d064      	beq.n	8004fa0 <pow+0x298>
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	4b3a      	ldr	r3, [pc, #232]	; (8004fc4 <pow+0x2bc>)
 8004eda:	4620      	mov	r0, r4
 8004edc:	4629      	mov	r1, r5
 8004ede:	f7fb faf7 	bl	80004d0 <__aeabi_dmul>
 8004ee2:	4604      	mov	r4, r0
 8004ee4:	460d      	mov	r5, r1
 8004ee6:	f000 fe23 	bl	8005b30 <rint>
 8004eea:	4602      	mov	r2, r0
 8004eec:	460b      	mov	r3, r1
 8004eee:	4620      	mov	r0, r4
 8004ef0:	4629      	mov	r1, r5
 8004ef2:	f7fb fd55 	bl	80009a0 <__aeabi_dcmpeq>
 8004ef6:	b920      	cbnz	r0, 8004f02 <pow+0x1fa>
 8004ef8:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8004efc:	4b32      	ldr	r3, [pc, #200]	; (8004fc8 <pow+0x2c0>)
 8004efe:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004f02:	f996 3000 	ldrsb.w	r3, [r6]
 8004f06:	2b02      	cmp	r3, #2
 8004f08:	d14a      	bne.n	8004fa0 <pow+0x298>
 8004f0a:	f000 ff15 	bl	8005d38 <__errno>
 8004f0e:	2322      	movs	r3, #34	; 0x22
 8004f10:	e797      	b.n	8004e42 <pow+0x13a>
 8004f12:	2200      	movs	r2, #0
 8004f14:	4b2d      	ldr	r3, [pc, #180]	; (8004fcc <pow+0x2c4>)
 8004f16:	4640      	mov	r0, r8
 8004f18:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004f1c:	4649      	mov	r1, r9
 8004f1e:	4652      	mov	r2, sl
 8004f20:	465b      	mov	r3, fp
 8004f22:	f7fb fd47 	bl	80009b4 <__aeabi_dcmplt>
 8004f26:	2800      	cmp	r0, #0
 8004f28:	d0eb      	beq.n	8004f02 <pow+0x1fa>
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	4b25      	ldr	r3, [pc, #148]	; (8004fc4 <pow+0x2bc>)
 8004f2e:	4620      	mov	r0, r4
 8004f30:	4629      	mov	r1, r5
 8004f32:	f7fb facd 	bl	80004d0 <__aeabi_dmul>
 8004f36:	4604      	mov	r4, r0
 8004f38:	460d      	mov	r5, r1
 8004f3a:	f000 fdf9 	bl	8005b30 <rint>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	460b      	mov	r3, r1
 8004f42:	4620      	mov	r0, r4
 8004f44:	4629      	mov	r1, r5
 8004f46:	f7fb fd2b 	bl	80009a0 <__aeabi_dcmpeq>
 8004f4a:	2800      	cmp	r0, #0
 8004f4c:	d1d9      	bne.n	8004f02 <pow+0x1fa>
 8004f4e:	2200      	movs	r2, #0
 8004f50:	4b1a      	ldr	r3, [pc, #104]	; (8004fbc <pow+0x2b4>)
 8004f52:	e7d4      	b.n	8004efe <pow+0x1f6>
 8004f54:	2200      	movs	r2, #0
 8004f56:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	f7fb fd20 	bl	80009a0 <__aeabi_dcmpeq>
 8004f60:	2800      	cmp	r0, #0
 8004f62:	f43f af43 	beq.w	8004dec <pow+0xe4>
 8004f66:	4640      	mov	r0, r8
 8004f68:	4649      	mov	r1, r9
 8004f6a:	f000 fdd2 	bl	8005b12 <finite>
 8004f6e:	2800      	cmp	r0, #0
 8004f70:	f43f af3c 	beq.w	8004dec <pow+0xe4>
 8004f74:	4620      	mov	r0, r4
 8004f76:	4629      	mov	r1, r5
 8004f78:	f000 fdcb 	bl	8005b12 <finite>
 8004f7c:	2800      	cmp	r0, #0
 8004f7e:	f43f af35 	beq.w	8004dec <pow+0xe4>
 8004f82:	2304      	movs	r3, #4
 8004f84:	9304      	str	r3, [sp, #16]
 8004f86:	4b0b      	ldr	r3, [pc, #44]	; (8004fb4 <pow+0x2ac>)
 8004f88:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004f8c:	9305      	str	r3, [sp, #20]
 8004f8e:	2300      	movs	r3, #0
 8004f90:	2400      	movs	r4, #0
 8004f92:	930c      	str	r3, [sp, #48]	; 0x30
 8004f94:	2300      	movs	r3, #0
 8004f96:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004f9a:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8004f9e:	e7b0      	b.n	8004f02 <pow+0x1fa>
 8004fa0:	a804      	add	r0, sp, #16
 8004fa2:	f000 fdbc 	bl	8005b1e <matherr>
 8004fa6:	2800      	cmp	r0, #0
 8004fa8:	f47f af16 	bne.w	8004dd8 <pow+0xd0>
 8004fac:	e7ad      	b.n	8004f0a <pow+0x202>
 8004fae:	bf00      	nop
 8004fb0:	2000003c 	.word	0x2000003c
 8004fb4:	08006d30 	.word	0x08006d30
 8004fb8:	3ff00000 	.word	0x3ff00000
 8004fbc:	fff00000 	.word	0xfff00000
 8004fc0:	47efffff 	.word	0x47efffff
 8004fc4:	3fe00000 	.word	0x3fe00000
 8004fc8:	c7efffff 	.word	0xc7efffff
 8004fcc:	7ff00000 	.word	0x7ff00000

08004fd0 <__ieee754_pow>:
 8004fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fd4:	b093      	sub	sp, #76	; 0x4c
 8004fd6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004fda:	9e03      	ldr	r6, [sp, #12]
 8004fdc:	9a02      	ldr	r2, [sp, #8]
 8004fde:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8004fe2:	ea55 0302 	orrs.w	r3, r5, r2
 8004fe6:	4607      	mov	r7, r0
 8004fe8:	4688      	mov	r8, r1
 8004fea:	4682      	mov	sl, r0
 8004fec:	4689      	mov	r9, r1
 8004fee:	f000 849e 	beq.w	800592e <__ieee754_pow+0x95e>
 8004ff2:	4b77      	ldr	r3, [pc, #476]	; (80051d0 <__ieee754_pow+0x200>)
 8004ff4:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8004ff8:	429c      	cmp	r4, r3
 8004ffa:	dc09      	bgt.n	8005010 <__ieee754_pow+0x40>
 8004ffc:	d103      	bne.n	8005006 <__ieee754_pow+0x36>
 8004ffe:	b938      	cbnz	r0, 8005010 <__ieee754_pow+0x40>
 8005000:	42a5      	cmp	r5, r4
 8005002:	dc0d      	bgt.n	8005020 <__ieee754_pow+0x50>
 8005004:	e001      	b.n	800500a <__ieee754_pow+0x3a>
 8005006:	429d      	cmp	r5, r3
 8005008:	dc02      	bgt.n	8005010 <__ieee754_pow+0x40>
 800500a:	429d      	cmp	r5, r3
 800500c:	d10e      	bne.n	800502c <__ieee754_pow+0x5c>
 800500e:	b16a      	cbz	r2, 800502c <__ieee754_pow+0x5c>
 8005010:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005014:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005018:	ea54 030a 	orrs.w	r3, r4, sl
 800501c:	f000 8487 	beq.w	800592e <__ieee754_pow+0x95e>
 8005020:	486c      	ldr	r0, [pc, #432]	; (80051d4 <__ieee754_pow+0x204>)
 8005022:	b013      	add	sp, #76	; 0x4c
 8005024:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005028:	f000 bd7c 	b.w	8005b24 <nan>
 800502c:	f1b9 0f00 	cmp.w	r9, #0
 8005030:	da4f      	bge.n	80050d2 <__ieee754_pow+0x102>
 8005032:	4b69      	ldr	r3, [pc, #420]	; (80051d8 <__ieee754_pow+0x208>)
 8005034:	429d      	cmp	r5, r3
 8005036:	dc4a      	bgt.n	80050ce <__ieee754_pow+0xfe>
 8005038:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800503c:	429d      	cmp	r5, r3
 800503e:	dd48      	ble.n	80050d2 <__ieee754_pow+0x102>
 8005040:	152b      	asrs	r3, r5, #20
 8005042:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005046:	2b14      	cmp	r3, #20
 8005048:	dd24      	ble.n	8005094 <__ieee754_pow+0xc4>
 800504a:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800504e:	fa22 f103 	lsr.w	r1, r2, r3
 8005052:	fa01 f303 	lsl.w	r3, r1, r3
 8005056:	429a      	cmp	r2, r3
 8005058:	d13b      	bne.n	80050d2 <__ieee754_pow+0x102>
 800505a:	f001 0101 	and.w	r1, r1, #1
 800505e:	f1c1 0302 	rsb	r3, r1, #2
 8005062:	9300      	str	r3, [sp, #0]
 8005064:	2a00      	cmp	r2, #0
 8005066:	d156      	bne.n	8005116 <__ieee754_pow+0x146>
 8005068:	4b59      	ldr	r3, [pc, #356]	; (80051d0 <__ieee754_pow+0x200>)
 800506a:	429d      	cmp	r5, r3
 800506c:	d122      	bne.n	80050b4 <__ieee754_pow+0xe4>
 800506e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8005072:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005076:	ea53 030a 	orrs.w	r3, r3, sl
 800507a:	f000 8458 	beq.w	800592e <__ieee754_pow+0x95e>
 800507e:	4b57      	ldr	r3, [pc, #348]	; (80051dc <__ieee754_pow+0x20c>)
 8005080:	429c      	cmp	r4, r3
 8005082:	dd28      	ble.n	80050d6 <__ieee754_pow+0x106>
 8005084:	2e00      	cmp	r6, #0
 8005086:	f280 8456 	bge.w	8005936 <__ieee754_pow+0x966>
 800508a:	2000      	movs	r0, #0
 800508c:	2100      	movs	r1, #0
 800508e:	b013      	add	sp, #76	; 0x4c
 8005090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005094:	2a00      	cmp	r2, #0
 8005096:	d13c      	bne.n	8005112 <__ieee754_pow+0x142>
 8005098:	f1c3 0314 	rsb	r3, r3, #20
 800509c:	fa45 f103 	asr.w	r1, r5, r3
 80050a0:	fa01 f303 	lsl.w	r3, r1, r3
 80050a4:	429d      	cmp	r5, r3
 80050a6:	f040 844e 	bne.w	8005946 <__ieee754_pow+0x976>
 80050aa:	f001 0101 	and.w	r1, r1, #1
 80050ae:	f1c1 0302 	rsb	r3, r1, #2
 80050b2:	9300      	str	r3, [sp, #0]
 80050b4:	4b4a      	ldr	r3, [pc, #296]	; (80051e0 <__ieee754_pow+0x210>)
 80050b6:	429d      	cmp	r5, r3
 80050b8:	d114      	bne.n	80050e4 <__ieee754_pow+0x114>
 80050ba:	2e00      	cmp	r6, #0
 80050bc:	f280 843f 	bge.w	800593e <__ieee754_pow+0x96e>
 80050c0:	463a      	mov	r2, r7
 80050c2:	4643      	mov	r3, r8
 80050c4:	2000      	movs	r0, #0
 80050c6:	4946      	ldr	r1, [pc, #280]	; (80051e0 <__ieee754_pow+0x210>)
 80050c8:	f7fb fb2c 	bl	8000724 <__aeabi_ddiv>
 80050cc:	e7df      	b.n	800508e <__ieee754_pow+0xbe>
 80050ce:	2302      	movs	r3, #2
 80050d0:	e7c7      	b.n	8005062 <__ieee754_pow+0x92>
 80050d2:	2300      	movs	r3, #0
 80050d4:	e7c5      	b.n	8005062 <__ieee754_pow+0x92>
 80050d6:	2e00      	cmp	r6, #0
 80050d8:	dad7      	bge.n	800508a <__ieee754_pow+0xba>
 80050da:	9b03      	ldr	r3, [sp, #12]
 80050dc:	9802      	ldr	r0, [sp, #8]
 80050de:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80050e2:	e7d4      	b.n	800508e <__ieee754_pow+0xbe>
 80050e4:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 80050e8:	d106      	bne.n	80050f8 <__ieee754_pow+0x128>
 80050ea:	463a      	mov	r2, r7
 80050ec:	4643      	mov	r3, r8
 80050ee:	4638      	mov	r0, r7
 80050f0:	4641      	mov	r1, r8
 80050f2:	f7fb f9ed 	bl	80004d0 <__aeabi_dmul>
 80050f6:	e7ca      	b.n	800508e <__ieee754_pow+0xbe>
 80050f8:	4b3a      	ldr	r3, [pc, #232]	; (80051e4 <__ieee754_pow+0x214>)
 80050fa:	429e      	cmp	r6, r3
 80050fc:	d10b      	bne.n	8005116 <__ieee754_pow+0x146>
 80050fe:	f1b9 0f00 	cmp.w	r9, #0
 8005102:	db08      	blt.n	8005116 <__ieee754_pow+0x146>
 8005104:	4638      	mov	r0, r7
 8005106:	4641      	mov	r1, r8
 8005108:	b013      	add	sp, #76	; 0x4c
 800510a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800510e:	f000 bc51 	b.w	80059b4 <__ieee754_sqrt>
 8005112:	2300      	movs	r3, #0
 8005114:	9300      	str	r3, [sp, #0]
 8005116:	4638      	mov	r0, r7
 8005118:	4641      	mov	r1, r8
 800511a:	f000 fcf7 	bl	8005b0c <fabs>
 800511e:	f1ba 0f00 	cmp.w	sl, #0
 8005122:	d125      	bne.n	8005170 <__ieee754_pow+0x1a0>
 8005124:	b124      	cbz	r4, 8005130 <__ieee754_pow+0x160>
 8005126:	4b2e      	ldr	r3, [pc, #184]	; (80051e0 <__ieee754_pow+0x210>)
 8005128:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800512c:	429a      	cmp	r2, r3
 800512e:	d11f      	bne.n	8005170 <__ieee754_pow+0x1a0>
 8005130:	2e00      	cmp	r6, #0
 8005132:	da05      	bge.n	8005140 <__ieee754_pow+0x170>
 8005134:	4602      	mov	r2, r0
 8005136:	460b      	mov	r3, r1
 8005138:	2000      	movs	r0, #0
 800513a:	4929      	ldr	r1, [pc, #164]	; (80051e0 <__ieee754_pow+0x210>)
 800513c:	f7fb faf2 	bl	8000724 <__aeabi_ddiv>
 8005140:	f1b9 0f00 	cmp.w	r9, #0
 8005144:	daa3      	bge.n	800508e <__ieee754_pow+0xbe>
 8005146:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800514a:	9b00      	ldr	r3, [sp, #0]
 800514c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005150:	4323      	orrs	r3, r4
 8005152:	d106      	bne.n	8005162 <__ieee754_pow+0x192>
 8005154:	4602      	mov	r2, r0
 8005156:	460b      	mov	r3, r1
 8005158:	f7fb f806 	bl	8000168 <__aeabi_dsub>
 800515c:	4602      	mov	r2, r0
 800515e:	460b      	mov	r3, r1
 8005160:	e7b2      	b.n	80050c8 <__ieee754_pow+0xf8>
 8005162:	9b00      	ldr	r3, [sp, #0]
 8005164:	2b01      	cmp	r3, #1
 8005166:	d192      	bne.n	800508e <__ieee754_pow+0xbe>
 8005168:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800516c:	4619      	mov	r1, r3
 800516e:	e78e      	b.n	800508e <__ieee754_pow+0xbe>
 8005170:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 8005174:	f109 33ff 	add.w	r3, r9, #4294967295
 8005178:	930c      	str	r3, [sp, #48]	; 0x30
 800517a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800517c:	9b00      	ldr	r3, [sp, #0]
 800517e:	4313      	orrs	r3, r2
 8005180:	d104      	bne.n	800518c <__ieee754_pow+0x1bc>
 8005182:	463a      	mov	r2, r7
 8005184:	4643      	mov	r3, r8
 8005186:	4638      	mov	r0, r7
 8005188:	4641      	mov	r1, r8
 800518a:	e7e5      	b.n	8005158 <__ieee754_pow+0x188>
 800518c:	4b16      	ldr	r3, [pc, #88]	; (80051e8 <__ieee754_pow+0x218>)
 800518e:	429d      	cmp	r5, r3
 8005190:	f340 80fc 	ble.w	800538c <__ieee754_pow+0x3bc>
 8005194:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8005198:	429d      	cmp	r5, r3
 800519a:	dd0b      	ble.n	80051b4 <__ieee754_pow+0x1e4>
 800519c:	4b0f      	ldr	r3, [pc, #60]	; (80051dc <__ieee754_pow+0x20c>)
 800519e:	429c      	cmp	r4, r3
 80051a0:	dc0e      	bgt.n	80051c0 <__ieee754_pow+0x1f0>
 80051a2:	2e00      	cmp	r6, #0
 80051a4:	f6bf af71 	bge.w	800508a <__ieee754_pow+0xba>
 80051a8:	a307      	add	r3, pc, #28	; (adr r3, 80051c8 <__ieee754_pow+0x1f8>)
 80051aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ae:	4610      	mov	r0, r2
 80051b0:	4619      	mov	r1, r3
 80051b2:	e79e      	b.n	80050f2 <__ieee754_pow+0x122>
 80051b4:	4b0d      	ldr	r3, [pc, #52]	; (80051ec <__ieee754_pow+0x21c>)
 80051b6:	429c      	cmp	r4, r3
 80051b8:	ddf3      	ble.n	80051a2 <__ieee754_pow+0x1d2>
 80051ba:	4b09      	ldr	r3, [pc, #36]	; (80051e0 <__ieee754_pow+0x210>)
 80051bc:	429c      	cmp	r4, r3
 80051be:	dd17      	ble.n	80051f0 <__ieee754_pow+0x220>
 80051c0:	2e00      	cmp	r6, #0
 80051c2:	dcf1      	bgt.n	80051a8 <__ieee754_pow+0x1d8>
 80051c4:	e761      	b.n	800508a <__ieee754_pow+0xba>
 80051c6:	bf00      	nop
 80051c8:	8800759c 	.word	0x8800759c
 80051cc:	7e37e43c 	.word	0x7e37e43c
 80051d0:	7ff00000 	.word	0x7ff00000
 80051d4:	08006d33 	.word	0x08006d33
 80051d8:	433fffff 	.word	0x433fffff
 80051dc:	3fefffff 	.word	0x3fefffff
 80051e0:	3ff00000 	.word	0x3ff00000
 80051e4:	3fe00000 	.word	0x3fe00000
 80051e8:	41e00000 	.word	0x41e00000
 80051ec:	3feffffe 	.word	0x3feffffe
 80051f0:	2200      	movs	r2, #0
 80051f2:	4b61      	ldr	r3, [pc, #388]	; (8005378 <__ieee754_pow+0x3a8>)
 80051f4:	f7fa ffb8 	bl	8000168 <__aeabi_dsub>
 80051f8:	a355      	add	r3, pc, #340	; (adr r3, 8005350 <__ieee754_pow+0x380>)
 80051fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051fe:	4604      	mov	r4, r0
 8005200:	460d      	mov	r5, r1
 8005202:	f7fb f965 	bl	80004d0 <__aeabi_dmul>
 8005206:	a354      	add	r3, pc, #336	; (adr r3, 8005358 <__ieee754_pow+0x388>)
 8005208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800520c:	4606      	mov	r6, r0
 800520e:	460f      	mov	r7, r1
 8005210:	4620      	mov	r0, r4
 8005212:	4629      	mov	r1, r5
 8005214:	f7fb f95c 	bl	80004d0 <__aeabi_dmul>
 8005218:	2200      	movs	r2, #0
 800521a:	4682      	mov	sl, r0
 800521c:	468b      	mov	fp, r1
 800521e:	4b57      	ldr	r3, [pc, #348]	; (800537c <__ieee754_pow+0x3ac>)
 8005220:	4620      	mov	r0, r4
 8005222:	4629      	mov	r1, r5
 8005224:	f7fb f954 	bl	80004d0 <__aeabi_dmul>
 8005228:	4602      	mov	r2, r0
 800522a:	460b      	mov	r3, r1
 800522c:	a14c      	add	r1, pc, #304	; (adr r1, 8005360 <__ieee754_pow+0x390>)
 800522e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005232:	f7fa ff99 	bl	8000168 <__aeabi_dsub>
 8005236:	4622      	mov	r2, r4
 8005238:	462b      	mov	r3, r5
 800523a:	f7fb f949 	bl	80004d0 <__aeabi_dmul>
 800523e:	4602      	mov	r2, r0
 8005240:	460b      	mov	r3, r1
 8005242:	2000      	movs	r0, #0
 8005244:	494e      	ldr	r1, [pc, #312]	; (8005380 <__ieee754_pow+0x3b0>)
 8005246:	f7fa ff8f 	bl	8000168 <__aeabi_dsub>
 800524a:	4622      	mov	r2, r4
 800524c:	462b      	mov	r3, r5
 800524e:	4680      	mov	r8, r0
 8005250:	4689      	mov	r9, r1
 8005252:	4620      	mov	r0, r4
 8005254:	4629      	mov	r1, r5
 8005256:	f7fb f93b 	bl	80004d0 <__aeabi_dmul>
 800525a:	4602      	mov	r2, r0
 800525c:	460b      	mov	r3, r1
 800525e:	4640      	mov	r0, r8
 8005260:	4649      	mov	r1, r9
 8005262:	f7fb f935 	bl	80004d0 <__aeabi_dmul>
 8005266:	a340      	add	r3, pc, #256	; (adr r3, 8005368 <__ieee754_pow+0x398>)
 8005268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800526c:	f7fb f930 	bl	80004d0 <__aeabi_dmul>
 8005270:	4602      	mov	r2, r0
 8005272:	460b      	mov	r3, r1
 8005274:	4650      	mov	r0, sl
 8005276:	4659      	mov	r1, fp
 8005278:	f7fa ff76 	bl	8000168 <__aeabi_dsub>
 800527c:	4602      	mov	r2, r0
 800527e:	460b      	mov	r3, r1
 8005280:	4604      	mov	r4, r0
 8005282:	460d      	mov	r5, r1
 8005284:	4630      	mov	r0, r6
 8005286:	4639      	mov	r1, r7
 8005288:	f7fa ff70 	bl	800016c <__adddf3>
 800528c:	2000      	movs	r0, #0
 800528e:	468b      	mov	fp, r1
 8005290:	4682      	mov	sl, r0
 8005292:	4632      	mov	r2, r6
 8005294:	463b      	mov	r3, r7
 8005296:	f7fa ff67 	bl	8000168 <__aeabi_dsub>
 800529a:	4602      	mov	r2, r0
 800529c:	460b      	mov	r3, r1
 800529e:	4620      	mov	r0, r4
 80052a0:	4629      	mov	r1, r5
 80052a2:	f7fa ff61 	bl	8000168 <__aeabi_dsub>
 80052a6:	9b00      	ldr	r3, [sp, #0]
 80052a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80052aa:	3b01      	subs	r3, #1
 80052ac:	4313      	orrs	r3, r2
 80052ae:	f04f 0300 	mov.w	r3, #0
 80052b2:	bf0c      	ite	eq
 80052b4:	4c33      	ldreq	r4, [pc, #204]	; (8005384 <__ieee754_pow+0x3b4>)
 80052b6:	4c30      	ldrne	r4, [pc, #192]	; (8005378 <__ieee754_pow+0x3a8>)
 80052b8:	4606      	mov	r6, r0
 80052ba:	e88d 0018 	stmia.w	sp, {r3, r4}
 80052be:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80052c2:	2400      	movs	r4, #0
 80052c4:	460f      	mov	r7, r1
 80052c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052ca:	4622      	mov	r2, r4
 80052cc:	462b      	mov	r3, r5
 80052ce:	f7fa ff4b 	bl	8000168 <__aeabi_dsub>
 80052d2:	4652      	mov	r2, sl
 80052d4:	465b      	mov	r3, fp
 80052d6:	f7fb f8fb 	bl	80004d0 <__aeabi_dmul>
 80052da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80052de:	4680      	mov	r8, r0
 80052e0:	4689      	mov	r9, r1
 80052e2:	4630      	mov	r0, r6
 80052e4:	4639      	mov	r1, r7
 80052e6:	f7fb f8f3 	bl	80004d0 <__aeabi_dmul>
 80052ea:	4602      	mov	r2, r0
 80052ec:	460b      	mov	r3, r1
 80052ee:	4640      	mov	r0, r8
 80052f0:	4649      	mov	r1, r9
 80052f2:	f7fa ff3b 	bl	800016c <__adddf3>
 80052f6:	4622      	mov	r2, r4
 80052f8:	462b      	mov	r3, r5
 80052fa:	4680      	mov	r8, r0
 80052fc:	4689      	mov	r9, r1
 80052fe:	4650      	mov	r0, sl
 8005300:	4659      	mov	r1, fp
 8005302:	f7fb f8e5 	bl	80004d0 <__aeabi_dmul>
 8005306:	4604      	mov	r4, r0
 8005308:	460d      	mov	r5, r1
 800530a:	460b      	mov	r3, r1
 800530c:	4602      	mov	r2, r0
 800530e:	4649      	mov	r1, r9
 8005310:	4640      	mov	r0, r8
 8005312:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005316:	f7fa ff29 	bl	800016c <__adddf3>
 800531a:	4b1b      	ldr	r3, [pc, #108]	; (8005388 <__ieee754_pow+0x3b8>)
 800531c:	4682      	mov	sl, r0
 800531e:	4299      	cmp	r1, r3
 8005320:	460f      	mov	r7, r1
 8005322:	460e      	mov	r6, r1
 8005324:	f340 82da 	ble.w	80058dc <__ieee754_pow+0x90c>
 8005328:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800532c:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8005330:	4303      	orrs	r3, r0
 8005332:	f000 81d5 	beq.w	80056e0 <__ieee754_pow+0x710>
 8005336:	a30e      	add	r3, pc, #56	; (adr r3, 8005370 <__ieee754_pow+0x3a0>)
 8005338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800533c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005340:	f7fb f8c6 	bl	80004d0 <__aeabi_dmul>
 8005344:	a30a      	add	r3, pc, #40	; (adr r3, 8005370 <__ieee754_pow+0x3a0>)
 8005346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800534a:	e6d2      	b.n	80050f2 <__ieee754_pow+0x122>
 800534c:	f3af 8000 	nop.w
 8005350:	60000000 	.word	0x60000000
 8005354:	3ff71547 	.word	0x3ff71547
 8005358:	f85ddf44 	.word	0xf85ddf44
 800535c:	3e54ae0b 	.word	0x3e54ae0b
 8005360:	55555555 	.word	0x55555555
 8005364:	3fd55555 	.word	0x3fd55555
 8005368:	652b82fe 	.word	0x652b82fe
 800536c:	3ff71547 	.word	0x3ff71547
 8005370:	8800759c 	.word	0x8800759c
 8005374:	7e37e43c 	.word	0x7e37e43c
 8005378:	3ff00000 	.word	0x3ff00000
 800537c:	3fd00000 	.word	0x3fd00000
 8005380:	3fe00000 	.word	0x3fe00000
 8005384:	bff00000 	.word	0xbff00000
 8005388:	408fffff 	.word	0x408fffff
 800538c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8005390:	f04f 0200 	mov.w	r2, #0
 8005394:	da05      	bge.n	80053a2 <__ieee754_pow+0x3d2>
 8005396:	4bca      	ldr	r3, [pc, #808]	; (80056c0 <__ieee754_pow+0x6f0>)
 8005398:	f7fb f89a 	bl	80004d0 <__aeabi_dmul>
 800539c:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80053a0:	460c      	mov	r4, r1
 80053a2:	1523      	asrs	r3, r4, #20
 80053a4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80053a8:	4413      	add	r3, r2
 80053aa:	9307      	str	r3, [sp, #28]
 80053ac:	4bc5      	ldr	r3, [pc, #788]	; (80056c4 <__ieee754_pow+0x6f4>)
 80053ae:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80053b2:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80053b6:	429c      	cmp	r4, r3
 80053b8:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80053bc:	dd08      	ble.n	80053d0 <__ieee754_pow+0x400>
 80053be:	4bc2      	ldr	r3, [pc, #776]	; (80056c8 <__ieee754_pow+0x6f8>)
 80053c0:	429c      	cmp	r4, r3
 80053c2:	f340 8154 	ble.w	800566e <__ieee754_pow+0x69e>
 80053c6:	9b07      	ldr	r3, [sp, #28]
 80053c8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80053cc:	3301      	adds	r3, #1
 80053ce:	9307      	str	r3, [sp, #28]
 80053d0:	2600      	movs	r6, #0
 80053d2:	4629      	mov	r1, r5
 80053d4:	00f3      	lsls	r3, r6, #3
 80053d6:	930d      	str	r3, [sp, #52]	; 0x34
 80053d8:	4bbc      	ldr	r3, [pc, #752]	; (80056cc <__ieee754_pow+0x6fc>)
 80053da:	00f2      	lsls	r2, r6, #3
 80053dc:	4413      	add	r3, r2
 80053de:	cb18      	ldmia	r3, {r3, r4}
 80053e0:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 80053e4:	461a      	mov	r2, r3
 80053e6:	4623      	mov	r3, r4
 80053e8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80053ec:	f7fa febc 	bl	8000168 <__aeabi_dsub>
 80053f0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80053f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80053f8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80053fc:	f7fa feb6 	bl	800016c <__adddf3>
 8005400:	4602      	mov	r2, r0
 8005402:	460b      	mov	r3, r1
 8005404:	2000      	movs	r0, #0
 8005406:	49b2      	ldr	r1, [pc, #712]	; (80056d0 <__ieee754_pow+0x700>)
 8005408:	f7fb f98c 	bl	8000724 <__aeabi_ddiv>
 800540c:	4602      	mov	r2, r0
 800540e:	460b      	mov	r3, r1
 8005410:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005414:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005418:	f7fb f85a 	bl	80004d0 <__aeabi_dmul>
 800541c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005420:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8005424:	f04f 0a00 	mov.w	sl, #0
 8005428:	2200      	movs	r2, #0
 800542a:	106d      	asrs	r5, r5, #1
 800542c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8005430:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8005434:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8005438:	4659      	mov	r1, fp
 800543a:	4650      	mov	r0, sl
 800543c:	4614      	mov	r4, r2
 800543e:	461d      	mov	r5, r3
 8005440:	f7fb f846 	bl	80004d0 <__aeabi_dmul>
 8005444:	4602      	mov	r2, r0
 8005446:	460b      	mov	r3, r1
 8005448:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800544c:	f7fa fe8c 	bl	8000168 <__aeabi_dsub>
 8005450:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005454:	4606      	mov	r6, r0
 8005456:	460f      	mov	r7, r1
 8005458:	4620      	mov	r0, r4
 800545a:	4629      	mov	r1, r5
 800545c:	f7fa fe84 	bl	8000168 <__aeabi_dsub>
 8005460:	4602      	mov	r2, r0
 8005462:	460b      	mov	r3, r1
 8005464:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005468:	f7fa fe7e 	bl	8000168 <__aeabi_dsub>
 800546c:	465b      	mov	r3, fp
 800546e:	4652      	mov	r2, sl
 8005470:	f7fb f82e 	bl	80004d0 <__aeabi_dmul>
 8005474:	4602      	mov	r2, r0
 8005476:	460b      	mov	r3, r1
 8005478:	4630      	mov	r0, r6
 800547a:	4639      	mov	r1, r7
 800547c:	f7fa fe74 	bl	8000168 <__aeabi_dsub>
 8005480:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005484:	f7fb f824 	bl	80004d0 <__aeabi_dmul>
 8005488:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800548c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005490:	4610      	mov	r0, r2
 8005492:	4619      	mov	r1, r3
 8005494:	f7fb f81c 	bl	80004d0 <__aeabi_dmul>
 8005498:	a377      	add	r3, pc, #476	; (adr r3, 8005678 <__ieee754_pow+0x6a8>)
 800549a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800549e:	4604      	mov	r4, r0
 80054a0:	460d      	mov	r5, r1
 80054a2:	f7fb f815 	bl	80004d0 <__aeabi_dmul>
 80054a6:	a376      	add	r3, pc, #472	; (adr r3, 8005680 <__ieee754_pow+0x6b0>)
 80054a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ac:	f7fa fe5e 	bl	800016c <__adddf3>
 80054b0:	4622      	mov	r2, r4
 80054b2:	462b      	mov	r3, r5
 80054b4:	f7fb f80c 	bl	80004d0 <__aeabi_dmul>
 80054b8:	a373      	add	r3, pc, #460	; (adr r3, 8005688 <__ieee754_pow+0x6b8>)
 80054ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054be:	f7fa fe55 	bl	800016c <__adddf3>
 80054c2:	4622      	mov	r2, r4
 80054c4:	462b      	mov	r3, r5
 80054c6:	f7fb f803 	bl	80004d0 <__aeabi_dmul>
 80054ca:	a371      	add	r3, pc, #452	; (adr r3, 8005690 <__ieee754_pow+0x6c0>)
 80054cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054d0:	f7fa fe4c 	bl	800016c <__adddf3>
 80054d4:	4622      	mov	r2, r4
 80054d6:	462b      	mov	r3, r5
 80054d8:	f7fa fffa 	bl	80004d0 <__aeabi_dmul>
 80054dc:	a36e      	add	r3, pc, #440	; (adr r3, 8005698 <__ieee754_pow+0x6c8>)
 80054de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e2:	f7fa fe43 	bl	800016c <__adddf3>
 80054e6:	4622      	mov	r2, r4
 80054e8:	462b      	mov	r3, r5
 80054ea:	f7fa fff1 	bl	80004d0 <__aeabi_dmul>
 80054ee:	a36c      	add	r3, pc, #432	; (adr r3, 80056a0 <__ieee754_pow+0x6d0>)
 80054f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f4:	f7fa fe3a 	bl	800016c <__adddf3>
 80054f8:	4622      	mov	r2, r4
 80054fa:	4606      	mov	r6, r0
 80054fc:	460f      	mov	r7, r1
 80054fe:	462b      	mov	r3, r5
 8005500:	4620      	mov	r0, r4
 8005502:	4629      	mov	r1, r5
 8005504:	f7fa ffe4 	bl	80004d0 <__aeabi_dmul>
 8005508:	4602      	mov	r2, r0
 800550a:	460b      	mov	r3, r1
 800550c:	4630      	mov	r0, r6
 800550e:	4639      	mov	r1, r7
 8005510:	f7fa ffde 	bl	80004d0 <__aeabi_dmul>
 8005514:	4604      	mov	r4, r0
 8005516:	460d      	mov	r5, r1
 8005518:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800551c:	465b      	mov	r3, fp
 800551e:	4652      	mov	r2, sl
 8005520:	f7fa fe24 	bl	800016c <__adddf3>
 8005524:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005528:	f7fa ffd2 	bl	80004d0 <__aeabi_dmul>
 800552c:	4622      	mov	r2, r4
 800552e:	462b      	mov	r3, r5
 8005530:	f7fa fe1c 	bl	800016c <__adddf3>
 8005534:	465b      	mov	r3, fp
 8005536:	4606      	mov	r6, r0
 8005538:	460f      	mov	r7, r1
 800553a:	4652      	mov	r2, sl
 800553c:	4659      	mov	r1, fp
 800553e:	4650      	mov	r0, sl
 8005540:	f7fa ffc6 	bl	80004d0 <__aeabi_dmul>
 8005544:	2200      	movs	r2, #0
 8005546:	4b63      	ldr	r3, [pc, #396]	; (80056d4 <__ieee754_pow+0x704>)
 8005548:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800554c:	f7fa fe0e 	bl	800016c <__adddf3>
 8005550:	4632      	mov	r2, r6
 8005552:	463b      	mov	r3, r7
 8005554:	f7fa fe0a 	bl	800016c <__adddf3>
 8005558:	4650      	mov	r0, sl
 800555a:	460d      	mov	r5, r1
 800555c:	4602      	mov	r2, r0
 800555e:	460b      	mov	r3, r1
 8005560:	4650      	mov	r0, sl
 8005562:	4659      	mov	r1, fp
 8005564:	f7fa ffb4 	bl	80004d0 <__aeabi_dmul>
 8005568:	2200      	movs	r2, #0
 800556a:	4680      	mov	r8, r0
 800556c:	4689      	mov	r9, r1
 800556e:	4b59      	ldr	r3, [pc, #356]	; (80056d4 <__ieee754_pow+0x704>)
 8005570:	4629      	mov	r1, r5
 8005572:	4650      	mov	r0, sl
 8005574:	f7fa fdf8 	bl	8000168 <__aeabi_dsub>
 8005578:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800557c:	f7fa fdf4 	bl	8000168 <__aeabi_dsub>
 8005580:	4602      	mov	r2, r0
 8005582:	460b      	mov	r3, r1
 8005584:	4630      	mov	r0, r6
 8005586:	4639      	mov	r1, r7
 8005588:	f7fa fdee 	bl	8000168 <__aeabi_dsub>
 800558c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005590:	f7fa ff9e 	bl	80004d0 <__aeabi_dmul>
 8005594:	462b      	mov	r3, r5
 8005596:	4606      	mov	r6, r0
 8005598:	460f      	mov	r7, r1
 800559a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800559e:	4652      	mov	r2, sl
 80055a0:	f7fa ff96 	bl	80004d0 <__aeabi_dmul>
 80055a4:	4602      	mov	r2, r0
 80055a6:	460b      	mov	r3, r1
 80055a8:	4630      	mov	r0, r6
 80055aa:	4639      	mov	r1, r7
 80055ac:	f7fa fdde 	bl	800016c <__adddf3>
 80055b0:	4606      	mov	r6, r0
 80055b2:	460f      	mov	r7, r1
 80055b4:	4602      	mov	r2, r0
 80055b6:	460b      	mov	r3, r1
 80055b8:	4640      	mov	r0, r8
 80055ba:	4649      	mov	r1, r9
 80055bc:	f7fa fdd6 	bl	800016c <__adddf3>
 80055c0:	a339      	add	r3, pc, #228	; (adr r3, 80056a8 <__ieee754_pow+0x6d8>)
 80055c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c6:	4650      	mov	r0, sl
 80055c8:	460d      	mov	r5, r1
 80055ca:	f7fa ff81 	bl	80004d0 <__aeabi_dmul>
 80055ce:	4642      	mov	r2, r8
 80055d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80055d4:	464b      	mov	r3, r9
 80055d6:	4629      	mov	r1, r5
 80055d8:	4650      	mov	r0, sl
 80055da:	f7fa fdc5 	bl	8000168 <__aeabi_dsub>
 80055de:	4602      	mov	r2, r0
 80055e0:	460b      	mov	r3, r1
 80055e2:	4630      	mov	r0, r6
 80055e4:	4639      	mov	r1, r7
 80055e6:	f7fa fdbf 	bl	8000168 <__aeabi_dsub>
 80055ea:	a331      	add	r3, pc, #196	; (adr r3, 80056b0 <__ieee754_pow+0x6e0>)
 80055ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f0:	f7fa ff6e 	bl	80004d0 <__aeabi_dmul>
 80055f4:	a330      	add	r3, pc, #192	; (adr r3, 80056b8 <__ieee754_pow+0x6e8>)
 80055f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055fa:	4606      	mov	r6, r0
 80055fc:	460f      	mov	r7, r1
 80055fe:	4650      	mov	r0, sl
 8005600:	4629      	mov	r1, r5
 8005602:	f7fa ff65 	bl	80004d0 <__aeabi_dmul>
 8005606:	4602      	mov	r2, r0
 8005608:	460b      	mov	r3, r1
 800560a:	4630      	mov	r0, r6
 800560c:	4639      	mov	r1, r7
 800560e:	f7fa fdad 	bl	800016c <__adddf3>
 8005612:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005614:	4b30      	ldr	r3, [pc, #192]	; (80056d8 <__ieee754_pow+0x708>)
 8005616:	4413      	add	r3, r2
 8005618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800561c:	f7fa fda6 	bl	800016c <__adddf3>
 8005620:	4604      	mov	r4, r0
 8005622:	9807      	ldr	r0, [sp, #28]
 8005624:	460d      	mov	r5, r1
 8005626:	f7fa feed 	bl	8000404 <__aeabi_i2d>
 800562a:	4606      	mov	r6, r0
 800562c:	460f      	mov	r7, r1
 800562e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005630:	4b2a      	ldr	r3, [pc, #168]	; (80056dc <__ieee754_pow+0x70c>)
 8005632:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005636:	4413      	add	r3, r2
 8005638:	e9d3 8900 	ldrd	r8, r9, [r3]
 800563c:	4622      	mov	r2, r4
 800563e:	462b      	mov	r3, r5
 8005640:	f7fa fd94 	bl	800016c <__adddf3>
 8005644:	4642      	mov	r2, r8
 8005646:	464b      	mov	r3, r9
 8005648:	f7fa fd90 	bl	800016c <__adddf3>
 800564c:	4632      	mov	r2, r6
 800564e:	463b      	mov	r3, r7
 8005650:	f7fa fd8c 	bl	800016c <__adddf3>
 8005654:	4632      	mov	r2, r6
 8005656:	463b      	mov	r3, r7
 8005658:	4650      	mov	r0, sl
 800565a:	468b      	mov	fp, r1
 800565c:	f7fa fd84 	bl	8000168 <__aeabi_dsub>
 8005660:	4642      	mov	r2, r8
 8005662:	464b      	mov	r3, r9
 8005664:	f7fa fd80 	bl	8000168 <__aeabi_dsub>
 8005668:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800566c:	e613      	b.n	8005296 <__ieee754_pow+0x2c6>
 800566e:	2601      	movs	r6, #1
 8005670:	e6af      	b.n	80053d2 <__ieee754_pow+0x402>
 8005672:	bf00      	nop
 8005674:	f3af 8000 	nop.w
 8005678:	4a454eef 	.word	0x4a454eef
 800567c:	3fca7e28 	.word	0x3fca7e28
 8005680:	93c9db65 	.word	0x93c9db65
 8005684:	3fcd864a 	.word	0x3fcd864a
 8005688:	a91d4101 	.word	0xa91d4101
 800568c:	3fd17460 	.word	0x3fd17460
 8005690:	518f264d 	.word	0x518f264d
 8005694:	3fd55555 	.word	0x3fd55555
 8005698:	db6fabff 	.word	0xdb6fabff
 800569c:	3fdb6db6 	.word	0x3fdb6db6
 80056a0:	33333303 	.word	0x33333303
 80056a4:	3fe33333 	.word	0x3fe33333
 80056a8:	e0000000 	.word	0xe0000000
 80056ac:	3feec709 	.word	0x3feec709
 80056b0:	dc3a03fd 	.word	0xdc3a03fd
 80056b4:	3feec709 	.word	0x3feec709
 80056b8:	145b01f5 	.word	0x145b01f5
 80056bc:	be3e2fe0 	.word	0xbe3e2fe0
 80056c0:	43400000 	.word	0x43400000
 80056c4:	0003988e 	.word	0x0003988e
 80056c8:	000bb679 	.word	0x000bb679
 80056cc:	08006d38 	.word	0x08006d38
 80056d0:	3ff00000 	.word	0x3ff00000
 80056d4:	40080000 	.word	0x40080000
 80056d8:	08006d58 	.word	0x08006d58
 80056dc:	08006d48 	.word	0x08006d48
 80056e0:	a39b      	add	r3, pc, #620	; (adr r3, 8005950 <__ieee754_pow+0x980>)
 80056e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e6:	4640      	mov	r0, r8
 80056e8:	4649      	mov	r1, r9
 80056ea:	f7fa fd3f 	bl	800016c <__adddf3>
 80056ee:	4622      	mov	r2, r4
 80056f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80056f4:	462b      	mov	r3, r5
 80056f6:	4650      	mov	r0, sl
 80056f8:	4639      	mov	r1, r7
 80056fa:	f7fa fd35 	bl	8000168 <__aeabi_dsub>
 80056fe:	4602      	mov	r2, r0
 8005700:	460b      	mov	r3, r1
 8005702:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005706:	f7fb f973 	bl	80009f0 <__aeabi_dcmpgt>
 800570a:	2800      	cmp	r0, #0
 800570c:	f47f ae13 	bne.w	8005336 <__ieee754_pow+0x366>
 8005710:	4aa3      	ldr	r2, [pc, #652]	; (80059a0 <__ieee754_pow+0x9d0>)
 8005712:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8005716:	4293      	cmp	r3, r2
 8005718:	f340 8104 	ble.w	8005924 <__ieee754_pow+0x954>
 800571c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8005720:	2000      	movs	r0, #0
 8005722:	151b      	asrs	r3, r3, #20
 8005724:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8005728:	fa4a f303 	asr.w	r3, sl, r3
 800572c:	4433      	add	r3, r6
 800572e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8005732:	4f9c      	ldr	r7, [pc, #624]	; (80059a4 <__ieee754_pow+0x9d4>)
 8005734:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8005738:	4117      	asrs	r7, r2
 800573a:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800573e:	ea23 0107 	bic.w	r1, r3, r7
 8005742:	f1c2 0214 	rsb	r2, r2, #20
 8005746:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800574a:	fa4a fa02 	asr.w	sl, sl, r2
 800574e:	2e00      	cmp	r6, #0
 8005750:	4602      	mov	r2, r0
 8005752:	460b      	mov	r3, r1
 8005754:	4620      	mov	r0, r4
 8005756:	4629      	mov	r1, r5
 8005758:	bfb8      	it	lt
 800575a:	f1ca 0a00 	rsblt	sl, sl, #0
 800575e:	f7fa fd03 	bl	8000168 <__aeabi_dsub>
 8005762:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005766:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800576a:	4642      	mov	r2, r8
 800576c:	464b      	mov	r3, r9
 800576e:	f7fa fcfd 	bl	800016c <__adddf3>
 8005772:	a379      	add	r3, pc, #484	; (adr r3, 8005958 <__ieee754_pow+0x988>)
 8005774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005778:	2000      	movs	r0, #0
 800577a:	460d      	mov	r5, r1
 800577c:	4604      	mov	r4, r0
 800577e:	f7fa fea7 	bl	80004d0 <__aeabi_dmul>
 8005782:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005786:	4606      	mov	r6, r0
 8005788:	460f      	mov	r7, r1
 800578a:	4620      	mov	r0, r4
 800578c:	4629      	mov	r1, r5
 800578e:	f7fa fceb 	bl	8000168 <__aeabi_dsub>
 8005792:	4602      	mov	r2, r0
 8005794:	460b      	mov	r3, r1
 8005796:	4640      	mov	r0, r8
 8005798:	4649      	mov	r1, r9
 800579a:	f7fa fce5 	bl	8000168 <__aeabi_dsub>
 800579e:	a370      	add	r3, pc, #448	; (adr r3, 8005960 <__ieee754_pow+0x990>)
 80057a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057a4:	f7fa fe94 	bl	80004d0 <__aeabi_dmul>
 80057a8:	a36f      	add	r3, pc, #444	; (adr r3, 8005968 <__ieee754_pow+0x998>)
 80057aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ae:	4680      	mov	r8, r0
 80057b0:	4689      	mov	r9, r1
 80057b2:	4620      	mov	r0, r4
 80057b4:	4629      	mov	r1, r5
 80057b6:	f7fa fe8b 	bl	80004d0 <__aeabi_dmul>
 80057ba:	4602      	mov	r2, r0
 80057bc:	460b      	mov	r3, r1
 80057be:	4640      	mov	r0, r8
 80057c0:	4649      	mov	r1, r9
 80057c2:	f7fa fcd3 	bl	800016c <__adddf3>
 80057c6:	4604      	mov	r4, r0
 80057c8:	460d      	mov	r5, r1
 80057ca:	4602      	mov	r2, r0
 80057cc:	460b      	mov	r3, r1
 80057ce:	4630      	mov	r0, r6
 80057d0:	4639      	mov	r1, r7
 80057d2:	f7fa fccb 	bl	800016c <__adddf3>
 80057d6:	4632      	mov	r2, r6
 80057d8:	463b      	mov	r3, r7
 80057da:	4680      	mov	r8, r0
 80057dc:	4689      	mov	r9, r1
 80057de:	f7fa fcc3 	bl	8000168 <__aeabi_dsub>
 80057e2:	4602      	mov	r2, r0
 80057e4:	460b      	mov	r3, r1
 80057e6:	4620      	mov	r0, r4
 80057e8:	4629      	mov	r1, r5
 80057ea:	f7fa fcbd 	bl	8000168 <__aeabi_dsub>
 80057ee:	4642      	mov	r2, r8
 80057f0:	4606      	mov	r6, r0
 80057f2:	460f      	mov	r7, r1
 80057f4:	464b      	mov	r3, r9
 80057f6:	4640      	mov	r0, r8
 80057f8:	4649      	mov	r1, r9
 80057fa:	f7fa fe69 	bl	80004d0 <__aeabi_dmul>
 80057fe:	a35c      	add	r3, pc, #368	; (adr r3, 8005970 <__ieee754_pow+0x9a0>)
 8005800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005804:	4604      	mov	r4, r0
 8005806:	460d      	mov	r5, r1
 8005808:	f7fa fe62 	bl	80004d0 <__aeabi_dmul>
 800580c:	a35a      	add	r3, pc, #360	; (adr r3, 8005978 <__ieee754_pow+0x9a8>)
 800580e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005812:	f7fa fca9 	bl	8000168 <__aeabi_dsub>
 8005816:	4622      	mov	r2, r4
 8005818:	462b      	mov	r3, r5
 800581a:	f7fa fe59 	bl	80004d0 <__aeabi_dmul>
 800581e:	a358      	add	r3, pc, #352	; (adr r3, 8005980 <__ieee754_pow+0x9b0>)
 8005820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005824:	f7fa fca2 	bl	800016c <__adddf3>
 8005828:	4622      	mov	r2, r4
 800582a:	462b      	mov	r3, r5
 800582c:	f7fa fe50 	bl	80004d0 <__aeabi_dmul>
 8005830:	a355      	add	r3, pc, #340	; (adr r3, 8005988 <__ieee754_pow+0x9b8>)
 8005832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005836:	f7fa fc97 	bl	8000168 <__aeabi_dsub>
 800583a:	4622      	mov	r2, r4
 800583c:	462b      	mov	r3, r5
 800583e:	f7fa fe47 	bl	80004d0 <__aeabi_dmul>
 8005842:	a353      	add	r3, pc, #332	; (adr r3, 8005990 <__ieee754_pow+0x9c0>)
 8005844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005848:	f7fa fc90 	bl	800016c <__adddf3>
 800584c:	4622      	mov	r2, r4
 800584e:	462b      	mov	r3, r5
 8005850:	f7fa fe3e 	bl	80004d0 <__aeabi_dmul>
 8005854:	4602      	mov	r2, r0
 8005856:	460b      	mov	r3, r1
 8005858:	4640      	mov	r0, r8
 800585a:	4649      	mov	r1, r9
 800585c:	f7fa fc84 	bl	8000168 <__aeabi_dsub>
 8005860:	4604      	mov	r4, r0
 8005862:	460d      	mov	r5, r1
 8005864:	4602      	mov	r2, r0
 8005866:	460b      	mov	r3, r1
 8005868:	4640      	mov	r0, r8
 800586a:	4649      	mov	r1, r9
 800586c:	f7fa fe30 	bl	80004d0 <__aeabi_dmul>
 8005870:	2200      	movs	r2, #0
 8005872:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005876:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800587a:	4620      	mov	r0, r4
 800587c:	4629      	mov	r1, r5
 800587e:	f7fa fc73 	bl	8000168 <__aeabi_dsub>
 8005882:	4602      	mov	r2, r0
 8005884:	460b      	mov	r3, r1
 8005886:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800588a:	f7fa ff4b 	bl	8000724 <__aeabi_ddiv>
 800588e:	4632      	mov	r2, r6
 8005890:	4604      	mov	r4, r0
 8005892:	460d      	mov	r5, r1
 8005894:	463b      	mov	r3, r7
 8005896:	4640      	mov	r0, r8
 8005898:	4649      	mov	r1, r9
 800589a:	f7fa fe19 	bl	80004d0 <__aeabi_dmul>
 800589e:	4632      	mov	r2, r6
 80058a0:	463b      	mov	r3, r7
 80058a2:	f7fa fc63 	bl	800016c <__adddf3>
 80058a6:	4602      	mov	r2, r0
 80058a8:	460b      	mov	r3, r1
 80058aa:	4620      	mov	r0, r4
 80058ac:	4629      	mov	r1, r5
 80058ae:	f7fa fc5b 	bl	8000168 <__aeabi_dsub>
 80058b2:	4642      	mov	r2, r8
 80058b4:	464b      	mov	r3, r9
 80058b6:	f7fa fc57 	bl	8000168 <__aeabi_dsub>
 80058ba:	4602      	mov	r2, r0
 80058bc:	460b      	mov	r3, r1
 80058be:	2000      	movs	r0, #0
 80058c0:	4939      	ldr	r1, [pc, #228]	; (80059a8 <__ieee754_pow+0x9d8>)
 80058c2:	f7fa fc51 	bl	8000168 <__aeabi_dsub>
 80058c6:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80058ca:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80058ce:	da2c      	bge.n	800592a <__ieee754_pow+0x95a>
 80058d0:	4652      	mov	r2, sl
 80058d2:	f000 f9b5 	bl	8005c40 <scalbn>
 80058d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058da:	e40a      	b.n	80050f2 <__ieee754_pow+0x122>
 80058dc:	4b33      	ldr	r3, [pc, #204]	; (80059ac <__ieee754_pow+0x9dc>)
 80058de:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 80058e2:	429f      	cmp	r7, r3
 80058e4:	f77f af14 	ble.w	8005710 <__ieee754_pow+0x740>
 80058e8:	4b31      	ldr	r3, [pc, #196]	; (80059b0 <__ieee754_pow+0x9e0>)
 80058ea:	440b      	add	r3, r1
 80058ec:	4303      	orrs	r3, r0
 80058ee:	d00b      	beq.n	8005908 <__ieee754_pow+0x938>
 80058f0:	a329      	add	r3, pc, #164	; (adr r3, 8005998 <__ieee754_pow+0x9c8>)
 80058f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80058fa:	f7fa fde9 	bl	80004d0 <__aeabi_dmul>
 80058fe:	a326      	add	r3, pc, #152	; (adr r3, 8005998 <__ieee754_pow+0x9c8>)
 8005900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005904:	f7ff bbf5 	b.w	80050f2 <__ieee754_pow+0x122>
 8005908:	4622      	mov	r2, r4
 800590a:	462b      	mov	r3, r5
 800590c:	f7fa fc2c 	bl	8000168 <__aeabi_dsub>
 8005910:	4602      	mov	r2, r0
 8005912:	460b      	mov	r3, r1
 8005914:	4640      	mov	r0, r8
 8005916:	4649      	mov	r1, r9
 8005918:	f7fb f856 	bl	80009c8 <__aeabi_dcmple>
 800591c:	2800      	cmp	r0, #0
 800591e:	f43f aef7 	beq.w	8005710 <__ieee754_pow+0x740>
 8005922:	e7e5      	b.n	80058f0 <__ieee754_pow+0x920>
 8005924:	f04f 0a00 	mov.w	sl, #0
 8005928:	e71d      	b.n	8005766 <__ieee754_pow+0x796>
 800592a:	4621      	mov	r1, r4
 800592c:	e7d3      	b.n	80058d6 <__ieee754_pow+0x906>
 800592e:	2000      	movs	r0, #0
 8005930:	491d      	ldr	r1, [pc, #116]	; (80059a8 <__ieee754_pow+0x9d8>)
 8005932:	f7ff bbac 	b.w	800508e <__ieee754_pow+0xbe>
 8005936:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800593a:	f7ff bba8 	b.w	800508e <__ieee754_pow+0xbe>
 800593e:	4638      	mov	r0, r7
 8005940:	4641      	mov	r1, r8
 8005942:	f7ff bba4 	b.w	800508e <__ieee754_pow+0xbe>
 8005946:	9200      	str	r2, [sp, #0]
 8005948:	f7ff bbb4 	b.w	80050b4 <__ieee754_pow+0xe4>
 800594c:	f3af 8000 	nop.w
 8005950:	652b82fe 	.word	0x652b82fe
 8005954:	3c971547 	.word	0x3c971547
 8005958:	00000000 	.word	0x00000000
 800595c:	3fe62e43 	.word	0x3fe62e43
 8005960:	fefa39ef 	.word	0xfefa39ef
 8005964:	3fe62e42 	.word	0x3fe62e42
 8005968:	0ca86c39 	.word	0x0ca86c39
 800596c:	be205c61 	.word	0xbe205c61
 8005970:	72bea4d0 	.word	0x72bea4d0
 8005974:	3e663769 	.word	0x3e663769
 8005978:	c5d26bf1 	.word	0xc5d26bf1
 800597c:	3ebbbd41 	.word	0x3ebbbd41
 8005980:	af25de2c 	.word	0xaf25de2c
 8005984:	3f11566a 	.word	0x3f11566a
 8005988:	16bebd93 	.word	0x16bebd93
 800598c:	3f66c16c 	.word	0x3f66c16c
 8005990:	5555553e 	.word	0x5555553e
 8005994:	3fc55555 	.word	0x3fc55555
 8005998:	c2f8f359 	.word	0xc2f8f359
 800599c:	01a56e1f 	.word	0x01a56e1f
 80059a0:	3fe00000 	.word	0x3fe00000
 80059a4:	000fffff 	.word	0x000fffff
 80059a8:	3ff00000 	.word	0x3ff00000
 80059ac:	4090cbff 	.word	0x4090cbff
 80059b0:	3f6f3400 	.word	0x3f6f3400

080059b4 <__ieee754_sqrt>:
 80059b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059b8:	f8df e14c 	ldr.w	lr, [pc, #332]	; 8005b08 <__ieee754_sqrt+0x154>
 80059bc:	4606      	mov	r6, r0
 80059be:	ea3e 0e01 	bics.w	lr, lr, r1
 80059c2:	460d      	mov	r5, r1
 80059c4:	4607      	mov	r7, r0
 80059c6:	460a      	mov	r2, r1
 80059c8:	460c      	mov	r4, r1
 80059ca:	4603      	mov	r3, r0
 80059cc:	d10f      	bne.n	80059ee <__ieee754_sqrt+0x3a>
 80059ce:	4602      	mov	r2, r0
 80059d0:	460b      	mov	r3, r1
 80059d2:	f7fa fd7d 	bl	80004d0 <__aeabi_dmul>
 80059d6:	4602      	mov	r2, r0
 80059d8:	460b      	mov	r3, r1
 80059da:	4630      	mov	r0, r6
 80059dc:	4629      	mov	r1, r5
 80059de:	f7fa fbc5 	bl	800016c <__adddf3>
 80059e2:	4606      	mov	r6, r0
 80059e4:	460d      	mov	r5, r1
 80059e6:	4630      	mov	r0, r6
 80059e8:	4629      	mov	r1, r5
 80059ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059ee:	2900      	cmp	r1, #0
 80059f0:	dc0e      	bgt.n	8005a10 <__ieee754_sqrt+0x5c>
 80059f2:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
 80059f6:	ea5e 0707 	orrs.w	r7, lr, r7
 80059fa:	d0f4      	beq.n	80059e6 <__ieee754_sqrt+0x32>
 80059fc:	b141      	cbz	r1, 8005a10 <__ieee754_sqrt+0x5c>
 80059fe:	4602      	mov	r2, r0
 8005a00:	460b      	mov	r3, r1
 8005a02:	f7fa fbb1 	bl	8000168 <__aeabi_dsub>
 8005a06:	4602      	mov	r2, r0
 8005a08:	460b      	mov	r3, r1
 8005a0a:	f7fa fe8b 	bl	8000724 <__aeabi_ddiv>
 8005a0e:	e7e8      	b.n	80059e2 <__ieee754_sqrt+0x2e>
 8005a10:	1512      	asrs	r2, r2, #20
 8005a12:	d10c      	bne.n	8005a2e <__ieee754_sqrt+0x7a>
 8005a14:	2c00      	cmp	r4, #0
 8005a16:	d06e      	beq.n	8005af6 <__ieee754_sqrt+0x142>
 8005a18:	2100      	movs	r1, #0
 8005a1a:	02e6      	lsls	r6, r4, #11
 8005a1c:	d56f      	bpl.n	8005afe <__ieee754_sqrt+0x14a>
 8005a1e:	1e48      	subs	r0, r1, #1
 8005a20:	1a12      	subs	r2, r2, r0
 8005a22:	f1c1 0020 	rsb	r0, r1, #32
 8005a26:	fa23 f000 	lsr.w	r0, r3, r0
 8005a2a:	4304      	orrs	r4, r0
 8005a2c:	408b      	lsls	r3, r1
 8005a2e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8005a32:	07d5      	lsls	r5, r2, #31
 8005a34:	f04f 0500 	mov.w	r5, #0
 8005a38:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005a3c:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8005a40:	bf42      	ittt	mi
 8005a42:	0064      	lslmi	r4, r4, #1
 8005a44:	eb04 74d3 	addmi.w	r4, r4, r3, lsr #31
 8005a48:	005b      	lslmi	r3, r3, #1
 8005a4a:	eb04 71d3 	add.w	r1, r4, r3, lsr #31
 8005a4e:	1050      	asrs	r0, r2, #1
 8005a50:	4421      	add	r1, r4
 8005a52:	2216      	movs	r2, #22
 8005a54:	462c      	mov	r4, r5
 8005a56:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8005a5a:	005b      	lsls	r3, r3, #1
 8005a5c:	19a7      	adds	r7, r4, r6
 8005a5e:	428f      	cmp	r7, r1
 8005a60:	bfde      	ittt	le
 8005a62:	1bc9      	suble	r1, r1, r7
 8005a64:	19bc      	addle	r4, r7, r6
 8005a66:	19ad      	addle	r5, r5, r6
 8005a68:	0049      	lsls	r1, r1, #1
 8005a6a:	3a01      	subs	r2, #1
 8005a6c:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8005a70:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005a74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005a78:	d1f0      	bne.n	8005a5c <__ieee754_sqrt+0xa8>
 8005a7a:	f04f 0e20 	mov.w	lr, #32
 8005a7e:	4694      	mov	ip, r2
 8005a80:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8005a84:	42a1      	cmp	r1, r4
 8005a86:	eb06 070c 	add.w	r7, r6, ip
 8005a8a:	dc02      	bgt.n	8005a92 <__ieee754_sqrt+0xde>
 8005a8c:	d112      	bne.n	8005ab4 <__ieee754_sqrt+0x100>
 8005a8e:	429f      	cmp	r7, r3
 8005a90:	d810      	bhi.n	8005ab4 <__ieee754_sqrt+0x100>
 8005a92:	2f00      	cmp	r7, #0
 8005a94:	eb07 0c06 	add.w	ip, r7, r6
 8005a98:	da34      	bge.n	8005b04 <__ieee754_sqrt+0x150>
 8005a9a:	f1bc 0f00 	cmp.w	ip, #0
 8005a9e:	db31      	blt.n	8005b04 <__ieee754_sqrt+0x150>
 8005aa0:	f104 0801 	add.w	r8, r4, #1
 8005aa4:	1b09      	subs	r1, r1, r4
 8005aa6:	4644      	mov	r4, r8
 8005aa8:	429f      	cmp	r7, r3
 8005aaa:	bf88      	it	hi
 8005aac:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8005ab0:	1bdb      	subs	r3, r3, r7
 8005ab2:	4432      	add	r2, r6
 8005ab4:	eb01 77d3 	add.w	r7, r1, r3, lsr #31
 8005ab8:	f1be 0e01 	subs.w	lr, lr, #1
 8005abc:	4439      	add	r1, r7
 8005abe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005ac2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005ac6:	d1dd      	bne.n	8005a84 <__ieee754_sqrt+0xd0>
 8005ac8:	430b      	orrs	r3, r1
 8005aca:	d006      	beq.n	8005ada <__ieee754_sqrt+0x126>
 8005acc:	1c54      	adds	r4, r2, #1
 8005ace:	bf0b      	itete	eq
 8005ad0:	4672      	moveq	r2, lr
 8005ad2:	3201      	addne	r2, #1
 8005ad4:	3501      	addeq	r5, #1
 8005ad6:	f022 0201 	bicne.w	r2, r2, #1
 8005ada:	106b      	asrs	r3, r5, #1
 8005adc:	0852      	lsrs	r2, r2, #1
 8005ade:	07e9      	lsls	r1, r5, #31
 8005ae0:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8005ae4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8005ae8:	bf48      	it	mi
 8005aea:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8005aee:	eb03 5500 	add.w	r5, r3, r0, lsl #20
 8005af2:	4616      	mov	r6, r2
 8005af4:	e777      	b.n	80059e6 <__ieee754_sqrt+0x32>
 8005af6:	0adc      	lsrs	r4, r3, #11
 8005af8:	3a15      	subs	r2, #21
 8005afa:	055b      	lsls	r3, r3, #21
 8005afc:	e78a      	b.n	8005a14 <__ieee754_sqrt+0x60>
 8005afe:	0064      	lsls	r4, r4, #1
 8005b00:	3101      	adds	r1, #1
 8005b02:	e78a      	b.n	8005a1a <__ieee754_sqrt+0x66>
 8005b04:	46a0      	mov	r8, r4
 8005b06:	e7cd      	b.n	8005aa4 <__ieee754_sqrt+0xf0>
 8005b08:	7ff00000 	.word	0x7ff00000

08005b0c <fabs>:
 8005b0c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005b10:	4770      	bx	lr

08005b12 <finite>:
 8005b12:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8005b16:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 8005b1a:	0fc0      	lsrs	r0, r0, #31
 8005b1c:	4770      	bx	lr

08005b1e <matherr>:
 8005b1e:	2000      	movs	r0, #0
 8005b20:	4770      	bx	lr
	...

08005b24 <nan>:
 8005b24:	2000      	movs	r0, #0
 8005b26:	4901      	ldr	r1, [pc, #4]	; (8005b2c <nan+0x8>)
 8005b28:	4770      	bx	lr
 8005b2a:	bf00      	nop
 8005b2c:	7ff80000 	.word	0x7ff80000

08005b30 <rint>:
 8005b30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b32:	f3c1 5e0a 	ubfx	lr, r1, #20, #11
 8005b36:	f2ae 37ff 	subw	r7, lr, #1023	; 0x3ff
 8005b3a:	2f13      	cmp	r7, #19
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	460b      	mov	r3, r1
 8005b40:	4684      	mov	ip, r0
 8005b42:	460c      	mov	r4, r1
 8005b44:	4605      	mov	r5, r0
 8005b46:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 8005b4a:	dc56      	bgt.n	8005bfa <rint+0xca>
 8005b4c:	2f00      	cmp	r7, #0
 8005b4e:	da29      	bge.n	8005ba4 <rint+0x74>
 8005b50:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005b54:	4301      	orrs	r1, r0
 8005b56:	d021      	beq.n	8005b9c <rint+0x6c>
 8005b58:	f3c3 0513 	ubfx	r5, r3, #0, #20
 8005b5c:	4305      	orrs	r5, r0
 8005b5e:	426b      	negs	r3, r5
 8005b60:	432b      	orrs	r3, r5
 8005b62:	0b1b      	lsrs	r3, r3, #12
 8005b64:	0c64      	lsrs	r4, r4, #17
 8005b66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b6a:	0464      	lsls	r4, r4, #17
 8005b6c:	ea43 0104 	orr.w	r1, r3, r4
 8005b70:	4b31      	ldr	r3, [pc, #196]	; (8005c38 <rint+0x108>)
 8005b72:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005b76:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005b7a:	4622      	mov	r2, r4
 8005b7c:	462b      	mov	r3, r5
 8005b7e:	f7fa faf5 	bl	800016c <__adddf3>
 8005b82:	e9cd 0100 	strd	r0, r1, [sp]
 8005b86:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b8a:	4622      	mov	r2, r4
 8005b8c:	462b      	mov	r3, r5
 8005b8e:	f7fa faeb 	bl	8000168 <__aeabi_dsub>
 8005b92:	4602      	mov	r2, r0
 8005b94:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005b98:	ea41 73c6 	orr.w	r3, r1, r6, lsl #31
 8005b9c:	4610      	mov	r0, r2
 8005b9e:	4619      	mov	r1, r3
 8005ba0:	b003      	add	sp, #12
 8005ba2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ba4:	4925      	ldr	r1, [pc, #148]	; (8005c3c <rint+0x10c>)
 8005ba6:	4139      	asrs	r1, r7
 8005ba8:	ea03 0001 	and.w	r0, r3, r1
 8005bac:	4310      	orrs	r0, r2
 8005bae:	d0f5      	beq.n	8005b9c <rint+0x6c>
 8005bb0:	084b      	lsrs	r3, r1, #1
 8005bb2:	ea04 0203 	and.w	r2, r4, r3
 8005bb6:	ea52 050c 	orrs.w	r5, r2, ip
 8005bba:	d00a      	beq.n	8005bd2 <rint+0xa2>
 8005bbc:	ea24 0303 	bic.w	r3, r4, r3
 8005bc0:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8005bc4:	2f13      	cmp	r7, #19
 8005bc6:	bf0c      	ite	eq
 8005bc8:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 8005bcc:	2500      	movne	r5, #0
 8005bce:	413c      	asrs	r4, r7
 8005bd0:	431c      	orrs	r4, r3
 8005bd2:	4b19      	ldr	r3, [pc, #100]	; (8005c38 <rint+0x108>)
 8005bd4:	4621      	mov	r1, r4
 8005bd6:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8005bda:	4628      	mov	r0, r5
 8005bdc:	e9d6 4500 	ldrd	r4, r5, [r6]
 8005be0:	4622      	mov	r2, r4
 8005be2:	462b      	mov	r3, r5
 8005be4:	f7fa fac2 	bl	800016c <__adddf3>
 8005be8:	e9cd 0100 	strd	r0, r1, [sp]
 8005bec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005bf0:	4622      	mov	r2, r4
 8005bf2:	462b      	mov	r3, r5
 8005bf4:	f7fa fab8 	bl	8000168 <__aeabi_dsub>
 8005bf8:	e006      	b.n	8005c08 <rint+0xd8>
 8005bfa:	2f33      	cmp	r7, #51	; 0x33
 8005bfc:	dd07      	ble.n	8005c0e <rint+0xde>
 8005bfe:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 8005c02:	d1cb      	bne.n	8005b9c <rint+0x6c>
 8005c04:	f7fa fab2 	bl	800016c <__adddf3>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	460b      	mov	r3, r1
 8005c0c:	e7c6      	b.n	8005b9c <rint+0x6c>
 8005c0e:	f04f 31ff 	mov.w	r1, #4294967295
 8005c12:	f2ae 4e13 	subw	lr, lr, #1043	; 0x413
 8005c16:	fa21 f10e 	lsr.w	r1, r1, lr
 8005c1a:	4208      	tst	r0, r1
 8005c1c:	d0be      	beq.n	8005b9c <rint+0x6c>
 8005c1e:	084b      	lsrs	r3, r1, #1
 8005c20:	4218      	tst	r0, r3
 8005c22:	bf1f      	itttt	ne
 8005c24:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 8005c28:	ea20 0303 	bicne.w	r3, r0, r3
 8005c2c:	fa45 fe0e 	asrne.w	lr, r5, lr
 8005c30:	ea4e 0503 	orrne.w	r5, lr, r3
 8005c34:	e7cd      	b.n	8005bd2 <rint+0xa2>
 8005c36:	bf00      	nop
 8005c38:	08006d68 	.word	0x08006d68
 8005c3c:	000fffff 	.word	0x000fffff

08005c40 <scalbn>:
 8005c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c42:	4616      	mov	r6, r2
 8005c44:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005c48:	4604      	mov	r4, r0
 8005c4a:	460d      	mov	r5, r1
 8005c4c:	460b      	mov	r3, r1
 8005c4e:	b98a      	cbnz	r2, 8005c74 <scalbn+0x34>
 8005c50:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005c54:	4303      	orrs	r3, r0
 8005c56:	d035      	beq.n	8005cc4 <scalbn+0x84>
 8005c58:	2200      	movs	r2, #0
 8005c5a:	4b2d      	ldr	r3, [pc, #180]	; (8005d10 <scalbn+0xd0>)
 8005c5c:	f7fa fc38 	bl	80004d0 <__aeabi_dmul>
 8005c60:	4a2c      	ldr	r2, [pc, #176]	; (8005d14 <scalbn+0xd4>)
 8005c62:	4604      	mov	r4, r0
 8005c64:	4296      	cmp	r6, r2
 8005c66:	460d      	mov	r5, r1
 8005c68:	460b      	mov	r3, r1
 8005c6a:	da0e      	bge.n	8005c8a <scalbn+0x4a>
 8005c6c:	a324      	add	r3, pc, #144	; (adr r3, 8005d00 <scalbn+0xc0>)
 8005c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c72:	e01c      	b.n	8005cae <scalbn+0x6e>
 8005c74:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8005c78:	42ba      	cmp	r2, r7
 8005c7a:	d109      	bne.n	8005c90 <scalbn+0x50>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	460b      	mov	r3, r1
 8005c80:	f7fa fa74 	bl	800016c <__adddf3>
 8005c84:	4604      	mov	r4, r0
 8005c86:	460d      	mov	r5, r1
 8005c88:	e01c      	b.n	8005cc4 <scalbn+0x84>
 8005c8a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005c8e:	3a36      	subs	r2, #54	; 0x36
 8005c90:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8005c94:	4432      	add	r2, r6
 8005c96:	428a      	cmp	r2, r1
 8005c98:	dd0c      	ble.n	8005cb4 <scalbn+0x74>
 8005c9a:	4622      	mov	r2, r4
 8005c9c:	462b      	mov	r3, r5
 8005c9e:	a11a      	add	r1, pc, #104	; (adr r1, 8005d08 <scalbn+0xc8>)
 8005ca0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ca4:	f000 f83a 	bl	8005d1c <copysign>
 8005ca8:	a317      	add	r3, pc, #92	; (adr r3, 8005d08 <scalbn+0xc8>)
 8005caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cae:	f7fa fc0f 	bl	80004d0 <__aeabi_dmul>
 8005cb2:	e7e7      	b.n	8005c84 <scalbn+0x44>
 8005cb4:	2a00      	cmp	r2, #0
 8005cb6:	dd08      	ble.n	8005cca <scalbn+0x8a>
 8005cb8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005cbc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005cc0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005cc4:	4620      	mov	r0, r4
 8005cc6:	4629      	mov	r1, r5
 8005cc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005cca:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005cce:	da0b      	bge.n	8005ce8 <scalbn+0xa8>
 8005cd0:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005cd4:	429e      	cmp	r6, r3
 8005cd6:	4622      	mov	r2, r4
 8005cd8:	462b      	mov	r3, r5
 8005cda:	dce0      	bgt.n	8005c9e <scalbn+0x5e>
 8005cdc:	a108      	add	r1, pc, #32	; (adr r1, 8005d00 <scalbn+0xc0>)
 8005cde:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ce2:	f000 f81b 	bl	8005d1c <copysign>
 8005ce6:	e7c1      	b.n	8005c6c <scalbn+0x2c>
 8005ce8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005cec:	3236      	adds	r2, #54	; 0x36
 8005cee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005cf2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005cf6:	4620      	mov	r0, r4
 8005cf8:	4629      	mov	r1, r5
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	4b06      	ldr	r3, [pc, #24]	; (8005d18 <scalbn+0xd8>)
 8005cfe:	e7d6      	b.n	8005cae <scalbn+0x6e>
 8005d00:	c2f8f359 	.word	0xc2f8f359
 8005d04:	01a56e1f 	.word	0x01a56e1f
 8005d08:	8800759c 	.word	0x8800759c
 8005d0c:	7e37e43c 	.word	0x7e37e43c
 8005d10:	43500000 	.word	0x43500000
 8005d14:	ffff3cb0 	.word	0xffff3cb0
 8005d18:	3c900000 	.word	0x3c900000

08005d1c <copysign>:
 8005d1c:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8005d20:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005d24:	ea42 0103 	orr.w	r1, r2, r3
 8005d28:	4770      	bx	lr

08005d2a <abort>:
 8005d2a:	b508      	push	{r3, lr}
 8005d2c:	2006      	movs	r0, #6
 8005d2e:	f000 f945 	bl	8005fbc <raise>
 8005d32:	2001      	movs	r0, #1
 8005d34:	f000 f9ce 	bl	80060d4 <_exit>

08005d38 <__errno>:
 8005d38:	4b01      	ldr	r3, [pc, #4]	; (8005d40 <__errno+0x8>)
 8005d3a:	6818      	ldr	r0, [r3, #0]
 8005d3c:	4770      	bx	lr
 8005d3e:	bf00      	nop
 8005d40:	20000040 	.word	0x20000040

08005d44 <__libc_init_array>:
 8005d44:	b570      	push	{r4, r5, r6, lr}
 8005d46:	2500      	movs	r5, #0
 8005d48:	4e0c      	ldr	r6, [pc, #48]	; (8005d7c <__libc_init_array+0x38>)
 8005d4a:	4c0d      	ldr	r4, [pc, #52]	; (8005d80 <__libc_init_array+0x3c>)
 8005d4c:	1ba4      	subs	r4, r4, r6
 8005d4e:	10a4      	asrs	r4, r4, #2
 8005d50:	42a5      	cmp	r5, r4
 8005d52:	d109      	bne.n	8005d68 <__libc_init_array+0x24>
 8005d54:	f000 f9c0 	bl	80060d8 <_init>
 8005d58:	2500      	movs	r5, #0
 8005d5a:	4e0a      	ldr	r6, [pc, #40]	; (8005d84 <__libc_init_array+0x40>)
 8005d5c:	4c0a      	ldr	r4, [pc, #40]	; (8005d88 <__libc_init_array+0x44>)
 8005d5e:	1ba4      	subs	r4, r4, r6
 8005d60:	10a4      	asrs	r4, r4, #2
 8005d62:	42a5      	cmp	r5, r4
 8005d64:	d105      	bne.n	8005d72 <__libc_init_array+0x2e>
 8005d66:	bd70      	pop	{r4, r5, r6, pc}
 8005d68:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005d6c:	4798      	blx	r3
 8005d6e:	3501      	adds	r5, #1
 8005d70:	e7ee      	b.n	8005d50 <__libc_init_array+0xc>
 8005d72:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005d76:	4798      	blx	r3
 8005d78:	3501      	adds	r5, #1
 8005d7a:	e7f2      	b.n	8005d62 <__libc_init_array+0x1e>
 8005d7c:	08006da0 	.word	0x08006da0
 8005d80:	08006da0 	.word	0x08006da0
 8005d84:	08006da0 	.word	0x08006da0
 8005d88:	08006da8 	.word	0x08006da8

08005d8c <__itoa>:
 8005d8c:	1e93      	subs	r3, r2, #2
 8005d8e:	2b22      	cmp	r3, #34	; 0x22
 8005d90:	b510      	push	{r4, lr}
 8005d92:	460c      	mov	r4, r1
 8005d94:	d904      	bls.n	8005da0 <__itoa+0x14>
 8005d96:	2300      	movs	r3, #0
 8005d98:	461c      	mov	r4, r3
 8005d9a:	700b      	strb	r3, [r1, #0]
 8005d9c:	4620      	mov	r0, r4
 8005d9e:	bd10      	pop	{r4, pc}
 8005da0:	2a0a      	cmp	r2, #10
 8005da2:	d109      	bne.n	8005db8 <__itoa+0x2c>
 8005da4:	2800      	cmp	r0, #0
 8005da6:	da07      	bge.n	8005db8 <__itoa+0x2c>
 8005da8:	232d      	movs	r3, #45	; 0x2d
 8005daa:	700b      	strb	r3, [r1, #0]
 8005dac:	2101      	movs	r1, #1
 8005dae:	4240      	negs	r0, r0
 8005db0:	4421      	add	r1, r4
 8005db2:	f000 f92f 	bl	8006014 <__utoa>
 8005db6:	e7f1      	b.n	8005d9c <__itoa+0x10>
 8005db8:	2100      	movs	r1, #0
 8005dba:	e7f9      	b.n	8005db0 <__itoa+0x24>

08005dbc <itoa>:
 8005dbc:	f7ff bfe6 	b.w	8005d8c <__itoa>

08005dc0 <malloc>:
 8005dc0:	4b02      	ldr	r3, [pc, #8]	; (8005dcc <malloc+0xc>)
 8005dc2:	4601      	mov	r1, r0
 8005dc4:	6818      	ldr	r0, [r3, #0]
 8005dc6:	f000 b863 	b.w	8005e90 <_malloc_r>
 8005dca:	bf00      	nop
 8005dcc:	20000040 	.word	0x20000040

08005dd0 <free>:
 8005dd0:	4b02      	ldr	r3, [pc, #8]	; (8005ddc <free+0xc>)
 8005dd2:	4601      	mov	r1, r0
 8005dd4:	6818      	ldr	r0, [r3, #0]
 8005dd6:	f000 b80f 	b.w	8005df8 <_free_r>
 8005dda:	bf00      	nop
 8005ddc:	20000040 	.word	0x20000040

08005de0 <memcpy>:
 8005de0:	b510      	push	{r4, lr}
 8005de2:	1e43      	subs	r3, r0, #1
 8005de4:	440a      	add	r2, r1
 8005de6:	4291      	cmp	r1, r2
 8005de8:	d100      	bne.n	8005dec <memcpy+0xc>
 8005dea:	bd10      	pop	{r4, pc}
 8005dec:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005df0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005df4:	e7f7      	b.n	8005de6 <memcpy+0x6>
	...

08005df8 <_free_r>:
 8005df8:	b538      	push	{r3, r4, r5, lr}
 8005dfa:	4605      	mov	r5, r0
 8005dfc:	2900      	cmp	r1, #0
 8005dfe:	d043      	beq.n	8005e88 <_free_r+0x90>
 8005e00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e04:	1f0c      	subs	r4, r1, #4
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	bfb8      	it	lt
 8005e0a:	18e4      	addlt	r4, r4, r3
 8005e0c:	f000 f942 	bl	8006094 <__malloc_lock>
 8005e10:	4a1e      	ldr	r2, [pc, #120]	; (8005e8c <_free_r+0x94>)
 8005e12:	6813      	ldr	r3, [r2, #0]
 8005e14:	4610      	mov	r0, r2
 8005e16:	b933      	cbnz	r3, 8005e26 <_free_r+0x2e>
 8005e18:	6063      	str	r3, [r4, #4]
 8005e1a:	6014      	str	r4, [r2, #0]
 8005e1c:	4628      	mov	r0, r5
 8005e1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e22:	f000 b938 	b.w	8006096 <__malloc_unlock>
 8005e26:	42a3      	cmp	r3, r4
 8005e28:	d90b      	bls.n	8005e42 <_free_r+0x4a>
 8005e2a:	6821      	ldr	r1, [r4, #0]
 8005e2c:	1862      	adds	r2, r4, r1
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	bf01      	itttt	eq
 8005e32:	681a      	ldreq	r2, [r3, #0]
 8005e34:	685b      	ldreq	r3, [r3, #4]
 8005e36:	1852      	addeq	r2, r2, r1
 8005e38:	6022      	streq	r2, [r4, #0]
 8005e3a:	6063      	str	r3, [r4, #4]
 8005e3c:	6004      	str	r4, [r0, #0]
 8005e3e:	e7ed      	b.n	8005e1c <_free_r+0x24>
 8005e40:	4613      	mov	r3, r2
 8005e42:	685a      	ldr	r2, [r3, #4]
 8005e44:	b10a      	cbz	r2, 8005e4a <_free_r+0x52>
 8005e46:	42a2      	cmp	r2, r4
 8005e48:	d9fa      	bls.n	8005e40 <_free_r+0x48>
 8005e4a:	6819      	ldr	r1, [r3, #0]
 8005e4c:	1858      	adds	r0, r3, r1
 8005e4e:	42a0      	cmp	r0, r4
 8005e50:	d10b      	bne.n	8005e6a <_free_r+0x72>
 8005e52:	6820      	ldr	r0, [r4, #0]
 8005e54:	4401      	add	r1, r0
 8005e56:	1858      	adds	r0, r3, r1
 8005e58:	4282      	cmp	r2, r0
 8005e5a:	6019      	str	r1, [r3, #0]
 8005e5c:	d1de      	bne.n	8005e1c <_free_r+0x24>
 8005e5e:	6810      	ldr	r0, [r2, #0]
 8005e60:	6852      	ldr	r2, [r2, #4]
 8005e62:	4401      	add	r1, r0
 8005e64:	6019      	str	r1, [r3, #0]
 8005e66:	605a      	str	r2, [r3, #4]
 8005e68:	e7d8      	b.n	8005e1c <_free_r+0x24>
 8005e6a:	d902      	bls.n	8005e72 <_free_r+0x7a>
 8005e6c:	230c      	movs	r3, #12
 8005e6e:	602b      	str	r3, [r5, #0]
 8005e70:	e7d4      	b.n	8005e1c <_free_r+0x24>
 8005e72:	6820      	ldr	r0, [r4, #0]
 8005e74:	1821      	adds	r1, r4, r0
 8005e76:	428a      	cmp	r2, r1
 8005e78:	bf01      	itttt	eq
 8005e7a:	6811      	ldreq	r1, [r2, #0]
 8005e7c:	6852      	ldreq	r2, [r2, #4]
 8005e7e:	1809      	addeq	r1, r1, r0
 8005e80:	6021      	streq	r1, [r4, #0]
 8005e82:	6062      	str	r2, [r4, #4]
 8005e84:	605c      	str	r4, [r3, #4]
 8005e86:	e7c9      	b.n	8005e1c <_free_r+0x24>
 8005e88:	bd38      	pop	{r3, r4, r5, pc}
 8005e8a:	bf00      	nop
 8005e8c:	20001510 	.word	0x20001510

08005e90 <_malloc_r>:
 8005e90:	b570      	push	{r4, r5, r6, lr}
 8005e92:	1ccd      	adds	r5, r1, #3
 8005e94:	f025 0503 	bic.w	r5, r5, #3
 8005e98:	3508      	adds	r5, #8
 8005e9a:	2d0c      	cmp	r5, #12
 8005e9c:	bf38      	it	cc
 8005e9e:	250c      	movcc	r5, #12
 8005ea0:	2d00      	cmp	r5, #0
 8005ea2:	4606      	mov	r6, r0
 8005ea4:	db01      	blt.n	8005eaa <_malloc_r+0x1a>
 8005ea6:	42a9      	cmp	r1, r5
 8005ea8:	d903      	bls.n	8005eb2 <_malloc_r+0x22>
 8005eaa:	230c      	movs	r3, #12
 8005eac:	6033      	str	r3, [r6, #0]
 8005eae:	2000      	movs	r0, #0
 8005eb0:	bd70      	pop	{r4, r5, r6, pc}
 8005eb2:	f000 f8ef 	bl	8006094 <__malloc_lock>
 8005eb6:	4a23      	ldr	r2, [pc, #140]	; (8005f44 <_malloc_r+0xb4>)
 8005eb8:	6814      	ldr	r4, [r2, #0]
 8005eba:	4621      	mov	r1, r4
 8005ebc:	b991      	cbnz	r1, 8005ee4 <_malloc_r+0x54>
 8005ebe:	4c22      	ldr	r4, [pc, #136]	; (8005f48 <_malloc_r+0xb8>)
 8005ec0:	6823      	ldr	r3, [r4, #0]
 8005ec2:	b91b      	cbnz	r3, 8005ecc <_malloc_r+0x3c>
 8005ec4:	4630      	mov	r0, r6
 8005ec6:	f000 f841 	bl	8005f4c <_sbrk_r>
 8005eca:	6020      	str	r0, [r4, #0]
 8005ecc:	4629      	mov	r1, r5
 8005ece:	4630      	mov	r0, r6
 8005ed0:	f000 f83c 	bl	8005f4c <_sbrk_r>
 8005ed4:	1c43      	adds	r3, r0, #1
 8005ed6:	d126      	bne.n	8005f26 <_malloc_r+0x96>
 8005ed8:	230c      	movs	r3, #12
 8005eda:	4630      	mov	r0, r6
 8005edc:	6033      	str	r3, [r6, #0]
 8005ede:	f000 f8da 	bl	8006096 <__malloc_unlock>
 8005ee2:	e7e4      	b.n	8005eae <_malloc_r+0x1e>
 8005ee4:	680b      	ldr	r3, [r1, #0]
 8005ee6:	1b5b      	subs	r3, r3, r5
 8005ee8:	d41a      	bmi.n	8005f20 <_malloc_r+0x90>
 8005eea:	2b0b      	cmp	r3, #11
 8005eec:	d90f      	bls.n	8005f0e <_malloc_r+0x7e>
 8005eee:	600b      	str	r3, [r1, #0]
 8005ef0:	18cc      	adds	r4, r1, r3
 8005ef2:	50cd      	str	r5, [r1, r3]
 8005ef4:	4630      	mov	r0, r6
 8005ef6:	f000 f8ce 	bl	8006096 <__malloc_unlock>
 8005efa:	f104 000b 	add.w	r0, r4, #11
 8005efe:	1d23      	adds	r3, r4, #4
 8005f00:	f020 0007 	bic.w	r0, r0, #7
 8005f04:	1ac3      	subs	r3, r0, r3
 8005f06:	d01b      	beq.n	8005f40 <_malloc_r+0xb0>
 8005f08:	425a      	negs	r2, r3
 8005f0a:	50e2      	str	r2, [r4, r3]
 8005f0c:	bd70      	pop	{r4, r5, r6, pc}
 8005f0e:	428c      	cmp	r4, r1
 8005f10:	bf0b      	itete	eq
 8005f12:	6863      	ldreq	r3, [r4, #4]
 8005f14:	684b      	ldrne	r3, [r1, #4]
 8005f16:	6013      	streq	r3, [r2, #0]
 8005f18:	6063      	strne	r3, [r4, #4]
 8005f1a:	bf18      	it	ne
 8005f1c:	460c      	movne	r4, r1
 8005f1e:	e7e9      	b.n	8005ef4 <_malloc_r+0x64>
 8005f20:	460c      	mov	r4, r1
 8005f22:	6849      	ldr	r1, [r1, #4]
 8005f24:	e7ca      	b.n	8005ebc <_malloc_r+0x2c>
 8005f26:	1cc4      	adds	r4, r0, #3
 8005f28:	f024 0403 	bic.w	r4, r4, #3
 8005f2c:	42a0      	cmp	r0, r4
 8005f2e:	d005      	beq.n	8005f3c <_malloc_r+0xac>
 8005f30:	1a21      	subs	r1, r4, r0
 8005f32:	4630      	mov	r0, r6
 8005f34:	f000 f80a 	bl	8005f4c <_sbrk_r>
 8005f38:	3001      	adds	r0, #1
 8005f3a:	d0cd      	beq.n	8005ed8 <_malloc_r+0x48>
 8005f3c:	6025      	str	r5, [r4, #0]
 8005f3e:	e7d9      	b.n	8005ef4 <_malloc_r+0x64>
 8005f40:	bd70      	pop	{r4, r5, r6, pc}
 8005f42:	bf00      	nop
 8005f44:	20001510 	.word	0x20001510
 8005f48:	20001514 	.word	0x20001514

08005f4c <_sbrk_r>:
 8005f4c:	b538      	push	{r3, r4, r5, lr}
 8005f4e:	2300      	movs	r3, #0
 8005f50:	4c05      	ldr	r4, [pc, #20]	; (8005f68 <_sbrk_r+0x1c>)
 8005f52:	4605      	mov	r5, r0
 8005f54:	4608      	mov	r0, r1
 8005f56:	6023      	str	r3, [r4, #0]
 8005f58:	f000 f8ae 	bl	80060b8 <_sbrk>
 8005f5c:	1c43      	adds	r3, r0, #1
 8005f5e:	d102      	bne.n	8005f66 <_sbrk_r+0x1a>
 8005f60:	6823      	ldr	r3, [r4, #0]
 8005f62:	b103      	cbz	r3, 8005f66 <_sbrk_r+0x1a>
 8005f64:	602b      	str	r3, [r5, #0]
 8005f66:	bd38      	pop	{r3, r4, r5, pc}
 8005f68:	2000151c 	.word	0x2000151c

08005f6c <_raise_r>:
 8005f6c:	291f      	cmp	r1, #31
 8005f6e:	b538      	push	{r3, r4, r5, lr}
 8005f70:	4604      	mov	r4, r0
 8005f72:	460d      	mov	r5, r1
 8005f74:	d904      	bls.n	8005f80 <_raise_r+0x14>
 8005f76:	2316      	movs	r3, #22
 8005f78:	6003      	str	r3, [r0, #0]
 8005f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f7e:	bd38      	pop	{r3, r4, r5, pc}
 8005f80:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005f82:	b112      	cbz	r2, 8005f8a <_raise_r+0x1e>
 8005f84:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005f88:	b94b      	cbnz	r3, 8005f9e <_raise_r+0x32>
 8005f8a:	4620      	mov	r0, r4
 8005f8c:	f000 f830 	bl	8005ff0 <_getpid_r>
 8005f90:	462a      	mov	r2, r5
 8005f92:	4601      	mov	r1, r0
 8005f94:	4620      	mov	r0, r4
 8005f96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f9a:	f000 b817 	b.w	8005fcc <_kill_r>
 8005f9e:	2b01      	cmp	r3, #1
 8005fa0:	d00a      	beq.n	8005fb8 <_raise_r+0x4c>
 8005fa2:	1c59      	adds	r1, r3, #1
 8005fa4:	d103      	bne.n	8005fae <_raise_r+0x42>
 8005fa6:	2316      	movs	r3, #22
 8005fa8:	6003      	str	r3, [r0, #0]
 8005faa:	2001      	movs	r0, #1
 8005fac:	bd38      	pop	{r3, r4, r5, pc}
 8005fae:	2400      	movs	r4, #0
 8005fb0:	4628      	mov	r0, r5
 8005fb2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005fb6:	4798      	blx	r3
 8005fb8:	2000      	movs	r0, #0
 8005fba:	bd38      	pop	{r3, r4, r5, pc}

08005fbc <raise>:
 8005fbc:	4b02      	ldr	r3, [pc, #8]	; (8005fc8 <raise+0xc>)
 8005fbe:	4601      	mov	r1, r0
 8005fc0:	6818      	ldr	r0, [r3, #0]
 8005fc2:	f7ff bfd3 	b.w	8005f6c <_raise_r>
 8005fc6:	bf00      	nop
 8005fc8:	20000040 	.word	0x20000040

08005fcc <_kill_r>:
 8005fcc:	b538      	push	{r3, r4, r5, lr}
 8005fce:	2300      	movs	r3, #0
 8005fd0:	4c06      	ldr	r4, [pc, #24]	; (8005fec <_kill_r+0x20>)
 8005fd2:	4605      	mov	r5, r0
 8005fd4:	4608      	mov	r0, r1
 8005fd6:	4611      	mov	r1, r2
 8005fd8:	6023      	str	r3, [r4, #0]
 8005fda:	f000 f865 	bl	80060a8 <_kill>
 8005fde:	1c43      	adds	r3, r0, #1
 8005fe0:	d102      	bne.n	8005fe8 <_kill_r+0x1c>
 8005fe2:	6823      	ldr	r3, [r4, #0]
 8005fe4:	b103      	cbz	r3, 8005fe8 <_kill_r+0x1c>
 8005fe6:	602b      	str	r3, [r5, #0]
 8005fe8:	bd38      	pop	{r3, r4, r5, pc}
 8005fea:	bf00      	nop
 8005fec:	2000151c 	.word	0x2000151c

08005ff0 <_getpid_r>:
 8005ff0:	f000 b852 	b.w	8006098 <_getpid>

08005ff4 <strcat>:
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	b510      	push	{r4, lr}
 8005ff8:	4613      	mov	r3, r2
 8005ffa:	781c      	ldrb	r4, [r3, #0]
 8005ffc:	3201      	adds	r2, #1
 8005ffe:	2c00      	cmp	r4, #0
 8006000:	d1fa      	bne.n	8005ff8 <strcat+0x4>
 8006002:	3b01      	subs	r3, #1
 8006004:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006008:	f803 2f01 	strb.w	r2, [r3, #1]!
 800600c:	2a00      	cmp	r2, #0
 800600e:	d1f9      	bne.n	8006004 <strcat+0x10>
 8006010:	bd10      	pop	{r4, pc}
	...

08006014 <__utoa>:
 8006014:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006016:	b08b      	sub	sp, #44	; 0x2c
 8006018:	4603      	mov	r3, r0
 800601a:	460f      	mov	r7, r1
 800601c:	466d      	mov	r5, sp
 800601e:	4c1c      	ldr	r4, [pc, #112]	; (8006090 <__utoa+0x7c>)
 8006020:	f104 0e20 	add.w	lr, r4, #32
 8006024:	462e      	mov	r6, r5
 8006026:	6820      	ldr	r0, [r4, #0]
 8006028:	6861      	ldr	r1, [r4, #4]
 800602a:	3408      	adds	r4, #8
 800602c:	c603      	stmia	r6!, {r0, r1}
 800602e:	4574      	cmp	r4, lr
 8006030:	4635      	mov	r5, r6
 8006032:	d1f7      	bne.n	8006024 <__utoa+0x10>
 8006034:	7921      	ldrb	r1, [r4, #4]
 8006036:	6820      	ldr	r0, [r4, #0]
 8006038:	7131      	strb	r1, [r6, #4]
 800603a:	1e91      	subs	r1, r2, #2
 800603c:	2922      	cmp	r1, #34	; 0x22
 800603e:	6030      	str	r0, [r6, #0]
 8006040:	f04f 0100 	mov.w	r1, #0
 8006044:	d904      	bls.n	8006050 <__utoa+0x3c>
 8006046:	7039      	strb	r1, [r7, #0]
 8006048:	460f      	mov	r7, r1
 800604a:	4638      	mov	r0, r7
 800604c:	b00b      	add	sp, #44	; 0x2c
 800604e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006050:	1e78      	subs	r0, r7, #1
 8006052:	4606      	mov	r6, r0
 8006054:	fbb3 f5f2 	udiv	r5, r3, r2
 8006058:	fb02 3315 	mls	r3, r2, r5, r3
 800605c:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8006060:	4473      	add	r3, lr
 8006062:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006066:	1c4c      	adds	r4, r1, #1
 8006068:	f806 3f01 	strb.w	r3, [r6, #1]!
 800606c:	462b      	mov	r3, r5
 800606e:	b965      	cbnz	r5, 800608a <__utoa+0x76>
 8006070:	553d      	strb	r5, [r7, r4]
 8006072:	187a      	adds	r2, r7, r1
 8006074:	1acc      	subs	r4, r1, r3
 8006076:	42a3      	cmp	r3, r4
 8006078:	dae7      	bge.n	800604a <__utoa+0x36>
 800607a:	7844      	ldrb	r4, [r0, #1]
 800607c:	7815      	ldrb	r5, [r2, #0]
 800607e:	3301      	adds	r3, #1
 8006080:	f800 5f01 	strb.w	r5, [r0, #1]!
 8006084:	f802 4901 	strb.w	r4, [r2], #-1
 8006088:	e7f4      	b.n	8006074 <__utoa+0x60>
 800608a:	4621      	mov	r1, r4
 800608c:	e7e2      	b.n	8006054 <__utoa+0x40>
 800608e:	bf00      	nop
 8006090:	08006d78 	.word	0x08006d78

08006094 <__malloc_lock>:
 8006094:	4770      	bx	lr

08006096 <__malloc_unlock>:
 8006096:	4770      	bx	lr

08006098 <_getpid>:
 8006098:	2258      	movs	r2, #88	; 0x58
 800609a:	4b02      	ldr	r3, [pc, #8]	; (80060a4 <_getpid+0xc>)
 800609c:	f04f 30ff 	mov.w	r0, #4294967295
 80060a0:	601a      	str	r2, [r3, #0]
 80060a2:	4770      	bx	lr
 80060a4:	2000151c 	.word	0x2000151c

080060a8 <_kill>:
 80060a8:	2258      	movs	r2, #88	; 0x58
 80060aa:	4b02      	ldr	r3, [pc, #8]	; (80060b4 <_kill+0xc>)
 80060ac:	f04f 30ff 	mov.w	r0, #4294967295
 80060b0:	601a      	str	r2, [r3, #0]
 80060b2:	4770      	bx	lr
 80060b4:	2000151c 	.word	0x2000151c

080060b8 <_sbrk>:
 80060b8:	4b04      	ldr	r3, [pc, #16]	; (80060cc <_sbrk+0x14>)
 80060ba:	4602      	mov	r2, r0
 80060bc:	6819      	ldr	r1, [r3, #0]
 80060be:	b909      	cbnz	r1, 80060c4 <_sbrk+0xc>
 80060c0:	4903      	ldr	r1, [pc, #12]	; (80060d0 <_sbrk+0x18>)
 80060c2:	6019      	str	r1, [r3, #0]
 80060c4:	6818      	ldr	r0, [r3, #0]
 80060c6:	4402      	add	r2, r0
 80060c8:	601a      	str	r2, [r3, #0]
 80060ca:	4770      	bx	lr
 80060cc:	20001518 	.word	0x20001518
 80060d0:	20001520 	.word	0x20001520

080060d4 <_exit>:
 80060d4:	e7fe      	b.n	80060d4 <_exit>
	...

080060d8 <_init>:
 80060d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060da:	bf00      	nop
 80060dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060de:	bc08      	pop	{r3}
 80060e0:	469e      	mov	lr, r3
 80060e2:	4770      	bx	lr

080060e4 <_fini>:
 80060e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060e6:	bf00      	nop
 80060e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060ea:	bc08      	pop	{r3}
 80060ec:	469e      	mov	lr, r3
 80060ee:	4770      	bx	lr
