
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001017                       # Number of seconds simulated
sim_ticks                                  1016940000                       # Number of ticks simulated
final_tick                                 1016940000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1949743                       # Simulator instruction rate (inst/s)
host_op_rate                                  2132914                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2963837838                       # Simulator tick rate (ticks/s)
host_mem_usage                                 708064                       # Number of bytes of host memory used
host_seconds                                     0.34                       # Real time elapsed on the host
sim_insts                                      668964                       # Number of instructions simulated
sim_ops                                        731825                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1016940000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           15680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           18048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              33728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        15680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         15680                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 527                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           15418805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           17747360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              33166165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      15418805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15418805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          15418805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          17747360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             33166165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         527                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       527                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  33728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   33728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     935147500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   527                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    169.487437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   109.580708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.137913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          123     61.81%     61.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           36     18.09%     79.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           17      8.54%     88.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      3.52%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            4      2.01%     93.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.01%     94.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.51%     96.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.01%     97.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            5      2.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          199                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      8015500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                17896750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2635000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15209.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33959.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        33.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     33.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      328                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1774473.43                       # Average gap between requests
system.mem_ctrls.pageHitRate                    62.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   199920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   106260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 1206660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              2908140                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                99360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        17746950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         3538560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        230920800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              261029130                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            256.680955                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             48131500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        57500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1826000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    962170250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      9214250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       4754750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     38917250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1220940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   648945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2556120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         74986080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             19075620                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1611360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       239346420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       145642560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         16020300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              501108345                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            492.760974                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            904190250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       845000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      31726000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     66751500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    379251250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      13427250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    524939000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1016940000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1016940000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1016940000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1016940000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1016940000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1016940000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2033880                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      668964                       # Number of instructions committed
system.cpu.committedOps                        731825                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                615960                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_func_calls                       35612                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts        98154                       # number of instructions that are conditional controls
system.cpu.num_int_insts                       615960                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_int_register_reads             1186120                       # number of times the integer registers were read
system.cpu.num_int_register_writes             428062                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_cc_register_reads              2783283                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              250623                       # number of times the CC registers were written
system.cpu.num_mem_refs                        294402                       # number of memory refs
system.cpu.num_load_insts                      178187                       # Number of load instructions
system.cpu.num_store_insts                     116215                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                    2033880                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                            142684                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                    437473     59.77%     59.77% # Class of executed instruction
system.cpu.op_class::IntMult                        5      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.77% # Class of executed instruction
system.cpu.op_class::MemRead                   178187     24.35%     84.12% # Class of executed instruction
system.cpu.op_class::MemWrite                  116199     15.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     731880                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1016940000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           228.769229                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              294075                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               294                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1000.255102                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   228.769229                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.223407                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.223407                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          294                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.287109                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            589032                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           589032                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1016940000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       160203                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          160203                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        98425                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          98425                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            8                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             8                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        17719                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        17719                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        17720                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        17720                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        258628                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           258628                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       258636                       # number of overall hits
system.cpu.dcache.overall_hits::total          258636                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          236                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           236                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           53                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           53                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          289                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            289                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          293                       # number of overall misses
system.cpu.dcache.overall_misses::total           293                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     23820500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23820500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      5340000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5340000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       314000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       314000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     29160500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29160500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     29160500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29160500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       160439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       160439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        98478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        98478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        17720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        17720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        17720                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        17720                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       258917                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       258917                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       258929                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       258929                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001471                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001471                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000538                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000538                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000056                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000056                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001116                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001116                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001132                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001132                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 100934.322034                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 100934.322034                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 100754.716981                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100754.716981                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data       314000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       314000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 100901.384083                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 100901.384083                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 99523.890785                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 99523.890785                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          236                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          236                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           53                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          289                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          289                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          293                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          293                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     23584500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     23584500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      5287000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5287000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       397000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       397000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       313000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       313000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     28871500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28871500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     29268500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     29268500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001471                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001471                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000538                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000538                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000056                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001116                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001116                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001132                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001132                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 99934.322034                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 99934.322034                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 99754.716981                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99754.716981                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        99250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        99250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data       313000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       313000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 99901.384083                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 99901.384083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 99892.491468                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 99892.491468                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1016940000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                25                       # number of replacements
system.cpu.icache.tags.tagsinuse           227.761566                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              668746                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               258                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2592.038760                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   227.761566                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.444847                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.444847                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          233                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.455078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1338266                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1338266                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1016940000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       668746                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          668746                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        668746                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           668746                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       668746                       # number of overall hits
system.cpu.icache.overall_hits::total          668746                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          258                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           258                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          258                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            258                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          258                       # number of overall misses
system.cpu.icache.overall_misses::total           258                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     24647000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24647000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     24647000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24647000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     24647000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24647000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       669004                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       669004                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       669004                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       669004                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       669004                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       669004                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000386                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000386                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000386                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000386                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000386                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000386                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 95531.007752                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95531.007752                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 95531.007752                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95531.007752                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 95531.007752                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95531.007752                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          258                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          258                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          258                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          258                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          258                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     24389000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24389000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     24389000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24389000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     24389000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24389000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000386                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000386                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000386                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000386                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000386                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000386                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 94531.007752                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94531.007752                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 94531.007752                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94531.007752                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 94531.007752                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94531.007752                       # average overall mshr miss latency
system.l3.tags.pwrStateResidencyTicks::UNDEFINED   1016940000                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                         0                       # number of replacements
system.l3.tags.tagsinuse                   456.233144                       # Cycle average of tags in use
system.l3.tags.total_refs                          46                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                       527                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.087287                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        239.162124                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        217.071020                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.001825                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.001656                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.003481                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024           527                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          375                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          149                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.004021                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                      9695                       # Number of tag accesses
system.l3.tags.data_accesses                     9695                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED   1016940000                       # Cumulative time (in ticks) in various power states
system.l3.ReadSharedReq_hits::cpu.inst             13                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data             12                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total                25                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                    13                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                    12                       # number of demand (read+write) hits
system.l3.demand_hits::total                       25                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                   13                       # number of overall hits
system.l3.overall_hits::cpu.data                   12                       # number of overall hits
system.l3.overall_hits::total                      25                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data               53                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                  53                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          245                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          229                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             474                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 245                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                 282                       # number of demand (read+write) misses
system.l3.demand_misses::total                    527                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                245                       # number of overall misses
system.l3.overall_misses::cpu.data                282                       # number of overall misses
system.l3.overall_misses::total                   527                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data      5207500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total       5207500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     23722500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     23675000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     47397500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      23722500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data      28882500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total         52605000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     23722500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data     28882500                       # number of overall miss cycles
system.l3.overall_miss_latency::total        52605000                       # number of overall miss cycles
system.l3.ReadExReq_accesses::cpu.data             53                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total                53                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          258                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data          241                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total           499                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               258                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data               294                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                  552                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              258                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data              294                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                 552                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.949612                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.950207                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.949900                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.949612                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.959184                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.954710                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.949612                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.959184                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.954710                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 98254.716981                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 98254.716981                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 96826.530612                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 103384.279476                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 99994.725738                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 96826.530612                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 102420.212766                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 99819.734345                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 96826.530612                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 102420.212766                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 99819.734345                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu.data           53                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total             53                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          245                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          229                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          474                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            245                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data            282                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total               527                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           245                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data           282                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total              527                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data      4412500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total      4412500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     20047500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     20240000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     40287500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     20047500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data     24652500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total     44700000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     20047500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data     24652500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total     44700000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.949612                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.950207                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.949900                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.949612                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.959184                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.954710                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.949612                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.959184                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.954710                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 83254.716981                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 83254.716981                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 81826.530612                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 88384.279476                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 84994.725738                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 81826.530612                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 87420.212766                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 84819.734345                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 81826.530612                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 87420.212766                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 84819.734345                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           527                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1016940000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                474                       # Transaction distribution
system.membus.trans_dist::ReadExReq                53                       # Transaction distribution
system.membus.trans_dist::ReadExResp               53                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           474                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port         1054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port        33728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   33728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               527                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     527    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 527                       # Request fanout histogram
system.membus.reqLayer0.occupancy              530500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2821000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests          577                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests           46                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED   1016940000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp               499                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict              25                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq               53                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp              53                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq          499                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu.icache.mem_side::system.l3.cpu_side          541                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu.dcache.mem_side::system.l3.cpu_side          588                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                  1129                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.icache.mem_side::system.l3.cpu_side        16512                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.dcache.mem_side::system.l3.cpu_side        18816                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total                  35328                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples              552                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.045290                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.208128                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                    527     95.47%     95.47% # Request fanout histogram
system.tol3bus.snoop_fanout::1                     25      4.53%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total                552                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy             288500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy            387000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy            441000                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
