{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1368564976033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1368564976036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 16:56:15 2013 " "Processing started: Tue May 14 16:56:15 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1368564976036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1368564976036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Test -c Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Test -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1368564976036 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1368564976559 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Test EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1368564976706 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1368564976751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1368564976751 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1368564977318 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1368564978177 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1368564978177 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1368564978177 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 8021 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1368564978199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 8022 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1368564978199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 8023 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1368564978199 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1368564978199 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1368564978249 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 425 " "No exact pin location assignment(s) for 1 pins of 425 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRDA_TXD " "Pin IRDA_TXD not assigned to an exact location on the device" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { IRDA_TXD } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 42 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { IRDA_TXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 503 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1368564978530 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1368564978530 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1368564979358 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1368564979358 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1368564979358 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1368564979358 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Test.sdc " "Synopsys Design Constraints File file not found: 'Test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1368564979982 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "slowclk:slowclkcode\|clkout " "Node: slowclk:slowclkcode\|clkout was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1368564980002 "|DE2_TOP|slowclk:slowclkcode|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1368564980002 "|DE2_TOP|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk25 " "Node: clk25 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1368564980002 "|DE2_TOP|clk25"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1368564980064 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1368564980064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1368564980064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1368564980064 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1368564980064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368564980589 ""}  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { CLOCK_50 } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 20 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 499 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368564980589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368564980590 ""}  } { { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 3555 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368564980590 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "slowclk:slowclkcode\|clkout  " "Automatically promoted node slowclk:slowclkcode\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368564980590 ""}  } { { "slowclk.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/slowclk.vhd" 12 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { slowclk:slowclkcode|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 1029 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368564980590 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk25  " "Automatically promoted node clk25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368564980590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk25~0 " "Destination node clk25~0" {  } { { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 181 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk25~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 3537 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368564980590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK " "Destination node VGA_CLK" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { VGA_CLK } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 131 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 552 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368564980590 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1368564980590 ""}  } { { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 181 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 1057 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368564980590 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368564980591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 6134 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368564980591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 4147 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368564980591 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1368564980591 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 5119 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368564980591 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:debouncecode\|resetout  " "Automatically promoted node debounce:debouncecode\|resetout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368564980593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SixFiveO2:CPUConnect\|CPU:Core\|ACC\[3\] " "Destination node SixFiveO2:CPUConnect\|CPU:Core\|ACC\[3\]" {  } { { "CPU.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/CPU.vhd" 60 0 0 } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SixFiveO2:CPUConnect\|CPU:Core\|ACC\[3\]" } } } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SixFiveO2:CPUConnect|CPU:Core|ACC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368564980593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SixFiveO2:CPUConnect\|CPU:Core\|ACC\[2\] " "Destination node SixFiveO2:CPUConnect\|CPU:Core\|ACC\[2\]" {  } { { "CPU.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/CPU.vhd" 60 0 0 } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SixFiveO2:CPUConnect\|CPU:Core\|ACC\[2\]" } } } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SixFiveO2:CPUConnect|CPU:Core|ACC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 57 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368564980593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SixFiveO2:CPUConnect\|CPU:Core\|ACC\[1\] " "Destination node SixFiveO2:CPUConnect\|CPU:Core\|ACC\[1\]" {  } { { "CPU.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/CPU.vhd" 60 0 0 } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SixFiveO2:CPUConnect\|CPU:Core\|ACC\[1\]" } } } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SixFiveO2:CPUConnect|CPU:Core|ACC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368564980593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SixFiveO2:CPUConnect\|CPU:Core\|ACC\[0\] " "Destination node SixFiveO2:CPUConnect\|CPU:Core\|ACC\[0\]" {  } { { "CPU.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/CPU.vhd" 60 0 0 } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SixFiveO2:CPUConnect\|CPU:Core\|ACC\[0\]" } } } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SixFiveO2:CPUConnect|CPU:Core|ACC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368564980593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SixFiveO2:CPUConnect\|CPU:Core\|ACC\[7\] " "Destination node SixFiveO2:CPUConnect\|CPU:Core\|ACC\[7\]" {  } { { "CPU.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/CPU.vhd" 60 0 0 } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SixFiveO2:CPUConnect\|CPU:Core\|ACC\[7\]" } } } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SixFiveO2:CPUConnect|CPU:Core|ACC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 62 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368564980593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SixFiveO2:CPUConnect\|CPU:Core\|ACC\[6\] " "Destination node SixFiveO2:CPUConnect\|CPU:Core\|ACC\[6\]" {  } { { "CPU.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/CPU.vhd" 60 0 0 } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SixFiveO2:CPUConnect\|CPU:Core\|ACC\[6\]" } } } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SixFiveO2:CPUConnect|CPU:Core|ACC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 61 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368564980593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SixFiveO2:CPUConnect\|CPU:Core\|ACC\[5\] " "Destination node SixFiveO2:CPUConnect\|CPU:Core\|ACC\[5\]" {  } { { "CPU.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/CPU.vhd" 60 0 0 } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SixFiveO2:CPUConnect\|CPU:Core\|ACC\[5\]" } } } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SixFiveO2:CPUConnect|CPU:Core|ACC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 60 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368564980593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SixFiveO2:CPUConnect\|CPU:Core\|ACC\[4\] " "Destination node SixFiveO2:CPUConnect\|CPU:Core\|ACC\[4\]" {  } { { "CPU.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/CPU.vhd" 60 0 0 } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SixFiveO2:CPUConnect\|CPU:Core\|ACC\[4\]" } } } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SixFiveO2:CPUConnect|CPU:Core|ACC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 59 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368564980593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SixFiveO2:CPUConnect\|CPU:Core\|Y\[3\] " "Destination node SixFiveO2:CPUConnect\|CPU:Core\|Y\[3\]" {  } { { "CPU.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/CPU.vhd" 60 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SixFiveO2:CPUConnect|CPU:Core|Y[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 880 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368564980593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SixFiveO2:CPUConnect\|CPU:Core\|Y\[2\] " "Destination node SixFiveO2:CPUConnect\|CPU:Core\|Y\[2\]" {  } { { "CPU.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/CPU.vhd" 60 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SixFiveO2:CPUConnect|CPU:Core|Y[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 879 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368564980593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1368564980593 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1368564980593 ""}  } { { "debounce.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/debounce.vhd" 12 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { debounce:debouncecode|resetout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 1056 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368564980593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368564980595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 3906 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368564980595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 5996 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368564980595 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1368564980595 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 3680 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368564980595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368564980597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 3793 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368564980597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 3794 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368564980597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 3907 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368564980597 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1368564980597 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 3579 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368564980597 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1368564981454 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1368564981469 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1368564981470 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1368564981486 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1368564981506 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1368564981519 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1368564981594 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1368564981608 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1368564981608 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1368564981780 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1368564981780 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1368564981780 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 62 2 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 62 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1368564981787 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 62 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 62 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1368564981787 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 56 0 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 56 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1368564981787 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 28 30 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1368564981787 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 56 9 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 56 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1368564981787 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 56 3 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 56 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1368564981787 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 58 0 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 58 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1368564981787 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 53 3 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 53 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1368564981787 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1368564981787 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1368564981787 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1368564982163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1368564984693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1368564986509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1368564986548 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1368564988509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1368564988509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1368564990125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1368564993990 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1368564993990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1368564995021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1368564995027 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1368564995027 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1368564995027 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1368564995240 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "376 " "Found 376 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[0\] 0 " "Pin \"OTG_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[1\] 0 " "Pin \"OTG_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[2\] 0 " "Pin \"OTG_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[3\] 0 " "Pin \"OTG_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[4\] 0 " "Pin \"OTG_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[5\] 0 " "Pin \"OTG_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[6\] 0 " "Pin \"OTG_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[7\] 0 " "Pin \"OTG_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[8\] 0 " "Pin \"OTG_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[9\] 0 " "Pin \"OTG_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[10\] 0 " "Pin \"OTG_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[11\] 0 " "Pin \"OTG_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[12\] 0 " "Pin \"OTG_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[13\] 0 " "Pin \"OTG_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[14\] 0 " "Pin \"OTG_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[15\] 0 " "Pin \"OTG_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[0\] 0 " "Pin \"ENET_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[1\] 0 " "Pin \"ENET_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[2\] 0 " "Pin \"ENET_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[3\] 0 " "Pin \"ENET_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[4\] 0 " "Pin \"ENET_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[5\] 0 " "Pin \"ENET_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[6\] 0 " "Pin \"ENET_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[7\] 0 " "Pin \"ENET_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[8\] 0 " "Pin \"ENET_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[9\] 0 " "Pin \"ENET_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[10\] 0 " "Pin \"ENET_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[11\] 0 " "Pin \"ENET_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[12\] 0 " "Pin \"ENET_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[13\] 0 " "Pin \"ENET_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[14\] 0 " "Pin \"ENET_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[15\] 0 " "Pin \"ENET_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDA_TXD 0 " "Pin \"IRDA_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[0\] 0 " "Pin \"OTG_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[1\] 0 " "Pin \"OTG_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_CS_N 0 " "Pin \"OTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RD_N 0 " "Pin \"OTG_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_WR_N 0 " "Pin \"OTG_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RST_N 0 " "Pin \"OTG_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK0_N 0 " "Pin \"OTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK1_N 0 " "Pin \"OTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CMD 0 " "Pin \"ENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CS_N 0 " "Pin \"ENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_WR_N 0 " "Pin \"ENET_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RD_N 0 " "Pin \"ENET_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RST_N 0 " "Pin \"ENET_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CLK 0 " "Pin \"ENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368564995511 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1368564995511 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1368564996722 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1368564997212 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1368564998700 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1368564999728 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1368564999837 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "148 " "Following 148 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[0] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 265 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[1] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 266 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[2] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 267 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[3] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 268 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[4] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 269 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[5] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 270 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[6] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 271 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[7] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 272 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[8] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 273 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[9] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 274 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[10] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 275 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[11] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 276 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[12] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 277 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[13] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 278 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[14] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 279 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[15] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 280 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { FL_DQ[0] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 62 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 257 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { FL_DQ[1] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 62 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 258 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { FL_DQ[2] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 62 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 259 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { FL_DQ[3] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 62 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 260 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { FL_DQ[4] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 62 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 261 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { FL_DQ[5] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 62 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 262 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { FL_DQ[6] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 62 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 263 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { FL_DQ[7] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 62 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 264 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[8] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 428 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[9] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 429 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[10] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 430 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[11] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 431 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[12] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 432 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[13] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 433 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[14] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 434 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[15] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 435 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[0] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 241 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[1] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 242 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[2] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 243 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[3] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 244 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[4] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 245 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[5] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 246 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[6] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 247 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[7] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 248 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[8] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 249 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[9] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 250 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[10] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 251 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[11] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 252 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[12] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 253 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[13] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 254 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[14] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 255 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[15] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 256 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { LCD_DATA[0] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 103 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 233 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { LCD_DATA[1] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 103 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 234 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { LCD_DATA[2] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 103 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 235 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { LCD_DATA[3] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 103 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 236 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { LCD_DATA[4] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 103 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 237 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { LCD_DATA[5] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 103 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 238 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { LCD_DATA[6] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 103 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 239 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { LCD_DATA[7] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 103 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 240 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { I2C_SDAT } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 121 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 497 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[0] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 217 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[1] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 218 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[2] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 219 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[3] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 220 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[4] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 221 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[5] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 222 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[6] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 223 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[7] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 224 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[8] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 225 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[9] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 226 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[10] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 227 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[11] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 228 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[12] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 229 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[13] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 230 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[14] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 231 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[15] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 232 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 153 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 496 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 155 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 495 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 157 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 494 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[0] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 181 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[1] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 182 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[2] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 183 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[3] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 184 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[4] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 185 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[5] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 186 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[6] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 187 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[7] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 188 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[8] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 189 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[9] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 190 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[10] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 191 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[11] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 192 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[12] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 193 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[13] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 194 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[14] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 195 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[15] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 196 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[16] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 197 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[17] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 198 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[18] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 199 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[19] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 200 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[20] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 201 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[21] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 202 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[22] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 203 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[23] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 204 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[24] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 205 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[25] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 206 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[26] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 207 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[27] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 208 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[28] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 209 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[29] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 210 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[30] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 211 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[31] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 212 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[32] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 213 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[33] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 214 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[34] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 215 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[35] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 216 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[0] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 167 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[1] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 166 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[2] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 165 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[3] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 164 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[4] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 163 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[5] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 162 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[6] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 161 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[7] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 160 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[8] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 159 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[9] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 158 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[10] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 157 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[11] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 156 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[12] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 155 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[13] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 154 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[14] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 153 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[15] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 152 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[16] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 151 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[17] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 150 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[18] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 149 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[19] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 148 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[20] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 147 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[21] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 146 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[22] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 145 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[23] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 168 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[24] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 169 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[25] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 170 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[26] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 171 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[27] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 172 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[28] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 173 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[29] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 174 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[30] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 175 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[31] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 176 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[32] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 177 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[33] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 178 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[34] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 179 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[35] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/" { { 0 { 0 ""} 0 180 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368565000233 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1368565000233 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1368565000261 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/output_files/Test.fit.smsg " "Generated suppressed messages file /home/user6/spring13/yc2615/Embedded_System_Design/6502/6502BounceBall/output_files/Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1368565001384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "494 " "Peak virtual memory: 494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1368565003409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 16:56:43 2013 " "Processing ended: Tue May 14 16:56:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1368565003409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1368565003409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1368565003409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368565003409 ""}
