ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Nov 01, 2022 at 20:44:55 CST
ncverilog
	Lab4_Many_To_One_LFSR.v
	Many_To_One_LFSR_t.v
	+access+r
Recompiling... reason: file './Many_To_One_LFSR_t.v' is newer than expected.
	expected: Tue Nov  1 17:04:36 2022
	actual:   Tue Nov  1 20:43:29 2022
file: Many_To_One_LFSR_t.v
	module worklib.Many_To_One_LFSR_t:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: ..........
     $dumpvars("+all");
                    |
ncelab: *W,STRINT (./Many_To_One_LFSR_t.v,23|20): String literal argument supplied to integer parameter.
.......... Done
	Generating native compiled code:
		worklib.Many_To_One_LFSR_t:v <0x75b72b8d>
			streams:   6, words:  3188
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Primitives:              3       1
		Registers:               3       3
		Scalar wires:            6       -
		Vectored wires:          1       -
		Always blocks:           2       2
		Initial blocks:          4       4
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.Many_To_One_LFSR_t:v
Loading snapshot worklib.Many_To_One_LFSR_t:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Simulation complete via $finish(1) at time 180 NS + 0
./Many_To_One_LFSR_t.v:32     $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Nov 01, 2022 at 20:45:00 CST  (total: 00:00:05)
