#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\User\DOCUME~1\GitHub\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\User\DOCUME~1\GitHub\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\User\DOCUME~1\GitHub\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\User\DOCUME~1\GitHub\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\User\DOCUME~1\GitHub\iverilog\lib\ivl\va_math.vpi";
S_00000000011ba920 .scope module, "LPCE_PHY_tb" "LPCE_PHY_tb" 2 28;
 .timescale -9 -12;
v00000000011d93a0_0 .net "LPCE_CLK", 0 0, L_00000000011aa200;  1 drivers
v00000000011dad40_0 .net "LPCE_DAT", 0 0, L_00000000011d98a0;  1 drivers
v00000000011d9440_0 .var "READ_CLK", 0 0;
v00000000011d94e0_0 .net "READ_DATA", 127 0, L_00000000011aa350;  1 drivers
v00000000011da0c0_0 .net "READ_EMPT", 0 0, v00000000011aafa0_0;  1 drivers
v00000000011daac0_0 .var "READ_EN", 0 0;
v00000000011da520_0 .var "READ_RSTn", 0 0;
v00000000011d9580_0 .net "SYNC", 0 0, L_00000000015ac450;  1 drivers
v00000000011da020_0 .var "Tx_CLKi", 0 0;
v00000000011d99e0_0 .var "WR_CLK", 0 0;
v00000000011da700_0 .var "WR_DATA", 127 0;
v00000000011da200_0 .var "WR_EN", 0 0;
v00000000011d9ee0_0 .net "WR_FULL", 0 0, v00000000011d8790_0;  1 drivers
v00000000011d9b20_0 .var "WR_RSTn", 0 0;
S_0000000001157230 .scope module, "LPCE_PHY" "LPCE_PHY" 2 48, 3 4 0, S_00000000011ba920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "LPCE_CLKi";
    .port_info 1 /INPUT 1 "LPCE_DATi";
    .port_info 2 /OUTPUT 1 "LPCE_CLKo";
    .port_info 3 /OUTPUT 1 "LPCE_DATo";
    .port_info 4 /INPUT 1 "Tx_CLKi";
    .port_info 5 /OUTPUT 1 "SYNC";
    .port_info 6 /INPUT 1 "READ_RSTn";
    .port_info 7 /INPUT 1 "READ_CLK";
    .port_info 8 /INPUT 1 "READ_EN";
    .port_info 9 /OUTPUT 128 "READ_DATA";
    .port_info 10 /OUTPUT 1 "READ_EMPT";
    .port_info 11 /INPUT 1 "WR_CLK";
    .port_info 12 /INPUT 1 "WR_RSTn";
    .port_info 13 /INPUT 1 "WR_EN";
    .port_info 14 /OUTPUT 1 "WR_FULL";
    .port_info 15 /INPUT 128 "WR_DATA";
v00000000011d9760_0 .net "LPCE_CLKi", 0 0, L_00000000011aa200;  alias, 1 drivers
v00000000011da660_0 .net "LPCE_CLKo", 0 0, L_00000000011aa200;  alias, 1 drivers
v00000000011da8e0_0 .net "LPCE_DATi", 0 0, L_00000000011d98a0;  alias, 1 drivers
v00000000011da160_0 .net "LPCE_DATo", 0 0, L_00000000011d98a0;  alias, 1 drivers
v00000000011d9120_0 .net "READ_CLK", 0 0, v00000000011d9440_0;  1 drivers
v00000000011d91c0_0 .net "READ_DATA", 127 0, L_00000000011aa350;  alias, 1 drivers
v00000000011da980_0 .net "READ_EMPT", 0 0, v00000000011aafa0_0;  alias, 1 drivers
v00000000011da7a0_0 .net "READ_EN", 0 0, v00000000011daac0_0;  1 drivers
v00000000011d9da0_0 .net "READ_RSTn", 0 0, v00000000011da520_0;  1 drivers
v00000000011daf20_0 .net "SYNC", 0 0, L_00000000015ac450;  alias, 1 drivers
v00000000011dab60_0 .net "Tx_CLKi", 0 0, v00000000011da020_0;  1 drivers
v00000000011d9300_0 .net "WR_CLK", 0 0, v00000000011d99e0_0;  1 drivers
v00000000011d9620_0 .net "WR_DATA", 127 0, v00000000011da700_0;  1 drivers
v00000000011d9800_0 .net "WR_EN", 0 0, v00000000011da200_0;  1 drivers
v00000000011d9f80_0 .net "WR_FULL", 0 0, v00000000011d8790_0;  alias, 1 drivers
v00000000011daa20_0 .net "WR_RSTn", 0 0, v00000000011d9b20_0;  1 drivers
S_00000000011574d0 .scope module, "RxU" "LPCE_rx" 3 43, 4 8 0, S_0000000001157230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "LPCE_DATi";
    .port_info 1 /INPUT 1 "LPCE_CLKi";
    .port_info 2 /OUTPUT 1 "SYNC";
    .port_info 3 /INPUT 1 "READ_RSTn";
    .port_info 4 /INPUT 1 "READ_CLK";
    .port_info 5 /INPUT 1 "READ_EN";
    .port_info 6 /OUTPUT 128 "READ_DATA";
    .port_info 7 /OUTPUT 1 "READ_EMPT";
v00000000011d2860_0 .net "LPCE_CLKi", 0 0, L_00000000011aa200;  alias, 1 drivers
v00000000011d3e40_0 .net "LPCE_DATi", 0 0, L_00000000011d98a0;  alias, 1 drivers
v00000000011d2fe0_0 .net "READ_CLK", 0 0, v00000000011d9440_0;  alias, 1 drivers
v00000000011d2c20_0 .net "READ_DATA", 127 0, L_00000000011aa350;  alias, 1 drivers
v00000000011d3ee0_0 .net "READ_EMPT", 0 0, v00000000011aafa0_0;  alias, 1 drivers
v00000000011d2cc0_0 .net "READ_EN", 0 0, v00000000011daac0_0;  alias, 1 drivers
v00000000011d3260_0 .net "READ_RSTn", 0 0, v00000000011da520_0;  alias, 1 drivers
v00000000011d3620_0 .net "SYNC", 0 0, L_00000000015ac450;  alias, 1 drivers
v00000000011d39e0_0 .net "WR_CLK", 0 0, L_000000000116fe00;  1 drivers
v00000000011d2e00_0 .net "WR_DATA", 127 0, v00000000011d2720_0;  1 drivers
v00000000011d3080_0 .net "WR_EN", 0 0, L_0000000001170500;  1 drivers
v00000000011d20e0_0 .var "WR_RSTn", 0 0;
v00000000011d3440_0 .var "WR_RSTn0", 0 0;
L_00000000015ac810 .reduce/nor v00000000011d20e0_0;
S_0000000001154ce0 .scope module, "FIFO1" "async_fifo" 4 33, 5 20 0, S_00000000011574d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wrst_n";
    .port_info 2 /INPUT 1 "winc";
    .port_info 3 /INPUT 128 "wdata";
    .port_info 4 /OUTPUT 1 "wfull";
    .port_info 5 /OUTPUT 1 "awfull";
    .port_info 6 /INPUT 1 "rclk";
    .port_info 7 /INPUT 1 "rrst_n";
    .port_info 8 /INPUT 1 "rinc";
    .port_info 9 /OUTPUT 128 "rdata";
    .port_info 10 /OUTPUT 1 "rempty";
    .port_info 11 /OUTPUT 1 "arempty";
P_0000000001154e70 .param/l "ASIZE" 0 5 24, +C4<00000000000000000000000000000100>;
P_0000000001154ea8 .param/l "DSIZE" 0 5 23, +C4<00000000000000000000000010000000>;
P_0000000001154ee0 .param/str "FALLTHROUGH" 0 5 25, "TRUE";
v00000000011ce200_0 .net "arempty", 0 0, v00000000011ac4e0_0;  1 drivers
v00000000011ce5c0_0 .net "awfull", 0 0, v00000000011cf9c0_0;  1 drivers
v00000000011ce7a0_0 .net "raddr", 3 0, L_00000000015ae250;  1 drivers
v00000000011cf420_0 .net "rclk", 0 0, v00000000011d9440_0;  alias, 1 drivers
v00000000011cf4c0_0 .net "rdata", 127 0, L_00000000011aa350;  alias, 1 drivers
v00000000011ce840_0 .net "rempty", 0 0, v00000000011aafa0_0;  alias, 1 drivers
v00000000011ce980_0 .net "rinc", 0 0, v00000000011daac0_0;  alias, 1 drivers
v00000000011cea20_0 .net "rptr", 4 0, v000000000119d9c0_0;  1 drivers
v00000000011ceb60_0 .net "rq2_wptr", 4 0, v0000000001119530_0;  1 drivers
v00000000011cec00_0 .net "rrst_n", 0 0, v00000000011da520_0;  alias, 1 drivers
v00000000011ceca0_0 .net "waddr", 3 0, L_00000000015ac1d0;  1 drivers
v00000000011cf600_0 .net "wclk", 0 0, L_000000000116fe00;  alias, 1 drivers
v00000000011cede0_0 .net "wdata", 127 0, v00000000011d2720_0;  alias, 1 drivers
v00000000011cee80_0 .net "wfull", 0 0, v00000000011ce0c0_0;  1 drivers
v00000000011cef20_0 .net "winc", 0 0, L_0000000001170500;  alias, 1 drivers
v00000000011cefc0_0 .net "wptr", 4 0, v00000000011ce480_0;  1 drivers
v00000000011d3d00_0 .net "wq2_rptr", 4 0, v000000000119cde0_0;  1 drivers
v00000000011d2a40_0 .net "wrst_n", 0 0, v00000000011d20e0_0;  1 drivers
S_0000000001154ff0 .scope module, "fifomem" "fifomem" 5 83, 6 20 0, S_0000000001154ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wclken";
    .port_info 2 /INPUT 4 "waddr";
    .port_info 3 /INPUT 128 "wdata";
    .port_info 4 /INPUT 1 "wfull";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rclken";
    .port_info 7 /INPUT 4 "raddr";
    .port_info 8 /OUTPUT 128 "rdata";
P_0000000001151370 .param/l "ADDRSIZE" 0 6 24, +C4<00000000000000000000000000000100>;
P_00000000011513a8 .param/l "DATASIZE" 0 6 23, +C4<00000000000000000000000010000000>;
P_00000000011513e0 .param/l "DEPTH" 1 6 38, +C4<000000000000000000000000000000010000>;
P_0000000001151418 .param/str "FALLTHROUGH" 0 6 25, "TRUE";
v00000000011ac620 .array "mem", 15 0, 127 0;
v00000000011ac580_0 .net "raddr", 3 0, L_00000000015ae250;  alias, 1 drivers
v00000000011acb20_0 .net "rclk", 0 0, v00000000011d9440_0;  alias, 1 drivers
v00000000011abfe0_0 .net "rclken", 0 0, v00000000011daac0_0;  alias, 1 drivers
v00000000011abc20_0 .net "rdata", 127 0, L_00000000011aa350;  alias, 1 drivers
v00000000011aca80_0 .net "waddr", 3 0, L_00000000015ac1d0;  alias, 1 drivers
v00000000011ac3a0_0 .net "wclk", 0 0, L_000000000116fe00;  alias, 1 drivers
v00000000011ac800_0 .net "wclken", 0 0, L_0000000001170500;  alias, 1 drivers
v00000000011aba40_0 .net "wdata", 127 0, v00000000011d2720_0;  alias, 1 drivers
v00000000011ab360_0 .net "wfull", 0 0, v00000000011ce0c0_0;  alias, 1 drivers
E_00000000011b70a0 .event posedge, v00000000011ac3a0_0;
S_0000000001151460 .scope generate, "fallthrough" "fallthrough" 6 49, 6 49 0, S_0000000001154ff0;
 .timescale -9 -12;
L_00000000011aa350 .functor BUFZ 128, L_00000000015ac270, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v00000000011ab9a0_0 .net *"_ivl_0", 127 0, L_00000000015ac270;  1 drivers
v00000000011ab2c0_0 .net *"_ivl_2", 5 0, L_00000000015ac770;  1 drivers
L_0000000001564580 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000011ab400_0 .net *"_ivl_5", 1 0, L_0000000001564580;  1 drivers
L_00000000015ac270 .array/port v00000000011ac620, L_00000000015ac770;
L_00000000015ac770 .concat [ 4 2 0 0], L_00000000015ae250, L_0000000001564580;
S_00000000011515f0 .scope module, "rptr_empty" "rptr_empty" 5 98, 7 20 0, S_0000000001154ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rclk";
    .port_info 1 /INPUT 1 "rrst_n";
    .port_info 2 /INPUT 1 "rinc";
    .port_info 3 /INPUT 5 "rq2_wptr";
    .port_info 4 /OUTPUT 1 "rempty";
    .port_info 5 /OUTPUT 1 "arempty";
    .port_info 6 /OUTPUT 4 "raddr";
    .port_info 7 /OUTPUT 5 "rptr";
P_00000000011b76a0 .param/l "ADDRSIZE" 0 7 23, +C4<00000000000000000000000000000100>;
L_00000000011aa430 .functor NOT 5, L_00000000015ad3f0, C4<00000>, C4<00000>, C4<00000>;
L_00000000011aa7b0 .functor AND 5, L_00000000015ac310, L_00000000011aa430, C4<11111>, C4<11111>;
L_0000000001170ab0 .functor XOR 5, L_00000000015ad850, L_00000000015ae2f0, C4<00000>, C4<00000>;
L_0000000001170420 .functor XOR 5, L_00000000015ae390, L_00000000015ae430, C4<00000>, C4<00000>;
v00000000011ab720_0 .net *"_ivl_10", 4 0, L_00000000011aa430;  1 drivers
v00000000011acd00_0 .net *"_ivl_12", 4 0, L_00000000011aa7b0;  1 drivers
v00000000011ac120_0 .net *"_ivl_16", 4 0, L_00000000015ad850;  1 drivers
v00000000011abf40_0 .net *"_ivl_18", 3 0, L_00000000015ad7b0;  1 drivers
v00000000011ab220_0 .net *"_ivl_2", 4 0, L_00000000015ac310;  1 drivers
L_0000000001564658 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000011ac760_0 .net *"_ivl_20", 0 0, L_0000000001564658;  1 drivers
L_00000000015646a0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000000011acbc0_0 .net/2u *"_ivl_24", 4 0, L_00000000015646a0;  1 drivers
v00000000011abcc0_0 .net *"_ivl_26", 4 0, L_00000000015ad8f0;  1 drivers
v00000000011ac8a0_0 .net *"_ivl_28", 4 0, L_00000000015ae390;  1 drivers
v00000000011abb80_0 .net *"_ivl_30", 3 0, L_00000000015adad0;  1 drivers
L_00000000015646e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000011aaf00_0 .net *"_ivl_32", 0 0, L_00000000015646e8;  1 drivers
L_0000000001564730 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000000011ac1c0_0 .net/2u *"_ivl_34", 4 0, L_0000000001564730;  1 drivers
v00000000011abd60_0 .net *"_ivl_36", 4 0, L_00000000015ae430;  1 drivers
L_00000000015645c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000011ac260_0 .net *"_ivl_5", 3 0, L_00000000015645c8;  1 drivers
v00000000011ac300_0 .net *"_ivl_6", 4 0, L_00000000015ad3f0;  1 drivers
L_0000000001564610 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000011ac440_0 .net *"_ivl_9", 3 0, L_0000000001564610;  1 drivers
v00000000011ac4e0_0 .var "arempty", 0 0;
v00000000011ac940_0 .net "arempty_val", 0 0, L_00000000015ac3b0;  1 drivers
v00000000011ab7c0_0 .net "raddr", 3 0, L_00000000015ae250;  alias, 1 drivers
v00000000011ac9e0_0 .var "rbin", 4 0;
v00000000011acda0_0 .net "rbinnext", 4 0, L_00000000015ae2f0;  1 drivers
v00000000011ab860_0 .net "rclk", 0 0, v00000000011d9440_0;  alias, 1 drivers
v00000000011aafa0_0 .var "rempty", 0 0;
v00000000011ab040_0 .net "rempty_val", 0 0, L_00000000015ae570;  1 drivers
v00000000011ab0e0_0 .net "rgraynext", 4 0, L_0000000001170ab0;  1 drivers
v00000000011ab180_0 .net "rgraynextm1", 4 0, L_0000000001170420;  1 drivers
v00000000011ab4a0_0 .net "rinc", 0 0, v00000000011daac0_0;  alias, 1 drivers
v000000000119d9c0_0 .var "rptr", 4 0;
v000000000119c480_0 .net "rq2_wptr", 4 0, v0000000001119530_0;  alias, 1 drivers
v000000000119c7a0_0 .net "rrst_n", 0 0, v00000000011da520_0;  alias, 1 drivers
E_00000000011b74e0/0 .event negedge, v000000000119c7a0_0;
E_00000000011b74e0/1 .event posedge, v00000000011acb20_0;
E_00000000011b74e0 .event/or E_00000000011b74e0/0, E_00000000011b74e0/1;
L_00000000015ae250 .part v00000000011ac9e0_0, 0, 4;
L_00000000015ac310 .concat [ 1 4 0 0], v00000000011daac0_0, L_00000000015645c8;
L_00000000015ad3f0 .concat [ 1 4 0 0], v00000000011aafa0_0, L_0000000001564610;
L_00000000015ae2f0 .arith/sum 5, v00000000011ac9e0_0, L_00000000011aa7b0;
L_00000000015ad7b0 .part L_00000000015ae2f0, 1, 4;
L_00000000015ad850 .concat [ 4 1 0 0], L_00000000015ad7b0, L_0000000001564658;
L_00000000015ad8f0 .arith/sum 5, L_00000000015ae2f0, L_00000000015646a0;
L_00000000015adad0 .part L_00000000015ad8f0, 1, 4;
L_00000000015ae390 .concat [ 4 1 0 0], L_00000000015adad0, L_00000000015646e8;
L_00000000015ae430 .arith/sum 5, L_00000000015ae2f0, L_0000000001564730;
L_00000000015ae570 .cmp/eq 5, L_0000000001170ab0, v0000000001119530_0;
L_00000000015ac3b0 .cmp/eq 5, L_0000000001170420, v0000000001119530_0;
S_0000000001140cf0 .scope module, "sync_r2w" "sync_r2w" 5 48, 8 20 0, S_0000000001154ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wrst_n";
    .port_info 2 /INPUT 5 "rptr";
    .port_info 3 /OUTPUT 5 "wq2_rptr";
P_00000000011b6e20 .param/l "ASIZE" 0 8 23, +C4<00000000000000000000000000000100>;
v000000000119d740_0 .net "rptr", 4 0, v000000000119d9c0_0;  alias, 1 drivers
v000000000119d880_0 .net "wclk", 0 0, L_000000000116fe00;  alias, 1 drivers
v000000000119dc40_0 .var "wq1_rptr", 4 0;
v000000000119cde0_0 .var "wq2_rptr", 4 0;
v000000000119cf20_0 .net "wrst_n", 0 0, v00000000011d20e0_0;  alias, 1 drivers
E_00000000011b69e0/0 .event negedge, v000000000119cf20_0;
E_00000000011b69e0/1 .event posedge, v00000000011ac3a0_0;
E_00000000011b69e0 .event/or E_00000000011b69e0/0, E_00000000011b69e0/1;
S_0000000001140e80 .scope module, "sync_w2r" "sync_w2r" 5 59, 9 20 0, S_0000000001154ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rclk";
    .port_info 1 /INPUT 1 "rrst_n";
    .port_info 2 /OUTPUT 5 "rq2_wptr";
    .port_info 3 /INPUT 5 "wptr";
P_00000000011b6a20 .param/l "ASIZE" 0 9 23, +C4<00000000000000000000000000000100>;
v000000000119de20_0 .net "rclk", 0 0, v00000000011d9440_0;  alias, 1 drivers
v0000000001118ef0_0 .var "rq1_wptr", 4 0;
v0000000001119530_0 .var "rq2_wptr", 4 0;
v0000000001119210_0 .net "rrst_n", 0 0, v00000000011da520_0;  alias, 1 drivers
v0000000001118a90_0 .net "wptr", 4 0, v00000000011ce480_0;  alias, 1 drivers
S_000000000113a820 .scope module, "wptr_full" "wptr_full" 5 69, 10 20 0, S_0000000001154ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wrst_n";
    .port_info 2 /INPUT 1 "winc";
    .port_info 3 /INPUT 5 "wq2_rptr";
    .port_info 4 /OUTPUT 1 "wfull";
    .port_info 5 /OUTPUT 1 "awfull";
    .port_info 6 /OUTPUT 4 "waddr";
    .port_info 7 /OUTPUT 5 "wptr";
P_00000000011b6920 .param/l "ADDRSIZE" 0 10 23, +C4<00000000000000000000000000000100>;
L_00000000011aad60 .functor NOT 5, L_00000000015ac590, C4<00000>, C4<00000>, C4<00000>;
L_00000000011a9ef0 .functor AND 5, L_00000000015ade90, L_00000000011aad60, C4<11111>, C4<11111>;
L_00000000011aa2e0 .functor XOR 5, L_00000000015ae110, L_00000000015ad5d0, C4<00000>, C4<00000>;
L_00000000011a9fd0 .functor XOR 5, L_00000000015adf30, L_00000000015ac090, C4<00000>, C4<00000>;
L_00000000011a9f60 .functor NOT 2, L_00000000015ac6d0, C4<00>, C4<00>, C4<00>;
L_00000000011aa6d0 .functor NOT 2, L_00000000015ad350, C4<00>, C4<00>, C4<00>;
v0000000001119490_0 .net *"_ivl_10", 4 0, L_00000000011aad60;  1 drivers
v0000000001119990_0 .net *"_ivl_12", 4 0, L_00000000011a9ef0;  1 drivers
v0000000001118130_0 .net *"_ivl_16", 4 0, L_00000000015ae110;  1 drivers
v0000000001117e10_0 .net *"_ivl_18", 3 0, L_00000000015acef0;  1 drivers
v00000000011cfba0_0 .net *"_ivl_2", 4 0, L_00000000015ade90;  1 drivers
L_0000000001564460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000011cfc40_0 .net *"_ivl_20", 0 0, L_0000000001564460;  1 drivers
L_00000000015644a8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000000011cfd80_0 .net/2u *"_ivl_24", 4 0, L_00000000015644a8;  1 drivers
v00000000011cf920_0 .net *"_ivl_26", 4 0, L_00000000015add50;  1 drivers
v00000000011ce340_0 .net *"_ivl_28", 4 0, L_00000000015adf30;  1 drivers
v00000000011cf6a0_0 .net *"_ivl_30", 3 0, L_00000000015ac630;  1 drivers
L_00000000015644f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000011cf1a0_0 .net *"_ivl_32", 0 0, L_00000000015644f0;  1 drivers
L_0000000001564538 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000000011cf560_0 .net/2u *"_ivl_34", 4 0, L_0000000001564538;  1 drivers
v00000000011cf740_0 .net *"_ivl_36", 4 0, L_00000000015ac090;  1 drivers
v00000000011cfb00_0 .net *"_ivl_41", 1 0, L_00000000015ac6d0;  1 drivers
v00000000011ceac0_0 .net *"_ivl_42", 1 0, L_00000000011a9f60;  1 drivers
v00000000011cf880_0 .net *"_ivl_45", 2 0, L_00000000015ae1b0;  1 drivers
v00000000011cf7e0_0 .net *"_ivl_46", 4 0, L_00000000015ad2b0;  1 drivers
L_00000000015643d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000011cf100_0 .net *"_ivl_5", 3 0, L_00000000015643d0;  1 drivers
v00000000011ce2a0_0 .net *"_ivl_51", 1 0, L_00000000015ad350;  1 drivers
v00000000011cf240_0 .net *"_ivl_52", 1 0, L_00000000011aa6d0;  1 drivers
v00000000011cf060_0 .net *"_ivl_55", 2 0, L_00000000015acdb0;  1 drivers
v00000000011cf2e0_0 .net *"_ivl_56", 4 0, L_00000000015ace50;  1 drivers
v00000000011ce8e0_0 .net *"_ivl_6", 4 0, L_00000000015ac590;  1 drivers
L_0000000001564418 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000011cf380_0 .net *"_ivl_9", 3 0, L_0000000001564418;  1 drivers
v00000000011cf9c0_0 .var "awfull", 0 0;
v00000000011cfa60_0 .net "awfull_val", 0 0, L_00000000015acf90;  1 drivers
v00000000011cfce0_0 .net "waddr", 3 0, L_00000000015ac1d0;  alias, 1 drivers
v00000000011ce660_0 .var "wbin", 4 0;
v00000000011cfe20_0 .net "wbinnext", 4 0, L_00000000015ad5d0;  1 drivers
v00000000011ce520_0 .net "wclk", 0 0, L_000000000116fe00;  alias, 1 drivers
v00000000011ce0c0_0 .var "wfull", 0 0;
v00000000011ce020_0 .net "wfull_val", 0 0, L_00000000015acd10;  1 drivers
v00000000011ce3e0_0 .net "wgraynext", 4 0, L_00000000011aa2e0;  1 drivers
v00000000011ce700_0 .net "wgraynextp1", 4 0, L_00000000011a9fd0;  1 drivers
v00000000011cfec0_0 .net "winc", 0 0, L_0000000001170500;  alias, 1 drivers
v00000000011ce480_0 .var "wptr", 4 0;
v00000000011ced40_0 .net "wq2_rptr", 4 0, v000000000119cde0_0;  alias, 1 drivers
v00000000011ce160_0 .net "wrst_n", 0 0, v00000000011d20e0_0;  alias, 1 drivers
L_00000000015ac1d0 .part v00000000011ce660_0, 0, 4;
L_00000000015ade90 .concat [ 1 4 0 0], L_0000000001170500, L_00000000015643d0;
L_00000000015ac590 .concat [ 1 4 0 0], v00000000011ce0c0_0, L_0000000001564418;
L_00000000015ad5d0 .arith/sum 5, v00000000011ce660_0, L_00000000011a9ef0;
L_00000000015acef0 .part L_00000000015ad5d0, 1, 4;
L_00000000015ae110 .concat [ 4 1 0 0], L_00000000015acef0, L_0000000001564460;
L_00000000015add50 .arith/sum 5, L_00000000015ad5d0, L_00000000015644a8;
L_00000000015ac630 .part L_00000000015add50, 1, 4;
L_00000000015adf30 .concat [ 4 1 0 0], L_00000000015ac630, L_00000000015644f0;
L_00000000015ac090 .arith/sum 5, L_00000000015ad5d0, L_0000000001564538;
L_00000000015ac6d0 .part v000000000119cde0_0, 3, 2;
L_00000000015ae1b0 .part v000000000119cde0_0, 0, 3;
L_00000000015ad2b0 .concat [ 3 2 0 0], L_00000000015ae1b0, L_00000000011a9f60;
L_00000000015acd10 .cmp/eq 5, L_00000000011aa2e0, L_00000000015ad2b0;
L_00000000015ad350 .part v000000000119cde0_0, 3, 2;
L_00000000015acdb0 .part v000000000119cde0_0, 0, 3;
L_00000000015ace50 .concat [ 3 2 0 0], L_00000000015acdb0, L_00000000011aa6d0;
L_00000000015acf90 .cmp/eq 5, L_00000000011a9fd0, L_00000000015ace50;
S_0000000001161fc0 .scope module, "LPCE_rx_front" "LPCE_rx_front" 4 48, 4 68 0, S_00000000011574d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "LPCE_DATi";
    .port_info 1 /INPUT 1 "LPCE_CLKi";
    .port_info 2 /INPUT 1 "RSTi";
    .port_info 3 /OUTPUT 1 "SYNC";
    .port_info 4 /OUTPUT 1 "FIFO_CLK";
    .port_info 5 /OUTPUT 128 "FIFO_DATA";
    .port_info 6 /OUTPUT 1 "FIFO_WR";
L_0000000001170500 .functor BUFZ 1, L_00000000015ac450, C4<0>, C4<0>, C4<0>;
L_000000000116fe00 .functor BUFZ 1, L_00000000011aa200, C4<0>, C4<0>, C4<0>;
v00000000011d2680_0 .net "FIFO_CLK", 0 0, L_000000000116fe00;  alias, 1 drivers
v00000000011d2720_0 .var "FIFO_DATA", 127 0;
v00000000011d31c0_0 .net "FIFO_WR", 0 0, L_0000000001170500;  alias, 1 drivers
v00000000011d3da0_0 .net "LPCE_CLKi", 0 0, L_00000000011aa200;  alias, 1 drivers
v00000000011d2ae0_0 .net "LPCE_DATi", 0 0, L_00000000011d98a0;  alias, 1 drivers
v00000000011d2d60_0 .net "RSTi", 0 0, L_00000000015ac810;  1 drivers
v00000000011d2040_0 .net "SYNC", 0 0, L_00000000015ac450;  alias, 1 drivers
v00000000011d2f40_0 .var "SeqReg", 154 0;
v00000000011d2b80_0 .net *"_ivl_1", 9 0, L_00000000015ae610;  1 drivers
L_0000000001564778 .functor BUFT 1, C4<1010101010>, C4<0>, C4<0>, C4<0>;
v00000000011d3580_0 .net/2u *"_ivl_2", 9 0, L_0000000001564778;  1 drivers
E_00000000011b77e0 .event edge, v00000000011d2f40_0;
E_00000000011b76e0 .event posedge, v00000000011d3da0_0;
L_00000000015ae610 .part v00000000011d2f40_0, 145, 10;
L_00000000015ac450 .cmp/eq 10, L_00000000015ae610, L_0000000001564778;
S_0000000001162150 .scope module, "TxU" "LPCE_tx" 3 31, 11 15 0, S_0000000001157230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Tx_CLKi";
    .port_info 1 /OUTPUT 1 "LPCE_DATo";
    .port_info 2 /OUTPUT 1 "LPCE_CLKo";
    .port_info 3 /INPUT 1 "WR_CLK";
    .port_info 4 /INPUT 1 "WR_RSTn";
    .port_info 5 /INPUT 1 "WR_EN";
    .port_info 6 /OUTPUT 1 "WR_FULL";
    .port_info 7 /INPUT 128 "WR_DATA";
v00000000011d7d90_0 .net "FIFO_DATA", 127 0, L_00000000011aa5f0;  1 drivers
v00000000011d7ed0_0 .net "FIFO_EMPT", 0 0, v00000000011d40f0_0;  1 drivers
v00000000011d7f70_0 .net "FIFO_READ", 0 0, L_00000000011aa190;  1 drivers
v00000000011da340_0 .net "LPCE_CLKo", 0 0, L_00000000011aa200;  alias, 1 drivers
v00000000011d9260_0 .net "LPCE_DATo", 0 0, L_00000000011d98a0;  alias, 1 drivers
v00000000011d9bc0_0 .net "Tx_CLKi", 0 0, v00000000011da020_0;  alias, 1 drivers
v00000000011d9a80_0 .var "Tx_RST", 0 0;
v00000000011d9d00_0 .var "Tx_RST0", 0 0;
v00000000011d9080_0 .net "WR_CLK", 0 0, v00000000011d99e0_0;  alias, 1 drivers
v00000000011dae80_0 .net "WR_DATA", 127 0, v00000000011da700_0;  alias, 1 drivers
v00000000011da480_0 .net "WR_EN", 0 0, v00000000011da200_0;  alias, 1 drivers
v00000000011da5c0_0 .net "WR_FULL", 0 0, v00000000011d8790_0;  alias, 1 drivers
v00000000011d9e40_0 .net "WR_RSTn", 0 0, v00000000011d9b20_0;  alias, 1 drivers
L_00000000015ac130 .reduce/nor v00000000011d9a80_0;
S_00000000011622e0 .scope module, "FIFO1" "async_fifo" 11 49, 5 20 0, S_0000000001162150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wrst_n";
    .port_info 2 /INPUT 1 "winc";
    .port_info 3 /INPUT 128 "wdata";
    .port_info 4 /OUTPUT 1 "wfull";
    .port_info 5 /OUTPUT 1 "awfull";
    .port_info 6 /INPUT 1 "rclk";
    .port_info 7 /INPUT 1 "rrst_n";
    .port_info 8 /INPUT 1 "rinc";
    .port_info 9 /OUTPUT 128 "rdata";
    .port_info 10 /OUTPUT 1 "rempty";
    .port_info 11 /OUTPUT 1 "arempty";
P_0000000001151780 .param/l "ASIZE" 0 5 24, +C4<00000000000000000000000000000100>;
P_00000000011517b8 .param/l "DSIZE" 0 5 23, +C4<00000000000000000000000010000000>;
P_00000000011517f0 .param/str "FALLTHROUGH" 0 5 25, "TRUE";
v00000000011d8470_0 .net "arempty", 0 0, v00000000011d4ff0_0;  1 drivers
v00000000011d8510_0 .net "awfull", 0 0, v00000000011d85b0_0;  1 drivers
v00000000011d8150_0 .net "raddr", 3 0, L_00000000015ae070;  1 drivers
v00000000011d7110_0 .net "rclk", 0 0, v00000000011da020_0;  alias, 1 drivers
v00000000011d7b10_0 .net "rdata", 127 0, L_00000000011aa5f0;  alias, 1 drivers
v00000000011d7a70_0 .net "rempty", 0 0, v00000000011d40f0_0;  alias, 1 drivers
v00000000011d7570_0 .net "rinc", 0 0, L_00000000011aa190;  alias, 1 drivers
v00000000011d8a10_0 .net "rptr", 4 0, v00000000011d5630_0;  1 drivers
v00000000011d72f0_0 .net "rq2_wptr", 4 0, v00000000011d58b0_0;  1 drivers
v00000000011d8d30_0 .net "rrst_n", 0 0, L_00000000015ac130;  1 drivers
v00000000011d7750_0 .net "waddr", 3 0, L_00000000011dade0;  1 drivers
v00000000011d7390_0 .net "wclk", 0 0, v00000000011d99e0_0;  alias, 1 drivers
v00000000011d77f0_0 .net "wdata", 127 0, v00000000011da700_0;  alias, 1 drivers
v00000000011d8650_0 .net "wfull", 0 0, v00000000011d8790_0;  alias, 1 drivers
v00000000011d8bf0_0 .net "winc", 0 0, v00000000011da200_0;  alias, 1 drivers
v00000000011d8e70_0 .net "wptr", 4 0, v00000000011d80b0_0;  1 drivers
v00000000011d8ab0_0 .net "wq2_rptr", 4 0, v00000000011d53b0_0;  1 drivers
v00000000011d8290_0 .net "wrst_n", 0 0, v00000000011d9b20_0;  alias, 1 drivers
S_00000000011612e0 .scope module, "fifomem" "fifomem" 5 83, 6 20 0, S_00000000011622e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wclken";
    .port_info 2 /INPUT 4 "waddr";
    .port_info 3 /INPUT 128 "wdata";
    .port_info 4 /INPUT 1 "wfull";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rclken";
    .port_info 7 /INPUT 4 "raddr";
    .port_info 8 /OUTPUT 128 "rdata";
P_0000000001161470 .param/l "ADDRSIZE" 0 6 24, +C4<00000000000000000000000000000100>;
P_00000000011614a8 .param/l "DATASIZE" 0 6 23, +C4<00000000000000000000000010000000>;
P_00000000011614e0 .param/l "DEPTH" 1 6 38, +C4<000000000000000000000000000000010000>;
P_0000000001161518 .param/str "FALLTHROUGH" 0 6 25, "TRUE";
v00000000011d34e0 .array "mem", 15 0, 127 0;
v00000000011d3a80_0 .net "raddr", 3 0, L_00000000015ae070;  alias, 1 drivers
v00000000011d3120_0 .net "rclk", 0 0, v00000000011da020_0;  alias, 1 drivers
v00000000011d2220_0 .net "rclken", 0 0, L_00000000011aa190;  alias, 1 drivers
v00000000011d3760_0 .net "rdata", 127 0, L_00000000011aa5f0;  alias, 1 drivers
v00000000011d2400_0 .net "waddr", 3 0, L_00000000011dade0;  alias, 1 drivers
v00000000011d2900_0 .net "wclk", 0 0, v00000000011d99e0_0;  alias, 1 drivers
v00000000011d29a0_0 .net "wclken", 0 0, v00000000011da200_0;  alias, 1 drivers
v00000000011d33a0_0 .net "wdata", 127 0, v00000000011da700_0;  alias, 1 drivers
v00000000011d3b20_0 .net "wfull", 0 0, v00000000011d8790_0;  alias, 1 drivers
E_00000000011b6aa0 .event posedge, v00000000011d2900_0;
S_0000000001161560 .scope generate, "fallthrough" "fallthrough" 6 49, 6 49 0, S_00000000011612e0;
 .timescale -9 -12;
L_00000000011aa5f0 .functor BUFZ 128, L_00000000015acc70, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v00000000011d2ea0_0 .net *"_ivl_0", 127 0, L_00000000015acc70;  1 drivers
v00000000011d2180_0 .net *"_ivl_2", 5 0, L_00000000015ad530;  1 drivers
L_00000000015641d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000011d27c0_0 .net *"_ivl_5", 1 0, L_00000000015641d8;  1 drivers
L_00000000015acc70 .array/port v00000000011d34e0, L_00000000015ad530;
L_00000000015ad530 .concat [ 4 2 0 0], L_00000000015ae070, L_00000000015641d8;
S_0000000001134100 .scope module, "rptr_empty" "rptr_empty" 5 98, 7 20 0, S_00000000011622e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rclk";
    .port_info 1 /INPUT 1 "rrst_n";
    .port_info 2 /INPUT 1 "rinc";
    .port_info 3 /INPUT 5 "rq2_wptr";
    .port_info 4 /OUTPUT 1 "rempty";
    .port_info 5 /OUTPUT 1 "arempty";
    .port_info 6 /OUTPUT 4 "raddr";
    .port_info 7 /OUTPUT 5 "rptr";
P_00000000011b6960 .param/l "ADDRSIZE" 0 7 23, +C4<00000000000000000000000000000100>;
L_00000000011aadd0 .functor NOT 5, L_00000000015ac950, C4<00000>, C4<00000>, C4<00000>;
L_00000000011aa120 .functor AND 5, L_00000000015ad490, L_00000000011aadd0, C4<11111>, C4<11111>;
L_00000000011aa270 .functor XOR 5, L_00000000015aca90, L_00000000015ae6b0, C4<00000>, C4<00000>;
L_00000000011aac80 .functor XOR 5, L_00000000015ad710, L_00000000015ae750, C4<00000>, C4<00000>;
v00000000011d36c0_0 .net *"_ivl_10", 4 0, L_00000000011aadd0;  1 drivers
v00000000011d22c0_0 .net *"_ivl_12", 4 0, L_00000000011aa120;  1 drivers
v00000000011d2360_0 .net *"_ivl_16", 4 0, L_00000000015aca90;  1 drivers
v00000000011d3800_0 .net *"_ivl_18", 3 0, L_00000000015ac4f0;  1 drivers
v00000000011d38a0_0 .net *"_ivl_2", 4 0, L_00000000015ad490;  1 drivers
L_00000000015642b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000011d3940_0 .net *"_ivl_20", 0 0, L_00000000015642b0;  1 drivers
L_00000000015642f8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000000011d3bc0_0 .net/2u *"_ivl_24", 4 0, L_00000000015642f8;  1 drivers
v00000000011d3c60_0 .net *"_ivl_26", 4 0, L_00000000015ad990;  1 drivers
v00000000011d24a0_0 .net *"_ivl_28", 4 0, L_00000000015ad710;  1 drivers
v00000000011d2540_0 .net *"_ivl_30", 3 0, L_00000000015acb30;  1 drivers
L_0000000001564340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000011d25e0_0 .net *"_ivl_32", 0 0, L_0000000001564340;  1 drivers
L_0000000001564388 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000000011d4e10_0 .net/2u *"_ivl_34", 4 0, L_0000000001564388;  1 drivers
v00000000011d5090_0 .net *"_ivl_36", 4 0, L_00000000015ae750;  1 drivers
L_0000000001564220 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000011d42d0_0 .net *"_ivl_5", 3 0, L_0000000001564220;  1 drivers
v00000000011d4eb0_0 .net *"_ivl_6", 4 0, L_00000000015ac950;  1 drivers
L_0000000001564268 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000011d5590_0 .net *"_ivl_9", 3 0, L_0000000001564268;  1 drivers
v00000000011d4ff0_0 .var "arempty", 0 0;
v00000000011d5130_0 .net "arempty_val", 0 0, L_00000000015adcb0;  1 drivers
v00000000011d4050_0 .net "raddr", 3 0, L_00000000015ae070;  alias, 1 drivers
v00000000011d5b30_0 .var "rbin", 4 0;
v00000000011d4af0_0 .net "rbinnext", 4 0, L_00000000015ae6b0;  1 drivers
v00000000011d4370_0 .net "rclk", 0 0, v00000000011da020_0;  alias, 1 drivers
v00000000011d40f0_0 .var "rempty", 0 0;
v00000000011d5a90_0 .net "rempty_val", 0 0, L_00000000015adc10;  1 drivers
v00000000011d5d10_0 .net "rgraynext", 4 0, L_00000000011aa270;  1 drivers
v00000000011d5db0_0 .net "rgraynextm1", 4 0, L_00000000011aac80;  1 drivers
v00000000011d51d0_0 .net "rinc", 0 0, L_00000000011aa190;  alias, 1 drivers
v00000000011d5630_0 .var "rptr", 4 0;
v00000000011d4b90_0 .net "rq2_wptr", 4 0, v00000000011d58b0_0;  alias, 1 drivers
v00000000011d47d0_0 .net "rrst_n", 0 0, L_00000000015ac130;  alias, 1 drivers
E_00000000011b6e60/0 .event negedge, v00000000011d47d0_0;
E_00000000011b6e60/1 .event posedge, v00000000011d3120_0;
E_00000000011b6e60 .event/or E_00000000011b6e60/0, E_00000000011b6e60/1;
L_00000000015ae070 .part v00000000011d5b30_0, 0, 4;
L_00000000015ad490 .concat [ 1 4 0 0], L_00000000011aa190, L_0000000001564220;
L_00000000015ac950 .concat [ 1 4 0 0], v00000000011d40f0_0, L_0000000001564268;
L_00000000015ae6b0 .arith/sum 5, v00000000011d5b30_0, L_00000000011aa120;
L_00000000015ac4f0 .part L_00000000015ae6b0, 1, 4;
L_00000000015aca90 .concat [ 4 1 0 0], L_00000000015ac4f0, L_00000000015642b0;
L_00000000015ad990 .arith/sum 5, L_00000000015ae6b0, L_00000000015642f8;
L_00000000015acb30 .part L_00000000015ad990, 1, 4;
L_00000000015ad710 .concat [ 4 1 0 0], L_00000000015acb30, L_0000000001564340;
L_00000000015ae750 .arith/sum 5, L_00000000015ae6b0, L_0000000001564388;
L_00000000015adc10 .cmp/eq 5, L_00000000011aa270, v00000000011d58b0_0;
L_00000000015adcb0 .cmp/eq 5, L_00000000011aac80, v00000000011d58b0_0;
S_0000000001134290 .scope module, "sync_r2w" "sync_r2w" 5 48, 8 20 0, S_00000000011622e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wrst_n";
    .port_info 2 /INPUT 5 "rptr";
    .port_info 3 /OUTPUT 5 "wq2_rptr";
P_00000000011b6ce0 .param/l "ASIZE" 0 8 23, +C4<00000000000000000000000000000100>;
v00000000011d4870_0 .net "rptr", 4 0, v00000000011d5630_0;  alias, 1 drivers
v00000000011d5810_0 .net "wclk", 0 0, v00000000011d99e0_0;  alias, 1 drivers
v00000000011d4230_0 .var "wq1_rptr", 4 0;
v00000000011d53b0_0 .var "wq2_rptr", 4 0;
v00000000011d5270_0 .net "wrst_n", 0 0, v00000000011d9b20_0;  alias, 1 drivers
E_00000000011b6a60/0 .event negedge, v00000000011d5270_0;
E_00000000011b6a60/1 .event posedge, v00000000011d2900_0;
E_00000000011b6a60 .event/or E_00000000011b6a60/0, E_00000000011b6a60/1;
S_00000000011d69c0 .scope module, "sync_w2r" "sync_w2r" 5 59, 9 20 0, S_00000000011622e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rclk";
    .port_info 1 /INPUT 1 "rrst_n";
    .port_info 2 /OUTPUT 5 "rq2_wptr";
    .port_info 3 /INPUT 5 "wptr";
P_00000000011b7460 .param/l "ASIZE" 0 9 23, +C4<00000000000000000000000000000100>;
v00000000011d56d0_0 .net "rclk", 0 0, v00000000011da020_0;  alias, 1 drivers
v00000000011d5770_0 .var "rq1_wptr", 4 0;
v00000000011d58b0_0 .var "rq2_wptr", 4 0;
v00000000011d4c30_0 .net "rrst_n", 0 0, L_00000000015ac130;  alias, 1 drivers
v00000000011d4550_0 .net "wptr", 4 0, v00000000011d80b0_0;  alias, 1 drivers
S_00000000011d6510 .scope module, "wptr_full" "wptr_full" 5 69, 10 20 0, S_00000000011622e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wrst_n";
    .port_info 2 /INPUT 1 "winc";
    .port_info 3 /INPUT 5 "wq2_rptr";
    .port_info 4 /OUTPUT 1 "wfull";
    .port_info 5 /OUTPUT 1 "awfull";
    .port_info 6 /OUTPUT 4 "waddr";
    .port_info 7 /OUTPUT 5 "wptr";
P_00000000011b6f60 .param/l "ADDRSIZE" 0 10 23, +C4<00000000000000000000000000000100>;
L_00000000011aa820 .functor NOT 5, L_00000000011dac00, C4<00000>, C4<00000>, C4<00000>;
L_00000000011aaba0 .functor AND 5, L_00000000011d9940, L_00000000011aa820, C4<11111>, C4<11111>;
L_00000000011aac10 .functor XOR 5, L_00000000011daca0, L_00000000011da2a0, C4<00000>, C4<00000>;
L_00000000011aa3c0 .functor XOR 5, L_00000000015ac9f0, L_00000000015acbd0, C4<00000>, C4<00000>;
L_00000000011aa740 .functor NOT 2, L_00000000015ae7f0, C4<00>, C4<00>, C4<00>;
L_00000000011aa580 .functor NOT 2, L_00000000015ad670, C4<00>, C4<00>, C4<00>;
v00000000011d4690_0 .net *"_ivl_10", 4 0, L_00000000011aa820;  1 drivers
v00000000011d4910_0 .net *"_ivl_12", 4 0, L_00000000011aaba0;  1 drivers
v00000000011d4190_0 .net *"_ivl_16", 4 0, L_00000000011daca0;  1 drivers
v00000000011d5450_0 .net *"_ivl_18", 3 0, L_00000000011d96c0;  1 drivers
v00000000011d4410_0 .net *"_ivl_2", 4 0, L_00000000011d9940;  1 drivers
L_00000000015640b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000011d44b0_0 .net *"_ivl_20", 0 0, L_00000000015640b8;  1 drivers
L_0000000001564100 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000000011d4d70_0 .net/2u *"_ivl_24", 4 0, L_0000000001564100;  1 drivers
v00000000011d5e50_0 .net *"_ivl_26", 4 0, L_00000000011da3e0;  1 drivers
v00000000011d45f0_0 .net *"_ivl_28", 4 0, L_00000000015ac9f0;  1 drivers
v00000000011d5950_0 .net *"_ivl_30", 3 0, L_00000000015ad0d0;  1 drivers
L_0000000001564148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000011d4730_0 .net *"_ivl_32", 0 0, L_0000000001564148;  1 drivers
L_0000000001564190 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000000011d49b0_0 .net/2u *"_ivl_34", 4 0, L_0000000001564190;  1 drivers
v00000000011d4a50_0 .net *"_ivl_36", 4 0, L_00000000015acbd0;  1 drivers
v00000000011d4cd0_0 .net *"_ivl_41", 1 0, L_00000000015ae7f0;  1 drivers
v00000000011d59f0_0 .net *"_ivl_42", 1 0, L_00000000011aa740;  1 drivers
v00000000011d5310_0 .net *"_ivl_45", 2 0, L_00000000015adb70;  1 drivers
v00000000011d5ef0_0 .net *"_ivl_46", 4 0, L_00000000015adfd0;  1 drivers
L_0000000001564028 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000011d54f0_0 .net *"_ivl_5", 3 0, L_0000000001564028;  1 drivers
v00000000011d4f50_0 .net *"_ivl_51", 1 0, L_00000000015ad670;  1 drivers
v00000000011d5bd0_0 .net *"_ivl_52", 1 0, L_00000000011aa580;  1 drivers
v00000000011d5c70_0 .net *"_ivl_55", 2 0, L_00000000015ada30;  1 drivers
v00000000011d7e30_0 .net *"_ivl_56", 4 0, L_00000000015addf0;  1 drivers
v00000000011d7bb0_0 .net *"_ivl_6", 4 0, L_00000000011dac00;  1 drivers
L_0000000001564070 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000011d81f0_0 .net *"_ivl_9", 3 0, L_0000000001564070;  1 drivers
v00000000011d85b0_0 .var "awfull", 0 0;
v00000000011d8010_0 .net "awfull_val", 0 0, L_00000000015ad170;  1 drivers
v00000000011d7930_0 .net "waddr", 3 0, L_00000000011dade0;  alias, 1 drivers
v00000000011d83d0_0 .var "wbin", 4 0;
v00000000011d71b0_0 .net "wbinnext", 4 0, L_00000000011da2a0;  1 drivers
v00000000011d76b0_0 .net "wclk", 0 0, v00000000011d99e0_0;  alias, 1 drivers
v00000000011d8790_0 .var "wfull", 0 0;
v00000000011d86f0_0 .net "wfull_val", 0 0, L_00000000015ae4d0;  1 drivers
v00000000011d8b50_0 .net "wgraynext", 4 0, L_00000000011aac10;  1 drivers
v00000000011d8830_0 .net "wgraynextp1", 4 0, L_00000000011aa3c0;  1 drivers
v00000000011d8dd0_0 .net "winc", 0 0, v00000000011da200_0;  alias, 1 drivers
v00000000011d80b0_0 .var "wptr", 4 0;
v00000000011d8970_0 .net "wq2_rptr", 4 0, v00000000011d53b0_0;  alias, 1 drivers
v00000000011d88d0_0 .net "wrst_n", 0 0, v00000000011d9b20_0;  alias, 1 drivers
L_00000000011dade0 .part v00000000011d83d0_0, 0, 4;
L_00000000011d9940 .concat [ 1 4 0 0], v00000000011da200_0, L_0000000001564028;
L_00000000011dac00 .concat [ 1 4 0 0], v00000000011d8790_0, L_0000000001564070;
L_00000000011da2a0 .arith/sum 5, v00000000011d83d0_0, L_00000000011aaba0;
L_00000000011d96c0 .part L_00000000011da2a0, 1, 4;
L_00000000011daca0 .concat [ 4 1 0 0], L_00000000011d96c0, L_00000000015640b8;
L_00000000011da3e0 .arith/sum 5, L_00000000011da2a0, L_0000000001564100;
L_00000000015ad0d0 .part L_00000000011da3e0, 1, 4;
L_00000000015ac9f0 .concat [ 4 1 0 0], L_00000000015ad0d0, L_0000000001564148;
L_00000000015acbd0 .arith/sum 5, L_00000000011da2a0, L_0000000001564190;
L_00000000015ae7f0 .part v00000000011d53b0_0, 3, 2;
L_00000000015adb70 .part v00000000011d53b0_0, 0, 3;
L_00000000015adfd0 .concat [ 3 2 0 0], L_00000000015adb70, L_00000000011aa740;
L_00000000015ae4d0 .cmp/eq 5, L_00000000011aac10, L_00000000015adfd0;
L_00000000015ad670 .part v00000000011d53b0_0, 3, 2;
L_00000000015ada30 .part v00000000011d53b0_0, 0, 3;
L_00000000015addf0 .concat [ 3 2 0 0], L_00000000015ada30, L_00000000011aa580;
L_00000000015ad170 .cmp/eq 5, L_00000000011aa3c0, L_00000000015addf0;
S_00000000011d61f0 .scope module, "LPCE_tx_front" "LPCE_tx_front" 11 38, 11 69 0, S_0000000001162150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "GCLKi";
    .port_info 1 /INPUT 1 "GRSTi";
    .port_info 2 /OUTPUT 1 "LPCE_DATo";
    .port_info 3 /OUTPUT 1 "LPCE_CLKo";
    .port_info 4 /INPUT 128 "FIFO_DATAi";
    .port_info 5 /INPUT 1 "FIFO_EMPTi";
    .port_info 6 /OUTPUT 1 "FIFO_READ";
L_00000000011aa190 .functor AND 1, L_00000000011da840, L_00000000011d9c60, C4<1>, C4<1>;
L_00000000011aa200 .functor NOT 1, v00000000011da020_0, C4<0>, C4<0>, C4<0>;
v00000000011d8f10_0 .var "Counter", 7 0;
v00000000011d8330_0 .net "FIFO_DATAi", 127 0, L_00000000011aa5f0;  alias, 1 drivers
v00000000011d8c90_0 .net "FIFO_EMPTi", 0 0, v00000000011d40f0_0;  alias, 1 drivers
v00000000011d7610_0 .net "FIFO_READ", 0 0, L_00000000011aa190;  alias, 1 drivers
v00000000011d7070_0 .net "GCLKi", 0 0, v00000000011da020_0;  alias, 1 drivers
v00000000011d7250_0 .net "GRSTi", 0 0, v00000000011d9a80_0;  1 drivers
v00000000011d7430_0 .net "LPCE_CLKo", 0 0, L_00000000011aa200;  alias, 1 drivers
v00000000011d74d0_0 .net "LPCE_DATo", 0 0, L_00000000011d98a0;  alias, 1 drivers
v00000000011d7890_0 .var "SeqReg", 154 0;
v00000000011d79d0_0 .var "StateReg", 0 0;
v00000000011d7c50_0 .net *"_ivl_1", 0 0, L_00000000011da840;  1 drivers
v00000000011d7cf0_0 .net *"_ivl_3", 0 0, L_00000000011d9c60;  1 drivers
E_00000000011b7420 .event posedge, v00000000011d3120_0;
L_00000000011da840 .reduce/nor v00000000011d79d0_0;
L_00000000011d9c60 .reduce/nor v00000000011d40f0_0;
L_00000000011d98a0 .part v00000000011d7890_0, 154, 1;
S_00000000011d6b50 .scope begin, "SeqRegister" "SeqRegister" 11 97, 11 97 0, S_00000000011d61f0;
 .timescale 0 0;
S_00000000011d66a0 .scope begin, "StateMachine" "StateMachine" 11 83, 11 83 0, S_00000000011d61f0;
 .timescale 0 0;
    .scope S_00000000011d61f0;
T_0 ;
    %wait E_00000000011b7420;
    %fork t_1, S_00000000011d66a0;
    %jmp t_0;
    .scope S_00000000011d66a0;
t_1 ;
    %load/vec4 v00000000011d7250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011d79d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000011d79d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v00000000011d8c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.5, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.6, 8;
T_0.5 ; End of true expr.
    %load/vec4 v00000000011d79d0_0;
    %jmp/0 T_0.6, 8;
 ; End of false expr.
    %blend;
T_0.6;
    %assign/vec4 v00000000011d79d0_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v00000000011d8f10_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011d79d0_0, 0;
T_0.7 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
T_0.1 ;
    %end;
    .scope S_00000000011d61f0;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000011d61f0;
T_1 ;
    %wait E_00000000011b7420;
    %fork t_3, S_00000000011d6b50;
    %jmp t_2;
    .scope S_00000000011d6b50;
t_3 ;
    %load/vec4 v00000000011d7250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 155;
    %assign/vec4 v00000000011d7890_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000011d8c90_0;
    %nor/r;
    %load/vec4 v00000000011d79d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 682, 0, 10;
    %ix/load 4, 145, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d7890_0, 4, 5;
    %load/vec4 v00000000011d8330_0;
    %parti/s 1, 127, 8;
    %load/vec4 v00000000011d8330_0;
    %parti/s 8, 120, 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000011d8330_0;
    %parti/s 1, 120, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 135, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d7890_0, 4, 5;
    %load/vec4 v00000000011d8330_0;
    %parti/s 8, 112, 8;
    %load/vec4 v00000000011d8330_0;
    %parti/s 1, 112, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 126, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d7890_0, 4, 5;
    %load/vec4 v00000000011d8330_0;
    %parti/s 8, 104, 8;
    %load/vec4 v00000000011d8330_0;
    %parti/s 1, 104, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 117, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d7890_0, 4, 5;
    %load/vec4 v00000000011d8330_0;
    %parti/s 8, 96, 8;
    %load/vec4 v00000000011d8330_0;
    %parti/s 1, 96, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 108, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d7890_0, 4, 5;
    %load/vec4 v00000000011d8330_0;
    %parti/s 8, 88, 8;
    %load/vec4 v00000000011d8330_0;
    %parti/s 1, 88, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 99, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d7890_0, 4, 5;
    %load/vec4 v00000000011d8330_0;
    %parti/s 8, 80, 8;
    %load/vec4 v00000000011d8330_0;
    %parti/s 1, 80, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 90, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d7890_0, 4, 5;
    %load/vec4 v00000000011d8330_0;
    %parti/s 8, 72, 8;
    %load/vec4 v00000000011d8330_0;
    %parti/s 1, 72, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 81, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d7890_0, 4, 5;
    %load/vec4 v00000000011d8330_0;
    %parti/s 8, 64, 8;
    %load/vec4 v00000000011d8330_0;
    %parti/s 1, 64, 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 72, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d7890_0, 4, 5;
    %load/vec4 v00000000011d8330_0;
    %parti/s 8, 56, 7;
    %load/vec4 v00000000011d8330_0;
    %parti/s 1, 56, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 63, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d7890_0, 4, 5;
    %load/vec4 v00000000011d8330_0;
    %parti/s 8, 48, 7;
    %load/vec4 v00000000011d8330_0;
    %parti/s 1, 48, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 54, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d7890_0, 4, 5;
    %load/vec4 v00000000011d8330_0;
    %parti/s 8, 40, 7;
    %load/vec4 v00000000011d8330_0;
    %parti/s 1, 40, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 45, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d7890_0, 4, 5;
    %load/vec4 v00000000011d8330_0;
    %parti/s 8, 32, 7;
    %load/vec4 v00000000011d8330_0;
    %parti/s 1, 32, 7;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 36, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d7890_0, 4, 5;
    %load/vec4 v00000000011d8330_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000000011d8330_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 27, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d7890_0, 4, 5;
    %load/vec4 v00000000011d8330_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000011d8330_0;
    %parti/s 1, 16, 6;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d7890_0, 4, 5;
    %load/vec4 v00000000011d8330_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000011d8330_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d7890_0, 4, 5;
    %load/vec4 v00000000011d8330_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000011d8330_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d7890_0, 4, 5;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000000011d7890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000000011d7890_0, 0;
T_1.3 ;
T_1.1 ;
    %end;
    .scope S_00000000011d61f0;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000011d61f0;
T_2 ;
    %wait E_00000000011b7420;
    %load/vec4 v00000000011d7610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 155, 0, 8;
    %assign/vec4 v00000000011d8f10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000011d8f10_0;
    %subi 1, 0, 8;
    %assign/vec4 v00000000011d8f10_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001134290;
T_3 ;
    %wait E_00000000011b6a60;
    %load/vec4 v00000000011d5270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v00000000011d4230_0, 0;
    %assign/vec4 v00000000011d53b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000011d4230_0;
    %load/vec4 v00000000011d4870_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v00000000011d4230_0, 0;
    %assign/vec4 v00000000011d53b0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000011d69c0;
T_4 ;
    %wait E_00000000011b6e60;
    %load/vec4 v00000000011d4c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v00000000011d5770_0, 0;
    %assign/vec4 v00000000011d58b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000011d5770_0;
    %load/vec4 v00000000011d4550_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v00000000011d5770_0, 0;
    %assign/vec4 v00000000011d58b0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000011d6510;
T_5 ;
    %wait E_00000000011b6a60;
    %load/vec4 v00000000011d88d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v00000000011d80b0_0, 0;
    %assign/vec4 v00000000011d83d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000011d71b0_0;
    %load/vec4 v00000000011d8b50_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v00000000011d80b0_0, 0;
    %assign/vec4 v00000000011d83d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000011d6510;
T_6 ;
    %wait E_00000000011b6a60;
    %load/vec4 v00000000011d88d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011d85b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011d8790_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000011d8010_0;
    %assign/vec4 v00000000011d85b0_0, 0;
    %load/vec4 v00000000011d86f0_0;
    %assign/vec4 v00000000011d8790_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000011612e0;
T_7 ;
    %wait E_00000000011b6aa0;
    %load/vec4 v00000000011d29a0_0;
    %load/vec4 v00000000011d3b20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000000011d33a0_0;
    %load/vec4 v00000000011d2400_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011d34e0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000001134100;
T_8 ;
    %wait E_00000000011b6e60;
    %load/vec4 v00000000011d47d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v00000000011d5630_0, 0;
    %assign/vec4 v00000000011d5b30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000011d4af0_0;
    %load/vec4 v00000000011d5d10_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v00000000011d5630_0, 0;
    %assign/vec4 v00000000011d5b30_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000001134100;
T_9 ;
    %wait E_00000000011b6e60;
    %load/vec4 v00000000011d47d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011d4ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011d40f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000011d5130_0;
    %assign/vec4 v00000000011d4ff0_0, 0;
    %load/vec4 v00000000011d5a90_0;
    %assign/vec4 v00000000011d40f0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000001162150;
T_10 ;
    %wait E_00000000011b7420;
    %load/vec4 v00000000011d9e40_0;
    %inv;
    %assign/vec4 v00000000011d9d00_0, 0;
    %load/vec4 v00000000011d9d00_0;
    %assign/vec4 v00000000011d9a80_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000001140cf0;
T_11 ;
    %wait E_00000000011b69e0;
    %load/vec4 v000000000119cf20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v000000000119dc40_0, 0;
    %assign/vec4 v000000000119cde0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000000000119dc40_0;
    %load/vec4 v000000000119d740_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v000000000119dc40_0, 0;
    %assign/vec4 v000000000119cde0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000001140e80;
T_12 ;
    %wait E_00000000011b74e0;
    %load/vec4 v0000000001119210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v0000000001118ef0_0, 0;
    %assign/vec4 v0000000001119530_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000000001118ef0_0;
    %load/vec4 v0000000001118a90_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v0000000001118ef0_0, 0;
    %assign/vec4 v0000000001119530_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000113a820;
T_13 ;
    %wait E_00000000011b69e0;
    %load/vec4 v00000000011ce160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v00000000011ce480_0, 0;
    %assign/vec4 v00000000011ce660_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000000011cfe20_0;
    %load/vec4 v00000000011ce3e0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v00000000011ce480_0, 0;
    %assign/vec4 v00000000011ce660_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000000000113a820;
T_14 ;
    %wait E_00000000011b69e0;
    %load/vec4 v00000000011ce160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011cf9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011ce0c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000011cfa60_0;
    %assign/vec4 v00000000011cf9c0_0, 0;
    %load/vec4 v00000000011ce020_0;
    %assign/vec4 v00000000011ce0c0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000000001154ff0;
T_15 ;
    %wait E_00000000011b70a0;
    %load/vec4 v00000000011ac800_0;
    %load/vec4 v00000000011ab360_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v00000000011aba40_0;
    %load/vec4 v00000000011aca80_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ac620, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000000011515f0;
T_16 ;
    %wait E_00000000011b74e0;
    %load/vec4 v000000000119c7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v000000000119d9c0_0, 0;
    %assign/vec4 v00000000011ac9e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000000011acda0_0;
    %load/vec4 v00000000011ab0e0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v000000000119d9c0_0, 0;
    %assign/vec4 v00000000011ac9e0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000000011515f0;
T_17 ;
    %wait E_00000000011b74e0;
    %load/vec4 v000000000119c7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011ac4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011aafa0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v00000000011ac940_0;
    %assign/vec4 v00000000011ac4e0_0, 0;
    %load/vec4 v00000000011ab040_0;
    %assign/vec4 v00000000011aafa0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000001161fc0;
T_18 ;
    %wait E_00000000011b76e0;
    %load/vec4 v00000000011d2d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 155;
    %assign/vec4 v00000000011d2f40_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000000011d2f40_0;
    %parti/s 154, 0, 2;
    %load/vec4 v00000000011d2ae0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000011d2f40_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000001161fc0;
T_19 ;
    %wait E_00000000011b77e0;
    %load/vec4 v00000000011d2f40_0;
    %parti/s 8, 136, 9;
    %ix/load 4, 120, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d2720_0, 4, 5;
    %load/vec4 v00000000011d2f40_0;
    %parti/s 8, 127, 8;
    %ix/load 4, 112, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d2720_0, 4, 5;
    %load/vec4 v00000000011d2f40_0;
    %parti/s 8, 118, 8;
    %ix/load 4, 104, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d2720_0, 4, 5;
    %load/vec4 v00000000011d2f40_0;
    %parti/s 8, 109, 8;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d2720_0, 4, 5;
    %load/vec4 v00000000011d2f40_0;
    %parti/s 8, 100, 8;
    %ix/load 4, 88, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d2720_0, 4, 5;
    %load/vec4 v00000000011d2f40_0;
    %parti/s 8, 91, 8;
    %ix/load 4, 80, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d2720_0, 4, 5;
    %load/vec4 v00000000011d2f40_0;
    %parti/s 8, 82, 8;
    %ix/load 4, 72, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d2720_0, 4, 5;
    %load/vec4 v00000000011d2f40_0;
    %parti/s 8, 73, 8;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d2720_0, 4, 5;
    %load/vec4 v00000000011d2f40_0;
    %parti/s 8, 64, 8;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d2720_0, 4, 5;
    %load/vec4 v00000000011d2f40_0;
    %parti/s 8, 55, 7;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d2720_0, 4, 5;
    %load/vec4 v00000000011d2f40_0;
    %parti/s 8, 46, 7;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d2720_0, 4, 5;
    %load/vec4 v00000000011d2f40_0;
    %parti/s 8, 37, 7;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d2720_0, 4, 5;
    %load/vec4 v00000000011d2f40_0;
    %parti/s 8, 28, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d2720_0, 4, 5;
    %load/vec4 v00000000011d2f40_0;
    %parti/s 8, 19, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d2720_0, 4, 5;
    %load/vec4 v00000000011d2f40_0;
    %parti/s 8, 10, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d2720_0, 4, 5;
    %load/vec4 v00000000011d2f40_0;
    %parti/s 8, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011d2720_0, 4, 5;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000000011574d0;
T_20 ;
    %wait E_00000000011b76e0;
    %load/vec4 v00000000011d3260_0;
    %assign/vec4 v00000000011d3440_0, 0;
    %load/vec4 v00000000011d3440_0;
    %assign/vec4 v00000000011d20e0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_00000000011ba920;
T_21 ;
    %vpi_call 2 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 71 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000011ba920 {0 0 0};
    %end;
    .thread T_21;
    .scope S_00000000011ba920;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011da020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011d9440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011d99e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011da520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011daac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011d9b20_0, 0, 1;
    %pushi/vec4 2863311530, 0, 96;
    %concati/vec4 1431655765, 0, 32;
    %store/vec4 v00000000011da700_0, 0, 128;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011d9b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011da520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011da200_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000000011ba920;
T_23 ;
    %delay 5000, 0;
    %load/vec4 v00000000011da020_0;
    %inv;
    %store/vec4 v00000000011da020_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_00000000011ba920;
T_24 ;
    %delay 16000, 0;
    %load/vec4 v00000000011d9440_0;
    %inv;
    %store/vec4 v00000000011d9440_0, 0, 1;
    %load/vec4 v00000000011d99e0_0;
    %inv;
    %store/vec4 v00000000011d99e0_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_00000000011ba920;
T_25 ;
    %wait E_00000000011b6aa0;
    %load/vec4 v00000000011da700_0;
    %addi 1, 0, 128;
    %assign/vec4 v00000000011da700_0, 0;
    %jmp T_25;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "t_workspace\LPCE\SimRTL\LPCE_PHY_tb.v";
    "t_workspace\LPCE\RTL\LPCE_PHY.v";
    "t_workspace\LPCE\RTL\LPCE_rx.v";
    "t_workspace\LPCE\RTL\FIFO\async_fifo.v";
    "t_workspace\LPCE\RTL\FIFO\fifo_2mem.v";
    "t_workspace\LPCE\RTL\FIFO\rptr_empty.v";
    "t_workspace\LPCE\RTL\FIFO\sync_r2w.v";
    "t_workspace\LPCE\RTL\FIFO\sync_w2r.v";
    "t_workspace\LPCE\RTL\FIFO\wptr_full.v";
    "t_workspace\LPCE\RTL\LPCE_tx.v";
