// Seed: 314932852
module module_0;
  assign module_2.id_19 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    inout tri id_1,
    input tri id_2,
    input tri1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply1 id_6
);
  logic id_8;
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
module module_2 #(
    parameter id_17 = 32'd51,
    parameter id_24 = 32'd21,
    parameter id_6  = 32'd55
) (
    output supply0 id_0,
    input uwire id_1#(
        .id_22 (1),
        .id_23 (1),
        ._id_24(1 ? 1 : 1),
        .id_25 (1)
    ),
    output wand id_2,
    output wor id_3,
    input uwire id_4,
    input supply1 id_5[-1 'b0 : id_17],
    input wor _id_6,
    output wire id_7,
    output uwire id_8,
    input supply0 id_9,
    input wire id_10,
    input wand id_11,
    input supply0 id_12
    , id_26,
    input supply0 id_13,
    output tri id_14,
    output supply1 id_15,
    input tri id_16,
    input supply1 _id_17,
    input uwire id_18,
    input wand id_19,
    input tri0 id_20
);
  logic [id_24 : id_6] id_27;
  ;
  if (-1) logic id_28;
  else assign id_24 = id_16;
  module_0 modCall_1 ();
  if (1) assign id_22 = -1;
endmodule
