<stg><name>axpy_2fused_Pipeline_axpy_2fused</name>


<trans_list>

<trans id="320" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasLbRay_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasUbRay_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasConstr_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasConstr_axpyfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32">
<![CDATA[
newFuncRoot:5 %muxLogicCE_to_nCols_assign_load_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_nCols_assign_load_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
newFuncRoot:6 %nCols_assign_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nCols_assign_load

]]></Node>
<StgValue><ssdm name="nCols_assign_load_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="31">
<![CDATA[
newFuncRoot:7 %muxLogicData_to_store_ln0 = muxlogic i31 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="31">
<![CDATA[
newFuncRoot:8 %muxLogicAddr_to_store_ln0 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln302 = br void %VITIS_LOOP_309_1.i

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31">
<![CDATA[
VITIS_LOOP_309_1.i:0 %MuxLogicAddr_to_i_load = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_i_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
VITIS_LOOP_309_1.i:1 %i_load = load i31 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_309_1.i:2 %i_cast = zext i31 %i_load

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_309_1.i:3 %icmp_ln302 = icmp_slt  i32 %i_cast, i32 %nCols_assign_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln302"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_309_1.i:4 %br_ln302 = br i1 %icmp_ln302, void %axpy_2fused.exit.exitStub, void %VITIS_LOOP_309_1.split.i

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_309_1.split.i:0 %add_ln302 = add i31 %i_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln302"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="31">
<![CDATA[
VITIS_LOOP_309_1.split.i:116 %muxLogicData_to_store_ln302 = muxlogic i31 %add_ln302

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln302"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="31">
<![CDATA[
VITIS_LOOP_309_1.split.i:117 %muxLogicAddr_to_store_ln302 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln302"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_309_1.split.i:118 %store_ln302 = store i31 %add_ln302, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="512">
<![CDATA[
VITIS_LOOP_309_1.split.i:3 %muxLogicCE_to_dualInfeasConstr_SVfifo_i_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_dualInfeasConstr_SVfifo_i_read"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
VITIS_LOOP_309_1.split.i:4 %dualInfeasConstr_SVfifo_i_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %dualInfeasConstr_SVfifo_i

]]></Node>
<StgValue><ssdm name="dualInfeasConstr_SVfifo_i_read"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="512">
<![CDATA[
VITIS_LOOP_309_1.split.i:5 %trunc_ln304 = trunc i512 %dualInfeasConstr_SVfifo_i_read

]]></Node>
<StgValue><ssdm name="trunc_ln304"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:6 %trunc_ln304_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_SVfifo_i_read, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln304_7"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:7 %trunc_ln304_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_SVfifo_i_read, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln304_8"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:8 %trunc_ln304_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_SVfifo_i_read, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln304_9"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:9 %trunc_ln304_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_SVfifo_i_read, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln304_s"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:10 %trunc_ln304_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_SVfifo_i_read, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln304_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:11 %trunc_ln304_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_SVfifo_i_read, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln304_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:12 %trunc_ln304_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_SVfifo_i_read, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln304_3"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="512">
<![CDATA[
VITIS_LOOP_309_1.split.i:21 %muxLogicCE_to_dualInfeasLbRay_SVfifo_i_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_dualInfeasLbRay_SVfifo_i_read"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
VITIS_LOOP_309_1.split.i:22 %dualInfeasLbRay_SVfifo_i_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %dualInfeasLbRay_SVfifo_i

]]></Node>
<StgValue><ssdm name="dualInfeasLbRay_SVfifo_i_read"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="512">
<![CDATA[
VITIS_LOOP_309_1.split.i:23 %trunc_ln305 = trunc i512 %dualInfeasLbRay_SVfifo_i_read

]]></Node>
<StgValue><ssdm name="trunc_ln305"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:24 %trunc_ln305_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasLbRay_SVfifo_i_read, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln305_7"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:25 %trunc_ln305_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasLbRay_SVfifo_i_read, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln305_8"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:26 %trunc_ln305_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasLbRay_SVfifo_i_read, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln305_9"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:27 %trunc_ln305_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasLbRay_SVfifo_i_read, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln305_s"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:28 %trunc_ln305_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasLbRay_SVfifo_i_read, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln305_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:29 %trunc_ln305_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasLbRay_SVfifo_i_read, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln305_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:30 %trunc_ln305_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasLbRay_SVfifo_i_read, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln305_3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:31 %bitcast_ln305 = bitcast i64 %trunc_ln305

]]></Node>
<StgValue><ssdm name="bitcast_ln305"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:32 %bitcast_ln305_1 = bitcast i64 %trunc_ln305_7

]]></Node>
<StgValue><ssdm name="bitcast_ln305_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:33 %bitcast_ln305_2 = bitcast i64 %trunc_ln305_8

]]></Node>
<StgValue><ssdm name="bitcast_ln305_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:34 %bitcast_ln305_3 = bitcast i64 %trunc_ln305_9

]]></Node>
<StgValue><ssdm name="bitcast_ln305_3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:35 %bitcast_ln305_4 = bitcast i64 %trunc_ln305_s

]]></Node>
<StgValue><ssdm name="bitcast_ln305_4"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:36 %bitcast_ln305_5 = bitcast i64 %trunc_ln305_1

]]></Node>
<StgValue><ssdm name="bitcast_ln305_5"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:37 %bitcast_ln305_6 = bitcast i64 %trunc_ln305_2

]]></Node>
<StgValue><ssdm name="bitcast_ln305_6"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:38 %bitcast_ln305_7 = bitcast i64 %trunc_ln305_3

]]></Node>
<StgValue><ssdm name="bitcast_ln305_7"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="512">
<![CDATA[
VITIS_LOOP_309_1.split.i:39 %muxLogicCE_to_dualInfeasUbRay_SVfifo_i_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_dualInfeasUbRay_SVfifo_i_read"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
VITIS_LOOP_309_1.split.i:40 %dualInfeasUbRay_SVfifo_i_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %dualInfeasUbRay_SVfifo_i

]]></Node>
<StgValue><ssdm name="dualInfeasUbRay_SVfifo_i_read"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="512">
<![CDATA[
VITIS_LOOP_309_1.split.i:41 %trunc_ln306 = trunc i512 %dualInfeasUbRay_SVfifo_i_read

]]></Node>
<StgValue><ssdm name="trunc_ln306"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:42 %trunc_ln306_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasUbRay_SVfifo_i_read, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln306_7"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:43 %trunc_ln306_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasUbRay_SVfifo_i_read, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln306_8"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:44 %trunc_ln306_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasUbRay_SVfifo_i_read, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln306_9"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:45 %trunc_ln306_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasUbRay_SVfifo_i_read, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln306_s"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:46 %trunc_ln306_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasUbRay_SVfifo_i_read, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln306_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:47 %trunc_ln306_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasUbRay_SVfifo_i_read, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln306_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_309_1.split.i:48 %trunc_ln306_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasUbRay_SVfifo_i_read, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln306_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:49 %bitcast_ln306 = bitcast i64 %trunc_ln306

]]></Node>
<StgValue><ssdm name="bitcast_ln306"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:50 %bitcast_ln306_1 = bitcast i64 %trunc_ln306_7

]]></Node>
<StgValue><ssdm name="bitcast_ln306_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:51 %bitcast_ln306_2 = bitcast i64 %trunc_ln306_8

]]></Node>
<StgValue><ssdm name="bitcast_ln306_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:52 %bitcast_ln306_3 = bitcast i64 %trunc_ln306_9

]]></Node>
<StgValue><ssdm name="bitcast_ln306_3"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:53 %bitcast_ln306_4 = bitcast i64 %trunc_ln306_s

]]></Node>
<StgValue><ssdm name="bitcast_ln306_4"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:54 %bitcast_ln306_5 = bitcast i64 %trunc_ln306_1

]]></Node>
<StgValue><ssdm name="bitcast_ln306_5"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:55 %bitcast_ln306_6 = bitcast i64 %trunc_ln306_2

]]></Node>
<StgValue><ssdm name="bitcast_ln306_6"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:56 %bitcast_ln306_7 = bitcast i64 %trunc_ln306_3

]]></Node>
<StgValue><ssdm name="bitcast_ln306_7"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:57 %muxLogicI0_to_sub_i = muxlogic i64 %bitcast_ln305

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_i"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:58 %muxLogicI1_to_sub_i = muxlogic i64 %bitcast_ln306

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_i"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:63 %muxLogicI0_to_sub_1_i = muxlogic i64 %bitcast_ln305_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_1_i"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:64 %muxLogicI1_to_sub_1_i = muxlogic i64 %bitcast_ln306_1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_1_i"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:69 %muxLogicI0_to_sub_2_i = muxlogic i64 %bitcast_ln305_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_2_i"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:70 %muxLogicI1_to_sub_2_i = muxlogic i64 %bitcast_ln306_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_2_i"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:75 %muxLogicI0_to_sub_3_i = muxlogic i64 %bitcast_ln305_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_3_i"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:76 %muxLogicI1_to_sub_3_i = muxlogic i64 %bitcast_ln306_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_3_i"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:81 %muxLogicI0_to_sub_4_i = muxlogic i64 %bitcast_ln305_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_4_i"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:82 %muxLogicI1_to_sub_4_i = muxlogic i64 %bitcast_ln306_4

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_4_i"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:87 %muxLogicI0_to_sub_5_i = muxlogic i64 %bitcast_ln305_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_5_i"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:88 %muxLogicI1_to_sub_5_i = muxlogic i64 %bitcast_ln306_5

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_5_i"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:93 %muxLogicI0_to_sub_6_i = muxlogic i64 %bitcast_ln305_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_6_i"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:94 %muxLogicI1_to_sub_6_i = muxlogic i64 %bitcast_ln306_6

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_6_i"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:99 %muxLogicI0_to_sub_7_i = muxlogic i64 %bitcast_ln305_7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_7_i"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:100 %muxLogicI1_to_sub_7_i = muxlogic i64 %bitcast_ln306_7

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_7_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="101" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:57 %muxLogicI0_to_sub_i = muxlogic i64 %bitcast_ln305

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_i"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:58 %muxLogicI1_to_sub_i = muxlogic i64 %bitcast_ln306

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_i"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:59 %sub_i = dsub i64 %bitcast_ln305, i64 %bitcast_ln306

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:63 %muxLogicI0_to_sub_1_i = muxlogic i64 %bitcast_ln305_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_1_i"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:64 %muxLogicI1_to_sub_1_i = muxlogic i64 %bitcast_ln306_1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_1_i"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:65 %sub_1_i = dsub i64 %bitcast_ln305_1, i64 %bitcast_ln306_1

]]></Node>
<StgValue><ssdm name="sub_1_i"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:69 %muxLogicI0_to_sub_2_i = muxlogic i64 %bitcast_ln305_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_2_i"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:70 %muxLogicI1_to_sub_2_i = muxlogic i64 %bitcast_ln306_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_2_i"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:71 %sub_2_i = dsub i64 %bitcast_ln305_2, i64 %bitcast_ln306_2

]]></Node>
<StgValue><ssdm name="sub_2_i"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:75 %muxLogicI0_to_sub_3_i = muxlogic i64 %bitcast_ln305_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_3_i"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:76 %muxLogicI1_to_sub_3_i = muxlogic i64 %bitcast_ln306_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_3_i"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:77 %sub_3_i = dsub i64 %bitcast_ln305_3, i64 %bitcast_ln306_3

]]></Node>
<StgValue><ssdm name="sub_3_i"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:81 %muxLogicI0_to_sub_4_i = muxlogic i64 %bitcast_ln305_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_4_i"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:82 %muxLogicI1_to_sub_4_i = muxlogic i64 %bitcast_ln306_4

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_4_i"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:83 %sub_4_i = dsub i64 %bitcast_ln305_4, i64 %bitcast_ln306_4

]]></Node>
<StgValue><ssdm name="sub_4_i"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:87 %muxLogicI0_to_sub_5_i = muxlogic i64 %bitcast_ln305_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_5_i"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:88 %muxLogicI1_to_sub_5_i = muxlogic i64 %bitcast_ln306_5

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_5_i"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:89 %sub_5_i = dsub i64 %bitcast_ln305_5, i64 %bitcast_ln306_5

]]></Node>
<StgValue><ssdm name="sub_5_i"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:93 %muxLogicI0_to_sub_6_i = muxlogic i64 %bitcast_ln305_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_6_i"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:94 %muxLogicI1_to_sub_6_i = muxlogic i64 %bitcast_ln306_6

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_6_i"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:95 %sub_6_i = dsub i64 %bitcast_ln305_6, i64 %bitcast_ln306_6

]]></Node>
<StgValue><ssdm name="sub_6_i"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:99 %muxLogicI0_to_sub_7_i = muxlogic i64 %bitcast_ln305_7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sub_7_i"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:100 %muxLogicI1_to_sub_7_i = muxlogic i64 %bitcast_ln306_7

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sub_7_i"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:101 %sub_7_i = dsub i64 %bitcast_ln305_7, i64 %bitcast_ln306_7

]]></Node>
<StgValue><ssdm name="sub_7_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="125" st_id="4" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:59 %sub_i = dsub i64 %bitcast_ln305, i64 %bitcast_ln306

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:65 %sub_1_i = dsub i64 %bitcast_ln305_1, i64 %bitcast_ln306_1

]]></Node>
<StgValue><ssdm name="sub_1_i"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:71 %sub_2_i = dsub i64 %bitcast_ln305_2, i64 %bitcast_ln306_2

]]></Node>
<StgValue><ssdm name="sub_2_i"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:77 %sub_3_i = dsub i64 %bitcast_ln305_3, i64 %bitcast_ln306_3

]]></Node>
<StgValue><ssdm name="sub_3_i"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:83 %sub_4_i = dsub i64 %bitcast_ln305_4, i64 %bitcast_ln306_4

]]></Node>
<StgValue><ssdm name="sub_4_i"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:89 %sub_5_i = dsub i64 %bitcast_ln305_5, i64 %bitcast_ln306_5

]]></Node>
<StgValue><ssdm name="sub_5_i"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:95 %sub_6_i = dsub i64 %bitcast_ln305_6, i64 %bitcast_ln306_6

]]></Node>
<StgValue><ssdm name="sub_6_i"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:101 %sub_7_i = dsub i64 %bitcast_ln305_7, i64 %bitcast_ln306_7

]]></Node>
<StgValue><ssdm name="sub_7_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="133" st_id="5" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:59 %sub_i = dsub i64 %bitcast_ln305, i64 %bitcast_ln306

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:65 %sub_1_i = dsub i64 %bitcast_ln305_1, i64 %bitcast_ln306_1

]]></Node>
<StgValue><ssdm name="sub_1_i"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:71 %sub_2_i = dsub i64 %bitcast_ln305_2, i64 %bitcast_ln306_2

]]></Node>
<StgValue><ssdm name="sub_2_i"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:77 %sub_3_i = dsub i64 %bitcast_ln305_3, i64 %bitcast_ln306_3

]]></Node>
<StgValue><ssdm name="sub_3_i"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:83 %sub_4_i = dsub i64 %bitcast_ln305_4, i64 %bitcast_ln306_4

]]></Node>
<StgValue><ssdm name="sub_4_i"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:89 %sub_5_i = dsub i64 %bitcast_ln305_5, i64 %bitcast_ln306_5

]]></Node>
<StgValue><ssdm name="sub_5_i"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:95 %sub_6_i = dsub i64 %bitcast_ln305_6, i64 %bitcast_ln306_6

]]></Node>
<StgValue><ssdm name="sub_6_i"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:101 %sub_7_i = dsub i64 %bitcast_ln305_7, i64 %bitcast_ln306_7

]]></Node>
<StgValue><ssdm name="sub_7_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="141" st_id="6" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:59 %sub_i = dsub i64 %bitcast_ln305, i64 %bitcast_ln306

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:65 %sub_1_i = dsub i64 %bitcast_ln305_1, i64 %bitcast_ln306_1

]]></Node>
<StgValue><ssdm name="sub_1_i"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:71 %sub_2_i = dsub i64 %bitcast_ln305_2, i64 %bitcast_ln306_2

]]></Node>
<StgValue><ssdm name="sub_2_i"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:77 %sub_3_i = dsub i64 %bitcast_ln305_3, i64 %bitcast_ln306_3

]]></Node>
<StgValue><ssdm name="sub_3_i"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:83 %sub_4_i = dsub i64 %bitcast_ln305_4, i64 %bitcast_ln306_4

]]></Node>
<StgValue><ssdm name="sub_4_i"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:89 %sub_5_i = dsub i64 %bitcast_ln305_5, i64 %bitcast_ln306_5

]]></Node>
<StgValue><ssdm name="sub_5_i"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:95 %sub_6_i = dsub i64 %bitcast_ln305_6, i64 %bitcast_ln306_6

]]></Node>
<StgValue><ssdm name="sub_6_i"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:101 %sub_7_i = dsub i64 %bitcast_ln305_7, i64 %bitcast_ln306_7

]]></Node>
<StgValue><ssdm name="sub_7_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="149" st_id="7" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:59 %sub_i = dsub i64 %bitcast_ln305, i64 %bitcast_ln306

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:65 %sub_1_i = dsub i64 %bitcast_ln305_1, i64 %bitcast_ln306_1

]]></Node>
<StgValue><ssdm name="sub_1_i"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:71 %sub_2_i = dsub i64 %bitcast_ln305_2, i64 %bitcast_ln306_2

]]></Node>
<StgValue><ssdm name="sub_2_i"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:77 %sub_3_i = dsub i64 %bitcast_ln305_3, i64 %bitcast_ln306_3

]]></Node>
<StgValue><ssdm name="sub_3_i"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:83 %sub_4_i = dsub i64 %bitcast_ln305_4, i64 %bitcast_ln306_4

]]></Node>
<StgValue><ssdm name="sub_4_i"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:89 %sub_5_i = dsub i64 %bitcast_ln305_5, i64 %bitcast_ln306_5

]]></Node>
<StgValue><ssdm name="sub_5_i"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:95 %sub_6_i = dsub i64 %bitcast_ln305_6, i64 %bitcast_ln306_6

]]></Node>
<StgValue><ssdm name="sub_6_i"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:101 %sub_7_i = dsub i64 %bitcast_ln305_7, i64 %bitcast_ln306_7

]]></Node>
<StgValue><ssdm name="sub_7_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="157" st_id="8" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:59 %sub_i = dsub i64 %bitcast_ln305, i64 %bitcast_ln306

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:65 %sub_1_i = dsub i64 %bitcast_ln305_1, i64 %bitcast_ln306_1

]]></Node>
<StgValue><ssdm name="sub_1_i"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:71 %sub_2_i = dsub i64 %bitcast_ln305_2, i64 %bitcast_ln306_2

]]></Node>
<StgValue><ssdm name="sub_2_i"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:77 %sub_3_i = dsub i64 %bitcast_ln305_3, i64 %bitcast_ln306_3

]]></Node>
<StgValue><ssdm name="sub_3_i"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:83 %sub_4_i = dsub i64 %bitcast_ln305_4, i64 %bitcast_ln306_4

]]></Node>
<StgValue><ssdm name="sub_4_i"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:89 %sub_5_i = dsub i64 %bitcast_ln305_5, i64 %bitcast_ln306_5

]]></Node>
<StgValue><ssdm name="sub_5_i"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:95 %sub_6_i = dsub i64 %bitcast_ln305_6, i64 %bitcast_ln306_6

]]></Node>
<StgValue><ssdm name="sub_6_i"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:101 %sub_7_i = dsub i64 %bitcast_ln305_7, i64 %bitcast_ln306_7

]]></Node>
<StgValue><ssdm name="sub_7_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:13 %bitcast_ln304 = bitcast i64 %trunc_ln304

]]></Node>
<StgValue><ssdm name="bitcast_ln304"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:14 %bitcast_ln304_1 = bitcast i64 %trunc_ln304_7

]]></Node>
<StgValue><ssdm name="bitcast_ln304_1"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:15 %bitcast_ln304_2 = bitcast i64 %trunc_ln304_8

]]></Node>
<StgValue><ssdm name="bitcast_ln304_2"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:16 %bitcast_ln304_3 = bitcast i64 %trunc_ln304_9

]]></Node>
<StgValue><ssdm name="bitcast_ln304_3"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:17 %bitcast_ln304_4 = bitcast i64 %trunc_ln304_s

]]></Node>
<StgValue><ssdm name="bitcast_ln304_4"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:18 %bitcast_ln304_5 = bitcast i64 %trunc_ln304_1

]]></Node>
<StgValue><ssdm name="bitcast_ln304_5"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:19 %bitcast_ln304_6 = bitcast i64 %trunc_ln304_2

]]></Node>
<StgValue><ssdm name="bitcast_ln304_6"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:20 %bitcast_ln304_7 = bitcast i64 %trunc_ln304_3

]]></Node>
<StgValue><ssdm name="bitcast_ln304_7"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:59 %sub_i = dsub i64 %bitcast_ln305, i64 %bitcast_ln306

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:60 %muxLogicI0_to_add_i = muxlogic i64 %bitcast_ln304

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_i"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:61 %muxLogicI1_to_add_i = muxlogic i64 %sub_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_i"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:65 %sub_1_i = dsub i64 %bitcast_ln305_1, i64 %bitcast_ln306_1

]]></Node>
<StgValue><ssdm name="sub_1_i"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:66 %muxLogicI0_to_add_1_i = muxlogic i64 %bitcast_ln304_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_1_i"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:67 %muxLogicI1_to_add_1_i = muxlogic i64 %sub_1_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_1_i"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:71 %sub_2_i = dsub i64 %bitcast_ln305_2, i64 %bitcast_ln306_2

]]></Node>
<StgValue><ssdm name="sub_2_i"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:72 %muxLogicI0_to_add_2_i = muxlogic i64 %bitcast_ln304_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_2_i"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:73 %muxLogicI1_to_add_2_i = muxlogic i64 %sub_2_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_2_i"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:77 %sub_3_i = dsub i64 %bitcast_ln305_3, i64 %bitcast_ln306_3

]]></Node>
<StgValue><ssdm name="sub_3_i"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:78 %muxLogicI0_to_add_3_i = muxlogic i64 %bitcast_ln304_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_3_i"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:79 %muxLogicI1_to_add_3_i = muxlogic i64 %sub_3_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_3_i"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:83 %sub_4_i = dsub i64 %bitcast_ln305_4, i64 %bitcast_ln306_4

]]></Node>
<StgValue><ssdm name="sub_4_i"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:84 %muxLogicI0_to_add_4_i = muxlogic i64 %bitcast_ln304_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_4_i"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:85 %muxLogicI1_to_add_4_i = muxlogic i64 %sub_4_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_4_i"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:89 %sub_5_i = dsub i64 %bitcast_ln305_5, i64 %bitcast_ln306_5

]]></Node>
<StgValue><ssdm name="sub_5_i"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:90 %muxLogicI0_to_add_5_i = muxlogic i64 %bitcast_ln304_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_5_i"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:91 %muxLogicI1_to_add_5_i = muxlogic i64 %sub_5_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_5_i"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:95 %sub_6_i = dsub i64 %bitcast_ln305_6, i64 %bitcast_ln306_6

]]></Node>
<StgValue><ssdm name="sub_6_i"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:96 %muxLogicI0_to_add_6_i = muxlogic i64 %bitcast_ln304_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_6_i"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:97 %muxLogicI1_to_add_6_i = muxlogic i64 %sub_6_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_6_i"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:101 %sub_7_i = dsub i64 %bitcast_ln305_7, i64 %bitcast_ln306_7

]]></Node>
<StgValue><ssdm name="sub_7_i"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:102 %muxLogicI0_to_add_7_i = muxlogic i64 %bitcast_ln304_7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_7_i"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:103 %muxLogicI1_to_add_7_i = muxlogic i64 %sub_7_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_7_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="197" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:60 %muxLogicI0_to_add_i = muxlogic i64 %bitcast_ln304

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_i"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:61 %muxLogicI1_to_add_i = muxlogic i64 %sub_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_i"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:62 %add_i = dadd i64 %bitcast_ln304, i64 %sub_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:66 %muxLogicI0_to_add_1_i = muxlogic i64 %bitcast_ln304_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_1_i"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:67 %muxLogicI1_to_add_1_i = muxlogic i64 %sub_1_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_1_i"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:68 %add_1_i = dadd i64 %bitcast_ln304_1, i64 %sub_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:72 %muxLogicI0_to_add_2_i = muxlogic i64 %bitcast_ln304_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_2_i"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:73 %muxLogicI1_to_add_2_i = muxlogic i64 %sub_2_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_2_i"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:74 %add_2_i = dadd i64 %bitcast_ln304_2, i64 %sub_2_i

]]></Node>
<StgValue><ssdm name="add_2_i"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:78 %muxLogicI0_to_add_3_i = muxlogic i64 %bitcast_ln304_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_3_i"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:79 %muxLogicI1_to_add_3_i = muxlogic i64 %sub_3_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_3_i"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:80 %add_3_i = dadd i64 %bitcast_ln304_3, i64 %sub_3_i

]]></Node>
<StgValue><ssdm name="add_3_i"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:84 %muxLogicI0_to_add_4_i = muxlogic i64 %bitcast_ln304_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_4_i"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:85 %muxLogicI1_to_add_4_i = muxlogic i64 %sub_4_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_4_i"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:86 %add_4_i = dadd i64 %bitcast_ln304_4, i64 %sub_4_i

]]></Node>
<StgValue><ssdm name="add_4_i"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:90 %muxLogicI0_to_add_5_i = muxlogic i64 %bitcast_ln304_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_5_i"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:91 %muxLogicI1_to_add_5_i = muxlogic i64 %sub_5_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_5_i"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:92 %add_5_i = dadd i64 %bitcast_ln304_5, i64 %sub_5_i

]]></Node>
<StgValue><ssdm name="add_5_i"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:96 %muxLogicI0_to_add_6_i = muxlogic i64 %bitcast_ln304_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_6_i"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:97 %muxLogicI1_to_add_6_i = muxlogic i64 %sub_6_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_6_i"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:98 %add_6_i = dadd i64 %bitcast_ln304_6, i64 %sub_6_i

]]></Node>
<StgValue><ssdm name="add_6_i"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:102 %muxLogicI0_to_add_7_i = muxlogic i64 %bitcast_ln304_7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add_7_i"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:103 %muxLogicI1_to_add_7_i = muxlogic i64 %sub_7_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add_7_i"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="7" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:104 %add_7_i = dadd i64 %bitcast_ln304_7, i64 %sub_7_i

]]></Node>
<StgValue><ssdm name="add_7_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="221" st_id="11" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:62 %add_i = dadd i64 %bitcast_ln304, i64 %sub_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:68 %add_1_i = dadd i64 %bitcast_ln304_1, i64 %sub_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:74 %add_2_i = dadd i64 %bitcast_ln304_2, i64 %sub_2_i

]]></Node>
<StgValue><ssdm name="add_2_i"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:80 %add_3_i = dadd i64 %bitcast_ln304_3, i64 %sub_3_i

]]></Node>
<StgValue><ssdm name="add_3_i"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:86 %add_4_i = dadd i64 %bitcast_ln304_4, i64 %sub_4_i

]]></Node>
<StgValue><ssdm name="add_4_i"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:92 %add_5_i = dadd i64 %bitcast_ln304_5, i64 %sub_5_i

]]></Node>
<StgValue><ssdm name="add_5_i"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:98 %add_6_i = dadd i64 %bitcast_ln304_6, i64 %sub_6_i

]]></Node>
<StgValue><ssdm name="add_6_i"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="6" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:104 %add_7_i = dadd i64 %bitcast_ln304_7, i64 %sub_7_i

]]></Node>
<StgValue><ssdm name="add_7_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="229" st_id="12" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:62 %add_i = dadd i64 %bitcast_ln304, i64 %sub_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:68 %add_1_i = dadd i64 %bitcast_ln304_1, i64 %sub_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:74 %add_2_i = dadd i64 %bitcast_ln304_2, i64 %sub_2_i

]]></Node>
<StgValue><ssdm name="add_2_i"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:80 %add_3_i = dadd i64 %bitcast_ln304_3, i64 %sub_3_i

]]></Node>
<StgValue><ssdm name="add_3_i"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:86 %add_4_i = dadd i64 %bitcast_ln304_4, i64 %sub_4_i

]]></Node>
<StgValue><ssdm name="add_4_i"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:92 %add_5_i = dadd i64 %bitcast_ln304_5, i64 %sub_5_i

]]></Node>
<StgValue><ssdm name="add_5_i"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:98 %add_6_i = dadd i64 %bitcast_ln304_6, i64 %sub_6_i

]]></Node>
<StgValue><ssdm name="add_6_i"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="5" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:104 %add_7_i = dadd i64 %bitcast_ln304_7, i64 %sub_7_i

]]></Node>
<StgValue><ssdm name="add_7_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="237" st_id="13" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:62 %add_i = dadd i64 %bitcast_ln304, i64 %sub_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:68 %add_1_i = dadd i64 %bitcast_ln304_1, i64 %sub_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:74 %add_2_i = dadd i64 %bitcast_ln304_2, i64 %sub_2_i

]]></Node>
<StgValue><ssdm name="add_2_i"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:80 %add_3_i = dadd i64 %bitcast_ln304_3, i64 %sub_3_i

]]></Node>
<StgValue><ssdm name="add_3_i"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:86 %add_4_i = dadd i64 %bitcast_ln304_4, i64 %sub_4_i

]]></Node>
<StgValue><ssdm name="add_4_i"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:92 %add_5_i = dadd i64 %bitcast_ln304_5, i64 %sub_5_i

]]></Node>
<StgValue><ssdm name="add_5_i"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:98 %add_6_i = dadd i64 %bitcast_ln304_6, i64 %sub_6_i

]]></Node>
<StgValue><ssdm name="add_6_i"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="4" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:104 %add_7_i = dadd i64 %bitcast_ln304_7, i64 %sub_7_i

]]></Node>
<StgValue><ssdm name="add_7_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="245" st_id="14" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:62 %add_i = dadd i64 %bitcast_ln304, i64 %sub_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:68 %add_1_i = dadd i64 %bitcast_ln304_1, i64 %sub_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:74 %add_2_i = dadd i64 %bitcast_ln304_2, i64 %sub_2_i

]]></Node>
<StgValue><ssdm name="add_2_i"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:80 %add_3_i = dadd i64 %bitcast_ln304_3, i64 %sub_3_i

]]></Node>
<StgValue><ssdm name="add_3_i"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:86 %add_4_i = dadd i64 %bitcast_ln304_4, i64 %sub_4_i

]]></Node>
<StgValue><ssdm name="add_4_i"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:92 %add_5_i = dadd i64 %bitcast_ln304_5, i64 %sub_5_i

]]></Node>
<StgValue><ssdm name="add_5_i"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:98 %add_6_i = dadd i64 %bitcast_ln304_6, i64 %sub_6_i

]]></Node>
<StgValue><ssdm name="add_6_i"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="3" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:104 %add_7_i = dadd i64 %bitcast_ln304_7, i64 %sub_7_i

]]></Node>
<StgValue><ssdm name="add_7_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="253" st_id="15" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:62 %add_i = dadd i64 %bitcast_ln304, i64 %sub_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:68 %add_1_i = dadd i64 %bitcast_ln304_1, i64 %sub_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:74 %add_2_i = dadd i64 %bitcast_ln304_2, i64 %sub_2_i

]]></Node>
<StgValue><ssdm name="add_2_i"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:80 %add_3_i = dadd i64 %bitcast_ln304_3, i64 %sub_3_i

]]></Node>
<StgValue><ssdm name="add_3_i"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:86 %add_4_i = dadd i64 %bitcast_ln304_4, i64 %sub_4_i

]]></Node>
<StgValue><ssdm name="add_4_i"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:92 %add_5_i = dadd i64 %bitcast_ln304_5, i64 %sub_5_i

]]></Node>
<StgValue><ssdm name="add_5_i"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:98 %add_6_i = dadd i64 %bitcast_ln304_6, i64 %sub_6_i

]]></Node>
<StgValue><ssdm name="add_6_i"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="2" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:104 %add_7_i = dadd i64 %bitcast_ln304_7, i64 %sub_7_i

]]></Node>
<StgValue><ssdm name="add_7_i"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0">
<![CDATA[
axpy_2fused.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="261" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_309_1.split.i:1 %specpipeline_ln303 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln303"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_309_1.split.i:2 %specloopname_ln302 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln302"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:62 %add_i = dadd i64 %bitcast_ln304, i64 %sub_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:68 %add_1_i = dadd i64 %bitcast_ln304_1, i64 %sub_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:74 %add_2_i = dadd i64 %bitcast_ln304_2, i64 %sub_2_i

]]></Node>
<StgValue><ssdm name="add_2_i"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:80 %add_3_i = dadd i64 %bitcast_ln304_3, i64 %sub_3_i

]]></Node>
<StgValue><ssdm name="add_3_i"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:86 %add_4_i = dadd i64 %bitcast_ln304_4, i64 %sub_4_i

]]></Node>
<StgValue><ssdm name="add_4_i"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:92 %add_5_i = dadd i64 %bitcast_ln304_5, i64 %sub_5_i

]]></Node>
<StgValue><ssdm name="add_5_i"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:98 %add_6_i = dadd i64 %bitcast_ln304_6, i64 %sub_6_i

]]></Node>
<StgValue><ssdm name="add_6_i"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="7">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:104 %add_7_i = dadd i64 %bitcast_ln304_7, i64 %sub_7_i

]]></Node>
<StgValue><ssdm name="add_7_i"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:105 %bitcast_ln313 = bitcast i64 %add_i

]]></Node>
<StgValue><ssdm name="bitcast_ln313"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:106 %bitcast_ln313_1 = bitcast i64 %add_1_i

]]></Node>
<StgValue><ssdm name="bitcast_ln313_1"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:107 %bitcast_ln313_2 = bitcast i64 %add_2_i

]]></Node>
<StgValue><ssdm name="bitcast_ln313_2"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:108 %bitcast_ln313_3 = bitcast i64 %add_3_i

]]></Node>
<StgValue><ssdm name="bitcast_ln313_3"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:109 %bitcast_ln313_4 = bitcast i64 %add_4_i

]]></Node>
<StgValue><ssdm name="bitcast_ln313_4"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:110 %bitcast_ln313_5 = bitcast i64 %add_5_i

]]></Node>
<StgValue><ssdm name="bitcast_ln313_5"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:111 %bitcast_ln313_6 = bitcast i64 %add_6_i

]]></Node>
<StgValue><ssdm name="bitcast_ln313_6"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:112 %bitcast_ln313_7 = bitcast i64 %add_7_i

]]></Node>
<StgValue><ssdm name="bitcast_ln313_7"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="512" op_0_bw="512" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
VITIS_LOOP_309_1.split.i:113 %or_ln313_i = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %bitcast_ln313_7, i64 %bitcast_ln313_6, i64 %bitcast_ln313_5, i64 %bitcast_ln313_4, i64 %bitcast_ln313_3, i64 %bitcast_ln313_2, i64 %bitcast_ln313_1, i64 %bitcast_ln313

]]></Node>
<StgValue><ssdm name="or_ln313_i"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="512">
<![CDATA[
VITIS_LOOP_309_1.split.i:114 %muxLogicData_to_write_ln313 = muxlogic i512 %or_ln313_i

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln313"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
VITIS_LOOP_309_1.split.i:115 %write_ln313 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %dualInfeasConstr_axpyfifo_i, i512 %or_ln313_i

]]></Node>
<StgValue><ssdm name="write_ln313"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_309_1.split.i:119 %br_ln302 = br void %VITIS_LOOP_309_1.i

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
