Model {
  Name			  "sampleModel810"
  System {
    Name		    "sampleModel810"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "17"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nFirst Order"
      SourceType	      "First Order Transfer Fcn"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      PoleZ		      "0.95"
      ICPrevOutput	      "0.0"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Bias
      Name		      "cfblk2"
      SID		      "2"
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      Bias		      "[-516282296.917182]"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      PermuteDimensions
      Name		      "cfblk3"
      SID		      "3"
      Position		      [350, 30, 410, 90]
      ZOrder		      3
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [1]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      VariableName	      "qdqjyml"
      MaxDataPoints	      "inf"
      SaveFormat	      "Timeseries"
      FixptAsFi		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [0, 1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Ramp"
      SourceType	      "Ramp"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      slope		      "[-7772.670668]"
      start		      "[38.019950]"
      InitialOutput	      "[-592038.067600]"
      VectorParams1D	      on
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [1, 2]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk6"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "7"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk10"
	  SID			  "16"
	  Ports			  [1, 1]
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  9
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk3"
	  SID			  "9"
	  Ports			  [2, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  2
	  InputPortMap		  "u0,p1"
	  DelayLengthSource	  "Input port"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  DiscreteFilter
	  Name			  "cfblk4"
	  SID			  "10"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  3
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Product
	  Name			  "cfblk5"
	  SID			  "11"
	  Ports			  [2, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  4
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk6"
	  SID			  "12"
	  Ports			  [2, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  5
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Math\nOperations/MinMax\nRunning\nResettable"
	  SourceType		  "MinMax Running Resettable"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  Function		  min
	  vinit			  0.0
	}
	Block {
	  BlockType		  Rounding
	  Name			  "cfblk7"
	  SID			  "13"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  6
	}
	Block {
	  BlockType		  MinMax
	  Name			  "cfblk8"
	  SID			  "14"
	  Ports			  [3, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  7
	  Function		  "max"
	  Inputs		  "3"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "8"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk9"
	  SID			  "15"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  8
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 155, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    3
	    Points		    [85, 0; 0, -35; 155, 0]
	    DstBlock		    "cfblk3"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    15
	    Points		    [75, 0; 0, 35; 645, 0]
	    DstBlock		    "cfblk6"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    17
	    Points		    [75, 0; 0, 35; 485, 0]
	    DstBlock		    "cfblk5"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    4
	    Points		    [85, 0; 0, 35; 315, 0]
	    DstBlock		    "cfblk8"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    12
	    Points		    [85, 0; 0, 35; 155, 0]
	    DstBlock		    "cfblk7"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    13
	    Points		    [85, 0; 0, 35; 475, 0]
	    DstBlock		    "cfblk9"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    5
	    Points		    [85, 0; 0, -35; 315, 0]
	    DstBlock		    "cfblk6"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    10
	    Points		    [0, -35; -240, 0]
	    DstBlock		    "cfblk2"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    16
	    Points		    [75, 0; 0, -35; 165, 0]
	    DstBlock		    "cfblk5"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [75, 0; 0, 20]
	  DstBlock		  "cfblk8"
	  DstPort		  3
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, -45; -720, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 805, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  19
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, 35; -1200, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk7"
      SID		      "17"
      Ports		      [1, 1]
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [85, 0; 0, 35; 475, 0]
      DstBlock		      "cfblk6"
      DstPort		      1
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [75, 0; 0, -35; 325, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk6"
      SrcPort		      2
      Points		      [0, 30; -560, 0]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [0, -35; -720, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
    Line {
      ZOrder		      6
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [40, 0; 0, 15]
      DstBlock		      "cfblk7"
      DstPort		      1
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [0, 55; -880, 0]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
  }
}
