{"vcs1":{"timestamp_begin":1728215199.520887259, "rt":9.42, "ut":8.67, "st":0.62}}
{"vcselab":{"timestamp_begin":1728215209.040690740, "rt":1.12, "ut":0.33, "st":0.20}}
{"link":{"timestamp_begin":1728215210.256802915, "rt":0.60, "ut":0.20, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728215198.770979832}
{"VCS_COMP_START_TIME": 1728215198.770979832}
{"VCS_COMP_END_TIME": 1728215212.462709998}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 368476}}
{"stitch_vcselab": {"peak_mem": 239832}}
