// Seed: 852499513
module module_0 (
    id_1
);
  input wire id_1;
  if (1) begin
    wire id_2, id_3, id_4, id_5, id_6;
    wor id_7 = 1;
  end else begin
    wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
    wor id_16 = 1;
  end
  assign id_17 = 1'b0;
  assign id_17 = 1;
endmodule
module module_1 (
    output tri  id_0,
    output wor  id_1,
    output tri0 id_2,
    input  tri0 id_3
);
  always assert (1);
  wire id_5, id_6;
  or (id_2, id_3, id_5, id_6);
  module_0(
      id_5
  );
endmodule
