{
    "name": "Piccolo",
    "folder": "Piccolo",
    "sim_files": [],
    "files": [
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkAXI4_Deburster_A.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkBoot_ROM.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkCPU.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkCSR_MIE.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkCSR_MIP.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkCSR_RegFile.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkCore.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkFBox_Core.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkFBox_Top.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkFPR_RegFile.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkFPU.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkFabric.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkFabric_2x3.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkFabric_AXI4.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkGPR_RegFile.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkIntMul_32.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkIntMul_64.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkMMU_Cache.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkMem_Controller.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkMem_Model.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkNear_Mem.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkNear_Mem_IO.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkNear_Mem_IO_AXI4.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkPLIC_16_2_7.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkRISCV_MBox.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkSoC_Map.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkSoC_Top.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkTLB.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkTop_HW_Side.v",
        "builds/RV32ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkUART.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkAXI4_Deburster_A.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkBoot_ROM.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkCPU.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkCSR_MIE.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkCSR_MIP.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkCSR_RegFile.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkCore.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkFBox_Core.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkFBox_Top.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkFPR_RegFile.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkFPU.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkFabric.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkFabric_2x3.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkFabric_AXI4.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkGPR_RegFile.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkIntMul_32.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkIntMul_64.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkMMU_Cache.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkMem_Controller.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkMem_Model.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkNear_Mem.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkNear_Mem_IO.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkNear_Mem_IO_AXI4.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkPLIC_16_2_7.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkRISCV_MBox.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkSoC_Map.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkSoC_Top.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkTLB.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkTop_HW_Side.v",
        "builds/RV32ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkUART.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkAXI4_Deburster_A.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkBoot_ROM.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkCPU.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkCSR_MIE.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkCSR_MIP.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkCSR_RegFile.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkCore.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkFabric.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkFabric_2x3.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkFabric_AXI4.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkGPR_RegFile.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkIntMul_32.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkIntMul_64.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkMMU_Cache.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkMem_Controller.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkMem_Model.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkNear_Mem.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkNear_Mem_IO.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkNear_Mem_IO_AXI4.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkPLIC_16_2_7.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkRISCV_MBox.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkSoC_Map.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkSoC_Top.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkTop_HW_Side.v",
        "builds/RV32ACIMU_Piccolo_iverilog/Verilog_RTL/mkUART.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkAXI4_Deburster_A.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkBoot_ROM.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkCPU.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkCSR_MIE.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkCSR_MIP.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkCSR_RegFile.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkCore.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkFabric.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkFabric_2x3.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkFabric_AXI4.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkGPR_RegFile.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkIntMul_32.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkIntMul_64.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkMMU_Cache.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkMem_Controller.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkMem_Model.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkNear_Mem.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkNear_Mem_IO.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkNear_Mem_IO_AXI4.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkPLIC_16_2_7.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkRISCV_MBox.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkSoC_Map.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkSoC_Top.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkTop_HW_Side.v",
        "builds/RV32ACIMU_Piccolo_verilator/Verilog_RTL/mkUART.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkAXI4_Deburster_A.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkBoot_ROM.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkCPU.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkCSR_MIE.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkCSR_MIP.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkCSR_RegFile.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkCore.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkFBox_Core.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkFBox_Top.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkFPR_RegFile.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkFPU.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkFabric.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkFabric_2x3.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkFabric_AXI4.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkGPR_RegFile.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkIntMul_32.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkIntMul_64.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkMMU_Cache.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkMem_Controller.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkMem_Model.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkNear_Mem.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkNear_Mem_IO.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkNear_Mem_IO_AXI4.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkPLIC_16_2_7.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkRISCV_MBox.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkSoC_Map.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkSoC_Top.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkTLB.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkTop_HW_Side.v",
        "builds/RV64ACDFIMSU_Piccolo_iverilog/Verilog_RTL/mkUART.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkAXI4_Deburster_A.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkBoot_ROM.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkCPU.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkCSR_MIE.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkCSR_MIP.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkCSR_RegFile.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkCore.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkFBox_Core.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkFBox_Top.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkFPR_RegFile.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkFPU.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkFabric.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkFabric_2x3.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkFabric_AXI4.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkGPR_RegFile.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkIntMul_32.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkIntMul_64.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkMMU_Cache.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkMem_Controller.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkMem_Model.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkNear_Mem.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkNear_Mem_IO.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkNear_Mem_IO_AXI4.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkPLIC_16_2_7.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkRISCV_MBox.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkSoC_Map.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkSoC_Top.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkTLB.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkTop_HW_Side.v",
        "builds/RV64ACDFIMSU_Piccolo_verilator/Verilog_RTL/mkUART.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkAXI4_Deburster_A.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkBoot_ROM.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkCPU.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkCSR_MIE.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkCSR_MIP.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkCSR_RegFile.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkCore.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkFabric.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkFabric_2x3.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkFabric_AXI4.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkGPR_RegFile.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkIntMul_32.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkIntMul_64.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkMMU_Cache.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkMem_Controller.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkMem_Model.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkNear_Mem.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkNear_Mem_IO.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkNear_Mem_IO_AXI4.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkPLIC_16_2_7.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkRISCV_MBox.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkSoC_Map.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkSoC_Top.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkTop_HW_Side.v",
        "builds/RV64ACIMU_Piccolo_iverilog/Verilog_RTL/mkUART.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkAXI4_Deburster_A.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkBoot_ROM.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkCPU.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkCSR_MIE.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkCSR_MIP.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkCSR_RegFile.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkCore.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkFabric.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkFabric_2x3.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkFabric_AXI4.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkGPR_RegFile.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkIntMul_32.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkIntMul_64.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkMMU_Cache.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkMem_Controller.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkMem_Model.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkNear_Mem.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkNear_Mem_IO.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkNear_Mem_IO_AXI4.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkPLIC_16_2_7.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkRISCV_MBox.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkSoC_Map.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkSoC_Top.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkTop_HW_Side.v",
        "builds/RV64ACIMU_Piccolo_verilator/Verilog_RTL/mkUART.v",
        "builds/Resources/Verilator_resources/import_DPI_C_decls.v",
        "src_SSITH_P1/Verilog_RTL/mkCPU.v",
        "src_SSITH_P1/Verilog_RTL/mkCSR_MIE.v",
        "src_SSITH_P1/Verilog_RTL/mkCSR_MIP.v",
        "src_SSITH_P1/Verilog_RTL/mkCSR_RegFile.v",
        "src_SSITH_P1/Verilog_RTL/mkCore.v",
        "src_SSITH_P1/Verilog_RTL/mkDM_Abstract_Commands.v",
        "src_SSITH_P1/Verilog_RTL/mkDM_CSR_Tap.v",
        "src_SSITH_P1/Verilog_RTL/mkDM_GPR_Tap.v",
        "src_SSITH_P1/Verilog_RTL/mkDM_Mem_Tap.v",
        "src_SSITH_P1/Verilog_RTL/mkDM_Run_Control.v",
        "src_SSITH_P1/Verilog_RTL/mkDM_System_Bus.v",
        "src_SSITH_P1/Verilog_RTL/mkDebug_Module.v",
        "src_SSITH_P1/Verilog_RTL/mkFabric_2x3.v",
        "src_SSITH_P1/Verilog_RTL/mkGPR_RegFile.v",
        "src_SSITH_P1/Verilog_RTL/mkIntMul_32.v",
        "src_SSITH_P1/Verilog_RTL/mkIntMul_64.v",
        "src_SSITH_P1/Verilog_RTL/mkJtagTap.v",
        "src_SSITH_P1/Verilog_RTL/mkMMU_Cache.v",
        "src_SSITH_P1/Verilog_RTL/mkNear_Mem.v",
        "src_SSITH_P1/Verilog_RTL/mkNear_Mem_IO_AXI4.v",
        "src_SSITH_P1/Verilog_RTL/mkP1_Core.v",
        "src_SSITH_P1/Verilog_RTL/mkPLIC_16_2_7.v",
        "src_SSITH_P1/Verilog_RTL/mkRISCV_MBox.v",
        "src_SSITH_P1/Verilog_RTL/mkSoC_Map.v",
        "src_SSITH_P1/Verilog_RTL/mkTV_Encode.v",
        "src_SSITH_P1/Verilog_RTL/mkTV_Xactor.v",
        "src_SSITH_P1/xilinx_ip/hdl/ASSIGN1.v",
        "src_SSITH_P1/xilinx_ip/hdl/BRAM2.v",
        "src_SSITH_P1/xilinx_ip/hdl/ClockGen.v",
        "src_SSITH_P1/xilinx_ip/hdl/FIFO1.v",
        "src_SSITH_P1/xilinx_ip/hdl/FIFO2.v",
        "src_SSITH_P1/xilinx_ip/hdl/FIFO20.v",
        "src_SSITH_P1/xilinx_ip/hdl/MakeClock.v",
        "src_SSITH_P1/xilinx_ip/hdl/RegFile.v",
        "src_SSITH_P1/xilinx_ip/hdl/SizedFIFO.v",
        "src_SSITH_P1/xilinx_ip/hdl/SizedFIFO0.v",
        "src_SSITH_P1/xilinx_ip/hdl/SyncFIFOLevel.v",
        "src_SSITH_P1/xilinx_ip/hdl/SyncHandshake.v",
        "src_SSITH_P1/xilinx_ip/hdl/SyncResetA.v",
        "src_SSITH_P1/xilinx_ip/hdl/SyncWire.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkCPU.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkCSR_MIE.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkCSR_MIP.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkCSR_RegFile.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkCore.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkDM_Abstract_Commands.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkDM_CSR_Tap.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkDM_GPR_Tap.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkDM_Mem_Tap.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkDM_Run_Control.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkDM_System_Bus.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkDebug_Module.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkFabric_2x1.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkFabric_2x3.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkGPR_RegFile.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkIntMul_32.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkIntMul_64.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkJtagTap.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkMMU_Cache.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkNear_Mem.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkNear_Mem_IO.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkNear_Mem_IO_AXI4.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkP1_Core.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkPLIC_16_2_7.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkRISCV_MBox.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkSoC_Map.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkTV_Encode.v",
        "src_SSITH_P1/xilinx_ip/hdl/mkTV_Xactor.v",
        "src_bsc_lib_RTL/BRAM2.v",
        "src_bsc_lib_RTL/FIFO1.v",
        "src_bsc_lib_RTL/FIFO2.v",
        "src_bsc_lib_RTL/FIFO20.v",
        "src_bsc_lib_RTL/FIFOL1.v",
        "src_bsc_lib_RTL/RegFile.v",
        "src_bsc_lib_RTL/RegFileLoad.v",
        "src_bsc_lib_RTL/SizedFIFO.v",
        "src_bsc_lib_RTL/SizedFIFO0.v",
        "src_bsc_lib_RTL/main.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/bluespec/Piccolo",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "march": "rv32i",
    "two_memory": false
}