<stg><name>ls_hw</name>


<trans_list>

<trans id="189" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="1"/>
</and_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
<literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="12" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="15" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %shift_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %shift)

]]></Node>
<StgValue><ssdm name="shift_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %index1_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %index1)

]]></Node>
<StgValue><ssdm name="index1_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="5">
<![CDATA[
:2  %trunc_ln400 = trunc i5 %index1_read to i4

]]></Node>
<StgValue><ssdm name="trunc_ln400"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="4">
<![CDATA[
:3  %zext_ln400_1 = zext i4 %trunc_ln400 to i8

]]></Node>
<StgValue><ssdm name="zext_ln400_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln400, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="7">
<![CDATA[
:5  %zext_ln400_2 = zext i7 %tmp_4 to i8

]]></Node>
<StgValue><ssdm name="zext_ln400_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %add_ln400 = add i8 %zext_ln400_2, %zext_ln400_1

]]></Node>
<StgValue><ssdm name="add_ln400"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %0 ], [ %i, %hls_label_21 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln398 = icmp eq i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln398"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln398, label %2, label %hls_label_21

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="4">
<![CDATA[
hls_label_21:3  %zext_ln400_3 = zext i4 %i_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln400_3"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:4  %add_ln400_1 = add i8 %add_ln400, %zext_ln400_3

]]></Node>
<StgValue><ssdm name="add_ln400_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="8">
<![CDATA[
hls_label_21:5  %zext_ln400_4 = zext i8 %add_ln400_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln400_4"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:6  %state_matrix_addr = getelementptr [144 x i8]* %state_matrix, i64 0, i64 %zext_ln400_4

]]></Node>
<StgValue><ssdm name="state_matrix_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8">
<![CDATA[
hls_label_21:7  %state_matrix_load = load i8* %state_matrix_addr, align 1

]]></Node>
<StgValue><ssdm name="state_matrix_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_21:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_21:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln399"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="4">
<![CDATA[
hls_label_21:2  %zext_ln400 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln400"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8">
<![CDATA[
hls_label_21:7  %state_matrix_load = load i8* %state_matrix_addr, align 1

]]></Node>
<StgValue><ssdm name="state_matrix_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:8  %arr1_addr = getelementptr [8 x i8]* %arr1, i64 0, i64 %zext_ln400

]]></Node>
<StgValue><ssdm name="arr1_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
hls_label_21:9  store i8 %state_matrix_load, i8* %arr1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln400"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_21:10  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
hls_label_21:11  br label %1

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  call fastcc void @convert_hex_to_binar([8 x i8]* %arr1, [32 x i8]* %arr2)

]]></Node>
<StgValue><ssdm name="call_ln403"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="6">
<![CDATA[
:1  %trunc_ln405 = trunc i6 %shift_read to i5

]]></Node>
<StgValue><ssdm name="trunc_ln405"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  call fastcc void @convert_hex_to_binar([8 x i8]* %arr1, [32 x i8]* %arr2)

]]></Node>
<StgValue><ssdm name="call_ln403"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="5">
<![CDATA[
:2  %zext_ln405 = zext i5 %trunc_ln405 to i6

]]></Node>
<StgValue><ssdm name="zext_ln405"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %sub_ln412 = sub i6 -32, %zext_ln405

]]></Node>
<StgValue><ssdm name="sub_ln412"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %count2_0_in = phi i6 [ %zext_ln405, %2 ], [ %count2, %hls_label_22_end ]

]]></Node>
<StgValue><ssdm name="count2_0_in"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %i1_0 = phi i5 [ -1, %2 ], [ %i_5, %hls_label_22_end ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %icmp_ln408 = icmp eq i5 %i1_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln408"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 31, i64 16)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln408, label %.loopexit, label %hls_label_22_begin

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="5">
<![CDATA[
hls_label_22_begin:0  %zext_ln407 = zext i5 %i1_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln407"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_22_begin:1  %count2 = add i6 %count2_0_in, -1

]]></Node>
<StgValue><ssdm name="count2"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="6">
<![CDATA[
hls_label_22_begin:4  %sext_ln410 = sext i6 %count2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln410"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_22_begin:5  %arr2_addr = getelementptr [32 x i8]* %arr2, i64 0, i64 %sext_ln410

]]></Node>
<StgValue><ssdm name="arr2_addr"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="5">
<![CDATA[
hls_label_22_begin:6  %arr2_load = load i8* %arr2_addr, align 1

]]></Node>
<StgValue><ssdm name="arr2_load"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_22_begin:10  %icmp_ln412 = icmp eq i6 %zext_ln407, %sub_ln412

]]></Node>
<StgValue><ssdm name="icmp_ln412"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
<literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_22_end:1  %i_5 = add i5 %i1_0, -1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_22_begin:2  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_22_begin:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln409"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="5">
<![CDATA[
hls_label_22_begin:6  %arr2_load = load i8* %arr2_addr, align 1

]]></Node>
<StgValue><ssdm name="arr2_load"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="5">
<![CDATA[
hls_label_22_begin:7  %zext_ln410 = zext i5 %i1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln410"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_22_begin:8  %arr3_addr = getelementptr [32 x i8]* %arr3, i64 0, i64 %zext_ln410

]]></Node>
<StgValue><ssdm name="arr3_addr"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_22_begin:9  store i8 %arr2_load, i8* %arr3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln410"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_22_begin:11  br i1 %icmp_ln412, label %.loopexit, label %hls_label_22_end

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
<literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_22_end:0  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
<literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
hls_label_22_end:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
.loopexit:0  %count_1 = alloca i32

]]></Node>
<StgValue><ssdm name="count_1"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %xor_ln420 = xor i5 %trunc_ln405, -1

]]></Node>
<StgValue><ssdm name="xor_ln420"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="5">
<![CDATA[
.loopexit:2  %zext_ln420 = zext i5 %xor_ln420 to i6

]]></Node>
<StgValue><ssdm name="zext_ln420"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:3  store i32 31, i32* %count_1

]]></Node>
<StgValue><ssdm name="store_ln418"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:4  br label %4

]]></Node>
<StgValue><ssdm name="br_ln418"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i2_0 = phi i6 [ 31, %.loopexit ], [ %i_9, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:1  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i2_0, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_11, label %.preheader.preheader, label %hls_label_23_begin

]]></Node>
<StgValue><ssdm name="br_ln418"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_23_begin:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_23_begin:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln419"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_23_begin:2  %icmp_ln420 = icmp sgt i6 %i2_0, %zext_ln420

]]></Node>
<StgValue><ssdm name="icmp_ln420"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_23_begin:3  br i1 %icmp_ln420, label %._crit_edge, label %hls_label_23_end

]]></Node>
<StgValue><ssdm name="br_ln420"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_23_end:0  %count_1_load = load i32* %count_1

]]></Node>
<StgValue><ssdm name="count_1_load"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
hls_label_23_end:1  %sext_ln423 = sext i32 %count_1_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln423"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_23_end:2  %arr2_addr_1 = getelementptr [32 x i8]* %arr2, i64 0, i64 %sext_ln423

]]></Node>
<StgValue><ssdm name="arr2_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="5">
<![CDATA[
hls_label_23_end:3  %arr2_load_1 = load i8* %arr2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="arr2_load_1"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_23_end:7  %count = add nsw i32 %count_1_load, -1

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_23_end:9  store i32 %count, i32* %count_1

]]></Node>
<StgValue><ssdm name="store_ln425"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:0  %i_9 = add i6 %i2_0, -1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln418"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="94" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="5">
<![CDATA[
hls_label_23_end:3  %arr2_load_1 = load i8* %arr2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="arr2_load_1"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="6">
<![CDATA[
hls_label_23_end:4  %zext_ln423 = zext i6 %i2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln423"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_23_end:5  %arr3_addr_1 = getelementptr [32 x i8]* %arr3, i64 0, i64 %zext_ln423

]]></Node>
<StgValue><ssdm name="arr3_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
hls_label_23_end:6  store i8 %arr2_load_1, i8* %arr3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln423"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_23_end:8  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
hls_label_23_end:10  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln425"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %i_0_i = phi i4 [ %i_7, %hls_label_6 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln114 = icmp eq i4 %i_0_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i_7 = add i4 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln114, label %convert_binary_to_hex_hw.exit.preheader, label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="4">
<![CDATA[
hls_label_6:2  %trunc_ln116 = trunc i4 %i_0_i to i3

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
hls_label_6:3  %shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln116, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="5">
<![CDATA[
hls_label_6:4  %zext_ln116 = zext i5 %shl_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:5  %arr3_addr_5 = getelementptr [32 x i8]* %arr3, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="arr3_addr_5"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="5">
<![CDATA[
hls_label_6:6  %arr3_load = load i8* %arr3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="arr3_load"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6:8  %or_ln117 = or i5 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln117"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="5">
<![CDATA[
hls_label_6:9  %zext_ln117 = zext i5 %or_ln117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:10  %arr3_addr_6 = getelementptr [32 x i8]* %arr3, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="arr3_addr_6"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="5">
<![CDATA[
hls_label_6:11  %arr3_load_5 = load i8* %arr3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="arr3_load_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="115" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="5">
<![CDATA[
hls_label_6:6  %arr3_load = load i8* %arr3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="arr3_load"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:7  %icmp_ln116 = icmp eq i8 %arr3_load, 48

]]></Node>
<StgValue><ssdm name="icmp_ln116"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="5">
<![CDATA[
hls_label_6:11  %arr3_load_5 = load i8* %arr3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="arr3_load_5"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:12  %icmp_ln117 = icmp eq i8 %arr3_load_5, 48

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6:13  %or_ln118 = or i5 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln118"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="5">
<![CDATA[
hls_label_6:14  %zext_ln118 = zext i5 %or_ln118 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:15  %arr3_addr_7 = getelementptr [32 x i8]* %arr3, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="arr3_addr_7"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="5">
<![CDATA[
hls_label_6:16  %arr3_load_6 = load i8* %arr3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="arr3_load_6"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6:18  %or_ln119 = or i5 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln119"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="5">
<![CDATA[
hls_label_6:19  %zext_ln119 = zext i5 %or_ln119 to i64

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:20  %arr3_addr_8 = getelementptr [32 x i8]* %arr3, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="arr3_addr_8"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="5">
<![CDATA[
hls_label_6:21  %arr3_load_7 = load i8* %arr3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="arr3_load_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="127" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="5">
<![CDATA[
hls_label_6:16  %arr3_load_6 = load i8* %arr3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="arr3_load_6"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:17  %icmp_ln118 = icmp eq i8 %arr3_load_6, 48

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="5">
<![CDATA[
hls_label_6:21  %arr3_load_7 = load i8* %arr3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="arr3_load_7"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:22  %icmp_ln119 = icmp eq i8 %arr3_load_7, 48

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:25  %select_ln119 = select i1 %icmp_ln119, i7 48, i7 49

]]></Node>
<StgValue><ssdm name="select_ln119"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:26  %select_ln123 = select i1 %icmp_ln119, i7 50, i7 51

]]></Node>
<StgValue><ssdm name="select_ln123"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:32  %select_ln155 = select i1 %icmp_ln119, i7 -27, i7 -26

]]></Node>
<StgValue><ssdm name="select_ln155"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:33  %and_ln117 = and i1 %icmp_ln116, %icmp_ln117

]]></Node>
<StgValue><ssdm name="and_ln117"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:34  %and_ln118 = and i1 %and_ln117, %icmp_ln118

]]></Node>
<StgValue><ssdm name="and_ln118"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:35  %select_ln118 = select i1 %and_ln118, i7 %select_ln119, i7 %select_ln155

]]></Node>
<StgValue><ssdm name="select_ln118"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:36  %xor_ln118 = xor i1 %icmp_ln118, true

]]></Node>
<StgValue><ssdm name="xor_ln118"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:37  %and_ln118_7 = and i1 %and_ln117, %xor_ln118

]]></Node>
<StgValue><ssdm name="and_ln118_7"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:38  %select_ln118_7 = select i1 %and_ln118_7, i7 %select_ln123, i7 %select_ln118

]]></Node>
<StgValue><ssdm name="select_ln118_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:0  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_6:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln115"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="4">
<![CDATA[
hls_label_6:23  %zext_ln119_2 = zext i4 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln119_2"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:24  %arr1_addr_3 = getelementptr [8 x i8]* %arr1, i64 0, i64 %zext_ln119_2

]]></Node>
<StgValue><ssdm name="arr1_addr_3"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:27  %select_ln129 = select i1 %icmp_ln119, i7 52, i7 53

]]></Node>
<StgValue><ssdm name="select_ln129"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:28  %select_ln133 = select i1 %icmp_ln119, i7 54, i7 55

]]></Node>
<StgValue><ssdm name="select_ln133"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:29  %select_ln141 = select i1 %icmp_ln119, i7 56, i7 57

]]></Node>
<StgValue><ssdm name="select_ln141"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:30  %select_ln145 = select i1 %icmp_ln119, i7 -31, i7 -30

]]></Node>
<StgValue><ssdm name="select_ln145"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:31  %select_ln151 = select i1 %icmp_ln119, i7 -29, i7 -28

]]></Node>
<StgValue><ssdm name="select_ln151"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:39  %xor_ln117 = xor i1 %icmp_ln117, true

]]></Node>
<StgValue><ssdm name="xor_ln117"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:40  %and_ln117_3 = and i1 %icmp_ln116, %xor_ln117

]]></Node>
<StgValue><ssdm name="and_ln117_3"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:41  %and_ln118_8 = and i1 %and_ln117_3, %icmp_ln118

]]></Node>
<StgValue><ssdm name="and_ln118_8"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:42  %select_ln118_8 = select i1 %and_ln118_8, i7 %select_ln129, i7 %select_ln118_7

]]></Node>
<StgValue><ssdm name="select_ln118_8"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:43  %and_ln118_9 = and i1 %and_ln117_3, %xor_ln118

]]></Node>
<StgValue><ssdm name="and_ln118_9"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:44  %select_ln118_9 = select i1 %and_ln118_9, i7 %select_ln133, i7 %select_ln118_8

]]></Node>
<StgValue><ssdm name="select_ln118_9"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:45  %xor_ln116 = xor i1 %icmp_ln116, true

]]></Node>
<StgValue><ssdm name="xor_ln116"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:46  %and_ln117_4 = and i1 %icmp_ln117, %xor_ln116

]]></Node>
<StgValue><ssdm name="and_ln117_4"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:47  %and_ln118_10 = and i1 %and_ln117_4, %icmp_ln118

]]></Node>
<StgValue><ssdm name="and_ln118_10"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:48  %select_ln118_10 = select i1 %and_ln118_10, i7 %select_ln141, i7 %select_ln118_9

]]></Node>
<StgValue><ssdm name="select_ln118_10"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:49  %and_ln118_11 = and i1 %and_ln117_4, %xor_ln118

]]></Node>
<StgValue><ssdm name="and_ln118_11"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:50  %select_ln118_11 = select i1 %and_ln118_11, i7 %select_ln145, i7 %select_ln118_10

]]></Node>
<StgValue><ssdm name="select_ln118_11"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:51  %or_ln117_2 = or i1 %icmp_ln116, %icmp_ln117

]]></Node>
<StgValue><ssdm name="or_ln117_2"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:52  %xor_ln117_2 = xor i1 %or_ln117_2, true

]]></Node>
<StgValue><ssdm name="xor_ln117_2"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:53  %and_ln118_12 = and i1 %icmp_ln118, %xor_ln117_2

]]></Node>
<StgValue><ssdm name="and_ln118_12"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:54  %select_ln118_12 = select i1 %and_ln118_12, i7 %select_ln151, i7 %select_ln118_11

]]></Node>
<StgValue><ssdm name="select_ln118_12"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="7">
<![CDATA[
hls_label_6:55  %zext_ln118_2 = zext i7 %select_ln118_12 to i8

]]></Node>
<StgValue><ssdm name="zext_ln118_2"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
hls_label_6:56  store i8 %zext_ln118_2, i8* %arr1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:57  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
hls_label_6:58  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="169" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
convert_binary_to_hex_hw.exit.preheader:0  br label %convert_binary_to_hex_hw.exit

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
convert_binary_to_hex_hw.exit:0  %i3_0 = phi i4 [ %i_10, %hls_label_24 ], [ 0, %convert_binary_to_hex_hw.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
convert_binary_to_hex_hw.exit:1  %icmp_ln429 = icmp eq i4 %i3_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln429"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
convert_binary_to_hex_hw.exit:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
convert_binary_to_hex_hw.exit:3  %i_10 = add i4 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
convert_binary_to_hex_hw.exit:4  br i1 %icmp_ln429, label %5, label %hls_label_24

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="4">
<![CDATA[
hls_label_24:2  %zext_ln431 = zext i4 %i3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln431"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="4">
<![CDATA[
hls_label_24:3  %zext_ln431_1 = zext i4 %i3_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln431_1"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_24:4  %add_ln431 = add i8 %add_ln400, %zext_ln431_1

]]></Node>
<StgValue><ssdm name="add_ln431"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24:7  %arr1_addr_2 = getelementptr [8 x i8]* %arr1, i64 0, i64 %zext_ln431

]]></Node>
<StgValue><ssdm name="arr1_addr_2"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="3">
<![CDATA[
hls_label_24:8  %arr1_load = load i8* %arr1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="arr1_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="180" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_24:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_24:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln430"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="8">
<![CDATA[
hls_label_24:5  %zext_ln431_2 = zext i8 %add_ln431 to i64

]]></Node>
<StgValue><ssdm name="zext_ln431_2"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24:6  %state_matrix_addr_4 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 %zext_ln431_2

]]></Node>
<StgValue><ssdm name="state_matrix_addr_4"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="3">
<![CDATA[
hls_label_24:8  %arr1_load = load i8* %arr1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="arr1_load"/></StgValue>
</operation>

<operation id="185" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_24:9  store i8 %arr1_load, i8* %state_matrix_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln431"/></StgValue>
</operation>

<operation id="186" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_24:10  %empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="187" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
hls_label_24:11  br label %convert_binary_to_hex_hw.exit

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln434"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
