$date
	Sun Oct 23 05:40:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#794525
b1010 !
1"
#794526
b1010 &
b1010 %
1$
#794527
0"
#794530
b101 &
b101 %
#794534
b10000 &
b10000 %
#794538
b1000 &
b1000 %
#794542
b100 &
b100 %
#794546
b10 &
b10 %
#794550
b1 &
1#
b1 %
#794554
b0 &
b0 %
0#
0$
#1819573
b10011 !
1"
#1819574
b10011 &
b10011 %
1$
#1819575
0"
#1819578
b111010 &
b111010 %
#1819582
b11101 &
b11101 %
#1819586
b1011000 &
b1011000 %
#1819590
b101100 &
b101100 %
#1819594
b10110 &
b10110 %
#1819598
b1011 &
b1011 %
#1819602
b100010 &
b100010 %
#1819606
b10001 &
b10001 %
#1819610
b110100 &
b110100 %
#1819614
b11010 &
b11010 %
#1819618
b1101 &
b1101 %
#1819622
b101000 &
b101000 %
#1819626
b10100 &
b10100 %
#1819630
b1010 &
b1010 %
#1819634
b101 &
b101 %
#1819638
b10000 &
b10000 %
#1819642
b1000 &
b1000 %
#1819646
b100 &
b100 %
#1819650
b10 &
b10 %
#1819654
b1 &
1#
b1 %
#1819658
b0 &
b0 %
0#
0$
#2831766
b1 &
b1 %
1$
b1 !
1"
#2831767
0"
#2831770
1#
#2831774
b0 &
0#
b0 %
0$
#4500012
