Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date             : Mon Jan 22 15:26:08 2018
| Host             : commlab-server.uni.lux running 64-bit unknown
| Command          : report_power -file filter_top_power_routed.rpt -pb filter_top_power_summary_routed.pb
| Design           : filter_top
| Device           : xc7k410tffg900-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.963 |
| Dynamic (W)              | 0.768 |
| Device Static (W)        | 0.195 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 83.3  |
| Junction Temperature (C) | 26.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.000 |        3 |       --- |             --- |
| Slice Logic              |     0.132 |    34387 |       --- |             --- |
|   LUT as Logic           |     0.092 |     7109 |    254200 |            2.79 |
|   Register               |     0.017 |    16360 |    508400 |            3.21 |
|   CARRY4                 |     0.012 |     1063 |     63550 |            1.67 |
|   LUT as Shift Register  |     0.011 |     3695 |     90600 |            4.07 |
|   Others                 |     0.000 |     2353 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       96 |    254200 |            0.03 |
|   LUT as Distributed RAM |     0.000 |      192 |     90600 |            0.21 |
| Signals                  |     0.208 |    23749 |       --- |             --- |
| Block RAM                |     0.191 |       26 |       795 |            3.27 |
| DSPs                     |     0.238 |       96 |      1540 |            6.23 |
| Static Power             |     0.195 |          |           |                 |
| Total                    |     0.963 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.853 |       0.758 |      0.096 |
| Vccaux    |       1.800 |     0.033 |       0.000 |      0.033 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.014 |       0.011 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |             3.3 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                | Power (W) |
+-----------------------------------------------------------------------------------------------------+-----------+
| filter_top                                                                                          |     0.768 |
|   fft_config1_U0                                                                                    |     0.304 |
|     inst                                                                                            |     0.304 |
|       U0                                                                                            |     0.304 |
|         i_synth                                                                                     |     0.304 |
|           axi_wrapper                                                                               |     0.021 |
|             config_channel_fifo                                                                     |    <0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                                    |    <0.001 |
|                 fifo0                                                                               |    <0.001 |
|             data_in_channel_fifo                                                                    |     0.006 |
|               gen_non_real_time.data_in_fifo_pt1                                                    |     0.005 |
|                 fifo0                                                                               |     0.003 |
|             data_out_channel                                                                        |     0.002 |
|               gen_non_real_time.fifo                                                                |     0.002 |
|                 fifo0                                                                               |     0.002 |
|             gen_status_channel.status_fifo                                                          |    <0.001 |
|               gen_non_real_time.fifo                                                                |    <0.001 |
|                 fifo0                                                                               |    <0.001 |
|           xfft_inst                                                                                 |     0.282 |
|             non_floating_point.arch_d.xfft_inst                                                     |     0.282 |
|               DOUT_CNT_CTRL_0                                                                       |    <0.001 |
|                 cnt                                                                                 |    <0.001 |
|                   cnt_addsub                                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                           i_q.i_simple.qreg                                                         |    <0.001 |
|                   i_tc_compare_new                                                                  |    <0.001 |
|               FLOW                                                                                  |     0.001 |
|                 proc0_counter                                                                       |    <0.001 |
|                   cnt_addsub                                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                           i_q.i_simple.qreg                                                         |    <0.001 |
|                   i_tc_compare_new                                                                  |    <0.001 |
|                 proc_cnt_start                                                                      |    <0.001 |
|                 reset_sustain.delay_reset_3                                                         |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 reset_sustain.delay_reset_7                                                         |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 reset_sustain.resets_4_pes[0].delay_reset_pe                                        |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 reset_sustain.resets_4_pes[1].delay_reset_pe                                        |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 reset_sustain.resets_4_pes[2].delay_reset_pe                                        |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 reset_sustain.resets_4_pes[3].delay_reset_pe                                        |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 reset_sustain.resets_4_pes[4].delay_reset_pe                                        |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 reset_sustain.resets_4_pes[5].delay_reset_pe                                        |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 start_reg_delay                                                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|               has_bit_reverse.delay_DV                                                              |    <0.001 |
|                 need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                   i_bb_inst                                                                         |    <0.001 |
|               has_bit_reverse.delay_addr_r_MSB                                                      |    <0.001 |
|               has_bit_reverse.delay_addr_w_MSB                                                      |    <0.001 |
|               has_bit_reverse.delay_done_int                                                        |    <0.001 |
|                 need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                   i_bb_inst                                                                         |    <0.001 |
|               has_bit_reverse.delay_reorder_write_addr                                              |    <0.001 |
|               has_bit_reverse.dig_rev_mem                                                           |     0.025 |
|                 blk_ram.use_bram_only.mem                                                           |     0.025 |
|               has_bit_reverse.dout_rev_we_delay                                                     |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                   i_bb_inst                                                                         |    <0.001 |
|               has_bit_reverse.fixed_pt_size_muxed_addresses.read_addr_fixed_nfft_delay              |    <0.001 |
|               has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1                           |    <0.001 |
|                 cnt                                                                                 |    <0.001 |
|                   cnt_addsub                                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                           i_q.i_simple.qreg                                                         |    <0.001 |
|                   i_tc_compare_new                                                                  |    <0.001 |
|               has_bit_reverse.pe_out_reg                                                            |    <0.001 |
|               has_bit_reverse.unshifted_read_addr.read_addr_delay                                   |    <0.001 |
|               input_delay_im                                                                        |    <0.001 |
|               input_delay_re                                                                        |    <0.001 |
|               pe0_bf1_addr_gen                                                                      |    <0.001 |
|               pe0_bf2_start_gen                                                                     |    <0.001 |
|               pe_gen[0].natural_order_input.PE                                                      |     0.077 |
|                 FB_1.BF_1                                                                           |     0.020 |
|                   BTFLY0                                                                            |     0.002 |
|                     logic_bfly_byp.add_i                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.add_r                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_i                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_r                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                   MEM                                                                               |     0.016 |
|                     blk_ram.use_bram_only.mem                                                       |     0.016 |
|                   mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mux_sel_reg                                                                       |    <0.001 |
|                   no_nfft.bypass_reg                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   no_twos_cmp.REG_lower_im                                                          |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                   wr_addr_del                                                                       |    <0.001 |
|                 delay_addr_bf2                                                                      |    <0.001 |
|                 delay_addr_tw                                                                       |    <0.001 |
|                 has_TW_mult.MULT                                                                    |     0.025 |
|                   i_cmpy                                                                            |     0.025 |
|                     four_mult_structure.use_dsp.i_dsp                                               |     0.025 |
|                       re_im                                                                         |     0.025 |
|                         use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0                |    <0.001 |
|                         use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                         use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                         use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                 has_TW_mult.TW                                                                      |     0.007 |
|                   ADD0                                                                              |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   MUX0                                                                              |    <0.001 |
|                   delay_tw_addr_msb                                                                 |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   twiddle_generator                                                                 |     0.006 |
|                     tw1.twgen1                                                                      |     0.006 |
|                       cos_addr_2s_comp                                                              |    <0.001 |
|                       rom_addr_zero_compare                                                         |    <0.001 |
|                       sin_addr_2s_comp                                                              |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 hasbf2.FB_2.BF_2                                                                    |     0.020 |
|                   BTFLY0                                                                            |     0.004 |
|                     logic_bfly_byp.add_i                                                            |     0.001 |
|                       adder                                                                         |     0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |     0.001 |
|                           no_pipelining.the_addsub                                                  |     0.001 |
|                             i_lut6.i_lut6_addsub                                                    |     0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.add_r                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_i                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_r                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                   MEM                                                                               |     0.011 |
|                     blk_ram.use_bram_only.mem                                                       |     0.011 |
|                   mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mux_sel_reg                                                                       |    <0.001 |
|                   no_nfft.bypass_reg                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   twos_cmp.REG_lower_im                                                             |    <0.001 |
|                   twos_cmp.REG_lower_re                                                             |    <0.001 |
|                   twos_cmp.delay_fwdinv                                                             |    <0.001 |
|                   twos_cmp.im_cmp                                                                   |    <0.001 |
|                   twos_cmp.re_cmp                                                                   |    <0.001 |
|                   wr_addr_del                                                                       |    <0.001 |
|                 scaling2bits.scaler_im                                                              |     0.002 |
|                   scale_mux                                                                         |     0.002 |
|                 scaling2bits.scaler_re                                                              |     0.002 |
|                   scale_mux                                                                         |     0.002 |
|               pe_gen[1].natural_order_input.PE                                                      |     0.036 |
|                 FB_1.BF_1                                                                           |     0.005 |
|                   BTFLY0                                                                            |     0.003 |
|                     logic_bfly_byp.add_i                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.add_r                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_i                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_r                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                   MEM                                                                               |    <0.001 |
|                     dist_ram.srlram.ram                                                             |    <0.001 |
|                       fixed_length.shift_ram                                                        |    <0.001 |
|                         i_bb_inst                                                                   |    <0.001 |
|                   mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mux_sel_reg                                                                       |    <0.001 |
|                   no_nfft.bypass_reg                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   no_twos_cmp.REG_lower_im                                                          |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                 delay_addr_bf2                                                                      |    <0.001 |
|                 has_TW_mult.MULT                                                                    |     0.016 |
|                   i_cmpy                                                                            |     0.016 |
|                     four_mult_structure.use_dsp.i_dsp                                               |     0.016 |
|                       re_im                                                                         |     0.016 |
|                         use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0                |     0.000 |
|                         use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |     0.000 |
|                         use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                         use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                 has_TW_mult.TW                                                                      |     0.002 |
|                   ADD0                                                                              |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   MUX0                                                                              |     0.001 |
|                   delay_tw_addr_msb                                                                 |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   twiddle_generator                                                                 |    <0.001 |
|                     tw2.twgen2                                                                      |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_127_0_0                                    |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_10_10                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_11_11                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_12_12                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_13_13                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_14_14                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_15_15                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_16_16                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_17_17                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_18_18                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_19_19                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_1_1                                    |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_20_20                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_21_21                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_22_22                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_23_23                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_2_2                                    |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_3_3                                    |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_4_4                                    |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_5_5                                    |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_6_6                                    |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_7_7                                    |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_8_8                                    |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_9_9                                    |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_0_0                                   |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_10_10                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_11_11                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_12_12                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_13_13                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_14_14                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_15_15                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_16_16                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_17_17                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_18_18                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_19_19                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_1_1                                   |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_20_20                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_21_21                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_22_22                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_23_23                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_2_2                                   |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_3_3                                   |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_4_4                                   |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_5_5                                   |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_6_6                                   |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_7_7                                   |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_8_8                                   |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_9_9                                   |     0.000 |
|                 has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 hasbf2.FB_2.BF_2                                                                    |     0.008 |
|                   BTFLY0                                                                            |     0.003 |
|                     logic_bfly_byp.add_i                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.add_r                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_i                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_r                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                   MEM                                                                               |    <0.001 |
|                     dist_ram.srlram.ram                                                             |    <0.001 |
|                       fixed_length.shift_ram                                                        |    <0.001 |
|                         i_bb_inst                                                                   |    <0.001 |
|                   mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mux_sel_reg                                                                       |    <0.001 |
|                   no_nfft.bypass_reg                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   twos_cmp.REG_lower_im                                                             |    <0.001 |
|                   twos_cmp.REG_lower_re                                                             |    <0.001 |
|                   twos_cmp.delay_fwdinv                                                             |    <0.001 |
|                   twos_cmp.im_cmp                                                                   |    <0.001 |
|                   twos_cmp.re_cmp                                                                   |    <0.001 |
|                 scaling2bits.scaler_im                                                              |     0.002 |
|                   scale_mux                                                                         |     0.002 |
|                 scaling2bits.scaler_re                                                              |     0.002 |
|                   scale_mux                                                                         |     0.002 |
|               pe_gen[2].natural_order_input.PE                                                      |     0.049 |
|                 FB_1.BF_1                                                                           |     0.006 |
|                   BTFLY0                                                                            |     0.003 |
|                     logic_bfly_byp.add_i                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.add_r                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_i                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_r                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                   MEM                                                                               |    <0.001 |
|                     dist_ram.srlram.ram                                                             |    <0.001 |
|                       fixed_length.shift_ram                                                        |    <0.001 |
|                         i_bb_inst                                                                   |    <0.001 |
|                   mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mux_sel_reg                                                                       |    <0.001 |
|                   no_nfft.bypass_reg                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   no_twos_cmp.REG_lower_im                                                          |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                 delay_addr_bf2                                                                      |    <0.001 |
|                 has_TW_mult.MULT                                                                    |     0.026 |
|                   i_cmpy                                                                            |     0.026 |
|                     four_mult_structure.use_dsp.i_dsp                                               |     0.026 |
|                       re_im                                                                         |     0.026 |
|                         use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0                |    <0.001 |
|                         use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                         use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                         use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                 has_TW_mult.TW                                                                      |     0.004 |
|                   ADD0                                                                              |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   MUX0                                                                              |    <0.001 |
|                   delay_tw_addr_msb                                                                 |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   twiddle_generator                                                                 |     0.003 |
|                     tw2.twgen2                                                                      |     0.003 |
|                 has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 hasbf2.FB_2.BF_2                                                                    |     0.009 |
|                   BTFLY0                                                                            |     0.004 |
|                     logic_bfly_byp.add_i                                                            |     0.001 |
|                       adder                                                                         |     0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |     0.001 |
|                           no_pipelining.the_addsub                                                  |     0.001 |
|                             i_lut6.i_lut6_addsub                                                    |     0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.add_r                                                            |     0.001 |
|                       adder                                                                         |     0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |     0.001 |
|                           no_pipelining.the_addsub                                                  |     0.001 |
|                             i_lut6.i_lut6_addsub                                                    |     0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_i                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_r                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                   MEM                                                                               |    <0.001 |
|                     dist_ram.srlram.ram                                                             |    <0.001 |
|                       fixed_length.shift_ram                                                        |    <0.001 |
|                         i_bb_inst                                                                   |    <0.001 |
|                   mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mux_sel_reg                                                                       |    <0.001 |
|                   no_nfft.bypass_reg                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   twos_cmp.REG_lower_im                                                             |    <0.001 |
|                   twos_cmp.REG_lower_re                                                             |    <0.001 |
|                   twos_cmp.delay_fwdinv                                                             |    <0.001 |
|                   twos_cmp.im_cmp                                                                   |    <0.001 |
|                   twos_cmp.re_cmp                                                                   |    <0.001 |
|                 scaling2bits.scaler_im                                                              |     0.002 |
|                   scale_mux                                                                         |     0.002 |
|                 scaling2bits.scaler_re                                                              |     0.002 |
|                   scale_mux                                                                         |     0.002 |
|               pe_gen[3].natural_order_input.PE                                                      |     0.044 |
|                 FW_1.BF_1                                                                           |     0.006 |
|                   add_subs.add_i                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   add_subs.add_r                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   in_commutator_A                                                                   |    <0.001 |
|                   in_commutator_B                                                                   |    <0.001 |
|                   mux_in_A                                                                          |    <0.001 |
|                   mux_in_B                                                                          |    <0.001 |
|                   mux_out_A                                                                         |    <0.001 |
|                   mux_out_B                                                                         |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                   out_comm_ctr_del_2                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   out_commutator_A                                                                  |    <0.001 |
|                   out_commutator_B                                                                  |    <0.001 |
|                 delay_addr_bf2                                                                      |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_TW_mult.MULT                                                                    |     0.025 |
|                   i_cmpy                                                                            |     0.025 |
|                     four_mult_structure.use_dsp.i_dsp                                               |     0.025 |
|                       re_im                                                                         |     0.025 |
|                         use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0                |    <0.001 |
|                         use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                         use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                         use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                 has_TW_mult.TW                                                                      |     0.002 |
|                   ADD0                                                                              |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   MUX0                                                                              |    <0.001 |
|                   delay_tw_addr_msb                                                                 |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   twiddle_generator                                                                 |     0.002 |
|                     tw2.twgen2                                                                      |     0.002 |
|                 has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 hasbf2.FW_2.BF_2                                                                    |     0.007 |
|                   add_subs.add_i                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   add_subs.add_r                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   in_comm_ctr_del                                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   in_commutator_A                                                                   |    <0.001 |
|                   in_commutator_B                                                                   |    <0.001 |
|                   logic_twoscomp.im_cmp                                                             |    <0.001 |
|                   logic_twoscomp.re_cmp                                                             |    <0.001 |
|                   mux_in_A                                                                          |    <0.001 |
|                   mux_in_B                                                                          |    <0.001 |
|                   mux_out_A                                                                         |    <0.001 |
|                   mux_out_B                                                                         |    <0.001 |
|                   out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   out_comm_ctr_del_2                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   out_commutator_A                                                                  |    <0.001 |
|                   out_commutator_B                                                                  |    <0.001 |
|                   sign_sel_gen.fwd_inv_reg                                                          |    <0.001 |
|                 scaling2bits.scaler_im                                                              |     0.001 |
|                   scale_mux                                                                         |     0.001 |
|                 scaling2bits.scaler_re                                                              |     0.002 |
|                   scale_mux                                                                         |     0.002 |
|               pe_gen[4].natural_order_input.PE                                                      |     0.039 |
|                 FW_1.BF_1                                                                           |     0.005 |
|                   add_subs.add_i                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   add_subs.add_r                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   in_commutator_A                                                                   |    <0.001 |
|                   in_commutator_B                                                                   |    <0.001 |
|                   mux_in_A                                                                          |    <0.001 |
|                   mux_in_B                                                                          |    <0.001 |
|                   mux_out_A                                                                         |    <0.001 |
|                   mux_out_B                                                                         |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                   out_comm_ctr_del_2                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   out_commutator_A                                                                  |    <0.001 |
|                   out_commutator_B                                                                  |    <0.001 |
|                 delay_addr_bf2                                                                      |    <0.001 |
|                 has_TW_mult.MULT                                                                    |     0.023 |
|                   i_cmpy                                                                            |     0.023 |
|                     four_mult_structure.use_dsp.i_dsp                                               |     0.023 |
|                       re_im                                                                         |     0.023 |
|                         use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0                |    <0.001 |
|                         use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                         use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                         use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                 has_TW_mult.TW                                                                      |    <0.001 |
|                   ADD0                                                                              |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   MUX0                                                                              |    <0.001 |
|                   delay_tw_addr_msb                                                                 |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   twiddle_generator                                                                 |    <0.001 |
|                     tw2.twgen2                                                                      |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 hasbf2.FW_2.BF_2                                                                    |     0.007 |
|                   add_subs.add_i                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   add_subs.add_r                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   in_comm_ctr_del                                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   in_commutator_A                                                                   |    <0.001 |
|                   in_commutator_B                                                                   |    <0.001 |
|                   logic_twoscomp.im_cmp                                                             |    <0.001 |
|                   logic_twoscomp.re_cmp                                                             |    <0.001 |
|                   mux_in_A                                                                          |    <0.001 |
|                   mux_in_B                                                                          |    <0.001 |
|                   mux_out_A                                                                         |    <0.001 |
|                   mux_out_B                                                                         |    <0.001 |
|                   out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   out_comm_ctr_del_2                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   out_commutator_A                                                                  |    <0.001 |
|                   out_commutator_B                                                                  |    <0.001 |
|                   sign_sel_gen.fwd_inv_reg                                                          |    <0.001 |
|                 scaling2bits.scaler_im                                                              |     0.001 |
|                   scale_mux                                                                         |     0.001 |
|                 scaling2bits.scaler_re                                                              |     0.001 |
|                   scale_mux                                                                         |     0.001 |
|               pe_gen[5].natural_order_input.PE                                                      |     0.008 |
|                 FW_1.BF_1                                                                           |     0.007 |
|                   add_subs.add_i                                                                    |     0.001 |
|                     adder                                                                           |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |     0.001 |
|                         no_pipelining.the_addsub                                                    |     0.001 |
|                           i_lut6.i_lut6_addsub                                                      |     0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   add_subs.add_r                                                                    |     0.001 |
|                     adder                                                                           |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |     0.001 |
|                         no_pipelining.the_addsub                                                    |     0.001 |
|                           i_lut6.i_lut6_addsub                                                      |     0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   in_commutator_A                                                                   |    <0.001 |
|                   in_commutator_B                                                                   |    <0.001 |
|                   mux_in_A                                                                          |    <0.001 |
|                   mux_in_B                                                                          |    <0.001 |
|                   mux_out_A                                                                         |    <0.001 |
|                   mux_out_B                                                                         |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                   out_comm_ctr_del_2                                                                |    <0.001 |
|                   out_commutator_A                                                                  |    <0.001 |
|                   out_commutator_B                                                                  |    <0.001 |
|                 has_scale_pipelining.has_tw_scale_delay.fixed_tw_scale_delay.tw_scale_delay         |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                 no_addr_gen.final_next_bf2_start_delay                                              |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 no_addr_gen.fixed_bf2_start_delay.bf2_start_delay                                   |    <0.001 |
|                 scaling1bit.scaler_im                                                               |    <0.001 |
|                   scale_mux                                                                         |    <0.001 |
|                 scaling1bit.scaler_re                                                               |    <0.001 |
|                   scale_mux                                                                         |    <0.001 |
|   fft_config2_U0                                                                                    |     0.301 |
|     inst                                                                                            |     0.301 |
|       U0                                                                                            |     0.301 |
|         i_synth                                                                                     |     0.301 |
|           axi_wrapper                                                                               |     0.020 |
|             config_channel_fifo                                                                     |     0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                                    |     0.001 |
|                 fifo0                                                                               |    <0.001 |
|             data_in_channel_fifo                                                                    |     0.006 |
|               gen_non_real_time.data_in_fifo_pt1                                                    |     0.005 |
|                 fifo0                                                                               |     0.003 |
|             data_out_channel                                                                        |     0.002 |
|               gen_non_real_time.fifo                                                                |     0.001 |
|                 fifo0                                                                               |     0.001 |
|             gen_status_channel.status_fifo                                                          |    <0.001 |
|               gen_non_real_time.fifo                                                                |    <0.001 |
|                 fifo0                                                                               |    <0.001 |
|           xfft_inst                                                                                 |     0.281 |
|             non_floating_point.arch_d.xfft_inst                                                     |     0.281 |
|               DOUT_CNT_CTRL_0                                                                       |    <0.001 |
|                 cnt                                                                                 |    <0.001 |
|                   cnt_addsub                                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                           i_q.i_simple.qreg                                                         |    <0.001 |
|                   i_tc_compare_new                                                                  |    <0.001 |
|               FLOW                                                                                  |     0.001 |
|                 proc0_counter                                                                       |    <0.001 |
|                   cnt_addsub                                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                           i_q.i_simple.qreg                                                         |    <0.001 |
|                   i_tc_compare_new                                                                  |    <0.001 |
|                 proc_cnt_start                                                                      |    <0.001 |
|                 reset_sustain.delay_reset_3                                                         |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 reset_sustain.delay_reset_7                                                         |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 reset_sustain.resets_4_pes[0].delay_reset_pe                                        |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 reset_sustain.resets_4_pes[1].delay_reset_pe                                        |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 reset_sustain.resets_4_pes[2].delay_reset_pe                                        |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 reset_sustain.resets_4_pes[3].delay_reset_pe                                        |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 reset_sustain.resets_4_pes[4].delay_reset_pe                                        |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 reset_sustain.resets_4_pes[5].delay_reset_pe                                        |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 start_reg_delay                                                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|               has_bit_reverse.delay_DV                                                              |    <0.001 |
|                 need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                   i_bb_inst                                                                         |    <0.001 |
|               has_bit_reverse.delay_addr_r_MSB                                                      |    <0.001 |
|               has_bit_reverse.delay_addr_w_MSB                                                      |    <0.001 |
|               has_bit_reverse.delay_done_int                                                        |    <0.001 |
|                 need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                   i_bb_inst                                                                         |    <0.001 |
|               has_bit_reverse.delay_reorder_write_addr                                              |    <0.001 |
|               has_bit_reverse.dig_rev_mem                                                           |     0.024 |
|                 blk_ram.use_bram_only.mem                                                           |     0.024 |
|               has_bit_reverse.dout_rev_we_delay                                                     |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                   i_bb_inst                                                                         |    <0.001 |
|               has_bit_reverse.fixed_pt_size_muxed_addresses.read_addr_fixed_nfft_delay              |    <0.001 |
|               has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1                           |    <0.001 |
|                 cnt                                                                                 |    <0.001 |
|                   cnt_addsub                                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                           i_q.i_simple.qreg                                                         |    <0.001 |
|                   i_tc_compare_new                                                                  |    <0.001 |
|               has_bit_reverse.pe_out_reg                                                            |    <0.001 |
|               has_bit_reverse.unshifted_read_addr.read_addr_delay                                   |    <0.001 |
|               input_delay_im                                                                        |    <0.001 |
|               input_delay_re                                                                        |    <0.001 |
|               pe0_bf1_addr_gen                                                                      |    <0.001 |
|               pe0_bf2_start_gen                                                                     |    <0.001 |
|               pe_gen[0].natural_order_input.PE                                                      |     0.075 |
|                 FB_1.BF_1                                                                           |     0.019 |
|                   BTFLY0                                                                            |     0.002 |
|                     logic_bfly_byp.add_i                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.add_r                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_i                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_r                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                   MEM                                                                               |     0.016 |
|                     blk_ram.use_bram_only.mem                                                       |     0.016 |
|                   mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mux_sel_reg                                                                       |    <0.001 |
|                   no_nfft.bypass_reg                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   no_twos_cmp.REG_lower_im                                                          |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                   wr_addr_del                                                                       |    <0.001 |
|                 delay_addr_bf2                                                                      |    <0.001 |
|                 delay_addr_tw                                                                       |    <0.001 |
|                 has_TW_mult.MULT                                                                    |     0.025 |
|                   i_cmpy                                                                            |     0.025 |
|                     four_mult_structure.use_dsp.i_dsp                                               |     0.025 |
|                       re_im                                                                         |     0.025 |
|                         use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0                |    <0.001 |
|                         use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                         use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                         use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                 has_TW_mult.TW                                                                      |     0.007 |
|                   ADD0                                                                              |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   MUX0                                                                              |    <0.001 |
|                   delay_tw_addr_msb                                                                 |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   twiddle_generator                                                                 |     0.006 |
|                     tw1.twgen1                                                                      |     0.006 |
|                       cos_addr_2s_comp                                                              |    <0.001 |
|                       rom_addr_zero_compare                                                         |    <0.001 |
|                       sin_addr_2s_comp                                                              |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 hasbf2.FB_2.BF_2                                                                    |     0.018 |
|                   BTFLY0                                                                            |     0.003 |
|                     logic_bfly_byp.add_i                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.add_r                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_i                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_r                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                   MEM                                                                               |     0.011 |
|                     blk_ram.use_bram_only.mem                                                       |     0.011 |
|                   mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mux_sel_reg                                                                       |    <0.001 |
|                   no_nfft.bypass_reg                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   twos_cmp.REG_lower_im                                                             |    <0.001 |
|                   twos_cmp.REG_lower_re                                                             |    <0.001 |
|                   twos_cmp.delay_fwdinv                                                             |    <0.001 |
|                   twos_cmp.im_cmp                                                                   |    <0.001 |
|                   twos_cmp.re_cmp                                                                   |    <0.001 |
|                   wr_addr_del                                                                       |    <0.001 |
|                 scaling2bits.scaler_im                                                              |     0.002 |
|                   scale_mux                                                                         |     0.002 |
|                 scaling2bits.scaler_re                                                              |     0.002 |
|                   scale_mux                                                                         |     0.002 |
|               pe_gen[1].natural_order_input.PE                                                      |     0.034 |
|                 FB_1.BF_1                                                                           |     0.005 |
|                   BTFLY0                                                                            |     0.003 |
|                     logic_bfly_byp.add_i                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.add_r                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_i                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_r                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                   MEM                                                                               |    <0.001 |
|                     dist_ram.srlram.ram                                                             |    <0.001 |
|                       fixed_length.shift_ram                                                        |    <0.001 |
|                         i_bb_inst                                                                   |    <0.001 |
|                   mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mux_sel_reg                                                                       |    <0.001 |
|                   no_nfft.bypass_reg                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   no_twos_cmp.REG_lower_im                                                          |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                 delay_addr_bf2                                                                      |    <0.001 |
|                 has_TW_mult.MULT                                                                    |     0.015 |
|                   i_cmpy                                                                            |     0.015 |
|                     four_mult_structure.use_dsp.i_dsp                                               |     0.015 |
|                       re_im                                                                         |     0.015 |
|                         use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0                |     0.000 |
|                         use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |     0.000 |
|                         use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                         use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                 has_TW_mult.TW                                                                      |     0.002 |
|                   ADD0                                                                              |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   MUX0                                                                              |     0.001 |
|                   delay_tw_addr_msb                                                                 |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   twiddle_generator                                                                 |    <0.001 |
|                     tw2.twgen2                                                                      |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_127_0_0                                    |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_10_10                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_11_11                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_12_12                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_13_13                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_14_14                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_15_15                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_16_16                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_17_17                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_18_18                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_19_19                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_1_1                                    |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_20_20                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_21_21                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_22_22                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_23_23                                  |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_2_2                                    |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_3_3                                    |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_4_4                                    |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_5_5                                    |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_6_6                                    |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_7_7                                    |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_8_8                                    |     0.000 |
|                       dist_ram.first_quarter_table_reg_0_127_9_9                                    |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_0_0                                   |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_10_10                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_11_11                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_12_12                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_13_13                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_14_14                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_15_15                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_16_16                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_17_17                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_18_18                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_19_19                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_1_1                                   |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_20_20                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_21_21                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_22_22                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_23_23                                 |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_2_2                                   |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_3_3                                   |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_4_4                                   |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_5_5                                   |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_6_6                                   |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_7_7                                   |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_8_8                                   |     0.000 |
|                       dist_ram.second_quarter_table_reg_0_127_9_9                                   |     0.000 |
|                 has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 hasbf2.FB_2.BF_2                                                                    |     0.007 |
|                   BTFLY0                                                                            |     0.003 |
|                     logic_bfly_byp.add_i                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.add_r                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_i                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_r                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                   MEM                                                                               |    <0.001 |
|                     dist_ram.srlram.ram                                                             |    <0.001 |
|                       fixed_length.shift_ram                                                        |    <0.001 |
|                         i_bb_inst                                                                   |    <0.001 |
|                   mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mux_sel_reg                                                                       |    <0.001 |
|                   no_nfft.bypass_reg                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   twos_cmp.REG_lower_im                                                             |    <0.001 |
|                   twos_cmp.REG_lower_re                                                             |    <0.001 |
|                   twos_cmp.delay_fwdinv                                                             |    <0.001 |
|                   twos_cmp.im_cmp                                                                   |    <0.001 |
|                   twos_cmp.re_cmp                                                                   |    <0.001 |
|                 scaling2bits.scaler_im                                                              |     0.002 |
|                   scale_mux                                                                         |     0.002 |
|                 scaling2bits.scaler_re                                                              |     0.002 |
|                   scale_mux                                                                         |     0.002 |
|               pe_gen[2].natural_order_input.PE                                                      |     0.051 |
|                 FB_1.BF_1                                                                           |     0.006 |
|                   BTFLY0                                                                            |     0.003 |
|                     logic_bfly_byp.add_i                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.add_r                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_i                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_r                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                   MEM                                                                               |    <0.001 |
|                     dist_ram.srlram.ram                                                             |    <0.001 |
|                       fixed_length.shift_ram                                                        |    <0.001 |
|                         i_bb_inst                                                                   |    <0.001 |
|                   mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mux_sel_reg                                                                       |    <0.001 |
|                   no_nfft.bypass_reg                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   no_twos_cmp.REG_lower_im                                                          |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                 delay_addr_bf2                                                                      |    <0.001 |
|                 has_TW_mult.MULT                                                                    |     0.027 |
|                   i_cmpy                                                                            |     0.027 |
|                     four_mult_structure.use_dsp.i_dsp                                               |     0.027 |
|                       re_im                                                                         |     0.027 |
|                         use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0                |    <0.001 |
|                         use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                         use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                         use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                 has_TW_mult.TW                                                                      |     0.004 |
|                   ADD0                                                                              |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   MUX0                                                                              |    <0.001 |
|                   delay_tw_addr_msb                                                                 |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   twiddle_generator                                                                 |     0.004 |
|                     tw2.twgen2                                                                      |     0.004 |
|                 has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 hasbf2.FB_2.BF_2                                                                    |     0.010 |
|                   BTFLY0                                                                            |     0.004 |
|                     logic_bfly_byp.add_i                                                            |     0.001 |
|                       adder                                                                         |     0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |     0.001 |
|                           no_pipelining.the_addsub                                                  |     0.001 |
|                             i_lut6.i_lut6_addsub                                                    |     0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.add_r                                                            |     0.001 |
|                       adder                                                                         |     0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |     0.001 |
|                           no_pipelining.the_addsub                                                  |     0.001 |
|                             i_lut6.i_lut6_addsub                                                    |     0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_i                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_r                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                   MEM                                                                               |    <0.001 |
|                     dist_ram.srlram.ram                                                             |    <0.001 |
|                       fixed_length.shift_ram                                                        |    <0.001 |
|                         i_bb_inst                                                                   |    <0.001 |
|                   mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mux_sel_reg                                                                       |    <0.001 |
|                   no_nfft.bypass_reg                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   twos_cmp.REG_lower_im                                                             |    <0.001 |
|                   twos_cmp.REG_lower_re                                                             |    <0.001 |
|                   twos_cmp.delay_fwdinv                                                             |    <0.001 |
|                   twos_cmp.im_cmp                                                                   |    <0.001 |
|                   twos_cmp.re_cmp                                                                   |    <0.001 |
|                 scaling2bits.scaler_im                                                              |     0.001 |
|                   scale_mux                                                                         |     0.001 |
|                 scaling2bits.scaler_re                                                              |     0.002 |
|                   scale_mux                                                                         |     0.002 |
|               pe_gen[3].natural_order_input.PE                                                      |     0.044 |
|                 FW_1.BF_1                                                                           |     0.006 |
|                   add_subs.add_i                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   add_subs.add_r                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   in_commutator_A                                                                   |    <0.001 |
|                   in_commutator_B                                                                   |    <0.001 |
|                   mux_in_A                                                                          |    <0.001 |
|                   mux_in_B                                                                          |    <0.001 |
|                   mux_out_A                                                                         |    <0.001 |
|                   mux_out_B                                                                         |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                   out_comm_ctr_del_2                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   out_commutator_A                                                                  |    <0.001 |
|                   out_commutator_B                                                                  |    <0.001 |
|                 delay_addr_bf2                                                                      |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_TW_mult.MULT                                                                    |     0.025 |
|                   i_cmpy                                                                            |     0.025 |
|                     four_mult_structure.use_dsp.i_dsp                                               |     0.025 |
|                       re_im                                                                         |     0.025 |
|                         use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0                |    <0.001 |
|                         use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                         use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                         use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                 has_TW_mult.TW                                                                      |     0.002 |
|                   ADD0                                                                              |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   MUX0                                                                              |    <0.001 |
|                   delay_tw_addr_msb                                                                 |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   twiddle_generator                                                                 |     0.002 |
|                     tw2.twgen2                                                                      |     0.002 |
|                 has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 hasbf2.FW_2.BF_2                                                                    |     0.007 |
|                   add_subs.add_i                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   add_subs.add_r                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   in_comm_ctr_del                                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   in_commutator_A                                                                   |    <0.001 |
|                   in_commutator_B                                                                   |    <0.001 |
|                   logic_twoscomp.im_cmp                                                             |    <0.001 |
|                   logic_twoscomp.re_cmp                                                             |    <0.001 |
|                   mux_in_A                                                                          |    <0.001 |
|                   mux_in_B                                                                          |    <0.001 |
|                   mux_out_A                                                                         |    <0.001 |
|                   mux_out_B                                                                         |    <0.001 |
|                   out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   out_comm_ctr_del_2                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   out_commutator_A                                                                  |    <0.001 |
|                   out_commutator_B                                                                  |    <0.001 |
|                   sign_sel_gen.fwd_inv_reg                                                          |    <0.001 |
|                 scaling2bits.scaler_im                                                              |     0.001 |
|                   scale_mux                                                                         |     0.001 |
|                 scaling2bits.scaler_re                                                              |     0.001 |
|                   scale_mux                                                                         |     0.001 |
|               pe_gen[4].natural_order_input.PE                                                      |     0.040 |
|                 FW_1.BF_1                                                                           |     0.006 |
|                   add_subs.add_i                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   add_subs.add_r                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   in_commutator_A                                                                   |    <0.001 |
|                   in_commutator_B                                                                   |    <0.001 |
|                   mux_in_A                                                                          |    <0.001 |
|                   mux_in_B                                                                          |    <0.001 |
|                   mux_out_A                                                                         |    <0.001 |
|                   mux_out_B                                                                         |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                   out_comm_ctr_del_2                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   out_commutator_A                                                                  |    <0.001 |
|                   out_commutator_B                                                                  |    <0.001 |
|                 delay_addr_bf2                                                                      |    <0.001 |
|                 has_TW_mult.MULT                                                                    |     0.023 |
|                   i_cmpy                                                                            |     0.023 |
|                     four_mult_structure.use_dsp.i_dsp                                               |     0.023 |
|                       re_im                                                                         |     0.023 |
|                         use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0                |    <0.001 |
|                         use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                         use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                         use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                         use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                         use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                 has_TW_mult.TW                                                                      |    <0.001 |
|                   ADD0                                                                              |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   MUX0                                                                              |    <0.001 |
|                   delay_tw_addr_msb                                                                 |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   twiddle_generator                                                                 |    <0.001 |
|                     tw2.twgen2                                                                      |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 hasbf2.FW_2.BF_2                                                                    |     0.007 |
|                   add_subs.add_i                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   add_subs.add_r                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   in_comm_ctr_del                                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   in_commutator_A                                                                   |    <0.001 |
|                   in_commutator_B                                                                   |    <0.001 |
|                   logic_twoscomp.im_cmp                                                             |    <0.001 |
|                   logic_twoscomp.re_cmp                                                             |    <0.001 |
|                   mux_in_A                                                                          |    <0.001 |
|                   mux_in_B                                                                          |    <0.001 |
|                   mux_out_A                                                                         |    <0.001 |
|                   mux_out_B                                                                         |    <0.001 |
|                   out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   out_comm_ctr_del_2                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   out_commutator_A                                                                  |    <0.001 |
|                   out_commutator_B                                                                  |    <0.001 |
|                   sign_sel_gen.fwd_inv_reg                                                          |    <0.001 |
|                 scaling2bits.scaler_im                                                              |     0.001 |
|                   scale_mux                                                                         |     0.001 |
|                 scaling2bits.scaler_re                                                              |     0.001 |
|                   scale_mux                                                                         |     0.001 |
|               pe_gen[5].natural_order_input.PE                                                      |     0.008 |
|                 FW_1.BF_1                                                                           |     0.007 |
|                   add_subs.add_i                                                                    |     0.001 |
|                     adder                                                                           |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |     0.001 |
|                         no_pipelining.the_addsub                                                    |     0.001 |
|                           i_lut6.i_lut6_addsub                                                      |     0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   add_subs.add_r                                                                    |     0.001 |
|                     adder                                                                           |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |     0.001 |
|                         no_pipelining.the_addsub                                                    |     0.001 |
|                           i_lut6.i_lut6_addsub                                                      |     0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   in_commutator_A                                                                   |    <0.001 |
|                   in_commutator_B                                                                   |    <0.001 |
|                   mux_in_A                                                                          |    <0.001 |
|                   mux_in_B                                                                          |    <0.001 |
|                   mux_out_A                                                                         |    <0.001 |
|                   mux_out_B                                                                         |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                   out_comm_ctr_del_2                                                                |    <0.001 |
|                   out_commutator_A                                                                  |    <0.001 |
|                   out_commutator_B                                                                  |    <0.001 |
|                 has_scale_pipelining.has_tw_scale_delay.fixed_tw_scale_delay.tw_scale_delay         |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                 no_addr_gen.final_next_bf2_start_delay                                              |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 no_addr_gen.fixed_bf2_start_delay.bf2_start_delay                                   |    <0.001 |
|                 scaling1bit.scaler_im                                                               |    <0.001 |
|                   scale_mux                                                                         |    <0.001 |
|                 scaling1bit.scaler_re                                                               |    <0.001 |
|                   scale_mux                                                                         |    <0.001 |
|   fft_config_fwd_data_V_U                                                                           |     0.008 |
|   fft_config_inv_data_V_U                                                                           |     0.008 |
|   filter_top_dummy_proc_be_U0                                                                       |     0.060 |
|     filter_top_mul_32s_32s_63_7_U10                                                                 |     0.013 |
|       filter_top_mul_32s_32s_63_7_MulnS_0_U                                                         |     0.013 |
|     filter_top_mul_32s_32s_63_7_U11                                                                 |     0.013 |
|       filter_top_mul_32s_32s_63_7_MulnS_0_U                                                         |     0.013 |
|     filter_top_mul_32s_32s_63_7_U12                                                                 |     0.013 |
|       filter_top_mul_32s_32s_63_7_MulnS_0_U                                                         |     0.013 |
|     filter_top_mul_32s_32s_63_7_U13                                                                 |     0.013 |
|       filter_top_mul_32s_32s_63_7_MulnS_0_U                                                         |     0.013 |
|   filter_top_dummy_proc_fe_U0                                                                       |     0.004 |
|     detector_tail_M_imag_V_U                                                                        |     0.002 |
|       filter_top_dummy_proc_fe_detector_tail_M_real_V_ram_U                                         |     0.002 |
|     detector_tail_M_real_V_U                                                                        |     0.002 |
|       filter_top_dummy_proc_fe_detector_tail_M_real_V_ram_U                                         |     0.002 |
|   xk2_channel_U                                                                                     |     0.018 |
|   xk_channel_U                                                                                      |     0.018 |
|   xn2_channel_U                                                                                     |     0.015 |
|   xn_channel_U                                                                                      |     0.031 |
+-----------------------------------------------------------------------------------------------------+-----------+


