INFO-FLOW: Workspace C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1 opened at Mon May 02 01:12:49 -0400 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7a100t-csg324-1 
Execute       create_platform xc7a100t-csg324-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
Command       create_platform done; 3.134 sec.
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.124 sec.
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.304 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 3.355 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
Execute     create_platform xc7a100t-csg324-1 -board  
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.195 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./ECE418FinalProject/solution1/directives.tcl 
Execute     set_directive_top -name main main 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] Analyzing design file 'ECE418FinalProject/fullCode.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ECE418FinalProject/fullCode.c as C
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang ECE418FinalProject/fullCode.c -foptimization-record-file=C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.c.clang.out.log 2> C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.c.clang.err.log 
Command       ap_eval done; 0.225 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top main -name=main 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/clang.out.log 2> C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.21 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.138 sec.
Execute         source C:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.255 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c.clang.out.log 2> C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.pp.0.c.clang.err.log 
Command       ap_eval done; 0.222 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.353 seconds; current allocated memory: 1.319 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/fullCode.g.bc -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.36 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.365 sec.
Execute       run_link_or_opt -opt -out C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=main -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=main -reflow-float-conversion -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.915 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.922 sec.
Execute       run_link_or_opt -out C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=main 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=main -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=main -mllvm -hls-db-dir -mllvm C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.395 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'getStringLength' into 'charToBinary' (ECE418FinalProject/fullCode.c:43:0)
INFO: [HLS 214-178] Inlining function 'numToBinary' into 'charToBinary' (ECE418FinalProject/fullCode.c:43:0)
INFO: [HLS 214-178] Inlining function 'getStringLength' into 'padv4' (ECE418FinalProject/fullCode.c:200:0)
INFO: [HLS 214-178] Inlining function 'numToBinary' into 'padv4' (ECE418FinalProject/fullCode.c:200:0)
INFO: [HLS 214-178] Inlining function 'binaryToInt' into 'createMessageSchedule' (ECE418FinalProject/fullCode.c:267:0)
INFO: [HLS 214-178] Inlining function 'rotateRightint' into 'createMessageSchedule' (ECE418FinalProject/fullCode.c:267:0)
INFO: [HLS 214-178] Inlining function 'rotateRightint' into 'compression' (ECE418FinalProject/fullCode.c:310:0)
INFO: [HLS 214-178] Inlining function 'choice' into 'compression' (ECE418FinalProject/fullCode.c:310:0)
INFO: [HLS 214-178] Inlining function 'majority' into 'compression' (ECE418FinalProject/fullCode.c:310:0)
INFO: [HLS 214-178] Inlining function 'createMessageSchedule' into 'prep' (ECE418FinalProject/fullCode.c:354:0)
INFO: [HLS 214-178] Inlining function 'compression' into 'prep' (ECE418FinalProject/fullCode.c:354:0)
INFO: [HLS 214-178] Inlining function 'charToBinary' into 'main' (ECE418FinalProject/fullCode.c:410:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.193 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.319 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top main -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.0.bc -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.522 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.1.bc -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.2.prechk.bc -f 
WARNING: [SYNCHK 200-62] Warning: out of bound array access detected
Command         transform done; 0.122 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.319 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.g.1.bc to C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.o.1.bc -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [SYNCHK 200-62] Warning: out of bound array access detected
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_1' (ECE418FinalProject/fullCode.c:11) in function 'padv4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_203_1' (ECE418FinalProject/fullCode.c:204) in function 'padv4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_209_2' (ECE418FinalProject/fullCode.c:209) in function 'padv4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_3' (ECE418FinalProject/fullCode.c:216) in function 'padv4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_1' (ECE418FinalProject/fullCode.c:11) in function 'padv4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (ECE418FinalProject/fullCode.c:23) in function 'padv4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_4' (ECE418FinalProject/fullCode.c:223) in function 'padv4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_243_1' (ECE418FinalProject/fullCode.c:246) in function 'prep' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_275_2' (ECE418FinalProject/fullCode.c:269) in function 'prep' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_285_3' (ECE418FinalProject/fullCode.c:270) in function 'prep' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_292_4' (ECE418FinalProject/fullCode.c:270) in function 'prep' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_1' (ECE418FinalProject/fullCode.c:324) in function 'prep' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_1' (ECE418FinalProject/fullCode.c:11) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_1' (ECE418FinalProject/fullCode.c:45) in function 'main' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_1' (ECE418FinalProject/fullCode.c:45) in function 'main' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_23_1' (ECE418FinalProject/fullCode.c:23) in function 'main' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_2' (ECE418FinalProject/fullCode.c:45) in function 'main' completely with a factor of 8.
Command         transform done; 0.298 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'prep' (ECE418FinalProject/fullCode.c:241:23)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 1.319 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.o.2.bc -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_274_1' (ECE418FinalProject/fullCode.c:270:6) in function 'prep' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_382_1' (ECE418FinalProject/fullCode.c:382:31) in function 'prep' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'splitBlock' (ECE418FinalProject/fullCode.c:279:24)
INFO: [HLS 200-472] Inferring partial write operation for 'messageSchedule' (ECE418FinalProject/fullCode.c:281:22)
INFO: [HLS 200-472] Inferring partial write operation for 'hash' (ECE418FinalProject/fullCode.c:314:6)
INFO: [HLS 200-472] Inferring partial write operation for 'hash' (ECE418FinalProject/fullCode.c:315:6)
INFO: [HLS 200-472] Inferring partial write operation for 'hash' (ECE418FinalProject/fullCode.c:316:6)
INFO: [HLS 200-472] Inferring partial write operation for 'hash' (ECE418FinalProject/fullCode.c:317:6)
INFO: [HLS 200-472] Inferring partial write operation for 'hash' (ECE418FinalProject/fullCode.c:318:6)
INFO: [HLS 200-472] Inferring partial write operation for 'hash' (ECE418FinalProject/fullCode.c:319:6)
INFO: [HLS 200-472] Inferring partial write operation for 'hash' (ECE418FinalProject/fullCode.c:320:6)
INFO: [HLS 200-472] Inferring partial write operation for 'hash' (ECE418FinalProject/fullCode.c:321:6)
INFO: [HLS 200-472] Inferring partial write operation for 'messageBlocks' (ECE418FinalProject/fullCode.c:213:39)
INFO: [HLS 200-472] Inferring partial write operation for 'messageBlocks' (ECE418FinalProject/fullCode.c:226:40)
INFO: [HLS 200-472] Inferring partial write operation for 'messageSchedule' (ECE418FinalProject/fullCode.c:286:23)
INFO: [HLS 200-472] Inferring partial write operation for 'messageSchedule' (ECE418FinalProject/fullCode.c:296:23)
INFO: [HLS 200-472] Inferring partial write operation for 'messageBlocks' (ECE418FinalProject/fullCode.c:210:37)
INFO: [HLS 200-472] Inferring partial write operation for 'messageBlocks' (ECE418FinalProject/fullCode.c:216:43)
INFO: [HLS 200-472] Inferring partial write operation for 'messageBlocks' (ECE418FinalProject/fullCode.c:224:47)
INFO: [HLS 200-472] Inferring partial write operation for 'splitBlock' (ECE418FinalProject/fullCode.c:276:18)
Command         transform done; 0.275 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.319 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.338 sec.
Command     elaborate done; 6.924 sec.
Execute     ap_eval exec zip -j C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'main' ...
Execute       ap_set_top_model main 
Execute       get_model_list main -filter all-wo-channel -topdown 
Execute       preproc_iomode -model main 
Execute       preproc_iomode -model prep 
Execute       preproc_iomode -model prep_Pipeline_VITIS_LOOP_334_1 
Execute       preproc_iomode -model prep_Pipeline_VITIS_LOOP_292_4 
Execute       preproc_iomode -model prep_Pipeline_VITIS_LOOP_285_3 
Execute       preproc_iomode -model prep_Pipeline_VITIS_LOOP_243_1 
Execute       preproc_iomode -model prep_Pipeline_VITIS_LOOP_275_2 
Execute       preproc_iomode -model padv4 
Execute       preproc_iomode -model padv4_Pipeline_VITIS_LOOP_223_4 
Execute       preproc_iomode -model padv4_Pipeline_VITIS_LOOP_215_3 
Execute       preproc_iomode -model padv4_Pipeline_VITIS_LOOP_209_2 
Execute       preproc_iomode -model padv4_Pipeline_VITIS_LOOP_203_1 
Execute       preproc_iomode -model padv4_Pipeline_VITIS_LOOP_10_1 
Execute       get_model_list main -filter all-wo-channel 
INFO-FLOW: Model list for configure: padv4_Pipeline_VITIS_LOOP_10_1 padv4_Pipeline_VITIS_LOOP_203_1 padv4_Pipeline_VITIS_LOOP_209_2 padv4_Pipeline_VITIS_LOOP_215_3 padv4_Pipeline_VITIS_LOOP_223_4 padv4 prep_Pipeline_VITIS_LOOP_275_2 prep_Pipeline_VITIS_LOOP_243_1 prep_Pipeline_VITIS_LOOP_285_3 prep_Pipeline_VITIS_LOOP_292_4 prep_Pipeline_VITIS_LOOP_334_1 prep main
INFO-FLOW: Configuring Module : padv4_Pipeline_VITIS_LOOP_10_1 ...
Execute       set_default_model padv4_Pipeline_VITIS_LOOP_10_1 
Execute       apply_spec_resource_limit padv4_Pipeline_VITIS_LOOP_10_1 
INFO-FLOW: Configuring Module : padv4_Pipeline_VITIS_LOOP_203_1 ...
Execute       set_default_model padv4_Pipeline_VITIS_LOOP_203_1 
Execute       apply_spec_resource_limit padv4_Pipeline_VITIS_LOOP_203_1 
INFO-FLOW: Configuring Module : padv4_Pipeline_VITIS_LOOP_209_2 ...
Execute       set_default_model padv4_Pipeline_VITIS_LOOP_209_2 
Execute       apply_spec_resource_limit padv4_Pipeline_VITIS_LOOP_209_2 
INFO-FLOW: Configuring Module : padv4_Pipeline_VITIS_LOOP_215_3 ...
Execute       set_default_model padv4_Pipeline_VITIS_LOOP_215_3 
Execute       apply_spec_resource_limit padv4_Pipeline_VITIS_LOOP_215_3 
INFO-FLOW: Configuring Module : padv4_Pipeline_VITIS_LOOP_223_4 ...
Execute       set_default_model padv4_Pipeline_VITIS_LOOP_223_4 
Execute       apply_spec_resource_limit padv4_Pipeline_VITIS_LOOP_223_4 
INFO-FLOW: Configuring Module : padv4 ...
Execute       set_default_model padv4 
Execute       apply_spec_resource_limit padv4 
INFO-FLOW: Configuring Module : prep_Pipeline_VITIS_LOOP_275_2 ...
Execute       set_default_model prep_Pipeline_VITIS_LOOP_275_2 
Execute       apply_spec_resource_limit prep_Pipeline_VITIS_LOOP_275_2 
INFO-FLOW: Configuring Module : prep_Pipeline_VITIS_LOOP_243_1 ...
Execute       set_default_model prep_Pipeline_VITIS_LOOP_243_1 
Execute       apply_spec_resource_limit prep_Pipeline_VITIS_LOOP_243_1 
INFO-FLOW: Configuring Module : prep_Pipeline_VITIS_LOOP_285_3 ...
Execute       set_default_model prep_Pipeline_VITIS_LOOP_285_3 
Execute       apply_spec_resource_limit prep_Pipeline_VITIS_LOOP_285_3 
INFO-FLOW: Configuring Module : prep_Pipeline_VITIS_LOOP_292_4 ...
Execute       set_default_model prep_Pipeline_VITIS_LOOP_292_4 
Execute       apply_spec_resource_limit prep_Pipeline_VITIS_LOOP_292_4 
INFO-FLOW: Configuring Module : prep_Pipeline_VITIS_LOOP_334_1 ...
Execute       set_default_model prep_Pipeline_VITIS_LOOP_334_1 
Execute       apply_spec_resource_limit prep_Pipeline_VITIS_LOOP_334_1 
INFO-FLOW: Configuring Module : prep ...
Execute       set_default_model prep 
Execute       apply_spec_resource_limit prep 
INFO-FLOW: Configuring Module : main ...
Execute       set_default_model main 
Execute       apply_spec_resource_limit main 
INFO-FLOW: Model list for preprocess: padv4_Pipeline_VITIS_LOOP_10_1 padv4_Pipeline_VITIS_LOOP_203_1 padv4_Pipeline_VITIS_LOOP_209_2 padv4_Pipeline_VITIS_LOOP_215_3 padv4_Pipeline_VITIS_LOOP_223_4 padv4 prep_Pipeline_VITIS_LOOP_275_2 prep_Pipeline_VITIS_LOOP_243_1 prep_Pipeline_VITIS_LOOP_285_3 prep_Pipeline_VITIS_LOOP_292_4 prep_Pipeline_VITIS_LOOP_334_1 prep main
INFO-FLOW: Preprocessing Module: padv4_Pipeline_VITIS_LOOP_10_1 ...
Execute       set_default_model padv4_Pipeline_VITIS_LOOP_10_1 
Execute       cdfg_preprocess -model padv4_Pipeline_VITIS_LOOP_10_1 
Execute       rtl_gen_preprocess padv4_Pipeline_VITIS_LOOP_10_1 
INFO-FLOW: Preprocessing Module: padv4_Pipeline_VITIS_LOOP_203_1 ...
Execute       set_default_model padv4_Pipeline_VITIS_LOOP_203_1 
Execute       cdfg_preprocess -model padv4_Pipeline_VITIS_LOOP_203_1 
Execute       rtl_gen_preprocess padv4_Pipeline_VITIS_LOOP_203_1 
INFO-FLOW: Preprocessing Module: padv4_Pipeline_VITIS_LOOP_209_2 ...
Execute       set_default_model padv4_Pipeline_VITIS_LOOP_209_2 
Execute       cdfg_preprocess -model padv4_Pipeline_VITIS_LOOP_209_2 
Execute       rtl_gen_preprocess padv4_Pipeline_VITIS_LOOP_209_2 
INFO-FLOW: Preprocessing Module: padv4_Pipeline_VITIS_LOOP_215_3 ...
Execute       set_default_model padv4_Pipeline_VITIS_LOOP_215_3 
Execute       cdfg_preprocess -model padv4_Pipeline_VITIS_LOOP_215_3 
Execute       rtl_gen_preprocess padv4_Pipeline_VITIS_LOOP_215_3 
INFO-FLOW: Preprocessing Module: padv4_Pipeline_VITIS_LOOP_223_4 ...
Execute       set_default_model padv4_Pipeline_VITIS_LOOP_223_4 
Execute       cdfg_preprocess -model padv4_Pipeline_VITIS_LOOP_223_4 
Execute       rtl_gen_preprocess padv4_Pipeline_VITIS_LOOP_223_4 
INFO-FLOW: Preprocessing Module: padv4 ...
Execute       set_default_model padv4 
Execute       cdfg_preprocess -model padv4 
Execute       rtl_gen_preprocess padv4 
INFO-FLOW: Preprocessing Module: prep_Pipeline_VITIS_LOOP_275_2 ...
Execute       set_default_model prep_Pipeline_VITIS_LOOP_275_2 
Execute       cdfg_preprocess -model prep_Pipeline_VITIS_LOOP_275_2 
Execute       rtl_gen_preprocess prep_Pipeline_VITIS_LOOP_275_2 
INFO-FLOW: Preprocessing Module: prep_Pipeline_VITIS_LOOP_243_1 ...
Execute       set_default_model prep_Pipeline_VITIS_LOOP_243_1 
Execute       cdfg_preprocess -model prep_Pipeline_VITIS_LOOP_243_1 
Execute       rtl_gen_preprocess prep_Pipeline_VITIS_LOOP_243_1 
INFO-FLOW: Preprocessing Module: prep_Pipeline_VITIS_LOOP_285_3 ...
Execute       set_default_model prep_Pipeline_VITIS_LOOP_285_3 
Execute       cdfg_preprocess -model prep_Pipeline_VITIS_LOOP_285_3 
Execute       rtl_gen_preprocess prep_Pipeline_VITIS_LOOP_285_3 
INFO-FLOW: Preprocessing Module: prep_Pipeline_VITIS_LOOP_292_4 ...
Execute       set_default_model prep_Pipeline_VITIS_LOOP_292_4 
Execute       cdfg_preprocess -model prep_Pipeline_VITIS_LOOP_292_4 
Execute       rtl_gen_preprocess prep_Pipeline_VITIS_LOOP_292_4 
INFO-FLOW: Preprocessing Module: prep_Pipeline_VITIS_LOOP_334_1 ...
Execute       set_default_model prep_Pipeline_VITIS_LOOP_334_1 
Execute       cdfg_preprocess -model prep_Pipeline_VITIS_LOOP_334_1 
Execute       rtl_gen_preprocess prep_Pipeline_VITIS_LOOP_334_1 
INFO-FLOW: Preprocessing Module: prep ...
Execute       set_default_model prep 
Execute       cdfg_preprocess -model prep 
Execute       rtl_gen_preprocess prep 
INFO-FLOW: Preprocessing Module: main ...
Execute       set_default_model main 
Execute       cdfg_preprocess -model main 
Execute       rtl_gen_preprocess main 
INFO-FLOW: Model list for synthesis: padv4_Pipeline_VITIS_LOOP_10_1 padv4_Pipeline_VITIS_LOOP_203_1 padv4_Pipeline_VITIS_LOOP_209_2 padv4_Pipeline_VITIS_LOOP_215_3 padv4_Pipeline_VITIS_LOOP_223_4 padv4 prep_Pipeline_VITIS_LOOP_275_2 prep_Pipeline_VITIS_LOOP_243_1 prep_Pipeline_VITIS_LOOP_285_3 prep_Pipeline_VITIS_LOOP_292_4 prep_Pipeline_VITIS_LOOP_334_1 prep main
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padv4_Pipeline_VITIS_LOOP_10_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model padv4_Pipeline_VITIS_LOOP_10_1 
Execute       schedule -model padv4_Pipeline_VITIS_LOOP_10_1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'padv4_Pipeline_VITIS_LOOP_10_1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_10_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_10_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_10_1.sched.adb -f 
INFO-FLOW: Finish scheduling padv4_Pipeline_VITIS_LOOP_10_1.
Execute       set_default_model padv4_Pipeline_VITIS_LOOP_10_1 
Execute       bind -model padv4_Pipeline_VITIS_LOOP_10_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_10_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_10_1.bind.adb -f 
INFO-FLOW: Finish binding padv4_Pipeline_VITIS_LOOP_10_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padv4_Pipeline_VITIS_LOOP_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model padv4_Pipeline_VITIS_LOOP_203_1 
Execute       schedule -model padv4_Pipeline_VITIS_LOOP_203_1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'padv4_Pipeline_VITIS_LOOP_203_1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_203_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_203_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_203_1.sched.adb -f 
INFO-FLOW: Finish scheduling padv4_Pipeline_VITIS_LOOP_203_1.
Execute       set_default_model padv4_Pipeline_VITIS_LOOP_203_1 
Execute       bind -model padv4_Pipeline_VITIS_LOOP_203_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_203_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_203_1.bind.adb -f 
INFO-FLOW: Finish binding padv4_Pipeline_VITIS_LOOP_203_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padv4_Pipeline_VITIS_LOOP_209_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model padv4_Pipeline_VITIS_LOOP_209_2 
Execute       schedule -model padv4_Pipeline_VITIS_LOOP_209_2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'padv4_Pipeline_VITIS_LOOP_209_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_209_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_209_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_209_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_209_2.sched.adb -f 
INFO-FLOW: Finish scheduling padv4_Pipeline_VITIS_LOOP_209_2.
Execute       set_default_model padv4_Pipeline_VITIS_LOOP_209_2 
Execute       bind -model padv4_Pipeline_VITIS_LOOP_209_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_209_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_209_2.bind.adb -f 
INFO-FLOW: Finish binding padv4_Pipeline_VITIS_LOOP_209_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padv4_Pipeline_VITIS_LOOP_215_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model padv4_Pipeline_VITIS_LOOP_215_3 
Execute       schedule -model padv4_Pipeline_VITIS_LOOP_215_3 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'padv4_Pipeline_VITIS_LOOP_215_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_215_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_215_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_215_3.sched.adb -f 
INFO-FLOW: Finish scheduling padv4_Pipeline_VITIS_LOOP_215_3.
Execute       set_default_model padv4_Pipeline_VITIS_LOOP_215_3 
Execute       bind -model padv4_Pipeline_VITIS_LOOP_215_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_215_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_215_3.bind.adb -f 
INFO-FLOW: Finish binding padv4_Pipeline_VITIS_LOOP_215_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padv4_Pipeline_VITIS_LOOP_223_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model padv4_Pipeline_VITIS_LOOP_223_4 
Execute       schedule -model padv4_Pipeline_VITIS_LOOP_223_4 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'padv4_Pipeline_VITIS_LOOP_223_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_223_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_223_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_223_4.sched.adb -f 
INFO-FLOW: Finish scheduling padv4_Pipeline_VITIS_LOOP_223_4.
Execute       set_default_model padv4_Pipeline_VITIS_LOOP_223_4 
Execute       bind -model padv4_Pipeline_VITIS_LOOP_223_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_223_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_223_4.bind.adb -f 
INFO-FLOW: Finish binding padv4_Pipeline_VITIS_LOOP_223_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padv4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model padv4 
Execute       schedule -model padv4 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'padv4': contains subfunction 'padv4_Pipeline_VITIS_LOOP_10_1' which is not pipelined.
WARNING: [HLS 200-871] Estimated clock period (8.136ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'padv4' consists of the following:	'call' operation ('_ln0') to 'padv4_Pipeline_VITIS_LOOP_203_1' [12]  (8.14 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4.sched.adb -f 
INFO-FLOW: Finish scheduling padv4.
Execute       set_default_model padv4 
Execute       bind -model padv4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.151 sec.
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4.bind.adb -f 
INFO-FLOW: Finish binding padv4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prep_Pipeline_VITIS_LOOP_275_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model prep_Pipeline_VITIS_LOOP_275_2 
Execute       schedule -model prep_Pipeline_VITIS_LOOP_275_2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'prep_Pipeline_VITIS_LOOP_275_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_275_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_275_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_275_2.sched.adb -f 
INFO-FLOW: Finish scheduling prep_Pipeline_VITIS_LOOP_275_2.
Execute       set_default_model prep_Pipeline_VITIS_LOOP_275_2 
Execute       bind -model prep_Pipeline_VITIS_LOOP_275_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_275_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_275_2.bind.adb -f 
INFO-FLOW: Finish binding prep_Pipeline_VITIS_LOOP_275_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prep_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model prep_Pipeline_VITIS_LOOP_243_1 
Execute       schedule -model prep_Pipeline_VITIS_LOOP_243_1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'prep_Pipeline_VITIS_LOOP_243_1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_243_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln243', ECE418FinalProject/fullCode.c:243)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_243_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_243_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_243_1.sched.adb -f 
INFO-FLOW: Finish scheduling prep_Pipeline_VITIS_LOOP_243_1.
Execute       set_default_model prep_Pipeline_VITIS_LOOP_243_1 
Execute       bind -model prep_Pipeline_VITIS_LOOP_243_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_243_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_243_1.bind.adb -f 
INFO-FLOW: Finish binding prep_Pipeline_VITIS_LOOP_243_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prep_Pipeline_VITIS_LOOP_285_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model prep_Pipeline_VITIS_LOOP_285_3 
Execute       schedule -model prep_Pipeline_VITIS_LOOP_285_3 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'prep_Pipeline_VITIS_LOOP_285_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_285_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_285_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_285_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_285_3.sched.adb -f 
INFO-FLOW: Finish scheduling prep_Pipeline_VITIS_LOOP_285_3.
Execute       set_default_model prep_Pipeline_VITIS_LOOP_285_3 
Execute       bind -model prep_Pipeline_VITIS_LOOP_285_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_285_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_285_3.bind.adb -f 
INFO-FLOW: Finish binding prep_Pipeline_VITIS_LOOP_285_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prep_Pipeline_VITIS_LOOP_292_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model prep_Pipeline_VITIS_LOOP_292_4 
Execute       schedule -model prep_Pipeline_VITIS_LOOP_292_4 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'prep_Pipeline_VITIS_LOOP_292_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_292_4'.
WARNING: [HLS 200-880] The II Violation in module 'prep_Pipeline_VITIS_LOOP_292_4' (loop 'VITIS_LOOP_292_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('messageSchedule_addr_4_write_ln296', ECE418FinalProject/fullCode.c:296) of variable 'add_ln296_4', ECE418FinalProject/fullCode.c:296 on array 'messageSchedule' and 'load' operation ('x', ECE418FinalProject/fullCode.c:294) on array 'messageSchedule'.
WARNING: [HLS 200-885] The II Violation in module 'prep_Pipeline_VITIS_LOOP_292_4' (loop 'VITIS_LOOP_292_4'): Unable to schedule 'store' operation ('messageSchedule_addr_4_write_ln296', ECE418FinalProject/fullCode.c:296) of variable 'add_ln296_4', ECE418FinalProject/fullCode.c:296 on array 'messageSchedule' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'messageSchedule'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'VITIS_LOOP_292_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_292_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_292_4.sched.adb -f 
INFO-FLOW: Finish scheduling prep_Pipeline_VITIS_LOOP_292_4.
Execute       set_default_model prep_Pipeline_VITIS_LOOP_292_4 
Execute       bind -model prep_Pipeline_VITIS_LOOP_292_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_292_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_292_4.bind.adb -f 
INFO-FLOW: Finish binding prep_Pipeline_VITIS_LOOP_292_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prep_Pipeline_VITIS_LOOP_334_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model prep_Pipeline_VITIS_LOOP_334_1 
Execute       schedule -model prep_Pipeline_VITIS_LOOP_334_1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'prep_Pipeline_VITIS_LOOP_334_1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_334_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_334_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_334_1.sched.adb -f 
INFO-FLOW: Finish scheduling prep_Pipeline_VITIS_LOOP_334_1.
Execute       set_default_model prep_Pipeline_VITIS_LOOP_334_1 
Execute       bind -model prep_Pipeline_VITIS_LOOP_334_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_334_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_334_1.bind.adb -f 
INFO-FLOW: Finish binding prep_Pipeline_VITIS_LOOP_334_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prep' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model prep 
Execute       schedule -model prep 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'prep': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.106 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep.sched.adb -f 
INFO-FLOW: Finish scheduling prep.
Execute       set_default_model prep 
Execute       bind -model prep 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.359 sec.
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep.bind.adb -f 
INFO-FLOW: Finish binding prep.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main 
Execute       schedule -model main 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'main': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'main': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_10_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.sched.adb -f 
INFO-FLOW: Finish scheduling main.
Execute       set_default_model main 
Execute       bind -model main 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.131 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.279 sec.
Execute       db_write -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.bind.adb -f 
INFO-FLOW: Finish binding main.
Execute       get_model_list main -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess padv4_Pipeline_VITIS_LOOP_10_1 
Execute       rtl_gen_preprocess padv4_Pipeline_VITIS_LOOP_203_1 
Execute       rtl_gen_preprocess padv4_Pipeline_VITIS_LOOP_209_2 
Execute       rtl_gen_preprocess padv4_Pipeline_VITIS_LOOP_215_3 
Execute       rtl_gen_preprocess padv4_Pipeline_VITIS_LOOP_223_4 
Execute       rtl_gen_preprocess padv4 
Execute       rtl_gen_preprocess prep_Pipeline_VITIS_LOOP_275_2 
Execute       rtl_gen_preprocess prep_Pipeline_VITIS_LOOP_243_1 
Execute       rtl_gen_preprocess prep_Pipeline_VITIS_LOOP_285_3 
Execute       rtl_gen_preprocess prep_Pipeline_VITIS_LOOP_292_4 
Execute       rtl_gen_preprocess prep_Pipeline_VITIS_LOOP_334_1 
Execute       rtl_gen_preprocess prep 
Execute       rtl_gen_preprocess main 
INFO-FLOW: Model list for RTL generation: padv4_Pipeline_VITIS_LOOP_10_1 padv4_Pipeline_VITIS_LOOP_203_1 padv4_Pipeline_VITIS_LOOP_209_2 padv4_Pipeline_VITIS_LOOP_215_3 padv4_Pipeline_VITIS_LOOP_223_4 padv4 prep_Pipeline_VITIS_LOOP_275_2 prep_Pipeline_VITIS_LOOP_243_1 prep_Pipeline_VITIS_LOOP_285_3 prep_Pipeline_VITIS_LOOP_292_4 prep_Pipeline_VITIS_LOOP_334_1 prep main
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padv4_Pipeline_VITIS_LOOP_10_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model padv4_Pipeline_VITIS_LOOP_10_1 -top_prefix main_ -sub_prefix main_ -mg_file C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_10_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'padv4_Pipeline_VITIS_LOOP_10_1' pipeline 'VITIS_LOOP_10_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'padv4_Pipeline_VITIS_LOOP_10_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 1.319 GB.
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl padv4_Pipeline_VITIS_LOOP_10_1 -style xilinx -f -lang vhdl -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/vhdl/main_padv4_Pipeline_VITIS_LOOP_10_1 
Execute       gen_rtl padv4_Pipeline_VITIS_LOOP_10_1 -style xilinx -f -lang vlog -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/verilog/main_padv4_Pipeline_VITIS_LOOP_10_1 
Execute       syn_report -csynth -model padv4_Pipeline_VITIS_LOOP_10_1 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/padv4_Pipeline_VITIS_LOOP_10_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model padv4_Pipeline_VITIS_LOOP_10_1 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/padv4_Pipeline_VITIS_LOOP_10_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model padv4_Pipeline_VITIS_LOOP_10_1 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_10_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model padv4_Pipeline_VITIS_LOOP_10_1 -f -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_10_1.adb 
Execute       db_write -model padv4_Pipeline_VITIS_LOOP_10_1 -bindview -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info padv4_Pipeline_VITIS_LOOP_10_1 -p C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_10_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padv4_Pipeline_VITIS_LOOP_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model padv4_Pipeline_VITIS_LOOP_203_1 -top_prefix main_ -sub_prefix main_ -mg_file C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_203_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'padv4_Pipeline_VITIS_LOOP_203_1' pipeline 'VITIS_LOOP_203_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'padv4_Pipeline_VITIS_LOOP_203_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.319 GB.
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl padv4_Pipeline_VITIS_LOOP_203_1 -style xilinx -f -lang vhdl -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/vhdl/main_padv4_Pipeline_VITIS_LOOP_203_1 
Execute       gen_rtl padv4_Pipeline_VITIS_LOOP_203_1 -style xilinx -f -lang vlog -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/verilog/main_padv4_Pipeline_VITIS_LOOP_203_1 
Execute       syn_report -csynth -model padv4_Pipeline_VITIS_LOOP_203_1 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/padv4_Pipeline_VITIS_LOOP_203_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model padv4_Pipeline_VITIS_LOOP_203_1 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/padv4_Pipeline_VITIS_LOOP_203_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model padv4_Pipeline_VITIS_LOOP_203_1 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_203_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model padv4_Pipeline_VITIS_LOOP_203_1 -f -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_203_1.adb 
Execute       db_write -model padv4_Pipeline_VITIS_LOOP_203_1 -bindview -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info padv4_Pipeline_VITIS_LOOP_203_1 -p C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_203_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padv4_Pipeline_VITIS_LOOP_209_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model padv4_Pipeline_VITIS_LOOP_209_2 -top_prefix main_ -sub_prefix main_ -mg_file C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_209_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'padv4_Pipeline_VITIS_LOOP_209_2' pipeline 'VITIS_LOOP_209_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'padv4_Pipeline_VITIS_LOOP_209_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.319 GB.
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl padv4_Pipeline_VITIS_LOOP_209_2 -style xilinx -f -lang vhdl -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/vhdl/main_padv4_Pipeline_VITIS_LOOP_209_2 
Execute       gen_rtl padv4_Pipeline_VITIS_LOOP_209_2 -style xilinx -f -lang vlog -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/verilog/main_padv4_Pipeline_VITIS_LOOP_209_2 
Execute       syn_report -csynth -model padv4_Pipeline_VITIS_LOOP_209_2 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/padv4_Pipeline_VITIS_LOOP_209_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model padv4_Pipeline_VITIS_LOOP_209_2 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/padv4_Pipeline_VITIS_LOOP_209_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model padv4_Pipeline_VITIS_LOOP_209_2 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_209_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model padv4_Pipeline_VITIS_LOOP_209_2 -f -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_209_2.adb 
Execute       db_write -model padv4_Pipeline_VITIS_LOOP_209_2 -bindview -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info padv4_Pipeline_VITIS_LOOP_209_2 -p C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_209_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padv4_Pipeline_VITIS_LOOP_215_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model padv4_Pipeline_VITIS_LOOP_215_3 -top_prefix main_ -sub_prefix main_ -mg_file C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_215_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'padv4_Pipeline_VITIS_LOOP_215_3' pipeline 'VITIS_LOOP_215_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'padv4_Pipeline_VITIS_LOOP_215_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.319 GB.
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl padv4_Pipeline_VITIS_LOOP_215_3 -style xilinx -f -lang vhdl -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/vhdl/main_padv4_Pipeline_VITIS_LOOP_215_3 
Execute       gen_rtl padv4_Pipeline_VITIS_LOOP_215_3 -style xilinx -f -lang vlog -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/verilog/main_padv4_Pipeline_VITIS_LOOP_215_3 
Execute       syn_report -csynth -model padv4_Pipeline_VITIS_LOOP_215_3 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/padv4_Pipeline_VITIS_LOOP_215_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model padv4_Pipeline_VITIS_LOOP_215_3 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/padv4_Pipeline_VITIS_LOOP_215_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model padv4_Pipeline_VITIS_LOOP_215_3 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_215_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model padv4_Pipeline_VITIS_LOOP_215_3 -f -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_215_3.adb 
Execute       db_write -model padv4_Pipeline_VITIS_LOOP_215_3 -bindview -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info padv4_Pipeline_VITIS_LOOP_215_3 -p C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_215_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padv4_Pipeline_VITIS_LOOP_223_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model padv4_Pipeline_VITIS_LOOP_223_4 -top_prefix main_ -sub_prefix main_ -mg_file C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_223_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'padv4_Pipeline_VITIS_LOOP_223_4' pipeline 'VITIS_LOOP_223_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'padv4_Pipeline_VITIS_LOOP_223_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.814 seconds; current allocated memory: 1.319 GB.
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl padv4_Pipeline_VITIS_LOOP_223_4 -style xilinx -f -lang vhdl -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/vhdl/main_padv4_Pipeline_VITIS_LOOP_223_4 
Execute       gen_rtl padv4_Pipeline_VITIS_LOOP_223_4 -style xilinx -f -lang vlog -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/verilog/main_padv4_Pipeline_VITIS_LOOP_223_4 
Execute       syn_report -csynth -model padv4_Pipeline_VITIS_LOOP_223_4 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/padv4_Pipeline_VITIS_LOOP_223_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model padv4_Pipeline_VITIS_LOOP_223_4 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/padv4_Pipeline_VITIS_LOOP_223_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model padv4_Pipeline_VITIS_LOOP_223_4 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_223_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model padv4_Pipeline_VITIS_LOOP_223_4 -f -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_223_4.adb 
Execute       db_write -model padv4_Pipeline_VITIS_LOOP_223_4 -bindview -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info padv4_Pipeline_VITIS_LOOP_223_4 -p C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_223_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padv4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model padv4 -top_prefix main_ -sub_prefix main_ -mg_file C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'padv4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.319 GB.
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl padv4 -style xilinx -f -lang vhdl -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/vhdl/main_padv4 
Execute       gen_rtl padv4 -style xilinx -f -lang vlog -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/verilog/main_padv4 
Execute       syn_report -csynth -model padv4 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/padv4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model padv4 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/padv4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model padv4 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.168 sec.
Execute       db_write -model padv4 -f -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4.adb 
Execute       db_write -model padv4 -bindview -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info padv4 -p C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prep_Pipeline_VITIS_LOOP_275_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model prep_Pipeline_VITIS_LOOP_275_2 -top_prefix main_ -sub_prefix main_ -mg_file C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_275_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'prep_Pipeline_VITIS_LOOP_275_2' pipeline 'VITIS_LOOP_275_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'prep_Pipeline_VITIS_LOOP_275_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1.319 GB.
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl prep_Pipeline_VITIS_LOOP_275_2 -style xilinx -f -lang vhdl -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/vhdl/main_prep_Pipeline_VITIS_LOOP_275_2 
Execute       gen_rtl prep_Pipeline_VITIS_LOOP_275_2 -style xilinx -f -lang vlog -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/verilog/main_prep_Pipeline_VITIS_LOOP_275_2 
Execute       syn_report -csynth -model prep_Pipeline_VITIS_LOOP_275_2 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/prep_Pipeline_VITIS_LOOP_275_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model prep_Pipeline_VITIS_LOOP_275_2 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/prep_Pipeline_VITIS_LOOP_275_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model prep_Pipeline_VITIS_LOOP_275_2 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_275_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model prep_Pipeline_VITIS_LOOP_275_2 -f -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_275_2.adb 
Execute       db_write -model prep_Pipeline_VITIS_LOOP_275_2 -bindview -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info prep_Pipeline_VITIS_LOOP_275_2 -p C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_275_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prep_Pipeline_VITIS_LOOP_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model prep_Pipeline_VITIS_LOOP_243_1 -top_prefix main_ -sub_prefix main_ -mg_file C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_243_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'prep_Pipeline_VITIS_LOOP_243_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.319 GB.
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl prep_Pipeline_VITIS_LOOP_243_1 -style xilinx -f -lang vhdl -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/vhdl/main_prep_Pipeline_VITIS_LOOP_243_1 
Execute       gen_rtl prep_Pipeline_VITIS_LOOP_243_1 -style xilinx -f -lang vlog -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/verilog/main_prep_Pipeline_VITIS_LOOP_243_1 
Execute       syn_report -csynth -model prep_Pipeline_VITIS_LOOP_243_1 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/prep_Pipeline_VITIS_LOOP_243_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model prep_Pipeline_VITIS_LOOP_243_1 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/prep_Pipeline_VITIS_LOOP_243_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model prep_Pipeline_VITIS_LOOP_243_1 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_243_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model prep_Pipeline_VITIS_LOOP_243_1 -f -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_243_1.adb 
Execute       db_write -model prep_Pipeline_VITIS_LOOP_243_1 -bindview -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info prep_Pipeline_VITIS_LOOP_243_1 -p C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_243_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prep_Pipeline_VITIS_LOOP_285_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model prep_Pipeline_VITIS_LOOP_285_3 -top_prefix main_ -sub_prefix main_ -mg_file C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_285_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'prep_Pipeline_VITIS_LOOP_285_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.319 GB.
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl prep_Pipeline_VITIS_LOOP_285_3 -style xilinx -f -lang vhdl -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/vhdl/main_prep_Pipeline_VITIS_LOOP_285_3 
Execute       gen_rtl prep_Pipeline_VITIS_LOOP_285_3 -style xilinx -f -lang vlog -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/verilog/main_prep_Pipeline_VITIS_LOOP_285_3 
Execute       syn_report -csynth -model prep_Pipeline_VITIS_LOOP_285_3 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/prep_Pipeline_VITIS_LOOP_285_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model prep_Pipeline_VITIS_LOOP_285_3 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/prep_Pipeline_VITIS_LOOP_285_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model prep_Pipeline_VITIS_LOOP_285_3 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_285_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model prep_Pipeline_VITIS_LOOP_285_3 -f -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_285_3.adb 
Execute       db_write -model prep_Pipeline_VITIS_LOOP_285_3 -bindview -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info prep_Pipeline_VITIS_LOOP_285_3 -p C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_285_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prep_Pipeline_VITIS_LOOP_292_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model prep_Pipeline_VITIS_LOOP_292_4 -top_prefix main_ -sub_prefix main_ -mg_file C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_292_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'prep_Pipeline_VITIS_LOOP_292_4' pipeline 'VITIS_LOOP_292_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'prep_Pipeline_VITIS_LOOP_292_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.319 GB.
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl prep_Pipeline_VITIS_LOOP_292_4 -style xilinx -f -lang vhdl -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/vhdl/main_prep_Pipeline_VITIS_LOOP_292_4 
Execute       gen_rtl prep_Pipeline_VITIS_LOOP_292_4 -style xilinx -f -lang vlog -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/verilog/main_prep_Pipeline_VITIS_LOOP_292_4 
Execute       syn_report -csynth -model prep_Pipeline_VITIS_LOOP_292_4 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/prep_Pipeline_VITIS_LOOP_292_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model prep_Pipeline_VITIS_LOOP_292_4 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/prep_Pipeline_VITIS_LOOP_292_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model prep_Pipeline_VITIS_LOOP_292_4 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_292_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.106 sec.
Execute       db_write -model prep_Pipeline_VITIS_LOOP_292_4 -f -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_292_4.adb 
Execute       db_write -model prep_Pipeline_VITIS_LOOP_292_4 -bindview -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info prep_Pipeline_VITIS_LOOP_292_4 -p C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_292_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prep_Pipeline_VITIS_LOOP_334_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model prep_Pipeline_VITIS_LOOP_334_1 -top_prefix main_ -sub_prefix main_ -mg_file C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_334_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'prep_Pipeline_VITIS_LOOP_334_1' pipeline 'VITIS_LOOP_334_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'prep_Pipeline_VITIS_LOOP_334_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 1.319 GB.
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl prep_Pipeline_VITIS_LOOP_334_1 -style xilinx -f -lang vhdl -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/vhdl/main_prep_Pipeline_VITIS_LOOP_334_1 
Execute       gen_rtl prep_Pipeline_VITIS_LOOP_334_1 -style xilinx -f -lang vlog -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/verilog/main_prep_Pipeline_VITIS_LOOP_334_1 
Execute       syn_report -csynth -model prep_Pipeline_VITIS_LOOP_334_1 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/prep_Pipeline_VITIS_LOOP_334_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model prep_Pipeline_VITIS_LOOP_334_1 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/prep_Pipeline_VITIS_LOOP_334_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model prep_Pipeline_VITIS_LOOP_334_1 -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_334_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.123 sec.
Execute       db_write -model prep_Pipeline_VITIS_LOOP_334_1 -f -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_334_1.adb 
Execute       db_write -model prep_Pipeline_VITIS_LOOP_334_1 -bindview -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info prep_Pipeline_VITIS_LOOP_334_1 -p C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_334_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prep' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model prep -top_prefix main_ -sub_prefix main_ -mg_file C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'prep'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.627 seconds; current allocated memory: 1.319 GB.
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl prep -style xilinx -f -lang vhdl -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/vhdl/main_prep 
Execute       gen_rtl prep -style xilinx -f -lang vlog -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/verilog/main_prep 
Execute       syn_report -csynth -model prep -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/prep_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model prep -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/prep_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model prep -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.336 sec.
Execute       db_write -model prep -f -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep.adb 
Execute       db_write -model prep -bindview -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info prep -p C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model main -top_prefix  -sub_prefix main_ -mg_file C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.923 seconds; current allocated memory: 1.319 GB.
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       gen_rtl main -istop -style xilinx -f -lang vhdl -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/vhdl/main 
Execute       gen_rtl main -istop -style xilinx -f -lang vlog -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/verilog/main 
Execute       syn_report -csynth -model main -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/main_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model main -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/main_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model main -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.259 sec.
Execute       db_write -model main -f -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.adb 
Execute       db_write -model main -bindview -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main -p C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main 
Execute       export_constraint_db -f -tool general -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.constraint.tcl 
Execute       syn_report -designview -model main -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.design.xml 
Command       syn_report done; 0.239 sec.
Execute       syn_report -csynthDesign -model main -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model main -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model main -o C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks main 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain main 
INFO-FLOW: Model list for RTL component generation: padv4_Pipeline_VITIS_LOOP_10_1 padv4_Pipeline_VITIS_LOOP_203_1 padv4_Pipeline_VITIS_LOOP_209_2 padv4_Pipeline_VITIS_LOOP_215_3 padv4_Pipeline_VITIS_LOOP_223_4 padv4 prep_Pipeline_VITIS_LOOP_275_2 prep_Pipeline_VITIS_LOOP_243_1 prep_Pipeline_VITIS_LOOP_285_3 prep_Pipeline_VITIS_LOOP_292_4 prep_Pipeline_VITIS_LOOP_334_1 prep main
INFO-FLOW: Handling components in module [padv4_Pipeline_VITIS_LOOP_10_1] ... 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_10_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [padv4_Pipeline_VITIS_LOOP_203_1] ... 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_203_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [padv4_Pipeline_VITIS_LOOP_209_2] ... 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_209_2.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [padv4_Pipeline_VITIS_LOOP_215_3] ... 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_215_3.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [padv4_Pipeline_VITIS_LOOP_223_4] ... 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_223_4.compgen.tcl 
INFO-FLOW: Found component main_padv4_Pipeline_VITIS_LOOP_223_4_messageLengthInBinary2_ROM_AUTO_1R.
INFO-FLOW: Append model main_padv4_Pipeline_VITIS_LOOP_223_4_messageLengthInBinary2_ROM_AUTO_1R
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [padv4] ... 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4.compgen.tcl 
INFO-FLOW: Found component main_padv4_message5binary_ROM_AUTO_1R.
INFO-FLOW: Append model main_padv4_message5binary_ROM_AUTO_1R
INFO-FLOW: Handling components in module [prep_Pipeline_VITIS_LOOP_275_2] ... 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_275_2.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [prep_Pipeline_VITIS_LOOP_243_1] ... 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_243_1.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [prep_Pipeline_VITIS_LOOP_285_3] ... 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_285_3.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [prep_Pipeline_VITIS_LOOP_292_4] ... 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_292_4.compgen.tcl 
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [prep_Pipeline_VITIS_LOOP_334_1] ... 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_334_1.compgen.tcl 
INFO-FLOW: Found component main_prep_Pipeline_VITIS_LOOP_334_1_constants_ROM_AUTO_1R.
INFO-FLOW: Append model main_prep_Pipeline_VITIS_LOOP_334_1_constants_ROM_AUTO_1R
INFO-FLOW: Found component main_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [prep] ... 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep.compgen.tcl 
INFO-FLOW: Found component main_prep_hash_RAM_AUTO_1R1W.
INFO-FLOW: Append model main_prep_hash_RAM_AUTO_1R1W
INFO-FLOW: Found component main_prep_splitBlock_RAM_AUTO_1R1W.
INFO-FLOW: Append model main_prep_splitBlock_RAM_AUTO_1R1W
INFO-FLOW: Found component main_prep_messageBlocks_RAM_AUTO_1R1W.
INFO-FLOW: Append model main_prep_messageBlocks_RAM_AUTO_1R1W
INFO-FLOW: Found component main_prep_messageSchedule_RAM_AUTO_1R1W.
INFO-FLOW: Append model main_prep_messageSchedule_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [main] ... 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.compgen.tcl 
INFO-FLOW: Append model padv4_Pipeline_VITIS_LOOP_10_1
INFO-FLOW: Append model padv4_Pipeline_VITIS_LOOP_203_1
INFO-FLOW: Append model padv4_Pipeline_VITIS_LOOP_209_2
INFO-FLOW: Append model padv4_Pipeline_VITIS_LOOP_215_3
INFO-FLOW: Append model padv4_Pipeline_VITIS_LOOP_223_4
INFO-FLOW: Append model padv4
INFO-FLOW: Append model prep_Pipeline_VITIS_LOOP_275_2
INFO-FLOW: Append model prep_Pipeline_VITIS_LOOP_243_1
INFO-FLOW: Append model prep_Pipeline_VITIS_LOOP_285_3
INFO-FLOW: Append model prep_Pipeline_VITIS_LOOP_292_4
INFO-FLOW: Append model prep_Pipeline_VITIS_LOOP_334_1
INFO-FLOW: Append model prep
INFO-FLOW: Append model main
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_padv4_Pipeline_VITIS_LOOP_223_4_messageLengthInBinary2_ROM_AUTO_1R main_flow_control_loop_pipe_sequential_init main_padv4_message5binary_ROM_AUTO_1R main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_flow_control_loop_pipe_sequential_init main_prep_Pipeline_VITIS_LOOP_334_1_constants_ROM_AUTO_1R main_flow_control_loop_pipe_sequential_init main_prep_hash_RAM_AUTO_1R1W main_prep_splitBlock_RAM_AUTO_1R1W main_prep_messageBlocks_RAM_AUTO_1R1W main_prep_messageSchedule_RAM_AUTO_1R1W padv4_Pipeline_VITIS_LOOP_10_1 padv4_Pipeline_VITIS_LOOP_203_1 padv4_Pipeline_VITIS_LOOP_209_2 padv4_Pipeline_VITIS_LOOP_215_3 padv4_Pipeline_VITIS_LOOP_223_4 padv4 prep_Pipeline_VITIS_LOOP_275_2 prep_Pipeline_VITIS_LOOP_243_1 prep_Pipeline_VITIS_LOOP_285_3 prep_Pipeline_VITIS_LOOP_292_4 prep_Pipeline_VITIS_LOOP_334_1 prep main
INFO-FLOW: Generating C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_padv4_Pipeline_VITIS_LOOP_223_4_messageLengthInBinary2_ROM_AUTO_1R
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_padv4_message5binary_ROM_AUTO_1R
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_prep_Pipeline_VITIS_LOOP_334_1_constants_ROM_AUTO_1R
INFO-FLOW: To file: write model main_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_prep_hash_RAM_AUTO_1R1W
INFO-FLOW: To file: write model main_prep_splitBlock_RAM_AUTO_1R1W
INFO-FLOW: To file: write model main_prep_messageBlocks_RAM_AUTO_1R1W
INFO-FLOW: To file: write model main_prep_messageSchedule_RAM_AUTO_1R1W
INFO-FLOW: To file: write model padv4_Pipeline_VITIS_LOOP_10_1
INFO-FLOW: To file: write model padv4_Pipeline_VITIS_LOOP_203_1
INFO-FLOW: To file: write model padv4_Pipeline_VITIS_LOOP_209_2
INFO-FLOW: To file: write model padv4_Pipeline_VITIS_LOOP_215_3
INFO-FLOW: To file: write model padv4_Pipeline_VITIS_LOOP_223_4
INFO-FLOW: To file: write model padv4
INFO-FLOW: To file: write model prep_Pipeline_VITIS_LOOP_275_2
INFO-FLOW: To file: write model prep_Pipeline_VITIS_LOOP_243_1
INFO-FLOW: To file: write model prep_Pipeline_VITIS_LOOP_285_3
INFO-FLOW: To file: write model prep_Pipeline_VITIS_LOOP_292_4
INFO-FLOW: To file: write model prep_Pipeline_VITIS_LOOP_334_1
INFO-FLOW: To file: write model prep
INFO-FLOW: To file: write model main
INFO-FLOW: Generating C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.117 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/vlog' tclDir='C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db' modelList='main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_padv4_Pipeline_VITIS_LOOP_223_4_messageLengthInBinary2_ROM_AUTO_1R
main_flow_control_loop_pipe_sequential_init
main_padv4_message5binary_ROM_AUTO_1R
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_prep_Pipeline_VITIS_LOOP_334_1_constants_ROM_AUTO_1R
main_flow_control_loop_pipe_sequential_init
main_prep_hash_RAM_AUTO_1R1W
main_prep_splitBlock_RAM_AUTO_1R1W
main_prep_messageBlocks_RAM_AUTO_1R1W
main_prep_messageSchedule_RAM_AUTO_1R1W
padv4_Pipeline_VITIS_LOOP_10_1
padv4_Pipeline_VITIS_LOOP_203_1
padv4_Pipeline_VITIS_LOOP_209_2
padv4_Pipeline_VITIS_LOOP_215_3
padv4_Pipeline_VITIS_LOOP_223_4
padv4
prep_Pipeline_VITIS_LOOP_275_2
prep_Pipeline_VITIS_LOOP_243_1
prep_Pipeline_VITIS_LOOP_285_3
prep_Pipeline_VITIS_LOOP_292_4
prep_Pipeline_VITIS_LOOP_334_1
prep
main
' expOnly='0'
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_10_1.compgen.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_203_1.compgen.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_209_2.compgen.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_215_3.compgen.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_223_4.compgen.tcl 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'main_padv4_Pipeline_VITIS_LOOP_223_4_messageLengthInBinary2_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Command       ap_source done; 0.151 sec.
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4.compgen.tcl 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'main_padv4_message5binary_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Command       ap_source done; 0.238 sec.
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_275_2.compgen.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_243_1.compgen.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_285_3.compgen.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_292_4.compgen.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_334_1.compgen.tcl 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'main_prep_Pipeline_VITIS_LOOP_334_1_constants_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Command       ap_source done; 0.154 sec.
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'main_prep_hash_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'main_prep_splitBlock_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'main_prep_messageBlocks_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'main_prep_messageSchedule_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Command       ap_source done; 0.281 sec.
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.156 seconds; current allocated memory: 1.319 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_padv4_Pipeline_VITIS_LOOP_223_4_messageLengthInBinary2_ROM_AUTO_1R
main_flow_control_loop_pipe_sequential_init
main_padv4_message5binary_ROM_AUTO_1R
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_prep_Pipeline_VITIS_LOOP_334_1_constants_ROM_AUTO_1R
main_flow_control_loop_pipe_sequential_init
main_prep_hash_RAM_AUTO_1R1W
main_prep_splitBlock_RAM_AUTO_1R1W
main_prep_messageBlocks_RAM_AUTO_1R1W
main_prep_messageSchedule_RAM_AUTO_1R1W
padv4_Pipeline_VITIS_LOOP_10_1
padv4_Pipeline_VITIS_LOOP_203_1
padv4_Pipeline_VITIS_LOOP_209_2
padv4_Pipeline_VITIS_LOOP_215_3
padv4_Pipeline_VITIS_LOOP_223_4
padv4
prep_Pipeline_VITIS_LOOP_275_2
prep_Pipeline_VITIS_LOOP_243_1
prep_Pipeline_VITIS_LOOP_285_3
prep_Pipeline_VITIS_LOOP_292_4
prep_Pipeline_VITIS_LOOP_334_1
prep
main
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_10_1.tbgen.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_203_1.tbgen.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_209_2.tbgen.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_215_3.tbgen.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_223_4.tbgen.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4.tbgen.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_275_2.tbgen.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_243_1.tbgen.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_285_3.tbgen.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_292_4.tbgen.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_334_1.tbgen.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep.tbgen.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.tbgen.tcl 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.constraint.tcl 
Execute       sc_get_clocks main 
Execute       source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='' bind_report_dict='TOP main DATA {main {DEPTH 1 CHILDREN prep BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_64_p2 SOURCE ECE418FinalProject/fullCode.c:14 VARIABLE add_ln14 LOOP VITIS_LOOP_10_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_fu_75_p2 SOURCE ECE418FinalProject/fullCode.c:10 VARIABLE add_ln10 LOOP VITIS_LOOP_10_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 45 URAM 0}} prep {DEPTH 2 CHILDREN {padv4 prep_Pipeline_VITIS_LOOP_275_2 prep_Pipeline_VITIS_LOOP_285_3 prep_Pipeline_VITIS_LOOP_243_1 prep_Pipeline_VITIS_LOOP_292_4 prep_Pipeline_VITIS_LOOP_334_1} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME splitBlock_U SOURCE ECE418FinalProject/fullCode.c:272 VARIABLE splitBlock LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME messageBlocks_U SOURCE ECE418FinalProject/fullCode.c:373 VARIABLE messageBlocks LOOP {} BUNDLEDNAME {} DSP 0 BRAM 40 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME messageSchedule_U SOURCE ECE418FinalProject/fullCode.c:383 VARIABLE messageSchedule LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_fu_372_p2 SOURCE ECE418FinalProject/fullCode.c:382 VARIABLE add_ln382 LOOP VITIS_LOOP_382_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_1_fu_394_p2 SOURCE ECE418FinalProject/fullCode.c:276 VARIABLE add_ln276_1 LOOP VITIS_LOOP_382_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln274_fu_406_p2 SOURCE ECE418FinalProject/fullCode.c:274 VARIABLE add_ln274 LOOP VITIS_LOOP_274_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_fu_462_p2 SOURCE ECE418FinalProject/fullCode.c:393 VARIABLE add_ln393 LOOP VITIS_LOOP_382_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln394_fu_467_p2 SOURCE ECE418FinalProject/fullCode.c:394 VARIABLE add_ln394 LOOP VITIS_LOOP_382_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln395_fu_472_p2 SOURCE ECE418FinalProject/fullCode.c:395 VARIABLE add_ln395 LOOP VITIS_LOOP_382_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln396_fu_477_p2 SOURCE ECE418FinalProject/fullCode.c:396 VARIABLE add_ln396 LOOP VITIS_LOOP_382_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln397_fu_482_p2 SOURCE ECE418FinalProject/fullCode.c:397 VARIABLE add_ln397 LOOP VITIS_LOOP_382_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln398_fu_487_p2 SOURCE ECE418FinalProject/fullCode.c:398 VARIABLE add_ln398 LOOP VITIS_LOOP_382_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_fu_492_p2 SOURCE ECE418FinalProject/fullCode.c:399 VARIABLE add_ln399 LOOP VITIS_LOOP_382_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln400_fu_497_p2 SOURCE ECE418FinalProject/fullCode.c:400 VARIABLE add_ln400 LOOP VITIS_LOOP_382_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME hash_U SOURCE {} VARIABLE hash LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 0 BRAM 45 URAM 0}} padv4 {DEPTH 3 CHILDREN {padv4_Pipeline_VITIS_LOOP_10_1 padv4_Pipeline_VITIS_LOOP_203_1 padv4_Pipeline_VITIS_LOOP_209_2 padv4_Pipeline_VITIS_LOOP_215_3 padv4_Pipeline_VITIS_LOOP_223_4} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln207_fu_187_p2 SOURCE ECE418FinalProject/fullCode.c:207 VARIABLE sub_ln207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME blocksNeeded_fu_219_p2 SOURCE ECE418FinalProject/fullCode.c:207 VARIABLE blocksNeeded LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln213_fu_252_p2 SOURCE ECE418FinalProject/fullCode.c:213 VARIABLE sub_ln213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln213_1_fu_268_p2 SOURCE ECE418FinalProject/fullCode.c:213 VARIABLE sub_ln213_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_fu_362_p2 SOURCE ECE418FinalProject/fullCode.c:213 VARIABLE add_ln213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln213_2_fu_300_p2 SOURCE ECE418FinalProject/fullCode.c:213 VARIABLE sub_ln213_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln213_3_fu_314_p2 SOURCE ECE418FinalProject/fullCode.c:213 VARIABLE sub_ln213_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_1_fu_368_p2 SOURCE ECE418FinalProject/fullCode.c:213 VARIABLE add_ln213_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln224_fu_342_p2 SOURCE ECE418FinalProject/fullCode.c:224 VARIABLE add_ln224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln226_fu_377_p2 SOURCE ECE418FinalProject/fullCode.c:226 VARIABLE add_ln226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME message5binary_U SOURCE {} VARIABLE message5binary LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} padv4_Pipeline_VITIS_LOOP_10_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sizeNeeded_fu_91_p2 SOURCE ECE418FinalProject/fullCode.c:202 VARIABLE sizeNeeded LOOP VITIS_LOOP_10_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_102_p2 SOURCE ECE418FinalProject/fullCode.c:14 VARIABLE add_ln14 LOOP VITIS_LOOP_10_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} padv4_Pipeline_VITIS_LOOP_203_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln203_fu_93_p2 SOURCE ECE418FinalProject/fullCode.c:203 VARIABLE sub_ln203 LOOP VITIS_LOOP_203_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln203_1_fu_112_p2 SOURCE ECE418FinalProject/fullCode.c:203 VARIABLE sub_ln203_1 LOOP VITIS_LOOP_203_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sizeNeeded_2_fu_140_p2 SOURCE ECE418FinalProject/fullCode.c:204 VARIABLE sizeNeeded_2 LOOP VITIS_LOOP_203_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} padv4_Pipeline_VITIS_LOOP_209_2 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME iter_fu_95_p2 SOURCE ECE418FinalProject/fullCode.c:211 VARIABLE iter LOOP VITIS_LOOP_209_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_136_p2 SOURCE ECE418FinalProject/fullCode.c:210 VARIABLE add_ln210 LOOP VITIS_LOOP_209_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_1_fu_146_p2 SOURCE ECE418FinalProject/fullCode.c:210 VARIABLE add_ln210_1 LOOP VITIS_LOOP_209_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} padv4_Pipeline_VITIS_LOOP_215_3 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME iter_1_fu_90_p2 SOURCE ECE418FinalProject/fullCode.c:208 VARIABLE iter_1 LOOP VITIS_LOOP_215_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln215_fu_130_p2 SOURCE ECE418FinalProject/fullCode.c:215 VARIABLE sub_ln215 LOOP VITIS_LOOP_215_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_1_fu_158_p2 SOURCE ECE418FinalProject/fullCode.c:208 VARIABLE add_ln208_1 LOOP VITIS_LOOP_215_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_174_p2 SOURCE ECE418FinalProject/fullCode.c:216 VARIABLE add_ln216 LOOP VITIS_LOOP_215_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_1_fu_212_p2 SOURCE ECE418FinalProject/fullCode.c:216 VARIABLE add_ln216_1 LOOP VITIS_LOOP_215_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_2_fu_218_p2 SOURCE ECE418FinalProject/fullCode.c:216 VARIABLE add_ln216_2 LOOP VITIS_LOOP_215_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} padv4_Pipeline_VITIS_LOOP_223_4 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_fu_85_p2 SOURCE ECE418FinalProject/fullCode.c:223 VARIABLE add_ln223 LOOP VITIS_LOOP_223_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln224_1_fu_114_p2 SOURCE ECE418FinalProject/fullCode.c:224 VARIABLE add_ln224_1 LOOP VITIS_LOOP_223_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME messageLengthInBinary2_U SOURCE {} VARIABLE messageLengthInBinary2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} prep_Pipeline_VITIS_LOOP_275_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln275_fu_95_p2 SOURCE ECE418FinalProject/fullCode.c:275 VARIABLE add_ln275 LOOP VITIS_LOOP_275_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_fu_105_p2 SOURCE ECE418FinalProject/fullCode.c:276 VARIABLE add_ln276 LOOP VITIS_LOOP_275_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_2_fu_119_p2 SOURCE ECE418FinalProject/fullCode.c:276 VARIABLE add_ln276_2 LOOP VITIS_LOOP_275_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} prep_Pipeline_VITIS_LOOP_285_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln285_fu_65_p2 SOURCE ECE418FinalProject/fullCode.c:285 VARIABLE add_ln285 LOOP VITIS_LOOP_285_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} prep_Pipeline_VITIS_LOOP_243_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln253_fu_78_p2 SOURCE ECE418FinalProject/fullCode.c:253 VARIABLE add_ln253 LOOP VITIS_LOOP_243_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} prep_Pipeline_VITIS_LOOP_292_4 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln293_fu_141_p2 SOURCE ECE418FinalProject/fullCode.c:293 VARIABLE add_ln293 LOOP VITIS_LOOP_292_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln294_fu_152_p2 SOURCE ECE418FinalProject/fullCode.c:294 VARIABLE add_ln294 LOOP VITIS_LOOP_292_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_fu_314_p2 SOURCE ECE418FinalProject/fullCode.c:296 VARIABLE add_ln296 LOOP VITIS_LOOP_292_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_1_fu_324_p2 SOURCE ECE418FinalProject/fullCode.c:296 VARIABLE add_ln296_1 LOOP VITIS_LOOP_292_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_2_fu_340_p2 SOURCE ECE418FinalProject/fullCode.c:296 VARIABLE add_ln296_2 LOOP VITIS_LOOP_292_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_3_fu_334_p2 SOURCE ECE418FinalProject/fullCode.c:296 VARIABLE add_ln296_3 LOOP VITIS_LOOP_292_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_4_fu_344_p2 SOURCE ECE418FinalProject/fullCode.c:296 VARIABLE add_ln296_4 LOOP VITIS_LOOP_292_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln292_fu_163_p2 SOURCE ECE418FinalProject/fullCode.c:292 VARIABLE add_ln292 LOOP VITIS_LOOP_292_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} prep_Pipeline_VITIS_LOOP_334_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln334_fu_324_p2 SOURCE ECE418FinalProject/fullCode.c:334 VARIABLE add_ln334 LOOP VITIS_LOOP_334_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln337_1_fu_465_p2 SOURCE ECE418FinalProject/fullCode.c:337 VARIABLE add_ln337_1 LOOP VITIS_LOOP_334_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln337_fu_344_p2 SOURCE ECE418FinalProject/fullCode.c:337 VARIABLE add_ln337 LOOP VITIS_LOOP_334_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln337_2_fu_348_p2 SOURCE ECE418FinalProject/fullCode.c:337 VARIABLE add_ln337_2 LOOP VITIS_LOOP_334_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp1_fu_471_p2 SOURCE ECE418FinalProject/fullCode.c:337 VARIABLE temp1 LOOP VITIS_LOOP_334_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_fu_607_p2 SOURCE ECE418FinalProject/fullCode.c:344 VARIABLE add_ln344 LOOP VITIS_LOOP_334_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln348_1_fu_612_p2 SOURCE ECE418FinalProject/fullCode.c:348 VARIABLE add_ln348_1 LOOP VITIS_LOOP_334_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln348_fu_617_p2 SOURCE ECE418FinalProject/fullCode.c:348 VARIABLE add_ln348 LOOP VITIS_LOOP_334_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME constants_U SOURCE {} VARIABLE constants LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.858 seconds; current allocated memory: 1.319 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
Execute       syn_report -model main -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 122.91 MHz
Command     autosyn done; 12.316 sec.
Command   csynth_design done; 19.323 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 4 seconds. Elapsed time: 19.323 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 22.937 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1 opened at Mon May 02 01:13:54 -0400 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7a100t-csg324-1 
Execute       create_platform xc7a100t-csg324-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
Command       create_platform done; 3.139 sec.
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.131 sec.
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.32 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/addis/Desktop 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/addis/Desktop
Execute     config_export -output=C:/Users/addis/Desktop 
Command   open_solution done; 3.367 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
Execute     create_platform xc7a100t-csg324-1 -board  
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.111 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.187 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -output C:/Users/addis/Desktop 
INFO: [HLS 200-1510] Running: config_export -output C:/Users/addis/Desktop 
Execute   source ./ECE418FinalProject/solution1/directives.tcl 
Execute     set_directive_top -name main main 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
Execute   export_design -rtl verilog -format ip_catalog -output C:/Users/addis/Desktop 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/addis/Desktop 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -output=C:/Users/addis/Desktop -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.109 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=main xml_exists=0
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to main
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=1
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=30 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_padv4_Pipeline_VITIS_LOOP_223_4_messageLengthInBinary2_ROM_AUTO_1R
main_flow_control_loop_pipe_sequential_init
main_padv4_message5binary_ROM_AUTO_1R
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_prep_Pipeline_VITIS_LOOP_334_1_constants_ROM_AUTO_1R
main_flow_control_loop_pipe_sequential_init
main_prep_hash_RAM_AUTO_1R1W
main_prep_splitBlock_RAM_AUTO_1R1W
main_prep_messageBlocks_RAM_AUTO_1R1W
main_prep_messageSchedule_RAM_AUTO_1R1W
padv4_Pipeline_VITIS_LOOP_10_1
padv4_Pipeline_VITIS_LOOP_203_1
padv4_Pipeline_VITIS_LOOP_209_2
padv4_Pipeline_VITIS_LOOP_215_3
padv4_Pipeline_VITIS_LOOP_223_4
padv4
prep_Pipeline_VITIS_LOOP_275_2
prep_Pipeline_VITIS_LOOP_243_1
prep_Pipeline_VITIS_LOOP_285_3
prep_Pipeline_VITIS_LOOP_292_4
prep_Pipeline_VITIS_LOOP_334_1
prep
main
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_10_1.tbgen.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_203_1.tbgen.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_209_2.tbgen.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_215_3.tbgen.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4_Pipeline_VITIS_LOOP_223_4.tbgen.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/padv4.tbgen.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_275_2.tbgen.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_243_1.tbgen.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_285_3.tbgen.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_292_4.tbgen.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep_Pipeline_VITIS_LOOP_334_1.tbgen.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/prep.tbgen.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.constraint.tcl 
Execute     sc_get_clocks main 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     get_config_export -deadlock_detection 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to main
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=main
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.rtl_wrap.cfg.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.tbgen.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.tbgen.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.constraint.tcl 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/main.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: failed result=1 C:/Users/addis/OneDrive/Documents/GitHub/ECE418/ECE418FinalProject/solution1/impl/ip/pack.bat
ERROR: [IMPL 213-28] Failed to generate IP.
Command   export_design done; error code: 2; 20.884 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 20.884 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 24.494 sec.
Execute cleanup_all 
