
---------- Begin Simulation Statistics ----------
host_inst_rate                                 116184                       # Simulator instruction rate (inst/s)
host_mem_usage                                 333836                       # Number of bytes of host memory used
host_seconds                                   172.14                       # Real time elapsed on the host
host_tick_rate                              705108990                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.121378                       # Number of seconds simulated
sim_ticks                                121377750000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5609713                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 38979.090150                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 35850.774139                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2084317                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   137416728500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.628445                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              3525396                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              4066                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 126242406500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.627720                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         3521330                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses            293301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 75322.087645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 72748.919564                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                285474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     589545980                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.026686                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                7827                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits             2966                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency    353632498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.016573                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           4861                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 15272.545455                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 64356.856877                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   0.672549                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             538                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       167998                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     34623989                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             5903014                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 39059.599261                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 35901.639757                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2369791                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    138006274480                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.598546                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3533223                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               7032                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 126596038998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.597354                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3526191                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.604662                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            619.174323                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            5903014                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 39059.599261                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 35901.639757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2369791                       # number of overall hits
system.cpu.dcache.overall_miss_latency   138006274480                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.598546                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3533223                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              7032                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 126596038998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.597354                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3526191                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                3524507                       # number of replacements
system.cpu.dcache.sampled_refs                3525358                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                619.174323                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2370975                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     4506                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13528651                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 37950.877510                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 34101.839303                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13523124                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      209754500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000409                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                 5527                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits               361                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    176136000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses            5165                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                2617.716609                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13528651                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 37950.877510                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 34101.839303                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13523124                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       209754500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000409                       # miss rate for demand accesses
system.cpu.icache.demand_misses                  5527                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                361                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    176136000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000382                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses             5165                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.362951                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            185.830715                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13528651                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 37950.877510                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 34101.839303                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13523124                       # number of overall hits
system.cpu.icache.overall_miss_latency      209754500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000409                       # miss rate for overall accesses
system.cpu.icache.overall_misses                 5527                       # number of overall misses
system.cpu.icache.overall_mshr_hits               361                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    176136000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000382                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses            5165                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                   4957                       # number of replacements
system.cpu.icache.sampled_refs                   5166                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                185.830715                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13523124                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               3                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 62179.433421                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    152919248559                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               2459322                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     4028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     69897.559736                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54330.790745                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                           94                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            274977000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.976663                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       3934                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       213683000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.976415                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  3933                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    3526496                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       88149.014550                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  72880.890790                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        2424664                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            97125405000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.312444                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      1101832                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        90                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       80295865500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.312418                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 1101741                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     933                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    69568.595927                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 54136.655949                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            64907500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       933                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       50509500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  933                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     4506                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         4506                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.681291                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     3530524                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        88084.081080                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   72814.906112                       # average overall mshr miss latency
system.l2.demand_hits                         2424758                       # number of demand (read+write) hits
system.l2.demand_miss_latency             97400382000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.313202                       # miss rate for demand accesses
system.l2.demand_misses                       1105766                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         91                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        80509548500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.313176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  1105674                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.269183                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.000406                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4410.294075                       # Average occupied blocks per context
system.l2.occ_blocks::1                      6.647867                       # Average occupied blocks per context
system.l2.overall_accesses                    3530524                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       88084.081080                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  65477.996906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        2424758                       # number of overall hits
system.l2.overall_miss_latency            97400382000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.313202                       # miss rate for overall accesses
system.l2.overall_misses                      1105766                       # number of overall misses
system.l2.overall_mshr_hits                        91                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      233428797059                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.009764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 3564996                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.985418                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       2423459                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         8656                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      2950232                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          2939607                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         1964                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        3558269                       # number of replacements
system.l2.sampled_refs                        3562791                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4416.941942                       # Cycle average of tags in use
system.l2.total_refs                          2427297                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             4475                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2832022                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2558233                       # DTB hits
system.switch_cpus.dtb.data_misses             273789                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2682476                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2409028                       # DTB read hits
system.switch_cpus.dtb.read_misses             273448                       # DTB read misses
system.switch_cpus.dtb.write_accesses          149546                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              149205                       # DTB write hits
system.switch_cpus.dtb.write_misses               341                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10273803                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10273790                       # ITB hits
system.switch_cpus.itb.fetch_misses                13                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                138472951                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2837031                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        4170602                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      4362423                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           28                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        20419                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      5241247                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        5386040                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          53781                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1639812                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       275400                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     42389976                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.243306                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.982982                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     38158383     90.02%     90.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2007068      4.73%     94.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2      1174552      2.77%     97.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       138444      0.33%     97.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        91874      0.22%     98.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       325296      0.77%     98.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       187645      0.44%     99.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        31314      0.07%     99.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       275400      0.65%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     42389976                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10313748                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2510912                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2655008                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        20097                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10313748                       # The number of committed instructions
system.switch_cpus_1.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     22090575                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                    10.428255                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total              10.428255                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     27885595                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          327                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        88636                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     33793866                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7442203                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      6769951                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2935585                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts         1331                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       292226                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3997619                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3405790                       # DTB hits
system.switch_cpus_1.dtb.data_misses           591829                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3830043                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3238850                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           591193                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        167576                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            166940                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             636                       # DTB write misses
system.switch_cpus_1.fetch.Branches           5386040                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3254859                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            10596677                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         4334                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             35219146                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        315478                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.051649                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3254859                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      4224383                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.337728                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     45325561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.777026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.996094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       37983810     83.80%     83.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         936182      2.07%     85.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          74598      0.16%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          62557      0.14%     86.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        3958700      8.73%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          55750      0.12%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          82078      0.18%     95.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          35009      0.08%     95.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2136877      4.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     45325561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              58956987                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2328039                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              363046                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.136895                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4004001                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           167576                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        11932628                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            13661841                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.650447                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         7761548                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.131008                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14254736                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        22972                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      17614393                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      8756956                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        19183                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       184066                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     32623036                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3836425                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        19059                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14275772                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       855127                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          853                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2935585                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1470804                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked         5619                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        33081                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          276                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          580                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      6246023                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        39970                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          580                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         7284                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        15688                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.095893                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.095893                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10277867     71.90%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         1084      0.01%     71.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     71.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd         4266      0.03%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt         1100      0.01%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult          220      0.00%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3841064     26.87%     98.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       169230      1.18%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14294831                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         8830                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000618                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           68      0.77%      0.77% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.77% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.77% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%      0.77% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.77% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.77% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%      0.77% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%      0.77% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%      0.77% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         4965     56.23%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3797     43.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     45325561                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.315381                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.703984                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     35143319     77.54%     77.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7740310     17.08%     94.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1179278      2.60%     97.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       976429      2.15%     99.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       184562      0.41%     99.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5        86447      0.19%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        10548      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         4437      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          231      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     45325561                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.137078                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         32259989                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14294831                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     22240575                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          402                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     31587776                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3254926                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3254859                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              67                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads        66648                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores         2417                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      8756956                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       184066                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles              104282548                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     24226844                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8255878                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents      3687130                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8310294                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        26988                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         1209                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     52855089                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     32835968                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     27329310                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      6255470                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2935585                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      3597356                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     19073366                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles           11                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      7275294                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled               1154110                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
