#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b024a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b02630 .scope module, "tb" "tb" 3 67;
 .timescale -12 -12;
L_0x1af10a0 .functor NOT 1, L_0x1b3d160, C4<0>, C4<0>, C4<0>;
L_0x1af13c0 .functor XOR 4, L_0x1b3cbc0, L_0x1b3cc60, C4<0000>, C4<0000>;
L_0x1af16e0 .functor XOR 4, L_0x1af13c0, L_0x1b3cee0, C4<0000>, C4<0000>;
v0x1b3b7a0_0 .net *"_ivl_10", 3 0, L_0x1b3cee0;  1 drivers
v0x1b3b8a0_0 .net *"_ivl_12", 3 0, L_0x1af16e0;  1 drivers
v0x1b3b980_0 .net *"_ivl_2", 3 0, L_0x1b3c9d0;  1 drivers
v0x1b3ba40_0 .net *"_ivl_4", 3 0, L_0x1b3cbc0;  1 drivers
v0x1b3bb20_0 .net *"_ivl_6", 3 0, L_0x1b3cc60;  1 drivers
v0x1b3bc50_0 .net *"_ivl_8", 3 0, L_0x1af13c0;  1 drivers
v0x1b3bd30_0 .var "clk", 0 0;
v0x1b3bdd0_0 .net "down_dut", 0 0, v0x1b3b070_0;  1 drivers
v0x1b3be70_0 .net "down_ref", 0 0, v0x1af0b70_0;  1 drivers
v0x1b3bfd0_0 .net "left_dut", 0 0, v0x1b3b130_0;  1 drivers
v0x1b3c0a0_0 .net "left_ref", 0 0, v0x1af0e90_0;  1 drivers
v0x1b3c170_0 .net "right_dut", 0 0, v0x1b3b1f0_0;  1 drivers
v0x1b3c240_0 .net "right_ref", 0 0, v0x1af11b0_0;  1 drivers
v0x1b3c310_0 .net "scancode", 15 0, v0x1b3ab10_0;  1 drivers
v0x1b3c3b0_0 .var/2u "stats1", 351 0;
v0x1b3c450_0 .var/2u "strobe", 0 0;
v0x1b3c4f0_0 .net "tb_match", 0 0, L_0x1b3d160;  1 drivers
v0x1b3c590_0 .net "tb_mismatch", 0 0, L_0x1af10a0;  1 drivers
v0x1b3c630_0 .net "up_dut", 0 0, v0x1b3b3d0_0;  1 drivers
v0x1b3c700_0 .net "up_ref", 0 0, v0x1af17f0_0;  1 drivers
v0x1b3c7d0_0 .net "wavedrom_enable", 0 0, v0x1b3abd0_0;  1 drivers
v0x1b3c8a0_0 .net "wavedrom_title", 511 0, v0x1b3ac70_0;  1 drivers
L_0x1b3c9d0 .concat [ 1 1 1 1], v0x1af17f0_0, v0x1af11b0_0, v0x1af0b70_0, v0x1af0e90_0;
L_0x1b3cbc0 .concat [ 1 1 1 1], v0x1af17f0_0, v0x1af11b0_0, v0x1af0b70_0, v0x1af0e90_0;
L_0x1b3cc60 .concat [ 1 1 1 1], v0x1b3b3d0_0, v0x1b3b1f0_0, v0x1b3b070_0, v0x1b3b130_0;
L_0x1b3cee0 .concat [ 1 1 1 1], v0x1af17f0_0, v0x1af11b0_0, v0x1af0b70_0, v0x1af0e90_0;
L_0x1b3d160 .cmp/eeq 4, L_0x1b3c9d0, L_0x1af16e0;
S_0x1b075d0 .scope module, "good1" "reference_module" 3 118, 3 4 0, S_0x1b02630;
 .timescale -12 -12;
    .port_info 0 /INPUT 16 "scancode";
    .port_info 1 /OUTPUT 1 "left";
    .port_info 2 /OUTPUT 1 "down";
    .port_info 3 /OUTPUT 1 "right";
    .port_info 4 /OUTPUT 1 "up";
v0x1af0b70_0 .var "down", 0 0;
v0x1af0e90_0 .var "left", 0 0;
v0x1af11b0_0 .var "right", 0 0;
v0x1af14d0_0 .net "scancode", 15 0, v0x1b3ab10_0;  alias, 1 drivers
v0x1af17f0_0 .var "up", 0 0;
E_0x1b00bc0 .event anyedge, v0x1af14d0_0;
S_0x1b3a430 .scope module, "stim1" "stimulus_gen" 3 114, 3 25 0, S_0x1b02630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "scancode";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x1af1e30_0 .net "clk", 0 0, v0x1b3bd30_0;  1 drivers
v0x1b3ab10_0 .var "scancode", 15 0;
v0x1b3abd0_0 .var "wavedrom_enable", 0 0;
v0x1b3ac70_0 .var "wavedrom_title", 511 0;
E_0x1b002d0/0 .event negedge, v0x1af1e30_0;
E_0x1b002d0/1 .event posedge, v0x1af1e30_0;
E_0x1b002d0 .event/or E_0x1b002d0/0, E_0x1b002d0/1;
E_0x1b00e80 .event negedge, v0x1af1e30_0;
E_0x1ae99f0 .event posedge, v0x1af1e30_0;
S_0x1b3a690 .scope task, "wavedrom_start" "wavedrom_start" 3 37, 3 37 0, S_0x1b3a430;
 .timescale -12 -12;
v0x1af1b10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b3a8f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 40, 3 40 0, S_0x1b3a430;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b3adb0 .scope module, "top_module1" "top_module" 3 125, 4 1 0, S_0x1b02630;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "scancode";
    .port_info 1 /OUTPUT 1 "left";
    .port_info 2 /OUTPUT 1 "down";
    .port_info 3 /OUTPUT 1 "right";
    .port_info 4 /OUTPUT 1 "up";
v0x1b3b070_0 .var "down", 0 0;
v0x1b3b130_0 .var "left", 0 0;
v0x1b3b1f0_0 .var "right", 0 0;
v0x1b3b2c0_0 .net "scancode", 15 0, v0x1b3ab10_0;  alias, 1 drivers
v0x1b3b3d0_0 .var "up", 0 0;
S_0x1b3b580 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 134, 3 134 0, S_0x1b02630;
 .timescale -12 -12;
E_0x1b1c0e0 .event anyedge, v0x1b3c450_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b3c450_0;
    %nor/r;
    %assign/vec4 v0x1b3c450_0, 0;
    %wait E_0x1b1c0e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b3a430;
T_3 ;
    %wait E_0x1b00e80;
    %wait E_0x1ae99f0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1b3ab10_0, 0;
    %wait E_0x1ae99f0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x1b3ab10_0, 0;
    %wait E_0x1ae99f0;
    %pushi/vec4 57461, 0, 16;
    %assign/vec4 v0x1b3ab10_0, 0;
    %wait E_0x1ae99f0;
    %pushi/vec4 57451, 0, 16;
    %assign/vec4 v0x1b3ab10_0, 0;
    %wait E_0x1ae99f0;
    %pushi/vec4 57452, 0, 16;
    %assign/vec4 v0x1b3ab10_0, 0;
    %wait E_0x1ae99f0;
    %pushi/vec4 57458, 0, 16;
    %assign/vec4 v0x1b3ab10_0, 0;
    %wait E_0x1ae99f0;
    %pushi/vec4 57460, 0, 16;
    %assign/vec4 v0x1b3ab10_0, 0;
    %wait E_0x1ae99f0;
    %pushi/vec4 57462, 0, 16;
    %assign/vec4 v0x1b3ab10_0, 0;
    %wait E_0x1ae99f0;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x1b3ab10_0, 0;
    %wait E_0x1b00e80;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b3a8f0;
    %join;
    %pushi/vec4 30000, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b002d0;
    %vpi_func 3 60 "$urandom" 32 {0 0 0};
    %pad/u 16;
    %assign/vec4 v0x1b3ab10_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 62 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b075d0;
T_4 ;
    %wait E_0x1b00bc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x1af11b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1af0b70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1af0e90_0, 0, 1;
    %store/vec4 v0x1af17f0_0, 0, 1;
    %load/vec4 v0x1af14d0_0;
    %dup/vec4;
    %pushi/vec4 57451, 0, 16;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 57458, 0, 16;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 57460, 0, 16;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 57461, 0, 16;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1af0e90_0, 0, 1;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1af0b70_0, 0, 1;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1af11b0_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1af17f0_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1b3adb0;
T_5 ;
    %wait E_0x1b00bc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b3b130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b3b070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b3b1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b3b3d0_0, 0, 1;
    %load/vec4 v0x1b3b2c0_0;
    %cmpi/e 57451, 0, 16;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b3b130_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1b3b2c0_0;
    %cmpi/e 57458, 0, 16;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b3b070_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x1b3b2c0_0;
    %cmpi/e 57460, 0, 16;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b3b1f0_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x1b3b2c0_0;
    %cmpi/e 57461, 0, 16;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b3b3d0_0, 0, 1;
T_5.6 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1b02630;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b3bd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b3c450_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1b02630;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b3bd30_0;
    %inv;
    %store/vec4 v0x1b3bd30_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1b02630;
T_8 ;
    %vpi_call/w 3 106 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 107 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1af1e30_0, v0x1b3c590_0, v0x1b3c310_0, v0x1b3c0a0_0, v0x1b3bfd0_0, v0x1b3be70_0, v0x1b3bdd0_0, v0x1b3c240_0, v0x1b3c170_0, v0x1b3c700_0, v0x1b3c630_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1b02630;
T_9 ;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 143 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 144 "$display", "Hint: Output '%s' has no mismatches.", "left" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 145 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "down", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 146 "$display", "Hint: Output '%s' has no mismatches.", "down" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 147 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 3 148 "$display", "Hint: Output '%s' has no mismatches.", "right" {0 0 0};
T_9.5 ;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 149 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "up", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.7;
T_9.6 ;
    %vpi_call/w 3 150 "$display", "Hint: Output '%s' has no mismatches.", "up" {0 0 0};
T_9.7 ;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 152 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 153 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 154 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1b02630;
T_10 ;
    %wait E_0x1b002d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b3c3b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b3c3b0_0, 4, 32;
    %load/vec4 v0x1b3c4f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 165 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b3c3b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b3c3b0_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b3c3b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1b3c0a0_0;
    %load/vec4 v0x1b3c0a0_0;
    %load/vec4 v0x1b3bfd0_0;
    %xor;
    %load/vec4 v0x1b3c0a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 169 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b3c3b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b3c3b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1b3be70_0;
    %load/vec4 v0x1b3be70_0;
    %load/vec4 v0x1b3bdd0_0;
    %xor;
    %load/vec4 v0x1b3be70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 172 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b3c3b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b3c3b0_0, 4, 32;
T_10.8 ;
    %load/vec4 v0x1b3c240_0;
    %load/vec4 v0x1b3c240_0;
    %load/vec4 v0x1b3c170_0;
    %xor;
    %load/vec4 v0x1b3c240_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.12, 6;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_func 3 175 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b3c3b0_0, 4, 32;
T_10.14 ;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b3c3b0_0, 4, 32;
T_10.12 ;
    %load/vec4 v0x1b3c700_0;
    %load/vec4 v0x1b3c700_0;
    %load/vec4 v0x1b3c630_0;
    %xor;
    %load/vec4 v0x1b3c700_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.16, 6;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.18, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b3c3b0_0, 4, 32;
T_10.18 ;
    %load/vec4 v0x1b3c3b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b3c3b0_0, 4, 32;
T_10.16 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/always_nolatches/always_nolatches_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/machine/always_nolatches/iter0/response12/top_module.sv";
