{
    "spec": "Module name: v6_data_gen. Module specification: This module is a data generator for memory interface testing, capable of producing various data patterns including address-based, PRBS (Pseudo-Random Binary Sequence), walking 1's/0's, neighbor, and fixed patterns. It supports different data widths and burst lengths. The module takes inputs such as clock (clk_i), reset (rst_i), PRBS seed (prbs_fseed_i), data mode (data_mode_i), address (addr_i), and control signals. It outputs generated data (data_o) based on the selected mode. Internally, it uses signals like prbs_data for PRBS generation, acounts for address-based patterns, and w1data for walking 1's/0's patterns. The module is divided into sections for different pattern generations, including PRBS, address-based, walking 1's",
    "gpt-message": [
        {
            "role": "system",
            "content": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
        },
        {
            "role": "user",
            "content": "Name of the module and its functionality is as follows: \nModule name: v6_data_gen\n\nExplanation: This module appears to be a data generator for memory interface testing. It can produce various data patterns including address-based, PRBS (Pseudo-Random Binary Sequence), walking 1's/0's, neighbor, and fixed patterns. The module supports different data widths and burst lengths. It takes inputs like clock, reset, address, and control signals, and outputs generated data patterns. The specific pattern generated depends on configuration parameters and input signals. The module includes logic for handling different DQ pin counts and implements complex pattern generation algorithms, particularly for walking 1's/0's patterns across various data widths."
        },
        {
            "role": "user",
            "content": "Input and output ports and their explanation is as follows: \nBased on the provided Verilog code, here are the input and output ports of the v6_data_gen module:\n\nInput ports:\nclk_i, rst_i, prbs_fseed_i, data_mode_i, data_rdy_i, cmd_startA, cmd_startB, cmd_startC, cmd_startD, cmd_startE, m_addr_i, fixed_data_i, addr_i, user_burst_cnt, fifo_rdy_i\n\nExplanation:\n- clk_i: Clock input\n- rst_i: Reset input\n- prbs_fseed_i: PRBS (Pseudo-Random Binary Sequence) seed input\n- data_mode_i: Selects the data generation mode\n- data_rdy_i: Data ready input signal\n- cmd_startA/B/C/D/E: Command start signals for different operations\n- m_addr_i: Memory address input\n- fixed_data_i: Fixed data input for certain modes\n- addr_i: Address input\n- user_burst_cnt: User-defined burst count\n- fifo_rdy_i: FIFO ready input signal\n\nOutput ports:\ndata_o\n\nExplanation:\n- data_o: Generated data output, width depends on NUM_DQ_PINS parameter\n\nThis module generates various data patterns for memory interface testing based on the selected mode and input signals."
        },
        {
            "role": "user",
            "content": "Internal signals and their explanation is as follows: \nBased on the provided Verilog code, here are the internal signals and their explanations:\n\nInternal signals: prbs_data, acounts, adata, hdata, hdata_c, ndata, w1data, w1trash, w0data, data, burst_count_reached2, data_valid, walk_cnt, user_address, sel_w1gen_logic, ZEROS, ONES, BLANK, SHIFT_0 to SHIFT_7, sel_victimline_r, data_clk_en, full_prbs_data, h_prbsdata.\n\nExplanation:\n- prbs_data: Stores the generated PRBS data\n- acounts: Counter for address-based pattern generation\n- adata: Address-based data pattern\n- hdata: Hammer pattern data\n- ndata: Neighbor pattern data\n- w1data: Walking 1's pattern data\n- w0data: Walking 0's pattern data\n- data: Final output data\n- sel_w1gen_logic: Selects walking 1's/0's generation logic\n- ZEROS, ONES: Constant signals for all 0's and all 1's\n- BLANK, SHIFT_0 to SHIFT_7: Shift registers for pattern generation\n- sel_victimline_r: Selects victim line for certain patterns\n- data_clk_en: Data clock enable signal\n- full_prbs_data: Expanded PRBS data to match full data width\n- h_prbsdata: Hammer pattern combined with PRBS data\n\nThese internal signals are used for various data pattern generation algorithms, control logic, and intermediate data storage within the module."
        },
        {
            "role": "user",
            "content": "Original Verilog code is as follows: \n```verilog\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n`timescale 1ps/1ps\n`ifndef TCQ\n `define TCQ 100\n`endif\n\nmodule v6_data_gen #\n \n(  parameter TCQ        = 100,\n   parameter EYE_TEST   = \"FALSE\",\n   parameter ADDR_WIDTH = 32,\n   parameter MEM_BURST_LEN = 8,\n   parameter BL_WIDTH = 6,\n   parameter DWIDTH = 32,\n   parameter DATA_PATTERN = \"DGEN_ALL\", \n   parameter NUM_DQ_PINS   = 8,\n   parameter COLUMN_WIDTH = 10,\n   parameter SEL_VICTIM_LINE = 3  \n\n\n  \n   \n )\n (\n   input   clk_i,                 \n   input   rst_i, \n   input [31:0] prbs_fseed_i,\n   \n   input [3:0]  data_mode_i,   \n   input        data_rdy_i,\n   input   cmd_startA,  \n   input   cmd_startB,         \n   input   cmd_startC,         \n   input   cmd_startD,         \n   input   cmd_startE, \n   \n   input [ADDR_WIDTH-1:0]  m_addr_i,          \n   input [DWIDTH-1:0]     fixed_data_i,    \n   \n   input [ADDR_WIDTH-1:0]  addr_i,          \n   input [6:0]    user_burst_cnt,   \n   \n   input   fifo_rdy_i,           \n                                 \n                                 \n   output  [NUM_DQ_PINS*4-1:0] data_o   \n);  \n\nwire [31:0]       prbs_data; \nreg [35:0] acounts;\n\nwire [NUM_DQ_PINS*4-1:0]        adata; \nreg [NUM_DQ_PINS*4-1:0]        hdata; \nreg [NUM_DQ_PINS*4-1:0]        hdata_c; \n\nreg [NUM_DQ_PINS*4-1:0]        ndata; \nreg [NUM_DQ_PINS*4-1:0]  w1data; \nreg [NUM_DQ_PINS*4-1:0]  w1trash; \n\nreg [NUM_DQ_PINS*4-1:0]        w0data; \nreg [NUM_DQ_PINS*4-1:0] data;\n\n\nreg burst_count_reached2;\n\nreg               data_valid;\nreg [2:0] walk_cnt;\nreg [ADDR_WIDTH-1:0] user_address;\nreg sel_w1gen_logic;\nwire [4*NUM_DQ_PINS -1 :0] ZEROS;\nwire [4*NUM_DQ_PINS -1 :0] ONES;\nreg [7:0] BLANK;\n\nreg [7:0] SHIFT_0;\nreg [7:0] SHIFT_1;\nreg [7:0] SHIFT_2;\nreg [7:0] SHIFT_3;\nreg [7:0] SHIFT_4;\nreg [7:0] SHIFT_5;\nreg [7:0] SHIFT_6;\nreg [7:0] SHIFT_7;\nreg [4*NUM_DQ_PINS -1 :0] sel_victimline_r;\nwire data_clk_en;\nwire [NUM_DQ_PINS*4-1:0] full_prbs_data;\nreg [NUM_DQ_PINS*4-1:0] h_prbsdata;\n\n\nassign ZEROS = 'b0;\nassign ONES = 'b1;\n\n\ninteger i,j,k;\nreg [BL_WIDTH-1:0] user_bl;\n\n\n\nlocalparam BRAM_DATAL_MODE       =    4'b0000;\nlocalparam FIXED_DATA_MODE       =    4'b0001;\nlocalparam ADDR_DATA_MODE        =    4'b0010;                                     \nlocalparam HAMMER_DATA_MODE      =    4'b0011;\nlocalparam NEIGHBOR_DATA_MODE    =    4'b0100;\nlocalparam WALKING1_DATA_MODE    =    4'b0101;\nlocalparam WALKING0_DATA_MODE    =    4'b0110;\nlocalparam PRBS_DATA_MODE        =    4'b0111;\n\nassign data_o = data;\n\n\nassign full_prbs_data = {DWIDTH/32{prbs_data}};\n\nreg [3:0] data_mode_rr_a;\nreg [3:0] data_mode_rr_b;\nreg [3:0] data_mode_rr_c;\n\nalways @ (posedge clk_i)\nbegin\n  data_mode_rr_a <= #TCQ data_mode_i;\n  data_mode_rr_b <= #TCQ data_mode_i;\n  data_mode_rr_c <= #TCQ data_mode_i;\n \nend  \n\n\nalways @ (data_mode_i,rst_i) begin\n  if (data_mode_i == 3'b101 || data_mode_i == 3'b100  || rst_i) begin \n    BLANK   = 8'h00;\n    SHIFT_0 = 8'h01;\n    SHIFT_1 = 8'h02;    \n    SHIFT_2 = 8'h04;    \n    SHIFT_3 = 8'h08;    \n    SHIFT_4 = 8'h10;    \n    SHIFT_5 = 8'h20;    \n    SHIFT_6 = 8'h40;    \n    SHIFT_7 = 8'h80;    \n    \n    end\n    else  begin  \n    BLANK   = 8'hff;\n    SHIFT_0 = 8'hfe;\n    SHIFT_1 = 8'hfd;    \n    SHIFT_2 = 8'hfb;    \n    SHIFT_3 = 8'hf7;    \n    SHIFT_4 = 8'hef;    \n    SHIFT_5 = 8'hdf;    \n    SHIFT_6 = 8'hbf;    \n    SHIFT_7 = 8'h7f;    \n    end\n\nend\n\n\nalways @ (data_mode_rr_a,fixed_data_i,h_prbsdata,adata,hdata,ndata,w1data,full_prbs_data)\nbegin\n   case(data_mode_rr_a)\n         4'b0000: data = h_prbsdata;\n         4'b0001: data = fixed_data_i;   \n         4'b0010: data = adata;   \n         4'b0011: data = hdata;   \n         4'b0100: data = ndata;   \n         4'b0101: data = w1data;    \n         4'b0110: data = w1data;  \n         4'b0111: data = full_prbs_data;\n         default : data = 'b0;\n   endcase\nend\n\n\n\n\n\nfunction [4*NUM_DQ_PINS-1:0] Data_Gen (input integer i );\n integer j;\n  begin\n    j = i/2;\n    Data_Gen = {4*NUM_DQ_PINS{1'b0}};\n        if(i %2) begin\n             Data_Gen[(0*NUM_DQ_PINS+j*8)+:8] = 8'b00010000;\n             Data_Gen[(1*NUM_DQ_PINS+j*8)+:8] = 8'b00100000;\n             Data_Gen[(2*NUM_DQ_PINS+j*8)+:8] = 8'b01000000;\n             Data_Gen[(3*NUM_DQ_PINS+j*8)+:8] = 8'b10000000;\n             \n        end else begin\n            Data_Gen[(0*NUM_DQ_PINS+j*8)+:8] = 8'b00000001;\n            Data_Gen[(1*NUM_DQ_PINS+j*8)+:8] = 8'b00000010;\n            Data_Gen[(2*NUM_DQ_PINS+j*8)+:8] = 8'b00000100;\n            Data_Gen[(3*NUM_DQ_PINS+j*8)+:8] = 8'b00001000;\n          \n        end\n       \n    \n  end\nendfunction\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nfunction [4*NUM_DQ_PINS-1:0] Data_GenW0 (input integer i);\n integer j;\n  begin\n    j = i/2;\n    Data_GenW0 = {4*NUM_DQ_PINS{1'b1}};\n    \n        if(i %2) begin\n             Data_GenW0[(0*NUM_DQ_PINS+j*8)+:8] = 8'b11101111;\n             Data_GenW0[(1*NUM_DQ_PINS+j*8)+:8] = 8'b11011111;\n             Data_GenW0[(2*NUM_DQ_PINS+j*8)+:8] = 8'b10111111;\n             Data_GenW0[(3*NUM_DQ_PINS+j*8)+:8] = 8'b01111111;\n             \n        end else begin\n            Data_GenW0[(0*NUM_DQ_PINS+j*8)+:8] = 8'b11111110;\n            Data_GenW0[(1*NUM_DQ_PINS+j*8)+:8] = 8'b11111101;\n            Data_GenW0[(2*NUM_DQ_PINS+j*8)+:8] = 8'b11111011;\n            Data_GenW0[(3*NUM_DQ_PINS+j*8)+:8] = 8'b11110111;\n          \n        end\n        \n    \n  end\nendfunction\nalways @ (posedge clk_i) begin\n if (data_mode_rr_c[2:0] == 3'b101  || data_mode_rr_c[2:0] == 3'b100 || data_mode_rr_c[2:0] == 3'b110)   \n     sel_w1gen_logic <= #TCQ 1'b1;\n else\n     sel_w1gen_logic <= #TCQ 1'b0;\nend\n   \n\ngenerate\nif (NUM_DQ_PINS == 8 && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\"  || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_8_PATTERN\n\nalways @ (posedge clk_i)\nbegin\nif( (fifo_rdy_i ) || cmd_startC )\n\n  \n if (cmd_startC ) \n    begin\n    if (sel_w1gen_logic) begin  \n\n \n\n            \n             case (addr_i[3])\n           \n                 0: begin \n                    if (data_mode_i == 4'b0101)\n                    w1data <= #TCQ Data_Gen(0);\n                    else\n                    w1data <= #TCQ Data_GenW0(0);\n                    \n                    end\n                 1:  begin \n                    if (data_mode_i == 4'b0101)\n                    w1data <= #TCQ Data_Gen(1);\n                    else\n                    w1data <= #TCQ Data_GenW0(1);\n                    end\n                 default :begin\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n                    end\n                    \n             endcase         \n\n     end \n     \n   end \n   else if( MEM_BURST_LEN == 8)  begin\n\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n\n\n               end           \n             \n  end  \nend \nendgenerate  \n\n\n\ngenerate\nif (NUM_DQ_PINS == 16 && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_16_PATTERN\n\nalways @ (posedge clk_i)   \nbegin     \nif( (fifo_rdy_i ) || cmd_startC )\n\n  \n if (cmd_startC )  \n    begin\n    if (sel_w1gen_logic) begin  \n             case (addr_i[4:3])\n\n                 0: begin \n                    \n                    if (data_mode_i == 4'b0101)\n                    w1data <= #TCQ Data_Gen(0);\n                    else\n                    w1data <= #TCQ Data_GenW0(0);\n\n                    \n                    end\n                 1:  begin \n                    if (data_mode_i == 4'b0101)\n                    w1data <= #TCQ Data_Gen(1);\n                    else\n                    w1data <= #TCQ Data_GenW0(1);\n\n\n                    end\n                  2: begin \n                    if (data_mode_i == 4'b0101)\n                    w1data <= #TCQ Data_Gen(2);\n                    else\n                    w1data <= #TCQ Data_GenW0(2);\n                    \n\n                    end\n             \n                 3:  begin \n                    if (data_mode_i == 4'b0101)\n                    w1data <= #TCQ Data_Gen(3);\n                    else\n                    w1data <= #TCQ Data_GenW0(3);\n\n                    \n                    end\n             \n             \n                   default :begin\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n                    end\n                    \n             endcase         \n \n     end \n     \n   end \n   else if( MEM_BURST_LEN == 8) begin\n\n\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n\n\n\n               end           \n             \n  end  \nend   \nendgenerate \n\n\n\n\n\n  generate\n    if ((NUM_DQ_PINS == 24 ) && (DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_NEIGHBOR\"\n                                || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_24_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n               case (addr_i[7:3])\n\n                \n                 0, 6, 12,\n                 18, 24, 30 :\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n             \n                 1, 7, 13,\n                 19, 25, 31 : \n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                 2,8,14,20,26         : \n\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n                             \n\n                             \n                 3,9,15,21,27         :\n                                 if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                                 else\n                                  w1data <=#TCQ  Data_GenW0(3);\n\n                4, 10,\n                16, 22, 28 : \n                           if (data_mode_i == 4'b0101)\n                               w1data <= #TCQ  Data_Gen(4);\n                           else\n                               w1data <= #TCQ Data_GenW0(4);\n                 5, 11,\n                 17, 23, 29 : \n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n              \n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n    \n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n  generate\n    if (NUM_DQ_PINS == 32 && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_32_PATTERN\n      always @ (posedge clk_i) begin\n         if( (fifo_rdy_i ) || cmd_startC )\n           if (cmd_startC ) begin\n             if (sel_w1gen_logic) begin\n               case (addr_i[6:4])\n                 0: \n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                 1:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                 2:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                 3:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n\n                 4:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n\n                 6:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n                 7:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n\n           endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n\n  generate\n    if ((NUM_DQ_PINS == 40 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_40_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n               case (addr_i[7:4])\n\n                 0, 10:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                 1, 11:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                 2, 12:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                 3, 13:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n\n                 4, 14:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5, 15:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n\n                 6:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n                 7:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n\n                 8:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(8);\n                              else\n                                  w1data <= #TCQ Data_GenW0(8);\n\n                 9:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(9);\n                              else\n                                  w1data <= #TCQ Data_GenW0(9);\n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n\n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n  generate\n    if ((NUM_DQ_PINS == 48 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_48_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n               case (addr_i[7:4])\n\n                 0, 12:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                 1, 13:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                 2, 14:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                 3, 15:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n\n                 4:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n\n                 6:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n                 7:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n                  \n                 8:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(8);\n                              else\n                                  w1data <= #TCQ Data_GenW0(8);\n           \n                 9:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(9);\n                              else\n                                  w1data <= #TCQ Data_GenW0(9);\n\n                 10:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(10);\n                              else\n                                  w1data <= #TCQ Data_GenW0(10);\n\n                 11:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(11);\n                              else\n                                  w1data <= #TCQ Data_GenW0(11);\n                 \n                 \n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n              \n                 \n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n\n  generate\n    if ((NUM_DQ_PINS == 56 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_56_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n               case (addr_i[8:5])\n                 0, 14:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n                 \n\n                 1, 15:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n                 \n\n                 2:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n                 \n\n                 3:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n                 \n\n                 4:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n                 \n\n                 5:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n                 \n\n                 6:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n                 \n\n                 7:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n                 \n\n                 8:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(8);\n                              else\n                                  w1data <= #TCQ Data_GenW0(8);\n                 \n\n                 9:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(9);\n                              else\n                                  w1data <= #TCQ Data_GenW0(9);\n                 \n\n                 10:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(10);\n                              else\n                                  w1data <= #TCQ Data_GenW0(10);\n                 \n\n                 11:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(11);\n                              else\n                                  w1data <= #TCQ Data_GenW0(11);\n                 \n\n                 12:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(12);\n                              else\n                                  w1data <= #TCQ Data_GenW0(12);\n                 \n\n                 13:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(13);\n                              else\n                                  w1data <= #TCQ Data_GenW0(13);\n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n                 \n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n  generate\n    if ((NUM_DQ_PINS == 64 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_64_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n             if (sel_w1gen_logic) begin\n               case (addr_i[8:5])\n\n                 0:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                 1:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                 2:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                 3:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n\n                 4:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n\n                 6:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n                 7:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n\n                 8:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(8);\n                              else\n                                  w1data <= #TCQ Data_GenW0(8);\n\n                 9:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(9);\n                              else\n                                  w1data <= #TCQ Data_GenW0(9);\n\n                 10:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(10);\n                              else\n                                  w1data <= #TCQ Data_GenW0(10);\n\n                 11:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(11);\n                              else\n                                  w1data <= #TCQ Data_GenW0(11);\n\n                 12:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(12);\n                              else\n                                  w1data <= #TCQ Data_GenW0(12);\n\n                 13:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(13);\n                              else\n                                  w1data <= #TCQ Data_GenW0(13);\n\n                 14:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(14);\n                              else\n                                  w1data <= #TCQ Data_GenW0(14);\n\n                 15:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(15);\n                              else\n                                  w1data <= #TCQ Data_GenW0(15);\n                 \n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n                                  \n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n  generate\n    if ((NUM_DQ_PINS == 72 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_72_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n              case (addr_i[9:5])\n\n                 0, 18:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                 1, 19:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                 2, 20:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                 3, 21:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n\n                 4, 22:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5, 23:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n\n                 6, 24:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n                 7, 25:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n\n                8, 26:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(8);\n                              else\n                                  w1data <= #TCQ Data_GenW0(8);\n\n                 9, 27:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(9);\n                              else\n                                  w1data <= #TCQ Data_GenW0(9);\n\n                 10, 28:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(10);\n                              else\n                                  w1data <= #TCQ Data_GenW0(10);\n\n                 11, 29:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(11);\n                              else\n                                  w1data <= #TCQ Data_GenW0(11);\n\n                 12, 30:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(12);\n                              else\n                                  w1data <= #TCQ Data_GenW0(12);\n\n                 13, 31:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(13);\n                              else\n                                  w1data <= #TCQ Data_GenW0(13);\n\n                 14:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(14);\n                              else\n                                  w1data <= #TCQ Data_GenW0(14);\n\n                 15:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(15);\n                              else\n                                  w1data <= #TCQ Data_GenW0(15);\n\n                 16:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(16);\n                              else\n                                  w1data <= #TCQ Data_GenW0(16);\n\n                 17:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(17);\n                              else\n                                  w1data <= #TCQ Data_GenW0(17);\n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n\n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n  generate\n    if ((NUM_DQ_PINS == 80 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_80_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n              case (addr_i[9:5])\n                 0, 20:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                 1, 21:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                 2, 22:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                 3, 23:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n\n                 4, 24:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5, 25:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n\n                 6, 26:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n                 7, 27:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n\n                 8, 28:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(8);\n                              else\n                                  w1data <= #TCQ Data_GenW0(8);\n\n                 9, 29:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(9);\n                              else\n                                  w1data <= #TCQ Data_GenW0(9);\n\n                 10, 30:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(10);\n                              else\n                                  w1data <= #TCQ Data_GenW0(10);\n\n                 11, 31:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(11);\n                              else\n                                  w1data <= #TCQ Data_GenW0(11);\n\n                 12:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(12);\n                              else\n                                  w1data <= #TCQ Data_GenW0(12);\n\n                 13:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(13);\n                              else\n                                  w1data <= #TCQ Data_GenW0(13);\n\n                 14:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(14);\n                              else\n                                  w1data <= #TCQ Data_GenW0(14);\n\n                 15:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(15);\n                              else\n                                  w1data <= #TCQ Data_GenW0(15);\n\n                 16:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(16);\n                              else\n                                  w1data <= #TCQ Data_GenW0(16);\n\n                 17:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(17);\n                              else\n                                  w1data <= #TCQ Data_GenW0(17);\n\n                  18:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(18);\n                              else\n                                  w1data <= #TCQ Data_GenW0(18);\n\n                 19:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(19);\n                              else\n                                  w1data <= #TCQ Data_GenW0(19);\n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n\n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n\n  generate\n    if ((NUM_DQ_PINS == 88 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_88_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n              case (addr_i[9:5])\n\n                 0, 22:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                 1, 23:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                 2, 24:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                 3, 25:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n\n                 4, 26:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5, 27:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n\n                 6, 28:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n                 7, 29:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n\n                 8, 30:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(8);\n                              else\n                                  w1data <= #TCQ Data_GenW0(8);\n\n                 9, 31:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(9);\n                              else\n                                  w1data <= #TCQ Data_GenW0(9);\n\n                 10:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(10);\n                              else\n                                  w1data <= #TCQ Data_GenW0(10);\n\n                 11:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(11);\n                              else\n                                  w1data <= #TCQ Data_GenW0(11);\n\n                 12:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(12);\n                              else\n                                  w1data <= #TCQ Data_GenW0(12);\n\n                 13:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(13);\n                              else\n                                  w1data <= #TCQ Data_GenW0(13);\n\n                 14:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(14);\n                              else\n                                  w1data <= #TCQ Data_GenW0(14);\n\n                 15:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(15);\n                              else\n                                  w1data <= #TCQ Data_GenW0(15);\n\n                 16:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(16);\n                              else\n                                  w1data <= #TCQ Data_GenW0(16);\n\n                 17:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(17);\n                              else\n                                  w1data <= #TCQ Data_GenW0(17);\n\n                 18:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(18);\n                              else\n                                  w1data <= #TCQ Data_GenW0(18);\n\n                 19:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(19);\n                              else\n                                  w1data <= #TCQ Data_GenW0(19);\n\n                 20:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(20);\n                              else\n                                  w1data <= #TCQ Data_GenW0(20);\n\n                 21:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(21);\n                              else\n                                  w1data <= #TCQ Data_GenW0(21);\n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n                                  \n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n  generate\n    if ((NUM_DQ_PINS == 96 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_96_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n               case (addr_i[9:5])\n\n                 0, 24:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                 1, 25:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                  2, 26:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                 3, 27:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n\n                 4, 28:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5, 29:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n\n                 6, 30:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n                 7, 31:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n\n                 8:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(8);\n                              else\n                                  w1data <= #TCQ Data_GenW0(8);\n\n                 9:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(9);\n                              else\n                                  w1data <= #TCQ Data_GenW0(9);\n\n                 10:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(10);\n                              else\n                                  w1data <= #TCQ Data_GenW0(10);\n\n                 11:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(11);\n                              else\n                                  w1data <= #TCQ Data_GenW0(11);\n\n                 12:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(12);\n                              else\n                                  w1data <= #TCQ Data_GenW0(12);\n\n                 13:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(13);\n                              else\n                                  w1data <= #TCQ Data_GenW0(13);\n\n                 14:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(14);\n                              else\n                                  w1data <= #TCQ Data_GenW0(14);\n\n                 15:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(15);\n                              else\n                                  w1data <= #TCQ Data_GenW0(15);\n\n                 16:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(16);\n                              else\n                                  w1data <= #TCQ Data_GenW0(16);\n\n                 17:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(17);\n                              else\n                                  w1data <= #TCQ Data_GenW0(17);\n\n                 18:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(18);\n                              else\n                                  w1data <= #TCQ Data_GenW0(18);\n\n                 19:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(19);\n                              else\n                                  w1data <= #TCQ Data_GenW0(19);\n\n                 20:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(20);\n                              else\n                                  w1data <= #TCQ Data_GenW0(20);\n\n                 21:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(21);\n                              else\n                                  w1data <= #TCQ Data_GenW0(21);\n\n                 22:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(22);\n                              else\n                                  w1data <= #TCQ Data_GenW0(22);\n\n                 23:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(23);\n                              else\n                                  w1data <= #TCQ Data_GenW0(23);\n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n\n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n  generate\n    if ((NUM_DQ_PINS == 104 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_104_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n               case (addr_i[9:5])\n                 0, 26:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                 1, 27:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                  2, 28:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                 3, 29:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n\n                 4, 30:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5, 31:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n                 6 :\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n                 7:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n\n                  8:  \n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(8);\n                               else\n                                   w1data <= #TCQ Data_GenW0(8);\n\n                  9:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(9);\n                               else\n                                   w1data <= #TCQ Data_GenW0(9);\n\n                  10:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(10);\n                               else\n                                   w1data <= #TCQ Data_GenW0(10);\n\n                  11:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(11);\n                               else\n                                   w1data <= #TCQ Data_GenW0(11);\n\n                  12:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(12);\n                               else\n                                   w1data <= #TCQ Data_GenW0(12);\n\n                  13:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(13);\n                               else\n                                   w1data <= #TCQ Data_GenW0(13);\n\n                  14:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(14);\n                               else\n                                   w1data <= #TCQ Data_GenW0(14);\n\n                  15:\n                                  if (data_mode_i == 4'b0101)\n                                      w1data <= #TCQ Data_Gen(15);\n                                  else\n                                      w1data <= #TCQ Data_GenW0(15);\n\n                    16:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(16);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(16);\n\n                    17:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(17);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(17);\n\n                    18:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(18);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(18);\n\n                    19:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(19);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(19);\n\n                    20:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(20);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(20);\n\n                    21:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(21);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(21);\n\n                    22:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(22);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(22);\n\n                    23:\n                                  if (data_mode_i == 4'b0101)\n                                      w1data <= #TCQ Data_Gen(23);\n                                  else\n                                      w1data <= #TCQ Data_GenW0(23);\n\n                    24:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(24);\n                              else\n                                  w1data <= #TCQ Data_GenW0(24);\n\n                    25:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(25);\n                              else\n                                  w1data <= #TCQ Data_GenW0(25);\n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;                  \n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n  generate\n    if((NUM_DQ_PINS == 112 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_112_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n               case (addr_i[9:5])\n                 0, 28:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                 1, 29:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                 2, 30:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                 3, 31:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n\n                 4:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n\n\n\n                 6 :\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n                 7:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n\n                  8:  \n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(8);\n                               else\n                                   w1data <= #TCQ Data_GenW0(8);\n\n                  9:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(9);\n                               else\n                                   w1data <= #TCQ Data_GenW0(9);\n\n                  10:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(10);\n                               else\n                                   w1data <= #TCQ Data_GenW0(10);\n\n                  11:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(11);\n                               else\n                                   w1data <= #TCQ Data_GenW0(11);\n\n                  12:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(12);\n                               else\n                                   w1data <= #TCQ Data_GenW0(12);\n\n                  13:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(13);\n                               else\n                                   w1data <= #TCQ Data_GenW0(13);\n\n                  14:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(14);\n                               else\n                                   w1data <= #TCQ Data_GenW0(14);\n\n                  15:\n                                  if (data_mode_i == 4'b0101)\n                                      w1data <= #TCQ Data_Gen(15);\n                                  else\n                                      w1data <= #TCQ Data_GenW0(15);\n\n                    16:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(16);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(16);\n\n                    17:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(17);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(17);\n\n                    18:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(18);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(18);\n\n                    19:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(19);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(19);\n\n                    20:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(20);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(20);\n\n                    21:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(21);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(21);\n\n                    22:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(22);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(22);\n\n                    23:\n                                  if (data_mode_i == 4'b0101)\n                                      w1data <= #TCQ Data_Gen(23);\n                                  else\n                                      w1data <= #TCQ Data_GenW0(23);\n\n                    24:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(24);\n                              else\n                                  w1data <= #TCQ Data_GenW0(24);\n\n                    25:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(25);\n                              else\n                                  w1data <= #TCQ Data_GenW0(25);\n\n                 \n                    26:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(26);\n                              else\n                                  w1data <= #TCQ Data_GenW0(26);\n\n                    27:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(27);\n                              else\n                                  w1data <= #TCQ Data_GenW0(27);\n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n\n\n  generate\n    if ((NUM_DQ_PINS == 120 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_120_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n               case (addr_i[9:5])\n                  0, 30:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                  1, 31:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                  2:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                  3:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n                 4:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n                 6 :\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n                 7:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n                  8:  \n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(8);\n                               else\n                                   w1data <= #TCQ Data_GenW0(8);\n\n                  9:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(9);\n                               else\n                                   w1data <= #TCQ Data_GenW0(9);\n\n                  10:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(10);\n                               else\n                                   w1data <= #TCQ Data_GenW0(10);\n\n                  11:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(11);\n                               else\n                                   w1data <= #TCQ Data_GenW0(11);\n\n                  12:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(12);\n                               else\n                                   w1data <= #TCQ Data_GenW0(12);\n\n                  13:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(13);\n                               else\n                                   w1data <= #TCQ Data_GenW0(13);\n\n                  14:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(14);\n                               else\n                                   w1data <= #TCQ Data_GenW0(14);\n\n                  15:\n                                  if (data_mode_i == 4'b0101)\n                                      w1data <= #TCQ Data_Gen(15);\n                                  else\n                                      w1data <= #TCQ Data_GenW0(15);\n\n                    16:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(16);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(16);\n\n                    17:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(17);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(17);\n\n                    18:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(18);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(18);\n\n                    19:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(19);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(19);\n\n                    20:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(20);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(20);\n\n                    21:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(21);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(21);\n\n                    22:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(22);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(22);\n\n                    23:\n                                  if (data_mode_i == 4'b0101)\n                                      w1data <= #TCQ Data_Gen(23);\n                                  else\n                                      w1data <= #TCQ Data_GenW0(23);\n\n                    24:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(24);\n                              else\n                                  w1data <= #TCQ Data_GenW0(24);\n\n                    25:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(25);\n                              else\n                                  w1data <= #TCQ Data_GenW0(25);\n\n                 \n                    26:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(26);\n                              else\n                                  w1data <= #TCQ Data_GenW0(26);\n\n                    27:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(27);\n                              else\n                                  w1data <= #TCQ Data_GenW0(27);\n\n\n                    28:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(28);\n                              else\n                                  w1data <= #TCQ Data_GenW0(28);\n  \n                    29:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(29);\n                              else\n                                  w1data <= #TCQ Data_GenW0(29);\n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n              endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n  generate\n    if ((NUM_DQ_PINS == 128 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_128_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n             if (sel_w1gen_logic) begin\n               case (addr_i[10:6])\n\n                 0:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                 1:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                  2:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                  3:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n                 4:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n\n                 6 :\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n                 7:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n\n                  8:  \n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(8);\n                               else\n                                   w1data <= #TCQ Data_GenW0(8);\n\n                  9:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(9);\n                               else\n                                   w1data <= #TCQ Data_GenW0(9);\n\n                  10:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(10);\n                               else\n                                   w1data <= #TCQ Data_GenW0(10);\n\n                  11:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(11);\n                               else\n                                   w1data <= #TCQ Data_GenW0(11);\n\n                  12:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(12);\n                               else\n                                   w1data <= #TCQ Data_GenW0(12);\n\n                  13:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(13);\n                               else\n                                   w1data <= #TCQ Data_GenW0(13);\n\n                  14:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(14);\n                               else\n                                   w1data <= #TCQ Data_GenW0(14);\n\n                  15:\n                                  if (data_mode_i == 4'b0101)\n                                      w1data <= #TCQ Data_Gen(15);\n                                  else\n                                      w1data <= #TCQ Data_GenW0(15);\n\n                    16:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(16);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(16);\n\n                    17:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(17);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(17);\n\n                    18:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(18);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(18);\n\n                    19:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(19);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(19);\n\n                    20:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(20);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(20);\n\n                    21:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(21);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(21);\n\n                    22:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(22);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(22);\n\n                    23:\n                                  if (data_mode_i == 4'b0101)\n                                      w1data <= #TCQ Data_Gen(23);\n                                  else\n                                      w1data <= #TCQ Data_GenW0(23);\n\n                    24:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(24);\n                              else\n                                  w1data <= #TCQ Data_GenW0(24);\n\n                    25:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(25);\n                              else\n                                  w1data <= #TCQ Data_GenW0(25);\n\n                 \n                    26:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(26);\n                              else\n                                  w1data <= #TCQ Data_GenW0(26);\n\n                    27:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(27);\n                              else\n                                  w1data <= #TCQ Data_GenW0(27);\n\n\n                    28:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(28);\n                              else\n                                  w1data <= #TCQ Data_GenW0(28);\n  \n                    29:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(29);\n                              else\n                                  w1data <= #TCQ Data_GenW0(29);\n\n                    30:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(30);\n                              else\n                                  w1data <= #TCQ Data_GenW0(30);\n\n                    31:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(31);\n                              else\n                                  w1data <= #TCQ Data_GenW0(31);\n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n  generate\n    if ((NUM_DQ_PINS == 136 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_136_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n              case (addr_i[11:6])\n\n               0:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n\n               1, 35:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n\n               2, 36:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n\n               3, 37:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n\n\n               4, 38:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n\n               5, 39:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n\n\n               6, 40:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n\n               7, 41:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n\n\n               8, 42:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(8);\n                              else\n                                  w1data <= #TCQ Data_GenW0(8);\n\n\n               9, 43:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(9);\n                              else\n                                  w1data <= #TCQ Data_GenW0(9);\n\n\n               10, 44:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(10);\n                              else\n                                  w1data <= #TCQ Data_GenW0(10);\n\n\n               11, 45:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(11);\n                              else\n                                  w1data <= #TCQ Data_GenW0(11);\n\n\n               12, 46:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(12);\n                              else\n                                  w1data <= #TCQ Data_GenW0(12);\n\n\n               13, 47:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(13);\n                              else\n                                  w1data <= #TCQ Data_GenW0(13);\n\n\n               14, 48:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(14);\n                              else\n                                  w1data <= #TCQ Data_GenW0(14);\n\n\n               15, 49:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(15);\n                              else\n                                  w1data <= #TCQ Data_GenW0(15);\n\n\n               16, 50:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(16);\n                              else\n                                  w1data <= #TCQ Data_GenW0(16);\n\n\n               17, 51:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(17);\n                              else\n                                  w1data <= #TCQ Data_GenW0(17);\n\n\n               18, 52:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(18);\n                              else\n                                  w1data <= #TCQ Data_GenW0(18);\n\n\n               19, 53:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(19);\n                              else\n                                  w1data <= #TCQ Data_GenW0(19);\n\n\n               20, 54:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(20);\n                              else\n                                  w1data <= #TCQ Data_GenW0(20);\n\n\n               21, 55:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(21);\n                              else\n                                  w1data <= #TCQ Data_GenW0(21);\n\n\n               22, 56:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(22);\n                              else\n                                  w1data <= #TCQ Data_GenW0(22);\n\n\n               23, 57:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(23);\n                              else\n                                  w1data <= #TCQ Data_GenW0(23);\n\n\n               24, 58:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(24);\n                              else\n                                  w1data <= #TCQ Data_GenW0(24);\n\n\n               25, 59:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(25);\n                              else\n                                  w1data <= #TCQ Data_GenW0(25);\n\n\n               26, 60:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(26);\n                              else\n                                  w1data <= #TCQ Data_GenW0(26);\n\n\n               27, 61:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(27);\n                              else\n                                  w1data <= #TCQ Data_GenW0(27);\n\n\n               28, 62:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(28);\n                              else\n                                  w1data <= #TCQ Data_GenW0(28);\n\n\n               29, 63:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(29);\n                              else\n                                  w1data <= #TCQ Data_GenW0(29);\n\n\n               30:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(30);\n                              else\n                                  w1data <= #TCQ Data_GenW0(30);\n\n\n               31:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(31);\n                              else\n                                  w1data <= #TCQ Data_GenW0(31);\n\n\n               32:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(32);\n                              else\n                                  w1data <= #TCQ Data_GenW0(32);\n\n\n               33:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(33);\n                              else\n                                  w1data <= #TCQ Data_GenW0(33);\n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n             endcase\n         end\n      end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n  generate\n    if ((NUM_DQ_PINS == 144 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_144_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n           if (cmd_startC ) begin\n              if (sel_w1gen_logic) begin\n                case (addr_i[11:6])\n\n                 0, 36:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n\n                 1, 37 :\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n\n                 2, 38:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n\n                 3, 39 :\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n                 4, 40 :\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n                 5, 41:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n                 6, 42:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n                 7, 43:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                 w1data <= #TCQ Data_GenW0(7);\n                 8, 44:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(8);\n                              else\n                                  w1data <= #TCQ Data_GenW0(8);\n                 9, 45:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(9);\n                              else\n                                  w1data <= #TCQ Data_GenW0(9);\n                 10, 46:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(10);\n                              else\n                                  w1data <= #TCQ Data_GenW0(10);\n                 11, 47 :\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(11);\n                              else\n                                  w1data <= #TCQ Data_GenW0(11);\n                 12, 48 :\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(12);\n                              else\n                                  w1data <= #TCQ Data_GenW0(12);\n                 13, 49 :\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(13);\n                              else\n                                  w1data <= #TCQ Data_GenW0(13);\n                 14, 50:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(14);\n                              else\n                                  w1data <= #TCQ Data_GenW0(14);\n                 15, 51 :\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(15);\n                              else\n                                  w1data <= #TCQ Data_GenW0(15);\n                 16, 52 :\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(16);\n                              else\n                                  w1data <= #TCQ Data_GenW0(16);\n                 17 , 53:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(17);\n                              else\n                                  w1data <= #TCQ Data_GenW0(17);\n                 18, 54:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(18);\n                              else\n                                 w1data <= #TCQ Data_GenW0(18);\n                 19, 55:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(19);\n                              else\n                                  w1data <= #TCQ Data_GenW0(19);\n                 20, 56:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(20);\n                              else\n                                  w1data <= #TCQ Data_GenW0(20);\n                 21, 57:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(21);\n                              else\n                                  w1data <= #TCQ Data_GenW0(21);\n                 22, 58:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(22);\n                              else\n                                  w1data <= #TCQ Data_GenW0(22);\n                 23, 59:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(23);\n                              else\n                                  w1data <= #TCQ Data_GenW0(23);\n                 24, 60:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(24);\n                              else\n                                  w1data <= #TCQ Data_GenW0(24);\n                 25, 61:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(25);\n                              else\n                                  w1data <= #TCQ Data_GenW0(25);\n                 26, 62:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(26);\n                              else\n                                  w1data <= #TCQ Data_GenW0(26);\n                 27, 63:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(27);\n                              else\n                                  w1data <= #TCQ Data_GenW0(27);\n                    28:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(28);\n                              else\n                                  w1data <= #TCQ Data_GenW0(28);\n  \n                    29:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(29);\n                              else\n                                  w1data <= #TCQ Data_GenW0(29);\n\n                    30:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(30);\n                              else\n                                  w1data <= #TCQ Data_GenW0(30);\n\n                    31:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(31);\n                              else\n                                  w1data <= #TCQ Data_GenW0(31);\n                     32:\n                                  if (data_mode_i == 4'b0101)\n                                      w1data <= #TCQ Data_Gen(32);\n                                  else\n                                      w1data <= #TCQ Data_GenW0(32);\n                     33:\n                                  if (data_mode_i == 4'b0101)\n                                      w1data <= #TCQ Data_Gen(33);\n                                  else\n                                      w1data <= #TCQ Data_GenW0(33);\n                     34:\n                                  if (data_mode_i == 4'b0101)\n                                      w1data <= #TCQ Data_Gen(34);\n                                  else\n                                      w1data <= #TCQ Data_GenW0(34);\n                     35:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(35);\n                              else\n                                  w1data <= #TCQ Data_GenW0(35);\n              \n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n              \n              endcase\n     end\n   end\n   else if ( MEM_BURST_LEN == 8) begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n\n\n\n\n\n\n\n\n\n\n\nalways @ (posedge clk_i) begin\n\nfor (i=0; i <= 4*NUM_DQ_PINS - 1; i= i+1)\n      if (i == SEL_VICTIM_LINE || (i-NUM_DQ_PINS) == SEL_VICTIM_LINE ||\n          (i-(NUM_DQ_PINS*2)) ==  SEL_VICTIM_LINE || (i-(NUM_DQ_PINS*3)) == SEL_VICTIM_LINE)\n              hdata[i] <= #TCQ 1'b1;\n      else if ( i >= 0 && i <= 1*NUM_DQ_PINS - 1)\n              hdata[i] <= #TCQ 1'b1;\n      else if ( i >= 1*NUM_DQ_PINS && i <= 2*NUM_DQ_PINS - 1)\n              hdata[i] <= #TCQ 1'b0;\n      else if ( i >= 2*NUM_DQ_PINS && i <= 3*NUM_DQ_PINS - 1)\n              hdata[i] <= #TCQ 1'b1;\n      else if ( i >= 3*NUM_DQ_PINS && i <= 4*NUM_DQ_PINS - 1)\n              hdata[i] <= #TCQ 1'b0;\n      else \n              hdata[i] <= 1'b1;\n      \n     \nend\n\n\nalways @ (w1data,hdata)\nbegin\nfor (i=0; i <= 4*NUM_DQ_PINS - 1; i= i+1)\n   ndata[i] = hdata[i] ^ w1data[i];\n   \n         end\n\n\nalways @ (full_prbs_data,hdata,SEL_VICTIM_LINE)\nbegin\nfor (i=0; i <= 4*NUM_DQ_PINS - 1; i= i+1)\n      if (i == SEL_VICTIM_LINE || (i-NUM_DQ_PINS) == SEL_VICTIM_LINE ||\n          (i-(NUM_DQ_PINS*2)) == SEL_VICTIM_LINE || (i-(NUM_DQ_PINS*3)) == SEL_VICTIM_LINE)\n\n               h_prbsdata[i] = full_prbs_data[SEL_VICTIM_LINE];\n      else\n                 h_prbsdata[i] = hdata[i];\n\n   \n         end\n\n\n \n\n\n\n\n\n\ngenerate\n\nif (DATA_PATTERN == \"DGEN_ADDR\"  || DATA_PATTERN == \"DGEN_ALL\")  begin : ADDRESS_PATTERN\nalways @ (posedge clk_i)\nbegin\n  if (cmd_startD) \n         acounts[35:0]  <= #TCQ {4'b0000,addr_i}; \n  else if (fifo_rdy_i && data_rdy_i && MEM_BURST_LEN == 8 )\n      if (NUM_DQ_PINS == 8)\n         acounts <= #TCQ acounts + 4;\n      else if (NUM_DQ_PINS == 16 || NUM_DQ_PINS == 24)\n         acounts <= #TCQ acounts + 8;\n      else if (NUM_DQ_PINS >= 32 && NUM_DQ_PINS < 64) \n         acounts <= #TCQ acounts + 16;\n         \n      else if (NUM_DQ_PINS >= 64 && NUM_DQ_PINS < 128 ) \n         acounts <= #TCQ acounts + 32;\n\n      else if (NUM_DQ_PINS >= 128 && NUM_DQ_PINS < 256 )\n         acounts <= #TCQ acounts + 64;\n         \n\nend\n\nassign    adata = {DWIDTH/32{acounts[31:0]}};\nend                   \nendgenerate\n\n \n\n\n\n\n\n\n\ngenerate\n\n\nif (EYE_TEST == \"TRUE\")  begin : d_clk_en1\nassign data_clk_en = 1'b1;\nend \nendgenerate\n\ngenerate\nif (EYE_TEST == \"FALSE\")  begin : d_clk_en2\nassign data_clk_en = fifo_rdy_i && data_rdy_i && user_burst_cnt > 6'd1;\nend \nendgenerate\n\ngenerate\nif (DATA_PATTERN == \"DGEN_PRBS\"  || DATA_PATTERN == \"DGEN_ALL\")  begin : PRBS_PATTERN\n       \n\n\n\n\ndata_prbs_gen #\n  (\n    .PRBS_WIDTH (32),  \n    .SEED_WIDTH (32),\n    .EYE_TEST   (EYE_TEST)\n   )\n   data_prbs_gen\n  (\n   .clk_i            (clk_i),\n   .rst_i            (rst_i),\n   .clk_en           (data_clk_en),\n   \n   .prbs_fseed_i     (prbs_fseed_i),\n   .prbs_seed_init   (cmd_startE),\n   .prbs_seed_i      ({m_addr_i[6],m_addr_i[31],m_addr_i[8],m_addr_i[22],m_addr_i[9],m_addr_i[24],m_addr_i[21],m_addr_i[23],\n                       m_addr_i[18],m_addr_i[10],m_addr_i[20],m_addr_i[17],m_addr_i[13],m_addr_i[16],m_addr_i[12],m_addr_i[4],\n                       m_addr_i[15:0]}),\n   .prbs_o           (prbs_data)\n\n  );       \nend        \nendgenerate\n\n\nendmodule \n\n```"
        },
        {
            "role": "user",
            "content": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
        },
        {
            "role": "assistant",
            "content": "Module name: v6_data_gen. Module specification: This module is a data generator for memory interface testing, capable of producing various data patterns including address-based, PRBS (Pseudo-Random Binary Sequence), walking 1's/0's, neighbor, and fixed patterns. It supports different data widths and burst lengths. The module takes inputs such as clock (clk_i), reset (rst_i), PRBS seed (prbs_fseed_i), data mode (data_mode_i), address (addr_i), and control signals. It outputs generated data (data_o) based on the selected mode. Internally, it uses signals like prbs_data for PRBS generation, acounts for address-based patterns, and w1data for walking 1's/0's patterns. The module is divided into sections for different pattern generations, including PRBS, address-based, walking 1's"
        }
    ],
    "claude-message": [
        {
            "role": "user",
            "content": [
                {
                    "type": "text",
                    "text": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
                },
                {
                    "type": "text",
                    "text": "Name of the module and its functionality is as follows: \nModule name: v6_data_gen\n\nExplanation: This module appears to be a data generator for memory interface testing. It can produce various data patterns including address-based, PRBS (Pseudo-Random Binary Sequence), walking 1's/0's, neighbor, and fixed patterns. The module supports different data widths and burst lengths. It takes inputs like clock, reset, address, and control signals, and outputs generated data patterns. The specific pattern generated depends on configuration parameters and input signals. The module includes logic for handling different DQ pin counts and implements complex pattern generation algorithms, particularly for walking 1's/0's patterns across various data widths."
                },
                {
                    "type": "text",
                    "text": "Input and output ports and their explanation is as follows: \nBased on the provided Verilog code, here are the input and output ports of the v6_data_gen module:\n\nInput ports:\nclk_i, rst_i, prbs_fseed_i, data_mode_i, data_rdy_i, cmd_startA, cmd_startB, cmd_startC, cmd_startD, cmd_startE, m_addr_i, fixed_data_i, addr_i, user_burst_cnt, fifo_rdy_i\n\nExplanation:\n- clk_i: Clock input\n- rst_i: Reset input\n- prbs_fseed_i: PRBS (Pseudo-Random Binary Sequence) seed input\n- data_mode_i: Selects the data generation mode\n- data_rdy_i: Data ready input signal\n- cmd_startA/B/C/D/E: Command start signals for different operations\n- m_addr_i: Memory address input\n- fixed_data_i: Fixed data input for certain modes\n- addr_i: Address input\n- user_burst_cnt: User-defined burst count\n- fifo_rdy_i: FIFO ready input signal\n\nOutput ports:\ndata_o\n\nExplanation:\n- data_o: Generated data output, width depends on NUM_DQ_PINS parameter\n\nThis module generates various data patterns for memory interface testing based on the selected mode and input signals."
                },
                {
                    "type": "text",
                    "text": "Internal signals and their explanation is as follows: \nBased on the provided Verilog code, here are the internal signals and their explanations:\n\nInternal signals: prbs_data, acounts, adata, hdata, hdata_c, ndata, w1data, w1trash, w0data, data, burst_count_reached2, data_valid, walk_cnt, user_address, sel_w1gen_logic, ZEROS, ONES, BLANK, SHIFT_0 to SHIFT_7, sel_victimline_r, data_clk_en, full_prbs_data, h_prbsdata.\n\nExplanation:\n- prbs_data: Stores the generated PRBS data\n- acounts: Counter for address-based pattern generation\n- adata: Address-based data pattern\n- hdata: Hammer pattern data\n- ndata: Neighbor pattern data\n- w1data: Walking 1's pattern data\n- w0data: Walking 0's pattern data\n- data: Final output data\n- sel_w1gen_logic: Selects walking 1's/0's generation logic\n- ZEROS, ONES: Constant signals for all 0's and all 1's\n- BLANK, SHIFT_0 to SHIFT_7: Shift registers for pattern generation\n- sel_victimline_r: Selects victim line for certain patterns\n- data_clk_en: Data clock enable signal\n- full_prbs_data: Expanded PRBS data to match full data width\n- h_prbsdata: Hammer pattern combined with PRBS data\n\nThese internal signals are used for various data pattern generation algorithms, control logic, and intermediate data storage within the module."
                },
                {
                    "type": "text",
                    "text": "Original Verilog code is as follows: \n<code>\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n`timescale 1ps/1ps\n`ifndef TCQ\n `define TCQ 100\n`endif\n\nmodule v6_data_gen #\n \n(  parameter TCQ        = 100,\n   parameter EYE_TEST   = \"FALSE\",\n   parameter ADDR_WIDTH = 32,\n   parameter MEM_BURST_LEN = 8,\n   parameter BL_WIDTH = 6,\n   parameter DWIDTH = 32,\n   parameter DATA_PATTERN = \"DGEN_ALL\", \n   parameter NUM_DQ_PINS   = 8,\n   parameter COLUMN_WIDTH = 10,\n   parameter SEL_VICTIM_LINE = 3  \n\n\n  \n   \n )\n (\n   input   clk_i,                 \n   input   rst_i, \n   input [31:0] prbs_fseed_i,\n   \n   input [3:0]  data_mode_i,   \n   input        data_rdy_i,\n   input   cmd_startA,  \n   input   cmd_startB,         \n   input   cmd_startC,         \n   input   cmd_startD,         \n   input   cmd_startE, \n   \n   input [ADDR_WIDTH-1:0]  m_addr_i,          \n   input [DWIDTH-1:0]     fixed_data_i,    \n   \n   input [ADDR_WIDTH-1:0]  addr_i,          \n   input [6:0]    user_burst_cnt,   \n   \n   input   fifo_rdy_i,           \n                                 \n                                 \n   output  [NUM_DQ_PINS*4-1:0] data_o   \n);  \n\nwire [31:0]       prbs_data; \nreg [35:0] acounts;\n\nwire [NUM_DQ_PINS*4-1:0]        adata; \nreg [NUM_DQ_PINS*4-1:0]        hdata; \nreg [NUM_DQ_PINS*4-1:0]        hdata_c; \n\nreg [NUM_DQ_PINS*4-1:0]        ndata; \nreg [NUM_DQ_PINS*4-1:0]  w1data; \nreg [NUM_DQ_PINS*4-1:0]  w1trash; \n\nreg [NUM_DQ_PINS*4-1:0]        w0data; \nreg [NUM_DQ_PINS*4-1:0] data;\n\n\nreg burst_count_reached2;\n\nreg               data_valid;\nreg [2:0] walk_cnt;\nreg [ADDR_WIDTH-1:0] user_address;\nreg sel_w1gen_logic;\nwire [4*NUM_DQ_PINS -1 :0] ZEROS;\nwire [4*NUM_DQ_PINS -1 :0] ONES;\nreg [7:0] BLANK;\n\nreg [7:0] SHIFT_0;\nreg [7:0] SHIFT_1;\nreg [7:0] SHIFT_2;\nreg [7:0] SHIFT_3;\nreg [7:0] SHIFT_4;\nreg [7:0] SHIFT_5;\nreg [7:0] SHIFT_6;\nreg [7:0] SHIFT_7;\nreg [4*NUM_DQ_PINS -1 :0] sel_victimline_r;\nwire data_clk_en;\nwire [NUM_DQ_PINS*4-1:0] full_prbs_data;\nreg [NUM_DQ_PINS*4-1:0] h_prbsdata;\n\n\nassign ZEROS = 'b0;\nassign ONES = 'b1;\n\n\ninteger i,j,k;\nreg [BL_WIDTH-1:0] user_bl;\n\n\n\nlocalparam BRAM_DATAL_MODE       =    4'b0000;\nlocalparam FIXED_DATA_MODE       =    4'b0001;\nlocalparam ADDR_DATA_MODE        =    4'b0010;                                     \nlocalparam HAMMER_DATA_MODE      =    4'b0011;\nlocalparam NEIGHBOR_DATA_MODE    =    4'b0100;\nlocalparam WALKING1_DATA_MODE    =    4'b0101;\nlocalparam WALKING0_DATA_MODE    =    4'b0110;\nlocalparam PRBS_DATA_MODE        =    4'b0111;\n\nassign data_o = data;\n\n\nassign full_prbs_data = {DWIDTH/32{prbs_data}};\n\nreg [3:0] data_mode_rr_a;\nreg [3:0] data_mode_rr_b;\nreg [3:0] data_mode_rr_c;\n\nalways @ (posedge clk_i)\nbegin\n  data_mode_rr_a <= #TCQ data_mode_i;\n  data_mode_rr_b <= #TCQ data_mode_i;\n  data_mode_rr_c <= #TCQ data_mode_i;\n \nend  \n\n\nalways @ (data_mode_i,rst_i) begin\n  if (data_mode_i == 3'b101 || data_mode_i == 3'b100  || rst_i) begin \n    BLANK   = 8'h00;\n    SHIFT_0 = 8'h01;\n    SHIFT_1 = 8'h02;    \n    SHIFT_2 = 8'h04;    \n    SHIFT_3 = 8'h08;    \n    SHIFT_4 = 8'h10;    \n    SHIFT_5 = 8'h20;    \n    SHIFT_6 = 8'h40;    \n    SHIFT_7 = 8'h80;    \n    \n    end\n    else  begin  \n    BLANK   = 8'hff;\n    SHIFT_0 = 8'hfe;\n    SHIFT_1 = 8'hfd;    \n    SHIFT_2 = 8'hfb;    \n    SHIFT_3 = 8'hf7;    \n    SHIFT_4 = 8'hef;    \n    SHIFT_5 = 8'hdf;    \n    SHIFT_6 = 8'hbf;    \n    SHIFT_7 = 8'h7f;    \n    end\n\nend\n\n\nalways @ (data_mode_rr_a,fixed_data_i,h_prbsdata,adata,hdata,ndata,w1data,full_prbs_data)\nbegin\n   case(data_mode_rr_a)\n         4'b0000: data = h_prbsdata;\n         4'b0001: data = fixed_data_i;   \n         4'b0010: data = adata;   \n         4'b0011: data = hdata;   \n         4'b0100: data = ndata;   \n         4'b0101: data = w1data;    \n         4'b0110: data = w1data;  \n         4'b0111: data = full_prbs_data;\n         default : data = 'b0;\n   endcase\nend\n\n\n\n\n\nfunction [4*NUM_DQ_PINS-1:0] Data_Gen (input integer i );\n integer j;\n  begin\n    j = i/2;\n    Data_Gen = {4*NUM_DQ_PINS{1'b0}};\n        if(i %2) begin\n             Data_Gen[(0*NUM_DQ_PINS+j*8)+:8] = 8'b00010000;\n             Data_Gen[(1*NUM_DQ_PINS+j*8)+:8] = 8'b00100000;\n             Data_Gen[(2*NUM_DQ_PINS+j*8)+:8] = 8'b01000000;\n             Data_Gen[(3*NUM_DQ_PINS+j*8)+:8] = 8'b10000000;\n             \n        end else begin\n            Data_Gen[(0*NUM_DQ_PINS+j*8)+:8] = 8'b00000001;\n            Data_Gen[(1*NUM_DQ_PINS+j*8)+:8] = 8'b00000010;\n            Data_Gen[(2*NUM_DQ_PINS+j*8)+:8] = 8'b00000100;\n            Data_Gen[(3*NUM_DQ_PINS+j*8)+:8] = 8'b00001000;\n          \n        end\n       \n    \n  end\nendfunction\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nfunction [4*NUM_DQ_PINS-1:0] Data_GenW0 (input integer i);\n integer j;\n  begin\n    j = i/2;\n    Data_GenW0 = {4*NUM_DQ_PINS{1'b1}};\n    \n        if(i %2) begin\n             Data_GenW0[(0*NUM_DQ_PINS+j*8)+:8] = 8'b11101111;\n             Data_GenW0[(1*NUM_DQ_PINS+j*8)+:8] = 8'b11011111;\n             Data_GenW0[(2*NUM_DQ_PINS+j*8)+:8] = 8'b10111111;\n             Data_GenW0[(3*NUM_DQ_PINS+j*8)+:8] = 8'b01111111;\n             \n        end else begin\n            Data_GenW0[(0*NUM_DQ_PINS+j*8)+:8] = 8'b11111110;\n            Data_GenW0[(1*NUM_DQ_PINS+j*8)+:8] = 8'b11111101;\n            Data_GenW0[(2*NUM_DQ_PINS+j*8)+:8] = 8'b11111011;\n            Data_GenW0[(3*NUM_DQ_PINS+j*8)+:8] = 8'b11110111;\n          \n        end\n        \n    \n  end\nendfunction\nalways @ (posedge clk_i) begin\n if (data_mode_rr_c[2:0] == 3'b101  || data_mode_rr_c[2:0] == 3'b100 || data_mode_rr_c[2:0] == 3'b110)   \n     sel_w1gen_logic <= #TCQ 1'b1;\n else\n     sel_w1gen_logic <= #TCQ 1'b0;\nend\n   \n\ngenerate\nif (NUM_DQ_PINS == 8 && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\"  || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_8_PATTERN\n\nalways @ (posedge clk_i)\nbegin\nif( (fifo_rdy_i ) || cmd_startC )\n\n  \n if (cmd_startC ) \n    begin\n    if (sel_w1gen_logic) begin  \n\n \n\n            \n             case (addr_i[3])\n           \n                 0: begin \n                    if (data_mode_i == 4'b0101)\n                    w1data <= #TCQ Data_Gen(0);\n                    else\n                    w1data <= #TCQ Data_GenW0(0);\n                    \n                    end\n                 1:  begin \n                    if (data_mode_i == 4'b0101)\n                    w1data <= #TCQ Data_Gen(1);\n                    else\n                    w1data <= #TCQ Data_GenW0(1);\n                    end\n                 default :begin\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n                    end\n                    \n             endcase         \n\n     end \n     \n   end \n   else if( MEM_BURST_LEN == 8)  begin\n\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n\n\n               end           \n             \n  end  \nend \nendgenerate  \n\n\n\ngenerate\nif (NUM_DQ_PINS == 16 && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_16_PATTERN\n\nalways @ (posedge clk_i)   \nbegin     \nif( (fifo_rdy_i ) || cmd_startC )\n\n  \n if (cmd_startC )  \n    begin\n    if (sel_w1gen_logic) begin  \n             case (addr_i[4:3])\n\n                 0: begin \n                    \n                    if (data_mode_i == 4'b0101)\n                    w1data <= #TCQ Data_Gen(0);\n                    else\n                    w1data <= #TCQ Data_GenW0(0);\n\n                    \n                    end\n                 1:  begin \n                    if (data_mode_i == 4'b0101)\n                    w1data <= #TCQ Data_Gen(1);\n                    else\n                    w1data <= #TCQ Data_GenW0(1);\n\n\n                    end\n                  2: begin \n                    if (data_mode_i == 4'b0101)\n                    w1data <= #TCQ Data_Gen(2);\n                    else\n                    w1data <= #TCQ Data_GenW0(2);\n                    \n\n                    end\n             \n                 3:  begin \n                    if (data_mode_i == 4'b0101)\n                    w1data <= #TCQ Data_Gen(3);\n                    else\n                    w1data <= #TCQ Data_GenW0(3);\n\n                    \n                    end\n             \n             \n                   default :begin\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n                    end\n                    \n             endcase         \n \n     end \n     \n   end \n   else if( MEM_BURST_LEN == 8) begin\n\n\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n\n\n\n               end           \n             \n  end  \nend   \nendgenerate \n\n\n\n\n\n  generate\n    if ((NUM_DQ_PINS == 24 ) && (DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_NEIGHBOR\"\n                                || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_24_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n               case (addr_i[7:3])\n\n                \n                 0, 6, 12,\n                 18, 24, 30 :\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n             \n                 1, 7, 13,\n                 19, 25, 31 : \n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                 2,8,14,20,26         : \n\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n                             \n\n                             \n                 3,9,15,21,27         :\n                                 if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                                 else\n                                  w1data <=#TCQ  Data_GenW0(3);\n\n                4, 10,\n                16, 22, 28 : \n                           if (data_mode_i == 4'b0101)\n                               w1data <= #TCQ  Data_Gen(4);\n                           else\n                               w1data <= #TCQ Data_GenW0(4);\n                 5, 11,\n                 17, 23, 29 : \n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n              \n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n    \n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n  generate\n    if (NUM_DQ_PINS == 32 && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_32_PATTERN\n      always @ (posedge clk_i) begin\n         if( (fifo_rdy_i ) || cmd_startC )\n           if (cmd_startC ) begin\n             if (sel_w1gen_logic) begin\n               case (addr_i[6:4])\n                 0: \n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                 1:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                 2:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                 3:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n\n                 4:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n\n                 6:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n                 7:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n\n           endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n\n  generate\n    if ((NUM_DQ_PINS == 40 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_40_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n               case (addr_i[7:4])\n\n                 0, 10:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                 1, 11:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                 2, 12:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                 3, 13:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n\n                 4, 14:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5, 15:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n\n                 6:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n                 7:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n\n                 8:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(8);\n                              else\n                                  w1data <= #TCQ Data_GenW0(8);\n\n                 9:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(9);\n                              else\n                                  w1data <= #TCQ Data_GenW0(9);\n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n\n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n  generate\n    if ((NUM_DQ_PINS == 48 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_48_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n               case (addr_i[7:4])\n\n                 0, 12:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                 1, 13:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                 2, 14:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                 3, 15:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n\n                 4:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n\n                 6:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n                 7:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n                  \n                 8:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(8);\n                              else\n                                  w1data <= #TCQ Data_GenW0(8);\n           \n                 9:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(9);\n                              else\n                                  w1data <= #TCQ Data_GenW0(9);\n\n                 10:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(10);\n                              else\n                                  w1data <= #TCQ Data_GenW0(10);\n\n                 11:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(11);\n                              else\n                                  w1data <= #TCQ Data_GenW0(11);\n                 \n                 \n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n              \n                 \n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n\n  generate\n    if ((NUM_DQ_PINS == 56 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_56_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n               case (addr_i[8:5])\n                 0, 14:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n                 \n\n                 1, 15:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n                 \n\n                 2:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n                 \n\n                 3:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n                 \n\n                 4:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n                 \n\n                 5:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n                 \n\n                 6:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n                 \n\n                 7:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n                 \n\n                 8:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(8);\n                              else\n                                  w1data <= #TCQ Data_GenW0(8);\n                 \n\n                 9:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(9);\n                              else\n                                  w1data <= #TCQ Data_GenW0(9);\n                 \n\n                 10:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(10);\n                              else\n                                  w1data <= #TCQ Data_GenW0(10);\n                 \n\n                 11:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(11);\n                              else\n                                  w1data <= #TCQ Data_GenW0(11);\n                 \n\n                 12:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(12);\n                              else\n                                  w1data <= #TCQ Data_GenW0(12);\n                 \n\n                 13:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(13);\n                              else\n                                  w1data <= #TCQ Data_GenW0(13);\n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n                 \n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n  generate\n    if ((NUM_DQ_PINS == 64 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_64_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n             if (sel_w1gen_logic) begin\n               case (addr_i[8:5])\n\n                 0:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                 1:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                 2:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                 3:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n\n                 4:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n\n                 6:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n                 7:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n\n                 8:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(8);\n                              else\n                                  w1data <= #TCQ Data_GenW0(8);\n\n                 9:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(9);\n                              else\n                                  w1data <= #TCQ Data_GenW0(9);\n\n                 10:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(10);\n                              else\n                                  w1data <= #TCQ Data_GenW0(10);\n\n                 11:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(11);\n                              else\n                                  w1data <= #TCQ Data_GenW0(11);\n\n                 12:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(12);\n                              else\n                                  w1data <= #TCQ Data_GenW0(12);\n\n                 13:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(13);\n                              else\n                                  w1data <= #TCQ Data_GenW0(13);\n\n                 14:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(14);\n                              else\n                                  w1data <= #TCQ Data_GenW0(14);\n\n                 15:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(15);\n                              else\n                                  w1data <= #TCQ Data_GenW0(15);\n                 \n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n                                  \n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n  generate\n    if ((NUM_DQ_PINS == 72 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_72_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n              case (addr_i[9:5])\n\n                 0, 18:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                 1, 19:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                 2, 20:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                 3, 21:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n\n                 4, 22:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5, 23:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n\n                 6, 24:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n                 7, 25:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n\n                8, 26:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(8);\n                              else\n                                  w1data <= #TCQ Data_GenW0(8);\n\n                 9, 27:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(9);\n                              else\n                                  w1data <= #TCQ Data_GenW0(9);\n\n                 10, 28:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(10);\n                              else\n                                  w1data <= #TCQ Data_GenW0(10);\n\n                 11, 29:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(11);\n                              else\n                                  w1data <= #TCQ Data_GenW0(11);\n\n                 12, 30:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(12);\n                              else\n                                  w1data <= #TCQ Data_GenW0(12);\n\n                 13, 31:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(13);\n                              else\n                                  w1data <= #TCQ Data_GenW0(13);\n\n                 14:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(14);\n                              else\n                                  w1data <= #TCQ Data_GenW0(14);\n\n                 15:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(15);\n                              else\n                                  w1data <= #TCQ Data_GenW0(15);\n\n                 16:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(16);\n                              else\n                                  w1data <= #TCQ Data_GenW0(16);\n\n                 17:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(17);\n                              else\n                                  w1data <= #TCQ Data_GenW0(17);\n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n\n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n  generate\n    if ((NUM_DQ_PINS == 80 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_80_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n              case (addr_i[9:5])\n                 0, 20:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                 1, 21:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                 2, 22:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                 3, 23:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n\n                 4, 24:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5, 25:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n\n                 6, 26:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n                 7, 27:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n\n                 8, 28:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(8);\n                              else\n                                  w1data <= #TCQ Data_GenW0(8);\n\n                 9, 29:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(9);\n                              else\n                                  w1data <= #TCQ Data_GenW0(9);\n\n                 10, 30:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(10);\n                              else\n                                  w1data <= #TCQ Data_GenW0(10);\n\n                 11, 31:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(11);\n                              else\n                                  w1data <= #TCQ Data_GenW0(11);\n\n                 12:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(12);\n                              else\n                                  w1data <= #TCQ Data_GenW0(12);\n\n                 13:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(13);\n                              else\n                                  w1data <= #TCQ Data_GenW0(13);\n\n                 14:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(14);\n                              else\n                                  w1data <= #TCQ Data_GenW0(14);\n\n                 15:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(15);\n                              else\n                                  w1data <= #TCQ Data_GenW0(15);\n\n                 16:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(16);\n                              else\n                                  w1data <= #TCQ Data_GenW0(16);\n\n                 17:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(17);\n                              else\n                                  w1data <= #TCQ Data_GenW0(17);\n\n                  18:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(18);\n                              else\n                                  w1data <= #TCQ Data_GenW0(18);\n\n                 19:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(19);\n                              else\n                                  w1data <= #TCQ Data_GenW0(19);\n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n\n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n\n  generate\n    if ((NUM_DQ_PINS == 88 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_88_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n              case (addr_i[9:5])\n\n                 0, 22:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                 1, 23:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                 2, 24:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                 3, 25:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n\n                 4, 26:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5, 27:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n\n                 6, 28:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n                 7, 29:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n\n                 8, 30:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(8);\n                              else\n                                  w1data <= #TCQ Data_GenW0(8);\n\n                 9, 31:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(9);\n                              else\n                                  w1data <= #TCQ Data_GenW0(9);\n\n                 10:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(10);\n                              else\n                                  w1data <= #TCQ Data_GenW0(10);\n\n                 11:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(11);\n                              else\n                                  w1data <= #TCQ Data_GenW0(11);\n\n                 12:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(12);\n                              else\n                                  w1data <= #TCQ Data_GenW0(12);\n\n                 13:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(13);\n                              else\n                                  w1data <= #TCQ Data_GenW0(13);\n\n                 14:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(14);\n                              else\n                                  w1data <= #TCQ Data_GenW0(14);\n\n                 15:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(15);\n                              else\n                                  w1data <= #TCQ Data_GenW0(15);\n\n                 16:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(16);\n                              else\n                                  w1data <= #TCQ Data_GenW0(16);\n\n                 17:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(17);\n                              else\n                                  w1data <= #TCQ Data_GenW0(17);\n\n                 18:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(18);\n                              else\n                                  w1data <= #TCQ Data_GenW0(18);\n\n                 19:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(19);\n                              else\n                                  w1data <= #TCQ Data_GenW0(19);\n\n                 20:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(20);\n                              else\n                                  w1data <= #TCQ Data_GenW0(20);\n\n                 21:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(21);\n                              else\n                                  w1data <= #TCQ Data_GenW0(21);\n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n                                  \n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n  generate\n    if ((NUM_DQ_PINS == 96 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_96_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n               case (addr_i[9:5])\n\n                 0, 24:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                 1, 25:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                  2, 26:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                 3, 27:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n\n                 4, 28:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5, 29:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n\n                 6, 30:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n                 7, 31:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n\n                 8:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(8);\n                              else\n                                  w1data <= #TCQ Data_GenW0(8);\n\n                 9:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(9);\n                              else\n                                  w1data <= #TCQ Data_GenW0(9);\n\n                 10:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(10);\n                              else\n                                  w1data <= #TCQ Data_GenW0(10);\n\n                 11:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(11);\n                              else\n                                  w1data <= #TCQ Data_GenW0(11);\n\n                 12:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(12);\n                              else\n                                  w1data <= #TCQ Data_GenW0(12);\n\n                 13:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(13);\n                              else\n                                  w1data <= #TCQ Data_GenW0(13);\n\n                 14:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(14);\n                              else\n                                  w1data <= #TCQ Data_GenW0(14);\n\n                 15:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(15);\n                              else\n                                  w1data <= #TCQ Data_GenW0(15);\n\n                 16:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(16);\n                              else\n                                  w1data <= #TCQ Data_GenW0(16);\n\n                 17:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(17);\n                              else\n                                  w1data <= #TCQ Data_GenW0(17);\n\n                 18:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(18);\n                              else\n                                  w1data <= #TCQ Data_GenW0(18);\n\n                 19:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(19);\n                              else\n                                  w1data <= #TCQ Data_GenW0(19);\n\n                 20:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(20);\n                              else\n                                  w1data <= #TCQ Data_GenW0(20);\n\n                 21:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(21);\n                              else\n                                  w1data <= #TCQ Data_GenW0(21);\n\n                 22:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(22);\n                              else\n                                  w1data <= #TCQ Data_GenW0(22);\n\n                 23:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(23);\n                              else\n                                  w1data <= #TCQ Data_GenW0(23);\n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n\n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n  generate\n    if ((NUM_DQ_PINS == 104 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_104_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n               case (addr_i[9:5])\n                 0, 26:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                 1, 27:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                  2, 28:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                 3, 29:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n\n                 4, 30:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5, 31:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n                 6 :\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n                 7:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n\n                  8:  \n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(8);\n                               else\n                                   w1data <= #TCQ Data_GenW0(8);\n\n                  9:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(9);\n                               else\n                                   w1data <= #TCQ Data_GenW0(9);\n\n                  10:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(10);\n                               else\n                                   w1data <= #TCQ Data_GenW0(10);\n\n                  11:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(11);\n                               else\n                                   w1data <= #TCQ Data_GenW0(11);\n\n                  12:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(12);\n                               else\n                                   w1data <= #TCQ Data_GenW0(12);\n\n                  13:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(13);\n                               else\n                                   w1data <= #TCQ Data_GenW0(13);\n\n                  14:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(14);\n                               else\n                                   w1data <= #TCQ Data_GenW0(14);\n\n                  15:\n                                  if (data_mode_i == 4'b0101)\n                                      w1data <= #TCQ Data_Gen(15);\n                                  else\n                                      w1data <= #TCQ Data_GenW0(15);\n\n                    16:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(16);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(16);\n\n                    17:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(17);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(17);\n\n                    18:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(18);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(18);\n\n                    19:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(19);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(19);\n\n                    20:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(20);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(20);\n\n                    21:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(21);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(21);\n\n                    22:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(22);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(22);\n\n                    23:\n                                  if (data_mode_i == 4'b0101)\n                                      w1data <= #TCQ Data_Gen(23);\n                                  else\n                                      w1data <= #TCQ Data_GenW0(23);\n\n                    24:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(24);\n                              else\n                                  w1data <= #TCQ Data_GenW0(24);\n\n                    25:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(25);\n                              else\n                                  w1data <= #TCQ Data_GenW0(25);\n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;                  \n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n  generate\n    if((NUM_DQ_PINS == 112 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_112_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n               case (addr_i[9:5])\n                 0, 28:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                 1, 29:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                 2, 30:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                 3, 31:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n\n                 4:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n\n\n\n                 6 :\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n                 7:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n\n                  8:  \n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(8);\n                               else\n                                   w1data <= #TCQ Data_GenW0(8);\n\n                  9:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(9);\n                               else\n                                   w1data <= #TCQ Data_GenW0(9);\n\n                  10:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(10);\n                               else\n                                   w1data <= #TCQ Data_GenW0(10);\n\n                  11:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(11);\n                               else\n                                   w1data <= #TCQ Data_GenW0(11);\n\n                  12:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(12);\n                               else\n                                   w1data <= #TCQ Data_GenW0(12);\n\n                  13:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(13);\n                               else\n                                   w1data <= #TCQ Data_GenW0(13);\n\n                  14:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(14);\n                               else\n                                   w1data <= #TCQ Data_GenW0(14);\n\n                  15:\n                                  if (data_mode_i == 4'b0101)\n                                      w1data <= #TCQ Data_Gen(15);\n                                  else\n                                      w1data <= #TCQ Data_GenW0(15);\n\n                    16:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(16);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(16);\n\n                    17:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(17);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(17);\n\n                    18:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(18);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(18);\n\n                    19:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(19);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(19);\n\n                    20:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(20);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(20);\n\n                    21:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(21);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(21);\n\n                    22:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(22);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(22);\n\n                    23:\n                                  if (data_mode_i == 4'b0101)\n                                      w1data <= #TCQ Data_Gen(23);\n                                  else\n                                      w1data <= #TCQ Data_GenW0(23);\n\n                    24:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(24);\n                              else\n                                  w1data <= #TCQ Data_GenW0(24);\n\n                    25:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(25);\n                              else\n                                  w1data <= #TCQ Data_GenW0(25);\n\n                 \n                    26:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(26);\n                              else\n                                  w1data <= #TCQ Data_GenW0(26);\n\n                    27:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(27);\n                              else\n                                  w1data <= #TCQ Data_GenW0(27);\n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n\n\n  generate\n    if ((NUM_DQ_PINS == 120 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_120_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n               case (addr_i[9:5])\n                  0, 30:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                  1, 31:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                  2:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                  3:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n                 4:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n                 6 :\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n                 7:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n                  8:  \n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(8);\n                               else\n                                   w1data <= #TCQ Data_GenW0(8);\n\n                  9:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(9);\n                               else\n                                   w1data <= #TCQ Data_GenW0(9);\n\n                  10:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(10);\n                               else\n                                   w1data <= #TCQ Data_GenW0(10);\n\n                  11:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(11);\n                               else\n                                   w1data <= #TCQ Data_GenW0(11);\n\n                  12:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(12);\n                               else\n                                   w1data <= #TCQ Data_GenW0(12);\n\n                  13:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(13);\n                               else\n                                   w1data <= #TCQ Data_GenW0(13);\n\n                  14:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(14);\n                               else\n                                   w1data <= #TCQ Data_GenW0(14);\n\n                  15:\n                                  if (data_mode_i == 4'b0101)\n                                      w1data <= #TCQ Data_Gen(15);\n                                  else\n                                      w1data <= #TCQ Data_GenW0(15);\n\n                    16:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(16);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(16);\n\n                    17:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(17);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(17);\n\n                    18:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(18);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(18);\n\n                    19:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(19);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(19);\n\n                    20:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(20);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(20);\n\n                    21:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(21);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(21);\n\n                    22:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(22);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(22);\n\n                    23:\n                                  if (data_mode_i == 4'b0101)\n                                      w1data <= #TCQ Data_Gen(23);\n                                  else\n                                      w1data <= #TCQ Data_GenW0(23);\n\n                    24:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(24);\n                              else\n                                  w1data <= #TCQ Data_GenW0(24);\n\n                    25:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(25);\n                              else\n                                  w1data <= #TCQ Data_GenW0(25);\n\n                 \n                    26:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(26);\n                              else\n                                  w1data <= #TCQ Data_GenW0(26);\n\n                    27:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(27);\n                              else\n                                  w1data <= #TCQ Data_GenW0(27);\n\n\n                    28:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(28);\n                              else\n                                  w1data <= #TCQ Data_GenW0(28);\n  \n                    29:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(29);\n                              else\n                                  w1data <= #TCQ Data_GenW0(29);\n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n              endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n  generate\n    if ((NUM_DQ_PINS == 128 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_128_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n             if (sel_w1gen_logic) begin\n               case (addr_i[10:6])\n\n                 0:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n                 1:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n                  2:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n                  3:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n                 4:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n                 5:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n\n                 6 :\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n                 7:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n\n                  8:  \n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(8);\n                               else\n                                   w1data <= #TCQ Data_GenW0(8);\n\n                  9:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(9);\n                               else\n                                   w1data <= #TCQ Data_GenW0(9);\n\n                  10:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(10);\n                               else\n                                   w1data <= #TCQ Data_GenW0(10);\n\n                  11:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(11);\n                               else\n                                   w1data <= #TCQ Data_GenW0(11);\n\n                  12:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(12);\n                               else\n                                   w1data <= #TCQ Data_GenW0(12);\n\n                  13:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(13);\n                               else\n                                   w1data <= #TCQ Data_GenW0(13);\n\n                  14:\n                               if (data_mode_i == 4'b0101)\n                                   w1data <= #TCQ Data_Gen(14);\n                               else\n                                   w1data <= #TCQ Data_GenW0(14);\n\n                  15:\n                                  if (data_mode_i == 4'b0101)\n                                      w1data <= #TCQ Data_Gen(15);\n                                  else\n                                      w1data <= #TCQ Data_GenW0(15);\n\n                    16:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(16);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(16);\n\n                    17:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(17);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(17);\n\n                    18:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(18);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(18);\n\n                    19:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(19);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(19);\n\n                    20:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(20);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(20);\n\n                    21:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(21);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(21);\n\n                    22:\n                                 if (data_mode_i == 4'b0101)\n                                     w1data <= #TCQ Data_Gen(22);\n                                 else\n                                     w1data <= #TCQ Data_GenW0(22);\n\n                    23:\n                                  if (data_mode_i == 4'b0101)\n                                      w1data <= #TCQ Data_Gen(23);\n                                  else\n                                      w1data <= #TCQ Data_GenW0(23);\n\n                    24:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(24);\n                              else\n                                  w1data <= #TCQ Data_GenW0(24);\n\n                    25:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(25);\n                              else\n                                  w1data <= #TCQ Data_GenW0(25);\n\n                 \n                    26:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(26);\n                              else\n                                  w1data <= #TCQ Data_GenW0(26);\n\n                    27:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(27);\n                              else\n                                  w1data <= #TCQ Data_GenW0(27);\n\n\n                    28:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(28);\n                              else\n                                  w1data <= #TCQ Data_GenW0(28);\n  \n                    29:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(29);\n                              else\n                                  w1data <= #TCQ Data_GenW0(29);\n\n                    30:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(30);\n                              else\n                                  w1data <= #TCQ Data_GenW0(30);\n\n                    31:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(31);\n                              else\n                                  w1data <= #TCQ Data_GenW0(31);\n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n            endcase\n       end\n     end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n  generate\n    if ((NUM_DQ_PINS == 136 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_136_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n          if (cmd_startC ) begin\n            if (sel_w1gen_logic) begin\n              case (addr_i[11:6])\n\n               0:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n\n               1, 35:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n\n               2, 36:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n\n               3, 37:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n\n\n               4, 38:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n\n\n               5, 39:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n\n\n               6, 40:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n\n\n               7, 41:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                  w1data <= #TCQ Data_GenW0(7);\n\n\n               8, 42:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(8);\n                              else\n                                  w1data <= #TCQ Data_GenW0(8);\n\n\n               9, 43:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(9);\n                              else\n                                  w1data <= #TCQ Data_GenW0(9);\n\n\n               10, 44:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(10);\n                              else\n                                  w1data <= #TCQ Data_GenW0(10);\n\n\n               11, 45:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(11);\n                              else\n                                  w1data <= #TCQ Data_GenW0(11);\n\n\n               12, 46:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(12);\n                              else\n                                  w1data <= #TCQ Data_GenW0(12);\n\n\n               13, 47:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(13);\n                              else\n                                  w1data <= #TCQ Data_GenW0(13);\n\n\n               14, 48:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(14);\n                              else\n                                  w1data <= #TCQ Data_GenW0(14);\n\n\n               15, 49:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(15);\n                              else\n                                  w1data <= #TCQ Data_GenW0(15);\n\n\n               16, 50:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(16);\n                              else\n                                  w1data <= #TCQ Data_GenW0(16);\n\n\n               17, 51:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(17);\n                              else\n                                  w1data <= #TCQ Data_GenW0(17);\n\n\n               18, 52:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(18);\n                              else\n                                  w1data <= #TCQ Data_GenW0(18);\n\n\n               19, 53:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(19);\n                              else\n                                  w1data <= #TCQ Data_GenW0(19);\n\n\n               20, 54:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(20);\n                              else\n                                  w1data <= #TCQ Data_GenW0(20);\n\n\n               21, 55:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(21);\n                              else\n                                  w1data <= #TCQ Data_GenW0(21);\n\n\n               22, 56:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(22);\n                              else\n                                  w1data <= #TCQ Data_GenW0(22);\n\n\n               23, 57:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(23);\n                              else\n                                  w1data <= #TCQ Data_GenW0(23);\n\n\n               24, 58:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(24);\n                              else\n                                  w1data <= #TCQ Data_GenW0(24);\n\n\n               25, 59:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(25);\n                              else\n                                  w1data <= #TCQ Data_GenW0(25);\n\n\n               26, 60:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(26);\n                              else\n                                  w1data <= #TCQ Data_GenW0(26);\n\n\n               27, 61:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(27);\n                              else\n                                  w1data <= #TCQ Data_GenW0(27);\n\n\n               28, 62:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(28);\n                              else\n                                  w1data <= #TCQ Data_GenW0(28);\n\n\n               29, 63:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(29);\n                              else\n                                  w1data <= #TCQ Data_GenW0(29);\n\n\n               30:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(30);\n                              else\n                                  w1data <= #TCQ Data_GenW0(30);\n\n\n               31:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(31);\n                              else\n                                  w1data <= #TCQ Data_GenW0(31);\n\n\n               32:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(32);\n                              else\n                                  w1data <= #TCQ Data_GenW0(32);\n\n\n               33:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(33);\n                              else\n                                  w1data <= #TCQ Data_GenW0(33);\n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n             endcase\n         end\n      end\n   else if ( MEM_BURST_LEN == 8)  begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n  generate\n    if ((NUM_DQ_PINS == 144 ) && (DATA_PATTERN == \"DGEN_NEIGHBOR\" || DATA_PATTERN == \"DGEN_WALKING1\" || DATA_PATTERN == \"DGEN_WALKING0\" || DATA_PATTERN == \"DGEN_ALL\"))  begin : WALKING_ONE_144_PATTERN\n      always @ (posedge clk_i) begin\n\n\n        if( (fifo_rdy_i ) || cmd_startC )\n           if (cmd_startC ) begin\n              if (sel_w1gen_logic) begin\n                case (addr_i[11:6])\n\n                 0, 36:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(0);\n                              else\n                                  w1data <= #TCQ Data_GenW0(0);\n\n\n                 1, 37 :\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(1);\n                              else\n                                  w1data <= #TCQ Data_GenW0(1);\n\n\n                 2, 38:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(2);\n                              else\n                                  w1data <= #TCQ Data_GenW0(2);\n\n\n                 3, 39 :\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(3);\n                              else\n                                  w1data <= #TCQ Data_GenW0(3);\n                 4, 40 :\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(4);\n                              else\n                                  w1data <= #TCQ Data_GenW0(4);\n                 5, 41:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(5);\n                              else\n                                  w1data <= #TCQ Data_GenW0(5);\n                 6, 42:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(6);\n                              else\n                                  w1data <= #TCQ Data_GenW0(6);\n                 7, 43:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(7);\n                              else\n                                 w1data <= #TCQ Data_GenW0(7);\n                 8, 44:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(8);\n                              else\n                                  w1data <= #TCQ Data_GenW0(8);\n                 9, 45:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(9);\n                              else\n                                  w1data <= #TCQ Data_GenW0(9);\n                 10, 46:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(10);\n                              else\n                                  w1data <= #TCQ Data_GenW0(10);\n                 11, 47 :\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(11);\n                              else\n                                  w1data <= #TCQ Data_GenW0(11);\n                 12, 48 :\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(12);\n                              else\n                                  w1data <= #TCQ Data_GenW0(12);\n                 13, 49 :\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(13);\n                              else\n                                  w1data <= #TCQ Data_GenW0(13);\n                 14, 50:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(14);\n                              else\n                                  w1data <= #TCQ Data_GenW0(14);\n                 15, 51 :\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(15);\n                              else\n                                  w1data <= #TCQ Data_GenW0(15);\n                 16, 52 :\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(16);\n                              else\n                                  w1data <= #TCQ Data_GenW0(16);\n                 17 , 53:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(17);\n                              else\n                                  w1data <= #TCQ Data_GenW0(17);\n                 18, 54:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(18);\n                              else\n                                 w1data <= #TCQ Data_GenW0(18);\n                 19, 55:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(19);\n                              else\n                                  w1data <= #TCQ Data_GenW0(19);\n                 20, 56:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(20);\n                              else\n                                  w1data <= #TCQ Data_GenW0(20);\n                 21, 57:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(21);\n                              else\n                                  w1data <= #TCQ Data_GenW0(21);\n                 22, 58:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(22);\n                              else\n                                  w1data <= #TCQ Data_GenW0(22);\n                 23, 59:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(23);\n                              else\n                                  w1data <= #TCQ Data_GenW0(23);\n                 24, 60:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(24);\n                              else\n                                  w1data <= #TCQ Data_GenW0(24);\n                 25, 61:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(25);\n                              else\n                                  w1data <= #TCQ Data_GenW0(25);\n                 26, 62:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(26);\n                              else\n                                  w1data <= #TCQ Data_GenW0(26);\n                 27, 63:\n                             if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(27);\n                              else\n                                  w1data <= #TCQ Data_GenW0(27);\n                    28:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(28);\n                              else\n                                  w1data <= #TCQ Data_GenW0(28);\n  \n                    29:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(29);\n                              else\n                                  w1data <= #TCQ Data_GenW0(29);\n\n                    30:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(30);\n                              else\n                                  w1data <= #TCQ Data_GenW0(30);\n\n                    31:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(31);\n                              else\n                                  w1data <= #TCQ Data_GenW0(31);\n                     32:\n                                  if (data_mode_i == 4'b0101)\n                                      w1data <= #TCQ Data_Gen(32);\n                                  else\n                                      w1data <= #TCQ Data_GenW0(32);\n                     33:\n                                  if (data_mode_i == 4'b0101)\n                                      w1data <= #TCQ Data_Gen(33);\n                                  else\n                                      w1data <= #TCQ Data_GenW0(33);\n                     34:\n                                  if (data_mode_i == 4'b0101)\n                                      w1data <= #TCQ Data_Gen(34);\n                                  else\n                                      w1data <= #TCQ Data_GenW0(34);\n                     35:\n                              if (data_mode_i == 4'b0101)\n                                  w1data <= #TCQ Data_Gen(35);\n                              else\n                                  w1data <= #TCQ Data_GenW0(35);\n              \n                 default :\n                    w1data[4*NUM_DQ_PINS-1:0*NUM_DQ_PINS ] <= #TCQ 'b0;    \n              \n              endcase\n     end\n   end\n   else if ( MEM_BURST_LEN == 8) begin\n              w1data[4*NUM_DQ_PINS - 1:3*NUM_DQ_PINS] <= #TCQ {w1data[4*NUM_DQ_PINS - 5:3*NUM_DQ_PINS  ],w1data[4*NUM_DQ_PINS - 1:4*NUM_DQ_PINS - 4]};\n              w1data[3*NUM_DQ_PINS - 1:2*NUM_DQ_PINS] <= #TCQ {w1data[3*NUM_DQ_PINS - 5:2*NUM_DQ_PINS  ],w1data[3*NUM_DQ_PINS - 1:3*NUM_DQ_PINS - 4]};\n              w1data[2*NUM_DQ_PINS - 1:1*NUM_DQ_PINS] <= #TCQ {w1data[2*NUM_DQ_PINS - 5:1*NUM_DQ_PINS  ],w1data[2*NUM_DQ_PINS - 1:2*NUM_DQ_PINS - 4]};\n              w1data[1*NUM_DQ_PINS - 1:0*NUM_DQ_PINS] <= #TCQ {w1data[1*NUM_DQ_PINS - 5:0*NUM_DQ_PINS  ],w1data[1*NUM_DQ_PINS - 1:1*NUM_DQ_PINS - 4]};\n        end\n      end\n    end\n  endgenerate\n\n\n\n\n\n\n\n\n\n\n\n\nalways @ (posedge clk_i) begin\n\nfor (i=0; i <= 4*NUM_DQ_PINS - 1; i= i+1)\n      if (i == SEL_VICTIM_LINE || (i-NUM_DQ_PINS) == SEL_VICTIM_LINE ||\n          (i-(NUM_DQ_PINS*2)) ==  SEL_VICTIM_LINE || (i-(NUM_DQ_PINS*3)) == SEL_VICTIM_LINE)\n              hdata[i] <= #TCQ 1'b1;\n      else if ( i >= 0 && i <= 1*NUM_DQ_PINS - 1)\n              hdata[i] <= #TCQ 1'b1;\n      else if ( i >= 1*NUM_DQ_PINS && i <= 2*NUM_DQ_PINS - 1)\n              hdata[i] <= #TCQ 1'b0;\n      else if ( i >= 2*NUM_DQ_PINS && i <= 3*NUM_DQ_PINS - 1)\n              hdata[i] <= #TCQ 1'b1;\n      else if ( i >= 3*NUM_DQ_PINS && i <= 4*NUM_DQ_PINS - 1)\n              hdata[i] <= #TCQ 1'b0;\n      else \n              hdata[i] <= 1'b1;\n      \n     \nend\n\n\nalways @ (w1data,hdata)\nbegin\nfor (i=0; i <= 4*NUM_DQ_PINS - 1; i= i+1)\n   ndata[i] = hdata[i] ^ w1data[i];\n   \n         end\n\n\nalways @ (full_prbs_data,hdata,SEL_VICTIM_LINE)\nbegin\nfor (i=0; i <= 4*NUM_DQ_PINS - 1; i= i+1)\n      if (i == SEL_VICTIM_LINE || (i-NUM_DQ_PINS) == SEL_VICTIM_LINE ||\n          (i-(NUM_DQ_PINS*2)) == SEL_VICTIM_LINE || (i-(NUM_DQ_PINS*3)) == SEL_VICTIM_LINE)\n\n               h_prbsdata[i] = full_prbs_data[SEL_VICTIM_LINE];\n      else\n                 h_prbsdata[i] = hdata[i];\n\n   \n         end\n\n\n \n\n\n\n\n\n\ngenerate\n\nif (DATA_PATTERN == \"DGEN_ADDR\"  || DATA_PATTERN == \"DGEN_ALL\")  begin : ADDRESS_PATTERN\nalways @ (posedge clk_i)\nbegin\n  if (cmd_startD) \n         acounts[35:0]  <= #TCQ {4'b0000,addr_i}; \n  else if (fifo_rdy_i && data_rdy_i && MEM_BURST_LEN == 8 )\n      if (NUM_DQ_PINS == 8)\n         acounts <= #TCQ acounts + 4;\n      else if (NUM_DQ_PINS == 16 || NUM_DQ_PINS == 24)\n         acounts <= #TCQ acounts + 8;\n      else if (NUM_DQ_PINS >= 32 && NUM_DQ_PINS < 64) \n         acounts <= #TCQ acounts + 16;\n         \n      else if (NUM_DQ_PINS >= 64 && NUM_DQ_PINS < 128 ) \n         acounts <= #TCQ acounts + 32;\n\n      else if (NUM_DQ_PINS >= 128 && NUM_DQ_PINS < 256 )\n         acounts <= #TCQ acounts + 64;\n         \n\nend\n\nassign    adata = {DWIDTH/32{acounts[31:0]}};\nend                   \nendgenerate\n\n \n\n\n\n\n\n\n\ngenerate\n\n\nif (EYE_TEST == \"TRUE\")  begin : d_clk_en1\nassign data_clk_en = 1'b1;\nend \nendgenerate\n\ngenerate\nif (EYE_TEST == \"FALSE\")  begin : d_clk_en2\nassign data_clk_en = fifo_rdy_i && data_rdy_i && user_burst_cnt > 6'd1;\nend \nendgenerate\n\ngenerate\nif (DATA_PATTERN == \"DGEN_PRBS\"  || DATA_PATTERN == \"DGEN_ALL\")  begin : PRBS_PATTERN\n       \n\n\n\n\ndata_prbs_gen #\n  (\n    .PRBS_WIDTH (32),  \n    .SEED_WIDTH (32),\n    .EYE_TEST   (EYE_TEST)\n   )\n   data_prbs_gen\n  (\n   .clk_i            (clk_i),\n   .rst_i            (rst_i),\n   .clk_en           (data_clk_en),\n   \n   .prbs_fseed_i     (prbs_fseed_i),\n   .prbs_seed_init   (cmd_startE),\n   .prbs_seed_i      ({m_addr_i[6],m_addr_i[31],m_addr_i[8],m_addr_i[22],m_addr_i[9],m_addr_i[24],m_addr_i[21],m_addr_i[23],\n                       m_addr_i[18],m_addr_i[10],m_addr_i[20],m_addr_i[17],m_addr_i[13],m_addr_i[16],m_addr_i[12],m_addr_i[4],\n                       m_addr_i[15:0]}),\n   .prbs_o           (prbs_data)\n\n  );       \nend        \nendgenerate\n\n\nendmodule \n\n</code>"
                },
                {
                    "type": "text",
                    "text": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
                },
                {
                    "type": "text",
                    "text": "Module name: v6_data_gen. Module specification: This module is a data generator for memory interface testing, capable of producing various data patterns including address-based, PRBS (Pseudo-Random Binary Sequence), walking 1's/0's, neighbor, and fixed patterns. It supports different data widths and burst lengths. The module takes inputs such as clock (clk_i), reset (rst_i), PRBS seed (prbs_fseed_i), data mode (data_mode_i), address (addr_i), and control signals. It outputs generated data (data_o) based on the selected mode. Internally, it uses signals like prbs_data for PRBS generation, acounts for address-based patterns, and w1data for walking 1's/0's patterns. The module is divided into sections for different pattern generations, including PRBS, address-based, walking 1's"
                }
            ]
        }
    ]
}