/*
 * This file was autogenerated
 * DO NOT EDIT
 * (C) 2015-2016 Renesas Electronics Europe, LTD
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 * this list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 * this list of conditions and the following disclaimer in the documentation
 * and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef __RZN1_IRQ_H__
#define __RZN1_IRQ_H__

#define RZN1_IRQ_ADC			0
#define RZN1_IRQ_I2C0			1
#define RZN1_IRQ_I2C1			2
#define RZN1_IRQ_SAFETY_FILTERING	3
#define RZN1_IRQ_SGPIO0			4
#define RZN1_IRQ_SGPIO1			5
#define RZN1_IRQ_UART0			6
#define RZN1_IRQ_UART1			7
#define RZN1_IRQ_UART2			8
#define RZN1_IRQ_DELTASIGMA		9
#define RZN1_IRQ_PWMPTO			10
#define RZN1_IRQ_ECC_4MB		11
#define RZN1_IRQ_ECC_2MB		12
#define RZN1_IRQ_CM3_LOCKUP		13
#define RZN1_IRQ_CM3_TRING_0		14
#define RZN1_IRQ_CM3_TRING_1		15
#define RZN1_IRQ_HWRTOS_BRAMERR		16
#define RZN1_IRQ_HWRTOS_BUFDMA		17
#define RZN1_IRQ_HWRTOS_BUFDMAERR	18
#define RZN1_IRQ_HWRTOS_ETHMII		19
#define RZN1_IRQ_HWRTOS_ETHPAUSE	20
#define RZN1_IRQ_HWRTOS_ETHRXDERR	21
#define RZN1_IRQ_HWRTOS_ETHRXDMA	22
#define RZN1_IRQ_HWRTOS_ETHRXERR	23
#define RZN1_IRQ_HWRTOS_ETHRXFIFO	24
#define RZN1_IRQ_HWRTOS_ETHTX		25
#define RZN1_IRQ_HWRTOS_ETHTXDERR	26
#define RZN1_IRQ_HWRTOS_ETHTXDMA	27
#define RZN1_IRQ_HWRTOS_ETHTXFIFO	28
#define RZN1_IRQ_HWRTOS_ETHTXFIFOERR	29
#define RZN1_IRQ_HWRTOS			30
#define RZN1_IRQ_HWRTOS_MACDMARXFRM	31
#define RZN1_IRQ_HWRTOS_TM_LPI_AST	32
#define RZN1_IRQ_HWRTOS_TM_LPI_DEAST	33
#define RZN1_IRQ_SBD0			34
#define RZN1_IRQ_LPI0			35
#define RZN1_IRQ_PMT0			36
#define RZN1_IRQ_SBD1			37
#define RZN1_IRQ_LPI1			38
#define RZN1_IRQ_PMT1			39
#define RZN1_IRQ_SWITCHDLR		40
#define RZN1_IRQ_SWITCH			42
#define RZN1_IRQ_SWITCHPRP		43
#define RZN1_IRQ_ETHSWHUB		44
#define RZN1_IRQ_ETHSWPTRN		45
#define RZN1_IRQ_CAT_RST		46
#define RZN1_IRQ_CAT_SYNC_0		47
#define RZN1_IRQ_CAT_SYNC_1		48
#define RZN1_IRQ_CAT_WDT		49	/* shared */
#define RZN1_IRQ_S3_DIVCLK		49	/* shared */
#define RZN1_IRQ_CAT_EOF		50	/* shared */
#define RZN1_IRQ_S3_CONCLK		50	/* shared */
#define RZN1_IRQ_HSR_PTP		50	/* shared */
#define RZN1_IRQ_CAT_SOF		51	/* shared */
#define RZN1_IRQ_S3_0			51	/* shared */
#define RZN1_IRQ_HSR_CPU		51	/* shared */
#define RZN1_IRQ_CAT			52	/* shared */
#define RZN1_IRQ_S3_1			52	/* shared */
#define RZN1_IRQ_NOCFIREWALL		53
#define RZN1_IRQ_CRYPTO0		54
#define RZN1_IRQ_CRYPTO1		55
#define RZN1_IRQ_DMA0			56
#define RZN1_IRQ_DMA1			57
#define RZN1_IRQ_NAND			58
#define RZN1_IRQ_IPCM_0			59
#define RZN1_IRQ_IPCM_1			60
#define RZN1_IRQ_IPCM_2			61
#define RZN1_IRQ_MSEBIM			62
#define RZN1_IRQ_MSEBIS			63
#define RZN1_IRQ_QSPI0			64
#define RZN1_IRQ_QSPI1			65
#define RZN1_IRQ_RTCATINTAL		66
#define RZN1_IRQ_RTCATINTR		67
#define RZN1_IRQ_RTCATINT1S		68
#define RZN1_IRQ_SDIO0			69
#define RZN1_IRQ_SDIO0_WKUP		70
#define RZN1_IRQ_SDIO1			71
#define RZN1_IRQ_SDIO1_WKUP		72
#define RZN1_IRQ_WATCHDOG_RESETN_0	73
#define RZN1_IRQ_WATCHDOG_RESETN_1	74
#define RZN1_IRQ_WATCHDOG_CM3_RESETN	75
#define RZN1_IRQ_DDRSUB			76
#define RZN1_IRQ_USBF_EPC		77
#define RZN1_IRQ_USBF			78
#define RZN1_IRQ_USBH_BIND		79
#define RZN1_IRQ_SPI0			80
#define RZN1_IRQ_SPI1			81
#define RZN1_IRQ_SPI2			82
#define RZN1_IRQ_SPI3			83
#define RZN1_IRQ_SPI4			84
#define RZN1_IRQ_SPI5			85
#define RZN1_IRQ_UART3			86
#define RZN1_IRQ_UART4			87
#define RZN1_IRQ_UART5			88
#define RZN1_IRQ_UART6			89
#define RZN1_IRQ_UART7			90
#define RZN1_IRQ_SGPIO2			91
#define RZN1_IRQ_SGPIO3			92
#define RZN1_IRQ_SGPIO4			93
#define RZN1_IRQ_RSV			94
#define RZN1_IRQ_CAN0			95
#define RZN1_IRQ_CAN1			96
#define RZN1_IRQ_LCD			97
#define RZN1_IRQ_WATCHDOGSAFE0		100
#define RZN1_IRQ_WATCHDOGSAFE1		101
#define RZN1_IRQ_RESET			102
#define RZN1_IRQ_GPIO_0			103
#define RZN1_IRQ_GPIO_1			104
#define RZN1_IRQ_GPIO_2			105
#define RZN1_IRQ_GPIO_3			106
#define RZN1_IRQ_GPIO_4			107
#define RZN1_IRQ_GPIO_5			108
#define RZN1_IRQ_GPIO_6			109
#define RZN1_IRQ_GPIO_7			110
#define RZN1_IRQ_TIMER0_0		112
#define RZN1_IRQ_TIMER0_1		113
#define RZN1_IRQ_TIMER0_2		114
#define RZN1_IRQ_TIMER0_3		115
#define RZN1_IRQ_TIMER0_4		116
#define RZN1_IRQ_TIMER0_5		117
#define RZN1_IRQ_TIMER0_6		118
#define RZN1_IRQ_TIMER0_7		119
#define RZN1_IRQ_TIMER1_0		120
#define RZN1_IRQ_TIMER1_1		121
#define RZN1_IRQ_TIMER1_2		122
#define RZN1_IRQ_TIMER1_3		123
#define RZN1_IRQ_TIMER1_4		124
#define RZN1_IRQ_TIMER1_5		125
#define RZN1_IRQ_TIMER1_6		126
#define RZN1_IRQ_TIMER1_7		127
#define RZN1_IRQ_NAXIERRIRQ		155
#define RZN1_IRQ_NCTIIRQ_0		156
#define RZN1_IRQ_NCTIIRQ_1		157
#define RZN1_IRQ_NPMUIRQ_0		158
#define RZN1_IRQ_NPMUIRQ_1		159

#endif /* __RZN1_IRQ_H__ */
