Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Andy\OneDrive\2019F\ECE241\Project_v22_testNios\cpu.qsys --block-symbol-file --output-directory=C:\Users\Andy\OneDrive\2019F\ECE241\Project_v22_testNios\cpu --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Project_v22_testNios/cpu.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 18.0]
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_gen2 18.0]
Progress: Parameterizing module cpu
Progress: Adding enable [altera_avalon_pio 18.0]
Progress: Parameterizing module enable
Progress: Adding input1 [altera_avalon_pio 18.0]
Progress: Parameterizing module input1
Progress: Adding input2 [altera_avalon_pio 18.0]
Progress: Parameterizing module input2
Progress: Adding input3 [altera_avalon_pio 18.0]
Progress: Parameterizing module input3
Progress: Adding input4 [altera_avalon_pio 18.0]
Progress: Parameterizing module input4
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2
Progress: Adding output_x [altera_avalon_pio 18.0]
Progress: Parameterizing module output_x
Progress: Adding output_y [altera_avalon_pio 18.0]
Progress: Parameterizing module output_y
Progress: Adding ready [altera_avalon_pio 18.0]
Progress: Parameterizing module ready
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.enable: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.input1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.input2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.input3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.input4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Andy\OneDrive\2019F\ECE241\Project_v22_testNios\cpu.qsys --synthesis=VERILOG --output-directory=C:\Users\Andy\OneDrive\2019F\ECE241\Project_v22_testNios\cpu\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Project_v22_testNios/cpu.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 18.0]
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_gen2 18.0]
Progress: Parameterizing module cpu
Progress: Adding enable [altera_avalon_pio 18.0]
Progress: Parameterizing module enable
Progress: Adding input1 [altera_avalon_pio 18.0]
Progress: Parameterizing module input1
Progress: Adding input2 [altera_avalon_pio 18.0]
Progress: Parameterizing module input2
Progress: Adding input3 [altera_avalon_pio 18.0]
Progress: Parameterizing module input3
Progress: Adding input4 [altera_avalon_pio 18.0]
Progress: Parameterizing module input4
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2
Progress: Adding output_x [altera_avalon_pio 18.0]
Progress: Parameterizing module output_x
Progress: Adding output_y [altera_avalon_pio 18.0]
Progress: Parameterizing module output_y
Progress: Adding ready [altera_avalon_pio 18.0]
Progress: Parameterizing module ready
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.enable: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.input1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.input2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.input3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.input4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: cpu: Generating cpu "cpu" for QUARTUS_SYNTH
Info: cpu: "cpu" instantiated altera_nios2_gen2 "cpu"
Info: enable: Starting RTL generation for module 'cpu_enable'
Info: enable:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_enable --dir=C:/Users/Andy/AppData/Local/Temp/alt8224_5516034415236590057.dir/0002_enable_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Andy/AppData/Local/Temp/alt8224_5516034415236590057.dir/0002_enable_gen//cpu_enable_component_configuration.pl  --do_build_sim=0  ]
Info: enable: Done RTL generation for module 'cpu_enable'
Info: enable: "cpu" instantiated altera_avalon_pio "enable"
Info: input1: Starting RTL generation for module 'cpu_input1'
Info: input1:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_input1 --dir=C:/Users/Andy/AppData/Local/Temp/alt8224_5516034415236590057.dir/0003_input1_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Andy/AppData/Local/Temp/alt8224_5516034415236590057.dir/0003_input1_gen//cpu_input1_component_configuration.pl  --do_build_sim=0  ]
Info: input1: Done RTL generation for module 'cpu_input1'
Info: input1: "cpu" instantiated altera_avalon_pio "input1"
Info: jtag_uart: Starting RTL generation for module 'cpu_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag_uart --dir=C:/Users/Andy/AppData/Local/Temp/alt8224_5516034415236590057.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Andy/AppData/Local/Temp/alt8224_5516034415236590057.dir/0004_jtag_uart_gen//cpu_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'cpu_jtag_uart'
Info: jtag_uart: "cpu" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_memory2: Starting RTL generation for module 'cpu_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_onchip_memory2 --dir=C:/Users/Andy/AppData/Local/Temp/alt8224_5516034415236590057.dir/0005_onchip_memory2_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Andy/AppData/Local/Temp/alt8224_5516034415236590057.dir/0005_onchip_memory2_gen//cpu_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'cpu_onchip_memory2'
Info: onchip_memory2: "cpu" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: output_x: Starting RTL generation for module 'cpu_output_x'
Info: output_x:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_output_x --dir=C:/Users/Andy/AppData/Local/Temp/alt8224_5516034415236590057.dir/0006_output_x_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Andy/AppData/Local/Temp/alt8224_5516034415236590057.dir/0006_output_x_gen//cpu_output_x_component_configuration.pl  --do_build_sim=0  ]
Info: output_x: Done RTL generation for module 'cpu_output_x'
Info: output_x: "cpu" instantiated altera_avalon_pio "output_x"
Info: ready: Starting RTL generation for module 'cpu_ready'
Info: ready:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_ready --dir=C:/Users/Andy/AppData/Local/Temp/alt8224_5516034415236590057.dir/0007_ready_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Andy/AppData/Local/Temp/alt8224_5516034415236590057.dir/0007_ready_gen//cpu_ready_component_configuration.pl  --do_build_sim=0  ]
Info: ready: Done RTL generation for module 'cpu_ready'
Info: ready: "cpu" instantiated altera_avalon_pio "ready"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "cpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "cpu" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "cpu" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'cpu_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=cpu_cpu_cpu --dir=C:/Users/Andy/AppData/Local/Temp/alt8224_5516034415236590057.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/Andy/AppData/Local/Temp/alt8224_5516034415236590057.dir/0010_cpu_gen//cpu_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.11.24 12:16:39 (*) Starting Nios II generation
Info: cpu: # 2019.11.24 12:16:39 (*)   Checking for plaintext license.
Info: cpu: # 2019.11.24 12:16:40 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/
Info: cpu: # 2019.11.24 12:16:40 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.11.24 12:16:40 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.11.24 12:16:40 (*)   Plaintext license not found.
Info: cpu: # 2019.11.24 12:16:40 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.11.24 12:16:40 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.11.24 12:16:40 (*)   Creating all objects for CPU
Info: cpu: # 2019.11.24 12:16:41 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.11.24 12:16:41 (*)   Creating plain-text RTL
Info: cpu: # 2019.11.24 12:16:42 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'cpu_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Andy/OneDrive/2019F/ECE241/Project_v22_testNios/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Andy/OneDrive/2019F/ECE241/Project_v22_testNios/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Andy/OneDrive/2019F/ECE241/Project_v22_testNios/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: cpu: Done "cpu" with 30 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
