// Seed: 1998224511
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_1.id_3 = 0;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_4(
      .id_0(1), .id_1(id_3 | -1 - 1)
  );
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  id_7(
      .id_0(id_3),
      .id_1(1),
      .id_2(1 - id_3),
      .id_3(1),
      .id_4(),
      .id_5(1'b0 - id_1),
      .id_6(1),
      .id_7(1),
      .id_8(1),
      .id_9(id_3),
      .id_10(1),
      .id_11()
  );
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_1,
      id_6
  );
  wire id_8;
endmodule
