// Seed: 1414907327
module module_0 (
    input wor id_0,
    input wand id_1,
    input supply0 id_2,
    input uwire id_3,
    input uwire id_4
);
endmodule
module module_1 #(
    parameter id_13 = 32'd26,
    parameter id_20 = 32'd8,
    parameter id_8  = 32'd2
) (
    output tri id_0,
    output wor id_1,
    input wor id_2,
    input supply1 id_3,
    output wor id_4,
    input supply1 id_5,
    output tri1 id_6,
    input tri1 id_7[~  id_13  |  id_20 : id_8],
    input wand _id_8,
    output logic id_9,
    input tri0 id_10,
    output tri1 id_11,
    input supply1 id_12,
    output tri0 _id_13,
    input wor id_14,
    input wire id_15,
    input wand id_16,
    output uwire id_17,
    input supply0 id_18,
    input supply0 id_19,
    input tri _id_20
);
  always
    if (1 - 1 | 1)
      @(id_19) begin : LABEL_0
        id_9 <= id_20;
      end
  module_0 modCall_1 (
      id_3,
      id_19,
      id_18,
      id_19,
      id_19
  );
  assign modCall_1.id_4 = 0;
endmodule
