// Seed: 3838854337
module module_0 (
    output uwire id_0,
    input wor id_1,
    output supply0 id_2,
    input uwire id_3
);
  assign id_0 = -1 ? id_1 : 1;
  wor id_5;
  assign id_5 = 1'b0 ? id_5 | 1'b0 : id_3;
  logic id_6;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd7,
    parameter id_7  = 32'd18
) (
    input tri id_0,
    output tri id_1,
    input tri id_2,
    input tri0 id_3,
    output supply0 id_4
    , id_17,
    input supply1 id_5,
    output tri1 id_6,
    input uwire _id_7,
    output tri1 id_8,
    input tri1 id_9,
    output wor id_10,
    input wire _id_11,
    output supply1 id_12,
    input supply1 id_13,
    input uwire id_14
    , id_18,
    output wor id_15
);
  assign id_12 = id_14;
  logic [id_11 : id_7] id_19 = 1;
  module_0 modCall_1 (
      id_15,
      id_2,
      id_4,
      id_13
  );
  wire id_20;
endmodule
