TimeQuest Timing Analyzer report for top
Fri May 19 20:44:40 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 13. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 14. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 15. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 16. Hold: 'clk'
 17. Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 18. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 19. Recovery: 'rs232_rx'
 20. Recovery: 'clk'
 21. Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 22. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 23. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 24. Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 25. Removal: 'clk'
 26. Removal: 'rs232_rx'
 27. Setup Transfers
 28. Hold Transfers
 29. Recovery Transfers
 30. Removal Transfers
 31. Report TCCS
 32. Report RSKM
 33. Unconstrained Paths Summary
 34. Clock Status Summary
 35. Unconstrained Input Ports
 36. Unconstrained Output Ports
 37. Unconstrained Input Ports
 38. Unconstrained Output Ports
 39. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM570T100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; Clock Name                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                       ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; clk                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }       ;
; rs232_rx                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                  ;
; speed_select:speed_select|buad_clk_rx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg } ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ctrl:spi_ctrl_instance|spi_clk }        ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Fmax Summary                                                                    ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 70.2 MHz   ; 70.2 MHz        ; speed_select:speed_select|buad_clk_rx_reg ;      ;
; 80.59 MHz  ; 80.59 MHz       ; clk                                       ;      ;
; 117.29 MHz ; 117.29 MHz      ; spi_ctrl:spi_ctrl_instance|spi_clk        ;      ;
; 441.11 MHz ; 441.11 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg       ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Setup Summary                                                       ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; clk                                       ; -11.409 ; -1227.830     ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -7.526  ; -246.395      ;
; speed_select:speed_select|buad_clk_rx_reg ; -6.622  ; -99.924       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; -1.267  ; -1.267        ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg ; -2.102 ; -15.845       ;
; clk                                       ; -1.922 ; -1.922        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.684  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 1.713  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; rs232_rx                                  ; -3.881 ; -3.881        ;
; clk                                       ; -3.804 ; -298.336      ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -2.351 ; -72.296       ;
; speed_select:speed_select|buad_clk_rx_reg ; 1.217  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Removal Summary                                                    ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg ; -1.271 ; -1.271        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.536  ; 0.000         ;
; clk                                       ; 2.998  ; 0.000         ;
; rs232_rx                                  ; 4.327  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.289 ; -2.289        ;
; rs232_rx                                  ; -2.289 ; -2.289        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.234  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 0.234  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                                                                         ;
+---------+------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.409 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.076     ;
; -11.409 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.076     ;
; -11.409 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.076     ;
; -11.409 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.076     ;
; -11.409 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.076     ;
; -11.409 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.076     ;
; -11.409 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.076     ;
; -11.409 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.076     ;
; -11.357 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.024     ;
; -11.357 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.024     ;
; -11.357 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.024     ;
; -11.357 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.024     ;
; -11.357 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.024     ;
; -11.357 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.024     ;
; -11.357 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.024     ;
; -11.357 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.024     ;
; -11.305 ; Rx_cmd[23]                                                 ; linkPMH                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.972     ;
; -11.251 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.918     ;
; -11.251 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.918     ;
; -11.251 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.918     ;
; -11.251 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.918     ;
; -11.251 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.918     ;
; -11.251 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.918     ;
; -11.251 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.918     ;
; -11.251 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.918     ;
; -11.242 ; Rx_cmd[3]                                                  ; spi_rst                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.909     ;
; -11.237 ; Rx_cmd[23]                                                 ; spi_rst                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.904     ;
; -11.151 ; Rx_cmd[21]                                                 ; linkPMH                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.818     ;
; -11.083 ; Rx_cmd[21]                                                 ; spi_rst                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.750     ;
; -11.055 ; Rx_cmd[3]                                                  ; spi_slave_rst_cpha0                                     ; clk          ; clk         ; 1.000        ; 0.000      ; 11.722     ;
; -11.054 ; Rx_cmd[3]                                                  ; enable_pwm_out                                          ; clk          ; clk         ; 1.000        ; 0.000      ; 11.721     ;
; -11.053 ; Rx_cmd[3]                                                  ; linkDSM                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.720     ;
; -11.050 ; Rx_cmd[23]                                                 ; spi_slave_rst_cpha0                                     ; clk          ; clk         ; 1.000        ; 0.000      ; 11.717     ;
; -11.049 ; Rx_cmd[23]                                                 ; enable_pwm_out                                          ; clk          ; clk         ; 1.000        ; 0.000      ; 11.716     ;
; -11.048 ; Rx_cmd[23]                                                 ; linkDSM                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.715     ;
; -11.013 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.680     ;
; -11.013 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.680     ;
; -11.013 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.680     ;
; -11.013 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.680     ;
; -11.013 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.680     ;
; -11.013 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.680     ;
; -11.013 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.680     ;
; -11.013 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.680     ;
; -11.004 ; Rx_cmd[3]                                                  ; spi_slave_rst_b2b                                       ; clk          ; clk         ; 1.000        ; 0.000      ; 11.671     ;
; -11.003 ; Rx_cmd[3]                                                  ; linkEMB                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.670     ;
; -10.999 ; Rx_cmd[23]                                                 ; spi_slave_rst_b2b                                       ; clk          ; clk         ; 1.000        ; 0.000      ; 11.666     ;
; -10.998 ; Rx_cmd[23]                                                 ; linkEMB                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.665     ;
; -10.912 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.579     ;
; -10.912 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.579     ;
; -10.912 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.579     ;
; -10.912 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.579     ;
; -10.912 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.579     ;
; -10.912 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.579     ;
; -10.912 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.579     ;
; -10.912 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.579     ;
; -10.896 ; Rx_cmd[21]                                                 ; spi_slave_rst_cpha0                                     ; clk          ; clk         ; 1.000        ; 0.000      ; 11.563     ;
; -10.895 ; Rx_cmd[21]                                                 ; enable_pwm_out                                          ; clk          ; clk         ; 1.000        ; 0.000      ; 11.562     ;
; -10.894 ; Rx_cmd[21]                                                 ; linkDSM                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.561     ;
; -10.881 ; Rx_cmd[3]                                                  ; linkPMH                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.548     ;
; -10.851 ; Rx_cmd[23]                                                 ; linkPWM                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.518     ;
; -10.849 ; Rx_cmd[23]                                                 ; linkGII                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.516     ;
; -10.845 ; Rx_cmd[21]                                                 ; spi_slave_rst_b2b                                       ; clk          ; clk         ; 1.000        ; 0.000      ; 11.512     ;
; -10.844 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.511     ;
; -10.844 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.511     ;
; -10.844 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.511     ;
; -10.844 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.511     ;
; -10.844 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.511     ;
; -10.844 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.511     ;
; -10.844 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.511     ;
; -10.844 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.511     ;
; -10.844 ; Rx_cmd[21]                                                 ; linkEMB                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.511     ;
; -10.746 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.413     ;
; -10.746 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.413     ;
; -10.746 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.413     ;
; -10.746 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.413     ;
; -10.746 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.413     ;
; -10.746 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.413     ;
; -10.746 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.413     ;
; -10.746 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.413     ;
; -10.743 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.410     ;
; -10.743 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.410     ;
; -10.743 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.410     ;
; -10.743 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.410     ;
; -10.743 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.410     ;
; -10.743 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.410     ;
; -10.743 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.410     ;
; -10.743 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.410     ;
; -10.742 ; Rx_cmd[3]                                                  ; linkPWM                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.409     ;
; -10.722 ; Rx_cmd[15]                                                 ; linkPMH                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.389     ;
; -10.697 ; Rx_cmd[21]                                                 ; linkPWM                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.364     ;
; -10.695 ; Rx_cmd[21]                                                 ; linkGII                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.362     ;
; -10.691 ; Rx_cmd[3]                                                  ; linkDSS                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.358     ;
; -10.686 ; Rx_cmd[3]                                                  ; led~reg0                                                ; clk          ; clk         ; 1.000        ; 0.000      ; 11.353     ;
; -10.686 ; Rx_cmd[23]                                                 ; linkDSS                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 11.353     ;
; -10.681 ; Rx_cmd[23]                                                 ; led~reg0                                                ; clk          ; clk         ; 1.000        ; 0.000      ; 11.348     ;
; -10.680 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.347     ;
; -10.680 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.347     ;
; -10.680 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.347     ;
; -10.680 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.347     ;
; -10.680 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.347     ;
+---------+------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -7.526 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.193      ;
; -7.526 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.193      ;
; -7.526 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.193      ;
; -7.526 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.193      ;
; -7.526 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.193      ;
; -7.526 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.193      ;
; -7.526 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.193      ;
; -7.526 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.193      ;
; -7.055 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.722      ;
; -7.055 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.722      ;
; -7.055 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.722      ;
; -7.055 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.722      ;
; -7.055 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.722      ;
; -7.055 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.722      ;
; -7.055 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.722      ;
; -7.055 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.722      ;
; -6.928 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.595      ;
; -6.928 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.595      ;
; -6.928 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.595      ;
; -6.928 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.595      ;
; -6.928 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.595      ;
; -6.928 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.595      ;
; -6.928 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.595      ;
; -6.928 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.595      ;
; -6.754 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.421      ;
; -6.754 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.421      ;
; -6.754 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.421      ;
; -6.754 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.421      ;
; -6.754 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.421      ;
; -6.754 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.421      ;
; -6.754 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.421      ;
; -6.754 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.421      ;
; -6.739 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.406      ;
; -6.739 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.406      ;
; -6.739 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.406      ;
; -6.739 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.406      ;
; -6.739 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.406      ;
; -6.739 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.406      ;
; -6.739 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.406      ;
; -6.739 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.406      ;
; -6.729 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.396      ;
; -6.499 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.166      ;
; -6.499 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.166      ;
; -6.499 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.166      ;
; -6.499 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.166      ;
; -6.499 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.166      ;
; -6.499 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.166      ;
; -6.499 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.166      ;
; -6.499 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.166      ;
; -6.499 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.166      ;
; -6.499 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.166      ;
; -6.499 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.166      ;
; -6.499 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.166      ;
; -6.499 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.166      ;
; -6.499 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.166      ;
; -6.499 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.166      ;
; -6.499 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.166      ;
; -6.470 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.137      ;
; -6.470 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.137      ;
; -6.470 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.137      ;
; -6.470 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.137      ;
; -6.470 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.137      ;
; -6.470 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.137      ;
; -6.470 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.137      ;
; -6.470 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.137      ;
; -6.428 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.095      ;
; -6.428 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.095      ;
; -6.428 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.095      ;
; -6.428 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.095      ;
; -6.428 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.095      ;
; -6.428 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.095      ;
; -6.428 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.095      ;
; -6.428 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.095      ;
; -6.406 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.073      ;
; -6.388 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.055      ;
; -6.388 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.055      ;
; -6.388 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.055      ;
; -6.388 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.055      ;
; -6.388 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.055      ;
; -6.388 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.055      ;
; -6.388 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.055      ;
; -6.388 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.055      ;
; -6.365 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.032      ;
; -6.351 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.018      ;
; -6.320 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.987      ;
; -6.320 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.987      ;
; -6.320 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.987      ;
; -6.320 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.987      ;
; -6.320 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.987      ;
; -6.320 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.987      ;
; -6.320 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.987      ;
; -6.320 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.987      ;
; -6.319 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.986      ;
; -6.319 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.986      ;
; -6.319 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.986      ;
; -6.319 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.986      ;
; -6.319 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.986      ;
; -6.319 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.986      ;
; -6.319 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.986      ;
; -6.319 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.986      ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -6.622 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.789      ;
; -6.296 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.463      ;
; -6.100 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.267      ;
; -5.908 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.075      ;
; -5.847 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.014      ;
; -5.651 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.818      ;
; -5.651 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.818      ;
; -5.651 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.818      ;
; -5.651 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.818      ;
; -5.651 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.818      ;
; -5.651 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.818      ;
; -5.651 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.818      ;
; -5.521 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.688      ;
; -5.472 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.639      ;
; -5.470 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.637      ;
; -5.451 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.618      ;
; -5.430 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.597      ;
; -5.430 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.597      ;
; -5.325 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.492      ;
; -5.325 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.492      ;
; -5.325 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.492      ;
; -5.325 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.492      ;
; -5.325 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.492      ;
; -5.325 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.492      ;
; -5.325 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.492      ;
; -5.280 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.447      ;
; -5.279 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.446      ;
; -5.129 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.296      ;
; -5.129 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.296      ;
; -5.129 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.296      ;
; -5.129 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.296      ;
; -5.129 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.296      ;
; -5.129 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.296      ;
; -5.129 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.296      ;
; -5.120 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.287      ;
; -4.954 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.121      ;
; -4.953 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.120      ;
; -4.937 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.104      ;
; -4.937 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.104      ;
; -4.937 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.104      ;
; -4.937 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.104      ;
; -4.937 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.104      ;
; -4.937 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.104      ;
; -4.937 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.104      ;
; -4.874 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.041      ;
; -4.872 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.039      ;
; -4.853 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.020      ;
; -4.853 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.020      ;
; -4.807 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.974      ;
; -4.807 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.974      ;
; -4.770 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.937      ;
; -4.770 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.937      ;
; -4.764 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.931      ;
; -4.327 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.494      ;
; -4.167 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.334      ;
; -4.163 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.330      ;
; -4.145 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.312      ;
; -4.047 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.214      ;
; -3.930 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.097      ;
; -3.845 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.012      ;
; -3.790 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.957      ;
; -3.700 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.867      ;
; -3.675 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.842      ;
; -3.575 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.742      ;
; -3.545 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.712      ;
; -3.543 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.710      ;
; -3.033 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.700      ;
; -2.970 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.137      ;
; -2.772 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.439      ;
; -2.761 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.428      ;
; -2.722 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.389      ;
; -2.614 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.281      ;
; -2.607 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.774      ;
; -2.428 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.095      ;
; -2.381 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.048      ;
; -2.317 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.984      ;
; -2.198 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.865      ;
; -2.063 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.730      ;
; -2.046 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.713      ;
; -1.886 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.553      ;
; -1.880 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.547      ;
; -1.877 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.544      ;
; -1.855 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.522      ;
; -1.814 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.481      ;
; -1.800 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.467      ;
; -1.799 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.466      ;
; -1.798 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.465      ;
; -1.785 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.452      ;
; -1.709 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.376      ;
; -1.564 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.231      ;
; -1.555 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.222      ;
; -1.548 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.215      ;
; -1.547 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.214      ;
; -1.358 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.025      ;
; -1.358 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.025      ;
; -1.338 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.005      ;
; -1.330 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.997      ;
; -1.315 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.982      ;
; -1.289 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.956      ;
; -1.194 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.861      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.267 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.934      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.102 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.272      ; 3.767      ;
; -2.102 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.272      ; 3.767      ;
; -2.102 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.272      ; 3.767      ;
; -2.102 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.272      ; 3.767      ;
; -2.102 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.272      ; 3.767      ;
; -2.102 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.272      ; 3.767      ;
; -2.102 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.272      ; 3.767      ;
; -1.602 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.272      ; 3.767      ;
; -1.602 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.272      ; 3.767      ;
; -1.602 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.272      ; 3.767      ;
; -1.602 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.272      ; 3.767      ;
; -1.602 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.272      ; 3.767      ;
; -1.602 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.272      ; 3.767      ;
; -1.602 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.272      ; 3.767      ;
; -1.131 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.272      ; 4.738      ;
; -0.631 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.272      ; 4.738      ;
; 0.228  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.272      ; 5.721      ;
; 0.462  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.272      ; 5.955      ;
; 0.659  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.272      ; 6.152      ;
; 0.661  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.272      ; 6.154      ;
; 0.728  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.272      ; 5.721      ;
; 0.765  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.272      ; 6.258      ;
; 0.814  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.272      ; 6.307      ;
; 0.818  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.272      ; 6.311      ;
; 0.962  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.272      ; 5.955      ;
; 0.980  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.272      ; 6.473      ;
; 1.159  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.272      ; 6.152      ;
; 1.161  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.272      ; 6.154      ;
; 1.265  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.272      ; 6.258      ;
; 1.314  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.272      ; 6.307      ;
; 1.318  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.272      ; 6.311      ;
; 1.480  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.272      ; 6.473      ;
; 1.640  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.861      ;
; 1.735  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.956      ;
; 1.761  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.982      ;
; 1.776  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.997      ;
; 1.784  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.005      ;
; 1.804  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.025      ;
; 1.804  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.025      ;
; 1.993  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.214      ;
; 1.994  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.215      ;
; 2.001  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.222      ;
; 2.010  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.231      ;
; 2.155  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.376      ;
; 2.231  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.452      ;
; 2.244  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.465      ;
; 2.245  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.466      ;
; 2.246  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.467      ;
; 2.260  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.481      ;
; 2.301  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.522      ;
; 2.323  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.544      ;
; 2.326  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.547      ;
; 2.332  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.553      ;
; 2.492  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.713      ;
; 2.509  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.730      ;
; 2.644  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.865      ;
; 2.763  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.984      ;
; 2.827  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.048      ;
; 2.874  ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.095      ;
; 3.053  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.774      ;
; 3.060  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.281      ;
; 3.168  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.389      ;
; 3.207  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.428      ;
; 3.218  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.439      ;
; 3.224  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.945      ;
; 3.393  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.114      ;
; 3.416  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.137      ;
; 3.479  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.700      ;
; 3.564  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.285      ;
; 3.565  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.286      ;
; 3.569  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.290      ;
; 3.576  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.297      ;
; 3.756  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.477      ;
; 3.870  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.591      ;
; 3.888  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.609      ;
; 3.989  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.710      ;
; 3.991  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.712      ;
; 3.996  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.717      ;
; 4.121  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.842      ;
; 4.146  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.867      ;
; 4.218  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.939      ;
; 4.336  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.057      ;
; 4.371  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.092      ;
; 4.534  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.255      ;
; 4.606  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.327      ;
; 4.609  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.330      ;
; 4.641  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.362      ;
; 4.773  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.494      ;
; 5.081  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.802      ;
; 5.164  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.885      ;
; 5.210  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.931      ;
; 5.264  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.985      ;
; 5.318  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.039      ;
; 5.383  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.104      ;
; 5.383  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.104      ;
; 5.383  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.104      ;
; 5.383  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.104      ;
; 5.383  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.104      ;
; 5.383  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.104      ;
; 5.383  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.104      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -1.922 ; spi_ctrl:spi_ctrl_instance|spi_clk                             ; spi_ctrl:spi_ctrl_instance|spi_clk                             ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; 0.000        ; 3.681      ; 2.356      ;
; -1.422 ; spi_ctrl:spi_ctrl_instance|spi_clk                             ; spi_ctrl:spi_ctrl_instance|spi_clk                             ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; -0.500       ; 3.681      ; 2.356      ;
; 1.058  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|buad_clk_rx_reg                      ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.336      ;
; 1.078  ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]             ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.299      ;
; 1.379  ; spi_slave_cpha0:spi_slave_cpha0_instance|sselr[0]              ; spi_slave_cpha0:spi_slave_cpha0_instance|sselr[1]              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.600      ;
; 1.395  ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[2] ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[3] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.616      ;
; 1.395  ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[1] ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[2] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.616      ;
; 1.399  ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[0] ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[1] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.620      ;
; 1.401  ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[6] ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[7] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.622      ;
; 1.401  ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[3] ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[4] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.622      ;
; 1.432  ; flag_reg                                                       ; Current.WAIT                                                   ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.783      ; 1.936      ;
; 1.519  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[5]                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.797      ;
; 1.519  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[3]                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.797      ;
; 1.519  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[4]                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.797      ;
; 1.519  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[0]                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.797      ;
; 1.519  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[1]                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.797      ;
; 1.519  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[2]                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.797      ;
; 1.558  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|buad_clk_rx_reg                      ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.336      ;
; 1.640  ; Buff_temp[22]                                                  ; Buff_temp[22]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.861      ;
; 1.641  ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]                  ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.862      ;
; 1.645  ; spi_slave_cpha0:spi_slave_cpha0_instance|sckr[0]               ; spi_slave_cpha0:spi_slave_cpha0_instance|sckr[1]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.866      ;
; 1.646  ; Flag_temp                                                      ; Current.S1                                                     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.867      ;
; 1.650  ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[0]              ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[1]              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.871      ;
; 1.655  ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[5] ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[6] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.876      ;
; 1.655  ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[4] ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[5] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.876      ;
; 1.659  ; Buff_temp[16]                                                  ; Buff_temp[16]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.880      ;
; 1.661  ; Buff_temp[8]                                                   ; Buff_temp[8]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.882      ;
; 1.661  ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.882      ;
; 1.665  ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.886      ;
; 1.666  ; spi_slave_b2b:spi_slave_b2b_instance|cnt[5]                    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.887      ;
; 1.668  ; Buff_temp[10]                                                  ; Buff_temp[10]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.889      ;
; 1.671  ; Buff_temp[3]                                                   ; Buff_temp[11]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.892      ;
; 1.677  ; Buff_temp[10]                                                  ; Buff_temp[18]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.898      ;
; 1.691  ; Buff_temp[15]                                                  ; Buff_temp[15]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.912      ;
; 1.694  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]                 ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.915      ;
; 1.696  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]                 ; spi_slave_b2b:spi_slave_b2b_instance|byte_received             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.917      ;
; 1.898  ; Buff_temp[20]                                                  ; Buff_temp[20]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.119      ;
; 1.898  ; spi_ctrl:spi_ctrl_instance|rst_count[0]                        ; spi_ctrl:spi_ctrl_instance|rst_count[0]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.119      ;
; 1.907  ; Buff_temp[23]                                                  ; Buff_temp[23]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.128      ;
; 1.911  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]         ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.132      ;
; 1.911  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]         ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.132      ;
; 1.912  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[9]                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.190      ;
; 1.912  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[8]                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.190      ;
; 1.912  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[12]                           ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.190      ;
; 1.912  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[10]                           ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.190      ;
; 1.912  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[11]                           ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.190      ;
; 1.912  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[6]                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.190      ;
; 1.912  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[7]                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.190      ;
; 1.918  ; linkPWM                                                        ; linkPWM                                                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.139      ;
; 1.925  ; Buff_temp[21]                                                  ; Buff_temp[21]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.146      ;
; 1.936  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]                 ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.157      ;
; 1.938  ; Buff_temp[12]                                                  ; Buff_temp[12]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.159      ;
; 1.938  ; flag_reg                                                       ; Current.S1                                                     ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.783      ; 2.442      ;
; 1.941  ; flag_reg                                                       ; Current.SAVE                                                   ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.783      ; 2.445      ;
; 1.945  ; Buff_temp[0]                                                   ; Buff_temp[0]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.166      ;
; 1.946  ; Buff_temp[2]                                                   ; Buff_temp[2]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.167      ;
; 1.960  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]                 ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.181      ;
; 1.976  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]                 ; spi_slave_b2b:spi_slave_b2b_instance|byte_received             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.197      ;
; 2.019  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[5]                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.797      ;
; 2.019  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[3]                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.797      ;
; 2.019  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[4]                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.797      ;
; 2.019  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[0]                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.797      ;
; 2.019  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[1]                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.797      ;
; 2.019  ; my_uart_rx:my_uart_rx|rx_enable_reg                            ; speed_select:speed_select|cnt_rx[2]                            ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.797      ;
; 2.048  ; speed_select:speed_select|cnt_rx[12]                           ; speed_select:speed_select|cnt_rx[12]                           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.269      ;
; 2.089  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]         ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.310      ;
; 2.107  ; speed_select:speed_select|cnt_rx[5]                            ; speed_select:speed_select|cnt_rx[5]                            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.108  ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.329      ;
; 2.116  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]        ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.116  ; pwm_out:pwm_out|count_reg[6]                                   ; pwm_out:pwm_out|count_reg[6]                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.116  ; pwm_out:pwm_out|count_reg[16]                                  ; pwm_out:pwm_out|count_reg[16]                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.117  ; Buff_temp[19]                                                  ; Buff_temp[19]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; linkGII                                                        ; linkGII                                                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]        ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; pwm_out:pwm_out|count_reg[13]                                  ; pwm_out:pwm_out|count_reg[13]                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; pwm_out:pwm_out|count_reg[23]                                  ; pwm_out:pwm_out|count_reg[23]                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.118  ; linkGPC                                                        ; linkGPC                                                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.118  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]         ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.119  ; Buff_temp[9]                                                   ; Buff_temp[17]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.340      ;
; 2.124  ; linkPMH                                                        ; linkPMH                                                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.345      ;
; 2.125  ; spi_ctrl:spi_ctrl_instance|clk_count[0]                        ; spi_ctrl:spi_ctrl_instance|clk_count[0]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.126  ; pwm_out:pwm_out|count_reg[7]                                   ; pwm_out:pwm_out|count_reg[7]                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; pwm_out:pwm_out|count_reg[8]                                   ; pwm_out:pwm_out|count_reg[8]                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; pwm_out:pwm_out|count_reg[15]                                  ; pwm_out:pwm_out|count_reg[15]                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; pwm_out:pwm_out|count_reg[17]                                  ; pwm_out:pwm_out|count_reg[17]                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; pwm_out:pwm_out|count_reg[25]                                  ; pwm_out:pwm_out|count_reg[25]                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; pwm_out:pwm_out|count_reg[18]                                  ; pwm_out:pwm_out|count_reg[18]                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; pwm_out:pwm_out|count_reg[3]                                   ; pwm_out:pwm_out|count_reg[3]                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.129  ; spi_slave_b2b:spi_slave_b2b_instance|cnt[1]                    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.350      ;
; 2.130  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]         ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.351      ;
; 2.133  ; pwm_out:pwm_out|count_reg[26]                                  ; pwm_out:pwm_out|count_reg[26]                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.354      ;
; 2.134  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]        ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.134  ; speed_select:speed_select|cnt_rx[6]                            ; speed_select:speed_select|cnt_rx[6]                            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.134  ; spi_ctrl:spi_ctrl_instance|clk_count[1]                        ; spi_ctrl:spi_ctrl_instance|clk_count[1]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.135  ; spi_ctrl:spi_ctrl_instance|rst_count[7]                        ; spi_ctrl:spi_ctrl_instance|rst_count[7]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.136  ; spi_ctrl:spi_ctrl_instance|clk_count[7]                        ; spi_ctrl:spi_ctrl_instance|clk_count[7]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.143  ; speed_select:speed_select|cnt_rx[8]                            ; speed_select:speed_select|cnt_rx[8]                            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.143  ; spi_ctrl:spi_ctrl_instance|rst_count[1]                        ; spi_ctrl:spi_ctrl_instance|rst_count[1]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.144  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]        ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; spi_ctrl:spi_ctrl_instance|clk_count[2]                        ; spi_ctrl:spi_ctrl_instance|clk_count[2]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.684 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.905      ;
; 1.918 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.139      ;
; 1.919 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.140      ;
; 1.935 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.156      ;
; 1.962 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.183      ;
; 2.014 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 3.679      ;
; 2.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.118 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.339      ;
; 2.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.346      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.127 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.127 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.135 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.356      ;
; 2.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.357      ;
; 2.144 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.365      ;
; 2.212 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.433      ;
; 2.221 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.442      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.239 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.460      ;
; 2.240 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.461      ;
; 2.243 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.464      ;
; 2.249 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.470      ;
; 2.249 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.470      ;
; 2.261 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.482      ;
; 2.261 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.482      ;
; 2.262 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.483      ;
; 2.270 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.491      ;
; 2.511 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.732      ;
; 2.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.759      ;
; 2.603 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.824      ;
; 2.614 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.835      ;
; 2.673 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.894      ;
; 2.679 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.900      ;
; 2.948 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.169      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.954 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.619      ;
; 2.954 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.175      ;
; 2.957 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.178      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.959 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.180      ;
; 2.967 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.188      ;
; 2.976 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.197      ;
; 3.059 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.280      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.065 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.730      ;
; 3.068 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.289      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.070 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.291      ;
; 3.078 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.299      ;
; 3.087 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.308      ;
; 3.143 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.364      ;
; 3.152 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.373      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.176 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.841      ;
; 3.179 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.179 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.183 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.404      ;
; 3.187 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.408      ;
; 3.189 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.410      ;
; 3.189 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.410      ;
; 3.189 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.410      ;
; 3.201 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.422      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.287 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.952      ;
; 3.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.511      ;
; 3.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.511      ;
; 3.312 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.533      ;
; 3.313 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.534      ;
; 3.328 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.549      ;
; 3.343 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.564      ;
; 3.356 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.577      ;
; 3.370 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.591      ;
; 3.397 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 5.062      ;
; 3.401 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 5.066      ;
; 3.409 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 5.074      ;
; 3.454 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.675      ;
; 3.481 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.702      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.501 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.722      ;
; 3.501 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.722      ;
; 3.501 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.722      ;
; 3.522 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.743      ;
; 3.522 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.743      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.713 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.934      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -3.881 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; -0.578     ; 3.970      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                                                     ;
+--------+---------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.804 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.471      ;
; -3.804 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[5]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.471      ;
; -3.804 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[4]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.471      ;
; -3.804 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.471      ;
; -3.804 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.471      ;
; -3.804 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.471      ;
; -3.804 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.471      ;
; -3.804 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[2]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.471      ;
; -3.804 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.471      ;
; -3.804 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[1]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.471      ;
; -3.766 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.433      ;
; -3.766 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.433      ;
; -3.766 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.433      ;
; -3.766 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.433      ;
; -3.749 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|sckr[2]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.416      ;
; -3.749 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.416      ;
; -3.749 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.416      ;
; -3.732 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|recived_status            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.399      ;
; -3.732 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.399      ;
; -3.732 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.399      ;
; -3.732 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.399      ;
; -3.732 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.399      ;
; -3.732 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.399      ;
; -3.732 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.399      ;
; -3.732 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.399      ;
; -3.732 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.399      ;
; -3.721 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.388      ;
; -3.721 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.388      ;
; -3.721 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.388      ;
; -3.721 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.388      ;
; -3.678 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|sckr[1]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.345      ;
; -3.678 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|sselr[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.345      ;
; -3.678 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|sckr[0]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.345      ;
; -3.678 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|sselr[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.345      ;
; -3.676 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[7]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.343      ;
; -3.676 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[6]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.343      ;
; -3.665 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|spi_clk                             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.332      ;
; -3.646 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|cs_n                                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.313      ;
; -3.642 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.309      ;
; -3.642 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]                 ; clk          ; clk         ; 1.000        ; 0.000      ; 4.309      ;
; -3.642 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.309      ;
; -3.642 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]                 ; clk          ; clk         ; 1.000        ; 0.000      ; 4.309      ;
; -3.642 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]                 ; clk          ; clk         ; 1.000        ; 0.000      ; 4.309      ;
; -3.642 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.309      ;
; -3.642 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_received             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.309      ;
; -3.612 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.279      ;
; -3.612 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.279      ;
; -3.612 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.279      ;
; -3.612 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.279      ;
; -3.612 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.279      ;
; -3.612 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.279      ;
; -3.612 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.279      ;
; -3.612 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.279      ;
; -3.597 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.264      ;
; -3.597 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.264      ;
; -3.597 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.264      ;
; -3.597 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.264      ;
; -3.567 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_flag                            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.234      ;
; -3.519 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.186      ;
; -3.519 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.186      ;
; -2.990 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.657      ;
; -2.990 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.657      ;
; -2.990 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]                ; clk          ; clk         ; 1.000        ; 0.000      ; 3.657      ;
; -2.948 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[2]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.615      ;
; -2.948 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[3]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.615      ;
; -2.948 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[4]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.615      ;
; -2.948 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[6]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.615      ;
; -2.948 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[5]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.615      ;
; -2.948 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[7]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.615      ;
; -2.948 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[1]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.615      ;
; -2.948 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[0]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.615      ;
; -2.929 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[0]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.596      ;
; -2.926 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.593      ;
; -2.926 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.593      ;
; -2.926 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.593      ;
; -2.926 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.593      ;
; -2.926 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.593      ;
; -2.926 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.593      ;
; -2.926 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.593      ;
; -2.926 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.593      ;
; -2.552 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[2]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.219      ;
; -2.552 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[3]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.219      ;
; -2.552 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[4]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.219      ;
; -2.552 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[5]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.219      ;
; -2.552 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[6]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.219      ;
; -2.552 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[7]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.219      ;
; -2.552 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[1]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.219      ;
+--------+---------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                       ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                  ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -2.351 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.462      ;
; -2.152 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.263      ;
; -2.152 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.263      ;
; -2.152 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.263      ;
; -2.137 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.248      ;
; -2.137 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.248      ;
; -2.137 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.248      ;
; -2.137 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.248      ;
; -2.137 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.248      ;
; -2.132 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.243      ;
; -2.132 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.243      ;
; -2.132 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.243      ;
; -2.132 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.243      ;
; -2.132 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.243      ;
; -2.132 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.243      ;
; -2.132 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.243      ;
; -2.122 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.233      ;
; -2.122 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.233      ;
; -2.122 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.233      ;
; -2.122 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.233      ;
; -2.122 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.233      ;
; -2.122 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.233      ;
; -2.122 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.233      ;
; -2.122 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 4.233      ;
; -1.523 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 3.634      ;
; -1.523 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 3.634      ;
; -1.523 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 3.634      ;
; -1.523 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 3.634      ;
; -1.523 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 3.634      ;
; -1.523 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 3.634      ;
; -1.523 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 3.634      ;
; -1.523 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 3.634      ;
; -1.090 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 3.201      ;
; -1.090 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 3.201      ;
; -1.090 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 3.201      ;
; -1.090 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 3.201      ;
; -1.090 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 3.201      ;
; -1.090 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 3.201      ;
; -1.090 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 3.201      ;
; -1.090 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.444      ; 3.201      ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.217 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 5.272      ; 4.598      ;
; 1.717 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 5.272      ; 4.598      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.271 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.272      ; 4.598      ;
; -0.771 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.272      ; 4.598      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                       ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                  ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 1.536 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 3.201      ;
; 1.536 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 3.201      ;
; 1.536 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 3.201      ;
; 1.536 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 3.201      ;
; 1.536 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 3.201      ;
; 1.536 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 3.201      ;
; 1.536 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 3.201      ;
; 1.536 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 3.201      ;
; 1.969 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 3.634      ;
; 1.969 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 3.634      ;
; 1.969 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 3.634      ;
; 1.969 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 3.634      ;
; 1.969 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 3.634      ;
; 1.969 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 3.634      ;
; 1.969 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 3.634      ;
; 1.969 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 3.634      ;
; 2.568 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.233      ;
; 2.568 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.233      ;
; 2.568 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.233      ;
; 2.568 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.233      ;
; 2.568 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.233      ;
; 2.568 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.233      ;
; 2.568 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.233      ;
; 2.568 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.233      ;
; 2.578 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.243      ;
; 2.578 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.243      ;
; 2.578 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.243      ;
; 2.578 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.243      ;
; 2.578 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.243      ;
; 2.578 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.243      ;
; 2.578 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.243      ;
; 2.583 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.248      ;
; 2.583 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.248      ;
; 2.583 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.248      ;
; 2.583 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.248      ;
; 2.583 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.248      ;
; 2.598 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.263      ;
; 2.598 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.263      ;
; 2.598 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.263      ;
; 2.797 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.444      ; 4.462      ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                                                     ;
+-------+---------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.998 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[2]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.219      ;
; 2.998 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[3]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.219      ;
; 2.998 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[4]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.219      ;
; 2.998 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[5]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.219      ;
; 2.998 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[6]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.219      ;
; 2.998 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[7]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.219      ;
; 2.998 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[1]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.219      ;
; 3.372 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.593      ;
; 3.372 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.593      ;
; 3.372 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.593      ;
; 3.372 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.593      ;
; 3.372 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.593      ;
; 3.372 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.593      ;
; 3.372 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.593      ;
; 3.372 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|byte_data_received[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.593      ;
; 3.375 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_count[0]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.596      ;
; 3.394 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[2]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.615      ;
; 3.394 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[3]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.615      ;
; 3.394 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[4]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.615      ;
; 3.394 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[6]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.615      ;
; 3.394 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[5]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.615      ;
; 3.394 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[7]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.615      ;
; 3.394 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[1]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.615      ;
; 3.394 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|clk_count[0]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.615      ;
; 3.436 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.657      ;
; 3.436 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.657      ;
; 3.436 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]                ; clk          ; clk         ; 0.000        ; 0.000      ; 3.657      ;
; 3.965 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.186      ;
; 3.965 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.186      ;
; 4.013 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|rst_flag                            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.234      ;
; 4.043 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.264      ;
; 4.043 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.264      ;
; 4.043 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.264      ;
; 4.043 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.264      ;
; 4.058 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.279      ;
; 4.058 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.279      ;
; 4.058 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.279      ;
; 4.058 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.279      ;
; 4.058 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.279      ;
; 4.058 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.279      ;
; 4.058 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.279      ;
; 4.058 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.279      ;
; 4.088 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.309      ;
; 4.088 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]                 ; clk          ; clk         ; 0.000        ; 0.000      ; 4.309      ;
; 4.088 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.309      ;
; 4.088 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]                 ; clk          ; clk         ; 0.000        ; 0.000      ; 4.309      ;
; 4.088 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]                 ; clk          ; clk         ; 0.000        ; 0.000      ; 4.309      ;
; 4.088 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.309      ;
; 4.088 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_received             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.309      ;
; 4.092 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|cs_n                                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.313      ;
; 4.111 ; spi_rst             ; spi_ctrl:spi_ctrl_instance|spi_clk                             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.332      ;
; 4.122 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[7]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.343      ;
; 4.122 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[6]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.343      ;
; 4.124 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|sckr[1]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.345      ;
; 4.124 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|sselr[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.345      ;
; 4.124 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|sckr[0]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.345      ;
; 4.124 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|sselr[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.345      ;
; 4.167 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.388      ;
; 4.167 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.388      ;
; 4.167 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.388      ;
; 4.167 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.388      ;
; 4.178 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|recived_status            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.399      ;
; 4.178 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.399      ;
; 4.178 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.399      ;
; 4.178 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.399      ;
; 4.178 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.399      ;
; 4.178 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.399      ;
; 4.178 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.399      ;
; 4.178 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.399      ;
; 4.178 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.399      ;
; 4.195 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|sckr[2]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.416      ;
; 4.195 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.416      ;
; 4.195 ; spi_slave_rst_cpha0 ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.416      ;
; 4.212 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.433      ;
; 4.212 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.433      ;
; 4.212 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.433      ;
; 4.212 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.433      ;
; 4.250 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.471      ;
; 4.250 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[5]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.471      ;
; 4.250 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[4]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.471      ;
; 4.250 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.471      ;
; 4.250 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.471      ;
; 4.250 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.471      ;
; 4.250 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.471      ;
; 4.250 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[2]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.471      ;
; 4.250 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.471      ;
; 4.250 ; spi_slave_rst_b2b   ; spi_slave_b2b:spi_slave_b2b_instance|cnt[1]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.471      ;
+-------+---------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 4.327 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; -0.578     ; 3.970      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 6845     ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 9        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 61       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 616      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 6845     ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 9        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 61       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 616      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 87       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 40       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 87       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 40       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 154   ; 154  ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 26    ; 26   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                       ;
+-------------------------------------------+-------------------------------------------+------+-------------+
; Target                                    ; Clock                                     ; Type ; Status      ;
+-------------------------------------------+-------------------------------------------+------+-------------+
; clk                                       ; clk                                       ; Base ; Constrained ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; Constrained ;
; rs232_rx                                  ; rs232_rx                                  ; Base ; Constrained ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; Base ; Constrained ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; Constrained ;
+-------------------------------------------+-------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BusA[16]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[50]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[83]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[85]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[87]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[91]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BusA[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusC[69]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[83]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[85]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[87]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[91]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BusA[16]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[50]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[83]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[85]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[87]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[91]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BusA[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusC[69]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[83]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[85]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[87]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusD[91]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Fri May 19 20:44:38 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name spi_ctrl:spi_ctrl_instance|spi_clk spi_ctrl:spi_ctrl_instance|spi_clk
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.409
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.409           -1227.830 clk 
    Info (332119):    -7.526            -246.395 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -6.622             -99.924 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -1.267              -1.267 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -2.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.102             -15.845 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -1.922              -1.922 clk 
    Info (332119):     1.684               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     1.713               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case recovery slack is -3.881
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.881              -3.881 rs232_rx 
    Info (332119):    -3.804            -298.336 clk 
    Info (332119):    -2.351             -72.296 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     1.217               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -1.271
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.271              -1.271 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.536               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     2.998               0.000 clk 
    Info (332119):     4.327               0.000 rs232_rx 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.234               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 713 megabytes
    Info: Processing ended: Fri May 19 20:44:40 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


