# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../YODA_Project.srcs/sources_1/ip/FP_Adder/sim/FP_Adder.vhd" \
"../../../../YODA_Project.srcs/sources_1/ip/FP_Multiplier/sim/FP_Multiplier.vhd" \

# Do not sort compile order
nosort
