|fill
CLOCK_50 => CLOCK_50.IN10
KEY[0] => KEY[0].IN10
KEY[1] => KEY[1].IN7
KEY[2] => KEY[2].IN7
KEY[3] => KEY[3].IN7
LEDR[0] <= top:GZUS.port3
LEDR[1] <= top:GZUS.port3
LEDR[2] <= top:GZUS.port3
LEDR[3] <= top2:ASJD.port3
LEDR[4] <= top2:ASJD.port3
LEDR[5] <= top2:ASJD.port3
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
VGA_CLK <= vga_adapter:VGA.VGA_CLK
VGA_HS <= vga_adapter:VGA.VGA_HS
VGA_VS <= vga_adapter:VGA.VGA_VS
VGA_BLANK_N <= vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N <= vga_adapter:VGA.VGA_SYNC
VGA_R[0] <= vga_adapter:VGA.VGA_R
VGA_R[1] <= vga_adapter:VGA.VGA_R
VGA_R[2] <= vga_adapter:VGA.VGA_R
VGA_R[3] <= vga_adapter:VGA.VGA_R
VGA_R[4] <= vga_adapter:VGA.VGA_R
VGA_R[5] <= vga_adapter:VGA.VGA_R
VGA_R[6] <= vga_adapter:VGA.VGA_R
VGA_R[7] <= vga_adapter:VGA.VGA_R
VGA_G[0] <= vga_adapter:VGA.VGA_G
VGA_G[1] <= vga_adapter:VGA.VGA_G
VGA_G[2] <= vga_adapter:VGA.VGA_G
VGA_G[3] <= vga_adapter:VGA.VGA_G
VGA_G[4] <= vga_adapter:VGA.VGA_G
VGA_G[5] <= vga_adapter:VGA.VGA_G
VGA_G[6] <= vga_adapter:VGA.VGA_G
VGA_G[7] <= vga_adapter:VGA.VGA_G
VGA_B[0] <= vga_adapter:VGA.VGA_B
VGA_B[1] <= vga_adapter:VGA.VGA_B
VGA_B[2] <= vga_adapter:VGA.VGA_B
VGA_B[3] <= vga_adapter:VGA.VGA_B
VGA_B[4] <= vga_adapter:VGA.VGA_B
VGA_B[5] <= vga_adapter:VGA.VGA_B
VGA_B[6] <= vga_adapter:VGA.VGA_B
VGA_B[7] <= vga_adapter:VGA.VGA_B
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
GPIO_0[0] => GPIO_0[0].IN1
GPIO_0[1] => GPIO_0[1].IN1
GPIO_0[2] => GPIO_0[2].IN1
GPIO_0[3] => GPIO_0[3].IN1
GPIO_0[4] => ~NO_FANOUT~
GPIO_0[5] => ~NO_FANOUT~
GPIO_0[6] => ~NO_FANOUT~
GPIO_0[7] => ~NO_FANOUT~
GPIO_0[8] => ~NO_FANOUT~
GPIO_0[9] => ~NO_FANOUT~
GPIO_0[10] => ~NO_FANOUT~
GPIO_0[11] => ~NO_FANOUT~
GPIO_0[12] => ~NO_FANOUT~
GPIO_0[13] => ~NO_FANOUT~
GPIO_0[14] => ~NO_FANOUT~
GPIO_0[15] => ~NO_FANOUT~
GPIO_0[16] => ~NO_FANOUT~
GPIO_0[17] => ~NO_FANOUT~
GPIO_0[18] => ~NO_FANOUT~
GPIO_0[19] => ~NO_FANOUT~
GPIO_0[20] => ~NO_FANOUT~
GPIO_0[21] => ~NO_FANOUT~
GPIO_0[22] => ~NO_FANOUT~
GPIO_0[23] => ~NO_FANOUT~
GPIO_0[24] => ~NO_FANOUT~
GPIO_0[25] => ~NO_FANOUT~
GPIO_0[26] => ~NO_FANOUT~
GPIO_0[27] => ~NO_FANOUT~
GPIO_0[28] => ~NO_FANOUT~
GPIO_0[29] => ~NO_FANOUT~
GPIO_0[30] => ~NO_FANOUT~
GPIO_0[31] => ~NO_FANOUT~
GPIO_0[32] => ~NO_FANOUT~
GPIO_0[33] => ~NO_FANOUT~
GPIO_0[34] => ~NO_FANOUT~
GPIO_0[35] => ~NO_FANOUT~
GPIO_1[0] <= NESReader:PRAYERS.port4
GPIO_1[1] <= NESReader:PRAYERS.port4
GPIO_1[2] <= NESReader:DJKHALED.port4
GPIO_1[3] <= NESReader:DJKHALED.port4
GPIO_1[4] <= <GND>
GPIO_1[5] <= <GND>
GPIO_1[6] <= <GND>
GPIO_1[7] <= <GND>
GPIO_1[8] <= <GND>
GPIO_1[9] <= <GND>
GPIO_1[10] <= <GND>
GPIO_1[11] <= <GND>
GPIO_1[12] <= <GND>
GPIO_1[13] <= <GND>
GPIO_1[14] <= <GND>
GPIO_1[15] <= <GND>
GPIO_1[16] <= <GND>
GPIO_1[17] <= <GND>
GPIO_1[18] <= <GND>
GPIO_1[19] <= <GND>
GPIO_1[20] <= <GND>
GPIO_1[21] <= <GND>
GPIO_1[22] <= <GND>
GPIO_1[23] <= <GND>
GPIO_1[24] <= <GND>
GPIO_1[25] <= <GND>
GPIO_1[26] <= <GND>
GPIO_1[27] <= <GND>
GPIO_1[28] <= <GND>
GPIO_1[29] <= <GND>
GPIO_1[30] <= <GND>
GPIO_1[31] <= <GND>
GPIO_1[32] <= <GND>
GPIO_1[33] <= <GND>
GPIO_1[34] <= <GND>
GPIO_1[35] <= <GND>


|fill|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|fill|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|fill|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_1um1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1um1:auto_generated.data_a[0]
data_a[1] => altsyncram_1um1:auto_generated.data_a[1]
data_a[2] => altsyncram_1um1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_1um1:auto_generated.address_a[0]
address_a[1] => altsyncram_1um1:auto_generated.address_a[1]
address_a[2] => altsyncram_1um1:auto_generated.address_a[2]
address_a[3] => altsyncram_1um1:auto_generated.address_a[3]
address_a[4] => altsyncram_1um1:auto_generated.address_a[4]
address_a[5] => altsyncram_1um1:auto_generated.address_a[5]
address_a[6] => altsyncram_1um1:auto_generated.address_a[6]
address_a[7] => altsyncram_1um1:auto_generated.address_a[7]
address_a[8] => altsyncram_1um1:auto_generated.address_a[8]
address_a[9] => altsyncram_1um1:auto_generated.address_a[9]
address_a[10] => altsyncram_1um1:auto_generated.address_a[10]
address_a[11] => altsyncram_1um1:auto_generated.address_a[11]
address_a[12] => altsyncram_1um1:auto_generated.address_a[12]
address_a[13] => altsyncram_1um1:auto_generated.address_a[13]
address_a[14] => altsyncram_1um1:auto_generated.address_a[14]
address_b[0] => altsyncram_1um1:auto_generated.address_b[0]
address_b[1] => altsyncram_1um1:auto_generated.address_b[1]
address_b[2] => altsyncram_1um1:auto_generated.address_b[2]
address_b[3] => altsyncram_1um1:auto_generated.address_b[3]
address_b[4] => altsyncram_1um1:auto_generated.address_b[4]
address_b[5] => altsyncram_1um1:auto_generated.address_b[5]
address_b[6] => altsyncram_1um1:auto_generated.address_b[6]
address_b[7] => altsyncram_1um1:auto_generated.address_b[7]
address_b[8] => altsyncram_1um1:auto_generated.address_b[8]
address_b[9] => altsyncram_1um1:auto_generated.address_b[9]
address_b[10] => altsyncram_1um1:auto_generated.address_b[10]
address_b[11] => altsyncram_1um1:auto_generated.address_b[11]
address_b[12] => altsyncram_1um1:auto_generated.address_b[12]
address_b[13] => altsyncram_1um1:auto_generated.address_b[13]
address_b[14] => altsyncram_1um1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1um1:auto_generated.clock0
clock1 => altsyncram_1um1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_1um1:auto_generated.q_b[0]
q_b[1] <= altsyncram_1um1:auto_generated.q_b[1]
q_b[2] <= altsyncram_1um1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fill|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1um1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => decode_7la:decode2.data[0]
address_a[13] => decode_7la:wren_decode_a.data[0]
address_a[14] => decode_7la:decode2.data[1]
address_a[14] => decode_7la:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_01a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_01a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
q_b[0] <= mux_ifb:mux3.result[0]
q_b[1] <= mux_ifb:mux3.result[1]
q_b[2] <= mux_ifb:mux3.result[2]
wren_a => decode_7la:decode2.enable
wren_a => decode_7la:wren_decode_a.enable


|fill|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1um1:auto_generated|decode_7la:decode2
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|fill|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1um1:auto_generated|decode_01a:rden_decode_b
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|fill|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1um1:auto_generated|decode_7la:wren_decode_a
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|fill|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1um1:auto_generated|mux_ifb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|fill|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|fill|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|fill|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|fill|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|fill|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|fill|gaymemastercontrol:GOD
clock => current_state~1.DATAIN
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
done => next_state.S_RESET1.DATAB
done => next_state.S_RESET2.DATAB
done => Selector0.IN2
done => Selector1.IN2
resetit <= resetit.DB_MAX_OUTPUT_PORT_TYPE
leftEn <= leftEn.DB_MAX_OUTPUT_PORT_TYPE
rightEn <= rightEn.DB_MAX_OUTPUT_PORT_TYPE


|fill|gaymemasterdata:PLEASE
clock => finalbutton[0]~reg0.CLK
clock => finalbutton[1]~reg0.CLK
clock => finalbutton[2]~reg0.CLK
clock => finalbutton[3]~reg0.CLK
resetn => finalbutton.OUTPUTSELECT
resetn => finalbutton.OUTPUTSELECT
resetn => finalbutton.OUTPUTSELECT
resetn => finalbutton.OUTPUTSELECT
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
le => finalbutton.OUTPUTSELECT
le => finalbutton.OUTPUTSELECT
le => finalbutton.OUTPUTSELECT
le => finalbutton.OUTPUTSELECT
re => finalbutton.OUTPUTSELECT
re => finalbutton.OUTPUTSELECT
re => finalbutton.OUTPUTSELECT
re => finalbutton.OUTPUTSELECT
button1[0] => finalbutton.DATAB
button1[1] => finalbutton.DATAB
button1[2] => finalbutton.DATAB
button2[0] => finalbutton.DATAB
button2[1] => finalbutton.DATAB
button2[2] => finalbutton.DATAB
finalbutton[0] <= finalbutton[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
finalbutton[1] <= finalbutton[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
finalbutton[2] <= finalbutton[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
finalbutton[3] <= finalbutton[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fill|colours:WORK
clock => clock.IN1
KEY[0] => KEY[0].IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
resetit => resetit.IN1
enable[0] => enable[0].IN1
enable[1] => enable[1].IN1
enable[2] => enable[2].IN1
enable[3] => enable[3].IN1
x[0] <= x[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
writeEn <= writeEn.DB_MAX_OUTPUT_PORT_TYPE
drawn <= drawn.DB_MAX_OUTPUT_PORT_TYPE


|fill|colours:WORK|choose:buttons
clock => clock.IN17
resetn => resetn.IN1
resetit => resetit.IN1
enable[0] => Decoder0.IN3
enable[0] => Mux0.IN3
enable[0] => Mux1.IN3
enable[0] => Mux2.IN3
enable[1] => Decoder0.IN2
enable[1] => Mux0.IN2
enable[1] => Mux1.IN2
enable[1] => Mux2.IN2
enable[2] => Decoder0.IN1
enable[2] => Mux0.IN1
enable[2] => Mux1.IN1
enable[2] => Mux2.IN1
enable[3] => Decoder0.IN0
enable[3] => Mux0.IN0
enable[3] => Mux1.IN0
enable[3] => Mux2.IN0
enable[3] => x.OUTPUTSELECT
enable[3] => x.OUTPUTSELECT
enable[3] => x.OUTPUTSELECT
enable[3] => x.OUTPUTSELECT
enable[3] => x.OUTPUTSELECT
enable[3] => x.OUTPUTSELECT
enable[3] => x.OUTPUTSELECT
enable[3] => x.OUTPUTSELECT
colour[0] <= colour[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[0] <= x[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
writeEn <= writeEn.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE


|fill|colours:WORK|choose:buttons|loopCommand:coordinates
clock => go.CLK
clock => done~reg0.CLK
clock => counter_y[0]~reg0.CLK
clock => counter_y[1]~reg0.CLK
clock => counter_y[2]~reg0.CLK
clock => counter_y[3]~reg0.CLK
clock => counter_y[4]~reg0.CLK
clock => counter_y[5]~reg0.CLK
clock => counter_y[6]~reg0.CLK
clock => counter_x[0]~reg0.CLK
clock => counter_x[1]~reg0.CLK
clock => counter_x[2]~reg0.CLK
clock => counter_x[3]~reg0.CLK
clock => counter_x[4]~reg0.CLK
clock => counter_x[5]~reg0.CLK
clock => counter_x[6]~reg0.CLK
clock => counter_x[7]~reg0.CLK
clock => counter[0]~reg0.CLK
clock => counter[1]~reg0.CLK
clock => counter[2]~reg0.CLK
clock => counter[3]~reg0.CLK
clock => counter[4]~reg0.CLK
clock => counter[5]~reg0.CLK
clock => counter[6]~reg0.CLK
clock => counter[7]~reg0.CLK
clock => counter[8]~reg0.CLK
clock => counter[9]~reg0.CLK
clock => counter[10]~reg0.CLK
clock => counter[11]~reg0.CLK
enable => counter_x.OUTPUTSELECT
enable => counter_x.OUTPUTSELECT
enable => counter_x.OUTPUTSELECT
enable => counter_x.OUTPUTSELECT
enable => counter_x.OUTPUTSELECT
enable => counter_x.OUTPUTSELECT
enable => counter_x.OUTPUTSELECT
enable => counter_x.OUTPUTSELECT
enable => counter_y.OUTPUTSELECT
enable => counter_y.OUTPUTSELECT
enable => counter_y.OUTPUTSELECT
enable => counter_y.OUTPUTSELECT
enable => counter_y.OUTPUTSELECT
enable => counter_y.OUTPUTSELECT
enable => counter_y.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => go.OUTPUTSELECT
resetn => go.ACLR
resetn => done~reg0.ACLR
resetn => counter_y[0]~reg0.ACLR
resetn => counter_y[1]~reg0.ACLR
resetn => counter_y[2]~reg0.ACLR
resetn => counter_y[3]~reg0.ACLR
resetn => counter_y[4]~reg0.ACLR
resetn => counter_y[5]~reg0.ACLR
resetn => counter_y[6]~reg0.ACLR
resetn => counter_x[0]~reg0.ACLR
resetn => counter_x[1]~reg0.ACLR
resetn => counter_x[2]~reg0.ACLR
resetn => counter_x[3]~reg0.ACLR
resetn => counter_x[4]~reg0.ACLR
resetn => counter_x[5]~reg0.ACLR
resetn => counter_x[6]~reg0.ACLR
resetn => counter_x[7]~reg0.ACLR
resetn => counter[0]~reg0.ACLR
resetn => counter[1]~reg0.ACLR
resetn => counter[2]~reg0.ACLR
resetn => counter[3]~reg0.ACLR
resetn => counter[4]~reg0.ACLR
resetn => counter[5]~reg0.ACLR
resetn => counter[6]~reg0.ACLR
resetn => counter[7]~reg0.ACLR
resetn => counter[8]~reg0.ACLR
resetn => counter[9]~reg0.ACLR
resetn => counter[10]~reg0.ACLR
resetn => counter[11]~reg0.ACLR
resetit => done.OUTPUTSELECT
counter[0] <= counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[4] <= counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[5] <= counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[6] <= counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[7] <= counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[8] <= counter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[9] <= counter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[10] <= counter[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[11] <= counter[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_x[0] <= counter_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_x[1] <= counter_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_x[2] <= counter_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_x[3] <= counter_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_x[4] <= counter_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_x[5] <= counter_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_x[6] <= counter_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_x[7] <= counter_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_y[0] <= counter_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_y[1] <= counter_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_y[2] <= counter_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_y[3] <= counter_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_y[4] <= counter_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_y[5] <= counter_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_y[6] <= counter_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fill|colours:WORK|choose:buttons|leftRight:p1R
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|fill|colours:WORK|choose:buttons|leftRight:p1R|altsyncram:altsyncram_component
wren_a => altsyncram_9dq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_9dq1:auto_generated.data_a[0]
data_a[1] => altsyncram_9dq1:auto_generated.data_a[1]
data_a[2] => altsyncram_9dq1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9dq1:auto_generated.address_a[0]
address_a[1] => altsyncram_9dq1:auto_generated.address_a[1]
address_a[2] => altsyncram_9dq1:auto_generated.address_a[2]
address_a[3] => altsyncram_9dq1:auto_generated.address_a[3]
address_a[4] => altsyncram_9dq1:auto_generated.address_a[4]
address_a[5] => altsyncram_9dq1:auto_generated.address_a[5]
address_a[6] => altsyncram_9dq1:auto_generated.address_a[6]
address_a[7] => altsyncram_9dq1:auto_generated.address_a[7]
address_a[8] => altsyncram_9dq1:auto_generated.address_a[8]
address_a[9] => altsyncram_9dq1:auto_generated.address_a[9]
address_a[10] => altsyncram_9dq1:auto_generated.address_a[10]
address_a[11] => altsyncram_9dq1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9dq1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9dq1:auto_generated.q_a[0]
q_a[1] <= altsyncram_9dq1:auto_generated.q_a[1]
q_a[2] <= altsyncram_9dq1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fill|colours:WORK|choose:buttons|leftRight:p1R|altsyncram:altsyncram_component|altsyncram_9dq1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|fill|colours:WORK|choose:buttons|leftLeft:p1L
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|fill|colours:WORK|choose:buttons|leftLeft:p1L|altsyncram:altsyncram_component
wren_a => altsyncram_m9q1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m9q1:auto_generated.data_a[0]
data_a[1] => altsyncram_m9q1:auto_generated.data_a[1]
data_a[2] => altsyncram_m9q1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m9q1:auto_generated.address_a[0]
address_a[1] => altsyncram_m9q1:auto_generated.address_a[1]
address_a[2] => altsyncram_m9q1:auto_generated.address_a[2]
address_a[3] => altsyncram_m9q1:auto_generated.address_a[3]
address_a[4] => altsyncram_m9q1:auto_generated.address_a[4]
address_a[5] => altsyncram_m9q1:auto_generated.address_a[5]
address_a[6] => altsyncram_m9q1:auto_generated.address_a[6]
address_a[7] => altsyncram_m9q1:auto_generated.address_a[7]
address_a[8] => altsyncram_m9q1:auto_generated.address_a[8]
address_a[9] => altsyncram_m9q1:auto_generated.address_a[9]
address_a[10] => altsyncram_m9q1:auto_generated.address_a[10]
address_a[11] => altsyncram_m9q1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m9q1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m9q1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m9q1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m9q1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fill|colours:WORK|choose:buttons|leftLeft:p1L|altsyncram:altsyncram_component|altsyncram_m9q1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|fill|colours:WORK|choose:buttons|leftDown:p1D
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|fill|colours:WORK|choose:buttons|leftDown:p1D|altsyncram:altsyncram_component
wren_a => altsyncram_5aq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5aq1:auto_generated.data_a[0]
data_a[1] => altsyncram_5aq1:auto_generated.data_a[1]
data_a[2] => altsyncram_5aq1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5aq1:auto_generated.address_a[0]
address_a[1] => altsyncram_5aq1:auto_generated.address_a[1]
address_a[2] => altsyncram_5aq1:auto_generated.address_a[2]
address_a[3] => altsyncram_5aq1:auto_generated.address_a[3]
address_a[4] => altsyncram_5aq1:auto_generated.address_a[4]
address_a[5] => altsyncram_5aq1:auto_generated.address_a[5]
address_a[6] => altsyncram_5aq1:auto_generated.address_a[6]
address_a[7] => altsyncram_5aq1:auto_generated.address_a[7]
address_a[8] => altsyncram_5aq1:auto_generated.address_a[8]
address_a[9] => altsyncram_5aq1:auto_generated.address_a[9]
address_a[10] => altsyncram_5aq1:auto_generated.address_a[10]
address_a[11] => altsyncram_5aq1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5aq1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5aq1:auto_generated.q_a[0]
q_a[1] <= altsyncram_5aq1:auto_generated.q_a[1]
q_a[2] <= altsyncram_5aq1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fill|colours:WORK|choose:buttons|leftDown:p1D|altsyncram:altsyncram_component|altsyncram_5aq1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|fill|colours:WORK|choose:buttons|leftUp:p1U
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|fill|colours:WORK|choose:buttons|leftUp:p1U|altsyncram:altsyncram_component
wren_a => altsyncram_rcp1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rcp1:auto_generated.data_a[0]
data_a[1] => altsyncram_rcp1:auto_generated.data_a[1]
data_a[2] => altsyncram_rcp1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rcp1:auto_generated.address_a[0]
address_a[1] => altsyncram_rcp1:auto_generated.address_a[1]
address_a[2] => altsyncram_rcp1:auto_generated.address_a[2]
address_a[3] => altsyncram_rcp1:auto_generated.address_a[3]
address_a[4] => altsyncram_rcp1:auto_generated.address_a[4]
address_a[5] => altsyncram_rcp1:auto_generated.address_a[5]
address_a[6] => altsyncram_rcp1:auto_generated.address_a[6]
address_a[7] => altsyncram_rcp1:auto_generated.address_a[7]
address_a[8] => altsyncram_rcp1:auto_generated.address_a[8]
address_a[9] => altsyncram_rcp1:auto_generated.address_a[9]
address_a[10] => altsyncram_rcp1:auto_generated.address_a[10]
address_a[11] => altsyncram_rcp1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rcp1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rcp1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rcp1:auto_generated.q_a[1]
q_a[2] <= altsyncram_rcp1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fill|colours:WORK|choose:buttons|leftUp:p1U|altsyncram:altsyncram_component|altsyncram_rcp1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|fill|colours:WORK|choose:buttons|leftStrt:p1ST
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|fill|colours:WORK|choose:buttons|leftStrt:p1ST|altsyncram:altsyncram_component
wren_a => altsyncram_67q1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_67q1:auto_generated.data_a[0]
data_a[1] => altsyncram_67q1:auto_generated.data_a[1]
data_a[2] => altsyncram_67q1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_67q1:auto_generated.address_a[0]
address_a[1] => altsyncram_67q1:auto_generated.address_a[1]
address_a[2] => altsyncram_67q1:auto_generated.address_a[2]
address_a[3] => altsyncram_67q1:auto_generated.address_a[3]
address_a[4] => altsyncram_67q1:auto_generated.address_a[4]
address_a[5] => altsyncram_67q1:auto_generated.address_a[5]
address_a[6] => altsyncram_67q1:auto_generated.address_a[6]
address_a[7] => altsyncram_67q1:auto_generated.address_a[7]
address_a[8] => altsyncram_67q1:auto_generated.address_a[8]
address_a[9] => altsyncram_67q1:auto_generated.address_a[9]
address_a[10] => altsyncram_67q1:auto_generated.address_a[10]
address_a[11] => altsyncram_67q1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_67q1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_67q1:auto_generated.q_a[0]
q_a[1] <= altsyncram_67q1:auto_generated.q_a[1]
q_a[2] <= altsyncram_67q1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fill|colours:WORK|choose:buttons|leftStrt:p1ST|altsyncram:altsyncram_component|altsyncram_67q1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|fill|colours:WORK|choose:buttons|leftSel:p1SL
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|fill|colours:WORK|choose:buttons|leftSel:p1SL|altsyncram:altsyncram_component
wren_a => altsyncram_f6q1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f6q1:auto_generated.data_a[0]
data_a[1] => altsyncram_f6q1:auto_generated.data_a[1]
data_a[2] => altsyncram_f6q1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_f6q1:auto_generated.address_a[0]
address_a[1] => altsyncram_f6q1:auto_generated.address_a[1]
address_a[2] => altsyncram_f6q1:auto_generated.address_a[2]
address_a[3] => altsyncram_f6q1:auto_generated.address_a[3]
address_a[4] => altsyncram_f6q1:auto_generated.address_a[4]
address_a[5] => altsyncram_f6q1:auto_generated.address_a[5]
address_a[6] => altsyncram_f6q1:auto_generated.address_a[6]
address_a[7] => altsyncram_f6q1:auto_generated.address_a[7]
address_a[8] => altsyncram_f6q1:auto_generated.address_a[8]
address_a[9] => altsyncram_f6q1:auto_generated.address_a[9]
address_a[10] => altsyncram_f6q1:auto_generated.address_a[10]
address_a[11] => altsyncram_f6q1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f6q1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f6q1:auto_generated.q_a[0]
q_a[1] <= altsyncram_f6q1:auto_generated.q_a[1]
q_a[2] <= altsyncram_f6q1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fill|colours:WORK|choose:buttons|leftSel:p1SL|altsyncram:altsyncram_component|altsyncram_f6q1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|fill|colours:WORK|choose:buttons|leftB:p1B
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|fill|colours:WORK|choose:buttons|leftB:p1B|altsyncram:altsyncram_component
wren_a => altsyncram_fvp1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fvp1:auto_generated.data_a[0]
data_a[1] => altsyncram_fvp1:auto_generated.data_a[1]
data_a[2] => altsyncram_fvp1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fvp1:auto_generated.address_a[0]
address_a[1] => altsyncram_fvp1:auto_generated.address_a[1]
address_a[2] => altsyncram_fvp1:auto_generated.address_a[2]
address_a[3] => altsyncram_fvp1:auto_generated.address_a[3]
address_a[4] => altsyncram_fvp1:auto_generated.address_a[4]
address_a[5] => altsyncram_fvp1:auto_generated.address_a[5]
address_a[6] => altsyncram_fvp1:auto_generated.address_a[6]
address_a[7] => altsyncram_fvp1:auto_generated.address_a[7]
address_a[8] => altsyncram_fvp1:auto_generated.address_a[8]
address_a[9] => altsyncram_fvp1:auto_generated.address_a[9]
address_a[10] => altsyncram_fvp1:auto_generated.address_a[10]
address_a[11] => altsyncram_fvp1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fvp1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fvp1:auto_generated.q_a[0]
q_a[1] <= altsyncram_fvp1:auto_generated.q_a[1]
q_a[2] <= altsyncram_fvp1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fill|colours:WORK|choose:buttons|leftB:p1B|altsyncram:altsyncram_component|altsyncram_fvp1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|fill|colours:WORK|choose:buttons|leftA:p1A
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|fill|colours:WORK|choose:buttons|leftA:p1A|altsyncram:altsyncram_component
wren_a => altsyncram_cvp1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cvp1:auto_generated.data_a[0]
data_a[1] => altsyncram_cvp1:auto_generated.data_a[1]
data_a[2] => altsyncram_cvp1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvp1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvp1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvp1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvp1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvp1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvp1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvp1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvp1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvp1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvp1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvp1:auto_generated.address_a[10]
address_a[11] => altsyncram_cvp1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvp1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvp1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvp1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvp1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fill|colours:WORK|choose:buttons|leftA:p1A|altsyncram:altsyncram_component|altsyncram_cvp1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|fill|colours:WORK|choose:buttons|rightRight:p2R
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|fill|colours:WORK|choose:buttons|rightRight:p2R|altsyncram:altsyncram_component
wren_a => altsyncram_sgq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_sgq1:auto_generated.data_a[0]
data_a[1] => altsyncram_sgq1:auto_generated.data_a[1]
data_a[2] => altsyncram_sgq1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sgq1:auto_generated.address_a[0]
address_a[1] => altsyncram_sgq1:auto_generated.address_a[1]
address_a[2] => altsyncram_sgq1:auto_generated.address_a[2]
address_a[3] => altsyncram_sgq1:auto_generated.address_a[3]
address_a[4] => altsyncram_sgq1:auto_generated.address_a[4]
address_a[5] => altsyncram_sgq1:auto_generated.address_a[5]
address_a[6] => altsyncram_sgq1:auto_generated.address_a[6]
address_a[7] => altsyncram_sgq1:auto_generated.address_a[7]
address_a[8] => altsyncram_sgq1:auto_generated.address_a[8]
address_a[9] => altsyncram_sgq1:auto_generated.address_a[9]
address_a[10] => altsyncram_sgq1:auto_generated.address_a[10]
address_a[11] => altsyncram_sgq1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sgq1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sgq1:auto_generated.q_a[0]
q_a[1] <= altsyncram_sgq1:auto_generated.q_a[1]
q_a[2] <= altsyncram_sgq1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fill|colours:WORK|choose:buttons|rightRight:p2R|altsyncram:altsyncram_component|altsyncram_sgq1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|fill|colours:WORK|choose:buttons|rightLeft:p2L
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|fill|colours:WORK|choose:buttons|rightLeft:p2L|altsyncram:altsyncram_component
wren_a => altsyncram_cdq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cdq1:auto_generated.data_a[0]
data_a[1] => altsyncram_cdq1:auto_generated.data_a[1]
data_a[2] => altsyncram_cdq1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cdq1:auto_generated.address_a[0]
address_a[1] => altsyncram_cdq1:auto_generated.address_a[1]
address_a[2] => altsyncram_cdq1:auto_generated.address_a[2]
address_a[3] => altsyncram_cdq1:auto_generated.address_a[3]
address_a[4] => altsyncram_cdq1:auto_generated.address_a[4]
address_a[5] => altsyncram_cdq1:auto_generated.address_a[5]
address_a[6] => altsyncram_cdq1:auto_generated.address_a[6]
address_a[7] => altsyncram_cdq1:auto_generated.address_a[7]
address_a[8] => altsyncram_cdq1:auto_generated.address_a[8]
address_a[9] => altsyncram_cdq1:auto_generated.address_a[9]
address_a[10] => altsyncram_cdq1:auto_generated.address_a[10]
address_a[11] => altsyncram_cdq1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cdq1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cdq1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cdq1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cdq1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fill|colours:WORK|choose:buttons|rightLeft:p2L|altsyncram:altsyncram_component|altsyncram_cdq1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|fill|colours:WORK|choose:buttons|rightDown:p2D
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|fill|colours:WORK|choose:buttons|rightDown:p2D|altsyncram:altsyncram_component
wren_a => altsyncram_mdq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mdq1:auto_generated.data_a[0]
data_a[1] => altsyncram_mdq1:auto_generated.data_a[1]
data_a[2] => altsyncram_mdq1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mdq1:auto_generated.address_a[0]
address_a[1] => altsyncram_mdq1:auto_generated.address_a[1]
address_a[2] => altsyncram_mdq1:auto_generated.address_a[2]
address_a[3] => altsyncram_mdq1:auto_generated.address_a[3]
address_a[4] => altsyncram_mdq1:auto_generated.address_a[4]
address_a[5] => altsyncram_mdq1:auto_generated.address_a[5]
address_a[6] => altsyncram_mdq1:auto_generated.address_a[6]
address_a[7] => altsyncram_mdq1:auto_generated.address_a[7]
address_a[8] => altsyncram_mdq1:auto_generated.address_a[8]
address_a[9] => altsyncram_mdq1:auto_generated.address_a[9]
address_a[10] => altsyncram_mdq1:auto_generated.address_a[10]
address_a[11] => altsyncram_mdq1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mdq1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mdq1:auto_generated.q_a[0]
q_a[1] <= altsyncram_mdq1:auto_generated.q_a[1]
q_a[2] <= altsyncram_mdq1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fill|colours:WORK|choose:buttons|rightDown:p2D|altsyncram:altsyncram_component|altsyncram_mdq1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|fill|colours:WORK|choose:buttons|rightUp:p2U
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|fill|colours:WORK|choose:buttons|rightUp:p2U|altsyncram:altsyncram_component
wren_a => altsyncram_37q1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_37q1:auto_generated.data_a[0]
data_a[1] => altsyncram_37q1:auto_generated.data_a[1]
data_a[2] => altsyncram_37q1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_37q1:auto_generated.address_a[0]
address_a[1] => altsyncram_37q1:auto_generated.address_a[1]
address_a[2] => altsyncram_37q1:auto_generated.address_a[2]
address_a[3] => altsyncram_37q1:auto_generated.address_a[3]
address_a[4] => altsyncram_37q1:auto_generated.address_a[4]
address_a[5] => altsyncram_37q1:auto_generated.address_a[5]
address_a[6] => altsyncram_37q1:auto_generated.address_a[6]
address_a[7] => altsyncram_37q1:auto_generated.address_a[7]
address_a[8] => altsyncram_37q1:auto_generated.address_a[8]
address_a[9] => altsyncram_37q1:auto_generated.address_a[9]
address_a[10] => altsyncram_37q1:auto_generated.address_a[10]
address_a[11] => altsyncram_37q1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_37q1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_37q1:auto_generated.q_a[0]
q_a[1] <= altsyncram_37q1:auto_generated.q_a[1]
q_a[2] <= altsyncram_37q1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fill|colours:WORK|choose:buttons|rightUp:p2U|altsyncram:altsyncram_component|altsyncram_37q1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|fill|colours:WORK|choose:buttons|rightStrt:p2ST
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|fill|colours:WORK|choose:buttons|rightStrt:p2ST|altsyncram:altsyncram_component
wren_a => altsyncram_naq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_naq1:auto_generated.data_a[0]
data_a[1] => altsyncram_naq1:auto_generated.data_a[1]
data_a[2] => altsyncram_naq1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_naq1:auto_generated.address_a[0]
address_a[1] => altsyncram_naq1:auto_generated.address_a[1]
address_a[2] => altsyncram_naq1:auto_generated.address_a[2]
address_a[3] => altsyncram_naq1:auto_generated.address_a[3]
address_a[4] => altsyncram_naq1:auto_generated.address_a[4]
address_a[5] => altsyncram_naq1:auto_generated.address_a[5]
address_a[6] => altsyncram_naq1:auto_generated.address_a[6]
address_a[7] => altsyncram_naq1:auto_generated.address_a[7]
address_a[8] => altsyncram_naq1:auto_generated.address_a[8]
address_a[9] => altsyncram_naq1:auto_generated.address_a[9]
address_a[10] => altsyncram_naq1:auto_generated.address_a[10]
address_a[11] => altsyncram_naq1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_naq1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_naq1:auto_generated.q_a[0]
q_a[1] <= altsyncram_naq1:auto_generated.q_a[1]
q_a[2] <= altsyncram_naq1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fill|colours:WORK|choose:buttons|rightStrt:p2ST|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|fill|colours:WORK|choose:buttons|rightSel:p2SL
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|fill|colours:WORK|choose:buttons|rightSel:p2SL|altsyncram:altsyncram_component
wren_a => altsyncram_2aq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2aq1:auto_generated.data_a[0]
data_a[1] => altsyncram_2aq1:auto_generated.data_a[1]
data_a[2] => altsyncram_2aq1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2aq1:auto_generated.address_a[0]
address_a[1] => altsyncram_2aq1:auto_generated.address_a[1]
address_a[2] => altsyncram_2aq1:auto_generated.address_a[2]
address_a[3] => altsyncram_2aq1:auto_generated.address_a[3]
address_a[4] => altsyncram_2aq1:auto_generated.address_a[4]
address_a[5] => altsyncram_2aq1:auto_generated.address_a[5]
address_a[6] => altsyncram_2aq1:auto_generated.address_a[6]
address_a[7] => altsyncram_2aq1:auto_generated.address_a[7]
address_a[8] => altsyncram_2aq1:auto_generated.address_a[8]
address_a[9] => altsyncram_2aq1:auto_generated.address_a[9]
address_a[10] => altsyncram_2aq1:auto_generated.address_a[10]
address_a[11] => altsyncram_2aq1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2aq1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2aq1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2aq1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2aq1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fill|colours:WORK|choose:buttons|rightSel:p2SL|altsyncram:altsyncram_component|altsyncram_2aq1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|fill|colours:WORK|choose:buttons|rightB:p2B
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|fill|colours:WORK|choose:buttons|rightB:p2B|altsyncram:altsyncram_component
wren_a => altsyncram_23q1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_23q1:auto_generated.data_a[0]
data_a[1] => altsyncram_23q1:auto_generated.data_a[1]
data_a[2] => altsyncram_23q1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_23q1:auto_generated.address_a[0]
address_a[1] => altsyncram_23q1:auto_generated.address_a[1]
address_a[2] => altsyncram_23q1:auto_generated.address_a[2]
address_a[3] => altsyncram_23q1:auto_generated.address_a[3]
address_a[4] => altsyncram_23q1:auto_generated.address_a[4]
address_a[5] => altsyncram_23q1:auto_generated.address_a[5]
address_a[6] => altsyncram_23q1:auto_generated.address_a[6]
address_a[7] => altsyncram_23q1:auto_generated.address_a[7]
address_a[8] => altsyncram_23q1:auto_generated.address_a[8]
address_a[9] => altsyncram_23q1:auto_generated.address_a[9]
address_a[10] => altsyncram_23q1:auto_generated.address_a[10]
address_a[11] => altsyncram_23q1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_23q1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_23q1:auto_generated.q_a[0]
q_a[1] <= altsyncram_23q1:auto_generated.q_a[1]
q_a[2] <= altsyncram_23q1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fill|colours:WORK|choose:buttons|rightB:p2B|altsyncram:altsyncram_component|altsyncram_23q1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|fill|colours:WORK|choose:buttons|rightA:p2A
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|fill|colours:WORK|choose:buttons|rightA:p2A|altsyncram:altsyncram_component
wren_a => altsyncram_v2q1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_v2q1:auto_generated.data_a[0]
data_a[1] => altsyncram_v2q1:auto_generated.data_a[1]
data_a[2] => altsyncram_v2q1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v2q1:auto_generated.address_a[0]
address_a[1] => altsyncram_v2q1:auto_generated.address_a[1]
address_a[2] => altsyncram_v2q1:auto_generated.address_a[2]
address_a[3] => altsyncram_v2q1:auto_generated.address_a[3]
address_a[4] => altsyncram_v2q1:auto_generated.address_a[4]
address_a[5] => altsyncram_v2q1:auto_generated.address_a[5]
address_a[6] => altsyncram_v2q1:auto_generated.address_a[6]
address_a[7] => altsyncram_v2q1:auto_generated.address_a[7]
address_a[8] => altsyncram_v2q1:auto_generated.address_a[8]
address_a[9] => altsyncram_v2q1:auto_generated.address_a[9]
address_a[10] => altsyncram_v2q1:auto_generated.address_a[10]
address_a[11] => altsyncram_v2q1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v2q1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v2q1:auto_generated.q_a[0]
q_a[1] <= altsyncram_v2q1:auto_generated.q_a[1]
q_a[2] <= altsyncram_v2q1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fill|colours:WORK|choose:buttons|rightA:p2A|altsyncram:altsyncram_component|altsyncram_v2q1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|fill|top:GZUS
KEY[0] => KEY[0].IN3
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN3
go => go.IN3
LEDR[0] <= lfsr:number1.port3
LEDR[1] <= lfsr:number2.port3
LEDR[2] <= lfsr:number3.port3
toBePressed[0] <= lfsr:number1.port3
toBePressed[1] <= lfsr:number2.port3
toBePressed[2] <= lfsr:number3.port3


|fill|top:GZUS|lfsr:number1
clock => num~reg0.CLK
clock => out[0].CLK
clock => out[1].CLK
clock => out[2].CLK
clock => out[3].CLK
clock => out[4].CLK
clock => out[5].CLK
clock => out[6].CLK
clock => out[7].CLK
clock => out[8].CLK
clock => out[9].CLK
clock => out[10].CLK
clock => out[11].CLK
clock => out[12].CLK
clock => out[13].CLK
clock => out[14].CLK
clock => out[15].CLK
resetn => num~reg0.ACLR
resetn => out[0].PRESET
resetn => out[1].ACLR
resetn => out[2].ACLR
resetn => out[3].PRESET
resetn => out[4].ACLR
resetn => out[5].ACLR
resetn => out[6].PRESET
resetn => out[7].ACLR
resetn => out[8].ACLR
resetn => out[9].ACLR
resetn => out[10].PRESET
resetn => out[11].ACLR
resetn => out[12].ACLR
resetn => out[13].ACLR
resetn => out[14].ACLR
resetn => out[15].PRESET
enable => num~reg0.ENA
enable => out[15].ENA
enable => out[14].ENA
enable => out[13].ENA
enable => out[12].ENA
enable => out[11].ENA
enable => out[10].ENA
enable => out[9].ENA
enable => out[8].ENA
enable => out[7].ENA
enable => out[6].ENA
enable => out[5].ENA
enable => out[4].ENA
enable => out[3].ENA
enable => out[2].ENA
enable => out[1].ENA
enable => out[0].ENA
num <= num~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fill|top:GZUS|lfsr:number2
clock => num~reg0.CLK
clock => out[0].CLK
clock => out[1].CLK
clock => out[2].CLK
clock => out[3].CLK
clock => out[4].CLK
clock => out[5].CLK
clock => out[6].CLK
clock => out[7].CLK
clock => out[8].CLK
clock => out[9].CLK
clock => out[10].CLK
clock => out[11].CLK
clock => out[12].CLK
clock => out[13].CLK
clock => out[14].CLK
clock => out[15].CLK
resetn => num~reg0.ACLR
resetn => out[0].PRESET
resetn => out[1].ACLR
resetn => out[2].PRESET
resetn => out[3].ACLR
resetn => out[4].ACLR
resetn => out[5].ACLR
resetn => out[6].PRESET
resetn => out[7].PRESET
resetn => out[8].ACLR
resetn => out[9].PRESET
resetn => out[10].ACLR
resetn => out[11].PRESET
resetn => out[12].ACLR
resetn => out[13].PRESET
resetn => out[14].ACLR
resetn => out[15].PRESET
enable => num~reg0.ENA
enable => out[15].ENA
enable => out[14].ENA
enable => out[13].ENA
enable => out[12].ENA
enable => out[11].ENA
enable => out[10].ENA
enable => out[9].ENA
enable => out[8].ENA
enable => out[7].ENA
enable => out[6].ENA
enable => out[5].ENA
enable => out[4].ENA
enable => out[3].ENA
enable => out[2].ENA
enable => out[1].ENA
enable => out[0].ENA
num <= num~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fill|top:GZUS|lfsr:number3
clock => num~reg0.CLK
clock => out[0].CLK
clock => out[1].CLK
clock => out[2].CLK
clock => out[3].CLK
clock => out[4].CLK
clock => out[5].CLK
clock => out[6].CLK
clock => out[7].CLK
clock => out[8].CLK
clock => out[9].CLK
clock => out[10].CLK
clock => out[11].CLK
clock => out[12].CLK
clock => out[13].CLK
clock => out[14].CLK
clock => out[15].CLK
resetn => num~reg0.ACLR
resetn => out[0].ACLR
resetn => out[1].PRESET
resetn => out[2].ACLR
resetn => out[3].PRESET
resetn => out[4].ACLR
resetn => out[5].PRESET
resetn => out[6].ACLR
resetn => out[7].PRESET
resetn => out[8].PRESET
resetn => out[9].ACLR
resetn => out[10].PRESET
resetn => out[11].PRESET
resetn => out[12].PRESET
resetn => out[13].ACLR
resetn => out[14].ACLR
resetn => out[15].PRESET
enable => num~reg0.ENA
enable => out[15].ENA
enable => out[14].ENA
enable => out[13].ENA
enable => out[12].ENA
enable => out[11].ENA
enable => out[10].ENA
enable => out[9].ENA
enable => out[8].ENA
enable => out[7].ENA
enable => out[6].ENA
enable => out[5].ENA
enable => out[4].ENA
enable => out[3].ENA
enable => out[2].ENA
enable => out[1].ENA
enable => out[0].ENA
num <= num~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fill|top2:ASJD
KEY[0] => KEY[0].IN3
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN3
go => go.IN3
LEDR[0] <= lfsr:number1.port3
LEDR[1] <= lfsr:number2.port3
LEDR[2] <= lfsr:number3.port3
toBePressed[0] <= lfsr:number1.port3
toBePressed[1] <= lfsr:number2.port3
toBePressed[2] <= lfsr:number3.port3


|fill|top2:ASJD|lfsr:number1
clock => num~reg0.CLK
clock => out[0].CLK
clock => out[1].CLK
clock => out[2].CLK
clock => out[3].CLK
clock => out[4].CLK
clock => out[5].CLK
clock => out[6].CLK
clock => out[7].CLK
clock => out[8].CLK
clock => out[9].CLK
clock => out[10].CLK
clock => out[11].CLK
clock => out[12].CLK
clock => out[13].CLK
clock => out[14].CLK
clock => out[15].CLK
resetn => num~reg0.ACLR
resetn => out[0].PRESET
resetn => out[1].ACLR
resetn => out[2].ACLR
resetn => out[3].PRESET
resetn => out[4].ACLR
resetn => out[5].ACLR
resetn => out[6].PRESET
resetn => out[7].ACLR
resetn => out[8].ACLR
resetn => out[9].ACLR
resetn => out[10].PRESET
resetn => out[11].ACLR
resetn => out[12].ACLR
resetn => out[13].ACLR
resetn => out[14].ACLR
resetn => out[15].PRESET
enable => num~reg0.ENA
enable => out[15].ENA
enable => out[14].ENA
enable => out[13].ENA
enable => out[12].ENA
enable => out[11].ENA
enable => out[10].ENA
enable => out[9].ENA
enable => out[8].ENA
enable => out[7].ENA
enable => out[6].ENA
enable => out[5].ENA
enable => out[4].ENA
enable => out[3].ENA
enable => out[2].ENA
enable => out[1].ENA
enable => out[0].ENA
num <= num~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fill|top2:ASJD|lfsr:number2
clock => num~reg0.CLK
clock => out[0].CLK
clock => out[1].CLK
clock => out[2].CLK
clock => out[3].CLK
clock => out[4].CLK
clock => out[5].CLK
clock => out[6].CLK
clock => out[7].CLK
clock => out[8].CLK
clock => out[9].CLK
clock => out[10].CLK
clock => out[11].CLK
clock => out[12].CLK
clock => out[13].CLK
clock => out[14].CLK
clock => out[15].CLK
resetn => num~reg0.ACLR
resetn => out[0].PRESET
resetn => out[1].ACLR
resetn => out[2].PRESET
resetn => out[3].ACLR
resetn => out[4].ACLR
resetn => out[5].ACLR
resetn => out[6].PRESET
resetn => out[7].PRESET
resetn => out[8].ACLR
resetn => out[9].PRESET
resetn => out[10].ACLR
resetn => out[11].PRESET
resetn => out[12].ACLR
resetn => out[13].PRESET
resetn => out[14].ACLR
resetn => out[15].PRESET
enable => num~reg0.ENA
enable => out[15].ENA
enable => out[14].ENA
enable => out[13].ENA
enable => out[12].ENA
enable => out[11].ENA
enable => out[10].ENA
enable => out[9].ENA
enable => out[8].ENA
enable => out[7].ENA
enable => out[6].ENA
enable => out[5].ENA
enable => out[4].ENA
enable => out[3].ENA
enable => out[2].ENA
enable => out[1].ENA
enable => out[0].ENA
num <= num~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fill|top2:ASJD|lfsr:number3
clock => num~reg0.CLK
clock => out[0].CLK
clock => out[1].CLK
clock => out[2].CLK
clock => out[3].CLK
clock => out[4].CLK
clock => out[5].CLK
clock => out[6].CLK
clock => out[7].CLK
clock => out[8].CLK
clock => out[9].CLK
clock => out[10].CLK
clock => out[11].CLK
clock => out[12].CLK
clock => out[13].CLK
clock => out[14].CLK
clock => out[15].CLK
resetn => num~reg0.ACLR
resetn => out[0].ACLR
resetn => out[1].PRESET
resetn => out[2].ACLR
resetn => out[3].PRESET
resetn => out[4].ACLR
resetn => out[5].PRESET
resetn => out[6].ACLR
resetn => out[7].PRESET
resetn => out[8].PRESET
resetn => out[9].ACLR
resetn => out[10].PRESET
resetn => out[11].PRESET
resetn => out[12].PRESET
resetn => out[13].ACLR
resetn => out[14].ACLR
resetn => out[15].PRESET
enable => num~reg0.ENA
enable => out[15].ENA
enable => out[14].ENA
enable => out[13].ENA
enable => out[12].ENA
enable => out[11].ENA
enable => out[10].ENA
enable => out[9].ENA
enable => out[8].ENA
enable => out[7].ENA
enable => out[6].ENA
enable => out[5].ENA
enable => out[4].ENA
enable => out[3].ENA
enable => out[2].ENA
enable => out[1].ENA
enable => out[0].ENA
num <= num~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fill|NESReader:PRAYERS
CLOCK_50 => CLOCK_50.IN1
GPIO_0[0] => GPIO_0[0].IN1
GPIO_0[1] => ~NO_FANOUT~
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
button[0] <= topLOAD:GOLD5.port10
button[1] <= topLOAD:GOLD5.port9
button[2] <= topLOAD:GOLD5.port8
button[3] <= topLOAD:GOLD5.port7
button[4] <= topLOAD:GOLD5.port6
button[5] <= topLOAD:GOLD5.port5
button[6] <= topLOAD:GOLD5.port4
button[7] <= topLOAD:GOLD5.port3
GPIO_1[0] <= topLOAD:GOLD5.port11
GPIO_1[1] <= topLOAD:GOLD5.port12


|fill|NESReader:PRAYERS|topLOAD:GOLD5
CLOCK_50 => CLOCK_50.IN7
GPIO_0 => GPIO_0.IN1
KEY[0] => KEY[0].IN7
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
Ao <= dataPath:diamond1.port13
Bo <= dataPath:diamond1.port14
SELo <= dataPath:diamond1.port15
STRTo <= dataPath:diamond1.port16
UPo <= dataPath:diamond1.port17
DOWNo <= dataPath:diamond1.port18
LEFTo <= dataPath:diamond1.port19
RIGHTo <= dataPath:diamond1.port20
latch_out <= dataPath:diamond1.port11
clock_out <= clock_temp.DB_MAX_OUTPUT_PORT_TYPE


|fill|NESReader:PRAYERS|topLOAD:GOLD5|latch_count:latchcounter
clock => q~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
reset => q~reg0.ACLR
reset => value[0].PRESET
reset => value[1].PRESET
reset => value[2].PRESET
reset => value[3].ACLR
reset => value[4].PRESET
reset => value[5].ACLR
reset => value[6].PRESET
reset => value[7].ACLR
reset => value[8].ACLR
reset => value[9].PRESET
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fill|NESReader:PRAYERS|topLOAD:GOLD5|latch_count:clockcounter
clock => q~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
reset => q~reg0.ACLR
reset => value[0].PRESET
reset => value[1].PRESET
reset => value[2].PRESET
reset => value[3].ACLR
reset => value[4].PRESET
reset => value[5].ACLR
reset => value[6].PRESET
reset => value[7].ACLR
reset => value[8].ACLR
reset => value[9].PRESET
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fill|NESReader:PRAYERS|topLOAD:GOLD5|count7:load_counter
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
enable1 => q.OUTPUTSELECT
enable1 => q.OUTPUTSELECT
enable1 => q.OUTPUTSELECT
enable1 => q.OUTPUTSELECT
enable1 => q.OUTPUTSELECT
enable1 => q.OUTPUTSELECT
enable1 => q.OUTPUTSELECT
enable1 => q.OUTPUTSELECT
enable2 => q.OUTPUTSELECT
enable2 => q.OUTPUTSELECT
enable2 => q.OUTPUTSELECT
enable2 => q.OUTPUTSELECT
enable3 => q.OUTPUTSELECT
enable3 => q.OUTPUTSELECT
enable3 => q.OUTPUTSELECT
enable3 => q.OUTPUTSELECT
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fill|NESReader:PRAYERS|topLOAD:GOLD5|clock_count:delayclock
clock => q~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
reset => q~reg0.ACLR
reset => value[0].PRESET
reset => value[1].PRESET
reset => value[2].ACLR
reset => value[3].PRESET
reset => value[4].ACLR
reset => value[5].PRESET
reset => value[6].ACLR
reset => value[7].ACLR
reset => value[8].PRESET
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fill|NESReader:PRAYERS|topLOAD:GOLD5|clock_count:delayclock2
clock => q~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
reset => q~reg0.ACLR
reset => value[0].PRESET
reset => value[1].PRESET
reset => value[2].ACLR
reset => value[3].PRESET
reset => value[4].ACLR
reset => value[5].PRESET
reset => value[6].ACLR
reset => value[7].ACLR
reset => value[8].PRESET
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fill|NESReader:PRAYERS|topLOAD:GOLD5|control:grandmaster
clock => current_state~1.DATAIN
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
ldCount[0] => LessThan0.IN8
ldCount[1] => LessThan0.IN7
ldCount[2] => LessThan0.IN6
ldCount[3] => LessThan0.IN5
go => next_state.S_WAIT.DATAB
go => Selector1.IN1
go2 => next_state.S_LOAD_BIT.DATAB
go2 => Selector3.IN2
ltchCount => Selector1.IN3
ltchCount => Selector0.IN1
clkCount => next_state.DATAB
clkCount => next_state.DATAB
ld_latch_count <= ld_latch_count.DB_MAX_OUTPUT_PORT_TYPE
ld_latch <= ld_latch.DB_MAX_OUTPUT_PORT_TYPE
ld_a <= ld_a.DB_MAX_OUTPUT_PORT_TYPE
ld_clock_count <= ld_clock_count.DB_MAX_OUTPUT_PORT_TYPE
ld_count_cycle <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ld_clock <= ld_clock.DB_MAX_OUTPUT_PORT_TYPE
ld_bit <= ld_bit.DB_MAX_OUTPUT_PORT_TYPE


|fill|NESReader:PRAYERS|topLOAD:GOLD5|dataPath:diamond1
clock => RIGHT~reg0.CLK
clock => LEFT~reg0.CLK
clock => DOWN~reg0.CLK
clock => UP~reg0.CLK
clock => STRT~reg0.CLK
clock => SEL~reg0.CLK
clock => B~reg0.CLK
clock => A~reg0.CLK
clock => goen2~reg0.CLK
clock => goen~reg0.CLK
clock => clockcounter_enable~reg0.CLK
clock => clock_out~reg0.CLK
clock => latch_out~reg0.CLK
clock => count7_enable~reg0.CLK
clock => latchcounter_enable~reg0.CLK
clock => button_state[0].CLK
clock => button_state[1].CLK
clock => button_state[2].CLK
clock => button_state[3].CLK
clock => button_state[4].CLK
clock => button_state[5].CLK
clock => button_state[6].CLK
clock => button_state[7].CLK
reset => button_state.OUTPUTSELECT
reset => button_state.OUTPUTSELECT
reset => button_state.OUTPUTSELECT
reset => button_state.OUTPUTSELECT
reset => button_state.OUTPUTSELECT
reset => button_state.OUTPUTSELECT
reset => button_state.OUTPUTSELECT
reset => button_state.OUTPUTSELECT
reset => latchcounter_enable.OUTPUTSELECT
reset => count7_enable.OUTPUTSELECT
reset => latch_out.OUTPUTSELECT
reset => clock_out.OUTPUTSELECT
reset => clockcounter_enable.OUTPUTSELECT
reset => A.OUTPUTSELECT
reset => B.OUTPUTSELECT
reset => SEL.OUTPUTSELECT
reset => STRT.OUTPUTSELECT
reset => UP.OUTPUTSELECT
reset => DOWN.OUTPUTSELECT
reset => LEFT.OUTPUTSELECT
reset => RIGHT.OUTPUTSELECT
ldCount[0] => Equal0.IN0
ldCount[0] => Equal1.IN3
ldCount[0] => Equal2.IN1
ldCount[0] => Equal3.IN3
ldCount[0] => Equal4.IN1
ldCount[0] => Equal5.IN3
ldCount[0] => Equal6.IN2
ldCount[1] => Equal0.IN3
ldCount[1] => Equal1.IN0
ldCount[1] => Equal2.IN0
ldCount[1] => Equal3.IN2
ldCount[1] => Equal4.IN3
ldCount[1] => Equal5.IN1
ldCount[1] => Equal6.IN1
ldCount[2] => Equal0.IN2
ldCount[2] => Equal1.IN2
ldCount[2] => Equal2.IN3
ldCount[2] => Equal3.IN0
ldCount[2] => Equal4.IN0
ldCount[2] => Equal5.IN0
ldCount[2] => Equal6.IN0
ldCount[3] => Equal0.IN1
ldCount[3] => Equal1.IN1
ldCount[3] => Equal2.IN2
ldCount[3] => Equal3.IN1
ldCount[3] => Equal4.IN2
ldCount[3] => Equal5.IN2
ldCount[3] => Equal6.IN3
ld_latch_count => latchcounter_enable.DATAA
ld_latch => latch_out.DATAA
ld_a => button_state.OUTPUTSELECT
ld_clock_count => clockcounter_enable.DATAA
ld_count_cycle => count7_enable.DATAA
ld_clock => clock_out.DATAA
ld_bit => button_state.OUTPUTSELECT
ld_bit => button_state.OUTPUTSELECT
ld_bit => button_state.OUTPUTSELECT
ld_bit => button_state.OUTPUTSELECT
ld_bit => button_state.OUTPUTSELECT
ld_bit => button_state.OUTPUTSELECT
ld_bit => button_state.OUTPUTSELECT
GPIO_0 => button_state.DATAB
GPIO_0 => button_state.DATAB
GPIO_0 => button_state.DATAB
GPIO_0 => button_state.DATAB
GPIO_0 => button_state.DATAB
GPIO_0 => button_state.DATAB
GPIO_0 => button_state.DATAB
GPIO_0 => button_state.DATAB
latch_out <= latch_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
A <= A~reg0.DB_MAX_OUTPUT_PORT_TYPE
B <= B~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEL <= SEL~reg0.DB_MAX_OUTPUT_PORT_TYPE
STRT <= STRT~reg0.DB_MAX_OUTPUT_PORT_TYPE
UP <= UP~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOWN <= DOWN~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEFT <= LEFT~reg0.DB_MAX_OUTPUT_PORT_TYPE
RIGHT <= RIGHT~reg0.DB_MAX_OUTPUT_PORT_TYPE
latchcounter_enable <= latchcounter_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
clockcounter_enable <= clockcounter_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
count7_enable <= count7_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
goen <= goen~reg0.DB_MAX_OUTPUT_PORT_TYPE
goen2 <= goen2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fill|NESReader:DJKHALED
CLOCK_50 => CLOCK_50.IN1
GPIO_0[0] => GPIO_0[0].IN1
GPIO_0[1] => ~NO_FANOUT~
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
button[0] <= topLOAD:GOLD5.port10
button[1] <= topLOAD:GOLD5.port9
button[2] <= topLOAD:GOLD5.port8
button[3] <= topLOAD:GOLD5.port7
button[4] <= topLOAD:GOLD5.port6
button[5] <= topLOAD:GOLD5.port5
button[6] <= topLOAD:GOLD5.port4
button[7] <= topLOAD:GOLD5.port3
GPIO_1[0] <= topLOAD:GOLD5.port11
GPIO_1[1] <= topLOAD:GOLD5.port12


|fill|NESReader:DJKHALED|topLOAD:GOLD5
CLOCK_50 => CLOCK_50.IN7
GPIO_0 => GPIO_0.IN1
KEY[0] => KEY[0].IN7
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
Ao <= dataPath:diamond1.port13
Bo <= dataPath:diamond1.port14
SELo <= dataPath:diamond1.port15
STRTo <= dataPath:diamond1.port16
UPo <= dataPath:diamond1.port17
DOWNo <= dataPath:diamond1.port18
LEFTo <= dataPath:diamond1.port19
RIGHTo <= dataPath:diamond1.port20
latch_out <= dataPath:diamond1.port11
clock_out <= clock_temp.DB_MAX_OUTPUT_PORT_TYPE


|fill|NESReader:DJKHALED|topLOAD:GOLD5|latch_count:latchcounter
clock => q~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
reset => q~reg0.ACLR
reset => value[0].PRESET
reset => value[1].PRESET
reset => value[2].PRESET
reset => value[3].ACLR
reset => value[4].PRESET
reset => value[5].ACLR
reset => value[6].PRESET
reset => value[7].ACLR
reset => value[8].ACLR
reset => value[9].PRESET
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fill|NESReader:DJKHALED|topLOAD:GOLD5|latch_count:clockcounter
clock => q~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
reset => q~reg0.ACLR
reset => value[0].PRESET
reset => value[1].PRESET
reset => value[2].PRESET
reset => value[3].ACLR
reset => value[4].PRESET
reset => value[5].ACLR
reset => value[6].PRESET
reset => value[7].ACLR
reset => value[8].ACLR
reset => value[9].PRESET
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fill|NESReader:DJKHALED|topLOAD:GOLD5|count7:load_counter
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
enable1 => q.OUTPUTSELECT
enable1 => q.OUTPUTSELECT
enable1 => q.OUTPUTSELECT
enable1 => q.OUTPUTSELECT
enable1 => q.OUTPUTSELECT
enable1 => q.OUTPUTSELECT
enable1 => q.OUTPUTSELECT
enable1 => q.OUTPUTSELECT
enable2 => q.OUTPUTSELECT
enable2 => q.OUTPUTSELECT
enable2 => q.OUTPUTSELECT
enable2 => q.OUTPUTSELECT
enable3 => q.OUTPUTSELECT
enable3 => q.OUTPUTSELECT
enable3 => q.OUTPUTSELECT
enable3 => q.OUTPUTSELECT
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fill|NESReader:DJKHALED|topLOAD:GOLD5|clock_count:delayclock
clock => q~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
reset => q~reg0.ACLR
reset => value[0].PRESET
reset => value[1].PRESET
reset => value[2].ACLR
reset => value[3].PRESET
reset => value[4].ACLR
reset => value[5].PRESET
reset => value[6].ACLR
reset => value[7].ACLR
reset => value[8].PRESET
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fill|NESReader:DJKHALED|topLOAD:GOLD5|clock_count:delayclock2
clock => q~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
reset => q~reg0.ACLR
reset => value[0].PRESET
reset => value[1].PRESET
reset => value[2].ACLR
reset => value[3].PRESET
reset => value[4].ACLR
reset => value[5].PRESET
reset => value[6].ACLR
reset => value[7].ACLR
reset => value[8].PRESET
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => value.OUTPUTSELECT
enable => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fill|NESReader:DJKHALED|topLOAD:GOLD5|control:grandmaster
clock => current_state~1.DATAIN
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
ldCount[0] => LessThan0.IN8
ldCount[1] => LessThan0.IN7
ldCount[2] => LessThan0.IN6
ldCount[3] => LessThan0.IN5
go => next_state.S_WAIT.DATAB
go => Selector1.IN1
go2 => next_state.S_LOAD_BIT.DATAB
go2 => Selector3.IN2
ltchCount => Selector1.IN3
ltchCount => Selector0.IN1
clkCount => next_state.DATAB
clkCount => next_state.DATAB
ld_latch_count <= ld_latch_count.DB_MAX_OUTPUT_PORT_TYPE
ld_latch <= ld_latch.DB_MAX_OUTPUT_PORT_TYPE
ld_a <= ld_a.DB_MAX_OUTPUT_PORT_TYPE
ld_clock_count <= ld_clock_count.DB_MAX_OUTPUT_PORT_TYPE
ld_count_cycle <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ld_clock <= ld_clock.DB_MAX_OUTPUT_PORT_TYPE
ld_bit <= ld_bit.DB_MAX_OUTPUT_PORT_TYPE


|fill|NESReader:DJKHALED|topLOAD:GOLD5|dataPath:diamond1
clock => RIGHT~reg0.CLK
clock => LEFT~reg0.CLK
clock => DOWN~reg0.CLK
clock => UP~reg0.CLK
clock => STRT~reg0.CLK
clock => SEL~reg0.CLK
clock => B~reg0.CLK
clock => A~reg0.CLK
clock => goen2~reg0.CLK
clock => goen~reg0.CLK
clock => clockcounter_enable~reg0.CLK
clock => clock_out~reg0.CLK
clock => latch_out~reg0.CLK
clock => count7_enable~reg0.CLK
clock => latchcounter_enable~reg0.CLK
clock => button_state[0].CLK
clock => button_state[1].CLK
clock => button_state[2].CLK
clock => button_state[3].CLK
clock => button_state[4].CLK
clock => button_state[5].CLK
clock => button_state[6].CLK
clock => button_state[7].CLK
reset => button_state.OUTPUTSELECT
reset => button_state.OUTPUTSELECT
reset => button_state.OUTPUTSELECT
reset => button_state.OUTPUTSELECT
reset => button_state.OUTPUTSELECT
reset => button_state.OUTPUTSELECT
reset => button_state.OUTPUTSELECT
reset => button_state.OUTPUTSELECT
reset => latchcounter_enable.OUTPUTSELECT
reset => count7_enable.OUTPUTSELECT
reset => latch_out.OUTPUTSELECT
reset => clock_out.OUTPUTSELECT
reset => clockcounter_enable.OUTPUTSELECT
reset => A.OUTPUTSELECT
reset => B.OUTPUTSELECT
reset => SEL.OUTPUTSELECT
reset => STRT.OUTPUTSELECT
reset => UP.OUTPUTSELECT
reset => DOWN.OUTPUTSELECT
reset => LEFT.OUTPUTSELECT
reset => RIGHT.OUTPUTSELECT
ldCount[0] => Equal0.IN0
ldCount[0] => Equal1.IN3
ldCount[0] => Equal2.IN1
ldCount[0] => Equal3.IN3
ldCount[0] => Equal4.IN1
ldCount[0] => Equal5.IN3
ldCount[0] => Equal6.IN2
ldCount[1] => Equal0.IN3
ldCount[1] => Equal1.IN0
ldCount[1] => Equal2.IN0
ldCount[1] => Equal3.IN2
ldCount[1] => Equal4.IN3
ldCount[1] => Equal5.IN1
ldCount[1] => Equal6.IN1
ldCount[2] => Equal0.IN2
ldCount[2] => Equal1.IN2
ldCount[2] => Equal2.IN3
ldCount[2] => Equal3.IN0
ldCount[2] => Equal4.IN0
ldCount[2] => Equal5.IN0
ldCount[2] => Equal6.IN0
ldCount[3] => Equal0.IN1
ldCount[3] => Equal1.IN1
ldCount[3] => Equal2.IN2
ldCount[3] => Equal3.IN1
ldCount[3] => Equal4.IN2
ldCount[3] => Equal5.IN2
ldCount[3] => Equal6.IN3
ld_latch_count => latchcounter_enable.DATAA
ld_latch => latch_out.DATAA
ld_a => button_state.OUTPUTSELECT
ld_clock_count => clockcounter_enable.DATAA
ld_count_cycle => count7_enable.DATAA
ld_clock => clock_out.DATAA
ld_bit => button_state.OUTPUTSELECT
ld_bit => button_state.OUTPUTSELECT
ld_bit => button_state.OUTPUTSELECT
ld_bit => button_state.OUTPUTSELECT
ld_bit => button_state.OUTPUTSELECT
ld_bit => button_state.OUTPUTSELECT
ld_bit => button_state.OUTPUTSELECT
GPIO_0 => button_state.DATAB
GPIO_0 => button_state.DATAB
GPIO_0 => button_state.DATAB
GPIO_0 => button_state.DATAB
GPIO_0 => button_state.DATAB
GPIO_0 => button_state.DATAB
GPIO_0 => button_state.DATAB
GPIO_0 => button_state.DATAB
latch_out <= latch_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_out <= clock_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
A <= A~reg0.DB_MAX_OUTPUT_PORT_TYPE
B <= B~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEL <= SEL~reg0.DB_MAX_OUTPUT_PORT_TYPE
STRT <= STRT~reg0.DB_MAX_OUTPUT_PORT_TYPE
UP <= UP~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOWN <= DOWN~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEFT <= LEFT~reg0.DB_MAX_OUTPUT_PORT_TYPE
RIGHT <= RIGHT~reg0.DB_MAX_OUTPUT_PORT_TYPE
latchcounter_enable <= latchcounter_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
clockcounter_enable <= clockcounter_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
count7_enable <= count7_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
goen <= goen~reg0.DB_MAX_OUTPUT_PORT_TYPE
goen2 <= goen2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fill|buttonpress:bp
KEY[0] => currentState.OUTPUTSELECT
KEY[0] => currentState.OUTPUTSELECT
KEY[0] => currentState.OUTPUTSELECT
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
button[0] => always0.IN1
button[0] => always0.IN1
button[1] => always0.IN1
button[1] => always0.IN1
button[2] => always0.IN1
button[2] => always0.IN1
button[3] => always0.IN1
button[3] => always0.IN1
button[4] => always0.IN1
button[4] => always0.IN1
button[5] => always0.IN1
button[5] => always0.IN1
button[6] => always0.IN1
button[6] => always0.IN1
button[7] => always0.IN1
button[7] => always0.IN1
toBePressed[0] => Equal0.IN2
toBePressed[0] => Equal1.IN2
toBePressed[0] => Equal2.IN1
toBePressed[0] => Equal3.IN2
toBePressed[0] => Equal4.IN1
toBePressed[0] => Equal5.IN2
toBePressed[0] => Equal6.IN0
toBePressed[0] => Equal7.IN2
toBePressed[1] => Equal0.IN1
toBePressed[1] => Equal1.IN1
toBePressed[1] => Equal2.IN2
toBePressed[1] => Equal3.IN1
toBePressed[1] => Equal4.IN0
toBePressed[1] => Equal5.IN0
toBePressed[1] => Equal6.IN2
toBePressed[1] => Equal7.IN1
toBePressed[2] => Equal0.IN0
toBePressed[2] => Equal1.IN0
toBePressed[2] => Equal2.IN0
toBePressed[2] => Equal3.IN0
toBePressed[2] => Equal4.IN2
toBePressed[2] => Equal5.IN1
toBePressed[2] => Equal6.IN1
toBePressed[2] => Equal7.IN0
clock => currentState~1.DATAIN
go <= go.DB_MAX_OUTPUT_PORT_TYPE


|fill|buttonpress2:bp2
KEY[0] => currentState.OUTPUTSELECT
KEY[0] => currentState.OUTPUTSELECT
KEY[0] => currentState.OUTPUTSELECT
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
button[0] => always0.IN1
button[0] => always0.IN1
button[1] => always0.IN1
button[1] => always0.IN1
button[2] => always0.IN1
button[2] => always0.IN1
button[3] => always0.IN1
button[3] => always0.IN1
button[4] => always0.IN1
button[4] => always0.IN1
button[5] => always0.IN1
button[5] => always0.IN1
button[6] => always0.IN1
button[6] => always0.IN1
button[7] => always0.IN1
button[7] => always0.IN1
toBePressed[0] => Equal0.IN2
toBePressed[0] => Equal1.IN2
toBePressed[0] => Equal2.IN1
toBePressed[0] => Equal3.IN2
toBePressed[0] => Equal4.IN1
toBePressed[0] => Equal5.IN2
toBePressed[0] => Equal6.IN0
toBePressed[0] => Equal7.IN2
toBePressed[1] => Equal0.IN1
toBePressed[1] => Equal1.IN1
toBePressed[1] => Equal2.IN2
toBePressed[1] => Equal3.IN1
toBePressed[1] => Equal4.IN0
toBePressed[1] => Equal5.IN0
toBePressed[1] => Equal6.IN2
toBePressed[1] => Equal7.IN1
toBePressed[2] => Equal0.IN0
toBePressed[2] => Equal1.IN0
toBePressed[2] => Equal2.IN0
toBePressed[2] => Equal3.IN0
toBePressed[2] => Equal4.IN2
toBePressed[2] => Equal5.IN1
toBePressed[2] => Equal6.IN1
toBePressed[2] => Equal7.IN0
clock => currentState~1.DATAIN
go <= go.DB_MAX_OUTPUT_PORT_TYPE


