Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov  5 20:43:09 2025
| Host         : MR32-427a-08 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test1_control_sets_placed.rpt
| Design       : test1
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      9 |            1 |
|     10 |            2 |
|     14 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            4 |
| Yes          | No                    | No                     |              14 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------+------------------+------------------+----------------+
|      Clock Signal     | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------+---------------+------------------+------------------+----------------+
|  clkgen/inst/clk_out1 |               |                  |                4 |              9 |
|  clkgen/inst/clk_out1 |               | rst_btn_IBUF     |                4 |             10 |
|  clkgen/inst/clk_out1 | vga/v_cnt     | rst_btn_IBUF     |                5 |             10 |
|  clkgen/inst/clk_out1 | vga/E[0]      |                  |                5 |             14 |
+-----------------------+---------------+------------------+------------------+----------------+


