{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709222660991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709222660991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 29 11:04:20 2024 " "Processing started: Thu Feb 29 11:04:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709222660991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1709222660991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1709222660991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1709222661743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1709222661745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709222673769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709222673769 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Bus.v(91) " "Verilog HDL Expression warning at Bus.v(91): truncated literal to match 4 bits" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 91 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1709222673785 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Bus.v(92) " "Verilog HDL Expression warning at Bus.v(92): truncated literal to match 4 bits" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 92 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1709222673785 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Bus.v(93) " "Verilog HDL Expression warning at Bus.v(93): truncated literal to match 4 bits" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1709222673785 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Bus.v(94) " "Verilog HDL Expression warning at Bus.v(94): truncated literal to match 4 bits" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 94 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1709222673785 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Bus.v(95) " "Verilog HDL Expression warning at Bus.v(95): truncated literal to match 4 bits" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 95 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1709222673789 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Bus.v(96) " "Verilog HDL Expression warning at Bus.v(96): truncated literal to match 4 bits" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 96 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1709222673789 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Bus.v(97) " "Verilog HDL Expression warning at Bus.v(97): truncated literal to match 4 bits" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1709222673789 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Bus.v(98) " "Verilog HDL Expression warning at Bus.v(98): truncated literal to match 4 bits" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 98 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1709222673789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709222673793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709222673793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709222673807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709222673807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709222673824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709222673824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract.v 1 1 " "Found 1 design units, including 1 entities, in source file subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtract.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/subtract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709222673839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709222673839 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 alu.v(60) " "Verilog HDL Expression warning at alu.v(60): truncated literal to match 4 bits" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1709222673857 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 alu.v(61) " "Verilog HDL Expression warning at alu.v(61): truncated literal to match 4 bits" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1709222673858 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 alu.v(62) " "Verilog HDL Expression warning at alu.v(62): truncated literal to match 4 bits" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1709222673859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709222673860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709222673860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709222673879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709222673879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709222673900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709222673900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplication " "Found entity 1: multiplication" {  } { { "multiplication.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/multiplication.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709222673920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709222673920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication1.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BoothMultipilcation " "Found entity 1: BoothMultipilcation" {  } { { "multiplication1.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/multiplication1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709222673932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709222673932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder5 " "Found entity 1: encoder5" {  } { { "encoder.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709222673953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709222673953 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(50) " "Verilog HDL information at datapath_tb.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/datapath_tb.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709222673970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709222673973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709222673973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Register " "Found entity 1: PC_Register" {  } { { "PC_Register.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/PC_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709222673989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709222673989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "encode_output Bus.v(70) " "Verilog HDL Implicit Net warning at Bus.v(70): created implicit net for \"encode_output\"" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock DataPath.v(62) " "Verilog HDL Implicit Net warning at DataPath.v(62): created implicit net for \"clock\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear DataPath.v(62) " "Verilog HDL Implicit Net warning at DataPath.v(62): created implicit net for \"clear\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxout DataPath.v(63) " "Verilog HDL Implicit Net warning at DataPath.v(63): created implicit net for \"BusMuxout\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC_out DataPath.v(68) " "Verilog HDL Implicit Net warning at DataPath.v(68): created implicit net for \"PC_out\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_enable0 DataPath.v(106) " "Verilog HDL Implicit Net warning at DataPath.v(106): created implicit net for \"gp_enable0\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_out0 DataPath.v(106) " "Verilog HDL Implicit Net warning at DataPath.v(106): created implicit net for \"gp_out0\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673994 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_out1 DataPath.v(110) " "Verilog HDL Implicit Net warning at DataPath.v(110): created implicit net for \"gp_out1\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673994 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_out2 DataPath.v(114) " "Verilog HDL Implicit Net warning at DataPath.v(114): created implicit net for \"gp_out2\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673994 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_out3 DataPath.v(118) " "Verilog HDL Implicit Net warning at DataPath.v(118): created implicit net for \"gp_out3\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673994 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_enable4 DataPath.v(122) " "Verilog HDL Implicit Net warning at DataPath.v(122): created implicit net for \"gp_enable4\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673994 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_out4 DataPath.v(122) " "Verilog HDL Implicit Net warning at DataPath.v(122): created implicit net for \"gp_out4\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_enable5 DataPath.v(126) " "Verilog HDL Implicit Net warning at DataPath.v(126): created implicit net for \"gp_enable5\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_out5 DataPath.v(126) " "Verilog HDL Implicit Net warning at DataPath.v(126): created implicit net for \"gp_out5\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_enable6 DataPath.v(130) " "Verilog HDL Implicit Net warning at DataPath.v(130): created implicit net for \"gp_enable6\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_out6 DataPath.v(130) " "Verilog HDL Implicit Net warning at DataPath.v(130): created implicit net for \"gp_out6\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_enable7 DataPath.v(134) " "Verilog HDL Implicit Net warning at DataPath.v(134): created implicit net for \"gp_enable7\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_out7 DataPath.v(134) " "Verilog HDL Implicit Net warning at DataPath.v(134): created implicit net for \"gp_out7\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_enable8 DataPath.v(138) " "Verilog HDL Implicit Net warning at DataPath.v(138): created implicit net for \"gp_enable8\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_out8 DataPath.v(138) " "Verilog HDL Implicit Net warning at DataPath.v(138): created implicit net for \"gp_out8\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_enable9 DataPath.v(142) " "Verilog HDL Implicit Net warning at DataPath.v(142): created implicit net for \"gp_enable9\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_out9 DataPath.v(142) " "Verilog HDL Implicit Net warning at DataPath.v(142): created implicit net for \"gp_out9\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_enable10 DataPath.v(146) " "Verilog HDL Implicit Net warning at DataPath.v(146): created implicit net for \"gp_enable10\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_out10 DataPath.v(146) " "Verilog HDL Implicit Net warning at DataPath.v(146): created implicit net for \"gp_out10\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_enable11 DataPath.v(150) " "Verilog HDL Implicit Net warning at DataPath.v(150): created implicit net for \"gp_enable11\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_out11 DataPath.v(150) " "Verilog HDL Implicit Net warning at DataPath.v(150): created implicit net for \"gp_out11\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_enable12 DataPath.v(154) " "Verilog HDL Implicit Net warning at DataPath.v(154): created implicit net for \"gp_enable12\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_out12 DataPath.v(154) " "Verilog HDL Implicit Net warning at DataPath.v(154): created implicit net for \"gp_out12\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_enable13 DataPath.v(158) " "Verilog HDL Implicit Net warning at DataPath.v(158): created implicit net for \"gp_enable13\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_out13 DataPath.v(158) " "Verilog HDL Implicit Net warning at DataPath.v(158): created implicit net for \"gp_out13\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_enable14 DataPath.v(162) " "Verilog HDL Implicit Net warning at DataPath.v(162): created implicit net for \"gp_enable14\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_out14 DataPath.v(162) " "Verilog HDL Implicit Net warning at DataPath.v(162): created implicit net for \"gp_out14\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_enable15 DataPath.v(165) " "Verilog HDL Implicit Net warning at DataPath.v(165): created implicit net for \"gp_enable15\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_out15 DataPath.v(165) " "Verilog HDL Implicit Net warning at DataPath.v(165): created implicit net for \"gp_out15\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_enable1 DataPath.v(196) " "Verilog HDL Implicit Net warning at DataPath.v(196): created implicit net for \"gp_enable1\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 196 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhiout DataPath.v(213) " "Verilog HDL Implicit Net warning at DataPath.v(213): created implicit net for \"Zhiout\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 213 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222673995 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1709222674089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR\"" {  } { { "DataPath.v" "MDR" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709222674139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register MDR:MDR\|register:MDR_register " "Elaborating entity \"register\" for hierarchy \"MDR:MDR\|register:MDR_register\"" {  } { { "MDR.v" "MDR_register" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/MDR.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709222674142 ""}
{ "Error" "EVRFX_VERI_OPPOSITE_DIRECTION" "register.v(21) " "Verilog HDL error at register.v(21): part-select direction is opposite from prefix index direction" {  } { { "register.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/register.v" 21 0 0 } }  } 0 10198 "Verilog HDL error at %1!s!: part-select direction is opposite from prefix index direction" 0 0 "Design Software" 0 -1 1709222674147 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "q register.v(10) " "HDL error at register.v(10): see declaration for object \"q\"" {  } { { "register.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/register.v" 10 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222674147 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "MDR:MDR\|register:MDR_register " "Can't elaborate user hierarchy \"MDR:MDR\|register:MDR_register\"" {  } { { "MDR.v" "MDR_register" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/MDR.v" 22 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1709222674147 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/processor.map.smsg " "Generated suppressed messages file C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1709222674216 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 48 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 48 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709222674239 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 29 11:04:34 2024 " "Processing ended: Thu Feb 29 11:04:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709222674239 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709222674239 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709222674239 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709222674239 ""}
