{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-252,-123",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp_gt -pg 1 -lvl 5 -x 1270 -y 370 -defaultsOSRD
preplace port axis_tx -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace port qsfp_clk -pg 1 -lvl 5 -x 1270 -y 350 -defaultsOSRD -right
preplace port M_AXI -pg 1 -lvl 5 -x 1270 -y 220 -defaultsOSRD
preplace port port-id_sys_resetn -pg 1 -lvl 0 -x 0 -y 650 -defaultsOSRD
preplace port port-id_stream_clk -pg 1 -lvl 5 -x 1270 -y 330 -defaultsOSRD
preplace port port-id_aligned -pg 1 -lvl 5 -x 1270 -y 310 -defaultsOSRD
preplace port port-id_sys_clk -pg 1 -lvl 5 -x 1270 -y 240 -defaultsOSRD -right
preplace inst cmac -pg 1 -lvl 3 -x 780 -y 60 -swap {223 1 2 3 4 204 6 7 191 9 10 11 12 13 14 181 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 0 182 183 184 185 186 5 188 189 190 8 192 193 194 195 196 197 15 199 200 201 202 203 187 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 198 224 225 226 227 228 229 230 231 232 233 234 235 236 255 243 238 237 240 244 245 251 239 241 246 247 254 250 256 248 252 249 253 257 242} -defaultsOSRD -pinDir gt_serial_port right -pinY gt_serial_port 310R -pinDir gt_ref_clk right -pinY gt_ref_clk 290R -pinDir axis_tx left -pinY axis_tx 250L -pinDir axis_rx right -pinY axis_rx 160R -pinDir stat_tx right -pinY stat_tx 60R -pinDir stat_rx right -pinY stat_rx 80R -pinDir stat_rx.stat_rx_aligned right -pinY stat_rx.stat_rx_aligned 100R -pinDir ctl_tx right -pinY ctl_tx 0R -pinDir ctl_rx right -pinY ctl_rx 20R -pinDir core_drp left -pinY core_drp 0L -pinDir rs_fec_in right -pinY rs_fec_in 40R -pinDir rs_fec_out right -pinY rs_fec_out 180R -pinDir rx_otn_out right -pinY rx_otn_out 200R -pinDir gt_txusrclk2 right -pinY gt_txusrclk2 490R -pinBusDir gt_loopback_in left -pinBusY gt_loopback_in 330L -pinDir gt_ref_clk_out left -pinY gt_ref_clk_out 270L -pinBusDir gt_rxrecclkout right -pinBusY gt_rxrecclkout 330R -pinBusDir gt_powergoodout right -pinBusY gt_powergoodout 350R -pinDir gtwiz_reset_tx_datapath left -pinY gtwiz_reset_tx_datapath 350L -pinDir gtwiz_reset_rx_datapath left -pinY gtwiz_reset_rx_datapath 370L -pinDir sys_reset left -pinY sys_reset 430L -pinDir init_clk left -pinY init_clk 290L -pinBusDir rx_preambleout right -pinBusY rx_preambleout 370R -pinDir usr_rx_reset right -pinY usr_rx_reset 390R -pinDir gt_rxusrclk2 right -pinY gt_rxusrclk2 410R -pinDir core_rx_reset left -pinY core_rx_reset 450L -pinDir rx_clk left -pinY rx_clk 410L -pinDir core_tx_reset left -pinY core_tx_reset 470L -pinDir tx_ovfout right -pinY tx_ovfout 430R -pinDir tx_unfout right -pinY tx_unfout 450R -pinBusDir tx_preamblein left -pinBusY tx_preamblein 390L -pinDir usr_tx_reset right -pinY usr_tx_reset 470R -pinDir core_drp_reset left -pinY core_drp_reset 490L -pinDir drp_clk left -pinY drp_clk 310L
preplace inst cmac_control -pg 1 -lvl 4 -x 1130 -y 60 -swap {8 1 2 3 4 0 6 7 5 9 10} -defaultsOSRD -pinDir rs_fec left -pinY rs_fec 40L -pinDir ctl_tx left -pinY ctl_tx 0L -pinDir ctl_rx left -pinY ctl_rx 20L -pinDir stat_rx_aligned left -pinY stat_rx_aligned 60L
preplace inst cmac_reset_mgr -pg 1 -lvl 1 -x 170 -y 370 -swap {0 1 2 5 4 3} -defaultsOSRD -pinDir gt_ref_clk_in right -pinY gt_ref_clk_in 0R -pinDir src_aresetn left -pinY src_aresetn 280L -pinDir init_clk_out right -pinY init_clk_out 20R -pinDir init_reset right -pinY init_reset 280R -pinDir stream_clk right -pinY stream_clk 180R -pinDir stream_resetn right -pinY stream_resetn 40R
preplace inst axis_register_slice -pg 1 -lvl 2 -x 450 -y 310 -swap {0 1 2 3 4 5 6 7 8 9 10 11 13 12} -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir aclk left -pinY aclk 240L -pinDir aresetn left -pinY aresetn 100L
preplace inst rdmx -pg 1 -lvl 4 -x 1130 -y 220 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 42 41 43} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir M_AXI right -pinY M_AXI 0R -pinDir eth_clk left -pinY eth_clk 40L -pinDir sys_resetn left -pinY sys_resetn 20L -pinDir sys_clk right -pinY sys_clk 20R
preplace netloc clk_0_1 1 1 2 320J 230 580
preplace netloc cmac_gt_rxusrclk2 1 1 4 320 630 560 630 1010 330 NJ
preplace netloc cmac_reset_mgr_0_stream_resetn 1 1 1 N 410
preplace netloc cmac_stat_rx_aligned 1 3 2 990 310 NJ
preplace netloc init_clk_divider_init_clk 1 1 2 340J 250 560
preplace netloc init_reset 1 1 2 NJ 650 580
preplace netloc sys_clk_1 1 4 1 N 240
preplace netloc sys_reset_1 1 0 4 20J 710 340 610 N 610 970
preplace netloc Conn1 1 4 1 NJ 220
preplace netloc Conn3 1 3 2 NJ 350 NJ
preplace netloc axis_register_slice_M_AXIS 1 2 1 N 310
preplace netloc axis_tx_1 1 0 2 NJ 310 NJ
preplace netloc cmac_axis_rx 1 3 1 N 220
preplace netloc cmac_control_ctl_rx 1 3 1 N 80
preplace netloc cmac_control_ctl_tx 1 3 1 N 60
preplace netloc cmac_control_rs_fec 1 3 1 N 100
preplace netloc cmac_usplus_0_gt_serial_port 1 3 2 NJ 370 NJ
levelinfo -pg 1 0 170 450 780 1130 1270
pagesize -pg 1 -db -bbox -sgen -130 0 1400 720
",
   "No Loops_ScaleFactor":"0.85611",
   "No Loops_TopLeft":"-125,-33",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp_gt -pg 1 -lvl 3 -x 780 -y 70 -defaultsOSRD
preplace port qsfp_clk -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port axis_tx -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port axis_rx -pg 1 -lvl 3 -x 780 -y 90 -defaultsOSRD
preplace port port-id_sys_resetn -pg 1 -lvl 0 -x 0 -y 440 -defaultsOSRD
preplace port port-id_stream_clk -pg 1 -lvl 3 -x 780 -y 210 -defaultsOSRD
preplace port port-id_stream_resetn -pg 1 -lvl 3 -x 780 -y 470 -defaultsOSRD
preplace inst cmac -pg 1 -lvl 2 -x 560 -y 230 -defaultsOSRD
preplace inst cmac_control -pg 1 -lvl 1 -x 180 -y 150 -defaultsOSRD
preplace inst cmac_reset_mgr -pg 1 -lvl 1 -x 180 -y 460 -defaultsOSRD
preplace netloc clk_0_1 1 0 3 30 540 340 450 750
preplace netloc cmac_gt_rxusrclk2 1 0 3 20 380 360 460 760
preplace netloc cmac_reset_mgr_0_stream_resetn 1 1 2 NJ 470 NJ
preplace netloc cmac_stat_rx_aligned 1 0 3 20 230 340J 10 760
preplace netloc init_clk_reset_peripheral_reset 1 1 1 330 250n
preplace netloc sys_reset_1 1 0 1 NJ 440
preplace netloc Conn1 1 0 2 NJ 50 360J
preplace netloc Conn2 1 2 1 NJ 90
preplace netloc cmac_control_ctl_rx 1 1 1 360 130n
preplace netloc cmac_control_ctl_tx 1 1 1 330 110n
preplace netloc cmac_control_rs_fec 1 1 1 350 130n
preplace netloc cmac_usplus_0_gt_serial_port 1 2 1 NJ 70
preplace netloc gt_ref_clk_0_1 1 0 2 NJ 70 NJ
levelinfo -pg 1 0 180 560 780
pagesize -pg 1 -db -bbox -sgen -130 0 940 550
"
}
0
