-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GAT_compute_one_graph_compute_connectivity_mask is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    num_of_nodes : IN STD_LOGIC_VECTOR (31 downto 0);
    num_of_edges : IN STD_LOGIC_VECTOR (31 downto 0);
    edge_list_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    edge_list_ce0 : OUT STD_LOGIC;
    edge_list_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    edge_list_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    edge_list_ce1 : OUT STD_LOGIC;
    edge_list_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    connectivity_mask_final_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    connectivity_mask_final_ce1 : OUT STD_LOGIC;
    connectivity_mask_final_we1 : OUT STD_LOGIC;
    connectivity_mask_final_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of GAT_compute_one_graph_compute_connectivity_mask is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal connectivity_mask_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal connectivity_mask_ce0 : STD_LOGIC;
    signal connectivity_mask_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal connectivity_mask_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal connectivity_mask_ce1 : STD_LOGIC;
    signal connectivity_mask_we1 : STD_LOGIC;
    signal connectivity_mask_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln413_fu_75_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln413_reg_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln413_fu_82_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln413_reg_121 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln428_fu_88_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln428_reg_125 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal trunc_ln428_fu_93_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln428_reg_129 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln432_fu_99_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal mul_ln432_reg_136 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_compute_connectivity_mask_Pipeline_1_fu_42_ap_start : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_1_fu_42_ap_done : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_1_fu_42_ap_idle : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_1_fu_42_ap_ready : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_1_fu_42_connectivity_mask_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_1_fu_42_connectivity_mask_ce1 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_1_fu_42_connectivity_mask_we1 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_1_fu_42_connectivity_mask_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_ap_start : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_ap_done : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_ap_idle : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_ap_ready : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_edge_list_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_edge_list_ce0 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_edge_list_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_edge_list_ce1 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_ce0 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_ce1 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_we1 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_ap_start : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_ap_done : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_ap_idle : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_ap_ready : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_ce0 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_ce1 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_we1 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_ap_start : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_ap_done : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_ap_idle : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_ap_ready : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_connectivity_mask_final_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_connectivity_mask_final_ce1 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_connectivity_mask_final_we1 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_connectivity_mask_final_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_connectivity_mask_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_connectivity_mask_ce0 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_1_fu_42_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm_state5 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state7 : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal icmp_ln428_fu_88_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln428_fu_93_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln432_fu_99_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln432_fu_96_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal mul_ln432_fu_99_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component GAT_compute_one_graph_compute_connectivity_mask_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln413 : IN STD_LOGIC_VECTOR (31 downto 0);
        connectivity_mask_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        connectivity_mask_ce1 : OUT STD_LOGIC;
        connectivity_mask_we1 : OUT STD_LOGIC;
        connectivity_mask_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GAT_compute_one_graph_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num_of_edges : IN STD_LOGIC_VECTOR (31 downto 0);
        edge_list_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        edge_list_ce0 : OUT STD_LOGIC;
        edge_list_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        edge_list_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        edge_list_ce1 : OUT STD_LOGIC;
        edge_list_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        connectivity_mask_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        connectivity_mask_ce0 : OUT STD_LOGIC;
        connectivity_mask_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        connectivity_mask_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        connectivity_mask_ce1 : OUT STD_LOGIC;
        connectivity_mask_we1 : OUT STD_LOGIC;
        connectivity_mask_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GAT_compute_one_graph_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trunc_ln : IN STD_LOGIC_VECTOR (30 downto 0);
        connectivity_mask_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        connectivity_mask_ce0 : OUT STD_LOGIC;
        connectivity_mask_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        connectivity_mask_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        connectivity_mask_ce1 : OUT STD_LOGIC;
        connectivity_mask_we1 : OUT STD_LOGIC;
        connectivity_mask_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GAT_compute_one_graph_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trunc_ln : IN STD_LOGIC_VECTOR (30 downto 0);
        mul_ln432 : IN STD_LOGIC_VECTOR (61 downto 0);
        connectivity_mask_final_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        connectivity_mask_final_ce1 : OUT STD_LOGIC;
        connectivity_mask_final_we1 : OUT STD_LOGIC;
        connectivity_mask_final_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        connectivity_mask_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        connectivity_mask_ce0 : OUT STD_LOGIC;
        connectivity_mask_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GAT_compute_one_graph_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GAT_compute_one_graph_mul_31ns_31ns_62_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (30 downto 0);
        dout : OUT STD_LOGIC_VECTOR (61 downto 0) );
    end component;


    component GAT_compute_one_graph_compute_connectivity_mask_connectivity_mask IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    connectivity_mask_U : component GAT_compute_one_graph_compute_connectivity_mask_connectivity_mask
    generic map (
        DataWidth => 32,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => connectivity_mask_address0,
        ce0 => connectivity_mask_ce0,
        q0 => connectivity_mask_q0,
        address1 => connectivity_mask_address1,
        ce1 => connectivity_mask_ce1,
        we1 => connectivity_mask_we1,
        d1 => connectivity_mask_d1);

    grp_compute_connectivity_mask_Pipeline_1_fu_42 : component GAT_compute_one_graph_compute_connectivity_mask_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_connectivity_mask_Pipeline_1_fu_42_ap_start,
        ap_done => grp_compute_connectivity_mask_Pipeline_1_fu_42_ap_done,
        ap_idle => grp_compute_connectivity_mask_Pipeline_1_fu_42_ap_idle,
        ap_ready => grp_compute_connectivity_mask_Pipeline_1_fu_42_ap_ready,
        sext_ln413 => mul_ln413_reg_116,
        connectivity_mask_address1 => grp_compute_connectivity_mask_Pipeline_1_fu_42_connectivity_mask_address1,
        connectivity_mask_ce1 => grp_compute_connectivity_mask_Pipeline_1_fu_42_connectivity_mask_ce1,
        connectivity_mask_we1 => grp_compute_connectivity_mask_Pipeline_1_fu_42_connectivity_mask_we1,
        connectivity_mask_d1 => grp_compute_connectivity_mask_Pipeline_1_fu_42_connectivity_mask_d1);

    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49 : component GAT_compute_one_graph_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_ap_start,
        ap_done => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_ap_done,
        ap_idle => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_ap_idle,
        ap_ready => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_ap_ready,
        num_of_edges => num_of_edges,
        edge_list_address0 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_edge_list_address0,
        edge_list_ce0 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_edge_list_ce0,
        edge_list_q0 => edge_list_q0,
        edge_list_address1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_edge_list_address1,
        edge_list_ce1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_edge_list_ce1,
        edge_list_q1 => edge_list_q1,
        connectivity_mask_address0 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_address0,
        connectivity_mask_ce0 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_ce0,
        connectivity_mask_q0 => connectivity_mask_q0,
        connectivity_mask_address1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_address1,
        connectivity_mask_ce1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_ce1,
        connectivity_mask_we1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_we1,
        connectivity_mask_d1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_d1);

    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58 : component GAT_compute_one_graph_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_ap_start,
        ap_done => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_ap_done,
        ap_idle => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_ap_idle,
        ap_ready => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_ap_ready,
        trunc_ln => trunc_ln428_reg_129,
        connectivity_mask_address0 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_address0,
        connectivity_mask_ce0 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_ce0,
        connectivity_mask_q0 => connectivity_mask_q0,
        connectivity_mask_address1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_address1,
        connectivity_mask_ce1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_ce1,
        connectivity_mask_we1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_we1,
        connectivity_mask_d1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_d1);

    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65 : component GAT_compute_one_graph_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_ap_start,
        ap_done => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_ap_done,
        ap_idle => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_ap_idle,
        ap_ready => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_ap_ready,
        trunc_ln => trunc_ln428_reg_129,
        mul_ln432 => mul_ln432_reg_136,
        connectivity_mask_final_address1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_connectivity_mask_final_address1,
        connectivity_mask_final_ce1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_connectivity_mask_final_ce1,
        connectivity_mask_final_we1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_connectivity_mask_final_we1,
        connectivity_mask_final_d1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_connectivity_mask_final_d1,
        connectivity_mask_address0 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_connectivity_mask_address0,
        connectivity_mask_ce0 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_connectivity_mask_ce0,
        connectivity_mask_q0 => connectivity_mask_q0);

    mul_32s_32s_32_1_1_U690 : component GAT_compute_one_graph_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => num_of_nodes,
        din1 => num_of_nodes,
        dout => mul_ln413_fu_75_p2);

    mul_31ns_31ns_62_1_1_U691 : component GAT_compute_one_graph_mul_31ns_31ns_62_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 31,
        dout_WIDTH => 62)
    port map (
        din0 => mul_ln432_fu_99_p0,
        din1 => mul_ln432_fu_99_p1,
        dout => mul_ln432_fu_99_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_compute_connectivity_mask_Pipeline_1_fu_42_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_connectivity_mask_Pipeline_1_fu_42_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln413_fu_82_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_compute_connectivity_mask_Pipeline_1_fu_42_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_connectivity_mask_Pipeline_1_fu_42_ap_ready = ap_const_logic_1)) then 
                    grp_compute_connectivity_mask_Pipeline_1_fu_42_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_ap_ready = ap_const_logic_1)) then 
                    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = ap_NS_fsm_state5))) then 
                    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_ap_ready = ap_const_logic_1)) then 
                    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_logic_1 = ap_NS_fsm_state7))) then 
                    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_ap_ready = ap_const_logic_1)) then 
                    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                icmp_ln413_reg_121 <= icmp_ln413_fu_82_p2;
                mul_ln413_reg_116 <= mul_ln413_fu_75_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                icmp_ln428_reg_125 <= icmp_ln428_fu_88_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                mul_ln432_reg_136 <= mul_ln432_fu_99_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln428_fu_88_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                trunc_ln428_reg_129 <= trunc_ln428_fu_93_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln428_fu_88_p2, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_ap_done, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_block_state8_on_subcall_done, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_ap_done = ap_const_logic_1) and (icmp_ln428_fu_88_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                elsif (((grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_ap_done = ap_const_logic_1) and (icmp_ln428_fu_88_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_NS_fsm_state5 <= ap_NS_fsm(4);
    ap_NS_fsm_state7 <= ap_NS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_ap_done)
    begin
        if ((grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_ap_done)
    begin
        if ((grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state8_on_subcall_done)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(icmp_ln413_reg_121, grp_compute_connectivity_mask_Pipeline_1_fu_42_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_compute_connectivity_mask_Pipeline_1_fu_42_ap_done = ap_const_logic_0) and (icmp_ln413_reg_121 = ap_const_lv1_0));
    end process;


    ap_block_state8_on_subcall_done_assign_proc : process(icmp_ln428_reg_125, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_ap_done)
    begin
                ap_block_state8_on_subcall_done <= ((icmp_ln428_reg_125 = ap_const_lv1_1) and (grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state8, ap_block_state8_on_subcall_done)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state8, ap_block_state8_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    connectivity_mask_address0_assign_proc : process(icmp_ln428_reg_125, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_address0, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_address0, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_connectivity_mask_address0, ap_CS_fsm_state8)
    begin
        if (((icmp_ln428_reg_125 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            connectivity_mask_address0 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_connectivity_mask_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            connectivity_mask_address0 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            connectivity_mask_address0 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_address0;
        else 
            connectivity_mask_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    connectivity_mask_address1_assign_proc : process(icmp_ln413_reg_121, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_compute_connectivity_mask_Pipeline_1_fu_42_connectivity_mask_address1, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_address1, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            connectivity_mask_address1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            connectivity_mask_address1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_address1;
        elsif (((icmp_ln413_reg_121 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            connectivity_mask_address1 <= grp_compute_connectivity_mask_Pipeline_1_fu_42_connectivity_mask_address1;
        else 
            connectivity_mask_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    connectivity_mask_ce0_assign_proc : process(icmp_ln428_reg_125, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_ce0, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_ce0, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_connectivity_mask_ce0, ap_CS_fsm_state8)
    begin
        if (((icmp_ln428_reg_125 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            connectivity_mask_ce0 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_connectivity_mask_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            connectivity_mask_ce0 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            connectivity_mask_ce0 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_ce0;
        else 
            connectivity_mask_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    connectivity_mask_ce1_assign_proc : process(icmp_ln413_reg_121, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_compute_connectivity_mask_Pipeline_1_fu_42_connectivity_mask_ce1, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_ce1, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            connectivity_mask_ce1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            connectivity_mask_ce1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_ce1;
        elsif (((icmp_ln413_reg_121 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            connectivity_mask_ce1 <= grp_compute_connectivity_mask_Pipeline_1_fu_42_connectivity_mask_ce1;
        else 
            connectivity_mask_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    connectivity_mask_d1_assign_proc : process(icmp_ln413_reg_121, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_compute_connectivity_mask_Pipeline_1_fu_42_connectivity_mask_d1, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_d1, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            connectivity_mask_d1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            connectivity_mask_d1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_d1;
        elsif (((icmp_ln413_reg_121 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            connectivity_mask_d1 <= grp_compute_connectivity_mask_Pipeline_1_fu_42_connectivity_mask_d1;
        else 
            connectivity_mask_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    connectivity_mask_final_address1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_connectivity_mask_final_address1;
    connectivity_mask_final_ce1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_connectivity_mask_final_ce1;
    connectivity_mask_final_d1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_connectivity_mask_final_d1;
    connectivity_mask_final_we1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_connectivity_mask_final_we1;

    connectivity_mask_we1_assign_proc : process(icmp_ln413_reg_121, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_compute_connectivity_mask_Pipeline_1_fu_42_connectivity_mask_we1, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_we1, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            connectivity_mask_we1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_connectivity_mask_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            connectivity_mask_we1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_connectivity_mask_we1;
        elsif (((icmp_ln413_reg_121 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            connectivity_mask_we1 <= grp_compute_connectivity_mask_Pipeline_1_fu_42_connectivity_mask_we1;
        else 
            connectivity_mask_we1 <= ap_const_logic_0;
        end if; 
    end process;

    edge_list_address0 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_edge_list_address0;
    edge_list_address1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_edge_list_address1;
    edge_list_ce0 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_edge_list_ce0;
    edge_list_ce1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_edge_list_ce1;
    grp_compute_connectivity_mask_Pipeline_1_fu_42_ap_start <= grp_compute_connectivity_mask_Pipeline_1_fu_42_ap_start_reg;
    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_ap_start <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49_ap_start_reg;
    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_ap_start <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58_ap_start_reg;
    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_ap_start <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65_ap_start_reg;
    icmp_ln413_fu_82_p2 <= "1" when (mul_ln413_fu_75_p2 = ap_const_lv32_0) else "0";
    icmp_ln428_fu_88_p0 <= num_of_nodes;
    icmp_ln428_fu_88_p2 <= "1" when (signed(icmp_ln428_fu_88_p0) > signed(ap_const_lv32_0)) else "0";
    mul_ln432_fu_99_p0 <= zext_ln432_fu_96_p1(31 - 1 downto 0);
    mul_ln432_fu_99_p1 <= zext_ln432_fu_96_p1(31 - 1 downto 0);
    trunc_ln428_fu_93_p0 <= num_of_nodes;
    trunc_ln428_fu_93_p1 <= trunc_ln428_fu_93_p0(31 - 1 downto 0);
    zext_ln432_fu_96_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln428_reg_129),62));
end behav;
