
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//unshare_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401918 <.init>:
  401918:	stp	x29, x30, [sp, #-16]!
  40191c:	mov	x29, sp
  401920:	bl	402ec4 <ferror@plt+0x1084>
  401924:	ldp	x29, x30, [sp], #16
  401928:	ret

Disassembly of section .plt:

0000000000401930 <memcpy@plt-0x20>:
  401930:	stp	x16, x30, [sp, #-16]!
  401934:	adrp	x16, 417000 <ferror@plt+0x151c0>
  401938:	ldr	x17, [x16, #4088]
  40193c:	add	x16, x16, #0xff8
  401940:	br	x17
  401944:	nop
  401948:	nop
  40194c:	nop

0000000000401950 <memcpy@plt>:
  401950:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401954:	ldr	x17, [x16]
  401958:	add	x16, x16, #0x0
  40195c:	br	x17

0000000000401960 <_exit@plt>:
  401960:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401964:	ldr	x17, [x16, #8]
  401968:	add	x16, x16, #0x8
  40196c:	br	x17

0000000000401970 <setuid@plt>:
  401970:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401974:	ldr	x17, [x16, #16]
  401978:	add	x16, x16, #0x10
  40197c:	br	x17

0000000000401980 <strtoul@plt>:
  401980:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401984:	ldr	x17, [x16, #24]
  401988:	add	x16, x16, #0x18
  40198c:	br	x17

0000000000401990 <strlen@plt>:
  401990:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401994:	ldr	x17, [x16, #32]
  401998:	add	x16, x16, #0x20
  40199c:	br	x17

00000000004019a0 <fputs@plt>:
  4019a0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  4019a4:	ldr	x17, [x16, #40]
  4019a8:	add	x16, x16, #0x28
  4019ac:	br	x17

00000000004019b0 <exit@plt>:
  4019b0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  4019b4:	ldr	x17, [x16, #48]
  4019b8:	add	x16, x16, #0x30
  4019bc:	br	x17

00000000004019c0 <dup@plt>:
  4019c0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  4019c4:	ldr	x17, [x16, #56]
  4019c8:	add	x16, x16, #0x38
  4019cc:	br	x17

00000000004019d0 <mount@plt>:
  4019d0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  4019d4:	ldr	x17, [x16, #64]
  4019d8:	add	x16, x16, #0x40
  4019dc:	br	x17

00000000004019e0 <__libc_current_sigrtmax@plt>:
  4019e0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  4019e4:	ldr	x17, [x16, #72]
  4019e8:	add	x16, x16, #0x48
  4019ec:	br	x17

00000000004019f0 <execl@plt>:
  4019f0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  4019f4:	ldr	x17, [x16, #80]
  4019f8:	add	x16, x16, #0x50
  4019fc:	br	x17

0000000000401a00 <getegid@plt>:
  401a00:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401a04:	ldr	x17, [x16, #88]
  401a08:	add	x16, x16, #0x58
  401a0c:	br	x17

0000000000401a10 <strtod@plt>:
  401a10:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401a14:	ldr	x17, [x16, #96]
  401a18:	add	x16, x16, #0x60
  401a1c:	br	x17

0000000000401a20 <geteuid@plt>:
  401a20:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401a24:	ldr	x17, [x16, #104]
  401a28:	add	x16, x16, #0x68
  401a2c:	br	x17

0000000000401a30 <pipe@plt>:
  401a30:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401a34:	ldr	x17, [x16, #112]
  401a38:	add	x16, x16, #0x70
  401a3c:	br	x17

0000000000401a40 <__cxa_atexit@plt>:
  401a40:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401a44:	ldr	x17, [x16, #120]
  401a48:	add	x16, x16, #0x78
  401a4c:	br	x17

0000000000401a50 <fputc@plt>:
  401a50:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401a54:	ldr	x17, [x16, #128]
  401a58:	add	x16, x16, #0x80
  401a5c:	br	x17

0000000000401a60 <kill@plt>:
  401a60:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401a64:	ldr	x17, [x16, #136]
  401a68:	add	x16, x16, #0x88
  401a6c:	br	x17

0000000000401a70 <unshare@plt>:
  401a70:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401a74:	ldr	x17, [x16, #144]
  401a78:	add	x16, x16, #0x90
  401a7c:	br	x17

0000000000401a80 <fork@plt>:
  401a80:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401a84:	ldr	x17, [x16, #152]
  401a88:	add	x16, x16, #0x98
  401a8c:	br	x17

0000000000401a90 <snprintf@plt>:
  401a90:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401a94:	ldr	x17, [x16, #160]
  401a98:	add	x16, x16, #0xa0
  401a9c:	br	x17

0000000000401aa0 <localeconv@plt>:
  401aa0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401aa4:	ldr	x17, [x16, #168]
  401aa8:	add	x16, x16, #0xa8
  401aac:	br	x17

0000000000401ab0 <capset@plt>:
  401ab0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401ab4:	ldr	x17, [x16, #176]
  401ab8:	add	x16, x16, #0xb0
  401abc:	br	x17

0000000000401ac0 <fileno@plt>:
  401ac0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401ac4:	ldr	x17, [x16, #184]
  401ac8:	add	x16, x16, #0xb8
  401acc:	br	x17

0000000000401ad0 <fclose@plt>:
  401ad0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401ad4:	ldr	x17, [x16, #192]
  401ad8:	add	x16, x16, #0xc0
  401adc:	br	x17

0000000000401ae0 <getpid@plt>:
  401ae0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401ae4:	ldr	x17, [x16, #200]
  401ae8:	add	x16, x16, #0xc8
  401aec:	br	x17

0000000000401af0 <fopen@plt>:
  401af0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401af4:	ldr	x17, [x16, #208]
  401af8:	add	x16, x16, #0xd0
  401afc:	br	x17

0000000000401b00 <malloc@plt>:
  401b00:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401b04:	ldr	x17, [x16, #216]
  401b08:	add	x16, x16, #0xd8
  401b0c:	br	x17

0000000000401b10 <open@plt>:
  401b10:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401b14:	ldr	x17, [x16, #224]
  401b18:	add	x16, x16, #0xe0
  401b1c:	br	x17

0000000000401b20 <__isoc99_fscanf@plt>:
  401b20:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401b24:	ldr	x17, [x16, #232]
  401b28:	add	x16, x16, #0xe8
  401b2c:	br	x17

0000000000401b30 <__strtol_internal@plt>:
  401b30:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401b34:	ldr	x17, [x16, #240]
  401b38:	add	x16, x16, #0xf0
  401b3c:	br	x17

0000000000401b40 <strncmp@plt>:
  401b40:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401b44:	ldr	x17, [x16, #248]
  401b48:	add	x16, x16, #0xf8
  401b4c:	br	x17

0000000000401b50 <bindtextdomain@plt>:
  401b50:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401b54:	ldr	x17, [x16, #256]
  401b58:	add	x16, x16, #0x100
  401b5c:	br	x17

0000000000401b60 <__libc_current_sigrtmin@plt>:
  401b60:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401b64:	ldr	x17, [x16, #264]
  401b68:	add	x16, x16, #0x108
  401b6c:	br	x17

0000000000401b70 <__libc_start_main@plt>:
  401b70:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401b74:	ldr	x17, [x16, #272]
  401b78:	add	x16, x16, #0x110
  401b7c:	br	x17

0000000000401b80 <fgetc@plt>:
  401b80:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401b84:	ldr	x17, [x16, #280]
  401b88:	add	x16, x16, #0x118
  401b8c:	br	x17

0000000000401b90 <__strtoul_internal@plt>:
  401b90:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401b94:	ldr	x17, [x16, #288]
  401b98:	add	x16, x16, #0x120
  401b9c:	br	x17

0000000000401ba0 <__xpg_basename@plt>:
  401ba0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401ba4:	ldr	x17, [x16, #296]
  401ba8:	add	x16, x16, #0x128
  401bac:	br	x17

0000000000401bb0 <strcasecmp@plt>:
  401bb0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401bb4:	ldr	x17, [x16, #304]
  401bb8:	add	x16, x16, #0x130
  401bbc:	br	x17

0000000000401bc0 <strdup@plt>:
  401bc0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401bc4:	ldr	x17, [x16, #312]
  401bc8:	add	x16, x16, #0x138
  401bcc:	br	x17

0000000000401bd0 <close@plt>:
  401bd0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401bd4:	ldr	x17, [x16, #320]
  401bd8:	add	x16, x16, #0x140
  401bdc:	br	x17

0000000000401be0 <__gmon_start__@plt>:
  401be0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401be4:	ldr	x17, [x16, #328]
  401be8:	add	x16, x16, #0x148
  401bec:	br	x17

0000000000401bf0 <write@plt>:
  401bf0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401bf4:	ldr	x17, [x16, #336]
  401bf8:	add	x16, x16, #0x150
  401bfc:	br	x17

0000000000401c00 <abort@plt>:
  401c00:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401c04:	ldr	x17, [x16, #344]
  401c08:	add	x16, x16, #0x158
  401c0c:	br	x17

0000000000401c10 <setgid@plt>:
  401c10:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401c14:	ldr	x17, [x16, #352]
  401c18:	add	x16, x16, #0x160
  401c1c:	br	x17

0000000000401c20 <textdomain@plt>:
  401c20:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401c24:	ldr	x17, [x16, #360]
  401c28:	add	x16, x16, #0x168
  401c2c:	br	x17

0000000000401c30 <getopt_long@plt>:
  401c30:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401c34:	ldr	x17, [x16, #368]
  401c38:	add	x16, x16, #0x170
  401c3c:	br	x17

0000000000401c40 <execvp@plt>:
  401c40:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401c44:	ldr	x17, [x16, #376]
  401c48:	add	x16, x16, #0x178
  401c4c:	br	x17

0000000000401c50 <strcmp@plt>:
  401c50:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401c54:	ldr	x17, [x16, #384]
  401c58:	add	x16, x16, #0x180
  401c5c:	br	x17

0000000000401c60 <warn@plt>:
  401c60:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401c64:	ldr	x17, [x16, #392]
  401c68:	add	x16, x16, #0x188
  401c6c:	br	x17

0000000000401c70 <__ctype_b_loc@plt>:
  401c70:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401c74:	ldr	x17, [x16, #400]
  401c78:	add	x16, x16, #0x190
  401c7c:	br	x17

0000000000401c80 <strtol@plt>:
  401c80:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401c84:	ldr	x17, [x16, #408]
  401c88:	add	x16, x16, #0x198
  401c8c:	br	x17

0000000000401c90 <chdir@plt>:
  401c90:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401c94:	ldr	x17, [x16, #416]
  401c98:	add	x16, x16, #0x1a0
  401c9c:	br	x17

0000000000401ca0 <free@plt>:
  401ca0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401ca4:	ldr	x17, [x16, #424]
  401ca8:	add	x16, x16, #0x1a8
  401cac:	br	x17

0000000000401cb0 <strncasecmp@plt>:
  401cb0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401cb4:	ldr	x17, [x16, #432]
  401cb8:	add	x16, x16, #0x1b0
  401cbc:	br	x17

0000000000401cc0 <nanosleep@plt>:
  401cc0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401cc4:	ldr	x17, [x16, #440]
  401cc8:	add	x16, x16, #0x1b8
  401ccc:	br	x17

0000000000401cd0 <vasprintf@plt>:
  401cd0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401cd4:	ldr	x17, [x16, #448]
  401cd8:	add	x16, x16, #0x1c0
  401cdc:	br	x17

0000000000401ce0 <strndup@plt>:
  401ce0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401ce4:	ldr	x17, [x16, #456]
  401ce8:	add	x16, x16, #0x1c8
  401cec:	br	x17

0000000000401cf0 <strspn@plt>:
  401cf0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401cf4:	ldr	x17, [x16, #464]
  401cf8:	add	x16, x16, #0x1d0
  401cfc:	br	x17

0000000000401d00 <strchr@plt>:
  401d00:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401d04:	ldr	x17, [x16, #472]
  401d08:	add	x16, x16, #0x1d8
  401d0c:	br	x17

0000000000401d10 <setgroups@plt>:
  401d10:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401d14:	ldr	x17, [x16, #480]
  401d18:	add	x16, x16, #0x1e0
  401d1c:	br	x17

0000000000401d20 <fflush@plt>:
  401d20:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401d24:	ldr	x17, [x16, #488]
  401d28:	add	x16, x16, #0x1e8
  401d2c:	br	x17

0000000000401d30 <strcpy@plt>:
  401d30:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401d34:	ldr	x17, [x16, #496]
  401d38:	add	x16, x16, #0x1f0
  401d3c:	br	x17

0000000000401d40 <chroot@plt>:
  401d40:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401d44:	ldr	x17, [x16, #504]
  401d48:	add	x16, x16, #0x1f8
  401d4c:	br	x17

0000000000401d50 <warnx@plt>:
  401d50:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401d54:	ldr	x17, [x16, #512]
  401d58:	add	x16, x16, #0x200
  401d5c:	br	x17

0000000000401d60 <read@plt>:
  401d60:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401d64:	ldr	x17, [x16, #520]
  401d68:	add	x16, x16, #0x208
  401d6c:	br	x17

0000000000401d70 <dcgettext@plt>:
  401d70:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401d74:	ldr	x17, [x16, #528]
  401d78:	add	x16, x16, #0x210
  401d7c:	br	x17

0000000000401d80 <capget@plt>:
  401d80:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401d84:	ldr	x17, [x16, #536]
  401d88:	add	x16, x16, #0x218
  401d8c:	br	x17

0000000000401d90 <errx@plt>:
  401d90:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401d94:	ldr	x17, [x16, #544]
  401d98:	add	x16, x16, #0x220
  401d9c:	br	x17

0000000000401da0 <strcspn@plt>:
  401da0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401da4:	ldr	x17, [x16, #552]
  401da8:	add	x16, x16, #0x228
  401dac:	br	x17

0000000000401db0 <printf@plt>:
  401db0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401db4:	ldr	x17, [x16, #560]
  401db8:	add	x16, x16, #0x230
  401dbc:	br	x17

0000000000401dc0 <__errno_location@plt>:
  401dc0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401dc4:	ldr	x17, [x16, #568]
  401dc8:	add	x16, x16, #0x238
  401dcc:	br	x17

0000000000401dd0 <getenv@plt>:
  401dd0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401dd4:	ldr	x17, [x16, #576]
  401dd8:	add	x16, x16, #0x240
  401ddc:	br	x17

0000000000401de0 <__xstat@plt>:
  401de0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401de4:	ldr	x17, [x16, #584]
  401de8:	add	x16, x16, #0x248
  401dec:	br	x17

0000000000401df0 <prctl@plt>:
  401df0:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401df4:	ldr	x17, [x16, #592]
  401df8:	add	x16, x16, #0x250
  401dfc:	br	x17

0000000000401e00 <waitpid@plt>:
  401e00:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401e04:	ldr	x17, [x16, #600]
  401e08:	add	x16, x16, #0x258
  401e0c:	br	x17

0000000000401e10 <fprintf@plt>:
  401e10:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401e14:	ldr	x17, [x16, #608]
  401e18:	add	x16, x16, #0x260
  401e1c:	br	x17

0000000000401e20 <err@plt>:
  401e20:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401e24:	ldr	x17, [x16, #616]
  401e28:	add	x16, x16, #0x268
  401e2c:	br	x17

0000000000401e30 <setlocale@plt>:
  401e30:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401e34:	ldr	x17, [x16, #624]
  401e38:	add	x16, x16, #0x270
  401e3c:	br	x17

0000000000401e40 <ferror@plt>:
  401e40:	adrp	x16, 418000 <ferror@plt+0x161c0>
  401e44:	ldr	x17, [x16, #632]
  401e48:	add	x16, x16, #0x278
  401e4c:	br	x17

Disassembly of section .text:

0000000000401e50 <.text>:
  401e50:	stp	x29, x30, [sp, #-240]!
  401e54:	mov	x29, sp
  401e58:	stp	x19, x20, [sp, #16]
  401e5c:	adrp	x19, 405000 <ferror@plt+0x31c0>
  401e60:	add	x19, x19, #0x4a0
  401e64:	stp	x21, x22, [sp, #32]
  401e68:	mov	x21, x1
  401e6c:	mov	w22, w0
  401e70:	stp	x23, x24, [sp, #48]
  401e74:	adrp	x23, 405000 <ferror@plt+0x31c0>
  401e78:	add	x23, x23, #0xc58
  401e7c:	stp	x25, x26, [sp, #64]
  401e80:	mov	w20, #0x0                   	// #0
  401e84:	mov	w26, #0x0                   	// #0
  401e88:	stp	x27, x28, [sp, #80]
  401e8c:	bl	401a20 <geteuid@plt>
  401e90:	mov	x27, #0x4000                	// #16384
  401e94:	str	w0, [sp, #164]
  401e98:	bl	401a00 <getegid@plt>
  401e9c:	adrp	x1, 405000 <ferror@plt+0x31c0>
  401ea0:	add	x1, x1, #0x6a8
  401ea4:	str	w0, [sp, #176]
  401ea8:	mov	w0, #0x6                   	// #6
  401eac:	bl	401e30 <setlocale@plt>
  401eb0:	movk	x27, #0x4, lsl #16
  401eb4:	adrp	x1, 405000 <ferror@plt+0x31c0>
  401eb8:	add	x1, x1, #0x488
  401ebc:	mov	x0, x19
  401ec0:	bl	401b50 <bindtextdomain@plt>
  401ec4:	mov	x0, x19
  401ec8:	adrp	x19, 406000 <ferror@plt+0x41c0>
  401ecc:	bl	401c20 <textdomain@plt>
  401ed0:	add	x19, x19, #0x30
  401ed4:	adrp	x0, 403000 <ferror@plt+0x11c0>
  401ed8:	add	x0, x0, #0x3c8
  401edc:	bl	405390 <ferror@plt+0x3550>
  401ee0:	mov	w24, #0x0                   	// #0
  401ee4:	adrp	x0, 406000 <ferror@plt+0x41c0>
  401ee8:	add	x0, x0, #0xb8
  401eec:	add	x25, x0, #0x50
  401ef0:	str	x0, [sp, #144]
  401ef4:	adrp	x0, 405000 <ferror@plt+0x31c0>
  401ef8:	add	x0, x0, #0x588
  401efc:	stp	xzr, xzr, [sp, #96]
  401f00:	str	xzr, [sp, #112]
  401f04:	stp	wzr, wzr, [sp, #120]
  401f08:	stp	wzr, wzr, [sp, #128]
  401f0c:	stp	wzr, wzr, [sp, #136]
  401f10:	str	x0, [sp, #152]
  401f14:	mov	w0, #0xffffffff            	// #-1
  401f18:	str	w0, [sp, #160]
  401f1c:	nop
  401f20:	mov	x3, x25
  401f24:	mov	x2, x23
  401f28:	mov	x1, x21
  401f2c:	mov	w0, w22
  401f30:	mov	x4, #0x0                   	// #0
  401f34:	bl	401c30 <getopt_long@plt>
  401f38:	cmn	w0, #0x1
  401f3c:	b.eq	401f9c <ferror@plt+0x15c>  // b.none
  401f40:	sub	w0, w0, #0x43
  401f44:	cmp	w0, #0x41
  401f48:	b.hi	4027f4 <ferror@plt+0x9b4>  // b.pmore
  401f4c:	ldrh	w0, [x19, w0, uxtw #1]
  401f50:	adr	x1, 401f5c <ferror@plt+0x11c>
  401f54:	add	x0, x1, w0, sxth #2
  401f58:	br	x0
  401f5c:	adrp	x0, 418000 <ferror@plt+0x161c0>
  401f60:	add	x20, x0, #0x360
  401f64:	ldr	x0, [x0, #864]
  401f68:	cbz	x0, 402464 <ferror@plt+0x624>
  401f6c:	bl	405030 <ferror@plt+0x31f0>
  401f70:	str	w0, [sp, #120]
  401f74:	tbnz	w0, #31, 402ce8 <ferror@plt+0xea8>
  401f78:	mov	x3, x25
  401f7c:	mov	x2, x23
  401f80:	mov	x1, x21
  401f84:	mov	w0, w22
  401f88:	mov	x4, #0x0                   	// #0
  401f8c:	mov	w20, #0x1                   	// #1
  401f90:	bl	401c30 <getopt_long@plt>
  401f94:	cmn	w0, #0x1
  401f98:	b.ne	401f40 <ferror@plt+0x100>  // b.any
  401f9c:	adrp	x23, 418000 <ferror@plt+0x161c0>
  401fa0:	mov	w28, w0
  401fa4:	ldr	w19, [x23, #900]
  401fa8:	cbz	w19, 401fb4 <ferror@plt+0x174>
  401fac:	and	w19, w24, #0x20000
  401fb0:	tbnz	w24, #17, 40282c <ferror@plt+0x9ec>
  401fb4:	mov	w0, w24
  401fb8:	bl	401a70 <unshare@plt>
  401fbc:	cmn	w0, #0x1
  401fc0:	b.eq	402d0c <ferror@plt+0xecc>  // b.none
  401fc4:	ldr	w0, [x23, #900]
  401fc8:	cbz	w0, 401fdc <ferror@plt+0x19c>
  401fcc:	cbz	w19, 401fd4 <ferror@plt+0x194>
  401fd0:	tbnz	w24, #17, 402b98 <ferror@plt+0xd58>
  401fd4:	bl	401ae0 <getpid@plt>
  401fd8:	bl	402f80 <ferror@plt+0x1140>
  401fdc:	cbnz	w20, 402914 <ferror@plt+0xad4>
  401fe0:	ldr	w0, [sp, #120]
  401fe4:	cbnz	w0, 402964 <ferror@plt+0xb24>
  401fe8:	cmp	w26, #0x1
  401fec:	b.eq	402a00 <ferror@plt+0xbc0>  // b.none
  401ff0:	cmp	w26, #0x2
  401ff4:	b.ne	4029ec <ferror@plt+0xbac>  // b.any
  401ff8:	ldr	w0, [sp, #160]
  401ffc:	cmp	w0, #0x1
  402000:	b.eq	402d8c <ferror@plt+0xf4c>  // b.none
  402004:	mov	w0, #0x0                   	// #0
  402008:	bl	4031a0 <ferror@plt+0x1360>
  40200c:	ldr	w2, [sp, #164]
  402010:	adrp	x0, 405000 <ferror@plt+0x31c0>
  402014:	add	x0, x0, #0xd38
  402018:	mov	w1, w2
  40201c:	bl	403310 <ferror@plt+0x14d0>
  402020:	ldr	w2, [sp, #176]
  402024:	adrp	x0, 405000 <ferror@plt+0x31c0>
  402028:	add	x0, x0, #0xd50
  40202c:	mov	w1, w2
  402030:	bl	403310 <ferror@plt+0x14d0>
  402034:	tst	x24, #0x20000
  402038:	ccmp	x27, #0x0, #0x4, ne  // ne = any
  40203c:	b.ne	402c2c <ferror@plt+0xdec>  // b.any
  402040:	ldr	x0, [sp, #112]
  402044:	cbz	x0, 4028bc <ferror@plt+0xa7c>
  402048:	bl	401d40 <chroot@plt>
  40204c:	cbnz	w0, 402e2c <ferror@plt+0xfec>
  402050:	ldr	x0, [sp, #104]
  402054:	cbz	x0, 402a58 <ferror@plt+0xc18>
  402058:	ldr	x0, [sp, #104]
  40205c:	bl	401c90 <chdir@plt>
  402060:	cbnz	w0, 402e50 <ferror@plt+0x1010>
  402064:	ldr	x0, [sp, #96]
  402068:	cbz	x0, 402094 <ferror@plt+0x254>
  40206c:	ldr	x0, [sp, #112]
  402070:	cbz	x0, 4028cc <ferror@plt+0xa8c>
  402074:	ldr	x1, [sp, #96]
  402078:	adrp	x2, 405000 <ferror@plt+0x31c0>
  40207c:	add	x2, x2, #0xe40
  402080:	mov	x4, #0x0                   	// #0
  402084:	mov	x0, x2
  402088:	mov	x3, #0xe                   	// #14
  40208c:	bl	4019d0 <mount@plt>
  402090:	cbnz	w0, 402c78 <ferror@plt+0xe38>
  402094:	ldr	w0, [sp, #128]
  402098:	cbnz	w0, 4029b0 <ferror@plt+0xb70>
  40209c:	ldr	w0, [sp, #124]
  4020a0:	cbnz	w0, 402984 <ferror@plt+0xb44>
  4020a4:	ldr	w0, [sp, #132]
  4020a8:	cbz	w0, 4020b0 <ferror@plt+0x270>
  4020ac:	tbnz	w24, #28, 402a68 <ferror@plt+0xc28>
  4020b0:	adrp	x19, 418000 <ferror@plt+0x161c0>
  4020b4:	ldr	w1, [x19, #872]
  4020b8:	cmp	w1, w22
  4020bc:	b.ge	4028b8 <ferror@plt+0xa78>  // b.tcont
  4020c0:	ldr	x0, [x21, w1, sxtw #3]
  4020c4:	add	x1, x21, w1, sxtw #3
  4020c8:	bl	401c40 <execvp@plt>
  4020cc:	bl	401dc0 <__errno_location@plt>
  4020d0:	mov	x3, x0
  4020d4:	mov	w2, #0x5                   	// #5
  4020d8:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4020dc:	mov	x0, #0x0                   	// #0
  4020e0:	add	x1, x1, #0xed0
  4020e4:	ldr	w3, [x3]
  4020e8:	cmp	w3, #0x2
  4020ec:	cset	w20, eq  // eq = none
  4020f0:	add	w20, w20, #0x7e
  4020f4:	bl	401d70 <dcgettext@plt>
  4020f8:	mov	x1, x0
  4020fc:	ldrsw	x2, [x19, #872]
  402100:	mov	w0, w20
  402104:	ldr	x2, [x21, x2, lsl #3]
  402108:	bl	401e20 <err@plt>
  40210c:	bl	405260 <ferror@plt+0x3420>
  402110:	mov	w0, #0x1                   	// #1
  402114:	str	w0, [sp, #132]
  402118:	b	401f20 <ferror@plt+0xe0>
  40211c:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402120:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402124:	add	x1, x1, #0x4f8
  402128:	ldr	x28, [x0, #864]
  40212c:	mov	x0, x28
  402130:	bl	401c50 <strcmp@plt>
  402134:	cbz	w0, 402a40 <ferror@plt+0xc00>
  402138:	adrp	x1, 405000 <ferror@plt+0x31c0>
  40213c:	mov	x0, x28
  402140:	add	x1, x1, #0x500
  402144:	bl	401c50 <strcmp@plt>
  402148:	cbz	w0, 402a4c <ferror@plt+0xc0c>
  40214c:	mov	w2, #0x5                   	// #5
  402150:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402154:	mov	x0, #0x0                   	// #0
  402158:	add	x1, x1, #0x508
  40215c:	bl	401d70 <dcgettext@plt>
  402160:	mov	x1, x0
  402164:	mov	x2, x28
  402168:	mov	w0, #0x1                   	// #1
  40216c:	bl	401d90 <errx@plt>
  402170:	ldr	x1, [sp, #144]
  402174:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402178:	str	w20, [sp, #180]
  40217c:	mov	x28, #0x0                   	// #0
  402180:	add	x27, x1, #0x10
  402184:	str	x27, [sp, #168]
  402188:	ldr	x1, [x0, #864]
  40218c:	str	x21, [sp, #184]
  402190:	mov	x20, x1
  402194:	lsl	x21, x28, #4
  402198:	mov	x1, x20
  40219c:	ldr	x0, [x27, x21]
  4021a0:	bl	401c50 <strcmp@plt>
  4021a4:	cbz	w0, 40248c <ferror@plt+0x64c>
  4021a8:	add	x28, x28, #0x1
  4021ac:	cmp	x28, #0x4
  4021b0:	b.ne	402194 <ferror@plt+0x354>  // b.any
  4021b4:	mov	w2, #0x5                   	// #5
  4021b8:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4021bc:	mov	x0, #0x0                   	// #0
  4021c0:	add	x1, x1, #0x530
  4021c4:	bl	401d70 <dcgettext@plt>
  4021c8:	mov	x1, x0
  4021cc:	mov	x2, x20
  4021d0:	mov	w0, #0x1                   	// #1
  4021d4:	bl	401d90 <errx@plt>
  4021d8:	adrp	x0, 418000 <ferror@plt+0x161c0>
  4021dc:	orr	w24, w24, #0x20000
  4021e0:	ldr	x0, [x0, #864]
  4021e4:	str	x0, [sp, #96]
  4021e8:	cbnz	x0, 401f20 <ferror@plt+0xe0>
  4021ec:	adrp	x0, 405000 <ferror@plt+0x31c0>
  4021f0:	add	x0, x0, #0x478
  4021f4:	str	x0, [sp, #96]
  4021f8:	b	401f20 <ferror@plt+0xe0>
  4021fc:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402200:	ldr	x0, [x0, #864]
  402204:	str	x0, [sp, #104]
  402208:	b	401f20 <ferror@plt+0xe0>
  40220c:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402210:	orr	w24, w24, #0x4000000
  402214:	ldr	x1, [x0, #864]
  402218:	cbz	x1, 401f20 <ferror@plt+0xe0>
  40221c:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402220:	add	x0, x0, #0x290
  402224:	mov	w3, #0x4000000             	// #67108864
  402228:	ldr	x2, [x0, #8]
  40222c:	cbz	x2, 401f20 <ferror@plt+0xe0>
  402230:	ldr	w2, [x0]
  402234:	cmp	w2, w3
  402238:	b.eq	402474 <ferror@plt+0x634>  // b.none
  40223c:	add	x0, x0, #0x18
  402240:	b	402228 <ferror@plt+0x3e8>
  402244:	cmp	w26, #0x2
  402248:	b.eq	402cc8 <ferror@plt+0xe88>  // b.none
  40224c:	orr	w24, w24, #0x10000000
  402250:	mov	w26, #0x1                   	// #1
  402254:	b	401f20 <ferror@plt+0xe0>
  402258:	adrp	x0, 418000 <ferror@plt+0x161c0>
  40225c:	orr	w24, w24, #0x20000000
  402260:	ldr	x1, [x0, #864]
  402264:	cbz	x1, 401f20 <ferror@plt+0xe0>
  402268:	adrp	x0, 418000 <ferror@plt+0x161c0>
  40226c:	add	x0, x0, #0x290
  402270:	mov	w3, #0x20000000            	// #536870912
  402274:	ldr	x2, [x0, #8]
  402278:	cbz	x2, 401f20 <ferror@plt+0xe0>
  40227c:	ldr	w2, [x0]
  402280:	cmp	w2, w3
  402284:	b.eq	402474 <ferror@plt+0x634>  // b.none
  402288:	add	x0, x0, #0x18
  40228c:	b	402274 <ferror@plt+0x434>
  402290:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402294:	orr	w24, w24, #0x40000000
  402298:	ldr	x1, [x0, #864]
  40229c:	cbz	x1, 401f20 <ferror@plt+0xe0>
  4022a0:	adrp	x0, 418000 <ferror@plt+0x161c0>
  4022a4:	add	x0, x0, #0x290
  4022a8:	mov	w3, #0x40000000            	// #1073741824
  4022ac:	ldr	x2, [x0, #8]
  4022b0:	cbz	x2, 401f20 <ferror@plt+0xe0>
  4022b4:	ldr	w2, [x0]
  4022b8:	cmp	w2, w3
  4022bc:	b.eq	402474 <ferror@plt+0x634>  // b.none
  4022c0:	add	x0, x0, #0x18
  4022c4:	b	4022ac <ferror@plt+0x46c>
  4022c8:	adrp	x0, 418000 <ferror@plt+0x161c0>
  4022cc:	orr	w24, w24, #0x20000
  4022d0:	ldr	x1, [x0, #864]
  4022d4:	cbz	x1, 401f20 <ferror@plt+0xe0>
  4022d8:	adrp	x0, 418000 <ferror@plt+0x161c0>
  4022dc:	add	x0, x0, #0x290
  4022e0:	ldr	x2, [x0, #8]
  4022e4:	cbz	x2, 401f20 <ferror@plt+0xe0>
  4022e8:	ldr	w2, [x0]
  4022ec:	cmp	w2, #0x20, lsl #12
  4022f0:	b.eq	402474 <ferror@plt+0x634>  // b.none
  4022f4:	add	x0, x0, #0x18
  4022f8:	b	4022e0 <ferror@plt+0x4a0>
  4022fc:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402300:	orr	w24, w24, #0x8000000
  402304:	ldr	x1, [x0, #864]
  402308:	cbz	x1, 401f20 <ferror@plt+0xe0>
  40230c:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402310:	add	x0, x0, #0x290
  402314:	mov	w3, #0x8000000             	// #134217728
  402318:	ldr	x2, [x0, #8]
  40231c:	cbz	x2, 401f20 <ferror@plt+0xe0>
  402320:	ldr	w2, [x0]
  402324:	cmp	w2, w3
  402328:	b.eq	402474 <ferror@plt+0x634>  // b.none
  40232c:	add	x0, x0, #0x18
  402330:	b	402318 <ferror@plt+0x4d8>
  402334:	cmp	w26, #0x1
  402338:	b.eq	402cc8 <ferror@plt+0xe88>  // b.none
  40233c:	orr	w24, w24, #0x10000000
  402340:	mov	w26, #0x2                   	// #2
  402344:	b	401f20 <ferror@plt+0xe0>
  402348:	mov	w2, #0x5                   	// #5
  40234c:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402350:	mov	x0, #0x0                   	// #0
  402354:	add	x1, x1, #0xc08
  402358:	bl	401d70 <dcgettext@plt>
  40235c:	adrp	x1, 418000 <ferror@plt+0x161c0>
  402360:	adrp	x2, 405000 <ferror@plt+0x31c0>
  402364:	add	x2, x2, #0xc18
  402368:	ldr	x1, [x1, #888]
  40236c:	bl	401db0 <printf@plt>
  402370:	mov	w0, #0x0                   	// #0
  402374:	bl	4019b0 <exit@plt>
  402378:	adrp	x0, 418000 <ferror@plt+0x161c0>
  40237c:	orr	w24, w24, #0x10000000
  402380:	ldr	x1, [x0, #864]
  402384:	cbz	x1, 401f20 <ferror@plt+0xe0>
  402388:	adrp	x0, 418000 <ferror@plt+0x161c0>
  40238c:	add	x0, x0, #0x290
  402390:	mov	w3, #0x10000000            	// #268435456
  402394:	ldr	x2, [x0, #8]
  402398:	cbz	x2, 401f20 <ferror@plt+0xe0>
  40239c:	ldr	w2, [x0]
  4023a0:	cmp	w2, w3
  4023a4:	b.eq	402474 <ferror@plt+0x634>  // b.none
  4023a8:	add	x0, x0, #0x18
  4023ac:	b	402394 <ferror@plt+0x554>
  4023b0:	adrp	x3, 418000 <ferror@plt+0x161c0>
  4023b4:	mov	w2, #0x5                   	// #5
  4023b8:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4023bc:	mov	x0, #0x0                   	// #0
  4023c0:	ldr	x28, [x3, #864]
  4023c4:	mov	w3, #0x1                   	// #1
  4023c8:	add	x1, x1, #0x570
  4023cc:	str	w3, [sp, #124]
  4023d0:	bl	401d70 <dcgettext@plt>
  4023d4:	mov	x1, x0
  4023d8:	mov	x0, x28
  4023dc:	bl	404108 <ferror@plt+0x22c8>
  4023e0:	str	w0, [sp, #136]
  4023e4:	b	401f20 <ferror@plt+0xe0>
  4023e8:	adrp	x0, 418000 <ferror@plt+0x161c0>
  4023ec:	ldr	x0, [x0, #864]
  4023f0:	str	x0, [sp, #112]
  4023f4:	b	401f20 <ferror@plt+0xe0>
  4023f8:	adrp	x3, 418000 <ferror@plt+0x161c0>
  4023fc:	mov	w2, #0x5                   	// #5
  402400:	ldr	x1, [sp, #152]
  402404:	mov	x0, #0x0                   	// #0
  402408:	ldr	x28, [x3, #864]
  40240c:	mov	w3, #0x1                   	// #1
  402410:	str	w3, [sp, #128]
  402414:	bl	401d70 <dcgettext@plt>
  402418:	mov	x1, x0
  40241c:	mov	x0, x28
  402420:	bl	404108 <ferror@plt+0x22c8>
  402424:	str	w0, [sp, #140]
  402428:	b	401f20 <ferror@plt+0xe0>
  40242c:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402430:	orr	w24, w24, #0x2000000
  402434:	ldr	x1, [x0, #864]
  402438:	cbz	x1, 401f20 <ferror@plt+0xe0>
  40243c:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402440:	add	x0, x0, #0x290
  402444:	mov	w3, #0x2000000             	// #33554432
  402448:	ldr	x2, [x0, #8]
  40244c:	cbz	x2, 401f20 <ferror@plt+0xe0>
  402450:	ldr	w2, [x0]
  402454:	cmp	w2, w3
  402458:	b.eq	402474 <ferror@plt+0x634>  // b.none
  40245c:	add	x0, x0, #0x18
  402460:	b	402448 <ferror@plt+0x608>
  402464:	mov	w0, #0x9                   	// #9
  402468:	mov	w20, #0x1                   	// #1
  40246c:	str	w0, [sp, #120]
  402470:	b	401f20 <ferror@plt+0xe0>
  402474:	adrp	x2, 418000 <ferror@plt+0x161c0>
  402478:	str	x1, [x0, #16]
  40247c:	ldr	w0, [x2, #900]
  402480:	add	w0, w0, #0x1
  402484:	str	w0, [x2, #900]
  402488:	b	401f20 <ferror@plt+0xe0>
  40248c:	ldr	x0, [sp, #168]
  402490:	mov	x27, x21
  402494:	ldr	w20, [sp, #180]
  402498:	add	x27, x0, x27
  40249c:	ldr	x21, [sp, #184]
  4024a0:	ldr	x27, [x27, #8]
  4024a4:	b	401f20 <ferror@plt+0xe0>
  4024a8:	adrp	x3, 418000 <ferror@plt+0x161c0>
  4024ac:	mov	w2, #0x5                   	// #5
  4024b0:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4024b4:	mov	x0, #0x0                   	// #0
  4024b8:	ldr	x19, [x3, #880]
  4024bc:	add	x1, x1, #0x5a0
  4024c0:	bl	401d70 <dcgettext@plt>
  4024c4:	mov	x1, x19
  4024c8:	bl	4019a0 <fputs@plt>
  4024cc:	mov	w2, #0x5                   	// #5
  4024d0:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4024d4:	mov	x0, #0x0                   	// #0
  4024d8:	add	x1, x1, #0x5b0
  4024dc:	bl	401d70 <dcgettext@plt>
  4024e0:	mov	x1, x0
  4024e4:	adrp	x2, 418000 <ferror@plt+0x161c0>
  4024e8:	mov	x0, x19
  4024ec:	ldr	x2, [x2, #888]
  4024f0:	bl	401e10 <fprintf@plt>
  4024f4:	mov	x1, x19
  4024f8:	mov	w0, #0xa                   	// #10
  4024fc:	bl	401a50 <fputc@plt>
  402500:	mov	w2, #0x5                   	// #5
  402504:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402508:	mov	x0, #0x0                   	// #0
  40250c:	add	x1, x1, #0x5e0
  402510:	bl	401d70 <dcgettext@plt>
  402514:	mov	x1, x19
  402518:	bl	4019a0 <fputs@plt>
  40251c:	mov	w2, #0x5                   	// #5
  402520:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402524:	mov	x0, #0x0                   	// #0
  402528:	add	x1, x1, #0x620
  40252c:	bl	401d70 <dcgettext@plt>
  402530:	mov	x1, x19
  402534:	bl	4019a0 <fputs@plt>
  402538:	mov	w2, #0x5                   	// #5
  40253c:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402540:	mov	x0, #0x0                   	// #0
  402544:	add	x1, x1, #0x630
  402548:	bl	401d70 <dcgettext@plt>
  40254c:	mov	x1, x19
  402550:	bl	4019a0 <fputs@plt>
  402554:	mov	w2, #0x5                   	// #5
  402558:	adrp	x1, 405000 <ferror@plt+0x31c0>
  40255c:	mov	x0, #0x0                   	// #0
  402560:	add	x1, x1, #0x668
  402564:	bl	401d70 <dcgettext@plt>
  402568:	mov	x1, x19
  40256c:	bl	4019a0 <fputs@plt>
  402570:	mov	w2, #0x5                   	// #5
  402574:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402578:	mov	x0, #0x0                   	// #0
  40257c:	add	x1, x1, #0x6b0
  402580:	bl	401d70 <dcgettext@plt>
  402584:	mov	x1, x19
  402588:	bl	4019a0 <fputs@plt>
  40258c:	mov	w2, #0x5                   	// #5
  402590:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402594:	mov	x0, #0x0                   	// #0
  402598:	add	x1, x1, #0x6f0
  40259c:	bl	401d70 <dcgettext@plt>
  4025a0:	mov	x1, x19
  4025a4:	bl	4019a0 <fputs@plt>
  4025a8:	mov	w2, #0x5                   	// #5
  4025ac:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4025b0:	mov	x0, #0x0                   	// #0
  4025b4:	add	x1, x1, #0x728
  4025b8:	bl	401d70 <dcgettext@plt>
  4025bc:	mov	x1, x19
  4025c0:	bl	4019a0 <fputs@plt>
  4025c4:	mov	w2, #0x5                   	// #5
  4025c8:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4025cc:	mov	x0, #0x0                   	// #0
  4025d0:	add	x1, x1, #0x760
  4025d4:	bl	401d70 <dcgettext@plt>
  4025d8:	mov	x1, x19
  4025dc:	bl	4019a0 <fputs@plt>
  4025e0:	mov	w2, #0x5                   	// #5
  4025e4:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4025e8:	mov	x0, #0x0                   	// #0
  4025ec:	add	x1, x1, #0x798
  4025f0:	bl	401d70 <dcgettext@plt>
  4025f4:	mov	x1, x19
  4025f8:	bl	4019a0 <fputs@plt>
  4025fc:	mov	x1, x19
  402600:	mov	w0, #0xa                   	// #10
  402604:	bl	401a50 <fputc@plt>
  402608:	mov	w2, #0x5                   	// #5
  40260c:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402610:	mov	x0, #0x0                   	// #0
  402614:	add	x1, x1, #0x7d0
  402618:	bl	401d70 <dcgettext@plt>
  40261c:	mov	x1, x19
  402620:	bl	4019a0 <fputs@plt>
  402624:	mov	w2, #0x5                   	// #5
  402628:	adrp	x1, 405000 <ferror@plt+0x31c0>
  40262c:	mov	x0, #0x0                   	// #0
  402630:	add	x1, x1, #0x810
  402634:	bl	401d70 <dcgettext@plt>
  402638:	mov	x1, x19
  40263c:	bl	4019a0 <fputs@plt>
  402640:	mov	w2, #0x5                   	// #5
  402644:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402648:	mov	x0, #0x0                   	// #0
  40264c:	add	x1, x1, #0x858
  402650:	bl	401d70 <dcgettext@plt>
  402654:	mov	x1, x19
  402658:	bl	4019a0 <fputs@plt>
  40265c:	mov	x1, x19
  402660:	mov	w0, #0xa                   	// #10
  402664:	bl	401a50 <fputc@plt>
  402668:	mov	w2, #0x5                   	// #5
  40266c:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402670:	mov	x0, #0x0                   	// #0
  402674:	add	x1, x1, #0x8a0
  402678:	bl	401d70 <dcgettext@plt>
  40267c:	mov	x1, x19
  402680:	bl	4019a0 <fputs@plt>
  402684:	mov	w2, #0x5                   	// #5
  402688:	adrp	x1, 405000 <ferror@plt+0x31c0>
  40268c:	mov	x0, #0x0                   	// #0
  402690:	add	x1, x1, #0x920
  402694:	bl	401d70 <dcgettext@plt>
  402698:	mov	x1, x19
  40269c:	bl	4019a0 <fputs@plt>
  4026a0:	mov	w2, #0x5                   	// #5
  4026a4:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4026a8:	mov	x0, #0x0                   	// #0
  4026ac:	add	x1, x1, #0x970
  4026b0:	bl	401d70 <dcgettext@plt>
  4026b4:	mov	x1, x19
  4026b8:	bl	4019a0 <fputs@plt>
  4026bc:	mov	w2, #0x5                   	// #5
  4026c0:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4026c4:	mov	x0, #0x0                   	// #0
  4026c8:	add	x1, x1, #0x9e8
  4026cc:	bl	401d70 <dcgettext@plt>
  4026d0:	mov	x1, x19
  4026d4:	bl	4019a0 <fputs@plt>
  4026d8:	mov	w2, #0x5                   	// #5
  4026dc:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4026e0:	mov	x0, #0x0                   	// #0
  4026e4:	add	x1, x1, #0xa38
  4026e8:	bl	401d70 <dcgettext@plt>
  4026ec:	mov	x1, x19
  4026f0:	bl	4019a0 <fputs@plt>
  4026f4:	mov	x1, x19
  4026f8:	mov	w0, #0xa                   	// #10
  4026fc:	bl	401a50 <fputc@plt>
  402700:	mov	w2, #0x5                   	// #5
  402704:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402708:	mov	x0, #0x0                   	// #0
  40270c:	add	x1, x1, #0xa88
  402710:	bl	401d70 <dcgettext@plt>
  402714:	mov	x1, x19
  402718:	bl	4019a0 <fputs@plt>
  40271c:	mov	w2, #0x5                   	// #5
  402720:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402724:	mov	x0, #0x0                   	// #0
  402728:	add	x1, x1, #0xad0
  40272c:	bl	401d70 <dcgettext@plt>
  402730:	mov	x1, x19
  402734:	bl	4019a0 <fputs@plt>
  402738:	mov	w2, #0x5                   	// #5
  40273c:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402740:	mov	x0, #0x0                   	// #0
  402744:	add	x1, x1, #0xb08
  402748:	bl	401d70 <dcgettext@plt>
  40274c:	mov	x1, x19
  402750:	bl	4019a0 <fputs@plt>
  402754:	mov	w2, #0x5                   	// #5
  402758:	adrp	x1, 405000 <ferror@plt+0x31c0>
  40275c:	mov	x0, #0x0                   	// #0
  402760:	add	x1, x1, #0xb40
  402764:	bl	401d70 <dcgettext@plt>
  402768:	mov	x1, x19
  40276c:	bl	4019a0 <fputs@plt>
  402770:	mov	x1, x19
  402774:	mov	w0, #0xa                   	// #10
  402778:	bl	401a50 <fputc@plt>
  40277c:	mov	w2, #0x5                   	// #5
  402780:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402784:	mov	x0, #0x0                   	// #0
  402788:	add	x1, x1, #0xb78
  40278c:	bl	401d70 <dcgettext@plt>
  402790:	mov	x19, x0
  402794:	mov	w2, #0x5                   	// #5
  402798:	adrp	x1, 405000 <ferror@plt+0x31c0>
  40279c:	mov	x0, #0x0                   	// #0
  4027a0:	add	x1, x1, #0xb90
  4027a4:	bl	401d70 <dcgettext@plt>
  4027a8:	mov	x4, x0
  4027ac:	adrp	x3, 405000 <ferror@plt+0x31c0>
  4027b0:	add	x3, x3, #0xba0
  4027b4:	mov	x2, x19
  4027b8:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4027bc:	adrp	x0, 405000 <ferror@plt+0x31c0>
  4027c0:	add	x1, x1, #0xbb0
  4027c4:	add	x0, x0, #0xbc0
  4027c8:	bl	401db0 <printf@plt>
  4027cc:	mov	w2, #0x5                   	// #5
  4027d0:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4027d4:	mov	x0, #0x0                   	// #0
  4027d8:	add	x1, x1, #0xbd8
  4027dc:	bl	401d70 <dcgettext@plt>
  4027e0:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4027e4:	add	x1, x1, #0xbf8
  4027e8:	bl	401db0 <printf@plt>
  4027ec:	mov	w0, #0x0                   	// #0
  4027f0:	bl	4019b0 <exit@plt>
  4027f4:	adrp	x0, 418000 <ferror@plt+0x161c0>
  4027f8:	mov	w2, #0x5                   	// #5
  4027fc:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402800:	add	x1, x1, #0xc30
  402804:	ldr	x19, [x0, #856]
  402808:	mov	x0, #0x0                   	// #0
  40280c:	bl	401d70 <dcgettext@plt>
  402810:	mov	x1, x0
  402814:	adrp	x2, 418000 <ferror@plt+0x161c0>
  402818:	mov	x0, x19
  40281c:	ldr	x2, [x2, #888]
  402820:	bl	401e10 <fprintf@plt>
  402824:	mov	w0, #0x1                   	// #1
  402828:	bl	4019b0 <exit@plt>
  40282c:	bl	401ae0 <getpid@plt>
  402830:	str	w0, [sp, #144]
  402834:	bl	403040 <ferror@plt+0x1200>
  402838:	mov	x25, x0
  40283c:	add	x0, sp, #0xc8
  402840:	bl	401a30 <pipe@plt>
  402844:	tbnz	w0, #31, 402dcc <ferror@plt+0xf8c>
  402848:	bl	401a80 <fork@plt>
  40284c:	mov	w19, w0
  402850:	cmn	w0, #0x1
  402854:	b.eq	402dac <ferror@plt+0xf6c>  // b.none
  402858:	cbnz	w0, 402c1c <ferror@plt+0xddc>
  40285c:	ldr	w0, [sp, #204]
  402860:	mov	x26, #0xb280                	// #45696
  402864:	add	x22, sp, #0xd0
  402868:	mov	w21, #0x0                   	// #0
  40286c:	mov	x20, #0x0                   	// #0
  402870:	mov	x19, #0x1                   	// #1
  402874:	movk	x26, #0xee6, lsl #16
  402878:	bl	401bd0 <close@plt>
  40287c:	ldr	w24, [sp, #200]
  402880:	str	w28, [sp, #204]
  402884:	strb	wzr, [sp, #208]
  402888:	mov	x2, x19
  40288c:	mov	x1, x22
  402890:	mov	w0, w24
  402894:	bl	401d60 <read@plt>
  402898:	cmp	x0, #0x0
  40289c:	b.le	402b28 <ferror@plt+0xce8>
  4028a0:	add	x22, x22, x0
  4028a4:	add	x20, x20, x0
  4028a8:	subs	x19, x19, x0
  4028ac:	b.eq	402b4c <ferror@plt+0xd0c>  // b.none
  4028b0:	mov	w21, #0x0                   	// #0
  4028b4:	b	402888 <ferror@plt+0xa48>
  4028b8:	bl	404f50 <ferror@plt+0x3110>
  4028bc:	ldr	x0, [sp, #104]
  4028c0:	cbnz	x0, 402058 <ferror@plt+0x218>
  4028c4:	ldr	x0, [sp, #96]
  4028c8:	cbz	x0, 402094 <ferror@plt+0x254>
  4028cc:	ldr	x1, [sp, #96]
  4028d0:	mov	x3, #0x4000                	// #16384
  4028d4:	adrp	x0, 405000 <ferror@plt+0x31c0>
  4028d8:	movk	x3, #0x4, lsl #16
  4028dc:	add	x0, x0, #0xdb0
  4028e0:	mov	x4, #0x0                   	// #0
  4028e4:	mov	x2, #0x0                   	// #0
  4028e8:	bl	4019d0 <mount@plt>
  4028ec:	cbz	w0, 402074 <ferror@plt+0x234>
  4028f0:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4028f4:	add	x1, x1, #0xe28
  4028f8:	mov	w2, #0x5                   	// #5
  4028fc:	mov	x0, #0x0                   	// #0
  402900:	bl	401d70 <dcgettext@plt>
  402904:	ldr	x2, [sp, #96]
  402908:	mov	x1, x0
  40290c:	mov	w0, #0x1                   	// #1
  402910:	bl	401e20 <err@plt>
  402914:	bl	401a80 <fork@plt>
  402918:	cmn	w0, #0x1
  40291c:	b.eq	402dac <ferror@plt+0xf6c>  // b.none
  402920:	cbz	w0, 401fe0 <ferror@plt+0x1a0>
  402924:	add	x1, sp, #0xc4
  402928:	mov	w2, #0x0                   	// #0
  40292c:	bl	401e00 <waitpid@plt>
  402930:	cmn	w0, #0x1
  402934:	b.eq	402bfc <ferror@plt+0xdbc>  // b.none
  402938:	ldr	w0, [sp, #196]
  40293c:	ands	w1, w0, #0x7f
  402940:	b.ne	402d4c <ferror@plt+0xf0c>  // b.any
  402944:	ubfx	x0, x0, #8, #8
  402948:	ldp	x19, x20, [sp, #16]
  40294c:	ldp	x21, x22, [sp, #32]
  402950:	ldp	x23, x24, [sp, #48]
  402954:	ldp	x25, x26, [sp, #64]
  402958:	ldp	x27, x28, [sp, #80]
  40295c:	ldp	x29, x30, [sp], #240
  402960:	ret
  402964:	mov	x1, x0
  402968:	mov	w0, #0x1                   	// #1
  40296c:	bl	401df0 <prctl@plt>
  402970:	tbz	w0, #31, 401fe8 <ferror@plt+0x1a8>
  402974:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402978:	mov	w0, #0x1                   	// #1
  40297c:	add	x1, x1, #0xce0
  402980:	bl	401e20 <err@plt>
  402984:	ldr	w0, [sp, #136]
  402988:	bl	401970 <setuid@plt>
  40298c:	tbz	w0, #31, 4020a4 <ferror@plt+0x264>
  402990:	mov	w2, #0x5                   	// #5
  402994:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402998:	mov	x0, #0x0                   	// #0
  40299c:	add	x1, x1, #0xe80
  4029a0:	bl	401d70 <dcgettext@plt>
  4029a4:	mov	x1, x0
  4029a8:	mov	w0, #0x1                   	// #1
  4029ac:	bl	401e20 <err@plt>
  4029b0:	mov	x1, #0x0                   	// #0
  4029b4:	mov	x0, #0x0                   	// #0
  4029b8:	bl	401d10 <setgroups@plt>
  4029bc:	cbnz	w0, 402c88 <ferror@plt+0xe48>
  4029c0:	ldr	w0, [sp, #140]
  4029c4:	bl	401c10 <setgid@plt>
  4029c8:	tbz	w0, #31, 40209c <ferror@plt+0x25c>
  4029cc:	mov	w2, #0x5                   	// #5
  4029d0:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4029d4:	mov	x0, #0x0                   	// #0
  4029d8:	add	x1, x1, #0xe70
  4029dc:	bl	401d70 <dcgettext@plt>
  4029e0:	mov	x1, x0
  4029e4:	mov	w0, #0x1                   	// #1
  4029e8:	bl	401e20 <err@plt>
  4029ec:	ldr	w0, [sp, #160]
  4029f0:	cmn	w0, #0x1
  4029f4:	b.eq	402034 <ferror@plt+0x1f4>  // b.none
  4029f8:	bl	4031a0 <ferror@plt+0x1360>
  4029fc:	b	402034 <ferror@plt+0x1f4>
  402a00:	ldr	w0, [sp, #160]
  402a04:	cmp	w0, #0x1
  402a08:	b.eq	402ca8 <ferror@plt+0xe68>  // b.none
  402a0c:	mov	w0, #0x0                   	// #0
  402a10:	bl	4031a0 <ferror@plt+0x1360>
  402a14:	ldr	w2, [sp, #164]
  402a18:	mov	w1, #0x0                   	// #0
  402a1c:	adrp	x0, 405000 <ferror@plt+0x31c0>
  402a20:	add	x0, x0, #0xd38
  402a24:	bl	403310 <ferror@plt+0x14d0>
  402a28:	ldr	w2, [sp, #176]
  402a2c:	adrp	x0, 405000 <ferror@plt+0x31c0>
  402a30:	mov	w1, #0x0                   	// #0
  402a34:	add	x0, x0, #0xd50
  402a38:	bl	403310 <ferror@plt+0x14d0>
  402a3c:	b	402034 <ferror@plt+0x1f4>
  402a40:	mov	x0, #0x0                   	// #0
  402a44:	str	w0, [sp, #160]
  402a48:	b	401f20 <ferror@plt+0xe0>
  402a4c:	mov	x0, #0x1                   	// #1
  402a50:	str	w0, [sp, #160]
  402a54:	b	401f20 <ferror@plt+0xe0>
  402a58:	adrp	x0, 405000 <ferror@plt+0x31c0>
  402a5c:	add	x0, x0, #0x480
  402a60:	str	x0, [sp, #104]
  402a64:	b	402058 <ferror@plt+0x218>
  402a68:	mov	x2, #0x522                 	// #1314
  402a6c:	add	x1, sp, #0xd8
  402a70:	movk	x2, #0x2008, lsl #16
  402a74:	add	x0, sp, #0xd0
  402a78:	str	x2, [sp, #208]
  402a7c:	stp	xzr, xzr, [sp, #216]
  402a80:	str	xzr, [sp, #232]
  402a84:	bl	401d80 <capget@plt>
  402a88:	tbnz	w0, #31, 402e0c <ferror@plt+0xfcc>
  402a8c:	ldr	w3, [sp, #220]
  402a90:	add	x1, sp, #0xd8
  402a94:	ldr	w2, [sp, #232]
  402a98:	add	x0, sp, #0xd0
  402a9c:	str	w3, [sp, #224]
  402aa0:	str	w2, [sp, #236]
  402aa4:	bl	401ab0 <capset@plt>
  402aa8:	tbnz	w0, #31, 402dec <ferror@plt+0xfac>
  402aac:	ldr	w0, [sp, #216]
  402ab0:	mov	w19, #0x0                   	// #0
  402ab4:	ldr	w20, [sp, #228]
  402ab8:	mov	w23, #0x1                   	// #1
  402abc:	orr	x20, x0, x20, lsl #32
  402ac0:	b	402ad0 <ferror@plt+0xc90>
  402ac4:	add	w19, w19, #0x1
  402ac8:	cmp	w19, #0x40
  402acc:	b.eq	4020b0 <ferror@plt+0x270>  // b.none
  402ad0:	bl	405260 <ferror@plt+0x3420>
  402ad4:	cmp	w0, w19
  402ad8:	b.lt	402ac4 <ferror@plt+0xc84>  // b.tstop
  402adc:	lsl	w0, w23, w19
  402ae0:	sxtw	x0, w0
  402ae4:	tst	x0, x20
  402ae8:	b.eq	402ac4 <ferror@plt+0xc84>  // b.none
  402aec:	mov	w2, w19
  402af0:	mov	w4, #0x0                   	// #0
  402af4:	mov	w3, #0x0                   	// #0
  402af8:	mov	w1, #0x2                   	// #2
  402afc:	mov	w0, #0x2f                  	// #47
  402b00:	bl	401df0 <prctl@plt>
  402b04:	tbz	w0, #31, 402ac4 <ferror@plt+0xc84>
  402b08:	mov	w2, #0x5                   	// #5
  402b0c:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402b10:	mov	x0, #0x0                   	// #0
  402b14:	add	x1, x1, #0xeb0
  402b18:	bl	401d70 <dcgettext@plt>
  402b1c:	mov	x1, x0
  402b20:	mov	w0, #0x1                   	// #1
  402b24:	bl	401e20 <err@plt>
  402b28:	b.eq	402b48 <ferror@plt+0xd08>  // b.none
  402b2c:	bl	401dc0 <__errno_location@plt>
  402b30:	ldr	w0, [x0]
  402b34:	cmp	w0, #0xb
  402b38:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  402b3c:	b.ne	402b48 <ferror@plt+0xd08>  // b.any
  402b40:	cmp	w21, #0x4
  402b44:	b.le	402b80 <ferror@plt+0xd40>
  402b48:	cbz	x20, 402b54 <ferror@plt+0xd14>
  402b4c:	cmp	x20, #0x1
  402b50:	b.eq	402b60 <ferror@plt+0xd20>  // b.none
  402b54:	ldrsb	w0, [sp, #208]
  402b58:	cmp	w0, #0x6
  402b5c:	b.ne	402d2c <ferror@plt+0xeec>  // b.any
  402b60:	ldr	w0, [sp, #144]
  402b64:	bl	403040 <ferror@plt+0x1200>
  402b68:	cmp	x25, x0
  402b6c:	b.eq	402c70 <ferror@plt+0xe30>  // b.none
  402b70:	ldr	w0, [sp, #144]
  402b74:	bl	402f80 <ferror@plt+0x1140>
  402b78:	mov	w0, #0x0                   	// #0
  402b7c:	bl	4019b0 <exit@plt>
  402b80:	add	w21, w21, #0x1
  402b84:	add	x0, sp, #0xd8
  402b88:	mov	x1, #0x0                   	// #0
  402b8c:	stp	xzr, x26, [sp, #216]
  402b90:	bl	401cc0 <nanosleep@plt>
  402b94:	b	402888 <ferror@plt+0xa48>
  402b98:	ldr	w0, [sp, #204]
  402b9c:	mov	w1, #0x6                   	// #6
  402ba0:	mov	x2, #0x1                   	// #1
  402ba4:	strb	w1, [sp, #216]
  402ba8:	add	x1, sp, #0xd8
  402bac:	bl	4030b8 <ferror@plt+0x1278>
  402bb0:	ldr	w0, [sp, #204]
  402bb4:	bl	401bd0 <close@plt>
  402bb8:	mov	w0, #0xffffffff            	// #-1
  402bbc:	str	w0, [sp, #204]
  402bc0:	add	x1, sp, #0xc4
  402bc4:	mov	w0, w19
  402bc8:	mov	w2, #0x0                   	// #0
  402bcc:	bl	401e00 <waitpid@plt>
  402bd0:	tbnz	w0, #31, 402bec <ferror@plt+0xdac>
  402bd4:	ldr	w0, [sp, #196]
  402bd8:	tst	x0, #0x7f
  402bdc:	b.ne	401fdc <ferror@plt+0x19c>  // b.any
  402be0:	ubfx	x0, x0, #8, #8
  402be4:	cbz	w0, 401fdc <ferror@plt+0x19c>
  402be8:	b	402948 <ferror@plt+0xb08>
  402bec:	bl	401dc0 <__errno_location@plt>
  402bf0:	ldr	w0, [x0]
  402bf4:	cmp	w0, #0x4
  402bf8:	b.eq	402bc0 <ferror@plt+0xd80>  // b.none
  402bfc:	mov	w2, #0x5                   	// #5
  402c00:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402c04:	mov	x0, #0x0                   	// #0
  402c08:	add	x1, x1, #0xcb8
  402c0c:	bl	401d70 <dcgettext@plt>
  402c10:	mov	x1, x0
  402c14:	mov	w0, #0x1                   	// #1
  402c18:	bl	401e20 <err@plt>
  402c1c:	ldr	w0, [sp, #200]
  402c20:	bl	401bd0 <close@plt>
  402c24:	str	w28, [sp, #200]
  402c28:	b	401fb4 <ferror@plt+0x174>
  402c2c:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402c30:	adrp	x0, 405000 <ferror@plt+0x31c0>
  402c34:	mov	x3, x27
  402c38:	add	x1, x1, #0x480
  402c3c:	add	x0, x0, #0xdb0
  402c40:	mov	x4, #0x0                   	// #0
  402c44:	mov	x2, #0x0                   	// #0
  402c48:	bl	4019d0 <mount@plt>
  402c4c:	cbz	w0, 402040 <ferror@plt+0x200>
  402c50:	mov	w2, #0x5                   	// #5
  402c54:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402c58:	mov	x0, #0x0                   	// #0
  402c5c:	add	x1, x1, #0xdb8
  402c60:	bl	401d70 <dcgettext@plt>
  402c64:	mov	x1, x0
  402c68:	mov	w0, #0x1                   	// #1
  402c6c:	bl	401e20 <err@plt>
  402c70:	mov	w0, #0x1                   	// #1
  402c74:	bl	4019b0 <exit@plt>
  402c78:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402c7c:	mov	w2, #0x5                   	// #5
  402c80:	add	x1, x1, #0xe48
  402c84:	b	4028fc <ferror@plt+0xabc>
  402c88:	mov	w2, #0x5                   	// #5
  402c8c:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402c90:	mov	x0, #0x0                   	// #0
  402c94:	add	x1, x1, #0xe58
  402c98:	bl	401d70 <dcgettext@plt>
  402c9c:	mov	x1, x0
  402ca0:	mov	w0, #0x1                   	// #1
  402ca4:	bl	401e20 <err@plt>
  402ca8:	mov	w2, #0x5                   	// #5
  402cac:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402cb0:	mov	x0, #0x0                   	// #0
  402cb4:	add	x1, x1, #0xcf0
  402cb8:	bl	401d70 <dcgettext@plt>
  402cbc:	mov	x1, x0
  402cc0:	ldr	w0, [sp, #160]
  402cc4:	bl	401d90 <errx@plt>
  402cc8:	mov	w2, #0x5                   	// #5
  402ccc:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402cd0:	mov	x0, #0x0                   	// #0
  402cd4:	add	x1, x1, #0x4b0
  402cd8:	bl	401d70 <dcgettext@plt>
  402cdc:	mov	x1, x0
  402ce0:	mov	w0, #0x1                   	// #1
  402ce4:	bl	401d90 <errx@plt>
  402ce8:	mov	w2, #0x5                   	// #5
  402cec:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402cf0:	mov	x0, #0x0                   	// #0
  402cf4:	add	x1, x1, #0x558
  402cf8:	bl	401d70 <dcgettext@plt>
  402cfc:	mov	x1, x0
  402d00:	ldr	x2, [x20]
  402d04:	mov	w0, #0x1                   	// #1
  402d08:	bl	401d90 <errx@plt>
  402d0c:	mov	w2, #0x5                   	// #5
  402d10:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402d14:	mov	x0, #0x0                   	// #0
  402d18:	add	x1, x1, #0xca8
  402d1c:	bl	401d70 <dcgettext@plt>
  402d20:	mov	x1, x0
  402d24:	mov	w0, #0x1                   	// #1
  402d28:	bl	401e20 <err@plt>
  402d2c:	mov	w2, #0x5                   	// #5
  402d30:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402d34:	mov	x0, #0x0                   	// #0
  402d38:	add	x1, x1, #0xc90
  402d3c:	bl	401d70 <dcgettext@plt>
  402d40:	mov	x1, x0
  402d44:	mov	w0, #0x1                   	// #1
  402d48:	bl	401e20 <err@plt>
  402d4c:	add	w0, w1, #0x1
  402d50:	sbfx	x0, x0, #1, #7
  402d54:	cmp	w0, #0x0
  402d58:	b.le	402d6c <ferror@plt+0xf2c>
  402d5c:	bl	401ae0 <getpid@plt>
  402d60:	ldr	w1, [sp, #196]
  402d64:	and	w1, w1, #0x7f
  402d68:	bl	401a60 <kill@plt>
  402d6c:	mov	w2, #0x5                   	// #5
  402d70:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402d74:	mov	x0, #0x0                   	// #0
  402d78:	add	x1, x1, #0xcc8
  402d7c:	bl	401d70 <dcgettext@plt>
  402d80:	mov	x1, x0
  402d84:	mov	w0, #0x1                   	// #1
  402d88:	bl	401e20 <err@plt>
  402d8c:	mov	w2, #0x5                   	// #5
  402d90:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402d94:	mov	x0, #0x0                   	// #0
  402d98:	add	x1, x1, #0xd68
  402d9c:	bl	401d70 <dcgettext@plt>
  402da0:	mov	x1, x0
  402da4:	ldr	w0, [sp, #160]
  402da8:	bl	401d90 <errx@plt>
  402dac:	mov	w2, #0x5                   	// #5
  402db0:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402db4:	mov	x0, #0x0                   	// #0
  402db8:	add	x1, x1, #0xc80
  402dbc:	bl	401d70 <dcgettext@plt>
  402dc0:	mov	x1, x0
  402dc4:	mov	w0, #0x1                   	// #1
  402dc8:	bl	401e20 <err@plt>
  402dcc:	mov	w2, #0x5                   	// #5
  402dd0:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402dd4:	mov	x0, #0x0                   	// #0
  402dd8:	add	x1, x1, #0xc70
  402ddc:	bl	401d70 <dcgettext@plt>
  402de0:	mov	x1, x0
  402de4:	mov	w0, #0x1                   	// #1
  402de8:	bl	401e20 <err@plt>
  402dec:	mov	w2, #0x5                   	// #5
  402df0:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402df4:	mov	x0, #0x0                   	// #0
  402df8:	add	x1, x1, #0xea0
  402dfc:	bl	401d70 <dcgettext@plt>
  402e00:	mov	x1, x0
  402e04:	mov	w0, #0x1                   	// #1
  402e08:	bl	401e20 <err@plt>
  402e0c:	mov	w2, #0x5                   	// #5
  402e10:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402e14:	mov	x0, #0x0                   	// #0
  402e18:	add	x1, x1, #0xe90
  402e1c:	bl	401d70 <dcgettext@plt>
  402e20:	mov	x1, x0
  402e24:	mov	w0, #0x1                   	// #1
  402e28:	bl	401e20 <err@plt>
  402e2c:	mov	w2, #0x5                   	// #5
  402e30:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402e34:	mov	x0, #0x0                   	// #0
  402e38:	add	x1, x1, #0xde8
  402e3c:	bl	401d70 <dcgettext@plt>
  402e40:	mov	x1, x0
  402e44:	ldr	x2, [sp, #112]
  402e48:	mov	w0, #0x1                   	// #1
  402e4c:	bl	401e20 <err@plt>
  402e50:	mov	w2, #0x5                   	// #5
  402e54:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402e58:	mov	x0, #0x0                   	// #0
  402e5c:	add	x1, x1, #0xe10
  402e60:	bl	401d70 <dcgettext@plt>
  402e64:	mov	x1, x0
  402e68:	ldr	x2, [sp, #104]
  402e6c:	mov	w0, #0x1                   	// #1
  402e70:	bl	401e20 <err@plt>
  402e74:	mov	x29, #0x0                   	// #0
  402e78:	mov	x30, #0x0                   	// #0
  402e7c:	mov	x5, x0
  402e80:	ldr	x1, [sp]
  402e84:	add	x2, sp, #0x8
  402e88:	mov	x6, sp
  402e8c:	movz	x0, #0x0, lsl #48
  402e90:	movk	x0, #0x0, lsl #32
  402e94:	movk	x0, #0x40, lsl #16
  402e98:	movk	x0, #0x1e50
  402e9c:	movz	x3, #0x0, lsl #48
  402ea0:	movk	x3, #0x0, lsl #32
  402ea4:	movk	x3, #0x40, lsl #16
  402ea8:	movk	x3, #0x5308
  402eac:	movz	x4, #0x0, lsl #48
  402eb0:	movk	x4, #0x0, lsl #32
  402eb4:	movk	x4, #0x40, lsl #16
  402eb8:	movk	x4, #0x5388
  402ebc:	bl	401b70 <__libc_start_main@plt>
  402ec0:	bl	401c00 <abort@plt>
  402ec4:	adrp	x0, 417000 <ferror@plt+0x151c0>
  402ec8:	ldr	x0, [x0, #4064]
  402ecc:	cbz	x0, 402ed4 <ferror@plt+0x1094>
  402ed0:	b	401be0 <__gmon_start__@plt>
  402ed4:	ret
  402ed8:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402edc:	add	x0, x0, #0x358
  402ee0:	adrp	x1, 418000 <ferror@plt+0x161c0>
  402ee4:	add	x1, x1, #0x358
  402ee8:	cmp	x1, x0
  402eec:	b.eq	402f04 <ferror@plt+0x10c4>  // b.none
  402ef0:	adrp	x1, 405000 <ferror@plt+0x31c0>
  402ef4:	ldr	x1, [x1, #952]
  402ef8:	cbz	x1, 402f04 <ferror@plt+0x10c4>
  402efc:	mov	x16, x1
  402f00:	br	x16
  402f04:	ret
  402f08:	adrp	x0, 418000 <ferror@plt+0x161c0>
  402f0c:	add	x0, x0, #0x358
  402f10:	adrp	x1, 418000 <ferror@plt+0x161c0>
  402f14:	add	x1, x1, #0x358
  402f18:	sub	x1, x1, x0
  402f1c:	lsr	x2, x1, #63
  402f20:	add	x1, x2, x1, asr #3
  402f24:	cmp	xzr, x1, asr #1
  402f28:	asr	x1, x1, #1
  402f2c:	b.eq	402f44 <ferror@plt+0x1104>  // b.none
  402f30:	adrp	x2, 405000 <ferror@plt+0x31c0>
  402f34:	ldr	x2, [x2, #960]
  402f38:	cbz	x2, 402f44 <ferror@plt+0x1104>
  402f3c:	mov	x16, x2
  402f40:	br	x16
  402f44:	ret
  402f48:	stp	x29, x30, [sp, #-32]!
  402f4c:	mov	x29, sp
  402f50:	str	x19, [sp, #16]
  402f54:	adrp	x19, 418000 <ferror@plt+0x161c0>
  402f58:	ldrb	w0, [x19, #896]
  402f5c:	cbnz	w0, 402f6c <ferror@plt+0x112c>
  402f60:	bl	402ed8 <ferror@plt+0x1098>
  402f64:	mov	w0, #0x1                   	// #1
  402f68:	strb	w0, [x19, #896]
  402f6c:	ldr	x19, [sp, #16]
  402f70:	ldp	x29, x30, [sp], #32
  402f74:	ret
  402f78:	b	402f08 <ferror@plt+0x10c8>
  402f7c:	nop
  402f80:	mov	x12, #0x1030                	// #4144
  402f84:	sub	sp, sp, x12
  402f88:	stp	x29, x30, [sp]
  402f8c:	mov	x29, sp
  402f90:	stp	x19, x20, [sp, #16]
  402f94:	adrp	x19, 418000 <ferror@plt+0x161c0>
  402f98:	add	x19, x19, #0x290
  402f9c:	ldr	x4, [x19, #8]
  402fa0:	cbz	x4, 403000 <ferror@plt+0x11c0>
  402fa4:	mov	w20, w0
  402fa8:	str	x21, [sp, #32]
  402fac:	adrp	x21, 405000 <ferror@plt+0x31c0>
  402fb0:	add	x21, x21, #0x3c8
  402fb4:	nop
  402fb8:	ldr	x1, [x19, #16]
  402fbc:	cbz	x1, 402ff0 <ferror@plt+0x11b0>
  402fc0:	mov	w3, w20
  402fc4:	mov	x2, x21
  402fc8:	mov	x1, #0x1000                	// #4096
  402fcc:	add	x0, sp, #0x30
  402fd0:	bl	401a90 <snprintf@plt>
  402fd4:	ldr	x1, [x19, #16]
  402fd8:	add	x0, sp, #0x30
  402fdc:	mov	x4, #0x0                   	// #0
  402fe0:	mov	x3, #0x1000                	// #4096
  402fe4:	mov	x2, #0x0                   	// #0
  402fe8:	bl	4019d0 <mount@plt>
  402fec:	cbnz	w0, 403018 <ferror@plt+0x11d8>
  402ff0:	ldr	x4, [x19, #32]
  402ff4:	add	x19, x19, #0x18
  402ff8:	cbnz	x4, 402fb8 <ferror@plt+0x1178>
  402ffc:	ldr	x21, [sp, #32]
  403000:	mov	w0, #0x0                   	// #0
  403004:	mov	x12, #0x1030                	// #4144
  403008:	ldp	x29, x30, [sp]
  40300c:	ldp	x19, x20, [sp, #16]
  403010:	add	sp, sp, x12
  403014:	ret
  403018:	mov	w2, #0x5                   	// #5
  40301c:	adrp	x1, 405000 <ferror@plt+0x31c0>
  403020:	mov	x0, #0x0                   	// #0
  403024:	add	x1, x1, #0x3d8
  403028:	bl	401d70 <dcgettext@plt>
  40302c:	mov	x1, x0
  403030:	ldr	x3, [x19, #16]
  403034:	add	x2, sp, #0x30
  403038:	mov	w0, #0x1                   	// #1
  40303c:	bl	401e20 <err@plt>
  403040:	mov	x12, #0x1090                	// #4240
  403044:	sub	sp, sp, x12
  403048:	mov	w3, w0
  40304c:	mov	x1, #0x1000                	// #4096
  403050:	add	x0, sp, #0x90
  403054:	adrp	x2, 405000 <ferror@plt+0x31c0>
  403058:	stp	x29, x30, [sp]
  40305c:	add	x2, x2, #0x3f0
  403060:	mov	x29, sp
  403064:	bl	401a90 <snprintf@plt>
  403068:	add	x1, sp, #0x90
  40306c:	add	x2, sp, #0x10
  403070:	mov	w0, #0x0                   	// #0
  403074:	bl	401de0 <__xstat@plt>
  403078:	cbnz	w0, 403090 <ferror@plt+0x1250>
  40307c:	mov	x12, #0x1090                	// #4240
  403080:	ldp	x29, x30, [sp]
  403084:	ldr	x0, [sp, #24]
  403088:	add	sp, sp, x12
  40308c:	ret
  403090:	mov	w2, #0x5                   	// #5
  403094:	adrp	x1, 405000 <ferror@plt+0x31c0>
  403098:	mov	x0, #0x0                   	// #0
  40309c:	add	x1, x1, #0x400
  4030a0:	bl	401d70 <dcgettext@plt>
  4030a4:	mov	x1, x0
  4030a8:	add	x2, sp, #0x90
  4030ac:	mov	w0, #0x1                   	// #1
  4030b0:	bl	401e20 <err@plt>
  4030b4:	nop
  4030b8:	cbz	x2, 403194 <ferror@plt+0x1354>
  4030bc:	stp	x29, x30, [sp, #-80]!
  4030c0:	mov	x29, sp
  4030c4:	stp	x19, x20, [sp, #16]
  4030c8:	mov	x20, x1
  4030cc:	mov	x19, x2
  4030d0:	stp	x21, x22, [sp, #32]
  4030d4:	mov	w22, w0
  4030d8:	str	x23, [sp, #48]
  4030dc:	mov	x23, #0xb280                	// #45696
  4030e0:	bl	401dc0 <__errno_location@plt>
  4030e4:	mov	x21, x0
  4030e8:	movk	x23, #0xee6, lsl #16
  4030ec:	nop
  4030f0:	str	wzr, [x21]
  4030f4:	mov	x2, x19
  4030f8:	mov	x1, x20
  4030fc:	mov	w0, w22
  403100:	bl	401bf0 <write@plt>
  403104:	cmp	x0, #0x0
  403108:	b.le	403138 <ferror@plt+0x12f8>
  40310c:	subs	x19, x19, x0
  403110:	add	x20, x20, x0
  403114:	ldr	w0, [x21]
  403118:	b.eq	403154 <ferror@plt+0x1314>  // b.none
  40311c:	cmp	w0, #0xb
  403120:	b.ne	4030f0 <ferror@plt+0x12b0>  // b.any
  403124:	add	x0, sp, #0x40
  403128:	mov	x1, #0x0                   	// #0
  40312c:	stp	xzr, x23, [sp, #64]
  403130:	bl	401cc0 <nanosleep@plt>
  403134:	b	4030f0 <ferror@plt+0x12b0>
  403138:	ldr	w1, [x21]
  40313c:	cmp	w1, #0x4
  403140:	ccmp	w1, #0xb, #0x4, ne  // ne = any
  403144:	b.ne	40318c <ferror@plt+0x134c>  // b.any
  403148:	cmp	w1, #0xb
  40314c:	b.ne	4030f0 <ferror@plt+0x12b0>  // b.any
  403150:	b	403124 <ferror@plt+0x12e4>
  403154:	cmp	w0, #0xb
  403158:	b.ne	403174 <ferror@plt+0x1334>  // b.any
  40315c:	mov	x2, #0xb280                	// #45696
  403160:	add	x0, sp, #0x40
  403164:	movk	x2, #0xee6, lsl #16
  403168:	mov	x1, #0x0                   	// #0
  40316c:	stp	xzr, x2, [sp, #64]
  403170:	bl	401cc0 <nanosleep@plt>
  403174:	mov	w0, #0x0                   	// #0
  403178:	ldp	x19, x20, [sp, #16]
  40317c:	ldp	x21, x22, [sp, #32]
  403180:	ldr	x23, [sp, #48]
  403184:	ldp	x29, x30, [sp], #80
  403188:	ret
  40318c:	mov	w0, #0xffffffff            	// #-1
  403190:	b	403178 <ferror@plt+0x1338>
  403194:	mov	w0, #0x0                   	// #0
  403198:	ret
  40319c:	nop
  4031a0:	cmp	w0, #0x1
  4031a4:	b.ls	4031ac <ferror@plt+0x136c>  // b.plast
  4031a8:	ret
  4031ac:	stp	x29, x30, [sp, #-48]!
  4031b0:	mov	w2, w0
  4031b4:	adrp	x3, 406000 <ferror@plt+0x41c0>
  4031b8:	add	x3, x3, #0xb8
  4031bc:	mov	x29, sp
  4031c0:	mov	w1, #0x1                   	// #1
  4031c4:	stp	x19, x20, [sp, #16]
  4031c8:	adrp	x20, 405000 <ferror@plt+0x31c0>
  4031cc:	add	x20, x20, #0x410
  4031d0:	mov	x0, x20
  4031d4:	str	x21, [sp, #32]
  4031d8:	ldr	x21, [x3, w2, sxtw #3]
  4031dc:	bl	401b10 <open@plt>
  4031e0:	mov	w19, w0
  4031e4:	tbz	w0, #31, 403208 <ferror@plt+0x13c8>
  4031e8:	bl	401dc0 <__errno_location@plt>
  4031ec:	ldr	w0, [x0]
  4031f0:	cmp	w0, #0x2
  4031f4:	b.ne	40325c <ferror@plt+0x141c>  // b.any
  4031f8:	ldp	x19, x20, [sp, #16]
  4031fc:	ldr	x21, [sp, #32]
  403200:	ldp	x29, x30, [sp], #48
  403204:	ret
  403208:	mov	x0, x21
  40320c:	bl	401990 <strlen@plt>
  403210:	mov	x1, x21
  403214:	mov	x2, x0
  403218:	mov	w0, w19
  40321c:	bl	4030b8 <ferror@plt+0x1278>
  403220:	cbnz	w0, 403238 <ferror@plt+0x13f8>
  403224:	mov	w0, w19
  403228:	ldp	x19, x20, [sp, #16]
  40322c:	ldr	x21, [sp, #32]
  403230:	ldp	x29, x30, [sp], #48
  403234:	b	401bd0 <close@plt>
  403238:	mov	w2, #0x5                   	// #5
  40323c:	adrp	x1, 405000 <ferror@plt+0x31c0>
  403240:	mov	x0, #0x0                   	// #0
  403244:	add	x1, x1, #0x438
  403248:	bl	401d70 <dcgettext@plt>
  40324c:	mov	x1, x0
  403250:	mov	x2, x20
  403254:	mov	w0, #0x1                   	// #1
  403258:	bl	401e20 <err@plt>
  40325c:	mov	w2, #0x5                   	// #5
  403260:	adrp	x1, 405000 <ferror@plt+0x31c0>
  403264:	mov	x0, #0x0                   	// #0
  403268:	add	x1, x1, #0x428
  40326c:	bl	401d70 <dcgettext@plt>
  403270:	mov	x1, x0
  403274:	mov	x2, x20
  403278:	mov	w0, #0x1                   	// #1
  40327c:	bl	401e20 <err@plt>
  403280:	stp	x29, x30, [sp, #-256]!
  403284:	mov	w9, #0xffffffd0            	// #-48
  403288:	mov	w8, #0xffffff80            	// #-128
  40328c:	mov	x29, sp
  403290:	add	x10, sp, #0xd0
  403294:	add	x1, sp, #0x100
  403298:	stp	x1, x1, [sp, #48]
  40329c:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4032a0:	add	x1, x1, #0x448
  4032a4:	str	x10, [sp, #64]
  4032a8:	stp	w9, w8, [sp, #72]
  4032ac:	ldp	x10, x11, [sp, #48]
  4032b0:	stp	x10, x11, [sp, #16]
  4032b4:	ldp	x8, x9, [sp, #64]
  4032b8:	stp	x8, x9, [sp, #32]
  4032bc:	str	q0, [sp, #80]
  4032c0:	str	q1, [sp, #96]
  4032c4:	str	q2, [sp, #112]
  4032c8:	str	q3, [sp, #128]
  4032cc:	str	q4, [sp, #144]
  4032d0:	str	q5, [sp, #160]
  4032d4:	str	q6, [sp, #176]
  4032d8:	str	q7, [sp, #192]
  4032dc:	stp	x2, x3, [sp, #208]
  4032e0:	add	x2, sp, #0x10
  4032e4:	stp	x4, x5, [sp, #224]
  4032e8:	stp	x6, x7, [sp, #240]
  4032ec:	bl	401cd0 <vasprintf@plt>
  4032f0:	tbnz	w0, #31, 4032fc <ferror@plt+0x14bc>
  4032f4:	ldp	x29, x30, [sp], #256
  4032f8:	ret
  4032fc:	adrp	x1, 405000 <ferror@plt+0x31c0>
  403300:	mov	w0, #0x1                   	// #1
  403304:	add	x1, x1, #0x450
  403308:	bl	401e20 <err@plt>
  40330c:	nop
  403310:	stp	x29, x30, [sp, #-64]!
  403314:	mov	x29, sp
  403318:	stp	x19, x20, [sp, #16]
  40331c:	mov	w20, w1
  403320:	mov	w1, #0x1                   	// #1
  403324:	stp	x21, x22, [sp, #32]
  403328:	mov	w21, w2
  40332c:	mov	x22, x0
  403330:	bl	401b10 <open@plt>
  403334:	tbnz	w0, #31, 403394 <ferror@plt+0x1554>
  403338:	mov	w2, w20
  40333c:	mov	w19, w0
  403340:	mov	w3, w21
  403344:	add	x0, sp, #0x38
  403348:	adrp	x1, 405000 <ferror@plt+0x31c0>
  40334c:	add	x1, x1, #0x448
  403350:	bl	403280 <ferror@plt+0x1440>
  403354:	ldr	x20, [sp, #56]
  403358:	mov	x0, x20
  40335c:	bl	401990 <strlen@plt>
  403360:	mov	x1, x20
  403364:	mov	x2, x0
  403368:	mov	w0, w19
  40336c:	bl	4030b8 <ferror@plt+0x1278>
  403370:	cbnz	w0, 4033b8 <ferror@plt+0x1578>
  403374:	ldr	x0, [sp, #56]
  403378:	bl	401ca0 <free@plt>
  40337c:	mov	w0, w19
  403380:	bl	401bd0 <close@plt>
  403384:	ldp	x19, x20, [sp, #16]
  403388:	ldp	x21, x22, [sp, #32]
  40338c:	ldp	x29, x30, [sp], #64
  403390:	ret
  403394:	adrp	x1, 405000 <ferror@plt+0x31c0>
  403398:	add	x1, x1, #0x428
  40339c:	mov	w2, #0x5                   	// #5
  4033a0:	mov	x0, #0x0                   	// #0
  4033a4:	bl	401d70 <dcgettext@plt>
  4033a8:	mov	x2, x22
  4033ac:	mov	x1, x0
  4033b0:	mov	w0, #0x1                   	// #1
  4033b4:	bl	401e20 <err@plt>
  4033b8:	adrp	x1, 405000 <ferror@plt+0x31c0>
  4033bc:	mov	w2, #0x5                   	// #5
  4033c0:	add	x1, x1, #0x438
  4033c4:	b	4033a0 <ferror@plt+0x1560>
  4033c8:	stp	x29, x30, [sp, #-32]!
  4033cc:	adrp	x0, 418000 <ferror@plt+0x161c0>
  4033d0:	mov	x29, sp
  4033d4:	stp	x19, x20, [sp, #16]
  4033d8:	ldr	x20, [x0, #880]
  4033dc:	bl	401dc0 <__errno_location@plt>
  4033e0:	mov	x19, x0
  4033e4:	mov	x0, x20
  4033e8:	str	wzr, [x19]
  4033ec:	bl	401e40 <ferror@plt>
  4033f0:	cbz	w0, 403490 <ferror@plt+0x1650>
  4033f4:	ldr	w0, [x19]
  4033f8:	cmp	w0, #0x9
  4033fc:	b.ne	403440 <ferror@plt+0x1600>  // b.any
  403400:	adrp	x0, 418000 <ferror@plt+0x161c0>
  403404:	ldr	x20, [x0, #856]
  403408:	str	wzr, [x19]
  40340c:	mov	x0, x20
  403410:	bl	401e40 <ferror@plt>
  403414:	cbnz	w0, 403428 <ferror@plt+0x15e8>
  403418:	mov	x0, x20
  40341c:	bl	401d20 <fflush@plt>
  403420:	cbz	w0, 403470 <ferror@plt+0x1630>
  403424:	nop
  403428:	ldr	w0, [x19]
  40342c:	cmp	w0, #0x9
  403430:	b.ne	403468 <ferror@plt+0x1628>  // b.any
  403434:	ldp	x19, x20, [sp, #16]
  403438:	ldp	x29, x30, [sp], #32
  40343c:	ret
  403440:	cmp	w0, #0x20
  403444:	b.eq	403400 <ferror@plt+0x15c0>  // b.none
  403448:	adrp	x1, 405000 <ferror@plt+0x31c0>
  40344c:	mov	w2, #0x5                   	// #5
  403450:	add	x1, x1, #0x468
  403454:	cbz	w0, 4034bc <ferror@plt+0x167c>
  403458:	mov	x0, #0x0                   	// #0
  40345c:	bl	401d70 <dcgettext@plt>
  403460:	bl	401c60 <warn@plt>
  403464:	nop
  403468:	mov	w0, #0x1                   	// #1
  40346c:	bl	401960 <_exit@plt>
  403470:	mov	x0, x20
  403474:	bl	401ac0 <fileno@plt>
  403478:	tbnz	w0, #31, 403428 <ferror@plt+0x15e8>
  40347c:	bl	4019c0 <dup@plt>
  403480:	tbnz	w0, #31, 403428 <ferror@plt+0x15e8>
  403484:	bl	401bd0 <close@plt>
  403488:	cbz	w0, 403434 <ferror@plt+0x15f4>
  40348c:	b	403428 <ferror@plt+0x15e8>
  403490:	mov	x0, x20
  403494:	bl	401d20 <fflush@plt>
  403498:	cbnz	w0, 4033f4 <ferror@plt+0x15b4>
  40349c:	mov	x0, x20
  4034a0:	bl	401ac0 <fileno@plt>
  4034a4:	tbnz	w0, #31, 4033f4 <ferror@plt+0x15b4>
  4034a8:	bl	4019c0 <dup@plt>
  4034ac:	tbnz	w0, #31, 4033f4 <ferror@plt+0x15b4>
  4034b0:	bl	401bd0 <close@plt>
  4034b4:	cbz	w0, 403400 <ferror@plt+0x15c0>
  4034b8:	b	4033f4 <ferror@plt+0x15b4>
  4034bc:	mov	x0, #0x0                   	// #0
  4034c0:	bl	401d70 <dcgettext@plt>
  4034c4:	bl	401d50 <warnx@plt>
  4034c8:	b	403468 <ferror@plt+0x1628>
  4034cc:	nop
  4034d0:	str	xzr, [x1]
  4034d4:	mov	x2, x0
  4034d8:	cbz	x0, 403550 <ferror@plt+0x1710>
  4034dc:	ldrsb	w3, [x0]
  4034e0:	cmp	w3, #0x2f
  4034e4:	b.ne	40353c <ferror@plt+0x16fc>  // b.any
  4034e8:	ldrsb	w3, [x2, #1]
  4034ec:	mov	x0, x2
  4034f0:	add	x2, x2, #0x1
  4034f4:	cmp	w3, #0x2f
  4034f8:	b.eq	4034e8 <ferror@plt+0x16a8>  // b.none
  4034fc:	mov	x3, #0x1                   	// #1
  403500:	str	x3, [x1]
  403504:	ldrsb	w3, [x0, #1]
  403508:	cmp	w3, #0x2f
  40350c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  403510:	b.eq	403538 <ferror@plt+0x16f8>  // b.none
  403514:	sub	x2, x2, #0x1
  403518:	mov	x3, #0x2                   	// #2
  40351c:	nop
  403520:	str	x3, [x1]
  403524:	ldrsb	w4, [x2, x3]
  403528:	add	x3, x3, #0x1
  40352c:	cmp	w4, #0x2f
  403530:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403534:	b.ne	403520 <ferror@plt+0x16e0>  // b.any
  403538:	ret
  40353c:	mov	x0, #0x0                   	// #0
  403540:	cbz	w3, 403538 <ferror@plt+0x16f8>
  403544:	mov	x0, x2
  403548:	add	x2, x2, #0x1
  40354c:	b	4034fc <ferror@plt+0x16bc>
  403550:	mov	x0, #0x0                   	// #0
  403554:	ret
  403558:	stp	x29, x30, [sp, #-48]!
  40355c:	mov	x29, sp
  403560:	stp	x19, x20, [sp, #16]
  403564:	mov	x20, x0
  403568:	mov	w19, #0x0                   	// #0
  40356c:	str	x21, [sp, #32]
  403570:	mov	x21, x1
  403574:	ldrsb	w1, [x0]
  403578:	mov	x0, #0x0                   	// #0
  40357c:	cbz	w1, 4035a4 <ferror@plt+0x1764>
  403580:	cmp	w1, #0x5c
  403584:	b.eq	4035b4 <ferror@plt+0x1774>  // b.none
  403588:	mov	x0, x21
  40358c:	bl	401d00 <strchr@plt>
  403590:	cbnz	x0, 4035e0 <ferror@plt+0x17a0>
  403594:	add	w19, w19, #0x1
  403598:	sxtw	x0, w19
  40359c:	ldrsb	w1, [x20, w19, sxtw]
  4035a0:	cbnz	w1, 403580 <ferror@plt+0x1740>
  4035a4:	ldp	x19, x20, [sp, #16]
  4035a8:	ldr	x21, [sp, #32]
  4035ac:	ldp	x29, x30, [sp], #48
  4035b0:	ret
  4035b4:	add	w0, w19, #0x1
  4035b8:	ldrsb	w0, [x20, w0, sxtw]
  4035bc:	cbz	w0, 4035e0 <ferror@plt+0x17a0>
  4035c0:	add	w19, w19, #0x2
  4035c4:	sxtw	x0, w19
  4035c8:	ldrsb	w1, [x20, w19, sxtw]
  4035cc:	cbnz	w1, 403580 <ferror@plt+0x1740>
  4035d0:	ldp	x19, x20, [sp, #16]
  4035d4:	ldr	x21, [sp, #32]
  4035d8:	ldp	x29, x30, [sp], #48
  4035dc:	ret
  4035e0:	sxtw	x0, w19
  4035e4:	ldp	x19, x20, [sp, #16]
  4035e8:	ldr	x21, [sp, #32]
  4035ec:	ldp	x29, x30, [sp], #48
  4035f0:	ret
  4035f4:	nop
  4035f8:	stp	x29, x30, [sp, #-80]!
  4035fc:	mov	x29, sp
  403600:	stp	x19, x20, [sp, #16]
  403604:	mov	x19, x0
  403608:	stp	x21, x22, [sp, #32]
  40360c:	mov	x22, x1
  403610:	mov	w21, w2
  403614:	str	x23, [sp, #48]
  403618:	adrp	x23, 418000 <ferror@plt+0x161c0>
  40361c:	str	xzr, [sp, #72]
  403620:	bl	401dc0 <__errno_location@plt>
  403624:	str	wzr, [x0]
  403628:	cbz	x19, 40363c <ferror@plt+0x17fc>
  40362c:	mov	x20, x0
  403630:	ldrsb	w0, [x19]
  403634:	adrp	x23, 418000 <ferror@plt+0x161c0>
  403638:	cbnz	w0, 403654 <ferror@plt+0x1814>
  40363c:	ldr	w0, [x23, #848]
  403640:	adrp	x1, 406000 <ferror@plt+0x41c0>
  403644:	mov	x3, x19
  403648:	mov	x2, x22
  40364c:	add	x1, x1, #0x3c8
  403650:	bl	401d90 <errx@plt>
  403654:	add	x1, sp, #0x48
  403658:	mov	w2, w21
  40365c:	mov	x0, x19
  403660:	mov	w3, #0x0                   	// #0
  403664:	bl	401b90 <__strtoul_internal@plt>
  403668:	ldr	w1, [x20]
  40366c:	cbnz	w1, 40369c <ferror@plt+0x185c>
  403670:	ldr	x1, [sp, #72]
  403674:	cmp	x1, x19
  403678:	b.eq	40363c <ferror@plt+0x17fc>  // b.none
  40367c:	cbz	x1, 403688 <ferror@plt+0x1848>
  403680:	ldrsb	w1, [x1]
  403684:	cbnz	w1, 40363c <ferror@plt+0x17fc>
  403688:	ldp	x19, x20, [sp, #16]
  40368c:	ldp	x21, x22, [sp, #32]
  403690:	ldr	x23, [sp, #48]
  403694:	ldp	x29, x30, [sp], #80
  403698:	ret
  40369c:	ldr	w0, [x23, #848]
  4036a0:	cmp	w1, #0x22
  4036a4:	b.ne	40363c <ferror@plt+0x17fc>  // b.any
  4036a8:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4036ac:	mov	x3, x19
  4036b0:	mov	x2, x22
  4036b4:	add	x1, x1, #0x3c8
  4036b8:	bl	401e20 <err@plt>
  4036bc:	nop
  4036c0:	stp	x29, x30, [sp, #-32]!
  4036c4:	mov	x29, sp
  4036c8:	stp	x19, x20, [sp, #16]
  4036cc:	mov	x19, x1
  4036d0:	mov	x20, x0
  4036d4:	bl	401dc0 <__errno_location@plt>
  4036d8:	mov	x4, x0
  4036dc:	adrp	x0, 418000 <ferror@plt+0x161c0>
  4036e0:	mov	w5, #0x22                  	// #34
  4036e4:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4036e8:	mov	x3, x20
  4036ec:	ldr	w0, [x0, #848]
  4036f0:	mov	x2, x19
  4036f4:	str	w5, [x4]
  4036f8:	add	x1, x1, #0x3c8
  4036fc:	bl	401e20 <err@plt>
  403700:	stp	x29, x30, [sp, #-32]!
  403704:	mov	x29, sp
  403708:	stp	x19, x20, [sp, #16]
  40370c:	mov	x20, x1
  403710:	mov	x19, x0
  403714:	bl	4035f8 <ferror@plt+0x17b8>
  403718:	mov	x1, #0xffffffff            	// #4294967295
  40371c:	cmp	x0, x1
  403720:	b.hi	403730 <ferror@plt+0x18f0>  // b.pmore
  403724:	ldp	x19, x20, [sp, #16]
  403728:	ldp	x29, x30, [sp], #32
  40372c:	ret
  403730:	mov	x1, x20
  403734:	mov	x0, x19
  403738:	bl	4036c0 <ferror@plt+0x1880>
  40373c:	nop
  403740:	adrp	x1, 418000 <ferror@plt+0x161c0>
  403744:	str	w0, [x1, #848]
  403748:	ret
  40374c:	nop
  403750:	stp	x29, x30, [sp, #-128]!
  403754:	mov	x29, sp
  403758:	stp	x19, x20, [sp, #16]
  40375c:	mov	x20, x0
  403760:	stp	x21, x22, [sp, #32]
  403764:	mov	x22, x1
  403768:	stp	x23, x24, [sp, #48]
  40376c:	mov	x23, x2
  403770:	str	xzr, [x1]
  403774:	bl	401dc0 <__errno_location@plt>
  403778:	mov	x21, x0
  40377c:	cbz	x20, 403a10 <ferror@plt+0x1bd0>
  403780:	ldrsb	w19, [x20]
  403784:	cbz	w19, 403a10 <ferror@plt+0x1bd0>
  403788:	bl	401c70 <__ctype_b_loc@plt>
  40378c:	mov	x24, x0
  403790:	mov	x2, x20
  403794:	ldr	x0, [x0]
  403798:	b	4037a0 <ferror@plt+0x1960>
  40379c:	ldrsb	w19, [x2, #1]!
  4037a0:	ubfiz	x1, x19, #1, #8
  4037a4:	ldrh	w1, [x0, x1]
  4037a8:	tbnz	w1, #13, 40379c <ferror@plt+0x195c>
  4037ac:	cmp	w19, #0x2d
  4037b0:	b.eq	403a10 <ferror@plt+0x1bd0>  // b.none
  4037b4:	stp	x25, x26, [sp, #64]
  4037b8:	mov	x0, x20
  4037bc:	mov	w3, #0x0                   	// #0
  4037c0:	stp	x27, x28, [sp, #80]
  4037c4:	add	x27, sp, #0x78
  4037c8:	mov	x1, x27
  4037cc:	str	wzr, [x21]
  4037d0:	mov	w2, #0x0                   	// #0
  4037d4:	str	xzr, [sp, #120]
  4037d8:	bl	401b90 <__strtoul_internal@plt>
  4037dc:	mov	x25, x0
  4037e0:	ldr	x28, [sp, #120]
  4037e4:	ldr	w0, [x21]
  4037e8:	cmp	x28, x20
  4037ec:	b.eq	403a00 <ferror@plt+0x1bc0>  // b.none
  4037f0:	cbnz	w0, 403a30 <ferror@plt+0x1bf0>
  4037f4:	cbz	x28, 403aa4 <ferror@plt+0x1c64>
  4037f8:	ldrsb	w0, [x28]
  4037fc:	mov	w20, #0x0                   	// #0
  403800:	mov	x26, #0x0                   	// #0
  403804:	cbz	w0, 403aa4 <ferror@plt+0x1c64>
  403808:	ldrsb	w0, [x28, #1]
  40380c:	cmp	w0, #0x69
  403810:	b.eq	4038bc <ferror@plt+0x1a7c>  // b.none
  403814:	and	w1, w0, #0xffffffdf
  403818:	cmp	w1, #0x42
  40381c:	b.ne	403a94 <ferror@plt+0x1c54>  // b.any
  403820:	ldrsb	w0, [x28, #2]
  403824:	cbz	w0, 403adc <ferror@plt+0x1c9c>
  403828:	bl	401aa0 <localeconv@plt>
  40382c:	cbz	x0, 403a08 <ferror@plt+0x1bc8>
  403830:	ldr	x1, [x0]
  403834:	cbz	x1, 403a08 <ferror@plt+0x1bc8>
  403838:	mov	x0, x1
  40383c:	str	x1, [sp, #104]
  403840:	bl	401990 <strlen@plt>
  403844:	mov	x19, x0
  403848:	cbnz	x26, 403a08 <ferror@plt+0x1bc8>
  40384c:	ldrsb	w0, [x28]
  403850:	cbz	w0, 403a08 <ferror@plt+0x1bc8>
  403854:	ldr	x1, [sp, #104]
  403858:	mov	x2, x19
  40385c:	mov	x0, x1
  403860:	mov	x1, x28
  403864:	bl	401b40 <strncmp@plt>
  403868:	cbnz	w0, 403a08 <ferror@plt+0x1bc8>
  40386c:	ldrsb	w4, [x28, x19]
  403870:	add	x1, x28, x19
  403874:	cmp	w4, #0x30
  403878:	b.ne	403ab8 <ferror@plt+0x1c78>  // b.any
  40387c:	add	w0, w20, #0x1
  403880:	mov	x19, x1
  403884:	nop
  403888:	sub	w3, w19, w1
  40388c:	ldrsb	w4, [x19, #1]!
  403890:	add	w20, w3, w0
  403894:	cmp	w4, #0x30
  403898:	b.eq	403888 <ferror@plt+0x1a48>  // b.none
  40389c:	ldr	x0, [x24]
  4038a0:	ldrh	w0, [x0, w4, sxtw #1]
  4038a4:	tbnz	w0, #11, 403a44 <ferror@plt+0x1c04>
  4038a8:	mov	x28, x19
  4038ac:	str	x19, [sp, #120]
  4038b0:	ldrsb	w0, [x28, #1]
  4038b4:	cmp	w0, #0x69
  4038b8:	b.ne	403814 <ferror@plt+0x19d4>  // b.any
  4038bc:	ldrsb	w0, [x28, #2]
  4038c0:	and	w0, w0, #0xffffffdf
  4038c4:	cmp	w0, #0x42
  4038c8:	b.ne	403828 <ferror@plt+0x19e8>  // b.any
  4038cc:	ldrsb	w0, [x28, #3]
  4038d0:	cbnz	w0, 403828 <ferror@plt+0x19e8>
  4038d4:	mov	x19, #0x400                 	// #1024
  4038d8:	ldrsb	w27, [x28]
  4038dc:	adrp	x24, 406000 <ferror@plt+0x41c0>
  4038e0:	add	x24, x24, #0x3d8
  4038e4:	mov	x0, x24
  4038e8:	mov	w1, w27
  4038ec:	bl	401d00 <strchr@plt>
  4038f0:	cbz	x0, 403ae4 <ferror@plt+0x1ca4>
  4038f4:	sub	x1, x0, x24
  4038f8:	add	w1, w1, #0x1
  4038fc:	cbz	w1, 403b00 <ferror@plt+0x1cc0>
  403900:	sxtw	x2, w19
  403904:	umulh	x0, x25, x2
  403908:	cbnz	x0, 403ad0 <ferror@plt+0x1c90>
  40390c:	sub	w0, w1, #0x2
  403910:	b	403920 <ferror@plt+0x1ae0>
  403914:	umulh	x3, x25, x2
  403918:	sub	w0, w0, #0x1
  40391c:	cbnz	x3, 403ad0 <ferror@plt+0x1c90>
  403920:	mul	x25, x25, x2
  403924:	cmn	w0, #0x1
  403928:	b.ne	403914 <ferror@plt+0x1ad4>  // b.any
  40392c:	mov	w0, #0x0                   	// #0
  403930:	cbz	x23, 403938 <ferror@plt+0x1af8>
  403934:	str	w1, [x23]
  403938:	cmp	x26, #0x0
  40393c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403940:	b.eq	4039ec <ferror@plt+0x1bac>  // b.none
  403944:	sub	w1, w1, #0x2
  403948:	mov	x5, #0x1                   	// #1
  40394c:	b	40395c <ferror@plt+0x1b1c>
  403950:	umulh	x2, x5, x19
  403954:	sub	w1, w1, #0x1
  403958:	cbnz	x2, 403968 <ferror@plt+0x1b28>
  40395c:	mul	x5, x5, x19
  403960:	cmn	w1, #0x1
  403964:	b.ne	403950 <ferror@plt+0x1b10>  // b.any
  403968:	cmp	x26, #0xa
  40396c:	mov	x1, #0xa                   	// #10
  403970:	b.ls	403988 <ferror@plt+0x1b48>  // b.plast
  403974:	nop
  403978:	add	x1, x1, x1, lsl #2
  40397c:	cmp	x26, x1, lsl #1
  403980:	lsl	x1, x1, #1
  403984:	b.hi	403978 <ferror@plt+0x1b38>  // b.pmore
  403988:	cbz	w20, 4039a4 <ferror@plt+0x1b64>
  40398c:	mov	w2, #0x0                   	// #0
  403990:	add	x1, x1, x1, lsl #2
  403994:	add	w2, w2, #0x1
  403998:	cmp	w20, w2
  40399c:	lsl	x1, x1, #1
  4039a0:	b.ne	403990 <ferror@plt+0x1b50>  // b.any
  4039a4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  4039a8:	mov	x4, #0x1                   	// #1
  4039ac:	movk	x8, #0xcccd
  4039b0:	umulh	x6, x26, x8
  4039b4:	add	x7, x4, x4, lsl #2
  4039b8:	mov	x3, x4
  4039bc:	cmp	x26, #0x9
  4039c0:	lsl	x4, x7, #1
  4039c4:	lsr	x2, x6, #3
  4039c8:	add	x2, x2, x2, lsl #2
  4039cc:	sub	x2, x26, x2, lsl #1
  4039d0:	lsr	x26, x6, #3
  4039d4:	cbz	x2, 4039e8 <ferror@plt+0x1ba8>
  4039d8:	udiv	x3, x1, x3
  4039dc:	udiv	x2, x3, x2
  4039e0:	udiv	x2, x5, x2
  4039e4:	add	x25, x25, x2
  4039e8:	b.hi	4039b0 <ferror@plt+0x1b70>  // b.pmore
  4039ec:	str	x25, [x22]
  4039f0:	tbnz	w0, #31, 403ac0 <ferror@plt+0x1c80>
  4039f4:	ldp	x25, x26, [sp, #64]
  4039f8:	ldp	x27, x28, [sp, #80]
  4039fc:	b	403a1c <ferror@plt+0x1bdc>
  403a00:	cbnz	w0, 403a3c <ferror@plt+0x1bfc>
  403a04:	nop
  403a08:	ldp	x25, x26, [sp, #64]
  403a0c:	ldp	x27, x28, [sp, #80]
  403a10:	mov	w1, #0x16                  	// #22
  403a14:	mov	w0, #0xffffffea            	// #-22
  403a18:	str	w1, [x21]
  403a1c:	ldp	x19, x20, [sp, #16]
  403a20:	ldp	x21, x22, [sp, #32]
  403a24:	ldp	x23, x24, [sp, #48]
  403a28:	ldp	x29, x30, [sp], #128
  403a2c:	ret
  403a30:	sub	x1, x25, #0x1
  403a34:	cmn	x1, #0x3
  403a38:	b.ls	4037f4 <ferror@plt+0x19b4>  // b.plast
  403a3c:	neg	w0, w0
  403a40:	b	4039f0 <ferror@plt+0x1bb0>
  403a44:	str	wzr, [x21]
  403a48:	mov	x1, x27
  403a4c:	mov	x0, x19
  403a50:	mov	w3, #0x0                   	// #0
  403a54:	mov	w2, #0x0                   	// #0
  403a58:	str	xzr, [sp, #120]
  403a5c:	bl	401b90 <__strtoul_internal@plt>
  403a60:	mov	x26, x0
  403a64:	ldr	x28, [sp, #120]
  403a68:	ldr	w0, [x21]
  403a6c:	cmp	x28, x19
  403a70:	b.eq	403a00 <ferror@plt+0x1bc0>  // b.none
  403a74:	cbz	w0, 403a9c <ferror@plt+0x1c5c>
  403a78:	sub	x1, x26, #0x1
  403a7c:	cmn	x1, #0x3
  403a80:	b.hi	403a3c <ferror@plt+0x1bfc>  // b.pmore
  403a84:	cbz	x28, 403a08 <ferror@plt+0x1bc8>
  403a88:	ldrsb	w0, [x28]
  403a8c:	cbnz	w0, 403808 <ferror@plt+0x19c8>
  403a90:	b	403a08 <ferror@plt+0x1bc8>
  403a94:	cbnz	w0, 403828 <ferror@plt+0x19e8>
  403a98:	b	4038d4 <ferror@plt+0x1a94>
  403a9c:	cbnz	x26, 403a84 <ferror@plt+0x1c44>
  403aa0:	b	403808 <ferror@plt+0x19c8>
  403aa4:	mov	w0, #0x0                   	// #0
  403aa8:	ldp	x27, x28, [sp, #80]
  403aac:	str	x25, [x22]
  403ab0:	ldp	x25, x26, [sp, #64]
  403ab4:	b	403a1c <ferror@plt+0x1bdc>
  403ab8:	mov	x19, x1
  403abc:	b	40389c <ferror@plt+0x1a5c>
  403ac0:	neg	w1, w0
  403ac4:	ldp	x25, x26, [sp, #64]
  403ac8:	ldp	x27, x28, [sp, #80]
  403acc:	b	403a18 <ferror@plt+0x1bd8>
  403ad0:	mov	w0, #0xffffffde            	// #-34
  403ad4:	cbnz	x23, 403934 <ferror@plt+0x1af4>
  403ad8:	b	403938 <ferror@plt+0x1af8>
  403adc:	mov	x19, #0x3e8                 	// #1000
  403ae0:	b	4038d8 <ferror@plt+0x1a98>
  403ae4:	adrp	x1, 406000 <ferror@plt+0x41c0>
  403ae8:	add	x24, x1, #0x3e8
  403aec:	mov	x0, x24
  403af0:	mov	w1, w27
  403af4:	bl	401d00 <strchr@plt>
  403af8:	cbnz	x0, 4038f4 <ferror@plt+0x1ab4>
  403afc:	b	403a08 <ferror@plt+0x1bc8>
  403b00:	mov	w0, #0x0                   	// #0
  403b04:	cbnz	x23, 403934 <ferror@plt+0x1af4>
  403b08:	ldp	x27, x28, [sp, #80]
  403b0c:	str	x25, [x22]
  403b10:	ldp	x25, x26, [sp, #64]
  403b14:	b	403a1c <ferror@plt+0x1bdc>
  403b18:	mov	x2, #0x0                   	// #0
  403b1c:	b	403750 <ferror@plt+0x1910>
  403b20:	stp	x29, x30, [sp, #-48]!
  403b24:	mov	x29, sp
  403b28:	stp	x21, x22, [sp, #32]
  403b2c:	mov	x22, x1
  403b30:	cbz	x0, 403b90 <ferror@plt+0x1d50>
  403b34:	mov	x21, x0
  403b38:	stp	x19, x20, [sp, #16]
  403b3c:	mov	x20, x0
  403b40:	b	403b5c <ferror@plt+0x1d1c>
  403b44:	bl	401c70 <__ctype_b_loc@plt>
  403b48:	ubfiz	x19, x19, #1, #8
  403b4c:	ldr	x2, [x0]
  403b50:	ldrh	w2, [x2, x19]
  403b54:	tbz	w2, #11, 403b64 <ferror@plt+0x1d24>
  403b58:	add	x20, x20, #0x1
  403b5c:	ldrsb	w19, [x20]
  403b60:	cbnz	w19, 403b44 <ferror@plt+0x1d04>
  403b64:	cbz	x22, 403b6c <ferror@plt+0x1d2c>
  403b68:	str	x20, [x22]
  403b6c:	cmp	x20, x21
  403b70:	b.ls	403ba8 <ferror@plt+0x1d68>  // b.plast
  403b74:	ldrsb	w1, [x20]
  403b78:	mov	w0, #0x1                   	// #1
  403b7c:	ldp	x19, x20, [sp, #16]
  403b80:	cbnz	w1, 403b98 <ferror@plt+0x1d58>
  403b84:	ldp	x21, x22, [sp, #32]
  403b88:	ldp	x29, x30, [sp], #48
  403b8c:	ret
  403b90:	cbz	x1, 403b98 <ferror@plt+0x1d58>
  403b94:	str	xzr, [x1]
  403b98:	mov	w0, #0x0                   	// #0
  403b9c:	ldp	x21, x22, [sp, #32]
  403ba0:	ldp	x29, x30, [sp], #48
  403ba4:	ret
  403ba8:	mov	w0, #0x0                   	// #0
  403bac:	ldp	x19, x20, [sp, #16]
  403bb0:	b	403b9c <ferror@plt+0x1d5c>
  403bb4:	nop
  403bb8:	stp	x29, x30, [sp, #-48]!
  403bbc:	mov	x29, sp
  403bc0:	stp	x21, x22, [sp, #32]
  403bc4:	mov	x22, x1
  403bc8:	cbz	x0, 403c28 <ferror@plt+0x1de8>
  403bcc:	mov	x21, x0
  403bd0:	stp	x19, x20, [sp, #16]
  403bd4:	mov	x20, x0
  403bd8:	b	403bf4 <ferror@plt+0x1db4>
  403bdc:	bl	401c70 <__ctype_b_loc@plt>
  403be0:	ubfiz	x19, x19, #1, #8
  403be4:	ldr	x2, [x0]
  403be8:	ldrh	w2, [x2, x19]
  403bec:	tbz	w2, #12, 403bfc <ferror@plt+0x1dbc>
  403bf0:	add	x20, x20, #0x1
  403bf4:	ldrsb	w19, [x20]
  403bf8:	cbnz	w19, 403bdc <ferror@plt+0x1d9c>
  403bfc:	cbz	x22, 403c04 <ferror@plt+0x1dc4>
  403c00:	str	x20, [x22]
  403c04:	cmp	x20, x21
  403c08:	b.ls	403c40 <ferror@plt+0x1e00>  // b.plast
  403c0c:	ldrsb	w1, [x20]
  403c10:	mov	w0, #0x1                   	// #1
  403c14:	ldp	x19, x20, [sp, #16]
  403c18:	cbnz	w1, 403c30 <ferror@plt+0x1df0>
  403c1c:	ldp	x21, x22, [sp, #32]
  403c20:	ldp	x29, x30, [sp], #48
  403c24:	ret
  403c28:	cbz	x1, 403c30 <ferror@plt+0x1df0>
  403c2c:	str	xzr, [x1]
  403c30:	mov	w0, #0x0                   	// #0
  403c34:	ldp	x21, x22, [sp, #32]
  403c38:	ldp	x29, x30, [sp], #48
  403c3c:	ret
  403c40:	mov	w0, #0x0                   	// #0
  403c44:	ldp	x19, x20, [sp, #16]
  403c48:	b	403c34 <ferror@plt+0x1df4>
  403c4c:	nop
  403c50:	stp	x29, x30, [sp, #-128]!
  403c54:	mov	x29, sp
  403c58:	stp	x19, x20, [sp, #16]
  403c5c:	mov	x20, x0
  403c60:	mov	w0, #0xffffffd0            	// #-48
  403c64:	stp	x21, x22, [sp, #32]
  403c68:	mov	x21, x1
  403c6c:	add	x22, sp, #0x80
  403c70:	add	x1, sp, #0x50
  403c74:	stp	x22, x22, [sp, #48]
  403c78:	str	x1, [sp, #64]
  403c7c:	stp	w0, wzr, [sp, #72]
  403c80:	stp	x2, x3, [sp, #80]
  403c84:	stp	x4, x5, [sp, #96]
  403c88:	stp	x6, x7, [sp, #112]
  403c8c:	b	403cd8 <ferror@plt+0x1e98>
  403c90:	ldr	x1, [x2]
  403c94:	add	x0, x2, #0xf
  403c98:	and	x0, x0, #0xfffffffffffffff8
  403c9c:	str	x0, [sp, #48]
  403ca0:	cbz	x1, 403d18 <ferror@plt+0x1ed8>
  403ca4:	ldr	x2, [sp, #48]
  403ca8:	add	x0, x2, #0xf
  403cac:	and	x0, x0, #0xfffffffffffffff8
  403cb0:	str	x0, [sp, #48]
  403cb4:	ldr	x19, [x2]
  403cb8:	cbz	x19, 403d18 <ferror@plt+0x1ed8>
  403cbc:	mov	x0, x20
  403cc0:	bl	401c50 <strcmp@plt>
  403cc4:	cbz	w0, 403d34 <ferror@plt+0x1ef4>
  403cc8:	mov	x1, x19
  403ccc:	mov	x0, x20
  403cd0:	bl	401c50 <strcmp@plt>
  403cd4:	cbz	w0, 403d38 <ferror@plt+0x1ef8>
  403cd8:	ldr	w3, [sp, #72]
  403cdc:	ldr	x2, [sp, #48]
  403ce0:	tbz	w3, #31, 403c90 <ferror@plt+0x1e50>
  403ce4:	add	w0, w3, #0x8
  403ce8:	str	w0, [sp, #72]
  403cec:	cmp	w0, #0x0
  403cf0:	b.gt	403c90 <ferror@plt+0x1e50>
  403cf4:	ldr	x1, [x22, w3, sxtw]
  403cf8:	cbz	x1, 403d18 <ferror@plt+0x1ed8>
  403cfc:	cbz	w0, 403ca8 <ferror@plt+0x1e68>
  403d00:	add	w3, w3, #0x10
  403d04:	str	w3, [sp, #72]
  403d08:	cmp	w3, #0x0
  403d0c:	b.gt	403ca8 <ferror@plt+0x1e68>
  403d10:	add	x2, x22, w0, sxtw
  403d14:	b	403cb4 <ferror@plt+0x1e74>
  403d18:	adrp	x0, 418000 <ferror@plt+0x161c0>
  403d1c:	adrp	x1, 406000 <ferror@plt+0x41c0>
  403d20:	mov	x3, x20
  403d24:	mov	x2, x21
  403d28:	ldr	w0, [x0, #848]
  403d2c:	add	x1, x1, #0x3c8
  403d30:	bl	401d90 <errx@plt>
  403d34:	mov	w0, #0x1                   	// #1
  403d38:	ldp	x19, x20, [sp, #16]
  403d3c:	ldp	x21, x22, [sp, #32]
  403d40:	ldp	x29, x30, [sp], #128
  403d44:	ret
  403d48:	cbz	x1, 403d74 <ferror@plt+0x1f34>
  403d4c:	add	x3, x0, x1
  403d50:	sxtb	w2, w2
  403d54:	b	403d68 <ferror@plt+0x1f28>
  403d58:	b.eq	403d78 <ferror@plt+0x1f38>  // b.none
  403d5c:	add	x0, x0, #0x1
  403d60:	cmp	x3, x0
  403d64:	b.eq	403d74 <ferror@plt+0x1f34>  // b.none
  403d68:	ldrsb	w1, [x0]
  403d6c:	cmp	w2, w1
  403d70:	cbnz	w1, 403d58 <ferror@plt+0x1f18>
  403d74:	mov	x0, #0x0                   	// #0
  403d78:	ret
  403d7c:	nop
  403d80:	stp	x29, x30, [sp, #-32]!
  403d84:	mov	w2, #0xa                   	// #10
  403d88:	mov	x29, sp
  403d8c:	stp	x19, x20, [sp, #16]
  403d90:	mov	x20, x1
  403d94:	mov	x19, x0
  403d98:	bl	403700 <ferror@plt+0x18c0>
  403d9c:	mov	w1, #0xffff                	// #65535
  403da0:	cmp	w0, w1
  403da4:	b.hi	403db4 <ferror@plt+0x1f74>  // b.pmore
  403da8:	ldp	x19, x20, [sp, #16]
  403dac:	ldp	x29, x30, [sp], #32
  403db0:	ret
  403db4:	mov	x1, x20
  403db8:	mov	x0, x19
  403dbc:	bl	4036c0 <ferror@plt+0x1880>
  403dc0:	stp	x29, x30, [sp, #-32]!
  403dc4:	mov	w2, #0x10                  	// #16
  403dc8:	mov	x29, sp
  403dcc:	stp	x19, x20, [sp, #16]
  403dd0:	mov	x20, x1
  403dd4:	mov	x19, x0
  403dd8:	bl	403700 <ferror@plt+0x18c0>
  403ddc:	mov	w1, #0xffff                	// #65535
  403de0:	cmp	w0, w1
  403de4:	b.hi	403df4 <ferror@plt+0x1fb4>  // b.pmore
  403de8:	ldp	x19, x20, [sp, #16]
  403dec:	ldp	x29, x30, [sp], #32
  403df0:	ret
  403df4:	mov	x1, x20
  403df8:	mov	x0, x19
  403dfc:	bl	4036c0 <ferror@plt+0x1880>
  403e00:	mov	w2, #0xa                   	// #10
  403e04:	b	403700 <ferror@plt+0x18c0>
  403e08:	mov	w2, #0x10                  	// #16
  403e0c:	b	403700 <ferror@plt+0x18c0>
  403e10:	stp	x29, x30, [sp, #-64]!
  403e14:	mov	x29, sp
  403e18:	stp	x19, x20, [sp, #16]
  403e1c:	mov	x19, x0
  403e20:	stp	x21, x22, [sp, #32]
  403e24:	mov	x21, x1
  403e28:	adrp	x22, 418000 <ferror@plt+0x161c0>
  403e2c:	str	xzr, [sp, #56]
  403e30:	bl	401dc0 <__errno_location@plt>
  403e34:	str	wzr, [x0]
  403e38:	cbz	x19, 403e4c <ferror@plt+0x200c>
  403e3c:	mov	x20, x0
  403e40:	ldrsb	w0, [x19]
  403e44:	adrp	x22, 418000 <ferror@plt+0x161c0>
  403e48:	cbnz	w0, 403e64 <ferror@plt+0x2024>
  403e4c:	ldr	w0, [x22, #848]
  403e50:	adrp	x1, 406000 <ferror@plt+0x41c0>
  403e54:	mov	x3, x19
  403e58:	mov	x2, x21
  403e5c:	add	x1, x1, #0x3c8
  403e60:	bl	401d90 <errx@plt>
  403e64:	add	x1, sp, #0x38
  403e68:	mov	x0, x19
  403e6c:	mov	w3, #0x0                   	// #0
  403e70:	mov	w2, #0xa                   	// #10
  403e74:	bl	401b30 <__strtol_internal@plt>
  403e78:	ldr	w1, [x20]
  403e7c:	cbnz	w1, 403ea8 <ferror@plt+0x2068>
  403e80:	ldr	x1, [sp, #56]
  403e84:	cmp	x1, x19
  403e88:	b.eq	403e4c <ferror@plt+0x200c>  // b.none
  403e8c:	cbz	x1, 403e98 <ferror@plt+0x2058>
  403e90:	ldrsb	w1, [x1]
  403e94:	cbnz	w1, 403e4c <ferror@plt+0x200c>
  403e98:	ldp	x19, x20, [sp, #16]
  403e9c:	ldp	x21, x22, [sp, #32]
  403ea0:	ldp	x29, x30, [sp], #64
  403ea4:	ret
  403ea8:	ldr	w0, [x22, #848]
  403eac:	cmp	w1, #0x22
  403eb0:	b.ne	403e4c <ferror@plt+0x200c>  // b.any
  403eb4:	adrp	x1, 406000 <ferror@plt+0x41c0>
  403eb8:	mov	x3, x19
  403ebc:	mov	x2, x21
  403ec0:	add	x1, x1, #0x3c8
  403ec4:	bl	401e20 <err@plt>
  403ec8:	stp	x29, x30, [sp, #-32]!
  403ecc:	mov	x29, sp
  403ed0:	stp	x19, x20, [sp, #16]
  403ed4:	mov	x19, x1
  403ed8:	mov	x20, x0
  403edc:	bl	403e10 <ferror@plt+0x1fd0>
  403ee0:	mov	x2, #0x80000000            	// #2147483648
  403ee4:	add	x2, x0, x2
  403ee8:	mov	x1, #0xffffffff            	// #4294967295
  403eec:	cmp	x2, x1
  403ef0:	b.hi	403f00 <ferror@plt+0x20c0>  // b.pmore
  403ef4:	ldp	x19, x20, [sp, #16]
  403ef8:	ldp	x29, x30, [sp], #32
  403efc:	ret
  403f00:	bl	401dc0 <__errno_location@plt>
  403f04:	mov	x4, x0
  403f08:	adrp	x0, 418000 <ferror@plt+0x161c0>
  403f0c:	mov	w5, #0x22                  	// #34
  403f10:	adrp	x1, 406000 <ferror@plt+0x41c0>
  403f14:	mov	x3, x20
  403f18:	ldr	w0, [x0, #848]
  403f1c:	mov	x2, x19
  403f20:	str	w5, [x4]
  403f24:	add	x1, x1, #0x3c8
  403f28:	bl	401e20 <err@plt>
  403f2c:	nop
  403f30:	stp	x29, x30, [sp, #-32]!
  403f34:	mov	x29, sp
  403f38:	stp	x19, x20, [sp, #16]
  403f3c:	mov	x19, x1
  403f40:	mov	x20, x0
  403f44:	bl	403ec8 <ferror@plt+0x2088>
  403f48:	add	w2, w0, #0x8, lsl #12
  403f4c:	mov	w1, #0xffff                	// #65535
  403f50:	cmp	w2, w1
  403f54:	b.hi	403f64 <ferror@plt+0x2124>  // b.pmore
  403f58:	ldp	x19, x20, [sp, #16]
  403f5c:	ldp	x29, x30, [sp], #32
  403f60:	ret
  403f64:	bl	401dc0 <__errno_location@plt>
  403f68:	mov	x4, x0
  403f6c:	adrp	x0, 418000 <ferror@plt+0x161c0>
  403f70:	mov	w5, #0x22                  	// #34
  403f74:	adrp	x1, 406000 <ferror@plt+0x41c0>
  403f78:	mov	x3, x20
  403f7c:	ldr	w0, [x0, #848]
  403f80:	mov	x2, x19
  403f84:	str	w5, [x4]
  403f88:	add	x1, x1, #0x3c8
  403f8c:	bl	401e20 <err@plt>
  403f90:	mov	w2, #0xa                   	// #10
  403f94:	b	4035f8 <ferror@plt+0x17b8>
  403f98:	mov	w2, #0x10                  	// #16
  403f9c:	b	4035f8 <ferror@plt+0x17b8>
  403fa0:	stp	x29, x30, [sp, #-64]!
  403fa4:	mov	x29, sp
  403fa8:	stp	x19, x20, [sp, #16]
  403fac:	mov	x19, x0
  403fb0:	stp	x21, x22, [sp, #32]
  403fb4:	mov	x21, x1
  403fb8:	adrp	x22, 418000 <ferror@plt+0x161c0>
  403fbc:	str	xzr, [sp, #56]
  403fc0:	bl	401dc0 <__errno_location@plt>
  403fc4:	str	wzr, [x0]
  403fc8:	cbz	x19, 403fdc <ferror@plt+0x219c>
  403fcc:	mov	x20, x0
  403fd0:	ldrsb	w0, [x19]
  403fd4:	adrp	x22, 418000 <ferror@plt+0x161c0>
  403fd8:	cbnz	w0, 403ff4 <ferror@plt+0x21b4>
  403fdc:	ldr	w0, [x22, #848]
  403fe0:	adrp	x1, 406000 <ferror@plt+0x41c0>
  403fe4:	mov	x3, x19
  403fe8:	mov	x2, x21
  403fec:	add	x1, x1, #0x3c8
  403ff0:	bl	401d90 <errx@plt>
  403ff4:	mov	x0, x19
  403ff8:	add	x1, sp, #0x38
  403ffc:	bl	401a10 <strtod@plt>
  404000:	ldr	w0, [x20]
  404004:	cbnz	w0, 404030 <ferror@plt+0x21f0>
  404008:	ldr	x0, [sp, #56]
  40400c:	cmp	x0, x19
  404010:	b.eq	403fdc <ferror@plt+0x219c>  // b.none
  404014:	cbz	x0, 404020 <ferror@plt+0x21e0>
  404018:	ldrsb	w0, [x0]
  40401c:	cbnz	w0, 403fdc <ferror@plt+0x219c>
  404020:	ldp	x19, x20, [sp, #16]
  404024:	ldp	x21, x22, [sp, #32]
  404028:	ldp	x29, x30, [sp], #64
  40402c:	ret
  404030:	cmp	w0, #0x22
  404034:	ldr	w0, [x22, #848]
  404038:	b.ne	403fdc <ferror@plt+0x219c>  // b.any
  40403c:	adrp	x1, 406000 <ferror@plt+0x41c0>
  404040:	mov	x3, x19
  404044:	mov	x2, x21
  404048:	add	x1, x1, #0x3c8
  40404c:	bl	401e20 <err@plt>
  404050:	stp	x29, x30, [sp, #-64]!
  404054:	mov	x29, sp
  404058:	stp	x19, x20, [sp, #16]
  40405c:	mov	x19, x0
  404060:	stp	x21, x22, [sp, #32]
  404064:	mov	x21, x1
  404068:	adrp	x22, 418000 <ferror@plt+0x161c0>
  40406c:	str	xzr, [sp, #56]
  404070:	bl	401dc0 <__errno_location@plt>
  404074:	str	wzr, [x0]
  404078:	cbz	x19, 40408c <ferror@plt+0x224c>
  40407c:	mov	x20, x0
  404080:	ldrsb	w0, [x19]
  404084:	adrp	x22, 418000 <ferror@plt+0x161c0>
  404088:	cbnz	w0, 4040a4 <ferror@plt+0x2264>
  40408c:	ldr	w0, [x22, #848]
  404090:	adrp	x1, 406000 <ferror@plt+0x41c0>
  404094:	mov	x3, x19
  404098:	mov	x2, x21
  40409c:	add	x1, x1, #0x3c8
  4040a0:	bl	401d90 <errx@plt>
  4040a4:	add	x1, sp, #0x38
  4040a8:	mov	x0, x19
  4040ac:	mov	w2, #0xa                   	// #10
  4040b0:	bl	401c80 <strtol@plt>
  4040b4:	ldr	w1, [x20]
  4040b8:	cbnz	w1, 4040e4 <ferror@plt+0x22a4>
  4040bc:	ldr	x1, [sp, #56]
  4040c0:	cmp	x1, x19
  4040c4:	b.eq	40408c <ferror@plt+0x224c>  // b.none
  4040c8:	cbz	x1, 4040d4 <ferror@plt+0x2294>
  4040cc:	ldrsb	w1, [x1]
  4040d0:	cbnz	w1, 40408c <ferror@plt+0x224c>
  4040d4:	ldp	x19, x20, [sp, #16]
  4040d8:	ldp	x21, x22, [sp, #32]
  4040dc:	ldp	x29, x30, [sp], #64
  4040e0:	ret
  4040e4:	ldr	w0, [x22, #848]
  4040e8:	cmp	w1, #0x22
  4040ec:	b.ne	40408c <ferror@plt+0x224c>  // b.any
  4040f0:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4040f4:	mov	x3, x19
  4040f8:	mov	x2, x21
  4040fc:	add	x1, x1, #0x3c8
  404100:	bl	401e20 <err@plt>
  404104:	nop
  404108:	stp	x29, x30, [sp, #-64]!
  40410c:	mov	x29, sp
  404110:	stp	x19, x20, [sp, #16]
  404114:	mov	x19, x0
  404118:	stp	x21, x22, [sp, #32]
  40411c:	mov	x21, x1
  404120:	adrp	x22, 418000 <ferror@plt+0x161c0>
  404124:	str	xzr, [sp, #56]
  404128:	bl	401dc0 <__errno_location@plt>
  40412c:	str	wzr, [x0]
  404130:	cbz	x19, 404144 <ferror@plt+0x2304>
  404134:	mov	x20, x0
  404138:	ldrsb	w0, [x19]
  40413c:	adrp	x22, 418000 <ferror@plt+0x161c0>
  404140:	cbnz	w0, 40415c <ferror@plt+0x231c>
  404144:	ldr	w0, [x22, #848]
  404148:	adrp	x1, 406000 <ferror@plt+0x41c0>
  40414c:	mov	x3, x19
  404150:	mov	x2, x21
  404154:	add	x1, x1, #0x3c8
  404158:	bl	401d90 <errx@plt>
  40415c:	add	x1, sp, #0x38
  404160:	mov	x0, x19
  404164:	mov	w2, #0xa                   	// #10
  404168:	bl	401980 <strtoul@plt>
  40416c:	ldr	w1, [x20]
  404170:	cbnz	w1, 40419c <ferror@plt+0x235c>
  404174:	ldr	x1, [sp, #56]
  404178:	cmp	x1, x19
  40417c:	b.eq	404144 <ferror@plt+0x2304>  // b.none
  404180:	cbz	x1, 40418c <ferror@plt+0x234c>
  404184:	ldrsb	w1, [x1]
  404188:	cbnz	w1, 404144 <ferror@plt+0x2304>
  40418c:	ldp	x19, x20, [sp, #16]
  404190:	ldp	x21, x22, [sp, #32]
  404194:	ldp	x29, x30, [sp], #64
  404198:	ret
  40419c:	ldr	w0, [x22, #848]
  4041a0:	cmp	w1, #0x22
  4041a4:	b.ne	404144 <ferror@plt+0x2304>  // b.any
  4041a8:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4041ac:	mov	x3, x19
  4041b0:	mov	x2, x21
  4041b4:	add	x1, x1, #0x3c8
  4041b8:	bl	401e20 <err@plt>
  4041bc:	nop
  4041c0:	stp	x29, x30, [sp, #-48]!
  4041c4:	mov	x29, sp
  4041c8:	stp	x19, x20, [sp, #16]
  4041cc:	mov	x19, x1
  4041d0:	mov	x20, x0
  4041d4:	add	x1, sp, #0x28
  4041d8:	bl	403b18 <ferror@plt+0x1cd8>
  4041dc:	cbz	w0, 404214 <ferror@plt+0x23d4>
  4041e0:	bl	401dc0 <__errno_location@plt>
  4041e4:	ldr	w1, [x0]
  4041e8:	adrp	x2, 418000 <ferror@plt+0x161c0>
  4041ec:	mov	x3, x20
  4041f0:	ldr	w0, [x2, #848]
  4041f4:	mov	x2, x19
  4041f8:	cbz	w1, 404208 <ferror@plt+0x23c8>
  4041fc:	adrp	x1, 406000 <ferror@plt+0x41c0>
  404200:	add	x1, x1, #0x3c8
  404204:	bl	401e20 <err@plt>
  404208:	adrp	x1, 406000 <ferror@plt+0x41c0>
  40420c:	add	x1, x1, #0x3c8
  404210:	bl	401d90 <errx@plt>
  404214:	ldp	x19, x20, [sp, #16]
  404218:	ldr	x0, [sp, #40]
  40421c:	ldp	x29, x30, [sp], #48
  404220:	ret
  404224:	nop
  404228:	stp	x29, x30, [sp, #-32]!
  40422c:	mov	x29, sp
  404230:	str	x19, [sp, #16]
  404234:	mov	x19, x1
  404238:	mov	x1, x2
  40423c:	bl	403fa0 <ferror@plt+0x2160>
  404240:	fcvtzs	d2, d0
  404244:	mov	x0, #0x848000000000        	// #145685290680320
  404248:	movk	x0, #0x412e, lsl #48
  40424c:	fmov	d1, x0
  404250:	scvtf	d3, d2
  404254:	fsub	d0, d0, d3
  404258:	fmul	d0, d0, d1
  40425c:	fcvtzs	d0, d0
  404260:	stp	d2, d0, [x19]
  404264:	ldr	x19, [sp, #16]
  404268:	ldp	x29, x30, [sp], #32
  40426c:	ret
  404270:	mov	w2, w0
  404274:	mov	x0, x1
  404278:	and	w1, w2, #0xf000
  40427c:	add	x14, x0, #0x1
  404280:	cmp	w1, #0x4, lsl #12
  404284:	add	x13, x0, #0x2
  404288:	add	x12, x0, #0x3
  40428c:	add	x11, x0, #0x4
  404290:	add	x10, x0, #0x5
  404294:	add	x9, x0, #0x6
  404298:	add	x8, x0, #0x7
  40429c:	add	x7, x0, #0x8
  4042a0:	add	x6, x0, #0x9
  4042a4:	b.eq	404410 <ferror@plt+0x25d0>  // b.none
  4042a8:	cmp	w1, #0xa, lsl #12
  4042ac:	b.eq	404304 <ferror@plt+0x24c4>  // b.none
  4042b0:	cmp	w1, #0x2, lsl #12
  4042b4:	b.eq	404430 <ferror@plt+0x25f0>  // b.none
  4042b8:	cmp	w1, #0x6, lsl #12
  4042bc:	b.eq	404420 <ferror@plt+0x25e0>  // b.none
  4042c0:	cmp	w1, #0xc, lsl #12
  4042c4:	b.eq	404440 <ferror@plt+0x2600>  // b.none
  4042c8:	cmp	w1, #0x1, lsl #12
  4042cc:	b.eq	404450 <ferror@plt+0x2610>  // b.none
  4042d0:	cmp	w1, #0x8, lsl #12
  4042d4:	b.eq	404460 <ferror@plt+0x2620>  // b.none
  4042d8:	mov	x4, x6
  4042dc:	mov	x6, x7
  4042e0:	mov	x7, x8
  4042e4:	mov	x8, x9
  4042e8:	mov	x9, x10
  4042ec:	mov	x10, x11
  4042f0:	mov	x11, x12
  4042f4:	mov	x12, x13
  4042f8:	mov	x13, x14
  4042fc:	mov	x14, x0
  404300:	b	404310 <ferror@plt+0x24d0>
  404304:	mov	x4, x0
  404308:	mov	w1, #0x6c                  	// #108
  40430c:	strb	w1, [x4], #10
  404310:	tst	x2, #0x100
  404314:	mov	w5, #0x2d                  	// #45
  404318:	mov	w3, #0x72                  	// #114
  40431c:	csel	w3, w3, w5, ne  // ne = any
  404320:	tst	x2, #0x80
  404324:	strb	w3, [x14]
  404328:	mov	w3, #0x77                  	// #119
  40432c:	csel	w3, w3, w5, ne  // ne = any
  404330:	strb	w3, [x13]
  404334:	and	w1, w2, #0x40
  404338:	tbz	w2, #11, 4043d8 <ferror@plt+0x2598>
  40433c:	cmp	w1, #0x0
  404340:	mov	w3, #0x53                  	// #83
  404344:	mov	w1, #0x73                  	// #115
  404348:	csel	w1, w1, w3, ne  // ne = any
  40434c:	tst	x2, #0x20
  404350:	strb	w1, [x12]
  404354:	mov	w5, #0x2d                  	// #45
  404358:	mov	w3, #0x72                  	// #114
  40435c:	csel	w3, w3, w5, ne  // ne = any
  404360:	tst	x2, #0x10
  404364:	strb	w3, [x11]
  404368:	mov	w3, #0x77                  	// #119
  40436c:	csel	w3, w3, w5, ne  // ne = any
  404370:	strb	w3, [x10]
  404374:	and	w1, w2, #0x8
  404378:	tbz	w2, #10, 404400 <ferror@plt+0x25c0>
  40437c:	cmp	w1, #0x0
  404380:	mov	w3, #0x53                  	// #83
  404384:	mov	w1, #0x73                  	// #115
  404388:	csel	w1, w1, w3, ne  // ne = any
  40438c:	tst	x2, #0x4
  404390:	strb	w1, [x9]
  404394:	mov	w5, #0x2d                  	// #45
  404398:	mov	w3, #0x72                  	// #114
  40439c:	csel	w3, w3, w5, ne  // ne = any
  4043a0:	tst	x2, #0x2
  4043a4:	strb	w3, [x8]
  4043a8:	mov	w3, #0x77                  	// #119
  4043ac:	csel	w3, w3, w5, ne  // ne = any
  4043b0:	strb	w3, [x7]
  4043b4:	and	w1, w2, #0x1
  4043b8:	tbz	w2, #9, 4043e8 <ferror@plt+0x25a8>
  4043bc:	cmp	w1, #0x0
  4043c0:	mov	w2, #0x54                  	// #84
  4043c4:	mov	w1, #0x74                  	// #116
  4043c8:	csel	w1, w1, w2, ne  // ne = any
  4043cc:	strb	w1, [x6]
  4043d0:	strb	wzr, [x4]
  4043d4:	ret
  4043d8:	cmp	w1, #0x0
  4043dc:	mov	w1, #0x78                  	// #120
  4043e0:	csel	w1, w1, w5, ne  // ne = any
  4043e4:	b	40434c <ferror@plt+0x250c>
  4043e8:	cmp	w1, #0x0
  4043ec:	mov	w1, #0x78                  	// #120
  4043f0:	csel	w1, w1, w5, ne  // ne = any
  4043f4:	strb	w1, [x6]
  4043f8:	strb	wzr, [x4]
  4043fc:	ret
  404400:	cmp	w1, #0x0
  404404:	mov	w1, #0x78                  	// #120
  404408:	csel	w1, w1, w5, ne  // ne = any
  40440c:	b	40438c <ferror@plt+0x254c>
  404410:	mov	x4, x0
  404414:	mov	w1, #0x64                  	// #100
  404418:	strb	w1, [x4], #10
  40441c:	b	404310 <ferror@plt+0x24d0>
  404420:	mov	x4, x0
  404424:	mov	w1, #0x62                  	// #98
  404428:	strb	w1, [x4], #10
  40442c:	b	404310 <ferror@plt+0x24d0>
  404430:	mov	x4, x0
  404434:	mov	w1, #0x63                  	// #99
  404438:	strb	w1, [x4], #10
  40443c:	b	404310 <ferror@plt+0x24d0>
  404440:	mov	x4, x0
  404444:	mov	w1, #0x73                  	// #115
  404448:	strb	w1, [x4], #10
  40444c:	b	404310 <ferror@plt+0x24d0>
  404450:	mov	x4, x0
  404454:	mov	w1, #0x70                  	// #112
  404458:	strb	w1, [x4], #10
  40445c:	b	404310 <ferror@plt+0x24d0>
  404460:	mov	x4, x0
  404464:	mov	w1, #0x2d                  	// #45
  404468:	strb	w1, [x4], #10
  40446c:	b	404310 <ferror@plt+0x24d0>
  404470:	stp	x29, x30, [sp, #-96]!
  404474:	mov	x29, sp
  404478:	stp	x19, x20, [sp, #16]
  40447c:	stp	x21, x22, [sp, #32]
  404480:	add	x21, sp, #0x38
  404484:	mov	x4, x21
  404488:	tbz	w0, #1, 404498 <ferror@plt+0x2658>
  40448c:	add	x4, x21, #0x1
  404490:	mov	w2, #0x20                  	// #32
  404494:	strb	w2, [sp, #56]
  404498:	mov	w2, #0xa                   	// #10
  40449c:	mov	x5, #0x1                   	// #1
  4044a0:	lsl	x3, x5, x2
  4044a4:	cmp	x1, x3
  4044a8:	b.cc	4045bc <ferror@plt+0x277c>  // b.lo, b.ul, b.last
  4044ac:	add	w2, w2, #0xa
  4044b0:	cmp	w2, #0x46
  4044b4:	b.ne	4044a0 <ferror@plt+0x2660>  // b.any
  4044b8:	mov	w19, #0x3c                  	// #60
  4044bc:	mov	w8, #0xcccd                	// #52429
  4044c0:	adrp	x6, 406000 <ferror@plt+0x41c0>
  4044c4:	movk	w8, #0xcccc, lsl #16
  4044c8:	add	x6, x6, #0x400
  4044cc:	mov	x5, #0xffffffffffffffff    	// #-1
  4044d0:	and	w7, w0, #0x1
  4044d4:	umull	x8, w19, w8
  4044d8:	lsl	x5, x5, x19
  4044dc:	lsr	x19, x1, x19
  4044e0:	bic	x5, x1, x5
  4044e4:	mov	w3, w19
  4044e8:	lsr	x8, x8, #35
  4044ec:	ldrsb	w1, [x6, w8, sxtw]
  4044f0:	strb	w1, [x4]
  4044f4:	cmp	w1, #0x42
  4044f8:	add	x1, x4, #0x1
  4044fc:	csel	w7, w7, wzr, ne  // ne = any
  404500:	cbz	w7, 404510 <ferror@plt+0x26d0>
  404504:	add	x1, x4, #0x3
  404508:	mov	w6, #0x4269                	// #17001
  40450c:	sturh	w6, [x4, #1]
  404510:	strb	wzr, [x1]
  404514:	cbz	x5, 4045d0 <ferror@plt+0x2790>
  404518:	sub	w2, w2, #0x14
  40451c:	lsr	x2, x5, x2
  404520:	tbz	w0, #2, 404604 <ferror@plt+0x27c4>
  404524:	add	x2, x2, #0x5
  404528:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40452c:	movk	x0, #0xcccd
  404530:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  404534:	movk	x4, #0x1999, lsl #48
  404538:	umulh	x20, x2, x0
  40453c:	lsr	x20, x20, #3
  404540:	mul	x1, x20, x0
  404544:	umulh	x0, x20, x0
  404548:	ror	x1, x1, #1
  40454c:	lsr	x0, x0, #3
  404550:	cmp	x1, x4
  404554:	csel	x20, x20, x0, hi  // hi = pmore
  404558:	cbz	x20, 4045d0 <ferror@plt+0x2790>
  40455c:	bl	401aa0 <localeconv@plt>
  404560:	cbz	x0, 404634 <ferror@plt+0x27f4>
  404564:	ldr	x4, [x0]
  404568:	cbz	x4, 404634 <ferror@plt+0x27f4>
  40456c:	ldrsb	w1, [x4]
  404570:	adrp	x0, 406000 <ferror@plt+0x41c0>
  404574:	add	x0, x0, #0x3f8
  404578:	cmp	w1, #0x0
  40457c:	csel	x4, x0, x4, eq  // eq = none
  404580:	mov	x6, x21
  404584:	mov	x5, x20
  404588:	mov	w3, w19
  40458c:	adrp	x2, 406000 <ferror@plt+0x41c0>
  404590:	add	x2, x2, #0x408
  404594:	add	x22, sp, #0x40
  404598:	mov	x1, #0x20                  	// #32
  40459c:	mov	x0, x22
  4045a0:	bl	401a90 <snprintf@plt>
  4045a4:	mov	x0, x22
  4045a8:	bl	401bc0 <strdup@plt>
  4045ac:	ldp	x19, x20, [sp, #16]
  4045b0:	ldp	x21, x22, [sp, #32]
  4045b4:	ldp	x29, x30, [sp], #96
  4045b8:	ret
  4045bc:	subs	w19, w2, #0xa
  4045c0:	b.ne	4044bc <ferror@plt+0x267c>  // b.any
  4045c4:	mov	w3, w1
  4045c8:	mov	w0, #0x42                  	// #66
  4045cc:	strh	w0, [x4]
  4045d0:	mov	x4, x21
  4045d4:	adrp	x2, 406000 <ferror@plt+0x41c0>
  4045d8:	add	x2, x2, #0x418
  4045dc:	add	x22, sp, #0x40
  4045e0:	mov	x1, #0x20                  	// #32
  4045e4:	mov	x0, x22
  4045e8:	bl	401a90 <snprintf@plt>
  4045ec:	mov	x0, x22
  4045f0:	bl	401bc0 <strdup@plt>
  4045f4:	ldp	x19, x20, [sp, #16]
  4045f8:	ldp	x21, x22, [sp, #32]
  4045fc:	ldp	x29, x30, [sp], #96
  404600:	ret
  404604:	add	x2, x2, #0x32
  404608:	mov	x5, #0xf5c3                	// #62915
  40460c:	movk	x5, #0x5c28, lsl #16
  404610:	lsr	x20, x2, #2
  404614:	movk	x5, #0xc28f, lsl #32
  404618:	movk	x5, #0x28f5, lsl #48
  40461c:	umulh	x20, x20, x5
  404620:	lsr	x20, x20, #2
  404624:	cmp	x20, #0xa
  404628:	b.ne	404558 <ferror@plt+0x2718>  // b.any
  40462c:	add	w3, w19, #0x1
  404630:	b	4045d0 <ferror@plt+0x2790>
  404634:	adrp	x4, 406000 <ferror@plt+0x41c0>
  404638:	add	x4, x4, #0x3f8
  40463c:	b	404580 <ferror@plt+0x2740>
  404640:	cbz	x0, 40473c <ferror@plt+0x28fc>
  404644:	stp	x29, x30, [sp, #-64]!
  404648:	mov	x29, sp
  40464c:	stp	x19, x20, [sp, #16]
  404650:	mov	x20, x0
  404654:	ldrsb	w4, [x0]
  404658:	cbz	w4, 40472c <ferror@plt+0x28ec>
  40465c:	cmp	x1, #0x0
  404660:	stp	x21, x22, [sp, #32]
  404664:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404668:	stp	x23, x24, [sp, #48]
  40466c:	mov	x21, x2
  404670:	mov	x23, x1
  404674:	mov	x22, x3
  404678:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  40467c:	b.eq	404724 <ferror@plt+0x28e4>  // b.none
  404680:	mov	x19, #0x0                   	// #0
  404684:	nop
  404688:	cmp	w4, #0x2c
  40468c:	ldrsb	w4, [x20, #1]
  404690:	b.eq	4046bc <ferror@plt+0x287c>  // b.none
  404694:	cbz	w4, 4046c4 <ferror@plt+0x2884>
  404698:	add	x20, x20, #0x1
  40469c:	cmp	x21, x19
  4046a0:	b.hi	404688 <ferror@plt+0x2848>  // b.pmore
  4046a4:	mov	w0, #0xfffffffe            	// #-2
  4046a8:	ldp	x19, x20, [sp, #16]
  4046ac:	ldp	x21, x22, [sp, #32]
  4046b0:	ldp	x23, x24, [sp, #48]
  4046b4:	ldp	x29, x30, [sp], #64
  4046b8:	ret
  4046bc:	mov	x24, x20
  4046c0:	cbnz	w4, 4046c8 <ferror@plt+0x2888>
  4046c4:	add	x24, x20, #0x1
  4046c8:	cmp	x0, x24
  4046cc:	b.cs	404724 <ferror@plt+0x28e4>  // b.hs, b.nlast
  4046d0:	sub	x1, x24, x0
  4046d4:	blr	x22
  4046d8:	cmn	w0, #0x1
  4046dc:	b.eq	404724 <ferror@plt+0x28e4>  // b.none
  4046e0:	str	w0, [x23, x19, lsl #2]
  4046e4:	add	x19, x19, #0x1
  4046e8:	ldrsb	w0, [x24]
  4046ec:	cbz	w0, 40470c <ferror@plt+0x28cc>
  4046f0:	mov	x0, x20
  4046f4:	ldrsb	w4, [x0, #1]!
  4046f8:	cbz	w4, 40470c <ferror@plt+0x28cc>
  4046fc:	cmp	x21, x19
  404700:	b.ls	4046a4 <ferror@plt+0x2864>  // b.plast
  404704:	mov	x20, x0
  404708:	b	404688 <ferror@plt+0x2848>
  40470c:	mov	w0, w19
  404710:	ldp	x19, x20, [sp, #16]
  404714:	ldp	x21, x22, [sp, #32]
  404718:	ldp	x23, x24, [sp, #48]
  40471c:	ldp	x29, x30, [sp], #64
  404720:	ret
  404724:	ldp	x21, x22, [sp, #32]
  404728:	ldp	x23, x24, [sp, #48]
  40472c:	mov	w0, #0xffffffff            	// #-1
  404730:	ldp	x19, x20, [sp, #16]
  404734:	ldp	x29, x30, [sp], #64
  404738:	ret
  40473c:	mov	w0, #0xffffffff            	// #-1
  404740:	ret
  404744:	nop
  404748:	cbz	x0, 4047c4 <ferror@plt+0x2984>
  40474c:	stp	x29, x30, [sp, #-32]!
  404750:	mov	x29, sp
  404754:	str	x19, [sp, #16]
  404758:	mov	x19, x3
  40475c:	mov	x3, x4
  404760:	cmp	x19, #0x0
  404764:	ldrsb	w4, [x0]
  404768:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40476c:	b.eq	4047bc <ferror@plt+0x297c>  // b.none
  404770:	ldr	x5, [x19]
  404774:	cmp	x5, x2
  404778:	b.hi	4047bc <ferror@plt+0x297c>  // b.pmore
  40477c:	cmp	w4, #0x2b
  404780:	b.eq	4047ac <ferror@plt+0x296c>  // b.none
  404784:	str	xzr, [x19]
  404788:	bl	404640 <ferror@plt+0x2800>
  40478c:	cmp	w0, #0x0
  404790:	b.le	4047a0 <ferror@plt+0x2960>
  404794:	ldr	x1, [x19]
  404798:	add	x1, x1, w0, sxtw
  40479c:	str	x1, [x19]
  4047a0:	ldr	x19, [sp, #16]
  4047a4:	ldp	x29, x30, [sp], #32
  4047a8:	ret
  4047ac:	add	x0, x0, #0x1
  4047b0:	add	x1, x1, x5, lsl #2
  4047b4:	sub	x2, x2, x5
  4047b8:	b	404788 <ferror@plt+0x2948>
  4047bc:	mov	w0, #0xffffffff            	// #-1
  4047c0:	b	4047a0 <ferror@plt+0x2960>
  4047c4:	mov	w0, #0xffffffff            	// #-1
  4047c8:	ret
  4047cc:	nop
  4047d0:	cmp	x2, #0x0
  4047d4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4047d8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4047dc:	b.eq	4048b8 <ferror@plt+0x2a78>  // b.none
  4047e0:	stp	x29, x30, [sp, #-64]!
  4047e4:	mov	x29, sp
  4047e8:	stp	x19, x20, [sp, #16]
  4047ec:	mov	x20, x2
  4047f0:	mov	x19, x0
  4047f4:	stp	x21, x22, [sp, #32]
  4047f8:	mov	w21, #0x1                   	// #1
  4047fc:	str	x23, [sp, #48]
  404800:	mov	x23, x1
  404804:	ldrsb	w3, [x0]
  404808:	cbz	w3, 4048a0 <ferror@plt+0x2a60>
  40480c:	nop
  404810:	cmp	w3, #0x2c
  404814:	ldrsb	w3, [x19, #1]
  404818:	b.eq	404830 <ferror@plt+0x29f0>  // b.none
  40481c:	cbz	w3, 40487c <ferror@plt+0x2a3c>
  404820:	add	x19, x19, #0x1
  404824:	cmp	w3, #0x2c
  404828:	ldrsb	w3, [x19, #1]
  40482c:	b.ne	40481c <ferror@plt+0x29dc>  // b.any
  404830:	mov	x22, x19
  404834:	cbz	w3, 40487c <ferror@plt+0x2a3c>
  404838:	cmp	x0, x22
  40483c:	b.cs	404888 <ferror@plt+0x2a48>  // b.hs, b.nlast
  404840:	sub	x1, x22, x0
  404844:	blr	x20
  404848:	tbnz	w0, #31, 40488c <ferror@plt+0x2a4c>
  40484c:	asr	w2, w0, #3
  404850:	and	w0, w0, #0x7
  404854:	lsl	w0, w21, w0
  404858:	ldrb	w1, [x23, w2, sxtw]
  40485c:	orr	w0, w0, w1
  404860:	strb	w0, [x23, w2, sxtw]
  404864:	ldrsb	w0, [x22]
  404868:	cbz	w0, 4048a0 <ferror@plt+0x2a60>
  40486c:	ldrsb	w3, [x19, #1]!
  404870:	cbz	w3, 4048a0 <ferror@plt+0x2a60>
  404874:	mov	x0, x19
  404878:	b	404810 <ferror@plt+0x29d0>
  40487c:	add	x22, x19, #0x1
  404880:	cmp	x0, x22
  404884:	b.cc	404840 <ferror@plt+0x2a00>  // b.lo, b.ul, b.last
  404888:	mov	w0, #0xffffffff            	// #-1
  40488c:	ldp	x19, x20, [sp, #16]
  404890:	ldp	x21, x22, [sp, #32]
  404894:	ldr	x23, [sp, #48]
  404898:	ldp	x29, x30, [sp], #64
  40489c:	ret
  4048a0:	mov	w0, #0x0                   	// #0
  4048a4:	ldp	x19, x20, [sp, #16]
  4048a8:	ldp	x21, x22, [sp, #32]
  4048ac:	ldr	x23, [sp, #48]
  4048b0:	ldp	x29, x30, [sp], #64
  4048b4:	ret
  4048b8:	mov	w0, #0xffffffea            	// #-22
  4048bc:	ret
  4048c0:	cmp	x2, #0x0
  4048c4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4048c8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4048cc:	b.eq	40498c <ferror@plt+0x2b4c>  // b.none
  4048d0:	stp	x29, x30, [sp, #-48]!
  4048d4:	mov	x29, sp
  4048d8:	stp	x19, x20, [sp, #16]
  4048dc:	mov	x19, x0
  4048e0:	stp	x21, x22, [sp, #32]
  4048e4:	mov	x21, x2
  4048e8:	mov	x22, x1
  4048ec:	ldrsb	w3, [x0]
  4048f0:	cbz	w3, 404978 <ferror@plt+0x2b38>
  4048f4:	nop
  4048f8:	cmp	w3, #0x2c
  4048fc:	ldrsb	w3, [x19, #1]
  404900:	b.eq	404918 <ferror@plt+0x2ad8>  // b.none
  404904:	cbz	w3, 404958 <ferror@plt+0x2b18>
  404908:	add	x19, x19, #0x1
  40490c:	cmp	w3, #0x2c
  404910:	ldrsb	w3, [x19, #1]
  404914:	b.ne	404904 <ferror@plt+0x2ac4>  // b.any
  404918:	mov	x20, x19
  40491c:	cbz	w3, 404958 <ferror@plt+0x2b18>
  404920:	cmp	x0, x20
  404924:	b.cs	404964 <ferror@plt+0x2b24>  // b.hs, b.nlast
  404928:	sub	x1, x20, x0
  40492c:	blr	x21
  404930:	tbnz	x0, #63, 404968 <ferror@plt+0x2b28>
  404934:	ldr	x2, [x22]
  404938:	orr	x0, x2, x0
  40493c:	str	x0, [x22]
  404940:	ldrsb	w0, [x20]
  404944:	cbz	w0, 404978 <ferror@plt+0x2b38>
  404948:	ldrsb	w3, [x19, #1]!
  40494c:	cbz	w3, 404978 <ferror@plt+0x2b38>
  404950:	mov	x0, x19
  404954:	b	4048f8 <ferror@plt+0x2ab8>
  404958:	add	x20, x19, #0x1
  40495c:	cmp	x0, x20
  404960:	b.cc	404928 <ferror@plt+0x2ae8>  // b.lo, b.ul, b.last
  404964:	mov	w0, #0xffffffff            	// #-1
  404968:	ldp	x19, x20, [sp, #16]
  40496c:	ldp	x21, x22, [sp, #32]
  404970:	ldp	x29, x30, [sp], #48
  404974:	ret
  404978:	mov	w0, #0x0                   	// #0
  40497c:	ldp	x19, x20, [sp, #16]
  404980:	ldp	x21, x22, [sp, #32]
  404984:	ldp	x29, x30, [sp], #48
  404988:	ret
  40498c:	mov	w0, #0xffffffea            	// #-22
  404990:	ret
  404994:	nop
  404998:	stp	x29, x30, [sp, #-80]!
  40499c:	mov	x29, sp
  4049a0:	str	xzr, [sp, #72]
  4049a4:	cbz	x0, 404a38 <ferror@plt+0x2bf8>
  4049a8:	stp	x19, x20, [sp, #16]
  4049ac:	mov	x19, x0
  4049b0:	mov	x20, x2
  4049b4:	stp	x21, x22, [sp, #32]
  4049b8:	mov	w21, w3
  4049bc:	stp	x23, x24, [sp, #48]
  4049c0:	mov	x23, x1
  4049c4:	str	w3, [x1]
  4049c8:	str	w3, [x2]
  4049cc:	bl	401dc0 <__errno_location@plt>
  4049d0:	str	wzr, [x0]
  4049d4:	mov	x22, x0
  4049d8:	ldrsb	w0, [x19]
  4049dc:	cmp	w0, #0x3a
  4049e0:	b.eq	404a44 <ferror@plt+0x2c04>  // b.none
  4049e4:	add	x24, sp, #0x48
  4049e8:	mov	x0, x19
  4049ec:	mov	x1, x24
  4049f0:	mov	w2, #0xa                   	// #10
  4049f4:	bl	401c80 <strtol@plt>
  4049f8:	str	w0, [x23]
  4049fc:	str	w0, [x20]
  404a00:	ldr	w0, [x22]
  404a04:	cbnz	w0, 404a7c <ferror@plt+0x2c3c>
  404a08:	ldr	x2, [sp, #72]
  404a0c:	cmp	x2, #0x0
  404a10:	ccmp	x2, x19, #0x4, ne  // ne = any
  404a14:	b.eq	404a7c <ferror@plt+0x2c3c>  // b.none
  404a18:	ldrsb	w3, [x2]
  404a1c:	cmp	w3, #0x3a
  404a20:	b.eq	404a90 <ferror@plt+0x2c50>  // b.none
  404a24:	cmp	w3, #0x2d
  404a28:	b.eq	404aac <ferror@plt+0x2c6c>  // b.none
  404a2c:	ldp	x19, x20, [sp, #16]
  404a30:	ldp	x21, x22, [sp, #32]
  404a34:	ldp	x23, x24, [sp, #48]
  404a38:	mov	w0, #0x0                   	// #0
  404a3c:	ldp	x29, x30, [sp], #80
  404a40:	ret
  404a44:	add	x19, x19, #0x1
  404a48:	add	x1, sp, #0x48
  404a4c:	mov	x0, x19
  404a50:	mov	w2, #0xa                   	// #10
  404a54:	bl	401c80 <strtol@plt>
  404a58:	str	w0, [x20]
  404a5c:	ldr	w0, [x22]
  404a60:	cbnz	w0, 404a7c <ferror@plt+0x2c3c>
  404a64:	ldr	x0, [sp, #72]
  404a68:	cbz	x0, 404a7c <ferror@plt+0x2c3c>
  404a6c:	ldrsb	w1, [x0]
  404a70:	cmp	w1, #0x0
  404a74:	ccmp	x0, x19, #0x4, eq  // eq = none
  404a78:	b.ne	404a2c <ferror@plt+0x2bec>  // b.any
  404a7c:	mov	w0, #0xffffffff            	// #-1
  404a80:	ldp	x19, x20, [sp, #16]
  404a84:	ldp	x21, x22, [sp, #32]
  404a88:	ldp	x23, x24, [sp, #48]
  404a8c:	b	404a3c <ferror@plt+0x2bfc>
  404a90:	ldrsb	w1, [x2, #1]
  404a94:	cbnz	w1, 404aac <ferror@plt+0x2c6c>
  404a98:	ldp	x23, x24, [sp, #48]
  404a9c:	str	w21, [x20]
  404aa0:	ldp	x19, x20, [sp, #16]
  404aa4:	ldp	x21, x22, [sp, #32]
  404aa8:	b	404a3c <ferror@plt+0x2bfc>
  404aac:	str	wzr, [x22]
  404ab0:	add	x19, x2, #0x1
  404ab4:	mov	x1, x24
  404ab8:	mov	x0, x19
  404abc:	mov	w2, #0xa                   	// #10
  404ac0:	str	xzr, [sp, #72]
  404ac4:	bl	401c80 <strtol@plt>
  404ac8:	str	w0, [x20]
  404acc:	ldr	w0, [x22]
  404ad0:	cbz	w0, 404a64 <ferror@plt+0x2c24>
  404ad4:	b	404a7c <ferror@plt+0x2c3c>
  404ad8:	cmp	x1, #0x0
  404adc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404ae0:	b.eq	404bb4 <ferror@plt+0x2d74>  // b.none
  404ae4:	stp	x29, x30, [sp, #-80]!
  404ae8:	mov	x29, sp
  404aec:	stp	x19, x20, [sp, #16]
  404af0:	mov	x19, x1
  404af4:	stp	x21, x22, [sp, #32]
  404af8:	add	x22, sp, #0x48
  404afc:	str	x23, [sp, #48]
  404b00:	add	x23, sp, #0x40
  404b04:	b	404b28 <ferror@plt+0x2ce8>
  404b08:	cmp	x20, #0x0
  404b0c:	add	x19, x3, x4
  404b10:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  404b14:	ccmp	x21, x4, #0x0, ne  // ne = any
  404b18:	b.ne	404b9c <ferror@plt+0x2d5c>  // b.any
  404b1c:	bl	401b40 <strncmp@plt>
  404b20:	cbnz	w0, 404b9c <ferror@plt+0x2d5c>
  404b24:	add	x0, x20, x21
  404b28:	mov	x1, x23
  404b2c:	bl	4034d0 <ferror@plt+0x1690>
  404b30:	mov	x1, x22
  404b34:	mov	x20, x0
  404b38:	mov	x0, x19
  404b3c:	bl	4034d0 <ferror@plt+0x1690>
  404b40:	ldp	x21, x4, [sp, #64]
  404b44:	mov	x3, x0
  404b48:	mov	x1, x3
  404b4c:	mov	x0, x20
  404b50:	mov	x2, x21
  404b54:	adds	x5, x21, x4
  404b58:	b.eq	404b84 <ferror@plt+0x2d44>  // b.none
  404b5c:	cmp	x5, #0x1
  404b60:	b.ne	404b08 <ferror@plt+0x2cc8>  // b.any
  404b64:	cbz	x20, 404b74 <ferror@plt+0x2d34>
  404b68:	ldrsb	w5, [x20]
  404b6c:	cmp	w5, #0x2f
  404b70:	b.eq	404b84 <ferror@plt+0x2d44>  // b.none
  404b74:	cbz	x3, 404b9c <ferror@plt+0x2d5c>
  404b78:	ldrsb	w5, [x3]
  404b7c:	cmp	w5, #0x2f
  404b80:	b.ne	404b08 <ferror@plt+0x2cc8>  // b.any
  404b84:	mov	w0, #0x1                   	// #1
  404b88:	ldp	x19, x20, [sp, #16]
  404b8c:	ldp	x21, x22, [sp, #32]
  404b90:	ldr	x23, [sp, #48]
  404b94:	ldp	x29, x30, [sp], #80
  404b98:	ret
  404b9c:	mov	w0, #0x0                   	// #0
  404ba0:	ldp	x19, x20, [sp, #16]
  404ba4:	ldp	x21, x22, [sp, #32]
  404ba8:	ldr	x23, [sp, #48]
  404bac:	ldp	x29, x30, [sp], #80
  404bb0:	ret
  404bb4:	mov	w0, #0x0                   	// #0
  404bb8:	ret
  404bbc:	nop
  404bc0:	stp	x29, x30, [sp, #-64]!
  404bc4:	mov	x29, sp
  404bc8:	stp	x19, x20, [sp, #16]
  404bcc:	mov	x19, x1
  404bd0:	orr	x1, x0, x1
  404bd4:	cbz	x1, 404c54 <ferror@plt+0x2e14>
  404bd8:	stp	x21, x22, [sp, #32]
  404bdc:	mov	x20, x0
  404be0:	mov	x21, x2
  404be4:	cbz	x0, 404c68 <ferror@plt+0x2e28>
  404be8:	cbz	x19, 404c80 <ferror@plt+0x2e40>
  404bec:	stp	x23, x24, [sp, #48]
  404bf0:	bl	401990 <strlen@plt>
  404bf4:	mov	x23, x0
  404bf8:	mvn	x0, x0
  404bfc:	mov	x22, #0x0                   	// #0
  404c00:	cmp	x21, x0
  404c04:	b.hi	404c3c <ferror@plt+0x2dfc>  // b.pmore
  404c08:	add	x24, x21, x23
  404c0c:	add	x0, x24, #0x1
  404c10:	bl	401b00 <malloc@plt>
  404c14:	mov	x22, x0
  404c18:	cbz	x0, 404c3c <ferror@plt+0x2dfc>
  404c1c:	mov	x1, x20
  404c20:	mov	x2, x23
  404c24:	bl	401950 <memcpy@plt>
  404c28:	mov	x2, x21
  404c2c:	mov	x1, x19
  404c30:	add	x0, x22, x23
  404c34:	bl	401950 <memcpy@plt>
  404c38:	strb	wzr, [x22, x24]
  404c3c:	mov	x0, x22
  404c40:	ldp	x19, x20, [sp, #16]
  404c44:	ldp	x21, x22, [sp, #32]
  404c48:	ldp	x23, x24, [sp, #48]
  404c4c:	ldp	x29, x30, [sp], #64
  404c50:	ret
  404c54:	ldp	x19, x20, [sp, #16]
  404c58:	adrp	x0, 405000 <ferror@plt+0x31c0>
  404c5c:	ldp	x29, x30, [sp], #64
  404c60:	add	x0, x0, #0x6a8
  404c64:	b	401bc0 <strdup@plt>
  404c68:	mov	x0, x19
  404c6c:	mov	x1, x2
  404c70:	ldp	x19, x20, [sp, #16]
  404c74:	ldp	x21, x22, [sp, #32]
  404c78:	ldp	x29, x30, [sp], #64
  404c7c:	b	401ce0 <strndup@plt>
  404c80:	ldp	x19, x20, [sp, #16]
  404c84:	ldp	x21, x22, [sp, #32]
  404c88:	ldp	x29, x30, [sp], #64
  404c8c:	b	401bc0 <strdup@plt>
  404c90:	stp	x29, x30, [sp, #-32]!
  404c94:	mov	x2, #0x0                   	// #0
  404c98:	mov	x29, sp
  404c9c:	stp	x19, x20, [sp, #16]
  404ca0:	mov	x20, x0
  404ca4:	mov	x19, x1
  404ca8:	cbz	x1, 404cb8 <ferror@plt+0x2e78>
  404cac:	mov	x0, x1
  404cb0:	bl	401990 <strlen@plt>
  404cb4:	mov	x2, x0
  404cb8:	mov	x1, x19
  404cbc:	mov	x0, x20
  404cc0:	ldp	x19, x20, [sp, #16]
  404cc4:	ldp	x29, x30, [sp], #32
  404cc8:	b	404bc0 <ferror@plt+0x2d80>
  404ccc:	nop
  404cd0:	stp	x29, x30, [sp, #-288]!
  404cd4:	mov	w9, #0xffffffd0            	// #-48
  404cd8:	mov	w8, #0xffffff80            	// #-128
  404cdc:	mov	x29, sp
  404ce0:	add	x10, sp, #0xf0
  404ce4:	add	x11, sp, #0x120
  404ce8:	stp	x11, x11, [sp, #80]
  404cec:	str	x10, [sp, #96]
  404cf0:	stp	w9, w8, [sp, #104]
  404cf4:	ldp	x10, x11, [sp, #80]
  404cf8:	str	x19, [sp, #16]
  404cfc:	ldp	x8, x9, [sp, #96]
  404d00:	mov	x19, x0
  404d04:	add	x0, sp, #0x48
  404d08:	stp	x10, x11, [sp, #32]
  404d0c:	stp	x8, x9, [sp, #48]
  404d10:	str	q0, [sp, #112]
  404d14:	str	q1, [sp, #128]
  404d18:	str	q2, [sp, #144]
  404d1c:	str	q3, [sp, #160]
  404d20:	str	q4, [sp, #176]
  404d24:	str	q5, [sp, #192]
  404d28:	str	q6, [sp, #208]
  404d2c:	str	q7, [sp, #224]
  404d30:	stp	x2, x3, [sp, #240]
  404d34:	add	x2, sp, #0x20
  404d38:	stp	x4, x5, [sp, #256]
  404d3c:	stp	x6, x7, [sp, #272]
  404d40:	bl	401cd0 <vasprintf@plt>
  404d44:	tbnz	w0, #31, 404d74 <ferror@plt+0x2f34>
  404d48:	ldr	x1, [sp, #72]
  404d4c:	sxtw	x2, w0
  404d50:	mov	x0, x19
  404d54:	bl	404bc0 <ferror@plt+0x2d80>
  404d58:	mov	x19, x0
  404d5c:	ldr	x0, [sp, #72]
  404d60:	bl	401ca0 <free@plt>
  404d64:	mov	x0, x19
  404d68:	ldr	x19, [sp, #16]
  404d6c:	ldp	x29, x30, [sp], #288
  404d70:	ret
  404d74:	mov	x19, #0x0                   	// #0
  404d78:	mov	x0, x19
  404d7c:	ldr	x19, [sp, #16]
  404d80:	ldp	x29, x30, [sp], #288
  404d84:	ret
  404d88:	stp	x29, x30, [sp, #-80]!
  404d8c:	mov	x29, sp
  404d90:	stp	x21, x22, [sp, #32]
  404d94:	ldr	x21, [x0]
  404d98:	stp	x19, x20, [sp, #16]
  404d9c:	mov	x19, x0
  404da0:	ldrsb	w0, [x21]
  404da4:	cbz	w0, 404ee8 <ferror@plt+0x30a8>
  404da8:	mov	x0, x21
  404dac:	mov	x22, x2
  404db0:	stp	x23, x24, [sp, #48]
  404db4:	mov	x24, x1
  404db8:	mov	w23, w3
  404dbc:	mov	x1, x2
  404dc0:	bl	401cf0 <strspn@plt>
  404dc4:	add	x20, x21, x0
  404dc8:	ldrsb	w21, [x21, x0]
  404dcc:	cbz	w21, 404eac <ferror@plt+0x306c>
  404dd0:	cbz	w23, 404e54 <ferror@plt+0x3014>
  404dd4:	adrp	x0, 406000 <ferror@plt+0x41c0>
  404dd8:	mov	w1, w21
  404ddc:	add	x0, x0, #0x420
  404de0:	bl	401d00 <strchr@plt>
  404de4:	cbz	x0, 404e84 <ferror@plt+0x3044>
  404de8:	add	x1, sp, #0x48
  404dec:	add	x23, x20, #0x1
  404df0:	mov	x0, x23
  404df4:	strb	w21, [sp, #72]
  404df8:	strb	wzr, [sp, #73]
  404dfc:	bl	403558 <ferror@plt+0x1718>
  404e00:	add	x1, x20, x0
  404e04:	str	x0, [x24]
  404e08:	ldrsb	w1, [x1, #1]
  404e0c:	cmp	w1, #0x0
  404e10:	ccmp	w21, w1, #0x0, ne  // ne = any
  404e14:	b.ne	404eac <ferror@plt+0x306c>  // b.any
  404e18:	add	x0, x0, #0x2
  404e1c:	add	x21, x20, x0
  404e20:	ldrsb	w1, [x20, x0]
  404e24:	cbz	w1, 404e34 <ferror@plt+0x2ff4>
  404e28:	mov	x0, x22
  404e2c:	bl	401d00 <strchr@plt>
  404e30:	cbz	x0, 404eac <ferror@plt+0x306c>
  404e34:	mov	x20, x23
  404e38:	ldp	x23, x24, [sp, #48]
  404e3c:	str	x21, [x19]
  404e40:	mov	x0, x20
  404e44:	ldp	x19, x20, [sp, #16]
  404e48:	ldp	x21, x22, [sp, #32]
  404e4c:	ldp	x29, x30, [sp], #80
  404e50:	ret
  404e54:	mov	x1, x22
  404e58:	mov	x0, x20
  404e5c:	bl	401da0 <strcspn@plt>
  404e60:	str	x0, [x24]
  404e64:	add	x0, x20, x0
  404e68:	ldp	x23, x24, [sp, #48]
  404e6c:	str	x0, [x19]
  404e70:	mov	x0, x20
  404e74:	ldp	x19, x20, [sp, #16]
  404e78:	ldp	x21, x22, [sp, #32]
  404e7c:	ldp	x29, x30, [sp], #80
  404e80:	ret
  404e84:	mov	x1, x22
  404e88:	mov	x0, x20
  404e8c:	bl	403558 <ferror@plt+0x1718>
  404e90:	str	x0, [x24]
  404e94:	add	x21, x20, x0
  404e98:	ldrsb	w1, [x20, x0]
  404e9c:	cbz	w1, 404ecc <ferror@plt+0x308c>
  404ea0:	mov	x0, x22
  404ea4:	bl	401d00 <strchr@plt>
  404ea8:	cbnz	x0, 404ecc <ferror@plt+0x308c>
  404eac:	ldp	x23, x24, [sp, #48]
  404eb0:	str	x20, [x19]
  404eb4:	mov	x20, #0x0                   	// #0
  404eb8:	mov	x0, x20
  404ebc:	ldp	x19, x20, [sp, #16]
  404ec0:	ldp	x21, x22, [sp, #32]
  404ec4:	ldp	x29, x30, [sp], #80
  404ec8:	ret
  404ecc:	ldp	x23, x24, [sp, #48]
  404ed0:	str	x21, [x19]
  404ed4:	mov	x0, x20
  404ed8:	ldp	x19, x20, [sp, #16]
  404edc:	ldp	x21, x22, [sp, #32]
  404ee0:	ldp	x29, x30, [sp], #80
  404ee4:	ret
  404ee8:	mov	x20, #0x0                   	// #0
  404eec:	mov	x0, x20
  404ef0:	ldp	x19, x20, [sp, #16]
  404ef4:	ldp	x21, x22, [sp, #32]
  404ef8:	ldp	x29, x30, [sp], #80
  404efc:	ret
  404f00:	stp	x29, x30, [sp, #-32]!
  404f04:	mov	x29, sp
  404f08:	str	x19, [sp, #16]
  404f0c:	mov	x19, x0
  404f10:	b	404f1c <ferror@plt+0x30dc>
  404f14:	cmp	w0, #0xa
  404f18:	b.eq	404f3c <ferror@plt+0x30fc>  // b.none
  404f1c:	mov	x0, x19
  404f20:	bl	401b80 <fgetc@plt>
  404f24:	cmn	w0, #0x1
  404f28:	b.ne	404f14 <ferror@plt+0x30d4>  // b.any
  404f2c:	mov	w0, #0x1                   	// #1
  404f30:	ldr	x19, [sp, #16]
  404f34:	ldp	x29, x30, [sp], #32
  404f38:	ret
  404f3c:	mov	w0, #0x0                   	// #0
  404f40:	ldr	x19, [sp, #16]
  404f44:	ldp	x29, x30, [sp], #32
  404f48:	ret
  404f4c:	nop
  404f50:	stp	x29, x30, [sp, #-48]!
  404f54:	adrp	x0, 406000 <ferror@plt+0x41c0>
  404f58:	add	x0, x0, #0x430
  404f5c:	mov	x29, sp
  404f60:	stp	x19, x20, [sp, #16]
  404f64:	bl	401dd0 <getenv@plt>
  404f68:	mov	x19, x0
  404f6c:	cmp	x19, #0x0
  404f70:	adrp	x0, 406000 <ferror@plt+0x41c0>
  404f74:	add	x0, x0, #0x428
  404f78:	csel	x19, x0, x19, eq  // eq = none
  404f7c:	mov	x0, x19
  404f80:	bl	401bc0 <strdup@plt>
  404f84:	stp	x21, x22, [sp, #32]
  404f88:	cbz	x0, 405008 <ferror@plt+0x31c8>
  404f8c:	bl	401ba0 <__xpg_basename@plt>
  404f90:	mov	x22, x0
  404f94:	bl	401990 <strlen@plt>
  404f98:	add	x21, x0, #0x2
  404f9c:	mov	x0, x21
  404fa0:	bl	401b00 <malloc@plt>
  404fa4:	mov	x20, x0
  404fa8:	cbz	x0, 405018 <ferror@plt+0x31d8>
  404fac:	mov	w2, #0x2d                  	// #45
  404fb0:	strb	w2, [x0], #1
  404fb4:	mov	x1, x22
  404fb8:	bl	401d30 <strcpy@plt>
  404fbc:	mov	x1, x20
  404fc0:	mov	x2, #0x0                   	// #0
  404fc4:	mov	x0, x19
  404fc8:	bl	4019f0 <execl@plt>
  404fcc:	bl	401dc0 <__errno_location@plt>
  404fd0:	mov	x3, x0
  404fd4:	mov	w2, #0x5                   	// #5
  404fd8:	adrp	x1, 405000 <ferror@plt+0x31c0>
  404fdc:	mov	x0, #0x0                   	// #0
  404fe0:	add	x1, x1, #0xed0
  404fe4:	ldr	w3, [x3]
  404fe8:	cmp	w3, #0x2
  404fec:	cset	w20, eq  // eq = none
  404ff0:	add	w20, w20, #0x7e
  404ff4:	bl	401d70 <dcgettext@plt>
  404ff8:	mov	x1, x0
  404ffc:	mov	x2, x19
  405000:	mov	w0, w20
  405004:	bl	401e20 <err@plt>
  405008:	adrp	x1, 406000 <ferror@plt+0x41c0>
  40500c:	mov	w0, #0x1                   	// #1
  405010:	add	x1, x1, #0x438
  405014:	bl	401e20 <err@plt>
  405018:	adrp	x1, 406000 <ferror@plt+0x41c0>
  40501c:	mov	x2, x21
  405020:	add	x1, x1, #0x450
  405024:	mov	w0, #0x1                   	// #1
  405028:	bl	401e20 <err@plt>
  40502c:	nop
  405030:	stp	x29, x30, [sp, #-64]!
  405034:	mov	x2, #0x3                   	// #3
  405038:	adrp	x1, 406000 <ferror@plt+0x41c0>
  40503c:	mov	x29, sp
  405040:	add	x1, x1, #0x478
  405044:	stp	x19, x20, [sp, #16]
  405048:	mov	x20, x0
  40504c:	stp	x21, x22, [sp, #32]
  405050:	bl	401cb0 <strncasecmp@plt>
  405054:	cmp	w0, #0x0
  405058:	add	x2, x20, #0x3
  40505c:	adrp	x1, 406000 <ferror@plt+0x41c0>
  405060:	csel	x20, x2, x20, eq  // eq = none
  405064:	add	x1, x1, #0x480
  405068:	mov	x0, x20
  40506c:	mov	x2, #0x2                   	// #2
  405070:	bl	401cb0 <strncasecmp@plt>
  405074:	cbz	w0, 4050d4 <ferror@plt+0x3294>
  405078:	adrp	x0, 406000 <ferror@plt+0x41c0>
  40507c:	adrp	x21, 417000 <ferror@plt+0x151c0>
  405080:	add	x0, x0, #0x470
  405084:	add	x21, x21, #0xbd8
  405088:	mov	x19, #0x0                   	// #0
  40508c:	b	4050a4 <ferror@plt+0x3264>
  405090:	add	x19, x19, #0x1
  405094:	cmp	x19, #0x22
  405098:	b.eq	405194 <ferror@plt+0x3354>  // b.none
  40509c:	lsl	x1, x19, #4
  4050a0:	ldr	x0, [x1, x21]
  4050a4:	mov	x1, x20
  4050a8:	bl	401bb0 <strcasecmp@plt>
  4050ac:	cbnz	w0, 405090 <ferror@plt+0x3250>
  4050b0:	adrp	x0, 417000 <ferror@plt+0x151c0>
  4050b4:	add	x0, x0, #0xbd8
  4050b8:	add	x19, x0, x19, lsl #4
  4050bc:	ldr	w19, [x19, #8]
  4050c0:	mov	w0, w19
  4050c4:	ldp	x19, x20, [sp, #16]
  4050c8:	ldp	x21, x22, [sp, #32]
  4050cc:	ldp	x29, x30, [sp], #64
  4050d0:	ret
  4050d4:	add	x21, x20, #0x2
  4050d8:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4050dc:	mov	x0, x21
  4050e0:	add	x1, x1, #0x488
  4050e4:	mov	x2, #0x4                   	// #4
  4050e8:	str	xzr, [sp, #56]
  4050ec:	bl	401cb0 <strncasecmp@plt>
  4050f0:	mov	w22, w0
  4050f4:	cbz	w0, 4051ac <ferror@plt+0x336c>
  4050f8:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4050fc:	mov	x0, x21
  405100:	add	x1, x1, #0x490
  405104:	mov	x2, #0x4                   	// #4
  405108:	mov	w22, #0x0                   	// #0
  40510c:	bl	401cb0 <strncasecmp@plt>
  405110:	cbnz	w0, 40511c <ferror@plt+0x32dc>
  405114:	add	x21, x20, #0x6
  405118:	mov	w22, #0x1                   	// #1
  40511c:	bl	401c70 <__ctype_b_loc@plt>
  405120:	ldrsb	x1, [x21]
  405124:	ldr	x0, [x0]
  405128:	ldrh	w0, [x0, x1, lsl #1]
  40512c:	tbz	w0, #11, 405194 <ferror@plt+0x3354>
  405130:	bl	401dc0 <__errno_location@plt>
  405134:	mov	x20, x0
  405138:	add	x1, sp, #0x38
  40513c:	mov	x0, x21
  405140:	mov	w2, #0xa                   	// #10
  405144:	str	wzr, [x20]
  405148:	bl	401c80 <strtol@plt>
  40514c:	mov	x19, x0
  405150:	ldr	x0, [sp, #56]
  405154:	cmp	x0, #0x0
  405158:	ccmp	x21, x0, #0x4, ne  // ne = any
  40515c:	b.eq	405194 <ferror@plt+0x3354>  // b.none
  405160:	ldr	w0, [x20]
  405164:	cmp	w0, #0x0
  405168:	ccmp	w19, #0x0, #0x1, eq  // eq = none
  40516c:	b.lt	405194 <ferror@plt+0x3354>  // b.tstop
  405170:	cbz	w22, 4051b4 <ferror@plt+0x3374>
  405174:	bl	4019e0 <__libc_current_sigrtmax@plt>
  405178:	sub	w19, w0, w19
  40517c:	bl	401b60 <__libc_current_sigrtmin@plt>
  405180:	cmp	w0, w19
  405184:	b.gt	405194 <ferror@plt+0x3354>
  405188:	bl	4019e0 <__libc_current_sigrtmax@plt>
  40518c:	cmp	w19, w0
  405190:	b.le	4050c0 <ferror@plt+0x3280>
  405194:	mov	w19, #0xffffffff            	// #-1
  405198:	mov	w0, w19
  40519c:	ldp	x19, x20, [sp, #16]
  4051a0:	ldp	x21, x22, [sp, #32]
  4051a4:	ldp	x29, x30, [sp], #64
  4051a8:	ret
  4051ac:	add	x21, x20, #0x6
  4051b0:	b	40511c <ferror@plt+0x32dc>
  4051b4:	bl	401b60 <__libc_current_sigrtmin@plt>
  4051b8:	add	w19, w0, w19
  4051bc:	b	40517c <ferror@plt+0x333c>
  4051c0:	adrp	x3, 417000 <ferror@plt+0x151c0>
  4051c4:	mov	w2, #0x1                   	// #1
  4051c8:	add	x3, x3, #0xbd8
  4051cc:	mov	x1, #0x0                   	// #0
  4051d0:	b	4051e8 <ferror@plt+0x33a8>
  4051d4:	add	x1, x1, #0x1
  4051d8:	cmp	x1, #0x22
  4051dc:	b.eq	405204 <ferror@plt+0x33c4>  // b.none
  4051e0:	add	x2, x3, x1, lsl #4
  4051e4:	ldr	w2, [x2, #8]
  4051e8:	cmp	w2, w0
  4051ec:	b.ne	4051d4 <ferror@plt+0x3394>  // b.any
  4051f0:	lsl	x1, x1, #4
  4051f4:	adrp	x0, 417000 <ferror@plt+0x151c0>
  4051f8:	add	x0, x0, #0xbd8
  4051fc:	ldr	x0, [x0, x1]
  405200:	ret
  405204:	mov	x0, #0x0                   	// #0
  405208:	ret
  40520c:	nop
  405210:	mov	x3, x0
  405214:	cmp	x0, #0x21
  405218:	b.hi	405254 <ferror@plt+0x3414>  // b.pmore
  40521c:	cbz	x1, 405234 <ferror@plt+0x33f4>
  405220:	lsl	x0, x0, #4
  405224:	adrp	x4, 417000 <ferror@plt+0x151c0>
  405228:	add	x4, x4, #0xbd8
  40522c:	ldr	x0, [x4, x0]
  405230:	str	x0, [x1]
  405234:	mov	w0, #0x0                   	// #0
  405238:	cbz	x2, 405250 <ferror@plt+0x3410>
  40523c:	adrp	x1, 417000 <ferror@plt+0x151c0>
  405240:	add	x1, x1, #0xbd8
  405244:	add	x3, x1, x3, lsl #4
  405248:	ldr	w1, [x3, #8]
  40524c:	str	w1, [x2]
  405250:	ret
  405254:	mov	w0, #0xffffffff            	// #-1
  405258:	ret
  40525c:	nop
  405260:	stp	x29, x30, [sp, #-48]!
  405264:	mov	x29, sp
  405268:	stp	x19, x20, [sp, #16]
  40526c:	adrp	x19, 418000 <ferror@plt+0x161c0>
  405270:	ldr	w0, [x19, #852]
  405274:	cmn	w0, #0x1
  405278:	b.eq	405288 <ferror@plt+0x3448>  // b.none
  40527c:	ldp	x19, x20, [sp, #16]
  405280:	ldp	x29, x30, [sp], #48
  405284:	ret
  405288:	adrp	x1, 406000 <ferror@plt+0x41c0>
  40528c:	adrp	x0, 406000 <ferror@plt+0x41c0>
  405290:	add	x1, x1, #0x5a0
  405294:	add	x0, x0, #0x5a8
  405298:	bl	401af0 <fopen@plt>
  40529c:	mov	x20, x0
  4052a0:	cbz	x0, 4052fc <ferror@plt+0x34bc>
  4052a4:	adrp	x1, 406000 <ferror@plt+0x41c0>
  4052a8:	add	x1, x1, #0x5c8
  4052ac:	str	x21, [sp, #32]
  4052b0:	add	x21, x19, #0x354
  4052b4:	mov	x2, x21
  4052b8:	bl	401b20 <__isoc99_fscanf@plt>
  4052bc:	mov	w1, w0
  4052c0:	mov	x0, x20
  4052c4:	mov	w20, w1
  4052c8:	bl	401ad0 <fclose@plt>
  4052cc:	cmp	w20, #0x1
  4052d0:	b.eq	4052f0 <ferror@plt+0x34b0>  // b.none
  4052d4:	mov	w1, #0x25                  	// #37
  4052d8:	mov	w0, w1
  4052dc:	str	w1, [x19, #852]
  4052e0:	ldp	x19, x20, [sp, #16]
  4052e4:	ldr	x21, [sp, #32]
  4052e8:	ldp	x29, x30, [sp], #48
  4052ec:	ret
  4052f0:	ldr	w0, [x19, #852]
  4052f4:	ldr	x21, [sp, #32]
  4052f8:	b	40527c <ferror@plt+0x343c>
  4052fc:	mov	w0, #0x25                  	// #37
  405300:	str	w0, [x19, #852]
  405304:	b	40527c <ferror@plt+0x343c>
  405308:	stp	x29, x30, [sp, #-64]!
  40530c:	mov	x29, sp
  405310:	stp	x19, x20, [sp, #16]
  405314:	adrp	x20, 417000 <ferror@plt+0x151c0>
  405318:	add	x20, x20, #0xbd0
  40531c:	stp	x21, x22, [sp, #32]
  405320:	adrp	x21, 417000 <ferror@plt+0x151c0>
  405324:	add	x21, x21, #0xbc8
  405328:	sub	x20, x20, x21
  40532c:	mov	w22, w0
  405330:	stp	x23, x24, [sp, #48]
  405334:	mov	x23, x1
  405338:	mov	x24, x2
  40533c:	bl	401918 <memcpy@plt-0x38>
  405340:	cmp	xzr, x20, asr #3
  405344:	b.eq	405370 <ferror@plt+0x3530>  // b.none
  405348:	asr	x20, x20, #3
  40534c:	mov	x19, #0x0                   	// #0
  405350:	ldr	x3, [x21, x19, lsl #3]
  405354:	mov	x2, x24
  405358:	add	x19, x19, #0x1
  40535c:	mov	x1, x23
  405360:	mov	w0, w22
  405364:	blr	x3
  405368:	cmp	x20, x19
  40536c:	b.ne	405350 <ferror@plt+0x3510>  // b.any
  405370:	ldp	x19, x20, [sp, #16]
  405374:	ldp	x21, x22, [sp, #32]
  405378:	ldp	x23, x24, [sp, #48]
  40537c:	ldp	x29, x30, [sp], #64
  405380:	ret
  405384:	nop
  405388:	ret
  40538c:	nop
  405390:	adrp	x2, 418000 <ferror@plt+0x161c0>
  405394:	mov	x1, #0x0                   	// #0
  405398:	ldr	x2, [x2, #648]
  40539c:	b	401a40 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004053a0 <.fini>:
  4053a0:	stp	x29, x30, [sp, #-16]!
  4053a4:	mov	x29, sp
  4053a8:	ldp	x29, x30, [sp], #16
  4053ac:	ret
