

================================================================
== Vitis HLS Report for 'sp_pool_ap_fixed_32_6_5_3_0_2'
================================================================
* Date:           Tue Feb 27 23:55:13 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        123
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.651 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514|  5.140 us|  5.140 us|  514|  514|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PHeight_PWidth  |      512|      512|         9|          8|          1|    64|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.65>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pool_col = alloca i32 1"   --->   Operation 12 'alloca' 'pool_col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pool_row = alloca i32 1"   --->   Operation 13 'alloca' 'pool_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%temp_V_4 = alloca i32 1"   --->   Operation 15 'alloca' 'temp_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%temp_V_11 = alloca i32 1"   --->   Operation 16 'alloca' 'temp_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%temp_V_18 = alloca i32 1"   --->   Operation 17 'alloca' 'temp_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%temp_V_25 = alloca i32 1"   --->   Operation 18 'alloca' 'temp_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%temp_V_32 = alloca i32 1"   --->   Operation 19 'alloca' 'temp_V_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%temp_V_39 = alloca i32 1"   --->   Operation 20 'alloca' 'temp_V_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%temp_V_46 = alloca i32 1"   --->   Operation 21 'alloca' 'temp_V_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%temp_V_53 = alloca i32 1"   --->   Operation 22 'alloca' 'temp_V_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%temp_V_56 = alloca i32 1"   --->   Operation 23 'alloca' 'temp_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%temp_V_57 = alloca i32 1"   --->   Operation 24 'alloca' 'temp_V_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%temp_V_58 = alloca i32 1"   --->   Operation 25 'alloca' 'temp_V_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%temp_V_59 = alloca i32 1"   --->   Operation 26 'alloca' 'temp_V_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%temp_V_60 = alloca i32 1"   --->   Operation 27 'alloca' 'temp_V_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%temp_V_61 = alloca i32 1"   --->   Operation 28 'alloca' 'temp_V_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%temp_V_62 = alloca i32 1"   --->   Operation 29 'alloca' 'temp_V_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%temp_V_63 = alloca i32 1"   --->   Operation 30 'alloca' 'temp_V_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%temp_V_64 = alloca i32 1"   --->   Operation 31 'alloca' 'temp_V_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%temp_V_65 = alloca i32 1"   --->   Operation 32 'alloca' 'temp_V_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%temp_V_66 = alloca i32 1"   --->   Operation 33 'alloca' 'temp_V_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%temp_V_67 = alloca i32 1"   --->   Operation 34 'alloca' 'temp_V_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%temp_V_68 = alloca i32 1"   --->   Operation 35 'alloca' 'temp_V_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%temp_V_69 = alloca i32 1"   --->   Operation 36 'alloca' 'temp_V_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%temp_V_70 = alloca i32 1"   --->   Operation 37 'alloca' 'temp_V_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%temp_V_71 = alloca i32 1"   --->   Operation 38 'alloca' 'temp_V_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%temp_V_72 = alloca i32 1"   --->   Operation 39 'alloca' 'temp_V_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%temp_V_73 = alloca i32 1"   --->   Operation 40 'alloca' 'temp_V_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%temp_V_74 = alloca i32 1"   --->   Operation 41 'alloca' 'temp_V_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%temp_V_75 = alloca i32 1"   --->   Operation 42 'alloca' 'temp_V_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%temp_V_76 = alloca i32 1"   --->   Operation 43 'alloca' 'temp_V_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%temp_V_77 = alloca i32 1"   --->   Operation 44 'alloca' 'temp_V_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%temp_V_78 = alloca i32 1"   --->   Operation 45 'alloca' 'temp_V_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%temp_V_79 = alloca i32 1"   --->   Operation 46 'alloca' 'temp_V_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%temp_V_80 = alloca i32 1"   --->   Operation 47 'alloca' 'temp_V_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%temp_V_81 = alloca i32 1"   --->   Operation 48 'alloca' 'temp_V_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%temp_V_82 = alloca i32 1"   --->   Operation 49 'alloca' 'temp_V_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%temp_V_83 = alloca i32 1"   --->   Operation 50 'alloca' 'temp_V_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%temp_V_84 = alloca i32 1"   --->   Operation 51 'alloca' 'temp_V_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%temp_V_85 = alloca i32 1"   --->   Operation 52 'alloca' 'temp_V_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%temp_V_86 = alloca i32 1"   --->   Operation 53 'alloca' 'temp_V_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%temp_V_87 = alloca i32 1"   --->   Operation 54 'alloca' 'temp_V_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%temp_V_88 = alloca i32 1"   --->   Operation 55 'alloca' 'temp_V_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%temp_V_89 = alloca i32 1"   --->   Operation 56 'alloca' 'temp_V_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%temp_V_90 = alloca i32 1"   --->   Operation 57 'alloca' 'temp_V_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%temp_V_91 = alloca i32 1"   --->   Operation 58 'alloca' 'temp_V_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%temp_V_92 = alloca i32 1"   --->   Operation 59 'alloca' 'temp_V_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%temp_V_93 = alloca i32 1"   --->   Operation 60 'alloca' 'temp_V_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%temp_V_94 = alloca i32 1"   --->   Operation 61 'alloca' 'temp_V_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%temp_V_95 = alloca i32 1"   --->   Operation 62 'alloca' 'temp_V_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%temp_V_96 = alloca i32 1"   --->   Operation 63 'alloca' 'temp_V_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%temp_V_97 = alloca i32 1"   --->   Operation 64 'alloca' 'temp_V_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%temp_V_98 = alloca i32 1"   --->   Operation 65 'alloca' 'temp_V_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%temp_V_99 = alloca i32 1"   --->   Operation 66 'alloca' 'temp_V_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%temp_V_100 = alloca i32 1"   --->   Operation 67 'alloca' 'temp_V_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%temp_V_101 = alloca i32 1"   --->   Operation 68 'alloca' 'temp_V_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%temp_V_102 = alloca i32 1"   --->   Operation 69 'alloca' 'temp_V_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%temp_V_103 = alloca i32 1"   --->   Operation 70 'alloca' 'temp_V_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%temp_V_104 = alloca i32 1"   --->   Operation 71 'alloca' 'temp_V_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%temp_V_105 = alloca i32 1"   --->   Operation 72 'alloca' 'temp_V_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%temp_V_106 = alloca i32 1"   --->   Operation 73 'alloca' 'temp_V_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%temp_V_107 = alloca i32 1"   --->   Operation 74 'alloca' 'temp_V_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%temp_V_108 = alloca i32 1"   --->   Operation 75 'alloca' 'temp_V_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%temp_V_109 = alloca i32 1"   --->   Operation 76 'alloca' 'temp_V_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%temp_V_110 = alloca i32 1"   --->   Operation 77 'alloca' 'temp_V_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%temp_V_111 = alloca i32 1"   --->   Operation 78 'alloca' 'temp_V_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%temp_V_112 = alloca i32 1"   --->   Operation 79 'alloca' 'temp_V_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%temp_V_113 = alloca i32 1"   --->   Operation 80 'alloca' 'temp_V_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%temp_V_114 = alloca i32 1"   --->   Operation 81 'alloca' 'temp_V_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%temp_V_115 = alloca i32 1"   --->   Operation 82 'alloca' 'temp_V_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%temp_V_116 = alloca i32 1"   --->   Operation 83 'alloca' 'temp_V_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%temp_V_117 = alloca i32 1"   --->   Operation 84 'alloca' 'temp_V_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%temp_V_118 = alloca i32 1"   --->   Operation 85 'alloca' 'temp_V_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%temp_V_119 = alloca i32 1"   --->   Operation 86 'alloca' 'temp_V_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%temp_V_120 = alloca i32 1"   --->   Operation 87 'alloca' 'temp_V_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%temp_V_121 = alloca i32 1"   --->   Operation 88 'alloca' 'temp_V_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%temp_V_122 = alloca i32 1"   --->   Operation 89 'alloca' 'temp_V_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%temp_V_123 = alloca i32 1"   --->   Operation 90 'alloca' 'temp_V_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%temp_V_124 = alloca i32 1"   --->   Operation 91 'alloca' 'temp_V_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%temp_V_125 = alloca i32 1"   --->   Operation 92 'alloca' 'temp_V_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%temp_V_126 = alloca i32 1"   --->   Operation 93 'alloca' 'temp_V_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%temp_V_127 = alloca i32 1"   --->   Operation 94 'alloca' 'temp_V_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_out20, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool3_out21, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln114 = store i7 0, i7 %indvar_flatten" [AutoEncoder.cpp:114]   --->   Operation 97 'store' 'store_ln114' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln114 = store i4 0, i4 %pool_row" [AutoEncoder.cpp:114]   --->   Operation 98 'store' 'store_ln114' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln114 = store i4 0, i4 %pool_col" [AutoEncoder.cpp:114]   --->   Operation 99 'store' 'store_ln114' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.body9" [AutoEncoder.cpp:114]   --->   Operation 100 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [AutoEncoder.cpp:114]   --->   Operation 101 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.81ns)   --->   "%icmp_ln114 = icmp_eq  i7 %indvar_flatten_load, i7 64" [AutoEncoder.cpp:114]   --->   Operation 102 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.77ns)   --->   "%add_ln114 = add i7 %indvar_flatten_load, i7 1" [AutoEncoder.cpp:114]   --->   Operation 103 'add' 'add_ln114' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %for.inc125, void %for.end127" [AutoEncoder.cpp:114]   --->   Operation 104 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%pool_col_load = load i4 %pool_col" [AutoEncoder.cpp:115]   --->   Operation 105 'load' 'pool_col_load' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%pool_row_load = load i4 %pool_row" [AutoEncoder.cpp:114]   --->   Operation 106 'load' 'pool_row_load' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PHeight_PWidth_str"   --->   Operation 107 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 108 'speclooptripcount' 'empty_53' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.72ns)   --->   "%icmp_ln115 = icmp_eq  i4 %pool_col_load, i4 8" [AutoEncoder.cpp:115]   --->   Operation 109 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.39ns)   --->   "%select_ln114 = select i1 %icmp_ln115, i4 0, i4 %pool_col_load" [AutoEncoder.cpp:114]   --->   Operation 110 'select' 'select_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.79ns)   --->   "%add_ln114_1 = add i4 %pool_row_load, i4 1" [AutoEncoder.cpp:114]   --->   Operation 111 'add' 'add_ln114_1' <Predicate = (!icmp_ln114)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.39ns)   --->   "%select_ln114_1 = select i1 %icmp_ln115, i4 %add_ln114_1, i4 %pool_row_load" [AutoEncoder.cpp:114]   --->   Operation 112 'select' 'select_ln114_1' <Predicate = (!icmp_ln114)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i4 %select_ln114_1" [AutoEncoder.cpp:114]   --->   Operation 113 'trunc' 'trunc_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.72ns)   --->   "%cmp11_mid1 = icmp_eq  i4 %add_ln114_1, i4 7" [AutoEncoder.cpp:114]   --->   Operation 114 'icmp' 'cmp11_mid1' <Predicate = (!icmp_ln114)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.72ns)   --->   "%cmp1170 = icmp_eq  i4 %pool_row_load, i4 7" [AutoEncoder.cpp:114]   --->   Operation 115 'icmp' 'cmp1170' <Predicate = (!icmp_ln114)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node brmerge)   --->   "%select_ln114_2 = select i1 %icmp_ln115, i1 %cmp11_mid1, i1 %cmp1170" [AutoEncoder.cpp:114]   --->   Operation 116 'select' 'select_ln114_2' <Predicate = (!icmp_ln114)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.72ns)   --->   "%cmp15_mid1 = icmp_ne  i4 %add_ln114_1, i4 0" [AutoEncoder.cpp:114]   --->   Operation 117 'icmp' 'cmp15_mid1' <Predicate = (!icmp_ln114)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.72ns)   --->   "%cmp1569 = icmp_ne  i4 %pool_row_load, i4 0" [AutoEncoder.cpp:114]   --->   Operation 118 'icmp' 'cmp1569' <Predicate = (!icmp_ln114)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.17ns)   --->   "%select_ln114_3 = select i1 %icmp_ln115, i1 %cmp15_mid1, i1 %cmp1569" [AutoEncoder.cpp:114]   --->   Operation 119 'select' 'select_ln114_3' <Predicate = (!icmp_ln114)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln116 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [AutoEncoder.cpp:116]   --->   Operation 120 'specpipeline' 'specpipeline_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [AutoEncoder.cpp:115]   --->   Operation 121 'specloopname' 'specloopname_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.72ns)   --->   "%cmp13 = icmp_eq  i4 %select_ln114, i4 7" [AutoEncoder.cpp:114]   --->   Operation 122 'icmp' 'cmp13' <Predicate = (!icmp_ln114)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%empty_54 = trunc i4 %select_ln114" [AutoEncoder.cpp:114]   --->   Operation 123 'trunc' 'empty_54' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.28ns) (out node of the LUT)   --->   "%brmerge = or i1 %select_ln114_2, i1 %cmp13" [AutoEncoder.cpp:114]   --->   Operation 124 'or' 'brmerge' <Predicate = (!icmp_ln114)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.28ns)   --->   "%empty_55 = and i1 %trunc_ln114, i1 %empty_54" [AutoEncoder.cpp:114]   --->   Operation 125 'and' 'empty_55' <Predicate = (!icmp_ln114)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.42ns)   --->   "%br_ln120 = br i1 %brmerge, void %if.else, void %if.end" [AutoEncoder.cpp:120]   --->   Operation 126 'br' 'br_ln120' <Predicate = (!icmp_ln114)> <Delay = 0.42>
ST_1 : Operation 127 [1/1] (1.83ns)   --->   "%tmp_57 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv3_out20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'read' 'tmp_57' <Predicate = (!icmp_ln114 & !brmerge)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 128 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 128 'br' 'br_ln0' <Predicate = (!icmp_ln114 & !brmerge)> <Delay = 0.42>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %select_ln114_3, void %for.inc119, void %for.body24" [AutoEncoder.cpp:125]   --->   Operation 129 'br' 'br_ln125' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%temp_V_104_load = load i32 %temp_V_104" [AutoEncoder.cpp:130]   --->   Operation 130 'load' 'temp_V_104_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%temp_V_105_load = load i32 %temp_V_105" [AutoEncoder.cpp:130]   --->   Operation 131 'load' 'temp_V_105_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%temp_V_106_load = load i32 %temp_V_106" [AutoEncoder.cpp:130]   --->   Operation 132 'load' 'temp_V_106_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%temp_V_107_load = load i32 %temp_V_107" [AutoEncoder.cpp:130]   --->   Operation 133 'load' 'temp_V_107_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%temp_V_108_load = load i32 %temp_V_108" [AutoEncoder.cpp:130]   --->   Operation 134 'load' 'temp_V_108_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%temp_V_109_load = load i32 %temp_V_109" [AutoEncoder.cpp:130]   --->   Operation 135 'load' 'temp_V_109_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%temp_V_110_load = load i32 %temp_V_110" [AutoEncoder.cpp:130]   --->   Operation 136 'load' 'temp_V_110_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%temp_V_111_load = load i32 %temp_V_111" [AutoEncoder.cpp:130]   --->   Operation 137 'load' 'temp_V_111_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%temp_V_112_load = load i32 %temp_V_112"   --->   Operation 138 'load' 'temp_V_112_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%temp_V_120_load = load i32 %temp_V_120"   --->   Operation 139 'load' 'temp_V_120_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%empty = trunc i32 %temp_V_112_load"   --->   Operation 140 'trunc' 'empty' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.72ns)   --->   "%temp_V_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i4, i32 %temp_V_111_load, i32 %temp_V_110_load, i32 %temp_V_109_load, i32 %temp_V_108_load, i32 %temp_V_107_load, i32 %temp_V_106_load, i32 %temp_V_105_load, i32 %temp_V_104_load, i4 %select_ln114" [AutoEncoder.cpp:130]   --->   Operation 141 'mux' 'temp_V_1' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i32 %temp_V_1" [AutoEncoder.cpp:130]   --->   Operation 142 'trunc' 'trunc_ln130' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%empty_52 = trunc i32 %temp_V_120_load"   --->   Operation 143 'trunc' 'empty_52' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %empty_55, void %if.end113, void %for.body86" [AutoEncoder.cpp:136]   --->   Operation 144 'br' 'br_ln136' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %temp_V_112_load, i32 31"   --->   Operation 145 'bitselect' 'tmp' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.41ns)   --->   "%temp_V = select i1 %tmp, i31 0, i31 %empty" [AutoEncoder.cpp:140]   --->   Operation 146 'select' 'temp_V' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i31 %temp_V" [AutoEncoder.cpp:118]   --->   Operation 147 'zext' 'zext_ln118' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.99ns)   --->   "%icmp_ln1698 = icmp_slt  i32 %temp_V_1, i32 %zext_ln118"   --->   Operation 148 'icmp' 'icmp_ln1698' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node temp_V_128)   --->   "%xor_ln1698 = xor i1 %icmp_ln1698, i1 1"   --->   Operation 149 'xor' 'xor_ln1698' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_128 = select i1 %xor_ln1698, i31 %trunc_ln130, i31 %temp_V" [AutoEncoder.cpp:140]   --->   Operation 150 'select' 'temp_V_128' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i31 %temp_V_128" [AutoEncoder.cpp:118]   --->   Operation 151 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.99ns)   --->   "%icmp_ln1698_1 = icmp_slt  i32 %temp_V_120_load, i32 %zext_ln118_1"   --->   Operation 152 'icmp' 'icmp_ln1698_1' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node temp_V_129)   --->   "%xor_ln1698_1 = xor i1 %icmp_ln1698_1, i1 1"   --->   Operation 153 'xor' 'xor_ln1698_1' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_129 = select i1 %xor_ln1698_1, i31 %empty_52, i31 %temp_V_128" [AutoEncoder.cpp:140]   --->   Operation 154 'select' 'temp_V_129' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%store_ln150 = store i32 %temp_V_1, i32 %temp_V_112" [AutoEncoder.cpp:150]   --->   Operation 155 'store' 'store_ln150' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln151 = trunc i4 %select_ln114" [AutoEncoder.cpp:151]   --->   Operation 156 'trunc' 'trunc_ln151' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.44ns)   --->   "%switch_ln151 = switch i3 %trunc_ln151, void %arrayidx118.0.0.0851.case.7, i3 0, void %for.inc119.arrayidx118.0.0.0851.exit_crit_edge, i3 1, void %arrayidx118.0.0.0851.case.1, i3 2, void %arrayidx118.0.0.0851.case.2, i3 3, void %arrayidx118.0.0.0851.case.3, i3 4, void %arrayidx118.0.0.0851.case.4, i3 5, void %arrayidx118.0.0.0851.case.5, i3 6, void %arrayidx118.0.0.0851.case.6" [AutoEncoder.cpp:151]   --->   Operation 157 'switch' 'switch_ln151' <Predicate = (!icmp_ln114)> <Delay = 0.44>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.0851.exit" [AutoEncoder.cpp:151]   --->   Operation 158 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 6)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.0851.exit" [AutoEncoder.cpp:151]   --->   Operation 159 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 5)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.0851.exit" [AutoEncoder.cpp:151]   --->   Operation 160 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 4)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.0851.exit" [AutoEncoder.cpp:151]   --->   Operation 161 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 3)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.0851.exit" [AutoEncoder.cpp:151]   --->   Operation 162 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 2)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.0851.exit" [AutoEncoder.cpp:151]   --->   Operation 163 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 1)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.0851.exit" [AutoEncoder.cpp:151]   --->   Operation 164 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 0)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.0851.exit" [AutoEncoder.cpp:151]   --->   Operation 165 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 7)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %select_ln114_3, void %for.inc119.1, void %for.body24.1" [AutoEncoder.cpp:125]   --->   Operation 166 'br' 'br_ln125' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %empty_55, void %if.end113.1, void %for.body86.1" [AutoEncoder.cpp:136]   --->   Operation 167 'br' 'br_ln136' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.44ns)   --->   "%switch_ln151 = switch i3 %trunc_ln151, void %arrayidx118.0.0.085.12.case.15, i3 0, void %for.inc119.1.arrayidx118.0.0.085.12.exit_crit_edge, i3 1, void %arrayidx118.0.0.085.12.case.9, i3 2, void %arrayidx118.0.0.085.12.case.10, i3 3, void %arrayidx118.0.0.085.12.case.11, i3 4, void %arrayidx118.0.0.085.12.case.12, i3 5, void %arrayidx118.0.0.085.12.case.13, i3 6, void %arrayidx118.0.0.085.12.case.14" [AutoEncoder.cpp:151]   --->   Operation 168 'switch' 'switch_ln151' <Predicate = (!icmp_ln114)> <Delay = 0.44>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.12.exit" [AutoEncoder.cpp:151]   --->   Operation 169 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 6)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.12.exit" [AutoEncoder.cpp:151]   --->   Operation 170 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 5)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.12.exit" [AutoEncoder.cpp:151]   --->   Operation 171 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 4)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.12.exit" [AutoEncoder.cpp:151]   --->   Operation 172 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 3)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.12.exit" [AutoEncoder.cpp:151]   --->   Operation 173 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 2)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.12.exit" [AutoEncoder.cpp:151]   --->   Operation 174 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 1)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.12.exit" [AutoEncoder.cpp:151]   --->   Operation 175 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 0)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.12.exit" [AutoEncoder.cpp:151]   --->   Operation 176 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 7)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %select_ln114_3, void %for.inc119.2, void %for.body24.2" [AutoEncoder.cpp:125]   --->   Operation 177 'br' 'br_ln125' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %empty_55, void %if.end113.2, void %for.body86.2" [AutoEncoder.cpp:136]   --->   Operation 178 'br' 'br_ln136' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.44ns)   --->   "%switch_ln151 = switch i3 %trunc_ln151, void %arrayidx118.0.0.085.23.case.23, i3 0, void %for.inc119.2.arrayidx118.0.0.085.23.exit_crit_edge, i3 1, void %arrayidx118.0.0.085.23.case.17, i3 2, void %arrayidx118.0.0.085.23.case.18, i3 3, void %arrayidx118.0.0.085.23.case.19, i3 4, void %arrayidx118.0.0.085.23.case.20, i3 5, void %arrayidx118.0.0.085.23.case.21, i3 6, void %arrayidx118.0.0.085.23.case.22" [AutoEncoder.cpp:151]   --->   Operation 179 'switch' 'switch_ln151' <Predicate = (!icmp_ln114)> <Delay = 0.44>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.23.exit" [AutoEncoder.cpp:151]   --->   Operation 180 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 6)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.23.exit" [AutoEncoder.cpp:151]   --->   Operation 181 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 5)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.23.exit" [AutoEncoder.cpp:151]   --->   Operation 182 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 4)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.23.exit" [AutoEncoder.cpp:151]   --->   Operation 183 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 3)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.23.exit" [AutoEncoder.cpp:151]   --->   Operation 184 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 2)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.23.exit" [AutoEncoder.cpp:151]   --->   Operation 185 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 1)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.23.exit" [AutoEncoder.cpp:151]   --->   Operation 186 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 0)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.23.exit" [AutoEncoder.cpp:151]   --->   Operation 187 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 7)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %select_ln114_3, void %for.inc119.3, void %for.body24.3" [AutoEncoder.cpp:125]   --->   Operation 188 'br' 'br_ln125' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %empty_55, void %if.end113.3, void %for.body86.3" [AutoEncoder.cpp:136]   --->   Operation 189 'br' 'br_ln136' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.44ns)   --->   "%switch_ln151 = switch i3 %trunc_ln151, void %arrayidx118.0.0.085.34.case.31, i3 0, void %for.inc119.3.arrayidx118.0.0.085.34.exit_crit_edge, i3 1, void %arrayidx118.0.0.085.34.case.25, i3 2, void %arrayidx118.0.0.085.34.case.26, i3 3, void %arrayidx118.0.0.085.34.case.27, i3 4, void %arrayidx118.0.0.085.34.case.28, i3 5, void %arrayidx118.0.0.085.34.case.29, i3 6, void %arrayidx118.0.0.085.34.case.30" [AutoEncoder.cpp:151]   --->   Operation 190 'switch' 'switch_ln151' <Predicate = (!icmp_ln114)> <Delay = 0.44>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.34.exit" [AutoEncoder.cpp:151]   --->   Operation 191 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 6)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.34.exit" [AutoEncoder.cpp:151]   --->   Operation 192 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 5)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.34.exit" [AutoEncoder.cpp:151]   --->   Operation 193 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 4)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.34.exit" [AutoEncoder.cpp:151]   --->   Operation 194 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 3)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.34.exit" [AutoEncoder.cpp:151]   --->   Operation 195 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 2)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.34.exit" [AutoEncoder.cpp:151]   --->   Operation 196 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 1)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.34.exit" [AutoEncoder.cpp:151]   --->   Operation 197 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 0)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.34.exit" [AutoEncoder.cpp:151]   --->   Operation 198 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 7)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %select_ln114_3, void %for.inc119.4, void %for.body24.4" [AutoEncoder.cpp:125]   --->   Operation 199 'br' 'br_ln125' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %empty_55, void %if.end113.4, void %for.body86.4" [AutoEncoder.cpp:136]   --->   Operation 200 'br' 'br_ln136' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.44ns)   --->   "%switch_ln151 = switch i3 %trunc_ln151, void %arrayidx118.0.0.085.45.case.39, i3 0, void %for.inc119.4.arrayidx118.0.0.085.45.exit_crit_edge, i3 1, void %arrayidx118.0.0.085.45.case.33, i3 2, void %arrayidx118.0.0.085.45.case.34, i3 3, void %arrayidx118.0.0.085.45.case.35, i3 4, void %arrayidx118.0.0.085.45.case.36, i3 5, void %arrayidx118.0.0.085.45.case.37, i3 6, void %arrayidx118.0.0.085.45.case.38" [AutoEncoder.cpp:151]   --->   Operation 201 'switch' 'switch_ln151' <Predicate = (!icmp_ln114)> <Delay = 0.44>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.45.exit" [AutoEncoder.cpp:151]   --->   Operation 202 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 6)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.45.exit" [AutoEncoder.cpp:151]   --->   Operation 203 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 5)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.45.exit" [AutoEncoder.cpp:151]   --->   Operation 204 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 4)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.45.exit" [AutoEncoder.cpp:151]   --->   Operation 205 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 3)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.45.exit" [AutoEncoder.cpp:151]   --->   Operation 206 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 2)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.45.exit" [AutoEncoder.cpp:151]   --->   Operation 207 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 1)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.45.exit" [AutoEncoder.cpp:151]   --->   Operation 208 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 0)> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.45.exit" [AutoEncoder.cpp:151]   --->   Operation 209 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 7)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %select_ln114_3, void %for.inc119.5, void %for.body24.5" [AutoEncoder.cpp:125]   --->   Operation 210 'br' 'br_ln125' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %empty_55, void %if.end113.5, void %for.body86.5" [AutoEncoder.cpp:136]   --->   Operation 211 'br' 'br_ln136' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.44ns)   --->   "%switch_ln151 = switch i3 %trunc_ln151, void %arrayidx118.0.0.085.56.case.47, i3 0, void %for.inc119.5.arrayidx118.0.0.085.56.exit_crit_edge, i3 1, void %arrayidx118.0.0.085.56.case.41, i3 2, void %arrayidx118.0.0.085.56.case.42, i3 3, void %arrayidx118.0.0.085.56.case.43, i3 4, void %arrayidx118.0.0.085.56.case.44, i3 5, void %arrayidx118.0.0.085.56.case.45, i3 6, void %arrayidx118.0.0.085.56.case.46" [AutoEncoder.cpp:151]   --->   Operation 212 'switch' 'switch_ln151' <Predicate = (!icmp_ln114)> <Delay = 0.44>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.56.exit" [AutoEncoder.cpp:151]   --->   Operation 213 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 6)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.56.exit" [AutoEncoder.cpp:151]   --->   Operation 214 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 5)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.56.exit" [AutoEncoder.cpp:151]   --->   Operation 215 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 4)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.56.exit" [AutoEncoder.cpp:151]   --->   Operation 216 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 3)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.56.exit" [AutoEncoder.cpp:151]   --->   Operation 217 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 2)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.56.exit" [AutoEncoder.cpp:151]   --->   Operation 218 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 1)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.56.exit" [AutoEncoder.cpp:151]   --->   Operation 219 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 0)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.56.exit" [AutoEncoder.cpp:151]   --->   Operation 220 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 7)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %select_ln114_3, void %for.inc119.6, void %for.body24.6" [AutoEncoder.cpp:125]   --->   Operation 221 'br' 'br_ln125' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %empty_55, void %if.end113.6, void %for.body86.6" [AutoEncoder.cpp:136]   --->   Operation 222 'br' 'br_ln136' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.44ns)   --->   "%switch_ln151 = switch i3 %trunc_ln151, void %arrayidx118.0.0.085.67.case.55, i3 0, void %for.inc119.6.arrayidx118.0.0.085.67.exit_crit_edge, i3 1, void %arrayidx118.0.0.085.67.case.49, i3 2, void %arrayidx118.0.0.085.67.case.50, i3 3, void %arrayidx118.0.0.085.67.case.51, i3 4, void %arrayidx118.0.0.085.67.case.52, i3 5, void %arrayidx118.0.0.085.67.case.53, i3 6, void %arrayidx118.0.0.085.67.case.54" [AutoEncoder.cpp:151]   --->   Operation 223 'switch' 'switch_ln151' <Predicate = (!icmp_ln114)> <Delay = 0.44>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.67.exit" [AutoEncoder.cpp:151]   --->   Operation 224 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 6)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.67.exit" [AutoEncoder.cpp:151]   --->   Operation 225 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 5)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.67.exit" [AutoEncoder.cpp:151]   --->   Operation 226 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 4)> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.67.exit" [AutoEncoder.cpp:151]   --->   Operation 227 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 3)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.67.exit" [AutoEncoder.cpp:151]   --->   Operation 228 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 2)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.67.exit" [AutoEncoder.cpp:151]   --->   Operation 229 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 1)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.67.exit" [AutoEncoder.cpp:151]   --->   Operation 230 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 0)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.67.exit" [AutoEncoder.cpp:151]   --->   Operation 231 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 7)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %select_ln114_3, void %for.inc119.7, void %for.body24.7" [AutoEncoder.cpp:125]   --->   Operation 232 'br' 'br_ln125' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %empty_55, void %if.end113.7, void %for.body86.7" [AutoEncoder.cpp:136]   --->   Operation 233 'br' 'br_ln136' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.44ns)   --->   "%switch_ln151 = switch i3 %trunc_ln151, void %arrayidx118.0.0.085.78.case.63, i3 0, void %for.inc119.7.arrayidx118.0.0.085.78.exit_crit_edge, i3 1, void %arrayidx118.0.0.085.78.case.57, i3 2, void %arrayidx118.0.0.085.78.case.58, i3 3, void %arrayidx118.0.0.085.78.case.59, i3 4, void %arrayidx118.0.0.085.78.case.60, i3 5, void %arrayidx118.0.0.085.78.case.61, i3 6, void %arrayidx118.0.0.085.78.case.62" [AutoEncoder.cpp:151]   --->   Operation 234 'switch' 'switch_ln151' <Predicate = (!icmp_ln114)> <Delay = 0.44>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.78.exit" [AutoEncoder.cpp:151]   --->   Operation 235 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 6)> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.78.exit" [AutoEncoder.cpp:151]   --->   Operation 236 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 5)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.78.exit" [AutoEncoder.cpp:151]   --->   Operation 237 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 4)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.78.exit" [AutoEncoder.cpp:151]   --->   Operation 238 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 3)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.78.exit" [AutoEncoder.cpp:151]   --->   Operation 239 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 2)> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.78.exit" [AutoEncoder.cpp:151]   --->   Operation 240 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 1)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.78.exit" [AutoEncoder.cpp:151]   --->   Operation 241 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 0)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx118.0.0.085.78.exit" [AutoEncoder.cpp:151]   --->   Operation 242 'br' 'br_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 7)> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%ret_ln155 = ret" [AutoEncoder.cpp:155]   --->   Operation 620 'ret' 'ret_ln155' <Predicate = (icmp_ln114)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.60>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%in_pool_val_15 = phi i32 %tmp_57, void %if.else, i32 0, void %for.inc125"   --->   Operation 243 'phi' 'in_pool_val_15' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i32 %in_pool_val_15" [AutoEncoder.cpp:119]   --->   Operation 244 'trunc' 'trunc_ln119' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i31 %temp_V_129" [AutoEncoder.cpp:118]   --->   Operation 245 'zext' 'zext_ln118_2' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.99ns)   --->   "%icmp_ln1698_2 = icmp_slt  i32 %in_pool_val_15, i32 %zext_ln118_2"   --->   Operation 246 'icmp' 'icmp_ln1698_2' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node temp_V_131)   --->   "%xor_ln1698_2 = xor i1 %icmp_ln1698_2, i1 1"   --->   Operation 247 'xor' 'xor_ln1698_2' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_131 = select i1 %xor_ln1698_2, i31 %trunc_ln119, i31 %temp_V_129" [AutoEncoder.cpp:140]   --->   Operation 248 'select' 'temp_V_131' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i31 %temp_V_131" [AutoEncoder.cpp:118]   --->   Operation 249 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.99ns)   --->   "%icmp_ln1697 = icmp_ugt  i31 %temp_V_131, i31 469762047"   --->   Operation 250 'icmp' 'icmp_ln1697' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.35ns)   --->   "%temp_V_132 = select i1 %icmp_ln1697, i29 0, i29 %trunc_ln118" [AutoEncoder.cpp:145]   --->   Operation 251 'select' 'temp_V_132' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln118_3 = zext i29 %temp_V_132" [AutoEncoder.cpp:118]   --->   Operation 252 'zext' 'zext_ln118_3' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %pool3_out21, i32 %zext_ln118_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 253 'write' 'write_ln174' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln149 = br void %if.end113" [AutoEncoder.cpp:149]   --->   Operation 254 'br' 'br_ln149' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln150 = store i32 %in_pool_val_15, i32 %temp_V_120" [AutoEncoder.cpp:150]   --->   Operation 255 'store' 'store_ln150' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln150 = br void %for.inc119" [AutoEncoder.cpp:150]   --->   Operation 256 'br' 'br_ln150' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_15, i32 %temp_V_105" [AutoEncoder.cpp:151]   --->   Operation 257 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 6)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_15, i32 %temp_V_106" [AutoEncoder.cpp:151]   --->   Operation 258 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 5)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_15, i32 %temp_V_107" [AutoEncoder.cpp:151]   --->   Operation 259 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 4)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_15, i32 %temp_V_108" [AutoEncoder.cpp:151]   --->   Operation 260 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 3)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_15, i32 %temp_V_109" [AutoEncoder.cpp:151]   --->   Operation 261 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 2)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_15, i32 %temp_V_110" [AutoEncoder.cpp:151]   --->   Operation 262 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 1)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_15, i32 %temp_V_111" [AutoEncoder.cpp:151]   --->   Operation 263 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 0)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_15, i32 %temp_V_104" [AutoEncoder.cpp:151]   --->   Operation 264 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 7)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.42ns)   --->   "%br_ln120 = br i1 %brmerge, void %if.else.1, void %if.end.1" [AutoEncoder.cpp:120]   --->   Operation 265 'br' 'br_ln120' <Predicate = (!icmp_ln114)> <Delay = 0.42>
ST_2 : Operation 266 [1/1] (1.83ns)   --->   "%tmp_58 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv3_out20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 266 'read' 'tmp_58' <Predicate = (!icmp_ln114 & !brmerge)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 267 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end.1"   --->   Operation 267 'br' 'br_ln0' <Predicate = (!icmp_ln114 & !brmerge)> <Delay = 0.42>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%temp_V_96_load = load i32 %temp_V_96" [AutoEncoder.cpp:130]   --->   Operation 268 'load' 'temp_V_96_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%temp_V_97_load = load i32 %temp_V_97" [AutoEncoder.cpp:130]   --->   Operation 269 'load' 'temp_V_97_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%temp_V_98_load = load i32 %temp_V_98" [AutoEncoder.cpp:130]   --->   Operation 270 'load' 'temp_V_98_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%temp_V_99_load = load i32 %temp_V_99" [AutoEncoder.cpp:130]   --->   Operation 271 'load' 'temp_V_99_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%temp_V_100_load = load i32 %temp_V_100" [AutoEncoder.cpp:130]   --->   Operation 272 'load' 'temp_V_100_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%temp_V_101_load = load i32 %temp_V_101" [AutoEncoder.cpp:130]   --->   Operation 273 'load' 'temp_V_101_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%temp_V_102_load = load i32 %temp_V_102" [AutoEncoder.cpp:130]   --->   Operation 274 'load' 'temp_V_102_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%temp_V_103_load = load i32 %temp_V_103" [AutoEncoder.cpp:130]   --->   Operation 275 'load' 'temp_V_103_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%temp_V_113_load = load i32 %temp_V_113"   --->   Operation 276 'load' 'temp_V_113_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%temp_V_121_load = load i32 %temp_V_121"   --->   Operation 277 'load' 'temp_V_121_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%empty_56 = trunc i32 %temp_V_113_load"   --->   Operation 278 'trunc' 'empty_56' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.72ns)   --->   "%temp_V_8 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i4, i32 %temp_V_103_load, i32 %temp_V_102_load, i32 %temp_V_101_load, i32 %temp_V_100_load, i32 %temp_V_99_load, i32 %temp_V_98_load, i32 %temp_V_97_load, i32 %temp_V_96_load, i4 %select_ln114" [AutoEncoder.cpp:130]   --->   Operation 279 'mux' 'temp_V_8' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = trunc i32 %temp_V_8" [AutoEncoder.cpp:130]   --->   Operation 280 'trunc' 'trunc_ln130_1' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%empty_57 = trunc i32 %temp_V_121_load"   --->   Operation 281 'trunc' 'empty_57' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %temp_V_113_load, i32 31"   --->   Operation 282 'bitselect' 'tmp_44' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.41ns)   --->   "%temp_V_133 = select i1 %tmp_44, i31 0, i31 %empty_56" [AutoEncoder.cpp:140]   --->   Operation 283 'select' 'temp_V_133' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln118_4 = zext i31 %temp_V_133" [AutoEncoder.cpp:118]   --->   Operation 284 'zext' 'zext_ln118_4' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.99ns)   --->   "%icmp_ln1698_3 = icmp_slt  i32 %temp_V_8, i32 %zext_ln118_4"   --->   Operation 285 'icmp' 'icmp_ln1698_3' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node temp_V_134)   --->   "%xor_ln1698_3 = xor i1 %icmp_ln1698_3, i1 1"   --->   Operation 286 'xor' 'xor_ln1698_3' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_134 = select i1 %xor_ln1698_3, i31 %trunc_ln130_1, i31 %temp_V_133" [AutoEncoder.cpp:140]   --->   Operation 287 'select' 'temp_V_134' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln118_5 = zext i31 %temp_V_134" [AutoEncoder.cpp:118]   --->   Operation 288 'zext' 'zext_ln118_5' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.99ns)   --->   "%icmp_ln1698_4 = icmp_slt  i32 %temp_V_121_load, i32 %zext_ln118_5"   --->   Operation 289 'icmp' 'icmp_ln1698_4' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node temp_V_135)   --->   "%xor_ln1698_4 = xor i1 %icmp_ln1698_4, i1 1"   --->   Operation 290 'xor' 'xor_ln1698_4' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_135 = select i1 %xor_ln1698_4, i31 %empty_57, i31 %temp_V_134" [AutoEncoder.cpp:140]   --->   Operation 291 'select' 'temp_V_135' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%store_ln150 = store i32 %temp_V_8, i32 %temp_V_113" [AutoEncoder.cpp:150]   --->   Operation 292 'store' 'store_ln150' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.42ns)   --->   "%br_ln120 = br i1 %brmerge, void %if.else.2, void %if.end.2" [AutoEncoder.cpp:120]   --->   Operation 293 'br' 'br_ln120' <Predicate = (!icmp_ln114)> <Delay = 0.42>
ST_2 : Operation 294 [1/1] (0.42ns)   --->   "%br_ln120 = br i1 %brmerge, void %if.else.3, void %if.end.3" [AutoEncoder.cpp:120]   --->   Operation 294 'br' 'br_ln120' <Predicate = (!icmp_ln114)> <Delay = 0.42>
ST_2 : Operation 295 [1/1] (0.42ns)   --->   "%br_ln120 = br i1 %brmerge, void %if.else.4, void %if.end.4" [AutoEncoder.cpp:120]   --->   Operation 295 'br' 'br_ln120' <Predicate = (!icmp_ln114)> <Delay = 0.42>
ST_2 : Operation 296 [1/1] (0.42ns)   --->   "%br_ln120 = br i1 %brmerge, void %if.else.5, void %if.end.5" [AutoEncoder.cpp:120]   --->   Operation 296 'br' 'br_ln120' <Predicate = (!icmp_ln114)> <Delay = 0.42>
ST_2 : Operation 297 [1/1] (0.42ns)   --->   "%br_ln120 = br i1 %brmerge, void %if.else.6, void %if.end.6" [AutoEncoder.cpp:120]   --->   Operation 297 'br' 'br_ln120' <Predicate = (!icmp_ln114)> <Delay = 0.42>
ST_2 : Operation 298 [1/1] (0.42ns)   --->   "%br_ln120 = br i1 %brmerge, void %if.else.7, void %if.end.7" [AutoEncoder.cpp:120]   --->   Operation 298 'br' 'br_ln120' <Predicate = (!icmp_ln114)> <Delay = 0.42>
ST_2 : Operation 299 [1/1] (0.79ns)   --->   "%add_ln115 = add i4 %select_ln114, i4 1" [AutoEncoder.cpp:115]   --->   Operation 299 'add' 'add_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.42ns)   --->   "%store_ln115 = store i7 %add_ln114, i7 %indvar_flatten" [AutoEncoder.cpp:115]   --->   Operation 300 'store' 'store_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.42>
ST_2 : Operation 301 [1/1] (0.42ns)   --->   "%store_ln115 = store i4 %select_ln114_1, i4 %pool_row" [AutoEncoder.cpp:115]   --->   Operation 301 'store' 'store_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.42>
ST_2 : Operation 302 [1/1] (0.42ns)   --->   "%store_ln115 = store i4 %add_ln115, i4 %pool_col" [AutoEncoder.cpp:115]   --->   Operation 302 'store' 'store_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.42>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.body9" [AutoEncoder.cpp:115]   --->   Operation 303 'br' 'br_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.60>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%in_pool_val = phi i32 %tmp_58, void %if.else.1, i32 0, void %arrayidx118.0.0.0851.exit"   --->   Operation 304 'phi' 'in_pool_val' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln119_1 = trunc i32 %in_pool_val" [AutoEncoder.cpp:119]   --->   Operation 305 'trunc' 'trunc_ln119_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln118_6 = zext i31 %temp_V_135" [AutoEncoder.cpp:118]   --->   Operation 306 'zext' 'zext_ln118_6' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.99ns)   --->   "%icmp_ln1698_5 = icmp_slt  i32 %in_pool_val, i32 %zext_ln118_6"   --->   Operation 307 'icmp' 'icmp_ln1698_5' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node temp_V_137)   --->   "%xor_ln1698_5 = xor i1 %icmp_ln1698_5, i1 1"   --->   Operation 308 'xor' 'xor_ln1698_5' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_137 = select i1 %xor_ln1698_5, i31 %trunc_ln119_1, i31 %temp_V_135" [AutoEncoder.cpp:140]   --->   Operation 309 'select' 'temp_V_137' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = trunc i31 %temp_V_137" [AutoEncoder.cpp:118]   --->   Operation 310 'trunc' 'trunc_ln118_1' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.99ns)   --->   "%icmp_ln1697_1 = icmp_ugt  i31 %temp_V_137, i31 469762047"   --->   Operation 311 'icmp' 'icmp_ln1697_1' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.35ns)   --->   "%temp_V_138 = select i1 %icmp_ln1697_1, i29 0, i29 %trunc_ln118_1" [AutoEncoder.cpp:145]   --->   Operation 312 'select' 'temp_V_138' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln118_7 = zext i29 %temp_V_138" [AutoEncoder.cpp:118]   --->   Operation 313 'zext' 'zext_ln118_7' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %pool3_out21, i32 %zext_ln118_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 314 'write' 'write_ln174' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln149 = br void %if.end113.1" [AutoEncoder.cpp:149]   --->   Operation 315 'br' 'br_ln149' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%store_ln150 = store i32 %in_pool_val, i32 %temp_V_121" [AutoEncoder.cpp:150]   --->   Operation 316 'store' 'store_ln150' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln150 = br void %for.inc119.1" [AutoEncoder.cpp:150]   --->   Operation 317 'br' 'br_ln150' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val, i32 %temp_V_97" [AutoEncoder.cpp:151]   --->   Operation 318 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 6)> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val, i32 %temp_V_98" [AutoEncoder.cpp:151]   --->   Operation 319 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 5)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val, i32 %temp_V_99" [AutoEncoder.cpp:151]   --->   Operation 320 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 4)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val, i32 %temp_V_100" [AutoEncoder.cpp:151]   --->   Operation 321 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 3)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val, i32 %temp_V_101" [AutoEncoder.cpp:151]   --->   Operation 322 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 2)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val, i32 %temp_V_102" [AutoEncoder.cpp:151]   --->   Operation 323 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 1)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val, i32 %temp_V_103" [AutoEncoder.cpp:151]   --->   Operation 324 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 0)> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val, i32 %temp_V_96" [AutoEncoder.cpp:151]   --->   Operation 325 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 7)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (1.83ns)   --->   "%tmp_59 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv3_out20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 326 'read' 'tmp_59' <Predicate = (!icmp_ln114 & !brmerge)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 327 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end.2"   --->   Operation 327 'br' 'br_ln0' <Predicate = (!icmp_ln114 & !brmerge)> <Delay = 0.42>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%temp_V_88_load = load i32 %temp_V_88" [AutoEncoder.cpp:130]   --->   Operation 328 'load' 'temp_V_88_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%temp_V_89_load = load i32 %temp_V_89" [AutoEncoder.cpp:130]   --->   Operation 329 'load' 'temp_V_89_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%temp_V_90_load = load i32 %temp_V_90" [AutoEncoder.cpp:130]   --->   Operation 330 'load' 'temp_V_90_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%temp_V_91_load = load i32 %temp_V_91" [AutoEncoder.cpp:130]   --->   Operation 331 'load' 'temp_V_91_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%temp_V_92_load = load i32 %temp_V_92" [AutoEncoder.cpp:130]   --->   Operation 332 'load' 'temp_V_92_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%temp_V_93_load = load i32 %temp_V_93" [AutoEncoder.cpp:130]   --->   Operation 333 'load' 'temp_V_93_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%temp_V_94_load = load i32 %temp_V_94" [AutoEncoder.cpp:130]   --->   Operation 334 'load' 'temp_V_94_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%temp_V_95_load = load i32 %temp_V_95" [AutoEncoder.cpp:130]   --->   Operation 335 'load' 'temp_V_95_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%temp_V_114_load = load i32 %temp_V_114"   --->   Operation 336 'load' 'temp_V_114_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%temp_V_122_load = load i32 %temp_V_122"   --->   Operation 337 'load' 'temp_V_122_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%empty_58 = trunc i32 %temp_V_114_load"   --->   Operation 338 'trunc' 'empty_58' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.72ns)   --->   "%temp_V_140 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i4, i32 %temp_V_95_load, i32 %temp_V_94_load, i32 %temp_V_93_load, i32 %temp_V_92_load, i32 %temp_V_91_load, i32 %temp_V_90_load, i32 %temp_V_89_load, i32 %temp_V_88_load, i4 %select_ln114" [AutoEncoder.cpp:130]   --->   Operation 339 'mux' 'temp_V_140' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln130_2 = trunc i32 %temp_V_140" [AutoEncoder.cpp:130]   --->   Operation 340 'trunc' 'trunc_ln130_2' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%empty_59 = trunc i32 %temp_V_122_load"   --->   Operation 341 'trunc' 'empty_59' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %temp_V_114_load, i32 31"   --->   Operation 342 'bitselect' 'tmp_46' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.41ns)   --->   "%temp_V_139 = select i1 %tmp_46, i31 0, i31 %empty_58" [AutoEncoder.cpp:140]   --->   Operation 343 'select' 'temp_V_139' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln118_8 = zext i31 %temp_V_139" [AutoEncoder.cpp:118]   --->   Operation 344 'zext' 'zext_ln118_8' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.99ns)   --->   "%icmp_ln1698_6 = icmp_slt  i32 %temp_V_140, i32 %zext_ln118_8"   --->   Operation 345 'icmp' 'icmp_ln1698_6' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node temp_V_141)   --->   "%xor_ln1698_6 = xor i1 %icmp_ln1698_6, i1 1"   --->   Operation 346 'xor' 'xor_ln1698_6' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_141 = select i1 %xor_ln1698_6, i31 %trunc_ln130_2, i31 %temp_V_139" [AutoEncoder.cpp:140]   --->   Operation 347 'select' 'temp_V_141' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln118_9 = zext i31 %temp_V_141" [AutoEncoder.cpp:118]   --->   Operation 348 'zext' 'zext_ln118_9' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.99ns)   --->   "%icmp_ln1698_7 = icmp_slt  i32 %temp_V_122_load, i32 %zext_ln118_9"   --->   Operation 349 'icmp' 'icmp_ln1698_7' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node temp_V_142)   --->   "%xor_ln1698_7 = xor i1 %icmp_ln1698_7, i1 1"   --->   Operation 350 'xor' 'xor_ln1698_7' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_142 = select i1 %xor_ln1698_7, i31 %empty_59, i31 %temp_V_141" [AutoEncoder.cpp:140]   --->   Operation 351 'select' 'temp_V_142' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%store_ln150 = store i32 %temp_V_140, i32 %temp_V_114" [AutoEncoder.cpp:150]   --->   Operation 352 'store' 'store_ln150' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.60>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%in_pool_val_16 = phi i32 %tmp_59, void %if.else.2, i32 0, void %arrayidx118.0.0.085.12.exit"   --->   Operation 353 'phi' 'in_pool_val_16' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln119_2 = trunc i32 %in_pool_val_16" [AutoEncoder.cpp:119]   --->   Operation 354 'trunc' 'trunc_ln119_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln118_10 = zext i31 %temp_V_142" [AutoEncoder.cpp:118]   --->   Operation 355 'zext' 'zext_ln118_10' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (0.99ns)   --->   "%icmp_ln1698_8 = icmp_slt  i32 %in_pool_val_16, i32 %zext_ln118_10"   --->   Operation 356 'icmp' 'icmp_ln1698_8' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node temp_V_144)   --->   "%xor_ln1698_8 = xor i1 %icmp_ln1698_8, i1 1"   --->   Operation 357 'xor' 'xor_ln1698_8' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 358 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_144 = select i1 %xor_ln1698_8, i31 %trunc_ln119_2, i31 %temp_V_142" [AutoEncoder.cpp:140]   --->   Operation 358 'select' 'temp_V_144' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln118_2 = trunc i31 %temp_V_144" [AutoEncoder.cpp:118]   --->   Operation 359 'trunc' 'trunc_ln118_2' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (0.99ns)   --->   "%icmp_ln1697_2 = icmp_ugt  i31 %temp_V_144, i31 469762047"   --->   Operation 360 'icmp' 'icmp_ln1697_2' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 361 [1/1] (0.35ns)   --->   "%temp_V_145 = select i1 %icmp_ln1697_2, i29 0, i29 %trunc_ln118_2" [AutoEncoder.cpp:145]   --->   Operation 361 'select' 'temp_V_145' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln118_11 = zext i29 %temp_V_145" [AutoEncoder.cpp:118]   --->   Operation 362 'zext' 'zext_ln118_11' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %pool3_out21, i32 %zext_ln118_11" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 363 'write' 'write_ln174' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln149 = br void %if.end113.2" [AutoEncoder.cpp:149]   --->   Operation 364 'br' 'br_ln149' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%store_ln150 = store i32 %in_pool_val_16, i32 %temp_V_122" [AutoEncoder.cpp:150]   --->   Operation 365 'store' 'store_ln150' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln150 = br void %for.inc119.2" [AutoEncoder.cpp:150]   --->   Operation 366 'br' 'br_ln150' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_16, i32 %temp_V_89" [AutoEncoder.cpp:151]   --->   Operation 367 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 6)> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_16, i32 %temp_V_90" [AutoEncoder.cpp:151]   --->   Operation 368 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 5)> <Delay = 0.00>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_16, i32 %temp_V_91" [AutoEncoder.cpp:151]   --->   Operation 369 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 4)> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_16, i32 %temp_V_92" [AutoEncoder.cpp:151]   --->   Operation 370 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 3)> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_16, i32 %temp_V_93" [AutoEncoder.cpp:151]   --->   Operation 371 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 2)> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_16, i32 %temp_V_94" [AutoEncoder.cpp:151]   --->   Operation 372 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 1)> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_16, i32 %temp_V_95" [AutoEncoder.cpp:151]   --->   Operation 373 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 0)> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_16, i32 %temp_V_88" [AutoEncoder.cpp:151]   --->   Operation 374 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 7)> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (1.83ns)   --->   "%tmp_60 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv3_out20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 375 'read' 'tmp_60' <Predicate = (!icmp_ln114 & !brmerge)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 376 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end.3"   --->   Operation 376 'br' 'br_ln0' <Predicate = (!icmp_ln114 & !brmerge)> <Delay = 0.42>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%temp_V_80_load = load i32 %temp_V_80" [AutoEncoder.cpp:130]   --->   Operation 377 'load' 'temp_V_80_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%temp_V_81_load = load i32 %temp_V_81" [AutoEncoder.cpp:130]   --->   Operation 378 'load' 'temp_V_81_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%temp_V_82_load = load i32 %temp_V_82" [AutoEncoder.cpp:130]   --->   Operation 379 'load' 'temp_V_82_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%temp_V_83_load = load i32 %temp_V_83" [AutoEncoder.cpp:130]   --->   Operation 380 'load' 'temp_V_83_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%temp_V_84_load = load i32 %temp_V_84" [AutoEncoder.cpp:130]   --->   Operation 381 'load' 'temp_V_84_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%temp_V_85_load = load i32 %temp_V_85" [AutoEncoder.cpp:130]   --->   Operation 382 'load' 'temp_V_85_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%temp_V_86_load = load i32 %temp_V_86" [AutoEncoder.cpp:130]   --->   Operation 383 'load' 'temp_V_86_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%temp_V_87_load = load i32 %temp_V_87" [AutoEncoder.cpp:130]   --->   Operation 384 'load' 'temp_V_87_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%temp_V_115_load = load i32 %temp_V_115"   --->   Operation 385 'load' 'temp_V_115_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%temp_V_123_load = load i32 %temp_V_123"   --->   Operation 386 'load' 'temp_V_123_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%empty_60 = trunc i32 %temp_V_115_load"   --->   Operation 387 'trunc' 'empty_60' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (0.72ns)   --->   "%temp_V_147 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i4, i32 %temp_V_87_load, i32 %temp_V_86_load, i32 %temp_V_85_load, i32 %temp_V_84_load, i32 %temp_V_83_load, i32 %temp_V_82_load, i32 %temp_V_81_load, i32 %temp_V_80_load, i4 %select_ln114" [AutoEncoder.cpp:130]   --->   Operation 388 'mux' 'temp_V_147' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln130_3 = trunc i32 %temp_V_147" [AutoEncoder.cpp:130]   --->   Operation 389 'trunc' 'trunc_ln130_3' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%empty_61 = trunc i32 %temp_V_123_load"   --->   Operation 390 'trunc' 'empty_61' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %temp_V_115_load, i32 31"   --->   Operation 391 'bitselect' 'tmp_48' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.41ns)   --->   "%temp_V_146 = select i1 %tmp_48, i31 0, i31 %empty_60" [AutoEncoder.cpp:140]   --->   Operation 392 'select' 'temp_V_146' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln118_12 = zext i31 %temp_V_146" [AutoEncoder.cpp:118]   --->   Operation 393 'zext' 'zext_ln118_12' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.99ns)   --->   "%icmp_ln1698_9 = icmp_slt  i32 %temp_V_147, i32 %zext_ln118_12"   --->   Operation 394 'icmp' 'icmp_ln1698_9' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node temp_V_148)   --->   "%xor_ln1698_9 = xor i1 %icmp_ln1698_9, i1 1"   --->   Operation 395 'xor' 'xor_ln1698_9' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_148 = select i1 %xor_ln1698_9, i31 %trunc_ln130_3, i31 %temp_V_146" [AutoEncoder.cpp:140]   --->   Operation 396 'select' 'temp_V_148' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln118_13 = zext i31 %temp_V_148" [AutoEncoder.cpp:118]   --->   Operation 397 'zext' 'zext_ln118_13' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.99ns)   --->   "%icmp_ln1698_10 = icmp_slt  i32 %temp_V_123_load, i32 %zext_ln118_13"   --->   Operation 398 'icmp' 'icmp_ln1698_10' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node temp_V_149)   --->   "%xor_ln1698_10 = xor i1 %icmp_ln1698_10, i1 1"   --->   Operation 399 'xor' 'xor_ln1698_10' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 400 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_149 = select i1 %xor_ln1698_10, i31 %empty_61, i31 %temp_V_148" [AutoEncoder.cpp:140]   --->   Operation 400 'select' 'temp_V_149' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%store_ln150 = store i32 %temp_V_147, i32 %temp_V_115" [AutoEncoder.cpp:150]   --->   Operation 401 'store' 'store_ln150' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.60>
ST_5 : Operation 402 [1/1] (0.00ns)   --->   "%in_pool_val_17 = phi i32 %tmp_60, void %if.else.3, i32 0, void %arrayidx118.0.0.085.23.exit"   --->   Operation 402 'phi' 'in_pool_val_17' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_5 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln119_3 = trunc i32 %in_pool_val_17" [AutoEncoder.cpp:119]   --->   Operation 403 'trunc' 'trunc_ln119_3' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_5 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln118_14 = zext i31 %temp_V_149" [AutoEncoder.cpp:118]   --->   Operation 404 'zext' 'zext_ln118_14' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_5 : Operation 405 [1/1] (0.99ns)   --->   "%icmp_ln1698_11 = icmp_slt  i32 %in_pool_val_17, i32 %zext_ln118_14"   --->   Operation 405 'icmp' 'icmp_ln1698_11' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node temp_V_151)   --->   "%xor_ln1698_11 = xor i1 %icmp_ln1698_11, i1 1"   --->   Operation 406 'xor' 'xor_ln1698_11' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 407 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_151 = select i1 %xor_ln1698_11, i31 %trunc_ln119_3, i31 %temp_V_149" [AutoEncoder.cpp:140]   --->   Operation 407 'select' 'temp_V_151' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln118_3 = trunc i31 %temp_V_151" [AutoEncoder.cpp:118]   --->   Operation 408 'trunc' 'trunc_ln118_3' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_5 : Operation 409 [1/1] (0.99ns)   --->   "%icmp_ln1697_3 = icmp_ugt  i31 %temp_V_151, i31 469762047"   --->   Operation 409 'icmp' 'icmp_ln1697_3' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 410 [1/1] (0.35ns)   --->   "%temp_V_152 = select i1 %icmp_ln1697_3, i29 0, i29 %trunc_ln118_3" [AutoEncoder.cpp:145]   --->   Operation 410 'select' 'temp_V_152' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln118_15 = zext i29 %temp_V_152" [AutoEncoder.cpp:118]   --->   Operation 411 'zext' 'zext_ln118_15' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_5 : Operation 412 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %pool3_out21, i32 %zext_ln118_15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 412 'write' 'write_ln174' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln149 = br void %if.end113.3" [AutoEncoder.cpp:149]   --->   Operation 413 'br' 'br_ln149' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%store_ln150 = store i32 %in_pool_val_17, i32 %temp_V_123" [AutoEncoder.cpp:150]   --->   Operation 414 'store' 'store_ln150' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln150 = br void %for.inc119.3" [AutoEncoder.cpp:150]   --->   Operation 415 'br' 'br_ln150' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_17, i32 %temp_V_81" [AutoEncoder.cpp:151]   --->   Operation 416 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 6)> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_17, i32 %temp_V_82" [AutoEncoder.cpp:151]   --->   Operation 417 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 5)> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_17, i32 %temp_V_83" [AutoEncoder.cpp:151]   --->   Operation 418 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 4)> <Delay = 0.00>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_17, i32 %temp_V_84" [AutoEncoder.cpp:151]   --->   Operation 419 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 3)> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_17, i32 %temp_V_85" [AutoEncoder.cpp:151]   --->   Operation 420 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 2)> <Delay = 0.00>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_17, i32 %temp_V_86" [AutoEncoder.cpp:151]   --->   Operation 421 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 1)> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_17, i32 %temp_V_87" [AutoEncoder.cpp:151]   --->   Operation 422 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 0)> <Delay = 0.00>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_17, i32 %temp_V_80" [AutoEncoder.cpp:151]   --->   Operation 423 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 7)> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (1.83ns)   --->   "%tmp_61 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv3_out20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 424 'read' 'tmp_61' <Predicate = (!icmp_ln114 & !brmerge)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 425 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end.4"   --->   Operation 425 'br' 'br_ln0' <Predicate = (!icmp_ln114 & !brmerge)> <Delay = 0.42>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%temp_V_72_load = load i32 %temp_V_72" [AutoEncoder.cpp:130]   --->   Operation 426 'load' 'temp_V_72_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%temp_V_73_load = load i32 %temp_V_73" [AutoEncoder.cpp:130]   --->   Operation 427 'load' 'temp_V_73_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_5 : Operation 428 [1/1] (0.00ns)   --->   "%temp_V_74_load = load i32 %temp_V_74" [AutoEncoder.cpp:130]   --->   Operation 428 'load' 'temp_V_74_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (0.00ns)   --->   "%temp_V_75_load = load i32 %temp_V_75" [AutoEncoder.cpp:130]   --->   Operation 429 'load' 'temp_V_75_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_5 : Operation 430 [1/1] (0.00ns)   --->   "%temp_V_76_load = load i32 %temp_V_76" [AutoEncoder.cpp:130]   --->   Operation 430 'load' 'temp_V_76_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "%temp_V_77_load = load i32 %temp_V_77" [AutoEncoder.cpp:130]   --->   Operation 431 'load' 'temp_V_77_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_5 : Operation 432 [1/1] (0.00ns)   --->   "%temp_V_78_load = load i32 %temp_V_78" [AutoEncoder.cpp:130]   --->   Operation 432 'load' 'temp_V_78_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_5 : Operation 433 [1/1] (0.00ns)   --->   "%temp_V_79_load = load i32 %temp_V_79" [AutoEncoder.cpp:130]   --->   Operation 433 'load' 'temp_V_79_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_5 : Operation 434 [1/1] (0.00ns)   --->   "%temp_V_116_load = load i32 %temp_V_116"   --->   Operation 434 'load' 'temp_V_116_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_5 : Operation 435 [1/1] (0.00ns)   --->   "%temp_V_124_load = load i32 %temp_V_124"   --->   Operation 435 'load' 'temp_V_124_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%empty_62 = trunc i32 %temp_V_116_load"   --->   Operation 436 'trunc' 'empty_62' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (0.72ns)   --->   "%temp_V_154 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i4, i32 %temp_V_79_load, i32 %temp_V_78_load, i32 %temp_V_77_load, i32 %temp_V_76_load, i32 %temp_V_75_load, i32 %temp_V_74_load, i32 %temp_V_73_load, i32 %temp_V_72_load, i4 %select_ln114" [AutoEncoder.cpp:130]   --->   Operation 437 'mux' 'temp_V_154' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln130_4 = trunc i32 %temp_V_154" [AutoEncoder.cpp:130]   --->   Operation 438 'trunc' 'trunc_ln130_4' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_5 : Operation 439 [1/1] (0.00ns)   --->   "%empty_63 = trunc i32 %temp_V_124_load"   --->   Operation 439 'trunc' 'empty_63' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %temp_V_116_load, i32 31"   --->   Operation 440 'bitselect' 'tmp_50' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_5 : Operation 441 [1/1] (0.41ns)   --->   "%temp_V_153 = select i1 %tmp_50, i31 0, i31 %empty_62" [AutoEncoder.cpp:140]   --->   Operation 441 'select' 'temp_V_153' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln118_16 = zext i31 %temp_V_153" [AutoEncoder.cpp:118]   --->   Operation 442 'zext' 'zext_ln118_16' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_5 : Operation 443 [1/1] (0.99ns)   --->   "%icmp_ln1698_12 = icmp_slt  i32 %temp_V_154, i32 %zext_ln118_16"   --->   Operation 443 'icmp' 'icmp_ln1698_12' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node temp_V_155)   --->   "%xor_ln1698_12 = xor i1 %icmp_ln1698_12, i1 1"   --->   Operation 444 'xor' 'xor_ln1698_12' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 445 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_155 = select i1 %xor_ln1698_12, i31 %trunc_ln130_4, i31 %temp_V_153" [AutoEncoder.cpp:140]   --->   Operation 445 'select' 'temp_V_155' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln118_17 = zext i31 %temp_V_155" [AutoEncoder.cpp:118]   --->   Operation 446 'zext' 'zext_ln118_17' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_5 : Operation 447 [1/1] (0.99ns)   --->   "%icmp_ln1698_13 = icmp_slt  i32 %temp_V_124_load, i32 %zext_ln118_17"   --->   Operation 447 'icmp' 'icmp_ln1698_13' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node temp_V_156)   --->   "%xor_ln1698_13 = xor i1 %icmp_ln1698_13, i1 1"   --->   Operation 448 'xor' 'xor_ln1698_13' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 449 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_156 = select i1 %xor_ln1698_13, i31 %empty_63, i31 %temp_V_155" [AutoEncoder.cpp:140]   --->   Operation 449 'select' 'temp_V_156' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 450 [1/1] (0.00ns)   --->   "%store_ln150 = store i32 %temp_V_154, i32 %temp_V_116" [AutoEncoder.cpp:150]   --->   Operation 450 'store' 'store_ln150' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.60>
ST_6 : Operation 451 [1/1] (0.00ns)   --->   "%in_pool_val_18 = phi i32 %tmp_61, void %if.else.4, i32 0, void %arrayidx118.0.0.085.34.exit"   --->   Operation 451 'phi' 'in_pool_val_18' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_6 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln119_4 = trunc i32 %in_pool_val_18" [AutoEncoder.cpp:119]   --->   Operation 452 'trunc' 'trunc_ln119_4' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_6 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln118_18 = zext i31 %temp_V_156" [AutoEncoder.cpp:118]   --->   Operation 453 'zext' 'zext_ln118_18' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_6 : Operation 454 [1/1] (0.99ns)   --->   "%icmp_ln1698_14 = icmp_slt  i32 %in_pool_val_18, i32 %zext_ln118_18"   --->   Operation 454 'icmp' 'icmp_ln1698_14' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node temp_V_158)   --->   "%xor_ln1698_14 = xor i1 %icmp_ln1698_14, i1 1"   --->   Operation 455 'xor' 'xor_ln1698_14' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 456 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_158 = select i1 %xor_ln1698_14, i31 %trunc_ln119_4, i31 %temp_V_156" [AutoEncoder.cpp:140]   --->   Operation 456 'select' 'temp_V_158' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln118_4 = trunc i31 %temp_V_158" [AutoEncoder.cpp:118]   --->   Operation 457 'trunc' 'trunc_ln118_4' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_6 : Operation 458 [1/1] (0.99ns)   --->   "%icmp_ln1697_4 = icmp_ugt  i31 %temp_V_158, i31 469762047"   --->   Operation 458 'icmp' 'icmp_ln1697_4' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 459 [1/1] (0.35ns)   --->   "%temp_V_159 = select i1 %icmp_ln1697_4, i29 0, i29 %trunc_ln118_4" [AutoEncoder.cpp:145]   --->   Operation 459 'select' 'temp_V_159' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln118_19 = zext i29 %temp_V_159" [AutoEncoder.cpp:118]   --->   Operation 460 'zext' 'zext_ln118_19' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_6 : Operation 461 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %pool3_out21, i32 %zext_ln118_19" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 461 'write' 'write_ln174' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 462 [1/1] (0.00ns)   --->   "%br_ln149 = br void %if.end113.4" [AutoEncoder.cpp:149]   --->   Operation 462 'br' 'br_ln149' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_6 : Operation 463 [1/1] (0.00ns)   --->   "%store_ln150 = store i32 %in_pool_val_18, i32 %temp_V_124" [AutoEncoder.cpp:150]   --->   Operation 463 'store' 'store_ln150' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_6 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln150 = br void %for.inc119.4" [AutoEncoder.cpp:150]   --->   Operation 464 'br' 'br_ln150' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_6 : Operation 465 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_18, i32 %temp_V_73" [AutoEncoder.cpp:151]   --->   Operation 465 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 6)> <Delay = 0.00>
ST_6 : Operation 466 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_18, i32 %temp_V_74" [AutoEncoder.cpp:151]   --->   Operation 466 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 5)> <Delay = 0.00>
ST_6 : Operation 467 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_18, i32 %temp_V_75" [AutoEncoder.cpp:151]   --->   Operation 467 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 4)> <Delay = 0.00>
ST_6 : Operation 468 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_18, i32 %temp_V_76" [AutoEncoder.cpp:151]   --->   Operation 468 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 3)> <Delay = 0.00>
ST_6 : Operation 469 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_18, i32 %temp_V_77" [AutoEncoder.cpp:151]   --->   Operation 469 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 2)> <Delay = 0.00>
ST_6 : Operation 470 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_18, i32 %temp_V_78" [AutoEncoder.cpp:151]   --->   Operation 470 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 1)> <Delay = 0.00>
ST_6 : Operation 471 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_18, i32 %temp_V_79" [AutoEncoder.cpp:151]   --->   Operation 471 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 0)> <Delay = 0.00>
ST_6 : Operation 472 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_18, i32 %temp_V_72" [AutoEncoder.cpp:151]   --->   Operation 472 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 7)> <Delay = 0.00>
ST_6 : Operation 473 [1/1] (1.83ns)   --->   "%tmp_62 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv3_out20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 473 'read' 'tmp_62' <Predicate = (!icmp_ln114 & !brmerge)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 474 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end.5"   --->   Operation 474 'br' 'br_ln0' <Predicate = (!icmp_ln114 & !brmerge)> <Delay = 0.42>
ST_6 : Operation 475 [1/1] (0.00ns)   --->   "%temp_V_64_load = load i32 %temp_V_64" [AutoEncoder.cpp:130]   --->   Operation 475 'load' 'temp_V_64_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_6 : Operation 476 [1/1] (0.00ns)   --->   "%temp_V_65_load = load i32 %temp_V_65" [AutoEncoder.cpp:130]   --->   Operation 476 'load' 'temp_V_65_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_6 : Operation 477 [1/1] (0.00ns)   --->   "%temp_V_66_load = load i32 %temp_V_66" [AutoEncoder.cpp:130]   --->   Operation 477 'load' 'temp_V_66_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_6 : Operation 478 [1/1] (0.00ns)   --->   "%temp_V_67_load = load i32 %temp_V_67" [AutoEncoder.cpp:130]   --->   Operation 478 'load' 'temp_V_67_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_6 : Operation 479 [1/1] (0.00ns)   --->   "%temp_V_68_load = load i32 %temp_V_68" [AutoEncoder.cpp:130]   --->   Operation 479 'load' 'temp_V_68_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_6 : Operation 480 [1/1] (0.00ns)   --->   "%temp_V_69_load = load i32 %temp_V_69" [AutoEncoder.cpp:130]   --->   Operation 480 'load' 'temp_V_69_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_6 : Operation 481 [1/1] (0.00ns)   --->   "%temp_V_70_load = load i32 %temp_V_70" [AutoEncoder.cpp:130]   --->   Operation 481 'load' 'temp_V_70_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_6 : Operation 482 [1/1] (0.00ns)   --->   "%temp_V_71_load = load i32 %temp_V_71" [AutoEncoder.cpp:130]   --->   Operation 482 'load' 'temp_V_71_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_6 : Operation 483 [1/1] (0.00ns)   --->   "%temp_V_117_load = load i32 %temp_V_117"   --->   Operation 483 'load' 'temp_V_117_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_6 : Operation 484 [1/1] (0.00ns)   --->   "%temp_V_125_load = load i32 %temp_V_125"   --->   Operation 484 'load' 'temp_V_125_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_6 : Operation 485 [1/1] (0.00ns)   --->   "%empty_64 = trunc i32 %temp_V_117_load"   --->   Operation 485 'trunc' 'empty_64' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_6 : Operation 486 [1/1] (0.72ns)   --->   "%temp_V_161 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i4, i32 %temp_V_71_load, i32 %temp_V_70_load, i32 %temp_V_69_load, i32 %temp_V_68_load, i32 %temp_V_67_load, i32 %temp_V_66_load, i32 %temp_V_65_load, i32 %temp_V_64_load, i4 %select_ln114" [AutoEncoder.cpp:130]   --->   Operation 486 'mux' 'temp_V_161' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln130_5 = trunc i32 %temp_V_161" [AutoEncoder.cpp:130]   --->   Operation 487 'trunc' 'trunc_ln130_5' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_6 : Operation 488 [1/1] (0.00ns)   --->   "%empty_65 = trunc i32 %temp_V_125_load"   --->   Operation 488 'trunc' 'empty_65' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_6 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %temp_V_117_load, i32 31"   --->   Operation 489 'bitselect' 'tmp_52' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_6 : Operation 490 [1/1] (0.41ns)   --->   "%temp_V_160 = select i1 %tmp_52, i31 0, i31 %empty_64" [AutoEncoder.cpp:140]   --->   Operation 490 'select' 'temp_V_160' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln118_20 = zext i31 %temp_V_160" [AutoEncoder.cpp:118]   --->   Operation 491 'zext' 'zext_ln118_20' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_6 : Operation 492 [1/1] (0.99ns)   --->   "%icmp_ln1698_15 = icmp_slt  i32 %temp_V_161, i32 %zext_ln118_20"   --->   Operation 492 'icmp' 'icmp_ln1698_15' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node temp_V_162)   --->   "%xor_ln1698_15 = xor i1 %icmp_ln1698_15, i1 1"   --->   Operation 493 'xor' 'xor_ln1698_15' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 494 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_162 = select i1 %xor_ln1698_15, i31 %trunc_ln130_5, i31 %temp_V_160" [AutoEncoder.cpp:140]   --->   Operation 494 'select' 'temp_V_162' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln118_21 = zext i31 %temp_V_162" [AutoEncoder.cpp:118]   --->   Operation 495 'zext' 'zext_ln118_21' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_6 : Operation 496 [1/1] (0.99ns)   --->   "%icmp_ln1698_16 = icmp_slt  i32 %temp_V_125_load, i32 %zext_ln118_21"   --->   Operation 496 'icmp' 'icmp_ln1698_16' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node temp_V_163)   --->   "%xor_ln1698_16 = xor i1 %icmp_ln1698_16, i1 1"   --->   Operation 497 'xor' 'xor_ln1698_16' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 498 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_163 = select i1 %xor_ln1698_16, i31 %empty_65, i31 %temp_V_162" [AutoEncoder.cpp:140]   --->   Operation 498 'select' 'temp_V_163' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 499 [1/1] (0.00ns)   --->   "%store_ln150 = store i32 %temp_V_161, i32 %temp_V_117" [AutoEncoder.cpp:150]   --->   Operation 499 'store' 'store_ln150' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.60>
ST_7 : Operation 500 [1/1] (0.00ns)   --->   "%in_pool_val_19 = phi i32 %tmp_62, void %if.else.5, i32 0, void %arrayidx118.0.0.085.45.exit"   --->   Operation 500 'phi' 'in_pool_val_19' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_7 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln119_5 = trunc i32 %in_pool_val_19" [AutoEncoder.cpp:119]   --->   Operation 501 'trunc' 'trunc_ln119_5' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_7 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln118_22 = zext i31 %temp_V_163" [AutoEncoder.cpp:118]   --->   Operation 502 'zext' 'zext_ln118_22' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_7 : Operation 503 [1/1] (0.99ns)   --->   "%icmp_ln1698_17 = icmp_slt  i32 %in_pool_val_19, i32 %zext_ln118_22"   --->   Operation 503 'icmp' 'icmp_ln1698_17' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node temp_V_165)   --->   "%xor_ln1698_17 = xor i1 %icmp_ln1698_17, i1 1"   --->   Operation 504 'xor' 'xor_ln1698_17' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 505 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_165 = select i1 %xor_ln1698_17, i31 %trunc_ln119_5, i31 %temp_V_163" [AutoEncoder.cpp:140]   --->   Operation 505 'select' 'temp_V_165' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln118_5 = trunc i31 %temp_V_165" [AutoEncoder.cpp:118]   --->   Operation 506 'trunc' 'trunc_ln118_5' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_7 : Operation 507 [1/1] (0.99ns)   --->   "%icmp_ln1697_5 = icmp_ugt  i31 %temp_V_165, i31 469762047"   --->   Operation 507 'icmp' 'icmp_ln1697_5' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 508 [1/1] (0.35ns)   --->   "%temp_V_166 = select i1 %icmp_ln1697_5, i29 0, i29 %trunc_ln118_5" [AutoEncoder.cpp:145]   --->   Operation 508 'select' 'temp_V_166' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln118_23 = zext i29 %temp_V_166" [AutoEncoder.cpp:118]   --->   Operation 509 'zext' 'zext_ln118_23' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_7 : Operation 510 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %pool3_out21, i32 %zext_ln118_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 510 'write' 'write_ln174' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln149 = br void %if.end113.5" [AutoEncoder.cpp:149]   --->   Operation 511 'br' 'br_ln149' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_7 : Operation 512 [1/1] (0.00ns)   --->   "%store_ln150 = store i32 %in_pool_val_19, i32 %temp_V_125" [AutoEncoder.cpp:150]   --->   Operation 512 'store' 'store_ln150' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_7 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln150 = br void %for.inc119.5" [AutoEncoder.cpp:150]   --->   Operation 513 'br' 'br_ln150' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_7 : Operation 514 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_19, i32 %temp_V_65" [AutoEncoder.cpp:151]   --->   Operation 514 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 6)> <Delay = 0.00>
ST_7 : Operation 515 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_19, i32 %temp_V_66" [AutoEncoder.cpp:151]   --->   Operation 515 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 5)> <Delay = 0.00>
ST_7 : Operation 516 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_19, i32 %temp_V_67" [AutoEncoder.cpp:151]   --->   Operation 516 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 4)> <Delay = 0.00>
ST_7 : Operation 517 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_19, i32 %temp_V_68" [AutoEncoder.cpp:151]   --->   Operation 517 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 3)> <Delay = 0.00>
ST_7 : Operation 518 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_19, i32 %temp_V_69" [AutoEncoder.cpp:151]   --->   Operation 518 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 2)> <Delay = 0.00>
ST_7 : Operation 519 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_19, i32 %temp_V_70" [AutoEncoder.cpp:151]   --->   Operation 519 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 1)> <Delay = 0.00>
ST_7 : Operation 520 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_19, i32 %temp_V_71" [AutoEncoder.cpp:151]   --->   Operation 520 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 0)> <Delay = 0.00>
ST_7 : Operation 521 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_19, i32 %temp_V_64" [AutoEncoder.cpp:151]   --->   Operation 521 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 7)> <Delay = 0.00>
ST_7 : Operation 522 [1/1] (1.83ns)   --->   "%tmp_63 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv3_out20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 522 'read' 'tmp_63' <Predicate = (!icmp_ln114 & !brmerge)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 523 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end.6"   --->   Operation 523 'br' 'br_ln0' <Predicate = (!icmp_ln114 & !brmerge)> <Delay = 0.42>
ST_7 : Operation 524 [1/1] (0.00ns)   --->   "%temp_V_56_load = load i32 %temp_V_56" [AutoEncoder.cpp:130]   --->   Operation 524 'load' 'temp_V_56_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_7 : Operation 525 [1/1] (0.00ns)   --->   "%temp_V_57_load = load i32 %temp_V_57" [AutoEncoder.cpp:130]   --->   Operation 525 'load' 'temp_V_57_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_7 : Operation 526 [1/1] (0.00ns)   --->   "%temp_V_58_load = load i32 %temp_V_58" [AutoEncoder.cpp:130]   --->   Operation 526 'load' 'temp_V_58_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_7 : Operation 527 [1/1] (0.00ns)   --->   "%temp_V_59_load = load i32 %temp_V_59" [AutoEncoder.cpp:130]   --->   Operation 527 'load' 'temp_V_59_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_7 : Operation 528 [1/1] (0.00ns)   --->   "%temp_V_60_load = load i32 %temp_V_60" [AutoEncoder.cpp:130]   --->   Operation 528 'load' 'temp_V_60_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_7 : Operation 529 [1/1] (0.00ns)   --->   "%temp_V_61_load = load i32 %temp_V_61" [AutoEncoder.cpp:130]   --->   Operation 529 'load' 'temp_V_61_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_7 : Operation 530 [1/1] (0.00ns)   --->   "%temp_V_62_load = load i32 %temp_V_62" [AutoEncoder.cpp:130]   --->   Operation 530 'load' 'temp_V_62_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_7 : Operation 531 [1/1] (0.00ns)   --->   "%temp_V_63_load = load i32 %temp_V_63" [AutoEncoder.cpp:130]   --->   Operation 531 'load' 'temp_V_63_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_7 : Operation 532 [1/1] (0.00ns)   --->   "%temp_V_118_load = load i32 %temp_V_118"   --->   Operation 532 'load' 'temp_V_118_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_7 : Operation 533 [1/1] (0.00ns)   --->   "%temp_V_126_load = load i32 %temp_V_126"   --->   Operation 533 'load' 'temp_V_126_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_7 : Operation 534 [1/1] (0.00ns)   --->   "%empty_66 = trunc i32 %temp_V_118_load"   --->   Operation 534 'trunc' 'empty_66' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_7 : Operation 535 [1/1] (0.72ns)   --->   "%temp_V_168 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i4, i32 %temp_V_63_load, i32 %temp_V_62_load, i32 %temp_V_61_load, i32 %temp_V_60_load, i32 %temp_V_59_load, i32 %temp_V_58_load, i32 %temp_V_57_load, i32 %temp_V_56_load, i4 %select_ln114" [AutoEncoder.cpp:130]   --->   Operation 535 'mux' 'temp_V_168' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln130_6 = trunc i32 %temp_V_168" [AutoEncoder.cpp:130]   --->   Operation 536 'trunc' 'trunc_ln130_6' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_7 : Operation 537 [1/1] (0.00ns)   --->   "%empty_67 = trunc i32 %temp_V_126_load"   --->   Operation 537 'trunc' 'empty_67' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_7 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %temp_V_118_load, i32 31"   --->   Operation 538 'bitselect' 'tmp_54' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_7 : Operation 539 [1/1] (0.41ns)   --->   "%temp_V_167 = select i1 %tmp_54, i31 0, i31 %empty_66" [AutoEncoder.cpp:140]   --->   Operation 539 'select' 'temp_V_167' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln118_24 = zext i31 %temp_V_167" [AutoEncoder.cpp:118]   --->   Operation 540 'zext' 'zext_ln118_24' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_7 : Operation 541 [1/1] (0.99ns)   --->   "%icmp_ln1698_18 = icmp_slt  i32 %temp_V_168, i32 %zext_ln118_24"   --->   Operation 541 'icmp' 'icmp_ln1698_18' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node temp_V_169)   --->   "%xor_ln1698_18 = xor i1 %icmp_ln1698_18, i1 1"   --->   Operation 542 'xor' 'xor_ln1698_18' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 543 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_169 = select i1 %xor_ln1698_18, i31 %trunc_ln130_6, i31 %temp_V_167" [AutoEncoder.cpp:140]   --->   Operation 543 'select' 'temp_V_169' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln118_25 = zext i31 %temp_V_169" [AutoEncoder.cpp:118]   --->   Operation 544 'zext' 'zext_ln118_25' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_7 : Operation 545 [1/1] (0.99ns)   --->   "%icmp_ln1698_19 = icmp_slt  i32 %temp_V_126_load, i32 %zext_ln118_25"   --->   Operation 545 'icmp' 'icmp_ln1698_19' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node temp_V_170)   --->   "%xor_ln1698_19 = xor i1 %icmp_ln1698_19, i1 1"   --->   Operation 546 'xor' 'xor_ln1698_19' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 547 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_170 = select i1 %xor_ln1698_19, i31 %empty_67, i31 %temp_V_169" [AutoEncoder.cpp:140]   --->   Operation 547 'select' 'temp_V_170' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 548 [1/1] (0.00ns)   --->   "%store_ln150 = store i32 %temp_V_168, i32 %temp_V_118" [AutoEncoder.cpp:150]   --->   Operation 548 'store' 'store_ln150' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.60>
ST_8 : Operation 549 [1/1] (0.00ns)   --->   "%in_pool_val_20 = phi i32 %tmp_63, void %if.else.6, i32 0, void %arrayidx118.0.0.085.56.exit"   --->   Operation 549 'phi' 'in_pool_val_20' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_8 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln119_6 = trunc i32 %in_pool_val_20" [AutoEncoder.cpp:119]   --->   Operation 550 'trunc' 'trunc_ln119_6' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_8 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln118_26 = zext i31 %temp_V_170" [AutoEncoder.cpp:118]   --->   Operation 551 'zext' 'zext_ln118_26' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_8 : Operation 552 [1/1] (0.99ns)   --->   "%icmp_ln1698_20 = icmp_slt  i32 %in_pool_val_20, i32 %zext_ln118_26"   --->   Operation 552 'icmp' 'icmp_ln1698_20' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node temp_V_172)   --->   "%xor_ln1698_20 = xor i1 %icmp_ln1698_20, i1 1"   --->   Operation 553 'xor' 'xor_ln1698_20' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 554 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_172 = select i1 %xor_ln1698_20, i31 %trunc_ln119_6, i31 %temp_V_170" [AutoEncoder.cpp:140]   --->   Operation 554 'select' 'temp_V_172' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln118_6 = trunc i31 %temp_V_172" [AutoEncoder.cpp:118]   --->   Operation 555 'trunc' 'trunc_ln118_6' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_8 : Operation 556 [1/1] (0.99ns)   --->   "%icmp_ln1697_6 = icmp_ugt  i31 %temp_V_172, i31 469762047"   --->   Operation 556 'icmp' 'icmp_ln1697_6' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 557 [1/1] (0.35ns)   --->   "%temp_V_173 = select i1 %icmp_ln1697_6, i29 0, i29 %trunc_ln118_6" [AutoEncoder.cpp:145]   --->   Operation 557 'select' 'temp_V_173' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln118_27 = zext i29 %temp_V_173" [AutoEncoder.cpp:118]   --->   Operation 558 'zext' 'zext_ln118_27' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_8 : Operation 559 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %pool3_out21, i32 %zext_ln118_27" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 559 'write' 'write_ln174' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 560 [1/1] (0.00ns)   --->   "%br_ln149 = br void %if.end113.6" [AutoEncoder.cpp:149]   --->   Operation 560 'br' 'br_ln149' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_8 : Operation 561 [1/1] (0.00ns)   --->   "%store_ln150 = store i32 %in_pool_val_20, i32 %temp_V_126" [AutoEncoder.cpp:150]   --->   Operation 561 'store' 'store_ln150' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_8 : Operation 562 [1/1] (0.00ns)   --->   "%br_ln150 = br void %for.inc119.6" [AutoEncoder.cpp:150]   --->   Operation 562 'br' 'br_ln150' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_8 : Operation 563 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_20, i32 %temp_V_57" [AutoEncoder.cpp:151]   --->   Operation 563 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 6)> <Delay = 0.00>
ST_8 : Operation 564 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_20, i32 %temp_V_58" [AutoEncoder.cpp:151]   --->   Operation 564 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 5)> <Delay = 0.00>
ST_8 : Operation 565 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_20, i32 %temp_V_59" [AutoEncoder.cpp:151]   --->   Operation 565 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 4)> <Delay = 0.00>
ST_8 : Operation 566 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_20, i32 %temp_V_60" [AutoEncoder.cpp:151]   --->   Operation 566 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 3)> <Delay = 0.00>
ST_8 : Operation 567 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_20, i32 %temp_V_61" [AutoEncoder.cpp:151]   --->   Operation 567 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 2)> <Delay = 0.00>
ST_8 : Operation 568 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_20, i32 %temp_V_62" [AutoEncoder.cpp:151]   --->   Operation 568 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 1)> <Delay = 0.00>
ST_8 : Operation 569 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_20, i32 %temp_V_63" [AutoEncoder.cpp:151]   --->   Operation 569 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 0)> <Delay = 0.00>
ST_8 : Operation 570 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_20, i32 %temp_V_56" [AutoEncoder.cpp:151]   --->   Operation 570 'store' 'store_ln151' <Predicate = (!icmp_ln114 & trunc_ln151 == 7)> <Delay = 0.00>
ST_8 : Operation 571 [1/1] (1.83ns)   --->   "%tmp_64 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv3_out20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 571 'read' 'tmp_64' <Predicate = (!icmp_ln114 & !brmerge)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 572 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end.7"   --->   Operation 572 'br' 'br_ln0' <Predicate = (!icmp_ln114 & !brmerge)> <Delay = 0.42>
ST_8 : Operation 573 [1/1] (0.00ns)   --->   "%temp_V_4_load = load i32 %temp_V_4" [AutoEncoder.cpp:130]   --->   Operation 573 'load' 'temp_V_4_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_8 : Operation 574 [1/1] (0.00ns)   --->   "%temp_V_11_load = load i32 %temp_V_11" [AutoEncoder.cpp:130]   --->   Operation 574 'load' 'temp_V_11_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_8 : Operation 575 [1/1] (0.00ns)   --->   "%temp_V_18_load = load i32 %temp_V_18" [AutoEncoder.cpp:130]   --->   Operation 575 'load' 'temp_V_18_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_8 : Operation 576 [1/1] (0.00ns)   --->   "%temp_V_25_load = load i32 %temp_V_25" [AutoEncoder.cpp:130]   --->   Operation 576 'load' 'temp_V_25_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_8 : Operation 577 [1/1] (0.00ns)   --->   "%temp_V_32_load = load i32 %temp_V_32" [AutoEncoder.cpp:130]   --->   Operation 577 'load' 'temp_V_32_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_8 : Operation 578 [1/1] (0.00ns)   --->   "%temp_V_39_load = load i32 %temp_V_39" [AutoEncoder.cpp:130]   --->   Operation 578 'load' 'temp_V_39_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_8 : Operation 579 [1/1] (0.00ns)   --->   "%temp_V_46_load = load i32 %temp_V_46" [AutoEncoder.cpp:130]   --->   Operation 579 'load' 'temp_V_46_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_8 : Operation 580 [1/1] (0.00ns)   --->   "%temp_V_53_load = load i32 %temp_V_53" [AutoEncoder.cpp:130]   --->   Operation 580 'load' 'temp_V_53_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_8 : Operation 581 [1/1] (0.00ns)   --->   "%temp_V_119_load = load i32 %temp_V_119"   --->   Operation 581 'load' 'temp_V_119_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_8 : Operation 582 [1/1] (0.00ns)   --->   "%temp_V_127_load = load i32 %temp_V_127"   --->   Operation 582 'load' 'temp_V_127_load' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_8 : Operation 583 [1/1] (0.00ns)   --->   "%empty_68 = trunc i32 %temp_V_119_load"   --->   Operation 583 'trunc' 'empty_68' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_8 : Operation 584 [1/1] (0.72ns)   --->   "%temp_V_175 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i4, i32 %temp_V_53_load, i32 %temp_V_46_load, i32 %temp_V_39_load, i32 %temp_V_32_load, i32 %temp_V_25_load, i32 %temp_V_18_load, i32 %temp_V_11_load, i32 %temp_V_4_load, i4 %select_ln114" [AutoEncoder.cpp:130]   --->   Operation 584 'mux' 'temp_V_175' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln130_7 = trunc i32 %temp_V_175" [AutoEncoder.cpp:130]   --->   Operation 585 'trunc' 'trunc_ln130_7' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_8 : Operation 586 [1/1] (0.00ns)   --->   "%empty_69 = trunc i32 %temp_V_127_load"   --->   Operation 586 'trunc' 'empty_69' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>
ST_8 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %temp_V_119_load, i32 31"   --->   Operation 587 'bitselect' 'tmp_56' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_8 : Operation 588 [1/1] (0.41ns)   --->   "%temp_V_174 = select i1 %tmp_56, i31 0, i31 %empty_68" [AutoEncoder.cpp:140]   --->   Operation 588 'select' 'temp_V_174' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln118_28 = zext i31 %temp_V_174" [AutoEncoder.cpp:118]   --->   Operation 589 'zext' 'zext_ln118_28' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_8 : Operation 590 [1/1] (0.99ns)   --->   "%icmp_ln1698_21 = icmp_slt  i32 %temp_V_175, i32 %zext_ln118_28"   --->   Operation 590 'icmp' 'icmp_ln1698_21' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node temp_V_176)   --->   "%xor_ln1698_21 = xor i1 %icmp_ln1698_21, i1 1"   --->   Operation 591 'xor' 'xor_ln1698_21' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 592 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_176 = select i1 %xor_ln1698_21, i31 %trunc_ln130_7, i31 %temp_V_174" [AutoEncoder.cpp:140]   --->   Operation 592 'select' 'temp_V_176' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln118_29 = zext i31 %temp_V_176" [AutoEncoder.cpp:118]   --->   Operation 593 'zext' 'zext_ln118_29' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00>
ST_8 : Operation 594 [1/1] (0.99ns)   --->   "%icmp_ln1698_22 = icmp_slt  i32 %temp_V_127_load, i32 %zext_ln118_29"   --->   Operation 594 'icmp' 'icmp_ln1698_22' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node temp_V_177)   --->   "%xor_ln1698_22 = xor i1 %icmp_ln1698_22, i1 1"   --->   Operation 595 'xor' 'xor_ln1698_22' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 596 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_177 = select i1 %xor_ln1698_22, i31 %empty_69, i31 %temp_V_176" [AutoEncoder.cpp:140]   --->   Operation 596 'select' 'temp_V_177' <Predicate = (!icmp_ln114 & select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 597 [1/1] (0.00ns)   --->   "%store_ln150 = store i32 %temp_V_175, i32 %temp_V_119" [AutoEncoder.cpp:150]   --->   Operation 597 'store' 'store_ln150' <Predicate = (!icmp_ln114 & select_ln114_3)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.60>
ST_9 : Operation 598 [1/1] (0.00ns)   --->   "%in_pool_val_21 = phi i32 %tmp_64, void %if.else.7, i32 0, void %arrayidx118.0.0.085.67.exit"   --->   Operation 598 'phi' 'in_pool_val_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln119_7 = trunc i32 %in_pool_val_21" [AutoEncoder.cpp:119]   --->   Operation 599 'trunc' 'trunc_ln119_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln118_30 = zext i31 %temp_V_177" [AutoEncoder.cpp:118]   --->   Operation 600 'zext' 'zext_ln118_30' <Predicate = (select_ln114_3 & empty_55)> <Delay = 0.00>
ST_9 : Operation 601 [1/1] (0.99ns)   --->   "%icmp_ln1698_23 = icmp_slt  i32 %in_pool_val_21, i32 %zext_ln118_30"   --->   Operation 601 'icmp' 'icmp_ln1698_23' <Predicate = (select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node temp_V_179)   --->   "%xor_ln1698_23 = xor i1 %icmp_ln1698_23, i1 1"   --->   Operation 602 'xor' 'xor_ln1698_23' <Predicate = (select_ln114_3 & empty_55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 603 [1/1] (0.41ns) (out node of the LUT)   --->   "%temp_V_179 = select i1 %xor_ln1698_23, i31 %trunc_ln119_7, i31 %temp_V_177" [AutoEncoder.cpp:140]   --->   Operation 603 'select' 'temp_V_179' <Predicate = (select_ln114_3 & empty_55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln118_7 = trunc i31 %temp_V_179" [AutoEncoder.cpp:118]   --->   Operation 604 'trunc' 'trunc_ln118_7' <Predicate = (select_ln114_3 & empty_55)> <Delay = 0.00>
ST_9 : Operation 605 [1/1] (0.99ns)   --->   "%icmp_ln1697_7 = icmp_ugt  i31 %temp_V_179, i31 469762047"   --->   Operation 605 'icmp' 'icmp_ln1697_7' <Predicate = (select_ln114_3 & empty_55)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 606 [1/1] (0.35ns)   --->   "%temp_V_180 = select i1 %icmp_ln1697_7, i29 0, i29 %trunc_ln118_7" [AutoEncoder.cpp:145]   --->   Operation 606 'select' 'temp_V_180' <Predicate = (select_ln114_3 & empty_55)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln118_31 = zext i29 %temp_V_180" [AutoEncoder.cpp:118]   --->   Operation 607 'zext' 'zext_ln118_31' <Predicate = (select_ln114_3 & empty_55)> <Delay = 0.00>
ST_9 : Operation 608 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %pool3_out21, i32 %zext_ln118_31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 608 'write' 'write_ln174' <Predicate = (select_ln114_3 & empty_55)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 609 [1/1] (0.00ns)   --->   "%br_ln149 = br void %if.end113.7" [AutoEncoder.cpp:149]   --->   Operation 609 'br' 'br_ln149' <Predicate = (select_ln114_3 & empty_55)> <Delay = 0.00>
ST_9 : Operation 610 [1/1] (0.00ns)   --->   "%store_ln150 = store i32 %in_pool_val_21, i32 %temp_V_127" [AutoEncoder.cpp:150]   --->   Operation 610 'store' 'store_ln150' <Predicate = (select_ln114_3)> <Delay = 0.00>
ST_9 : Operation 611 [1/1] (0.00ns)   --->   "%br_ln150 = br void %for.inc119.7" [AutoEncoder.cpp:150]   --->   Operation 611 'br' 'br_ln150' <Predicate = (select_ln114_3)> <Delay = 0.00>
ST_9 : Operation 612 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_21, i32 %temp_V_11" [AutoEncoder.cpp:151]   --->   Operation 612 'store' 'store_ln151' <Predicate = (trunc_ln151 == 6)> <Delay = 0.00>
ST_9 : Operation 613 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_21, i32 %temp_V_18" [AutoEncoder.cpp:151]   --->   Operation 613 'store' 'store_ln151' <Predicate = (trunc_ln151 == 5)> <Delay = 0.00>
ST_9 : Operation 614 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_21, i32 %temp_V_25" [AutoEncoder.cpp:151]   --->   Operation 614 'store' 'store_ln151' <Predicate = (trunc_ln151 == 4)> <Delay = 0.00>
ST_9 : Operation 615 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_21, i32 %temp_V_32" [AutoEncoder.cpp:151]   --->   Operation 615 'store' 'store_ln151' <Predicate = (trunc_ln151 == 3)> <Delay = 0.00>
ST_9 : Operation 616 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_21, i32 %temp_V_39" [AutoEncoder.cpp:151]   --->   Operation 616 'store' 'store_ln151' <Predicate = (trunc_ln151 == 2)> <Delay = 0.00>
ST_9 : Operation 617 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_21, i32 %temp_V_46" [AutoEncoder.cpp:151]   --->   Operation 617 'store' 'store_ln151' <Predicate = (trunc_ln151 == 1)> <Delay = 0.00>
ST_9 : Operation 618 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_21, i32 %temp_V_53" [AutoEncoder.cpp:151]   --->   Operation 618 'store' 'store_ln151' <Predicate = (trunc_ln151 == 0)> <Delay = 0.00>
ST_9 : Operation 619 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %in_pool_val_21, i32 %temp_V_4" [AutoEncoder.cpp:151]   --->   Operation 619 'store' 'store_ln151' <Predicate = (trunc_ln151 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.65ns
The critical path consists of the following:
	'alloca' operation ('pool_col') [3]  (0 ns)
	'load' operation ('pool_col_load', AutoEncoder.cpp:115) on local variable 'pool_col' [98]  (0 ns)
	'icmp' operation ('icmp_ln115', AutoEncoder.cpp:115) [102]  (0.721 ns)
	'select' operation ('select_ln114', AutoEncoder.cpp:114) [103]  (0.391 ns)
	'mux' operation ('temp.V', AutoEncoder.cpp:130) [139]  (0.721 ns)
	'icmp' operation ('icmp_ln1698') [147]  (0.991 ns)
	'xor' operation ('xor_ln1698') [148]  (0 ns)
	'select' operation ('temp.V', AutoEncoder.cpp:140) [149]  (0.418 ns)
	'icmp' operation ('icmp_ln1698_1') [151]  (0.991 ns)
	'xor' operation ('xor_ln1698_1') [152]  (0 ns)
	'select' operation ('temp.V', AutoEncoder.cpp:140) [153]  (0.418 ns)

 <State 2>: 4.6ns
The critical path consists of the following:
	'phi' operation ('tmp') with incoming values : ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [124]  (0 ns)
	'icmp' operation ('icmp_ln1698_2') [155]  (0.991 ns)
	'xor' operation ('xor_ln1698_2') [156]  (0 ns)
	'select' operation ('temp.V', AutoEncoder.cpp:140) [157]  (0.418 ns)
	'icmp' operation ('icmp_ln1697') [159]  (0.998 ns)
	'select' operation ('temp.V', AutoEncoder.cpp:145) [160]  (0.356 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'pool3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [162]  (1.84 ns)

 <State 3>: 4.6ns
The critical path consists of the following:
	'phi' operation ('tmp') with incoming values : ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [201]  (0 ns)
	'icmp' operation ('icmp_ln1698_5') [232]  (0.991 ns)
	'xor' operation ('xor_ln1698_5') [233]  (0 ns)
	'select' operation ('temp.V', AutoEncoder.cpp:140) [234]  (0.418 ns)
	'icmp' operation ('icmp_ln1697_1') [236]  (0.998 ns)
	'select' operation ('temp.V', AutoEncoder.cpp:145) [237]  (0.356 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'pool3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [239]  (1.84 ns)

 <State 4>: 4.6ns
The critical path consists of the following:
	'phi' operation ('tmp') with incoming values : ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [277]  (0 ns)
	'icmp' operation ('icmp_ln1698_8') [308]  (0.991 ns)
	'xor' operation ('xor_ln1698_8') [309]  (0 ns)
	'select' operation ('temp.V', AutoEncoder.cpp:140) [310]  (0.418 ns)
	'icmp' operation ('icmp_ln1697_2') [312]  (0.998 ns)
	'select' operation ('temp.V', AutoEncoder.cpp:145) [313]  (0.356 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'pool3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [315]  (1.84 ns)

 <State 5>: 4.6ns
The critical path consists of the following:
	'phi' operation ('tmp') with incoming values : ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [353]  (0 ns)
	'icmp' operation ('icmp_ln1698_11') [384]  (0.991 ns)
	'xor' operation ('xor_ln1698_11') [385]  (0 ns)
	'select' operation ('temp.V', AutoEncoder.cpp:140) [386]  (0.418 ns)
	'icmp' operation ('icmp_ln1697_3') [388]  (0.998 ns)
	'select' operation ('temp.V', AutoEncoder.cpp:145) [389]  (0.356 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'pool3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [391]  (1.84 ns)

 <State 6>: 4.6ns
The critical path consists of the following:
	'phi' operation ('tmp') with incoming values : ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [429]  (0 ns)
	'icmp' operation ('icmp_ln1698_14') [460]  (0.991 ns)
	'xor' operation ('xor_ln1698_14') [461]  (0 ns)
	'select' operation ('temp.V', AutoEncoder.cpp:140) [462]  (0.418 ns)
	'icmp' operation ('icmp_ln1697_4') [464]  (0.998 ns)
	'select' operation ('temp.V', AutoEncoder.cpp:145) [465]  (0.356 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'pool3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [467]  (1.84 ns)

 <State 7>: 4.6ns
The critical path consists of the following:
	'phi' operation ('tmp') with incoming values : ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [505]  (0 ns)
	'icmp' operation ('icmp_ln1698_17') [536]  (0.991 ns)
	'xor' operation ('xor_ln1698_17') [537]  (0 ns)
	'select' operation ('temp.V', AutoEncoder.cpp:140) [538]  (0.418 ns)
	'icmp' operation ('icmp_ln1697_5') [540]  (0.998 ns)
	'select' operation ('temp.V', AutoEncoder.cpp:145) [541]  (0.356 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'pool3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [543]  (1.84 ns)

 <State 8>: 4.6ns
The critical path consists of the following:
	'phi' operation ('tmp') with incoming values : ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [581]  (0 ns)
	'icmp' operation ('icmp_ln1698_20') [612]  (0.991 ns)
	'xor' operation ('xor_ln1698_20') [613]  (0 ns)
	'select' operation ('temp.V', AutoEncoder.cpp:140) [614]  (0.418 ns)
	'icmp' operation ('icmp_ln1697_6') [616]  (0.998 ns)
	'select' operation ('temp.V', AutoEncoder.cpp:145) [617]  (0.356 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'pool3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [619]  (1.84 ns)

 <State 9>: 4.6ns
The critical path consists of the following:
	'phi' operation ('tmp') with incoming values : ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [657]  (0 ns)
	'icmp' operation ('icmp_ln1698_23') [688]  (0.991 ns)
	'xor' operation ('xor_ln1698_23') [689]  (0 ns)
	'select' operation ('temp.V', AutoEncoder.cpp:140) [690]  (0.418 ns)
	'icmp' operation ('icmp_ln1697_7') [692]  (0.998 ns)
	'select' operation ('temp.V', AutoEncoder.cpp:145) [693]  (0.356 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'pool3_out21' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [695]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
