// Seed: 1668589950
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_5(
      .id_0(id_3), .id_1(1), .id_2(1), .id_3(1), .id_4(id_1), .id_5(1), .id_6(1'b0), .id_7(1 / id_2)
  ); module_0(
      id_4, id_3, id_3, id_2
  );
  wire id_6;
  assign id_4 = id_2;
endmodule
