/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_14z;
  reg [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [20:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [35:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [28:0] celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~(in_data[57] & celloutsig_0_1z);
  assign celloutsig_0_16z = ~((celloutsig_0_6z | celloutsig_0_9z[26]) & (celloutsig_0_1z | celloutsig_0_10z[5]));
  assign celloutsig_1_1z = celloutsig_1_0z[4] | ~(in_data[140]);
  assign celloutsig_0_1z = { in_data[33:21], celloutsig_0_0z, celloutsig_0_0z } || { in_data[70:58], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[42:26], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[20:13], celloutsig_0_3z };
  assign celloutsig_0_7z = { in_data[41:35], celloutsig_0_2z } % { 1'h1, celloutsig_0_5z[9:3] };
  assign celloutsig_1_3z = in_data[188:179] % { 1'h1, in_data[145:139], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[168:150], celloutsig_1_3z } * { celloutsig_1_3z[9:2], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_6z = { celloutsig_0_3z[6:2], celloutsig_0_0z, celloutsig_0_0z } != celloutsig_0_3z[10:4];
  assign celloutsig_0_0z = & in_data[94:92];
  assign celloutsig_0_14z = celloutsig_0_3z[2:0] >> celloutsig_0_5z[19:17];
  assign celloutsig_0_10z = { celloutsig_0_9z[23:21], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z } <<< { celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[162:157] >>> in_data[166:161];
  assign celloutsig_0_3z = in_data[25:14] >>> { in_data[64:56], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_4z = ~((in_data[91] & celloutsig_0_1z) | celloutsig_0_0z);
  assign celloutsig_0_8z = ~((celloutsig_0_6z & celloutsig_0_7z[6]) | celloutsig_0_3z[0]);
  assign celloutsig_1_4z = ~((celloutsig_1_1z & celloutsig_1_3z[7]) | celloutsig_1_0z[1]);
  always_latch
    if (clkin_data[32]) celloutsig_0_9z = 36'h000000000;
    else if (!celloutsig_1_6z[3]) celloutsig_0_9z = { in_data[24:15], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z };
  always_latch
    if (clkin_data[32]) celloutsig_0_15z = 11'h000;
    else if (!celloutsig_1_6z[3]) celloutsig_0_15z = { celloutsig_0_14z[2], celloutsig_0_0z, celloutsig_0_10z };
  assign { out_data[128], out_data[96], out_data[42:32], out_data[0] } = { 1'h0, celloutsig_1_6z[3], celloutsig_0_15z, celloutsig_0_16z };
endmodule
