INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ja202/Documents/GitHub/Final-Project/CAN_ID/CAN_ID.srcs/sources_1/new/Can_ID.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Can_ID
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ja202/Documents/GitHub/Final-Project/CAN_ID/CAN_ID.srcs/sim_1/new/Can_ID_SIM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Can_ID_SIM
