Library ieee;
Use std_logic_1164.all;

Entity Controla_delay is
port(
Sample_delay: in unsigned integer;
data_in: in std_logic_vector(25 downto 0);
adress_fifo: in std_logic_vector(16 downto 0);
empty_fifo,full_fifo: in std_logic;
data_out: out std_logic_vector(25 downto 0);
read_fifo,write_fifo: in std_logic);
end Entity;