Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: gcd.def
Notice 0: Design: gcd
Notice 0:     Created 54 pins.
Notice 0:     Created 676 components and 2850 component-terminals.
Notice 0:     Created 579 nets and 1498 connections.
Notice 0: Finished DEF file: gcd.def
[PARAMS] Min routing layer: 1
[PARAMS] Max routing layer: 10
[PARAMS] Global adjustment: 0
[PARAMS] Unidirectional routing: 0
[PARAMS] Grid origin: (-1, -1)
[INFO] #DB Obstructions: 0
[INFO] #DB Obstacles: 2874
[INFO] #DB Macros: 0
[INFO] Found 0 clock nets
[INFO] Minimum degree: 2
[INFO] Maximum degree: 36
[INFO] Processing 8469 obstacles on layer 1

Final usage/overflow report: 

[Overflow Report] Total Usage   : 3332
[Overflow Report] Total Capacity: 149734
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 3332
[INFO] Final number of vias : 1228
[INFO] Final usage 3D       : 7016
[INFO] Total wirelength: 10222 um
[INFO] Num routed nets: 563
No differences found.
