INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/AppData/Roaming/Xilinx/Vivado/project_2/project_2.srcs/sources_1/new/circuito.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circuito'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/AppData/Roaming/Xilinx/Vivado/project_2/project_2.srcs/sources_1/new/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/AppData/Roaming/Xilinx/Vivado/project_2/project_2.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/AppData/Roaming/Xilinx/Vivado/project_2/project_2.srcs/sources_1/new/fpga_basicIO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fpga_basicIO'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/AppData/Roaming/Xilinx/Vivado/project_2/project_2.srcs/sources_1/new/memIN1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemIN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/AppData/Roaming/Xilinx/Vivado/project_2/project_2.srcs/sources_1/new/memOUT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memOUT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krisg/AppData/Roaming/Xilinx/Vivado/project_2/project_2.srcs/sim_1/new/fpga_IO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fpga_basicIO_tb'
