
---------- Begin Simulation Statistics ----------
final_tick                               1145269867000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 333958                       # Simulator instruction rate (inst/s)
host_mem_usage                                4564540                       # Number of bytes of host memory used
host_op_rate                                   507987                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3892.70                       # Real time elapsed on the host
host_tick_rate                               21438789                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000004                       # Number of instructions simulated
sim_ops                                    1977442458                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083455                       # Number of seconds simulated
sim_ticks                                 83454785500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        68493                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        137409                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        69100                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     12491843                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      8191570                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      8222244                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        30674                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      12651426                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS         82834                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         6743                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       402610542                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      200085557                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        69109                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         12093471                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     27187054                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      3609699                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    378875935                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    166395460                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.276961                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.959265                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     67152775     40.36%     40.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     42139522     25.32%     65.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      2422860      1.46%     67.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     11788199      7.08%     74.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8524893      5.12%     79.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1516373      0.91%     80.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2298261      1.38%     81.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3365523      2.02%     83.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     27187054     16.34%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    166395460                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           936085                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        63846                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       378159237                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107274544                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        75958      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    232487734     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       101440      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd        38646      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu        50612      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        58968      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       173446      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       129236      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp           37      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       193257      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv        25397      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        13100      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    107077159     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     38252946     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       197385      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          614      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    378875935                       # Class of committed instruction
system.switch_cpus_1.commit.refs            145528104                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           378875935                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.667638                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.667638                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    106577236                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    383508684                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10348741                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        32556891                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        72344                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     17353592                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107798946                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                1393                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          38317514                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               11476                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          12651426                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        19545280                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           147257962                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         9560                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            253553894                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        144688                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.075798                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     19578443                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      8274404                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.519109                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    166908814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.307567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.331372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      104602430     62.67%     62.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        4242832      2.54%     65.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2358806      1.41%     66.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        4918124      2.95%     69.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        7915092      4.74%     74.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        1195950      0.72%     75.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        1751727      1.05%     76.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6102788      3.66%     79.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       33821065     20.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    166908814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         1890723                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         947567                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                   757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts        88639                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       12196982                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.283237                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          146155761                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         38317496                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        802352                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107924090                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          412                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          696                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     38395686                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    382485426                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    107838265                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       136268                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    381094186                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        20565                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     15666583                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        72344                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     15706076                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        10255                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7028943                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1590                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3537                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           32                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       649522                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       142117                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3537                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        57170                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        31469                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       640206132                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           380910648                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497849                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       318726290                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.282138                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            380957844                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      773990465                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     329384811                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.497817                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.497817                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        90159      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    233975785     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       103538      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        49923      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          287      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu        66555      0.02%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        61644      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       183184      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       198827      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp           38      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       227574      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv        32930      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        15616      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    107601220     28.22%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38320090     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       302086      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         1001      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    381230457                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       1206871                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      2404331                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      1170004                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      1781933                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           1956932                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005133                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        206460     10.55%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            7      0.00%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd         2849      0.15%     10.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt         6685      0.34%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1739130     88.87%     99.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         1703      0.09%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           85      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           13      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    381890359                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    928995216                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    379740644                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    384316348                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        382484204                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       381230457                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1222                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3609408                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        72890                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         1222                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5921644                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    166908814                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.284064                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.169320                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     55196612     33.07%     33.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15210764      9.11%     42.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     26203394     15.70%     57.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     22249649     13.33%     71.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     19192665     11.50%     82.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12442726      7.45%     90.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      9365202      5.61%     95.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      4693960      2.81%     98.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2353842      1.41%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    166908814                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.284054                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          19545290                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  26                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      5222283                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      6253031                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107924090                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     38395686                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     170750139                       # number of misc regfile reads
system.switch_cpus_1.numCycles              166909571                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      18259111                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    527844134                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      2083797                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       17736917                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     31882008                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1635283                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1356257211                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    383050413                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    533360644                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        42467998                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     48427472                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        72344                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     88372435                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        5516382                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2314956                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    777246506                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       101536716                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          521694040                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         765489082                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1494419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4847                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2984965                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4847                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1325139                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        36029                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2648948                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          36029                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                617                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        67988                       # Transaction distribution
system.membus.trans_dist::CleanEvict              503                       # Transaction distribution
system.membus.trans_dist::ReadExReq             68301                       # Transaction distribution
system.membus.trans_dist::ReadExResp            68301                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           617                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       206327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       206327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 206327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      8761984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      8761984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8761984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             68918                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   68918    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               68918                       # Request fanout histogram
system.membus.reqLayer2.occupancy           431112500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          373718250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1145269867000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1145269867000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1145269867000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1145269867000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1145269867000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1145269867000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1145269867000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            768029                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1448560                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           69                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          800154                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3874                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3874                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           722517                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          722516                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        768029                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4479177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4479384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    141880960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              141889792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          758238                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46217344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2252658                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002154                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046360                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2247806     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4852      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2252658                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2218965500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2237651000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            103500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1145269867000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data       166731                       # number of demand (read+write) hits
system.l2.demand_hits::total                   166731                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data       166731                       # number of overall hits
system.l2.overall_hits::total                  166731                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           69                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1323746                       # number of demand (read+write) misses
system.l2.demand_misses::total                1323815                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           69                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1323746                       # number of overall misses
system.l2.overall_misses::total               1323815                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      7464500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  42917712500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      42925177000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      7464500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  42917712500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     42925177000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           69                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1490477                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1490546                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           69                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1490477                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1490546                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.888136                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.888141                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.888136                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.888141                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 108181.159420                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 32421.410527                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 32425.359284                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 108181.159420                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 32421.410527                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 32425.359284                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              722143                       # number of writebacks
system.l2.writebacks::total                    722143                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1323746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1323815                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1323746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1323815                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      6774500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  29680262500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29687037000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      6774500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  29680262500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29687037000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.888136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.888141                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.888136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.888141                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 98181.159420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 22421.418082                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 22425.366838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 98181.159420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 22421.418082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 22425.366838                       # average overall mshr miss latency
system.l2.replacements                         722212                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       726414                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           726414                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       726414                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       726414                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           69                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               69                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           69                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           69                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       601611                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        601611                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         2563                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2563                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         1311                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1311                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3874                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3874                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.338410                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.338410                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         1311                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1311                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     21752500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     21752500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.338410                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.338410                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16592.295957                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16592.295957                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1709                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1709                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       720808                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              720808                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  25674918500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   25674918500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       722517                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            722517                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.997635                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997635                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 35619.635881                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 35619.635881                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       720808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         720808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  18466848500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18466848500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.997635                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997635                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 25619.649754                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 25619.649754                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       165022                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             165022                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           69                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       602938                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           603007                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      7464500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  17242794000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17250258500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           69                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       767960                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         768029                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.785116                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.785136                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 108181.159420                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28597.955345                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28607.061775                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           69                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       602938                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       603007                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      6774500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  11213414000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11220188500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.785116                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.785136                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 98181.159420                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18597.955345                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18607.061775                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1145269867000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.400532                       # Cycle average of tags in use
system.l2.tags.total_refs                     1721298                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    730579                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.356074                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4095.400532                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999854                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          534                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3468                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24606163                       # Number of tag accesses
system.l2.tags.data_accesses                 24606163                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1145269867000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      1254896                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1254896                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      1254896                       # number of overall hits
system.l3.overall_hits::total                 1254896                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           69                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data        68849                       # number of demand (read+write) misses
system.l3.demand_misses::total                  68918                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           69                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data        68849                       # number of overall misses
system.l3.overall_misses::total                 68918                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      6356000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   5912379500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       5918735500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      6356000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   5912379500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      5918735500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           69                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1323745                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1323814                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           69                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1323745                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1323814                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.052011                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.052060                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.052011                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.052060                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 92115.942029                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 85874.587866                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 85880.836646                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 92115.942029                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 85874.587866                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 85880.836646                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               67988                       # number of writebacks
system.l3.writebacks::total                     67988                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           69                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data        68849                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             68918                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           69                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data        68849                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            68918                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      5666000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   5223889500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   5229555500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      5666000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   5223889500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   5229555500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.052011                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.052060                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.052011                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.052060                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 82115.942029                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 75874.587866                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 75880.836646                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 82115.942029                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 75874.587866                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 75880.836646                       # average overall mshr miss latency
system.l3.replacements                         104432                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       722143                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           722143                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       722143                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       722143                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks           85                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            85                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         1311                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 1311                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         1311                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             1311                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       652506                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                652506                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        68301                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               68301                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   5861283000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    5861283000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       720807                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            720807                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.094756                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.094756                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 85815.478544                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 85815.478544                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        68301                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          68301                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   5178273000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   5178273000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.094756                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.094756                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 75815.478544                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 75815.478544                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       602390                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             602390                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           69                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data          548                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total              617                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      6356000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data     51096500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total     57452500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           69                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       602938                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         603007                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.000909                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.001023                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 92115.942029                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 93241.788321                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 93115.883306                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           69                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data          548                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total          617                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5666000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data     45616500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total     51282500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.000909                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.001023                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 82115.942029                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 83241.788321                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 83115.883306                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1145269867000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     9454587                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    137200                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     68.910984                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    2642.459481                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     16944.546900                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  4061.671671                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    13.299999                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  9106.021949                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.080641                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.517107                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.123952                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000406                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.277894                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          779                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         3907                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         2259                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        25737                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  42487600                       # Number of tag accesses
system.l3.tags.data_accesses                 42487600                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1145269867000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            603007                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       790131                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          638124                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            1311                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           1311                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           720807                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          720807                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        603007                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3974073                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    130941248                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          104432                       # Total snoops (count)
system.tol3bus.snoopTraffic                   4351232                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1429557                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.025203                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.156741                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1393528     97.48%     97.48% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  36029      2.52%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1429557                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         2046617000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1986376500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1145269867000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      4406336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4410752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         4416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4351232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4351232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        68849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               68918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        67988                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              67988                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        52915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     52799081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              52851996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        52915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            52915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       52138796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             52138796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       52138796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        52915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     52799081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            104990792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     67967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        69.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     66182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020611526500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3922                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3922                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              219040                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64120                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       68918                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      67988                       # Number of write requests accepted
system.mem_ctrls.readBursts                     68918                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    67988                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2667                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    21                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4150                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1175765250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  331255000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2417971500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17747.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36497.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    35802                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   49983                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 68918                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                67988                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   66019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.392540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.438890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   202.672466                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        28784     59.45%     59.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8132     16.80%     76.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4409      9.11%     85.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2797      5.78%     91.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1589      3.28%     94.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          929      1.92%     96.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          633      1.31%     97.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          693      1.43%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          452      0.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48418                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.892147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.206905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3             381      9.71%      9.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7             112      2.86%     12.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            308      7.85%     20.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           819     20.88%     41.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          1283     32.71%     74.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           408     10.40%     84.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           269      6.86%     91.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31           122      3.11%     94.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            63      1.61%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            59      1.50%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            22      0.56%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            19      0.48%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            10      0.25%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             7      0.18%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             8      0.20%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             8      0.20%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             5      0.13%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             5      0.13%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             2      0.05%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             2      0.05%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             4      0.10%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91             1      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             1      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             2      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::108-111            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3922                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.325854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.284877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.197587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1594     40.64%     40.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               44      1.12%     41.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1830     46.66%     88.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              363      9.26%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      1.61%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               18      0.46%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.18%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3922                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4240064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  170688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4348928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4410752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4351232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        50.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        52.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     52.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83464804000                       # Total gap between requests
system.mem_ctrls.avgGap                     609650.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         4416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      4235648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4348928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 52914.880477405335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 50753806.083415068686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 52111187.800009384751                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           69                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        68849                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        67988                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2815750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   2415155750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1964745652750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     40807.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     35079.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  28898418.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            170774520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             90765015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           229886580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          172969920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6587711520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8156811150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25177743840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40586662545                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        486.331159                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  65273738750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2786680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  15394366750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            174930000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             92977500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           243145560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          181739520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6587711520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8136141240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      25195150080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40611795420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        486.632314                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  65296517750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2786680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  15371587750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1145269867000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382794027                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165825                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     19545184                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1471505036                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382794027                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165825                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     19545184                       # number of overall hits
system.cpu.icache.overall_hits::total      1471505036                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1875                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           96                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1971                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1875                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           96                       # number of overall misses
system.cpu.icache.overall_misses::total          1971                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      9690000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9690000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      9690000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9690000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165825                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     19545280                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1471507007                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165825                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     19545280                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1471507007                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 100937.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4916.286149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 100937.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4916.286149                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            9                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1432                       # number of writebacks
system.cpu.icache.writebacks::total              1432                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           27                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           27                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           69                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           69                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           69                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           69                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      7569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      7569000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7569000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 109695.652174                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 109695.652174                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 109695.652174                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 109695.652174                       # average overall mshr miss latency
system.cpu.icache.replacements                   1432                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382794027                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165825                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     19545184                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1471505036                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1875                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           96                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1971                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      9690000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9690000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165825                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     19545280                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1471507007                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 100937.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4916.286149                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           27                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           69                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      7569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 109695.652174                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 109695.652174                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1145269867000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.991093                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1471506980                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1944                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          756948.034979                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.852084                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     4.139009                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991899                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.008084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       11772058000                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      11772058000                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1145269867000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1145269867000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1145269867000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1145269867000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1145269867000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1145269867000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1145269867000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572869926                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28812711                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    136589540                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        738272177                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572869926                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28812711                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    136589540                       # number of overall hits
system.cpu.dcache.overall_hits::total       738272177                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6119819                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       312322                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      2432841                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8864982                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6119819                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       312322                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      2432841                       # number of overall misses
system.cpu.dcache.overall_misses::total       8864982                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  11013481000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  63441214846                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  74454695846                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  11013481000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  63441214846                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  74454695846                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989745                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125033                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    139022381                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    747137159                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989745                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125033                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    139022381                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    747137159                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010570                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010723                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017500                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011865                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010570                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010723                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017500                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011865                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 35263.225133                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 26077.008257                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8398.741909                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 35263.225133                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 26077.008257                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8398.741909                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       211744                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             11814                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.923142                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           10                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3768513                       # number of writebacks
system.cpu.dcache.writebacks::total           3768513                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       939384                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       939384                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       939384                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       939384                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       312322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1493457                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1805779                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       312322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1493457                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1805779                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10701159000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  47003652846                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  57704811846                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10701159000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  47003652846                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  57704811846                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010723                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010743                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002417                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010723                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010743                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002417                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 34263.225133                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 31473.054026                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31955.633467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 34263.225133                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 31473.054026                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31955.633467                       # average overall mshr miss latency
system.cpu.dcache.replacements                7902658                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423196343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21304849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     99062389                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       543563581                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3224303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       165550                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      1706450                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5096303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4411818000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  35854826000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40266644000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    100768839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    548659884                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007561                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007711                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.016934                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009289                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26649.459378                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21011.354566                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7901.147950                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       938490                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       938490                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       165550                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       767960                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       933510                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4246268000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  20143654000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24389922000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007711                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007621                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25649.459378                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26230.082296                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26127.113796                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149673583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     37527151                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      194708596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2895516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146772                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       726391                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3768679                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6601663000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  27586388846                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  34188051846                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654634                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     38253542                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    198477275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019174                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 44979.035511                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 37977.327426                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9071.627445                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          894                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          894                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146772                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       725497                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       872269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6454891000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  26859998846                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  33314889846                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018965                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 43979.035511                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 37022.894438                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38193.366778                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1145269867000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993620                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           746199173                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7903170                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             94.417705                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   426.611737                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    48.103522                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    37.278362                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.833226                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.093952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.072809                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2996451806                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2996451806                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1145269867000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815094000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 192454773000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
