INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Usuario/Documents/GitHub/SED_BAF/TRABAJO/TRABAJO.srcs/sim_1/new/tb_fdivider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fdivider_tb'
