#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Nov  3 11:55:09 2017
# Process ID: 6200
# Current directory: D:/Experiment-9
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10708 D:\Experiment-9\Experiment 9.xpr
# Log file: D:/Experiment-9/vivado.log
# Journal file: D:/Experiment-9\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Experiment-9/Experiment 9.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 769.695 ; gain = 50.211
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_exp7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_exp7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flags.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Flags
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flip_Flop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_4x1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_4x1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Reg_File.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Sratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/cntr_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cntr_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_2x1_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2x1_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_3x2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_3x2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/stack_pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stack_pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sim_1/new/testbench_exp7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_exp7
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 769.879 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a2a922147ac14461947d824a5b85eb56 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_exp7_behav xil_defaultlib.testbench_exp7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3x2 [mux_3x2_default]
Compiling architecture behavioral of entity xil_defaultlib.cntr_10bit [cntr_10bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1_1bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_4x1_8bit [mux_4x1_8bit_default]
Compiling architecture gen_ram of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_10bit [mux_2x1_10bit_default]
Compiling architecture my_count of entity xil_defaultlib.stack_pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_exp7
Built simulation snapshot testbench_exp7_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Experiment-9/Experiment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Experiment-9/Experiment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Fri Nov  3 11:56:56 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 769.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_exp7_behav -key {Behavioral:sim_1:Functional:testbench_exp7} -tclbatch {testbench_exp7.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source testbench_exp7.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 789.305 ; gain = 19.426
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_exp7_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:06 . Memory (MB): peak = 789.305 ; gain = 19.426
add_wave {{/testbench_exp7/RAT/MCU/my_regfile}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 807.848 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_exp7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_exp7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flags.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Flags
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flip_Flop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_4x1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_4x1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Reg_File.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Sratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/cntr_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cntr_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_2x1_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2x1_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_3x2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_3x2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/stack_pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stack_pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sim_1/new/testbench_exp7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_exp7
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 807.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 807.848 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a2a922147ac14461947d824a5b85eb56 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_exp7_behav xil_defaultlib.testbench_exp7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3x2 [mux_3x2_default]
Compiling architecture behavioral of entity xil_defaultlib.cntr_10bit [cntr_10bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1_1bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_4x1_8bit [mux_4x1_8bit_default]
Compiling architecture gen_ram of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_10bit [mux_2x1_10bit_default]
Compiling architecture my_count of entity xil_defaultlib.stack_pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_exp7
Built simulation snapshot testbench_exp7_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 807.848 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:55 . Memory (MB): peak = 807.848 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 807.848 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:01:40 . Memory (MB): peak = 807.848 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 807.848 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_exp7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_exp7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flags.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Flags
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flip_Flop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_4x1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_4x1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Reg_File.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Sratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/cntr_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cntr_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_2x1_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2x1_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_3x2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_3x2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/stack_pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stack_pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sim_1/new/testbench_exp7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_exp7
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 807.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 807.848 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a2a922147ac14461947d824a5b85eb56 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_exp7_behav xil_defaultlib.testbench_exp7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3x2 [mux_3x2_default]
Compiling architecture behavioral of entity xil_defaultlib.cntr_10bit [cntr_10bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1_1bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_4x1_8bit [mux_4x1_8bit_default]
Compiling architecture gen_ram of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_10bit [mux_2x1_10bit_default]
Compiling architecture my_count of entity xil_defaultlib.stack_pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_exp7
Built simulation snapshot testbench_exp7_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 807.848 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 807.848 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 807.848 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:22 . Memory (MB): peak = 807.848 ; gain = 0.000
add_wave {{/testbench_exp7/RAT/MCU/my_flags}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 807.848 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_exp7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_exp7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flags.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Flags
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flip_Flop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_4x1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_4x1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Reg_File.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Sratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/cntr_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cntr_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_2x1_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2x1_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_3x2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_3x2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/stack_pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stack_pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sim_1/new/testbench_exp7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_exp7
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 807.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 807.848 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a2a922147ac14461947d824a5b85eb56 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_exp7_behav xil_defaultlib.testbench_exp7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3x2 [mux_3x2_default]
Compiling architecture behavioral of entity xil_defaultlib.cntr_10bit [cntr_10bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1_1bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_4x1_8bit [mux_4x1_8bit_default]
Compiling architecture gen_ram of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_10bit [mux_2x1_10bit_default]
Compiling architecture my_count of entity xil_defaultlib.stack_pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_exp7
Built simulation snapshot testbench_exp7_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 807.848 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 807.848 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 807.848 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:30 . Memory (MB): peak = 807.848 ; gain = 0.000
add_wave {{/testbench_exp7/RAT/MCU/my_PC}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 812.008 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_exp7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_exp7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flags.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Flags
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flip_Flop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_4x1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_4x1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Reg_File.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Sratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/cntr_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cntr_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_2x1_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2x1_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_3x2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_3x2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/stack_pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stack_pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sim_1/new/testbench_exp7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_exp7
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 812.008 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 812.008 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a2a922147ac14461947d824a5b85eb56 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_exp7_behav xil_defaultlib.testbench_exp7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3x2 [mux_3x2_default]
Compiling architecture behavioral of entity xil_defaultlib.cntr_10bit [cntr_10bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1_1bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_4x1_8bit [mux_4x1_8bit_default]
Compiling architecture gen_ram of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_10bit [mux_2x1_10bit_default]
Compiling architecture my_count of entity xil_defaultlib.stack_pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_exp7
Built simulation snapshot testbench_exp7_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 812.008 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '45' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:48 . Memory (MB): peak = 812.008 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 812.008 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:48 . Memory (MB): peak = 812.008 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 816.191 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_exp7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_exp7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flags.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Flags
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flip_Flop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_4x1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_4x1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Reg_File.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Sratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/cntr_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cntr_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_2x1_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2x1_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_3x2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_3x2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/stack_pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stack_pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sim_1/new/testbench_exp7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_exp7
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 816.191 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 816.191 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a2a922147ac14461947d824a5b85eb56 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_exp7_behav xil_defaultlib.testbench_exp7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3x2 [mux_3x2_default]
Compiling architecture behavioral of entity xil_defaultlib.cntr_10bit [cntr_10bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1_1bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_4x1_8bit [mux_4x1_8bit_default]
Compiling architecture gen_ram of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_10bit [mux_2x1_10bit_default]
Compiling architecture my_count of entity xil_defaultlib.stack_pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_exp7
Built simulation snapshot testbench_exp7_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 816.191 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '45' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:46 . Memory (MB): peak = 816.191 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 816.191 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:01:41 . Memory (MB): peak = 816.191 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 826.746 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_exp7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_exp7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flags.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Flags
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flip_Flop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_4x1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_4x1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Reg_File.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Sratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/cntr_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cntr_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_2x1_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2x1_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_3x2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_3x2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/stack_pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stack_pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sim_1/new/testbench_exp7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_exp7
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 826.746 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 826.746 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a2a922147ac14461947d824a5b85eb56 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_exp7_behav xil_defaultlib.testbench_exp7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3x2 [mux_3x2_default]
Compiling architecture behavioral of entity xil_defaultlib.cntr_10bit [cntr_10bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1_1bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_4x1_8bit [mux_4x1_8bit_default]
Compiling architecture gen_ram of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_10bit [mux_2x1_10bit_default]
Compiling architecture my_count of entity xil_defaultlib.stack_pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_exp7
Built simulation snapshot testbench_exp7_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 826.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 826.746 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 826.746 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:01:25 . Memory (MB): peak = 826.746 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 826.746 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_exp7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_exp7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flags.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Flags
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flip_Flop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_4x1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_4x1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Reg_File.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Sratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/cntr_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cntr_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_2x1_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2x1_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_3x2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_3x2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/stack_pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stack_pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sim_1/new/testbench_exp7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_exp7
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 826.746 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 826.746 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a2a922147ac14461947d824a5b85eb56 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_exp7_behav xil_defaultlib.testbench_exp7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3x2 [mux_3x2_default]
Compiling architecture behavioral of entity xil_defaultlib.cntr_10bit [cntr_10bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1_1bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_4x1_8bit [mux_4x1_8bit_default]
Compiling architecture gen_ram of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_10bit [mux_2x1_10bit_default]
Compiling architecture my_count of entity xil_defaultlib.stack_pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_exp7
Built simulation snapshot testbench_exp7_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 826.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '43' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 826.746 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 826.746 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:01:47 . Memory (MB): peak = 826.746 ; gain = 0.000
add_wave {{/testbench_exp7/RAT/MCU/my_flags}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 826.746 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_exp7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_exp7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flags.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Flags
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flip_Flop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_4x1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_4x1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Reg_File.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Sratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/cntr_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cntr_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_2x1_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2x1_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_3x2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_3x2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/stack_pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stack_pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sim_1/new/testbench_exp7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_exp7
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 826.746 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 826.746 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a2a922147ac14461947d824a5b85eb56 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_exp7_behav xil_defaultlib.testbench_exp7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3x2 [mux_3x2_default]
Compiling architecture behavioral of entity xil_defaultlib.cntr_10bit [cntr_10bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1_1bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_4x1_8bit [mux_4x1_8bit_default]
Compiling architecture gen_ram of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_10bit [mux_2x1_10bit_default]
Compiling architecture my_count of entity xil_defaultlib.stack_pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_exp7
Built simulation snapshot testbench_exp7_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 826.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:31 . Memory (MB): peak = 826.746 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 826.746 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:01:22 . Memory (MB): peak = 826.746 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 826.746 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_exp7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_exp7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flags.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Flags
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flip_Flop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_4x1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_4x1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Reg_File.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Sratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/cntr_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cntr_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_2x1_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2x1_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_3x2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_3x2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/stack_pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stack_pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sim_1/new/testbench_exp7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_exp7
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 826.746 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 826.746 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a2a922147ac14461947d824a5b85eb56 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_exp7_behav xil_defaultlib.testbench_exp7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3x2 [mux_3x2_default]
Compiling architecture behavioral of entity xil_defaultlib.cntr_10bit [cntr_10bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1_1bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_4x1_8bit [mux_4x1_8bit_default]
Compiling architecture gen_ram of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_10bit [mux_2x1_10bit_default]
Compiling architecture my_count of entity xil_defaultlib.stack_pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_exp7
Built simulation snapshot testbench_exp7_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 826.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 826.746 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 826.746 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:27 . Memory (MB): peak = 826.746 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 836.074 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_exp7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_exp7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flags.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Flags
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flip_Flop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_4x1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_4x1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Reg_File.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Sratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/cntr_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cntr_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_2x1_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2x1_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_3x2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_3x2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/stack_pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stack_pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sim_1/new/testbench_exp7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_exp7
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 836.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 836.074 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a2a922147ac14461947d824a5b85eb56 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_exp7_behav xil_defaultlib.testbench_exp7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3x2 [mux_3x2_default]
Compiling architecture behavioral of entity xil_defaultlib.cntr_10bit [cntr_10bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1_1bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_4x1_8bit [mux_4x1_8bit_default]
Compiling architecture gen_ram of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_10bit [mux_2x1_10bit_default]
Compiling architecture my_count of entity xil_defaultlib.stack_pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_exp7
Built simulation snapshot testbench_exp7_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 836.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 836.074 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 836.074 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:01:27 . Memory (MB): peak = 836.074 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 836.074 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_exp7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_exp7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flags.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Flags
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flip_Flop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_4x1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_4x1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Reg_File.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Sratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/cntr_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cntr_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_2x1_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2x1_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_3x2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_3x2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/stack_pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stack_pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sim_1/new/testbench_exp7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_exp7
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 836.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 836.074 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a2a922147ac14461947d824a5b85eb56 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_exp7_behav xil_defaultlib.testbench_exp7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3x2 [mux_3x2_default]
Compiling architecture behavioral of entity xil_defaultlib.cntr_10bit [cntr_10bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1_1bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_4x1_8bit [mux_4x1_8bit_default]
Compiling architecture gen_ram of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_10bit [mux_2x1_10bit_default]
Compiling architecture my_count of entity xil_defaultlib.stack_pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_exp7
Built simulation snapshot testbench_exp7_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 836.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:31 . Memory (MB): peak = 836.074 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 836.074 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:01:23 . Memory (MB): peak = 836.074 ; gain = 0.000
add_wave {{/testbench_exp7/RAT/MCU/my_cu}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 836.074 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_exp7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_exp7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flags.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Flags
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Flip_Flop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_2x1_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2x1_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Mux_4x1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_4x1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Rat_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Reg_File.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/Sratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/cntr_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cntr_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_2x1_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2x1_10bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/mux_3x2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_3x2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sources_1/new/stack_pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stack_pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Experiment-9/Experiment 9.srcs/sim_1/new/testbench_exp7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_exp7
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 836.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 836.074 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Experiment-9/Experiment 9.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a2a922147ac14461947d824a5b85eb56 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_exp7_behav xil_defaultlib.testbench_exp7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_3x2 [mux_3x2_default]
Compiling architecture behavioral of entity xil_defaultlib.cntr_10bit [cntr_10bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2x1_1bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_4x1_8bit [mux_4x1_8bit_default]
Compiling architecture gen_ram of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2x1_10bit [mux_2x1_10bit_default]
Compiling architecture my_count of entity xil_defaultlib.stack_pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_exp7
Built simulation snapshot testbench_exp7_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 836.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 836.074 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 836.074 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:35 . Memory (MB): peak = 836.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 859.004 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 12:59:09 2017...
