; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_convolution_relu_threshold_backward_6(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, i32 %8) local_unnamed_addr !dbg !7 {
  %10 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %11 = shl i32 %10, 8, !dbg !11
  %12 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %13 = shl i32 %12, 1, !dbg !12
  %14 = and i32 %13, 254, !dbg !12
  %15 = or disjoint i32 %11, %14, !dbg !13
  %16 = icmp slt i32 %15, 256, !dbg !14
  %17 = sext i32 %15 to i64, !dbg !15
  %18 = getelementptr float, ptr addrspace(1) %0, i64 %17, !dbg !15
  %19 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %18, i1 %16) #3, !dbg !16
  %20 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %1, i1 true) #3, !dbg !17
  %21 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %2, i1 true) #3, !dbg !18
  %22 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %3, i1 true) #3, !dbg !19
  %23 = bitcast i32 %22 to float, !dbg !19
  %24 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %4, i1 true) #3, !dbg !20
  %25 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %5, i1 true) #3, !dbg !21
  %26 = fadd float %23, 0x3EE4F8B580000000, !dbg !22
  %27 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !23
  %.not.i = icmp eq i32 %27, 0, !dbg !23
  %28 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !23
  %.not1.i = icmp eq i32 %28, 0, !dbg !23
  br i1 %.not.i, label %34, label %29, !dbg !23

29:                                               ; preds = %9
  br i1 %.not1.i, label %32, label %30, !dbg !23

30:                                               ; preds = %29
  %31 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %26) #3, !dbg !23
  br label %__nv_sqrtf.exit, !dbg !23

32:                                               ; preds = %29
  %33 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %26) #3, !dbg !23
  br label %__nv_sqrtf.exit, !dbg !23

34:                                               ; preds = %9
  br i1 %.not1.i, label %37, label %35, !dbg !23

35:                                               ; preds = %34
  %36 = tail call float @llvm.nvvm.sqrt.rn.f(float %26) #3, !dbg !23
  br label %__nv_sqrtf.exit, !dbg !23

37:                                               ; preds = %34
  %38 = tail call float @llvm.nvvm.sqrt.approx.f(float %26) #3, !dbg !23
  br label %__nv_sqrtf.exit, !dbg !23

__nv_sqrtf.exit:                                  ; preds = %30, %32, %35, %37
  %.0.i = phi float [ %31, %30 ], [ %33, %32 ], [ %36, %35 ], [ %38, %37 ], !dbg !23
  %39 = extractvalue { i32, i32 } %19, 1, !dbg !16
  %40 = bitcast i32 %39 to float, !dbg !16
  %41 = bitcast i32 %20 to float, !dbg !17
  %42 = fadd float %40, %41, !dbg !24
  %43 = bitcast i32 %21 to float, !dbg !18
  %44 = fsub float %42, %43, !dbg !25
  %45 = extractvalue { i32, i32 } %19, 0, !dbg !16
  %46 = bitcast i32 %45 to float, !dbg !16
  %47 = fadd float %46, %41, !dbg !24
  %48 = fsub float %47, %43, !dbg !25
  %49 = bitcast i32 %25 to float, !dbg !21
  %50 = bitcast i32 %24 to float, !dbg !20
  %51 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !26
  %52 = fmul float %48, %51, !dbg !27
  %53 = fmul float %44, %51, !dbg !27
  %54 = fmul float %52, %50, !dbg !28
  %55 = fmul float %53, %50, !dbg !28
  %56 = fadd float %54, %49, !dbg !29
  %57 = fadd float %55, %49, !dbg !29
  %58 = fcmp olt float %56, 0.000000e+00, !dbg !30
  %59 = fcmp olt float %57, 0.000000e+00, !dbg !30
  %60 = select i1 %58, float 0.000000e+00, float %56, !dbg !34
  %61 = select i1 %59, float 0.000000e+00, float %57, !dbg !34
  %62 = fcmp ole float %60, 0.000000e+00, !dbg !35
  %63 = fcmp ole float %61, 0.000000e+00, !dbg !35
  %64 = bitcast float %47 to i32, !dbg !36
  %65 = bitcast float %42 to i32, !dbg !36
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %64, i32 %65, ptr addrspace(1) %18, i1 %16) #3, !dbg !36
  %66 = getelementptr float, ptr addrspace(1) %6, i64 %17, !dbg !37
  %67 = bitcast float %60 to i32, !dbg !38
  %68 = bitcast float %61 to i32, !dbg !38
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %67, i32 %68, ptr addrspace(1) %66, i1 %16) #3, !dbg !38
  %69 = getelementptr i1, ptr addrspace(1) %7, i64 %17, !dbg !39
  %70 = zext i1 %62 to i8, !dbg !40
  %71 = zext i1 %63 to i8, !dbg !40
  %72 = insertelement <2 x i8> poison, i8 %70, i64 0, !dbg !40
  %73 = insertelement <2 x i8> %72, i8 %71, i64 1, !dbg !40
  %74 = bitcast <2 x i8> %73 to i16, !dbg !40
  tail call void asm sideeffect "@$2 st.global.b16 [ $1 + 0 ], { $0 };", "c,l,b"(i16 %74, ptr addrspace(1) %69, i1 %16) #3, !dbg !40
  ret void, !dbg !41
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c33vswqrvkzkc72os742hmdqdexbcetpy5iuuuaycl6ub6vduens.py", directory: "inductor_cache/33")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_convolution_relu_threshold_backward_6, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_convolution_relu_threshold_backward_6, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_convolution_relu_threshold_backward_6", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_convolution_relu_threshold_backward_6", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 34, scope: !7)
!16 = !DILocation(line: 25, column: 39, scope: !7)
!17 = !DILocation(line: 26, column: 19, scope: !7)
!18 = !DILocation(line: 28, column: 19, scope: !7)
!19 = !DILocation(line: 30, column: 19, scope: !7)
!20 = !DILocation(line: 32, column: 20, scope: !7)
!21 = !DILocation(line: 34, column: 20, scope: !7)
!22 = !DILocation(line: 39, column: 19, scope: !7)
!23 = !DILocation(line: 40, column: 27, scope: !7)
!24 = !DILocation(line: 36, column: 18, scope: !7)
!25 = !DILocation(line: 37, column: 18, scope: !7)
!26 = !DILocation(line: 42, column: 20, scope: !7)
!27 = !DILocation(line: 45, column: 19, scope: !7)
!28 = !DILocation(line: 46, column: 20, scope: !7)
!29 = !DILocation(line: 47, column: 20, scope: !7)
!30 = !DILocation(line: 118, column: 15, scope: !31, inlinedAt: !33)
!31 = distinct !DILexicalBlockFile(scope: !7, file: !32, discriminator: 0)
!32 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!33 = !DILocation(line: 49, column: 42, scope: !7)
!34 = !DILocation(line: 121, column: 29, scope: !31, inlinedAt: !33)
!35 = !DILocation(line: 51, column: 21, scope: !7)
!36 = !DILocation(line: 52, column: 39, scope: !7)
!37 = !DILocation(line: 53, column: 25, scope: !7)
!38 = !DILocation(line: 53, column: 37, scope: !7)
!39 = !DILocation(line: 54, column: 25, scope: !7)
!40 = !DILocation(line: 54, column: 37, scope: !7)
!41 = !DILocation(line: 54, column: 4, scope: !7)
