// Seed: 2919382634
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always id_4 = id_9;
  wire id_10;
  assign id_8 = 1;
  wire id_11 = id_2;
  wire id_12;
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input  wor  id_0,
    output wire id_1,
    output wand id_2,
    input  tri0 id_3,
    input  tri0 id_4
);
  id_6 :
  assert property (@(1) id_3)
  else id_2 = 1;
  wand id_7;
  assign id_2 = id_7;
  wire id_8, id_9;
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9, id_8, id_9, id_8
  );
  tri0 id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  wire id_19;
  assign {id_13} = id_3;
  wire id_20;
endmodule
