0x0001: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0006: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0019: jmp_imm:
	pc += 0x1, opcode= 0x08
0x001e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0028: jmp_imm:
	pc += 0x1, opcode= 0x08
0x002d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0030: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0033: mov_imm:
	regs[5] = 0x3fea5dd2, opcode= 0x0a
0x003a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x003f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0042: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0046: jmp_imm:
	pc += 0x1, opcode= 0x08
0x004b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x004e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0051: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0054: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0058: jmp_imm:
	pc += 0x1, opcode= 0x08
0x005d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0060: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0064: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0069: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x006c: mov_imm:
	regs[5] = 0xb0c4ac2, opcode= 0x0a
0x0072: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0075: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0078: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x007e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0084: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0087: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x008a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x008d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0090: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0093: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0097: jmp_imm:
	pc += 0x1, opcode= 0x08
0x009c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x009f: mov_imm:
	regs[5] = 0xe1a3320, opcode= 0x0a
0x00a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x00a9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00ae: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x00b1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x00b4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x00b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x00ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x00bd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x00c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x00c3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x00c6: mov_imm:
	regs[5] = 0x158511ce, opcode= 0x0a
0x00cd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x00d5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x00d9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00de: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x00e4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x00eb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00f0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x00f3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x00f7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x00ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0102: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0105: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0108: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x010b: mov_imm:
	regs[5] = 0xaa9718a9, opcode= 0x0a
0x0111: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0114: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0117: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x011a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x011d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0120: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0123: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0127: jmp_imm:
	pc += 0x1, opcode= 0x08
0x012c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0130: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0135: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0139: jmp_imm:
	pc += 0x1, opcode= 0x08
0x013e: mov_imm:
	regs[5] = 0x6022b493, opcode= 0x0a
0x0145: jmp_imm:
	pc += 0x1, opcode= 0x08
0x014a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x014d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0150: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0156: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x015c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x015f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0163: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0168: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x016c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0171: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0174: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0177: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x017a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x017d: mov_imm:
	regs[5] = 0x699cba0e, opcode= 0x0a
0x0183: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0186: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0189: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x018c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x018f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0192: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0196: jmp_imm:
	pc += 0x1, opcode= 0x08
0x019b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x019e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x01a1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x01a5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01aa: mov_imm:
	regs[5] = 0xb8683efa, opcode= 0x0a
0x01b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x01b3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x01b7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01bc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x01c2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x01c8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x01cc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01d1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x01d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x01d8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x01e0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x01e4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x01ed: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01f2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x01f5: mov_imm:
	regs[5] = 0xa5709cbc, opcode= 0x0a
0x01fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x01fe: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0201: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0204: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0207: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x020a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x020d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0210: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0213: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0217: jmp_imm:
	pc += 0x1, opcode= 0x08
0x021c: mov_imm:
	regs[5] = 0x2eced373, opcode= 0x0a
0x0222: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0225: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0228: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x022e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0234: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0238: jmp_imm:
	pc += 0x1, opcode= 0x08
0x023d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0240: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0243: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0246: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0249: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x024c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x024f: mov_imm:
	regs[5] = 0xdf3cc471, opcode= 0x0a
0x0255: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0259: jmp_imm:
	pc += 0x1, opcode= 0x08
0x025e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0262: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0267: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x026b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0270: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0273: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0276: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0279: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x027c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0280: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0285: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0288: mov_imm:
	regs[5] = 0x802089d6, opcode= 0x0a
0x028e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0292: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0297: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x029a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x02a1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02a6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x02ad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02b2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x02b6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02bb: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x02be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x02c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x02c4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x02c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x02ca: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x02cd: mov_imm:
	regs[5] = 0x43dffdc1, opcode= 0x0a
0x02d4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x02dc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x02df: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x02e2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x02e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x02e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x02ec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02f1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x02f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x02f7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x02fa: mov_imm:
	regs[5] = 0x43275176, opcode= 0x0a
0x0300: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0304: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0309: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x030d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0312: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0318: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x031e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0321: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0324: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0327: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x032a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x032d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0330: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0333: mov_imm:
	regs[5] = 0xdd11d304, opcode= 0x0a
0x033a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x033f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0342: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0345: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0349: jmp_imm:
	pc += 0x1, opcode= 0x08
0x034e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0351: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0354: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0357: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x035b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0360: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0364: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0369: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x036d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0372: mov_imm:
	regs[5] = 0xce8bc38b, opcode= 0x0a
0x0379: jmp_imm:
	pc += 0x1, opcode= 0x08
0x037e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0381: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0385: jmp_imm:
	pc += 0x1, opcode= 0x08
0x038a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0390: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0396: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0399: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x039c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x039f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x03a2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x03a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x03a8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x03ab: mov_imm:
	regs[5] = 0xf998218b, opcode= 0x0a
0x03b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x03b4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x03b7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x03bb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03c0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x03c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x03c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x03c9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x03cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x03cf: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x03d2: mov_imm:
	regs[5] = 0xba566bef, opcode= 0x0a
0x03d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x03db: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x03de: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x03e4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x03ea: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x03ed: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x03f1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x03f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x03fd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0402: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0406: jmp_imm:
	pc += 0x1, opcode= 0x08
0x040b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x040e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0411: mov_imm:
	regs[5] = 0xb51b0633, opcode= 0x0a
0x0417: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x041a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x041d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0420: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0423: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0427: jmp_imm:
	pc += 0x1, opcode= 0x08
0x042c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x042f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0432: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0436: jmp_imm:
	pc += 0x1, opcode= 0x08
0x043b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x043e: mov_imm:
	regs[5] = 0xaeef7b0b, opcode= 0x0a
0x0445: jmp_imm:
	pc += 0x1, opcode= 0x08
0x044a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x044e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0453: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0456: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x045c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0462: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0465: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0468: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x046c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0471: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0475: jmp_imm:
	pc += 0x1, opcode= 0x08
0x047a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x047d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0481: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0486: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0489: mov_imm:
	regs[5] = 0xbfac5e95, opcode= 0x0a
0x048f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0493: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0498: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x049b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x049e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x04a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x04a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x04a8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04ad: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x04b1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x04b9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x04bc: mov_imm:
	regs[5] = 0x75a03011, opcode= 0x0a
0x04c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x04c5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x04c8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x04ce: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x04d4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x04d7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x04db: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x04e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x04e6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x04ea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x04f2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x04f5: mov_imm:
	regs[5] = 0xd77fc505, opcode= 0x0a
0x04fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x04fe: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0501: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0504: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0507: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x050a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x050d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0510: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0513: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0517: jmp_imm:
	pc += 0x1, opcode= 0x08
0x051c: mov_imm:
	regs[5] = 0x6d8d1ff3, opcode= 0x0a
0x0522: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0525: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0528: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x052e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0534: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0537: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x053a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x053d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0540: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0544: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0549: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x054d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0552: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0555: mov_imm:
	regs[5] = 0x81417406, opcode= 0x0a
0x055b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x055e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0561: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0565: jmp_imm:
	pc += 0x1, opcode= 0x08
0x056a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x056e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0573: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0576: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0579: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x057c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x057f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0582: mov_imm:
	regs[5] = 0x1b023af3, opcode= 0x0a
0x0588: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x058b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x058f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0594: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x059a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x05a0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x05a3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x05a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x05a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x05ac: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x05af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x05b2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x05b6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05bb: mov_imm:
	regs[5] = 0xfc39880, opcode= 0x0a
0x05c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x05c5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05ca: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x05cd: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x05d0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x05d4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x05dd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x05e6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05eb: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x05ef: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x05f7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x05fb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0600: mov_imm:
	regs[5] = 0x2c971cc8, opcode= 0x0a
0x0606: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x060a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x060f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0612: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0618: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x061e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0621: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0624: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0627: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x062a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x062d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0631: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0636: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x063a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x063f: mov_imm:
	regs[5] = 0x11b3da9e, opcode= 0x0a
0x0645: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0648: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x064c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0651: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0655: jmp_imm:
	pc += 0x1, opcode= 0x08
0x065a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x065d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0661: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0666: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0669: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x066c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x066f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0672: mov_imm:
	regs[5] = 0xfb42ffb2, opcode= 0x0a
0x0678: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x067b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x067e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0684: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x068a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x068d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0690: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0693: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0696: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0699: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x069c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x069f: mov_imm:
	regs[5] = 0x107a43d2, opcode= 0x0a
0x06a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x06a8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x06ab: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x06ae: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x06b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x06b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x06b7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x06ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x06bd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x06c1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06c6: mov_imm:
	regs[5] = 0xaaa4813, opcode= 0x0a
0x06cd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x06d5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x06d8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x06de: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x06e4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x06e7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x06ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x06ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x06f1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06f6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x06f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x06fc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x06ff: mov_imm:
	regs[5] = 0xef08f70, opcode= 0x0a
0x0706: jmp_imm:
	pc += 0x1, opcode= 0x08
0x070b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x070e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0712: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0717: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x071a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x071d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0720: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0723: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0726: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0729: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x072d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0732: mov_imm:
	regs[5] = 0xe93cd9b9, opcode= 0x0a
0x0738: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x073b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x073e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0744: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x074a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x074e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0753: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0756: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0759: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x075c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x075f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0762: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0765: mov_imm:
	regs[5] = 0x16f3ee08, opcode= 0x0a
0x076b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x076e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0771: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0774: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0777: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x077a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x077d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0780: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0783: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0786: mov_imm:
	regs[5] = 0x195819ae, opcode= 0x0a
0x078d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0792: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0795: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0798: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x079e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x07a5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07aa: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x07ad: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x07b1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x07b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x07bc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x07bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x07c3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07c8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x07cb: mov_imm:
	regs[5] = 0xdc5c1233, opcode= 0x0a
0x07d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x07d4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x07d7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x07da: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x07dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x07e1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x07e9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x07ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x07ef: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x07f2: mov_imm:
	regs[5] = 0xa16a6b51, opcode= 0x0a
0x07f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x07fb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x07fe: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0804: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x080a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x080e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0813: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0817: jmp_imm:
	pc += 0x1, opcode= 0x08
0x081c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x081f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0822: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0826: jmp_imm:
	pc += 0x1, opcode= 0x08
0x082b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x082e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0831: mov_imm:
	regs[5] = 0xf54388d5, opcode= 0x0a
0x0837: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x083b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0840: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0843: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0846: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0849: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x084c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0850: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0855: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0858: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x085b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x085e: mov_imm:
	regs[5] = 0x22239647, opcode= 0x0a
0x0864: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0867: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x086a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0870: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0877: jmp_imm:
	pc += 0x1, opcode= 0x08
0x087c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x087f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0883: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0888: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x088c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0891: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0894: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0898: jmp_imm:
	pc += 0x1, opcode= 0x08
0x089d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x08a1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08a6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x08a9: mov_imm:
	regs[5] = 0x1702cf16, opcode= 0x0a
0x08af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x08b2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x08b5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x08b9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08be: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x08c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x08c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x08c7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x08ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x08cd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x08d0: mov_imm:
	regs[5] = 0x77d313f0, opcode= 0x0a
0x08d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x08da: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08df: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x08e2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x08e9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08ee: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x08f4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x08f7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x08fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x08fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0901: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0906: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0909: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x090d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0912: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0915: mov_imm:
	regs[5] = 0xa15c8df6, opcode= 0x0a
0x091b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x091e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0922: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0927: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x092a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x092e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0933: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0936: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0939: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x093c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x093f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0942: mov_imm:
	regs[5] = 0xf96359a0, opcode= 0x0a
0x0949: jmp_imm:
	pc += 0x1, opcode= 0x08
0x094e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0951: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0954: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x095a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0960: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0963: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0966: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0969: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x096c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x096f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0972: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0975: mov_imm:
	regs[5] = 0x470ea599, opcode= 0x0a
0x097c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0981: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0984: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0987: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x098b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0990: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0993: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0996: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0999: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x099d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x09a6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09ab: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x09ae: mov_imm:
	regs[5] = 0x3da545fa, opcode= 0x0a
0x09b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x09b7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x09ba: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x09c1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09c6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x09cc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x09d0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09d5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x09d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x09db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x09de: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x09e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x09e4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x09e7: mov_imm:
	regs[5] = 0x472d666a, opcode= 0x0a
0x09ee: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x09f6: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x09f9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x09fc: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x09ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0a02: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0a06: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a0b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0a0f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a17: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0a1a: mov_imm:
	regs[5] = 0x5f3c6002, opcode= 0x0a
0x0a20: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a23: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0a27: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a2c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0a33: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a38: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0a3e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0a41: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0a44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0a47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0a4a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0a4e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a56: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0a5a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a5f: mov_imm:
	regs[5] = 0xcc8a1991, opcode= 0x0a
0x0a65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a68: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0a6b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0a6e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0a71: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0a74: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0a77: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0a7a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a7d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0a80: mov_imm:
	regs[5] = 0x4584c9a0, opcode= 0x0a
0x0a87: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a8f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0a92: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0a99: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a9e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0aa4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0aa7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0aaa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0aae: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ab3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0ab6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0aba: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0abf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ac3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ac8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0acc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ad1: mov_imm:
	regs[5] = 0xe7105b16, opcode= 0x0a
0x0ad8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0add: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ae0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0ae3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0ae7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0aec: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0aef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0af2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0af5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0af8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0afb: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0afe: mov_imm:
	regs[5] = 0x4d6f5411, opcode= 0x0a
0x0b04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b07: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0b0a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0b11: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b16: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0b1c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0b1f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0b22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0b25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0b28: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0b2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b2f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b34: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0b37: mov_imm:
	regs[5] = 0xb205fc3a, opcode= 0x0a
0x0b3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b41: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b46: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0b4a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b4f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0b52: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0b55: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0b58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0b5b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0b5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b61: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0b65: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b6a: mov_imm:
	regs[5] = 0xf550ffdc, opcode= 0x0a
0x0b70: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b73: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0b76: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0b7d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b82: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0b88: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0b8c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b91: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0b94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0b98: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0ba0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0ba3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ba7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bac: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0baf: mov_imm:
	regs[5] = 0xefedb74d, opcode= 0x0a
0x0bb6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bbb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0bbf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bc4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0bc7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0bcb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bd0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0bd3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0bd6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0bd9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0bdd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0be2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0be5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0be8: mov_imm:
	regs[5] = 0xa4845b16, opcode= 0x0a
0x0bee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0bf1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0bf4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0bfa: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0c00: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0c04: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c09: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0c0d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0c15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0c18: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0c1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c1e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0c21: mov_imm:
	regs[5] = 0x9234ee6, opcode= 0x0a
0x0c28: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c30: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0c33: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0c36: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0c39: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0c3d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0c45: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0c48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c4b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0c4e: mov_imm:
	regs[5] = 0x9f5fcb8f, opcode= 0x0a
0x0c54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c57: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0c5a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0c60: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0c66: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0c69: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0c6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0c70: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c75: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0c79: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c7e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0c81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c84: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0c87: mov_imm:
	regs[5] = 0x8308f23, opcode= 0x0a
0x0c8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c91: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c96: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0c99: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0c9d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ca2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0ca6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0cae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0cb1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0cb4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0cb7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0cba: mov_imm:
	regs[5] = 0xdb55564, opcode= 0x0a
0x0cc0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0cc3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0cc6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0ccc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0cd2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0cd5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0cd8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0cdb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0cde: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0ce2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ce7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ceb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cf0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0cf3: mov_imm:
	regs[5] = 0x4e4e12ec, opcode= 0x0a
0x0cf9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0cfc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0cff: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0d03: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d08: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0d0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0d0f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0d17: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0d1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d1d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0d20: mov_imm:
	regs[5] = 0xad1518b, opcode= 0x0a
0x0d26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d29: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0d2d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d32: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0d38: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0d3e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0d41: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0d44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0d48: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0d50: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0d53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d56: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0d59: mov_imm:
	regs[5] = 0xdee7c776, opcode= 0x0a
0x0d5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d62: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0d65: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0d68: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0d6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0d6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0d71: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0d74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d77: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0d7b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d80: mov_imm:
	regs[5] = 0xa1710689, opcode= 0x0a
0x0d86: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d89: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0d8d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d92: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0d99: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d9e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0da4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0da7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0dab: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0db0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0db3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0db6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0db9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0dbd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0dc2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0dc5: mov_imm:
	regs[5] = 0x5cec39ab, opcode= 0x0a
0x0dcc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0dd1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0dd5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0dda: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0ddd: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0de0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0de3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0de6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0de9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0dec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0def: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0df2: mov_imm:
	regs[5] = 0xe7485000, opcode= 0x0a
0x0df8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0dfb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0dfe: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0e04: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0e0a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0e0d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0e11: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0e19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0e1c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0e1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e22: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0e25: mov_imm:
	regs[5] = 0xd20dabca, opcode= 0x0a
0x0e2c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e34: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0e38: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e3d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0e41: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e46: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0e4a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0e53: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0e5b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0e5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e61: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0e64: mov_imm:
	regs[5] = 0xb9e62249, opcode= 0x0a
0x0e6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e6d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0e71: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e76: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0e7d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e82: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0e88: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0e8c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e91: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0e95: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0e9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0ea0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0ea3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ea6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0ea9: mov_imm:
	regs[5] = 0x17b5c781, opcode= 0x0a
0x0eb0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0eb5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0eb8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0ebc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ec1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0ec4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0ec7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0eca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0ecd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0ed0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ed3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0ed6: mov_imm:
	regs[5] = 0x882f536d, opcode= 0x0a
0x0edc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0edf: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0ee3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ee8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0eee: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0ef4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0ef8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0efd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0f00: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0f03: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0f06: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0f09: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f0c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0f10: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f15: mov_imm:
	regs[5] = 0x28f3e984, opcode= 0x0a
0x0f1c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f24: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0f27: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0f2a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0f2d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0f31: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0f39: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0f3d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f42: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f45: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0f48: mov_imm:
	regs[5] = 0x4c10e28a, opcode= 0x0a
0x0f4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f51: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0f54: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0f5a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0f60: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0f63: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0f66: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0f6a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0f73: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f78: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0f7c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f84: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0f88: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f8d: mov_imm:
	regs[5] = 0x2f9a62a8, opcode= 0x0a
0x0f93: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f96: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0f9a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f9f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x0fa3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fa8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x0fab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0fae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0fb2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fb7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x0fba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0fbd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0fc0: mov_imm:
	regs[5] = 0x5ffe69dc, opcode= 0x0a
0x0fc6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0fc9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0fcc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0fd2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0fd9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fde: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x0fe1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x0fe5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0fee: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ff3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0ff7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ffc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1000: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1005: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1008: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x100c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1011: mov_imm:
	regs[5] = 0x91119c34, opcode= 0x0a
0x1017: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x101a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x101d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1020: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1023: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1026: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1029: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x102c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1030: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1035: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1039: jmp_imm:
	pc += 0x1, opcode= 0x08
0x103e: mov_imm:
	regs[5] = 0x6f09f96d, opcode= 0x0a
0x1045: jmp_imm:
	pc += 0x1, opcode= 0x08
0x104a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x104d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1050: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1056: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x105d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1062: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1065: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1068: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x106c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1071: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1075: jmp_imm:
	pc += 0x1, opcode= 0x08
0x107a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x107e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1083: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1086: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1089: mov_imm:
	regs[5] = 0xb63ab9de, opcode= 0x0a
0x108f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1092: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1095: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1098: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x109b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x109f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x10a7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x10aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x10ad: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x10b0: mov_imm:
	regs[5] = 0xca39435d, opcode= 0x0a
0x10b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x10ba: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10bf: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x10c2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x10c8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x10cf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10d4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x10d7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x10da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x10dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x10e1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10e6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x10ea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x10f3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10f8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x10fc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1101: mov_imm:
	regs[5] = 0x36bceede, opcode= 0x0a
0x1107: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x110a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x110d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1110: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1113: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1116: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1119: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x111c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x111f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1122: mov_imm:
	regs[5] = 0x8e816266, opcode= 0x0a
0x1128: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x112b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x112f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1134: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x113b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1140: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1147: jmp_imm:
	pc += 0x1, opcode= 0x08
0x114c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x114f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1153: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1158: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x115b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x115f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1164: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1168: jmp_imm:
	pc += 0x1, opcode= 0x08
0x116d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1171: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1176: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1179: mov_imm:
	regs[5] = 0xb2e751e8, opcode= 0x0a
0x117f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1182: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1185: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1188: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x118b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x118f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1194: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1197: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x119a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x119d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x11a0: mov_imm:
	regs[5] = 0xc764881a, opcode= 0x0a
0x11a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x11a9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x11ad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11b2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x11b8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x11be: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x11c1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x11c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x11c8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x11d0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x11d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x11d6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x11d9: mov_imm:
	regs[5] = 0x41949c7c, opcode= 0x0a
0x11e0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x11e8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x11eb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x11ee: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x11f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x11f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x11f8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11fd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1200: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1204: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1209: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x120d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1212: mov_imm:
	regs[5] = 0x819907f3, opcode= 0x0a
0x1218: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x121c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1221: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1224: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x122a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1231: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1236: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1239: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x123c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x123f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1242: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1245: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1248: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x124b: mov_imm:
	regs[5] = 0x60e05a58, opcode= 0x0a
0x1251: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1254: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1257: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x125a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x125d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1260: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1264: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1269: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x126c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1270: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1275: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1279: jmp_imm:
	pc += 0x1, opcode= 0x08
0x127e: mov_imm:
	regs[5] = 0x2b23afee, opcode= 0x0a
0x1285: jmp_imm:
	pc += 0x1, opcode= 0x08
0x128a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x128e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1293: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1297: jmp_imm:
	pc += 0x1, opcode= 0x08
0x129c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x12a2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x12a8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x12ab: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x12af: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x12b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x12ba: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x12bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x12c0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x12c3: mov_imm:
	regs[5] = 0x7da25044, opcode= 0x0a
0x12ca: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x12d2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x12d5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x12d8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x12db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x12df: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x12e7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x12ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x12ee: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12f3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x12f6: mov_imm:
	regs[5] = 0x42bbaf95, opcode= 0x0a
0x12fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x12ff: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1302: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1308: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x130f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1314: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1317: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x131a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x131d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1320: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1323: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1326: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1329: mov_imm:
	regs[5] = 0x3df0e7cf, opcode= 0x0a
0x132f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1332: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1336: jmp_imm:
	pc += 0x1, opcode= 0x08
0x133b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x133e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1341: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1345: jmp_imm:
	pc += 0x1, opcode= 0x08
0x134a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x134d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1350: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1354: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1359: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x135c: mov_imm:
	regs[5] = 0xce2df8b9, opcode= 0x0a
0x1362: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1365: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1368: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x136f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1374: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x137a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x137d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1380: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1383: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1386: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1389: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x138c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x138f: mov_imm:
	regs[5] = 0x7b028f66, opcode= 0x0a
0x1396: jmp_imm:
	pc += 0x1, opcode= 0x08
0x139b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x139f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13a4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x13a7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x13aa: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x13ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x13b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x13b3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x13b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x13ba: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13bf: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x13c2: mov_imm:
	regs[5] = 0xf4c9c09f, opcode= 0x0a
0x13c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x13cb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x13ce: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x13d4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x13db: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13e0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x13e3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x13e7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x13ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x13f3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13f8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x13fc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1401: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1405: jmp_imm:
	pc += 0x1, opcode= 0x08
0x140a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x140d: mov_imm:
	regs[5] = 0x89831f02, opcode= 0x0a
0x1413: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1416: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1419: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x141d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1422: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1425: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1428: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x142b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x142e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1432: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1437: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x143b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1440: mov_imm:
	regs[5] = 0x86d3a8a5, opcode= 0x0a
0x1446: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1449: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x144d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1452: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1458: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x145e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1461: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1464: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1467: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x146a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x146d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1471: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1476: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1479: mov_imm:
	regs[5] = 0x6f69eaba, opcode= 0x0a
0x1480: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1485: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1488: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x148b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x148f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1494: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1498: jmp_imm:
	pc += 0x1, opcode= 0x08
0x149d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x14a1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x14aa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14af: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x14b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x14b5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x14b8: mov_imm:
	regs[5] = 0x35f7c1c2, opcode= 0x0a
0x14bf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x14c7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x14ca: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x14d0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x14d6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x14d9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x14dd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x14e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x14e9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14ee: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x14f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x14f4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x14f7: mov_imm:
	regs[5] = 0xbc82e7d4, opcode= 0x0a
0x14fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1501: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1506: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1509: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x150c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x150f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1512: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1515: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1518: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x151b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x151e: mov_imm:
	regs[5] = 0xb8b4e70f, opcode= 0x0a
0x1525: jmp_imm:
	pc += 0x1, opcode= 0x08
0x152a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x152d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1531: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1536: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x153c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1543: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1548: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x154b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x154f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1554: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1557: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x155a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x155d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1561: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1566: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1569: mov_imm:
	regs[5] = 0x18c539d7, opcode= 0x0a
0x156f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1572: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1576: jmp_imm:
	pc += 0x1, opcode= 0x08
0x157b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x157e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1581: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1584: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1587: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x158a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x158e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1593: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1597: jmp_imm:
	pc += 0x1, opcode= 0x08
0x159c: mov_imm:
	regs[5] = 0x49f823f2, opcode= 0x0a
0x15a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x15a6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15ab: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x15ae: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x15b4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x15ba: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x15bd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x15c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x15c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x15c6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x15c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x15cc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x15d0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15d5: mov_imm:
	regs[5] = 0xbbaa2f95, opcode= 0x0a
0x15db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x15df: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15e4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x15e7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x15eb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15f0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x15f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x15f7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x15ff: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1602: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1605: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1609: jmp_imm:
	pc += 0x1, opcode= 0x08
0x160e: mov_imm:
	regs[5] = 0x4df08993, opcode= 0x0a
0x1615: jmp_imm:
	pc += 0x1, opcode= 0x08
0x161a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x161d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1621: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1626: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x162c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1632: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1635: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1638: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x163b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x163e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1641: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1644: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1647: mov_imm:
	regs[5] = 0xafd1c83a, opcode= 0x0a
0x164e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1653: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1656: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1659: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x165c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1660: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1665: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1668: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x166c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1671: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1674: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1677: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x167a: mov_imm:
	regs[5] = 0xfca186d2, opcode= 0x0a
0x1680: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1683: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1686: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x168c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1693: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1698: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x169b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x169e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x16a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x16a4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x16a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x16aa: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x16ad: mov_imm:
	regs[5] = 0xabf4733, opcode= 0x0a
0x16b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x16b6: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x16b9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x16bc: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x16bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x16c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x16c5: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x16c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x16cc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16d1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x16d4: mov_imm:
	regs[5] = 0xcb0d2696, opcode= 0x0a
0x16da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x16dd: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x16e0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x16e6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x16ec: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x16ef: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x16f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x16f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x16f8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x16fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x16fe: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1701: mov_imm:
	regs[5] = 0xe5827867, opcode= 0x0a
0x1707: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x170b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1710: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1713: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1716: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1719: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x171d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1722: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1725: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1728: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x172b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x172e: mov_imm:
	regs[5] = 0x8b3e69b0, opcode= 0x0a
0x1735: jmp_imm:
	pc += 0x1, opcode= 0x08
0x173a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x173e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1743: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1746: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x174d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1752: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1758: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x175b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x175f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1764: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1767: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x176a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x176d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1770: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1773: mov_imm:
	regs[5] = 0x7547d899, opcode= 0x0a
0x1779: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x177d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1782: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1785: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1788: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x178c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1791: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1794: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1798: jmp_imm:
	pc += 0x1, opcode= 0x08
0x179d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x17a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x17a3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x17a7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17ac: mov_imm:
	regs[5] = 0x70b43a4e, opcode= 0x0a
0x17b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x17b5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x17b8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x17be: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x17c4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x17c7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x17ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x17ce: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x17d6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x17d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x17dc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x17df: mov_imm:
	regs[5] = 0xfddafb4c, opcode= 0x0a
0x17e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x17e8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x17eb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x17ee: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x17f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x17f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x17f8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17fd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1801: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1806: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1809: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x180c: mov_imm:
	regs[5] = 0x8618e24b, opcode= 0x0a
0x1812: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1815: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1818: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x181e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1824: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1828: jmp_imm:
	pc += 0x1, opcode= 0x08
0x182d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1830: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1833: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1837: jmp_imm:
	pc += 0x1, opcode= 0x08
0x183c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1840: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1845: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1848: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x184b: mov_imm:
	regs[5] = 0x51dda400, opcode= 0x0a
0x1851: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1854: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1858: jmp_imm:
	pc += 0x1, opcode= 0x08
0x185d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1860: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1863: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1867: jmp_imm:
	pc += 0x1, opcode= 0x08
0x186c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x186f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1873: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1878: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x187b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x187e: mov_imm:
	regs[5] = 0xec717a81, opcode= 0x0a
0x1884: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1887: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x188a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1890: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1896: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1899: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x189c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x189f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x18a2: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x18a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x18a8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x18ab: mov_imm:
	regs[5] = 0xbf899321, opcode= 0x0a
0x18b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x18b4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x18b7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x18ba: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x18bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x18c1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x18c9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x18cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x18cf: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x18d3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18d8: mov_imm:
	regs[5] = 0x31df0dac, opcode= 0x0a
0x18de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x18e1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x18e4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x18ea: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x18f0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x18f3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x18f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x18f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x18fd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1902: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1905: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1908: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x190b: mov_imm:
	regs[5] = 0xdc593af8, opcode= 0x0a
0x1911: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1914: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1918: jmp_imm:
	pc += 0x1, opcode= 0x08
0x191d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1921: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1926: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1929: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x192c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1930: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1935: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1938: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x193b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x193e: mov_imm:
	regs[5] = 0xd327b504, opcode= 0x0a
0x1945: jmp_imm:
	pc += 0x1, opcode= 0x08
0x194a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x194d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1950: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1956: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x195c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x195f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1963: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1968: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x196b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x196e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1971: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1975: jmp_imm:
	pc += 0x1, opcode= 0x08
0x197a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x197d: mov_imm:
	regs[5] = 0x8661a5b5, opcode= 0x0a
0x1983: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1986: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1989: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x198d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1992: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1996: jmp_imm:
	pc += 0x1, opcode= 0x08
0x199b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x199e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x19a1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x19a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x19a7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x19aa: mov_imm:
	regs[5] = 0x6e8e0ef2, opcode= 0x0a
0x19b1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x19b9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x19bc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x19c2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x19c8: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x19cb: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x19cf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x19d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x19da: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x19dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x19e1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19e6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x19ea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19ef: mov_imm:
	regs[5] = 0xbfbb52f4, opcode= 0x0a
0x19f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x19f8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x19fb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x19fe: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1a01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1a04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1a07: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1a0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a0d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1a10: mov_imm:
	regs[5] = 0x8dc9ac37, opcode= 0x0a
0x1a16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a19: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1a1c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1a22: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1a29: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a2e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1a31: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1a35: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1a3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1a41: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a46: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1a49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a4c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1a4f: mov_imm:
	regs[5] = 0x4ede20b, opcode= 0x0a
0x1a55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a58: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1a5b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1a5e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1a61: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1a65: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1a6d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1a70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a73: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1a76: mov_imm:
	regs[5] = 0x3b1b3d06, opcode= 0x0a
0x1a7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a80: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a85: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1a89: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a8e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1a95: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a9a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1aa0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1aa4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1aa9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1aac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1ab0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ab5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1ab8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1abb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1abf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ac4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1ac7: mov_imm:
	regs[5] = 0x4a767bc6, opcode= 0x0a
0x1acd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ad0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1ad3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1ad7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1adc: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1ae0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ae5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1ae8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1aeb: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1aef: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1af4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1af7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1afb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b00: mov_imm:
	regs[5] = 0x74ecdc52, opcode= 0x0a
0x1b06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b09: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1b0d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b12: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1b18: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1b1e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1b21: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1b24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1b27: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1b2a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1b2d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b30: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1b34: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b39: mov_imm:
	regs[5] = 0xe0040a60, opcode= 0x0a
0x1b3f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b43: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b48: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1b4b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1b4e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1b51: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1b54: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1b57: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1b5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b5d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1b61: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b66: mov_imm:
	regs[5] = 0x624e00e2, opcode= 0x0a
0x1b6c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b6f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1b72: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1b78: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1b7e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1b81: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1b84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1b87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1b8a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1b8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b90: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1b93: mov_imm:
	regs[5] = 0xdf615f92, opcode= 0x0a
0x1b99: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b9d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ba2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1ba5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1ba8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1bab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1bae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1bb1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1bb5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1bbe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bc3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1bc6: mov_imm:
	regs[5] = 0xbb85138a, opcode= 0x0a
0x1bcc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1bcf: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1bd2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1bd9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bde: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1be4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1be7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1bea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1bed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1bf0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1bf4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bf9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1bfc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1bff: mov_imm:
	regs[5] = 0x4dc1f6f1, opcode= 0x0a
0x1c05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c08: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1c0b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1c0e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1c11: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1c14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1c17: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1c1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c1d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1c20: mov_imm:
	regs[5] = 0x2e87f8, opcode= 0x0a
0x1c26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c29: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1c2c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1c32: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1c38: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1c3b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1c3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1c41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1c44: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1c47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c4a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1c4d: mov_imm:
	regs[5] = 0xab18f9bc, opcode= 0x0a
0x1c53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c56: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1c5a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c5f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1c62: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1c65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1c69: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1c71: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1c74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c77: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1c7a: mov_imm:
	regs[5] = 0x3ff79079, opcode= 0x0a
0x1c80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c83: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1c86: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1c8c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1c92: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1c95: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1c98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1c9b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1c9e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1ca1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ca4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1ca7: mov_imm:
	regs[5] = 0xa773512, opcode= 0x0a
0x1cae: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cb3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1cb6: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1cb9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1cbc: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1cc0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cc5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1cc8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1ccb: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1cce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1cd2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cd7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1cdb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ce0: mov_imm:
	regs[5] = 0xc6e252e4, opcode= 0x0a
0x1ce6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ce9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1cec: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1cf3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cf8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1cfe: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1d01: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1d04: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1d07: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1d0a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1d0d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d10: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1d14: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d19: mov_imm:
	regs[5] = 0xb096b476, opcode= 0x0a
0x1d1f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d22: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1d25: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1d28: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1d2b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1d2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1d31: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1d34: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d37: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1d3a: mov_imm:
	regs[5] = 0x797bf9a5, opcode= 0x0a
0x1d40: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d44: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d49: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1d4c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1d52: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1d58: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1d5b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1d5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1d62: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d67: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1d6b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d70: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1d73: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d76: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1d79: mov_imm:
	regs[5] = 0x1997b47c, opcode= 0x0a
0x1d80: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d88: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1d8c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d91: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1d94: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1d97: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1d9b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1da0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1da3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1da6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1da9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1dac: mov_imm:
	regs[5] = 0x965cb89d, opcode= 0x0a
0x1db3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1db8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1dbb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1dbf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1dc4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1dca: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1dd0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1dd3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1dd7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ddc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1ddf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1de3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1de8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1dec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1df1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1df5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1dfa: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1dfd: mov_imm:
	regs[5] = 0x896996d, opcode= 0x0a
0x1e03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e06: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1e09: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1e0d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e12: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1e16: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e1b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1e1e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1e21: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1e24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e27: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1e2b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e30: mov_imm:
	regs[5] = 0x7c2d038e, opcode= 0x0a
0x1e36: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e39: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1e3c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1e42: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1e48: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1e4b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1e4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1e51: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1e54: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1e58: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e60: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1e63: mov_imm:
	regs[5] = 0x784f31a2, opcode= 0x0a
0x1e69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e6d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e72: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1e76: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e7b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1e7f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e84: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1e88: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e8d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1e90: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1e93: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1e96: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e99: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1e9c: mov_imm:
	regs[5] = 0x89a9490d, opcode= 0x0a
0x1ea3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ea8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1eac: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1eb1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1eb5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1eba: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1ec0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1ec6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1ec9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1ecc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1ecf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1ed3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ed8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1edb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ede: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1ee1: mov_imm:
	regs[5] = 0x2db2b475, opcode= 0x0a
0x1ee7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1eea: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1eee: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ef3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1ef6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1ef9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1efc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1eff: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1f02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f05: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1f09: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f0e: mov_imm:
	regs[5] = 0xb98ad51, opcode= 0x0a
0x1f14: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f17: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1f1b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f20: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1f26: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1f2c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1f2f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1f33: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1f3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1f3f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f44: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1f47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f4a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1f4d: mov_imm:
	regs[5] = 0x2d20c1b1, opcode= 0x0a
0x1f54: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f59: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f5c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1f5f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1f62: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1f65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1f69: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1f72: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f77: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1f7a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f7e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f83: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1f86: mov_imm:
	regs[5] = 0x58b69c1, opcode= 0x0a
0x1f8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f8f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1f92: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1f99: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f9e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1fa4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x1fa7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x1faa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1fad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1fb1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fb6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1fb9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1fbc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1fc0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fc5: mov_imm:
	regs[5] = 0x74dc6b2d, opcode= 0x0a
0x1fcb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1fce: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1fd2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fd7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x1fda: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x1fdd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1fe0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1fe3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x1fe6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1fe9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1fec: mov_imm:
	regs[5] = 0x71f628a7, opcode= 0x0a
0x1ff2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ff6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ffb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1ffe: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2005: jmp_imm:
	pc += 0x1, opcode= 0x08
0x200a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2011: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2016: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2019: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x201d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2022: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2025: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2028: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x202c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2031: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2034: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2037: mov_imm:
	regs[5] = 0x13474665, opcode= 0x0a
0x203d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2040: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2044: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2049: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x204c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x204f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2052: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2056: jmp_imm:
	pc += 0x1, opcode= 0x08
0x205b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x205e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2061: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2064: mov_imm:
	regs[5] = 0x41b481b0, opcode= 0x0a
0x206a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x206d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2070: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2077: jmp_imm:
	pc += 0x1, opcode= 0x08
0x207c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2083: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2088: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x208b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x208e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2091: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2094: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2097: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x209b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20a0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x20a3: mov_imm:
	regs[5] = 0x35023fc1, opcode= 0x0a
0x20a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x20ad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20b2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x20b5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x20b9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20be: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x20c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x20c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x20c8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20cd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x20d1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x20d9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x20dc: mov_imm:
	regs[5] = 0x1b22bebe, opcode= 0x0a
0x20e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x20e5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x20e8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x20ef: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20f4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x20fa: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x20fd: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2100: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2104: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2109: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x210d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2112: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2115: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2118: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x211b: mov_imm:
	regs[5] = 0x45833551, opcode= 0x0a
0x2122: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2127: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x212b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2130: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2134: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2139: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x213c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2140: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2145: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2148: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x214b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x214e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2152: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2157: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x215a: mov_imm:
	regs[5] = 0xeda9f92, opcode= 0x0a
0x2160: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2163: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2167: jmp_imm:
	pc += 0x1, opcode= 0x08
0x216c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2172: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2179: jmp_imm:
	pc += 0x1, opcode= 0x08
0x217e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2181: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2184: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2188: jmp_imm:
	pc += 0x1, opcode= 0x08
0x218d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2191: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2196: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2199: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x219c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x219f: mov_imm:
	regs[5] = 0xf84d74e1, opcode= 0x0a
0x21a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x21a9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21ae: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x21b1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x21b4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x21b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x21ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x21bd: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x21c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x21c4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21c9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x21cc: mov_imm:
	regs[5] = 0x301a455f, opcode= 0x0a
0x21d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x21d5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x21d8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x21df: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21e4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x21ea: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x21ed: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x21f1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x21f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x21fc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x21ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2203: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2208: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x220b: mov_imm:
	regs[5] = 0xdd062535, opcode= 0x0a
0x2211: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2214: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2217: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x221a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x221d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2220: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2223: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2226: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x222a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x222f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2232: mov_imm:
	regs[5] = 0x949567f4, opcode= 0x0a
0x2239: jmp_imm:
	pc += 0x1, opcode= 0x08
0x223e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2241: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2245: jmp_imm:
	pc += 0x1, opcode= 0x08
0x224a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2250: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2257: jmp_imm:
	pc += 0x1, opcode= 0x08
0x225c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x225f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2262: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2265: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2269: jmp_imm:
	pc += 0x1, opcode= 0x08
0x226e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2271: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2274: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2277: mov_imm:
	regs[5] = 0xd9af2fa6, opcode= 0x0a
0x227d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2280: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2283: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2286: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x228a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x228f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2292: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2295: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2299: jmp_imm:
	pc += 0x1, opcode= 0x08
0x229e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x22a1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x22a4: mov_imm:
	regs[5] = 0x8a955efc, opcode= 0x0a
0x22aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x22ae: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22b3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x22b6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x22bc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x22c2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x22c5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x22c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x22cc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x22d5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22da: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x22dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x22e1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22e6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x22ea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22ef: mov_imm:
	regs[5] = 0x387e9d60, opcode= 0x0a
0x22f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x22f8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x22fb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x22fe: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2301: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2304: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2308: jmp_imm:
	pc += 0x1, opcode= 0x08
0x230d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2310: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2314: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2319: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x231c: mov_imm:
	regs[5] = 0xc0bd9734, opcode= 0x0a
0x2323: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2328: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x232c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2331: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2335: jmp_imm:
	pc += 0x1, opcode= 0x08
0x233a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2340: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2346: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2349: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x234c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x234f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2352: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2355: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2358: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x235b: mov_imm:
	regs[5] = 0x4eb5fd39, opcode= 0x0a
0x2362: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2367: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x236a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x236d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2370: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2373: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2376: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2379: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x237d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2382: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2385: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2388: mov_imm:
	regs[5] = 0xdf2b98e6, opcode= 0x0a
0x238e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2391: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2394: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x239b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23a0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x23a6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x23a9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x23ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x23af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x23b3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23b8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x23bc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x23c5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23ca: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x23ce: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23d3: mov_imm:
	regs[5] = 0xc4c0861, opcode= 0x0a
0x23d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x23dc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x23df: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x23e2: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x23e6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x23ef: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x23f7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x23fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x23fd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2401: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2406: mov_imm:
	regs[5] = 0xd6400b14, opcode= 0x0a
0x240c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x240f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2412: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2418: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x241e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2421: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2424: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2428: jmp_imm:
	pc += 0x1, opcode= 0x08
0x242d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2430: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2433: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2436: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x243a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x243f: mov_imm:
	regs[5] = 0x3ce8fdd8, opcode= 0x0a
0x2446: jmp_imm:
	pc += 0x1, opcode= 0x08
0x244b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x244e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2451: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2454: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2457: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x245a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x245e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2463: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2466: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2469: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x246c: mov_imm:
	regs[5] = 0x91216680, opcode= 0x0a
0x2472: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2475: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2479: jmp_imm:
	pc += 0x1, opcode= 0x08
0x247e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2484: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x248a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x248d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2490: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2493: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2497: jmp_imm:
	pc += 0x1, opcode= 0x08
0x249c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x249f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x24a3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24a8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x24ab: mov_imm:
	regs[5] = 0x76d14aba, opcode= 0x0a
0x24b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x24b4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x24b7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x24ba: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x24bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x24c1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x24c9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x24cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x24cf: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x24d2: mov_imm:
	regs[5] = 0xde14d166, opcode= 0x0a
0x24d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x24db: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x24df: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24e4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x24ea: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x24f0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x24f3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x24f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x24fa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2503: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2508: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x250c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2511: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2514: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2517: mov_imm:
	regs[5] = 0xccca36fe, opcode= 0x0a
0x251e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2523: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2526: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2529: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x252c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x252f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2532: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2535: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2538: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x253b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x253e: mov_imm:
	regs[5] = 0x251999df, opcode= 0x0a
0x2544: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2547: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x254a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2550: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2556: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x255a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x255f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2562: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2565: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2569: jmp_imm:
	pc += 0x1, opcode= 0x08
0x256e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2571: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2575: jmp_imm:
	pc += 0x1, opcode= 0x08
0x257a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x257d: mov_imm:
	regs[5] = 0x30f3e2fe, opcode= 0x0a
0x2583: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2586: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2589: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x258c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2590: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2595: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2598: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x259c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25a1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x25a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x25a7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x25aa: mov_imm:
	regs[5] = 0x2aef7b5, opcode= 0x0a
0x25b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x25b3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x25b6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x25bc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x25c2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x25c5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x25c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x25cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x25ce: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x25d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x25d4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x25d7: mov_imm:
	regs[5] = 0x18cc04ca, opcode= 0x0a
0x25dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x25e0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x25e3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x25e6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x25e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x25ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x25ef: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x25f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x25f5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x25f9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25fe: mov_imm:
	regs[5] = 0xe20060cc, opcode= 0x0a
0x2605: jmp_imm:
	pc += 0x1, opcode= 0x08
0x260a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x260d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2611: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2616: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x261d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2622: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2629: jmp_imm:
	pc += 0x1, opcode= 0x08
0x262e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2631: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2634: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2638: jmp_imm:
	pc += 0x1, opcode= 0x08
0x263d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2640: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2643: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2646: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2649: mov_imm:
	regs[5] = 0x2fa0950a, opcode= 0x0a
0x264f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2652: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2655: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2658: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x265b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x265e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2661: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2665: jmp_imm:
	pc += 0x1, opcode= 0x08
0x266a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x266d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2670: mov_imm:
	regs[5] = 0x7c203624, opcode= 0x0a
0x2676: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2679: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x267c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2682: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2688: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x268c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2691: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2695: jmp_imm:
	pc += 0x1, opcode= 0x08
0x269a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x269e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x26a6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x26a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x26ac: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x26af: mov_imm:
	regs[5] = 0xa28e2c80, opcode= 0x0a
0x26b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x26b8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x26bb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x26bf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26c4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x26c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x26cb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x26d3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x26d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x26d9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x26dd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26e2: mov_imm:
	regs[5] = 0x3e08779d, opcode= 0x0a
0x26e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x26eb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x26ee: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x26f4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x26fa: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x26fe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2703: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2706: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x270a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x270f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2712: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2715: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2718: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x271b: mov_imm:
	regs[5] = 0x1874908c, opcode= 0x0a
0x2721: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2725: jmp_imm:
	pc += 0x1, opcode= 0x08
0x272a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x272d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2730: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2733: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2736: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x273a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x273f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2742: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2745: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2748: mov_imm:
	regs[5] = 0x7efe26c1, opcode= 0x0a
0x274f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2754: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2758: jmp_imm:
	pc += 0x1, opcode= 0x08
0x275d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2760: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2766: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x276c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2770: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2775: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2778: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x277c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2781: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2785: jmp_imm:
	pc += 0x1, opcode= 0x08
0x278a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x278d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2790: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2793: mov_imm:
	regs[5] = 0xc7792ab9, opcode= 0x0a
0x2799: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x279d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27a2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x27a5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x27a8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x27ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x27ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x27b1: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x27b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x27b8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27bd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x27c0: mov_imm:
	regs[5] = 0x95eee2a6, opcode= 0x0a
0x27c7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x27cf: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x27d2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x27d9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27de: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x27e4: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x27e7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x27eb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x27f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x27f7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27fc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x27ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2802: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2805: mov_imm:
	regs[5] = 0x3c0c70d2, opcode= 0x0a
0x280b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x280e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2811: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2814: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2818: jmp_imm:
	pc += 0x1, opcode= 0x08
0x281d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2820: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2824: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2829: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x282c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x282f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2833: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2838: mov_imm:
	regs[5] = 0x6e289f4c, opcode= 0x0a
0x283e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2841: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2844: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x284a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2851: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2856: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x285a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x285f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2862: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2865: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2869: jmp_imm:
	pc += 0x1, opcode= 0x08
0x286e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2872: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2877: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x287a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x287d: mov_imm:
	regs[5] = 0x48252920, opcode= 0x0a
0x2883: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2886: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2889: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x288c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x288f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2892: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2896: jmp_imm:
	pc += 0x1, opcode= 0x08
0x289b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x289e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x28a2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28a7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x28aa: mov_imm:
	regs[5] = 0xe2b36491, opcode= 0x0a
0x28b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x28b3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x28b6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x28bc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x28c2: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x28c5: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x28c9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x28d2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x28da: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x28de: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x28e6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x28e9: mov_imm:
	regs[5] = 0xf90ac008, opcode= 0x0a
0x28ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x28f2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x28f5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x28f8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x28fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x28fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2902: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2907: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x290a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x290e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2913: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2916: mov_imm:
	regs[5] = 0x50015609, opcode= 0x0a
0x291c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x291f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2922: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2928: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x292e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2931: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2934: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2937: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x293a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x293d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2940: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2943: mov_imm:
	regs[5] = 0x7da00a68, opcode= 0x0a
0x2949: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x294c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x294f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2953: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2958: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x295b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x295e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2961: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2964: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2967: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x296b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2970: mov_imm:
	regs[5] = 0xc27fe460, opcode= 0x0a
0x2977: jmp_imm:
	pc += 0x1, opcode= 0x08
0x297c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2980: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2985: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2988: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x298e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2994: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2997: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x299a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x299d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x29a0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x29a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x29a6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x29a9: mov_imm:
	regs[5] = 0xfcd470dc, opcode= 0x0a
0x29b0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x29b8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x29bc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29c1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x29c5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29ca: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x29ce: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x29d7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x29df: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x29e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x29e5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x29e8: mov_imm:
	regs[5] = 0x246298cd, opcode= 0x0a
0x29ef: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x29f7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x29fa: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2a00: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2a06: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2a09: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2a0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2a0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2a13: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a18: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2a1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a1e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2a21: mov_imm:
	regs[5] = 0xc31a3b0a, opcode= 0x0a
0x2a28: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a31: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a36: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2a39: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2a3c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2a40: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2a49: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2a51: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2a54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a57: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2a5a: mov_imm:
	regs[5] = 0xbcb519bb, opcode= 0x0a
0x2a60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a63: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2a66: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2a6d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a72: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2a78: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2a7c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a81: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2a84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2a88: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2a90: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2a93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a97: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a9c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2aa0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2aa5: mov_imm:
	regs[5] = 0x3724d4d1, opcode= 0x0a
0x2aab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2aae: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2ab1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2ab5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2aba: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2abd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2ac1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ac6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2ac9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2acc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2acf: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2ad2: mov_imm:
	regs[5] = 0x66d5ffc4, opcode= 0x0a
0x2ad8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2adc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ae1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2ae4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2aea: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2af0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2af4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2af9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2afc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2aff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2b02: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2b05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b08: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2b0b: mov_imm:
	regs[5] = 0xd20160a3, opcode= 0x0a
0x2b11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b14: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2b18: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b1d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2b20: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2b23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2b26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2b2a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b2f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2b32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b35: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2b38: mov_imm:
	regs[5] = 0x5533ca05, opcode= 0x0a
0x2b3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b41: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2b44: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2b4a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2b50: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2b53: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2b57: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2b5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2b62: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2b65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b68: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2b6b: mov_imm:
	regs[5] = 0x90a66679, opcode= 0x0a
0x2b71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b74: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2b77: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2b7a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2b7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2b80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2b83: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2b86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b89: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2b8c: mov_imm:
	regs[5] = 0x8ad5c3a6, opcode= 0x0a
0x2b92: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b95: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2b99: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b9e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2ba4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2baa: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2bad: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2bb1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2bb9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2bbc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2bc0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2bc8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2bcb: mov_imm:
	regs[5] = 0x7932ee38, opcode= 0x0a
0x2bd1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2bd4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2bd7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2bda: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2bde: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2be3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2be6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2bea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bef: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2bf3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bf8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2bfb: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2bff: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c04: mov_imm:
	regs[5] = 0x8be93dc0, opcode= 0x0a
0x2c0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c0d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2c11: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c16: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2c1c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2c22: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2c26: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c2b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2c2f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2c37: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2c3a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2c3e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c43: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c47: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c4c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2c4f: mov_imm:
	regs[5] = 0x868fb81f, opcode= 0x0a
0x2c55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c58: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2c5b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2c5e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2c61: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2c64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2c67: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2c6a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c6d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2c71: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c76: mov_imm:
	regs[5] = 0xd4831c52, opcode= 0x0a
0x2c7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c7f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2c82: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2c88: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2c8e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2c91: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2c94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2c98: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2ca0: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2ca3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ca6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2caa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2caf: mov_imm:
	regs[5] = 0x4742d839, opcode= 0x0a
0x2cb5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2cb8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2cbb: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2cbf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cc4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2cc8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ccd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2cd0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2cd3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2cd6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2cd9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2cdd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ce2: mov_imm:
	regs[5] = 0x7f1e89ea, opcode= 0x0a
0x2ce8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2cec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cf1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2cf5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cfa: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2d01: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d06: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2d0c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2d0f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2d13: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2d1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2d1e: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2d21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d24: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2d28: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d2d: mov_imm:
	regs[5] = 0xf6a43018, opcode= 0x0a
0x2d33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d37: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d3c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2d3f: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2d42: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2d45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2d49: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2d51: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2d54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d57: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2d5a: mov_imm:
	regs[5] = 0x184acdaa, opcode= 0x0a
0x2d60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d63: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2d66: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2d6d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d72: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2d78: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2d7b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2d7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2d82: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2d8a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2d8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d90: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2d93: mov_imm:
	regs[5] = 0x6dfe8b69, opcode= 0x0a
0x2d9a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2da2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2da5: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2da9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2dae: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2db1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2db4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2db7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2dba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2dbd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2dc0: mov_imm:
	regs[5] = 0xe22c3f41, opcode= 0x0a
0x2dc6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2dc9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2dcc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2dd2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2dd9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2dde: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2de1: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2de4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2de7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2dea: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2ded: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2df0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2df3: mov_imm:
	regs[5] = 0x684c1c1f, opcode= 0x0a
0x2df9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2dfc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2dff: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2e03: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e08: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2e0c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e11: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2e14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2e17: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2e1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e1d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2e21: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e26: mov_imm:
	regs[5] = 0x708018b7, opcode= 0x0a
0x2e2c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e2f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2e32: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2e38: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2e3e: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2e41: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2e44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2e47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2e4a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2e4e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e57: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e5c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2e5f: mov_imm:
	regs[5] = 0x2b534bf7, opcode= 0x0a
0x2e65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e69: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e6e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2e72: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e77: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2e7a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2e7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2e80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2e83: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2e86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e89: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2e8c: mov_imm:
	regs[5] = 0x4a1827c1, opcode= 0x0a
0x2e92: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e95: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2e98: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2e9f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ea4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2eaa: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2ead: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2eb0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2eb3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2eb6: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2eb9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ebc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2ebf: mov_imm:
	regs[5] = 0x22c61b7e, opcode= 0x0a
0x2ec6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ecb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ece: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2ed1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2ed4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2ed8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2edd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2ee0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2ee3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2ee6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ee9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2eec: mov_imm:
	regs[5] = 0x228f7b57, opcode= 0x0a
0x2ef3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ef8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2efb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2eff: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f04: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2f0a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2f10: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2f13: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2f17: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f1c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2f1f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2f23: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f28: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2f2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f2e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2f31: mov_imm:
	regs[5] = 0xf2e67829, opcode= 0x0a
0x2f38: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f40: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2f43: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2f46: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2f4a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2f53: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2f5b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2f5f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f67: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2f6a: mov_imm:
	regs[5] = 0xe6be3ed7, opcode= 0x0a
0x2f71: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f79: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2f7c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2f82: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2f88: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x2f8b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x2f8e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2f91: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2f95: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f9a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2f9e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fa3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2fa7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fac: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2fb0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fb5: mov_imm:
	regs[5] = 0x65f56c9c, opcode= 0x0a
0x2fbc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fc1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2fc4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2fc7: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x2fcb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fd0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x2fd3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2fd7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fdc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2fdf: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x2fe3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fe8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2fec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ff1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2ff4: mov_imm:
	regs[5] = 0x7a92845d, opcode= 0x0a
0x2ffa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ffe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3003: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3006: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x300c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3012: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3016: jmp_imm:
	pc += 0x1, opcode= 0x08
0x301b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x301f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3024: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3027: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x302a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x302d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3030: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3034: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3039: mov_imm:
	regs[5] = 0xeb63685, opcode= 0x0a
0x303f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3042: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3045: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3048: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x304c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3051: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3055: jmp_imm:
	pc += 0x1, opcode= 0x08
0x305a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x305e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3063: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3066: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3069: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x306c: mov_imm:
	regs[5] = 0x5e710ffb, opcode= 0x0a
0x3072: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3075: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3079: jmp_imm:
	pc += 0x1, opcode= 0x08
0x307e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3084: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x308a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x308d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3090: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3093: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3097: jmp_imm:
	pc += 0x1, opcode= 0x08
0x309c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x309f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x30a2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x30a5: mov_imm:
	regs[5] = 0x4cd99bc7, opcode= 0x0a
0x30ac: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x30b5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30ba: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x30bd: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x30c0: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x30c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x30c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x30c9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x30cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x30cf: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x30d2: mov_imm:
	regs[5] = 0xc7d7fc62, opcode= 0x0a
0x30d9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x30e2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30e7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x30ea: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x30f0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x30f7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30fc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x30ff: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3102: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3105: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3108: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x310b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x310e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3111: mov_imm:
	regs[5] = 0xc0d41738, opcode= 0x0a
0x3117: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x311a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x311d: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3120: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3123: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3126: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3129: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x312d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3132: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3136: jmp_imm:
	pc += 0x1, opcode= 0x08
0x313b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x313e: mov_imm:
	regs[5] = 0x78de9f2d, opcode= 0x0a
0x3144: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3147: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x314a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3151: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3156: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x315c: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x315f: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3163: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3168: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x316b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x316f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3174: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3177: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x317a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x317e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3183: mov_imm:
	regs[5] = 0x72cf9531, opcode= 0x0a
0x318a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x318f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3192: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3195: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3199: jmp_imm:
	pc += 0x1, opcode= 0x08
0x319e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x31a2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x31aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x31ad: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x31b1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x31b9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x31bd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31c2: mov_imm:
	regs[5] = 0xbc41124e, opcode= 0x0a
0x31c9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x31d1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x31d4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x31db: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31e0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x31e6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x31e9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x31ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x31ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x31f3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31f8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x31fc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3201: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3205: jmp_imm:
	pc += 0x1, opcode= 0x08
0x320a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x320d: mov_imm:
	regs[5] = 0x6acf77e, opcode= 0x0a
0x3213: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3216: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3219: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x321c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x321f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3223: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3228: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x322b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x322f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3234: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3238: jmp_imm:
	pc += 0x1, opcode= 0x08
0x323d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3240: mov_imm:
	regs[5] = 0xe15f5c98, opcode= 0x0a
0x3246: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x324a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x324f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3252: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3259: jmp_imm:
	pc += 0x1, opcode= 0x08
0x325e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3264: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3268: jmp_imm:
	pc += 0x1, opcode= 0x08
0x326d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3270: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3273: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3276: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3279: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x327c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3280: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3285: mov_imm:
	regs[5] = 0x36edb758, opcode= 0x0a
0x328b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x328f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3294: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3297: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x329a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x329d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x32a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x32a3: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x32a7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x32af: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x32b2: mov_imm:
	regs[5] = 0x967e7db1, opcode= 0x0a
0x32b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x32bc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32c1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x32c4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x32cb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32d0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x32d6: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x32d9: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x32dd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x32e6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x32ee: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x32f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x32f4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x32f7: mov_imm:
	regs[5] = 0x4ded08bd, opcode= 0x0a
0x32fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3300: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3303: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3307: jmp_imm:
	pc += 0x1, opcode= 0x08
0x330c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3310: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3315: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3319: jmp_imm:
	pc += 0x1, opcode= 0x08
0x331e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3322: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3327: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x332a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x332e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3333: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3337: jmp_imm:
	pc += 0x1, opcode= 0x08
0x333c: mov_imm:
	regs[5] = 0x25ed2be1, opcode= 0x0a
0x3342: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3345: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3349: jmp_imm:
	pc += 0x1, opcode= 0x08
0x334e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3354: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x335b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3360: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3363: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3366: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3369: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x336c: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x336f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3372: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3375: mov_imm:
	regs[5] = 0xf7e2a112, opcode= 0x0a
0x337b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x337e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3381: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3384: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3387: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x338b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3390: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3393: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3396: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3399: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x339c: mov_imm:
	regs[5] = 0x12b8e5d, opcode= 0x0a
0x33a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x33a5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x33a9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33ae: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x33b5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33ba: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x33c0: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x33c3: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x33c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x33c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x33cc: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x33cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x33d2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x33d5: mov_imm:
	regs[5] = 0x792ba408, opcode= 0x0a
0x33db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x33de: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x33e1: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x33e4: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x33e8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x33f1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x33f9: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x33fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3400: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3405: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3408: mov_imm:
	regs[5] = 0xfeaa32d2, opcode= 0x0a
0x340f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3414: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3418: jmp_imm:
	pc += 0x1, opcode= 0x08
0x341d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3420: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3426: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x342d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3432: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3436: jmp_imm:
	pc += 0x1, opcode= 0x08
0x343b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x343e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3441: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3444: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3447: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x344a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x344d: mov_imm:
	regs[5] = 0x2d95e094, opcode= 0x0a
0x3453: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3456: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3459: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x345c: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x345f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3462: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3465: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3469: jmp_imm:
	pc += 0x1, opcode= 0x08
0x346e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3472: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3477: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x347a: mov_imm:
	regs[5] = 0xb83636a0, opcode= 0x0a
0x3480: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3483: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3487: jmp_imm:
	pc += 0x1, opcode= 0x08
0x348c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3492: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3498: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x349b: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x349e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x34a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x34a4: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x34a8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34b0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x34b3: mov_imm:
	regs[5] = 0x434fa3d1, opcode= 0x0a
0x34b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x34bc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x34bf: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x34c3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34c8: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x34cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x34ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x34d2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34d7: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x34da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34dd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x34e0: mov_imm:
	regs[5] = 0xe9319105, opcode= 0x0a
0x34e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x34ea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34ef: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x34f2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x34f8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x34fe: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3501: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3504: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3507: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x350a: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x350d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3511: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3516: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x351a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x351f: mov_imm:
	regs[5] = 0x4134623f, opcode= 0x0a
0x3526: jmp_imm:
	pc += 0x1, opcode= 0x08
0x352b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x352e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3531: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x3534: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3537: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x353a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x353d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3540: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3543: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3547: jmp_imm:
	pc += 0x1, opcode= 0x08
0x354c: mov_imm:
	regs[5] = 0xf4113366, opcode= 0x0a
0x3552: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3555: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3558: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x355f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3564: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x356a: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x356d: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x3570: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3574: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3579: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x357d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3582: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3586: jmp_imm:
	pc += 0x1, opcode= 0x08
0x358b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x358e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3591: mov_imm:
	regs[5] = 0x2395d45a, opcode= 0x0a
0x3597: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x359a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x359e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35a3: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x35a6: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x35a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x35ad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x35b6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35bb: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x35be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x35c1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x35c5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35ca: mov_imm:
	regs[5] = 0x91fc1627, opcode= 0x0a
0x35d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x35d4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35d9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x35dc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x35e3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35e8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x35ee: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x35f2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35f7: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x35fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x35fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3600: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3604: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3609: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x360c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x360f: mov_imm:
	regs[5] = 0x7a447b18, opcode= 0x0a
0x3615: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3618: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x361b: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x361e: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3622: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3627: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x362a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x362d: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x3630: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3633: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3637: jmp_imm:
	pc += 0x1, opcode= 0x08
0x363c: mov_imm:
	regs[5] = 0x64709c5c, opcode= 0x0a
0x3642: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3645: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3648: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x364e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3654: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x3657: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x365a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x365d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3661: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3666: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x366a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x366f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3672: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3676: jmp_imm:
	pc += 0x1, opcode= 0x08
0x367b: mov_imm:
	regs[5] = 0x750b094c, opcode= 0x0a
0x3681: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3684: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3687: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x368a: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x368d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3691: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3696: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x369a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x369f: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x36a3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x36ab: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x36ae: mov_imm:
	regs[5] = 0x27e5dc8c, opcode= 0x0a
0x36b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x36b8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36bd: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x36c0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x36c6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x36cc: mov_regs:
	regs[2] = regs[1], opcode= 0x07
0x36cf: mov_regs:
	regs[3] = regs[1], opcode= 0x07
0x36d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x36d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x36d8: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x36db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x36df: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36e4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x36e7: mov_imm:
	regs[5] = 0x9d70a066, opcode= 0x0a
0x36ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x36f0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x36f4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36f9: mov_regs:
	regs[2] = regs[0], opcode= 0x07
0x36fc: mov_regs:
	regs[3] = regs[0], opcode= 0x07
0x3700: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3705: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3708: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x370b: mov_regs:
	regs[4] = regs[2], opcode= 0x07
0x370e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3712: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3717: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x371a: mov_imm:
	regs[5] = 0xd9d9603e, opcode= 0x0a
0x3720: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3723: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3727: jmp_imm:
	pc += 0x1, opcode= 0x08
0x372c: mov_imm:
	regs[30] = 0x6f440c3c, opcode= 0x0a
0x3733: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3738: mov_imm:
	regs[31] = 0x9bfb2aac, opcode= 0x0a
0x373e: xor_regs:
	regs[0] ^= regs[30], opcode= 0x03
0x3741: xor_regs:
	regs[1] ^= regs[31], opcode= 0x03
max register index:31
