Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar  6 05:11:05 2019
| Host         : H370HD3 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file top_zedboard_control_sets_placed.rpt
| Design       : top_zedboard
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    66 |
| Unused register locations in slices containing registers |   123 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      3 |            2 |
|      4 |            1 |
|      5 |            1 |
|      6 |            2 |
|      7 |            3 |
|      8 |            3 |
|      9 |            1 |
|     12 |            2 |
|     13 |            2 |
|     15 |            1 |
|    16+ |           44 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |              53 |           16 |
| No           | Yes                   | No                     |               7 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1596 |          726 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------+---------------------------------------------------+------------------+----------------+
|  Clock Signal  |                         Enable Signal                        |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------------+---------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[2]_0[0]     | u_top_core/u_statemachine/rst_n_reg               |                1 |              1 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[1]_0[0]     | u_top_core/u_top_memoryaccess/rst_n_reg           |                1 |              1 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[1]_0[0]     | u_top_core/u_statemachine/rst_n_reg               |                1 |              1 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/data[31]_i_1_n_0                  | u_top_core/u_register_file/x30/rst_n_reg          |                1 |              1 |
|  clk_IBUF_BUFG |                                                              | u_top_core/u_statemachine/rst_n_reg               |                1 |              3 |
|  clk_IBUF_BUFG |                                                              | u_top_core/u_top_execute/rst_n_reg                |                2 |              3 |
|  clk_IBUF_BUFG | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[0]_3[0] | u_top_core/u_register_file/x19/rst_n_reg          |                3 |              4 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx24                            | u_top_core/u_register_file/x22/rst_n_reg          |                5 |              5 |
|  clk_IBUF_BUFG |                                                              |                                                   |                4 |              6 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[1]_0[0]     | u_top_core/u_instruction_decode/u_o5/rst_n_reg    |                2 |              6 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/phase_writeback                    | u_top_core/u_top_memoryaccess/rst_n_reg           |                3 |              7 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/phase_writeback                    | u_top_core/u_instruction_decode/u_o5/rst_n_reg    |                3 |              7 |
|  clk_IBUF_BUFG |                                                              | cnt[7]_i_1_n_0                                    |                2 |              7 |
|  clk_IBUF_BUFG | u_top_core/u_top_execute/FSM_onehot_current_reg[4]_0[0]      | U_localbus/U_top_gpio/U_fnc_gpio/U_sync/rst_n_reg |                1 |              8 |
|  clk_IBUF_BUFG | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[0]_5[0] | u_top_core/u_register_file/x11/rst_n_reg          |                7 |              8 |
|  clk_IBUF_BUFG | u_top_core/u_top_execute/E[0]                                | U_localbus/U_top_gpio/U_fnc_gpio/U_sync/rst_n_reg |                1 |              8 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx16                            | u_top_core/u_register_file/x14/rst_n_reg          |                4 |              9 |
|  clk_IBUF_BUFG | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[0]_1[0] | u_top_core/u_register_file/x3/rst_n_reg           |                6 |             12 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/E[0]                               | u_top_core/u_instruction_decode/u_o4/rst_n_reg    |                8 |             12 |
|  clk_IBUF_BUFG | u_top_core/u_top_execute/latch_execute_reg[79]_0[0]          | U_localbus/U_top_gpio/U_fnc_gpio/U_sync/rst_n_reg |                5 |             13 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx8                             | u_top_core/u_register_file/x6/rst_n_reg           |                5 |             13 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/data[31]_i_1_n_0                  | u_top_core/u_register_file/x6/rst_n_reg           |                7 |             15 |
|  clk_IBUF_BUFG | u_top_core/u_top_execute/FSM_onehot_current_reg[4][0]        | U_localbus/U_top_gpio/U_fnc_gpio/U_sync/rst_n_reg |                3 |             16 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/data[31]_i_1_n_0                  | u_top_core/u_register_file/x3/rst_n_reg           |                4 |             16 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/phase_writeback                    | u_top_core/u_instruction_decode/u_o4/rst_n_reg    |                7 |             18 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx8                             | u_top_core/u_register_file/x14/rst_n_reg          |                8 |             19 |
|  clk_IBUF_BUFG | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[0]_1[0] | u_top_core/u_register_file/x11/rst_n_reg          |               14 |             20 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx16                            | u_top_core/u_register_file/x22/rst_n_reg          |               14 |             23 |
|  clk_IBUF_BUFG | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[0]_5[0] | u_top_core/u_register_file/x19/rst_n_reg          |               15 |             24 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[1]_0[0]     | u_top_core/u_instruction_decode/u_o4/rst_n_reg    |               12 |             24 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/E[0]                               | u_top_core/u_instruction_decode/u_o5/rst_n_reg    |               11 |             24 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx24                            | u_top_core/u_register_file/x30/rst_n_reg          |                7 |             27 |
|  clk_IBUF_BUFG | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[0]_3[0] | u_top_core/u_register_file/x27/rst_n_reg          |               10 |             28 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[1]_0[0]     | u_top_core/u_top_execute/rst_n_reg                |                8 |             31 |
|  clk_IBUF_BUFG | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[0]_4[0] | u_top_core/u_register_file/x19/rst_n_reg          |               18 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx7                             | u_top_core/u_register_file/x3/rst_n_reg           |               27 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[0]_2[0] | u_top_core/u_register_file/x27/rst_n_reg          |                9 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx11                            | u_top_core/u_register_file/x11/rst_n_reg          |               24 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx12                            | u_top_core/u_register_file/x14/rst_n_reg          |               12 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[0]_0[0] | u_top_core/u_register_file/x11/rst_n_reg          |                9 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_top_memoryaccess/E[0]                           | u_top_core/u_register_file/x3/rst_n_reg           |               15 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx14                            | u_top_core/u_register_file/x14/rst_n_reg          |               14 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx15                            | u_top_core/u_register_file/x11/rst_n_reg          |               14 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx18                            | u_top_core/u_register_file/x22/rst_n_reg          |               21 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx19                            | u_top_core/u_register_file/x19/rst_n_reg          |               16 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx2                             | u_top_core/u_register_file/x6/rst_n_reg           |                7 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx10                            | u_top_core/u_register_file/x14/rst_n_reg          |               17 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx31                            | u_top_core/u_register_file/x27/rst_n_reg          |               11 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx20                            | u_top_core/u_register_file/x22/rst_n_reg          |               14 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx22                            | u_top_core/u_register_file/x22/rst_n_reg          |               14 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx23                            | u_top_core/u_register_file/x19/rst_n_reg          |               27 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx4                             | u_top_core/u_register_file/x6/rst_n_reg           |               12 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx26                            | u_top_core/u_register_file/x30/rst_n_reg          |               13 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx27                            | u_top_core/u_register_file/x27/rst_n_reg          |               29 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx28                            | u_top_core/u_register_file/x30/rst_n_reg          |                8 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx3                             | u_top_core/u_register_file/x3/rst_n_reg           |               11 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx30                            | u_top_core/u_register_file/x30/rst_n_reg          |               10 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx6                             | u_top_core/u_register_file/x6/rst_n_reg           |               14 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/E[0]                               | u_top_core/u_top_memoryaccess/rst_n_reg           |               29 |             33 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[2]_0[0]     | u_top_core/u_top_execute/rst_n_reg                |               10 |             40 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/E[0]                               | u_top_core/u_top_execute/rst_n_reg                |                9 |             40 |
|  clk_IBUF_BUFG |                                                              | U_localbus/U_top_gpio/U_fnc_gpio/U_sync/rst_n_reg |               13 |             47 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[2]_0[0]     | u_top_core/u_instruction_decode/u_o4/rst_n_reg    |               32 |             60 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/phase_memoryaccess                 | u_top_core/u_top_memoryaccess/rst_n_reg           |               23 |             73 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[2]_0[0]     | u_top_core/u_instruction_decode/u_o5/rst_n_reg    |               37 |             77 |
|  clk_IBUF_BUFG | U_localbus/U_top_gpio/U_fnc_gpio/U_refclk/refclk             | U_localbus/U_top_gpio/U_fnc_gpio/U_sync/rst_n_reg |               43 |            104 |
+----------------+--------------------------------------------------------------+---------------------------------------------------+------------------+----------------+


