question,A,B,C,D,E,answer,explanation
<p>The format used to present the logic output for the various combinations of logic inputs to a gate is called a(n):</p>,truth table.,input logic function.,Boolean constant.,Boolean variable.,,A,
<p>What is the basic difference between AHDL and VHDL?</p>,ADHL is used in all PLD's.,VHDL is used in all PLD's.,ADHL is proprietary.,VHDL is proprietary.,,C,
<p>A small circle on the output of a logic gate is used to represent the:</p>,Comparator operation.,OR operation.,NOT operation.,AND operation.,,C,
"<p><p>For a three-input OR gate, with the input waveforms as shown below, which output waveform is correct?</p>
<p><img src=""/_files/images/digital-electronics/digital-systems/mcq3_1010_1.gif""/></p></p>",a,b,c,d,,B,
"<p><p>Which of the figures given below represents a NOR gate?</p>
<p><img src=""/_files/images/digital-electronics/digital-systems/mcq3_1013_1.gif""/></p></p>",a,b,c,d,,D,
"<p><p>Which of the figures (a to d) is the DeMorgan equivalent of Figure (e)?</p>
<p><img src=""/_files/images/digital-electronics/digital-systems/mcq3_1018_1.gif""/></p></p>",a,b,c,d,,A,
"<p>Which of the figures in figure (a to d) is equivalent to figure (e)?

<p><img src=""/_files/images/digital-electronics/digital-systems/mcq3_1025_1.gif""/></p></p>",a,b,c,d,,C,
"<p>In VHDL, the mode of a port does not define:</p>",an input.,an output.,both an input and an output.,the TYPE of the bit.,,D,
"<p>Which of the following equations would accurately describe a 4-input OR gate when A = 1, B = 1, C = 0, and D = 0?</p>",1 + 1 + 0 + 0 = 1,1 + 1 + 0 + 0 = 01,1 + 1 + 0 + 0 = 0,1 + 1 + 0 + 0 = 00,,A,
<p>Which of the examples below expresses the distributive law?</p>,(<i>A</i> + <i>B</i>) + <i>C</i> = <i>A</i> + (<i>B</i> + <i>C</i>),<i>A</i>(<i>B</i> + <i>C</i>) = <i>AB</i> + <i>AC</i>,<i>A</i> + (<i>B</i> + <i>C</i>) = <i>AB</i> + <i>AC</i>,<i>A</i>(<i>BC</i>) = (<i>AB</i>) + <i>C</i>,,B,
<p>Which of the examples below expresses the associative law of addition:</p>,<i>A</i> + (<i>B</i> + <i>C</i>) = (<i>A</i> + <i>B</i>) + <i>C</i>,<i>A</i> + (<i>B</i> + <i>C</i>) = <i>A</i> + (<i>BC</i>),<i>A</i>(<i>BC</i>) = (<i>AB</i>) + <i>C</i>,<i>ABC</i> = <i>A</i> + <i>B</i> + <i>C</i>,,A,
<p>How are the statements between BEGIN and END not evaluated in VHDL?</p>,Constantly,Simultaneously,Concurrently,Sequentially,,D,
"<p><p>Which logic gate does this truth table describe?</p>
<p><img src=""/_files/images/digital-electronics/digital-systems/mcq3_1022_1.gif""/></p></p>",AND,OR,NAND,NOR,,D,
"<p><p>For a 3-input NAND gate, with the input waveforms as shown below, which output waveform is correct? </p>
<p><img src=""/_files/images/digital-electronics/digital-systems/mcq3_1012_1.gif""/></p></p>",a,b,c,d,,C,
"<p><p>Which of the figures given below represents a NAND gate?</p>
<p><img src=""/_files/images/digital-electronics/digital-systems/mcq3_1011_1.gif""/></p></p>",a,b,c,d,,A,
"<p><p>Which timing diagram shown below is correct for an inverter?</p>
<p><img src=""/_files/images/digital-electronics/digital-systems/mcq3_1006_1.gif""/></p></p>",a,b,c,d,,B,
<p>A NOR gate with one HIGH input and one LOW input:</p>,will output a HIGH,functions as an AND,will not function,will output a LOW,,D,
<p>A NAND gate has:</p>,active-LOW inputs and an active-HIGH output.,active-LOW inputs and an active-LOW output.,active-HIGH inputs and an active-HIGH output.,active-HIGH inputs and an active-LOW output.,,D,
"<p><p>Which of the figures given below represents an OR gate?</p>
<p><img src=""/_files/images/digital-electronics/digital-systems/mcq3_1009_1.gif""/></p></p>",a,b,c,d,,A,
<p>Which of the following is a form of DeMorgan's theorem?</p>,"<img src=""/_files/images/digital-electronics/digital-systems/mca3_1017a1.gif""/>","<img src=""/_files/images/digital-electronics/digital-systems/mca3_1017b1.gif""/>","<img src=""/_files/images/digital-electronics/digital-systems/mca3_1017c1.gif""/>","<img src=""/_files/images/digital-electronics/digital-systems/mca3_1017d1.gif""/>",,C,
"<p>The logic gate that will have HIGH or ""1"" at its output when any one of its inputs is HIGH is a(n):</p>",NOR gate,OR gate,AND gate,NOT operation,,B,
"<p><p>Which of the symbols shown below represents an AND gate?</p>
<p><img src=""/_files/images/digital-electronics/digital-systems/mcq3_1007_1.gif""/></p></p>",a,b,c,d,,D,
"<p><p>For a three-input AND gate, with the input waveforms as shown below, which output waveform is correct?</p>
<p><img src=""/_files/images/digital-electronics/digital-systems/mcq3_1008_1.gif""/></p></p>",a,b,c,d,,C,
<p>An OR gate with inverted inputs functions as:</p>,an AND gate.,a NAND gate.,a NOR gate.,an inverter.,,B,
"<p>The special software application that translates from HDL into a grid of 1's and 0's, which can be loaded into a PLD, is called a:</p>",formatter.,compiler.,programmable wiring.,CPU.,,B,
<p>The Boolean equation for a NOR function is:</p>,"<img src=""/_files/images/digital-electronics/digital-systems/mca3_1020a1.gif""/>","<img src=""/_files/images/digital-electronics/digital-systems/mca3_1020b1.gif""/>","<img src=""/_files/images/digital-electronics/digital-systems/mca3_1020c1.gif""/>","<img src=""/_files/images/digital-electronics/digital-systems/mca3_1020d1.gif""/>",,B,
"<p><p>Which step in this reduction process is using DeMorgan's theorem?</p>
<p><img src=""/_files/images/digital-electronics/digital-systems/mcq3_1023_1.gif""/></p></p>",STEP 1,STEP 2,STEP 3,STEP 4,,A,
"<p>Simplify the expression <img src=""/_files/images/digital-electronics/digital-systems/319q.gif""/> using DeMorgan's theorems.</p>","<img src=""/_files/images/digital-electronics/digital-systems/mca3_1019a1.gif""/>","<img src=""/_files/images/digital-electronics/digital-systems/mca3_1019b1.gif""/>","<img src=""/_files/images/digital-electronics/digital-systems/mca3_1019c1.gif""/>","<img src=""/_files/images/digital-electronics/digital-systems/mca3_1019d1.gif""/>",,B,
"<p><p>For a three-input NOR gate, with the input waveforms as shown below, which output waveform is correct?</p>
<p><img src=""/_files/images/digital-electronics/digital-systems/mcq3_1014_1.gif""/></p></p>",a,b,c,d,,A,
