# 
# Questa Static Verification System
# Version 2019.2_1 linux_x86_64 18 May 2019

log created Wed Dec 18 09:46:24 2019 by hz2619 on cadpc14


Command: netlist elaborate
Command arguments:
    -zdb
      /homes/user/stud/fall19/hz2619/fifo/quickstart_propcheck/Output_Results/qcache/DB/zdb_1
    -tool propcheck
    -d fifo_wrapper


## Elaborating Design...
Reading MTI mapping for library mapping
Writing all MTI mappings to vmap output ...

Top level modules:
	fifo_wrapper

Analyzing design...
-- Loading module z0in_work.fifo_wrapper
-- Loading module z0in_work.fifo
Optimizing 2 design-units (inlining 0/2 module instances):
-- Optimizing module z0in_work.fifo(fast)
-- Optimizing module z0in_work.fifo_wrapper(fast)
Optimized design name is zi_opt_csl_1769067501_1
End of log Wed Dec 18 09:46:26 2019


# 
# Questa Static Verification System
# Version 2019.2_1 linux_x86_64 18 May 2019

log created Wed Dec 18 09:46:26 2019 by hz2619 on cadpc14


Command: netlist create
Command arguments:
    -zdb
      /homes/user/stud/fall19/hz2619/fifo/quickstart_propcheck/Output_Results/qcache/DB/zdb_1
    -tool propcheck
    -d fifo_wrapper


## Synthesizing netlist...
Processing module 'fifo'
Elaborating module 'fifo'.
Processing module 'fifo_wrapper'
Elaborating module 'fifo_wrapper'.

##Time Taken (Synthesis) = 720000.000000 ticks = 0.720000 secs

End of log Wed Dec 18 09:46:28 2019


# 
# Questa Static Verification System
# Version 2019.2_1 linux_x86_64 18 May 2019

log created Wed Dec 18 09:46:28 2019 by hz2619 on cadpc14


Command: formal compile
Command arguments:
    -zdb
      /homes/user/stud/fall19/hz2619/fifo/quickstart_propcheck/Output_Results/qcache/DB/zdb_1
    -d fifo_wrapper


## Processing Formal Logic...
Processing module 'fifo'
Restoring module 'fifo'.
Processing module 'fifo_wrapper'
Restoring module 'fifo_wrapper'.
Flattening design 'fifo'.
Flattening design 'fifo_wrapper'.
Info    : Detected reset.  Reset: rst, polarity: synchronous, active: high.  [netlist-12]
Info    : Detected clock.  Clock: clk, polarity: posedge.  [netlist-11]
Design is processed for formal verification.  Design 'fifo_wrapper'.

Clocks
------------------------------------------------------------------------------
Port                                   Period         Waveform    Edges
------------------------------------------------------------------------------
clk                                        10              0 5    PE   
------------------------------------------------------------------------------

Blackboxes
------------------------------------------------------------------------------
Module name                                                Reason
------------------------------------------------------------------------------
<no blackboxed modules>
------------------------------------------------------------------------------

Inferred directives
------------------------------------------------------------------------------
<no inferred directives>
------------------------------------------------------------------------------

Design is linked for formal analysis.  Design 'fifo_wrapper'.
Formal model has been created.

Property Summary
-------------------------------------------------------------------------------
Total  Directives :18
Assert Directives :8
Assume Directives :3
Cover  Directives :7

SVA Summary
-------------------------------------------------------------------------------
SVA Directive Type        Directives           Checkers
-------------------------------------------------------------------------------
Assert                         8                   8
Assume                         3                   3
Cover                          7                   7
-------------------------------------------------------------------------------

Design Checks Summary
-------------------------------------------------------------------------------
Check                              Found
-------------------------------------------------------------------------------
DECLARATION_UNDRIVEN                    1
-------------------------------------------------------------------------------
Total                                  1
-------------------------------------------------------------------------------


To see results in the GUI run:
qverify /homes/user/stud/fall19/hz2619/fifo/quickstart_propcheck/Output_Results/formal_compile.db


Message Summary
---------------------------------------------------------------------------
Count  Type     Message ID         Summary
---------------------------------------------------------------------------
    1  Info     netlist-11         Detected clock.
    1  Info     netlist-12         Detected reset.

Final Process Statistics: Max memory 630MB, CPU time 2s, Total time 5s
End of log Wed Dec 18 09:46:29 2019


