#! /home/thomas/Documents/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-25-g99580cd05)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/thomas/Documents/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/thomas/Documents/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/thomas/Documents/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/thomas/Documents/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/thomas/Documents/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555580134d40 .scope module, "profileCi_tb" "profileCi_tb" 2 3;
 .timescale -12 -12;
v0x5555801a8290_0 .var "clock", 0 0;
v0x5555801a8350_0 .var "reset", 0 0;
v0x5555801a8440_0 .var "s_busIdle", 0 0;
v0x5555801a8540_0 .var "s_ciN", 7 0;
v0x5555801a8610_0 .net "s_done", 0 0, v0x5555801a7a30_0;  1 drivers
v0x5555801a86b0_0 .net "s_result", 31 0, v0x5555801a7cd0_0;  1 drivers
v0x5555801a8780_0 .var "s_stall", 0 0;
v0x5555801a8850_0 .var "s_start", 0 0;
v0x5555801a8920_0 .var "s_valueA", 31 0;
v0x5555801a89f0_0 .var "s_valueB", 31 0;
E_0x55558017b260 .event negedge, v0x5555801844f0_0;
E_0x55558017b090 .event negedge, v0x5555801a7c10_0;
S_0x555580134ed0 .scope module, "DUT" "profileCi" 2 21, 3 1 0, S_0x555580134d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 1 "busIdle";
    .port_info 5 /INPUT 32 "valueA";
    .port_info 6 /INPUT 32 "valueB";
    .port_info 7 /INPUT 8 "ciN";
    .port_info 8 /OUTPUT 1 "done";
    .port_info 9 /OUTPUT 32 "result";
P_0x5555801350b0 .param/l "customId" 0 3 1, C4<00001000>;
L_0x5555801843e0 .functor AND 1, v0x5555801a7340_0, v0x5555801a8780_0, C4<1>, C4<1>;
L_0x555580184730 .functor AND 1, v0x5555801a7580_0, v0x5555801a8440_0, C4<1>, C4<1>;
L_0x733d9fed0018 .functor BUFT 1, C4<00001000>, C4<0>, C4<0>, C4<0>;
v0x5555801a6b60_0 .net/2u *"_ivl_0", 7 0, L_0x733d9fed0018;  1 drivers
v0x5555801a6c60_0 .net *"_ivl_2", 0 0, L_0x5555801a8af0;  1 drivers
L_0x733d9fed0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555801a6d20_0 .net/2u *"_ivl_4", 0 0, L_0x733d9fed0060;  1 drivers
v0x5555801a6de0_0 .net "busIdle", 0 0, v0x5555801a8440_0;  1 drivers
v0x5555801a6ea0_0 .net "ciN", 7 0, v0x5555801a8540_0;  1 drivers
v0x5555801a6fd0_0 .net "clock", 0 0, v0x5555801a8290_0;  1 drivers
v0x5555801a7070_0 .var "counter0_enable", 0 0;
v0x5555801a7110_0 .var "counter0_reset", 0 0;
v0x5555801a71e0_0 .net "counter0_value", 31 0, v0x555580184880_0;  1 drivers
v0x5555801a7340_0 .var "counter1_enable", 0 0;
v0x5555801a73e0_0 .var "counter1_reset", 0 0;
v0x5555801a74b0_0 .net "counter1_value", 31 0, v0x555580163fc0_0;  1 drivers
v0x5555801a7580_0 .var "counter2_enable", 0 0;
v0x5555801a7620_0 .var "counter2_reset", 0 0;
v0x5555801a76f0_0 .net "counter2_value", 31 0, v0x5555801a5f30_0;  1 drivers
v0x5555801a77c0_0 .var "counter3_enable", 0 0;
v0x5555801a7890_0 .var "counter3_reset", 0 0;
v0x5555801a7960_0 .net "counter3_value", 31 0, v0x5555801a6740_0;  1 drivers
v0x5555801a7a30_0 .var "done", 0 0;
v0x5555801a7ad0_0 .net "isMe", 0 0, L_0x5555801a8bc0;  1 drivers
v0x5555801a7b70_0 .var "profile_result", 31 0;
v0x5555801a7c10_0 .net "reset", 0 0, v0x5555801a8350_0;  1 drivers
v0x5555801a7cd0_0 .var "result", 31 0;
v0x5555801a7db0_0 .net "stall", 0 0, v0x5555801a8780_0;  1 drivers
v0x5555801a7e70_0 .net "start", 0 0, v0x5555801a8850_0;  1 drivers
v0x5555801a7f30_0 .net "valueA", 31 0, v0x5555801a8920_0;  1 drivers
v0x5555801a8010_0 .net "valueB", 31 0, v0x5555801a89f0_0;  1 drivers
E_0x555580183be0/0 .event anyedge, v0x5555801a7f30_0, v0x555580184880_0, v0x555580163fc0_0, v0x5555801a5f30_0;
E_0x555580183be0/1 .event anyedge, v0x5555801a6740_0;
E_0x555580183be0 .event/or E_0x555580183be0/0, E_0x555580183be0/1;
E_0x555580186640 .event posedge, v0x5555801a7c10_0, v0x5555801844f0_0;
L_0x5555801a8af0 .cmp/eq 8, v0x5555801a8540_0, L_0x733d9fed0018;
L_0x5555801a8bc0 .functor MUXZ 1, L_0x733d9fed0060, v0x5555801a8850_0, L_0x5555801a8af0, C4<>;
S_0x55558017cbf0 .scope module, "counter0" "counter" 3 66, 4 1 0, S_0x555580134ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "direction";
    .port_info 4 /OUTPUT 32 "counterValue";
P_0x55558017cdd0 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v0x5555801844f0_0 .net "clock", 0 0, v0x5555801a8290_0;  alias, 1 drivers
v0x555580184880_0 .var "counterValue", 31 0;
L_0x733d9fed00a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555580184f40_0 .net "direction", 0 0, L_0x733d9fed00a8;  1 drivers
v0x555580185770_0 .net "enable", 0 0, v0x5555801a7070_0;  1 drivers
v0x555580166780_0 .net "reset", 0 0, v0x5555801a7110_0;  1 drivers
E_0x555580164860 .event posedge, v0x5555801844f0_0;
S_0x5555801a5460 .scope module, "counter1" "counter" 3 67, 4 1 0, S_0x555580134ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "direction";
    .port_info 4 /OUTPUT 32 "counterValue";
P_0x5555801a5660 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v0x5555801653a0_0 .net "clock", 0 0, v0x5555801a8290_0;  alias, 1 drivers
v0x555580163fc0_0 .var "counterValue", 31 0;
L_0x733d9fed00f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555801a57d0_0 .net "direction", 0 0, L_0x733d9fed00f0;  1 drivers
v0x5555801a5870_0 .net "enable", 0 0, L_0x5555801843e0;  1 drivers
v0x5555801a5930_0 .net "reset", 0 0, v0x5555801a73e0_0;  1 drivers
S_0x5555801a5ae0 .scope module, "counter2" "counter" 3 68, 4 1 0, S_0x555580134ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "direction";
    .port_info 4 /OUTPUT 32 "counterValue";
P_0x5555801a5cc0 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v0x5555801a5e40_0 .net "clock", 0 0, v0x5555801a8290_0;  alias, 1 drivers
v0x5555801a5f30_0 .var "counterValue", 31 0;
L_0x733d9fed0138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555801a6010_0 .net "direction", 0 0, L_0x733d9fed0138;  1 drivers
v0x5555801a60b0_0 .net "enable", 0 0, L_0x555580184730;  1 drivers
v0x5555801a6170_0 .net "reset", 0 0, v0x5555801a7620_0;  1 drivers
S_0x5555801a6320 .scope module, "counter3" "counter" 3 69, 4 1 0, S_0x555580134ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "direction";
    .port_info 4 /OUTPUT 32 "counterValue";
P_0x5555801a6500 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v0x5555801a6680_0 .net "clock", 0 0, v0x5555801a8290_0;  alias, 1 drivers
v0x5555801a6740_0 .var "counterValue", 31 0;
L_0x733d9fed0180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555801a6820_0 .net "direction", 0 0, L_0x733d9fed0180;  1 drivers
v0x5555801a68f0_0 .net "enable", 0 0, v0x5555801a77c0_0;  1 drivers
v0x5555801a69b0_0 .net "reset", 0 0, v0x5555801a7890_0;  1 drivers
    .scope S_0x55558017cbf0;
T_0 ;
    %wait E_0x555580164860;
    %load/vec4 v0x555580166780_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x555580185770_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x555580184880_0;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v0x555580184f40_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_0.4, 10;
    %load/vec4 v0x555580184880_0;
    %addi 1, 0, 32;
    %jmp/1 T_0.5, 10;
T_0.4 ; End of true expr.
    %load/vec4 v0x555580184880_0;
    %subi 1, 0, 32;
    %jmp/0 T_0.5, 10;
 ; End of false expr.
    %blend;
T_0.5;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x555580184880_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5555801a5460;
T_1 ;
    %wait E_0x555580164860;
    %load/vec4 v0x5555801a5930_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x5555801a5870_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x555580163fc0_0;
    %jmp/1 T_1.3, 9;
T_1.2 ; End of true expr.
    %load/vec4 v0x5555801a57d0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_1.4, 10;
    %load/vec4 v0x555580163fc0_0;
    %addi 1, 0, 32;
    %jmp/1 T_1.5, 10;
T_1.4 ; End of true expr.
    %load/vec4 v0x555580163fc0_0;
    %subi 1, 0, 32;
    %jmp/0 T_1.5, 10;
 ; End of false expr.
    %blend;
T_1.5;
    %jmp/0 T_1.3, 9;
 ; End of false expr.
    %blend;
T_1.3;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v0x555580163fc0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5555801a5ae0;
T_2 ;
    %wait E_0x555580164860;
    %load/vec4 v0x5555801a6170_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x5555801a60b0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x5555801a5f30_0;
    %jmp/1 T_2.3, 9;
T_2.2 ; End of true expr.
    %load/vec4 v0x5555801a6010_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_2.4, 10;
    %load/vec4 v0x5555801a5f30_0;
    %addi 1, 0, 32;
    %jmp/1 T_2.5, 10;
T_2.4 ; End of true expr.
    %load/vec4 v0x5555801a5f30_0;
    %subi 1, 0, 32;
    %jmp/0 T_2.5, 10;
 ; End of false expr.
    %blend;
T_2.5;
    %jmp/0 T_2.3, 9;
 ; End of false expr.
    %blend;
T_2.3;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x5555801a5f30_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5555801a6320;
T_3 ;
    %wait E_0x555580164860;
    %load/vec4 v0x5555801a69b0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x5555801a68f0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x5555801a6740_0;
    %jmp/1 T_3.3, 9;
T_3.2 ; End of true expr.
    %load/vec4 v0x5555801a6820_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_3.4, 10;
    %load/vec4 v0x5555801a6740_0;
    %addi 1, 0, 32;
    %jmp/1 T_3.5, 10;
T_3.4 ; End of true expr.
    %load/vec4 v0x5555801a6740_0;
    %subi 1, 0, 32;
    %jmp/0 T_3.5, 10;
 ; End of false expr.
    %blend;
T_3.5;
    %jmp/0 T_3.3, 9;
 ; End of false expr.
    %blend;
T_3.3;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x5555801a6740_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555580134ed0;
T_4 ;
    %wait E_0x555580186640;
    %load/vec4 v0x5555801a7c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555801a7a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555801a7cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555801a7070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555801a7340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555801a7580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555801a77c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555801a7110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555801a73e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555801a7620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555801a7890_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5555801a7ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555801a7a30_0, 0;
    %load/vec4 v0x5555801a7b70_0;
    %assign/vec4 v0x5555801a7cd0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555801a7a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555801a7cd0_0, 0;
T_4.3 ;
    %load/vec4 v0x5555801a7c10_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.6, 8;
    %load/vec4 v0x5555801a8010_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.7, 10;
    %load/vec4 v0x5555801a7ad0_0;
    %and;
T_4.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.6;
    %jmp/0 T_4.4, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %load/vec4 v0x5555801a8010_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.10, 10;
    %load/vec4 v0x5555801a7ad0_0;
    %and;
T_4.10;
    %flag_set/vec4 9;
    %jmp/0 T_4.8, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.9, 9;
T_4.8 ; End of true expr.
    %load/vec4 v0x5555801a7070_0;
    %jmp/0 T_4.9, 9;
 ; End of false expr.
    %blend;
T_4.9;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %assign/vec4 v0x5555801a7070_0, 0;
    %load/vec4 v0x5555801a7c10_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.13, 8;
    %load/vec4 v0x5555801a8010_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.14, 10;
    %load/vec4 v0x5555801a7ad0_0;
    %and;
T_4.14;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.13;
    %jmp/0 T_4.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %load/vec4 v0x5555801a8010_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.17, 10;
    %load/vec4 v0x5555801a7ad0_0;
    %and;
T_4.17;
    %flag_set/vec4 9;
    %jmp/0 T_4.15, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.16, 9;
T_4.15 ; End of true expr.
    %load/vec4 v0x5555801a7340_0;
    %jmp/0 T_4.16, 9;
 ; End of false expr.
    %blend;
T_4.16;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %assign/vec4 v0x5555801a7340_0, 0;
    %load/vec4 v0x5555801a7c10_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.20, 8;
    %load/vec4 v0x5555801a8010_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.21, 10;
    %load/vec4 v0x5555801a7ad0_0;
    %and;
T_4.21;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.20;
    %jmp/0 T_4.18, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %load/vec4 v0x5555801a8010_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.24, 10;
    %load/vec4 v0x5555801a7ad0_0;
    %and;
T_4.24;
    %flag_set/vec4 9;
    %jmp/0 T_4.22, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.23, 9;
T_4.22 ; End of true expr.
    %load/vec4 v0x5555801a7580_0;
    %jmp/0 T_4.23, 9;
 ; End of false expr.
    %blend;
T_4.23;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %assign/vec4 v0x5555801a7580_0, 0;
    %load/vec4 v0x5555801a7c10_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.27, 8;
    %load/vec4 v0x5555801a8010_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.28, 10;
    %load/vec4 v0x5555801a7ad0_0;
    %and;
T_4.28;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.27;
    %jmp/0 T_4.25, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.26, 8;
T_4.25 ; End of true expr.
    %load/vec4 v0x5555801a8010_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.31, 10;
    %load/vec4 v0x5555801a7ad0_0;
    %and;
T_4.31;
    %flag_set/vec4 9;
    %jmp/0 T_4.29, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.30, 9;
T_4.29 ; End of true expr.
    %load/vec4 v0x5555801a77c0_0;
    %jmp/0 T_4.30, 9;
 ; End of false expr.
    %blend;
T_4.30;
    %jmp/0 T_4.26, 8;
 ; End of false expr.
    %blend;
T_4.26;
    %assign/vec4 v0x5555801a77c0_0, 0;
    %load/vec4 v0x5555801a7ad0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.32, 8;
    %load/vec4 v0x5555801a8010_0;
    %parti/s 1, 8, 5;
    %jmp/1 T_4.33, 8;
T_4.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.33, 8;
 ; End of false expr.
    %blend;
T_4.33;
    %assign/vec4 v0x5555801a7110_0, 0;
    %load/vec4 v0x5555801a7ad0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.34, 8;
    %load/vec4 v0x5555801a8010_0;
    %parti/s 1, 9, 5;
    %jmp/1 T_4.35, 8;
T_4.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.35, 8;
 ; End of false expr.
    %blend;
T_4.35;
    %assign/vec4 v0x5555801a73e0_0, 0;
    %load/vec4 v0x5555801a7ad0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.36, 8;
    %load/vec4 v0x5555801a8010_0;
    %parti/s 1, 10, 5;
    %jmp/1 T_4.37, 8;
T_4.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.37, 8;
 ; End of false expr.
    %blend;
T_4.37;
    %assign/vec4 v0x5555801a7620_0, 0;
    %load/vec4 v0x5555801a7ad0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.38, 8;
    %load/vec4 v0x5555801a8010_0;
    %parti/s 1, 11, 5;
    %jmp/1 T_4.39, 8;
T_4.38 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.39, 8;
 ; End of false expr.
    %blend;
T_4.39;
    %assign/vec4 v0x5555801a7890_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555580134ed0;
T_5 ;
    %wait E_0x555580183be0;
    %load/vec4 v0x5555801a7f30_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555801a7b70_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x5555801a71e0_0;
    %store/vec4 v0x5555801a7b70_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x5555801a74b0_0;
    %store/vec4 v0x5555801a7b70_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x5555801a76f0_0;
    %store/vec4 v0x5555801a7b70_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x5555801a7960_0;
    %store/vec4 v0x5555801a7b70_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x555580134d40;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555801a8350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555801a8290_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_6.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %subi 1, 0, 32;
    %delay 5, 0;
    %load/vec4 v0x5555801a8290_0;
    %inv;
    %store/vec4 v0x5555801a8290_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555801a8350_0, 0, 1;
T_6.2 ;
    %delay 5, 0;
    %load/vec4 v0x5555801a8290_0;
    %inv;
    %store/vec4 v0x5555801a8290_0, 0, 1;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .thread T_6;
    .scope S_0x555580134d40;
T_7 ;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x5555801a8540_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555801a8920_0, 4, 2;
    %pushi/vec4 225, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555801a89f0_0, 4, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555801a8850_0, 0, 1;
    %wait E_0x55558017b090;
    %pushi/vec4 10, 0, 32;
T_7.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %subi 1, 0, 32;
    %wait E_0x55558017b260;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5555801a8540_0, 0, 8;
    %pushi/vec4 10, 0, 32;
T_7.2 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %subi 1, 0, 32;
    %wait E_0x55558017b260;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x5555801a8540_0, 0, 8;
    %pushi/vec4 4095, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555801a89f0_0, 4, 12;
    %pushi/vec4 2, 0, 32;
T_7.4 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_7.5, 5;
    %jmp/1 T_7.5, 4;
    %subi 1, 0, 32;
    %wait E_0x55558017b260;
    %jmp T_7.4;
T_7.5 ;
    %pop/vec4 1;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5555801a8540_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555801a8920_0, 4, 2;
    %pushi/vec4 195, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555801a89f0_0, 4, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555801a8780_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_7.6 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_7.7, 5;
    %jmp/1 T_7.7, 4;
    %subi 1, 0, 32;
    %wait E_0x55558017b260;
    %jmp T_7.6;
T_7.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555801a8920_0, 4, 2;
    %pushi/vec4 391, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555801a89f0_0, 4, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555801a8440_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_7.8 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_7.9, 5;
    %jmp/1 T_7.9, 4;
    %subi 1, 0, 32;
    %wait E_0x55558017b260;
    %jmp T_7.8;
T_7.9 ;
    %pop/vec4 1;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x555580134d40;
T_8 ;
    %vpi_call 2 69 "$dumpfile", "profileCi_waves.vcd" {0 0 0};
    %vpi_call 2 70 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x555580134ed0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "profileCi_tb.v";
    "profileCi.v";
    "counter.v";
