/home/kaniyama/domestic/kosen_engineeringExperience2/202004_VHDL/fourbitadder/modelsim/fourbitadder.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/kaniyama/domestic/kosen_engineeringExperience2/202004_VHDL/fourbitadder/modelsim/fourbitadder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Compiling entity fourbitadder
-- Compiling architecture RTL of fourbitadder

} {} {}} /home/kaniyama/domestic/kosen_engineeringExperience2/202004_VHDL/fourbitadder/modelsim/halfadder.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/kaniyama/domestic/kosen_engineeringExperience2/202004_VHDL/fourbitadder/modelsim/halfadder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Compiling entity halfadder
-- Compiling architecture RTL of halfadder

} {} {}} /home/kaniyama/domestic/kosen_engineeringExperience2/202004_VHDL/fourbitadder/modelsim/fulladder.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/kaniyama/domestic/kosen_engineeringExperience2/202004_VHDL/fourbitadder/modelsim/fulladder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Compiling entity fulladder
-- Compiling architecture RTL of fulladder

} {} {}}
