# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do NARK_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Lenovo/Desktop/NARK\ (Data\ path) {C:/Users/Lenovo/Desktop/NARK (Data path)/TESTBENCH_MODULE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:43 on Sep 14,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Lenovo/Desktop/NARK (Data path)" C:/Users/Lenovo/Desktop/NARK (Data path)/TESTBENCH_MODULE.sv 
# -- Compiling module TESTBENCH_MODULE
# 
# Top level modules:
# 	TESTBENCH_MODULE
# End time: 21:22:43 on Sep 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Lenovo/Desktop/NARK\ (Data\ path)/N_BITS_MUX_MODULE {C:/Users/Lenovo/Desktop/NARK (Data path)/N_BITS_MUX_MODULE/ONE_BIT_MUX_MODULE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:43 on Sep 14,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Lenovo/Desktop/NARK (Data path)/N_BITS_MUX_MODULE" C:/Users/Lenovo/Desktop/NARK (Data path)/N_BITS_MUX_MODULE/ONE_BIT_MUX_MODULE.sv 
# -- Compiling module ONE_BIT_MUX_MODULE
# 
# Top level modules:
# 	ONE_BIT_MUX_MODULE
# End time: 21:22:43 on Sep 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Lenovo/Desktop/NARK\ (Data\ path)/N_BITS_MUX_MODULE {C:/Users/Lenovo/Desktop/NARK (Data path)/N_BITS_MUX_MODULE/N_BITS_ONE_SELECT_MUX_MODULE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:43 on Sep 14,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Lenovo/Desktop/NARK (Data path)/N_BITS_MUX_MODULE" C:/Users/Lenovo/Desktop/NARK (Data path)/N_BITS_MUX_MODULE/N_BITS_ONE_SELECT_MUX_MODULE.sv 
# -- Compiling module N_BITS_ONE_SELECT_MUX_MODULE
# 
# Top level modules:
# 	N_BITS_ONE_SELECT_MUX_MODULE
# End time: 21:22:43 on Sep 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Lenovo/Desktop/NARK\ (Data\ path)/LOGIC_MODULES {C:/Users/Lenovo/Desktop/NARK (Data path)/LOGIC_MODULES/N_BITS_ARITMETIC_SHIFT_RIGHT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:43 on Sep 14,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Lenovo/Desktop/NARK (Data path)/LOGIC_MODULES" C:/Users/Lenovo/Desktop/NARK (Data path)/LOGIC_MODULES/N_BITS_ARITMETIC_SHIFT_RIGHT.sv 
# -- Compiling module N_BITS_ARITMETIC_SHIFT_RIGHT
# 
# Top level modules:
# 	N_BITS_ARITMETIC_SHIFT_RIGHT
# End time: 21:22:43 on Sep 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Lenovo/Desktop/NARK\ (Data\ path)/LOGIC_MODULES {C:/Users/Lenovo/Desktop/NARK (Data path)/LOGIC_MODULES/_OR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:43 on Sep 14,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Lenovo/Desktop/NARK (Data path)/LOGIC_MODULES" C:/Users/Lenovo/Desktop/NARK (Data path)/LOGIC_MODULES/_OR.sv 
# -- Compiling module _OR
# 
# Top level modules:
# 	_OR
# End time: 21:22:44 on Sep 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Lenovo/Desktop/NARK\ (Data\ path)/LOGIC_MODULES {C:/Users/Lenovo/Desktop/NARK (Data path)/LOGIC_MODULES/_NOT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:44 on Sep 14,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Lenovo/Desktop/NARK (Data path)/LOGIC_MODULES" C:/Users/Lenovo/Desktop/NARK (Data path)/LOGIC_MODULES/_NOT.sv 
# -- Compiling module _NOT
# 
# Top level modules:
# 	_NOT
# End time: 21:22:44 on Sep 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Lenovo/Desktop/NARK\ (Data\ path)/LOGIC_MODULES {C:/Users/Lenovo/Desktop/NARK (Data path)/LOGIC_MODULES/_AND.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:44 on Sep 14,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Lenovo/Desktop/NARK (Data path)/LOGIC_MODULES" C:/Users/Lenovo/Desktop/NARK (Data path)/LOGIC_MODULES/_AND.sv 
# -- Compiling module _AND
# 
# Top level modules:
# 	_AND
# End time: 21:22:44 on Sep 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Lenovo/Desktop/NARK\ (Data\ path)/N_BITS_NARK {C:/Users/Lenovo/Desktop/NARK (Data path)/N_BITS_NARK/EXTEND_MODULE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:44 on Sep 14,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Lenovo/Desktop/NARK (Data path)/N_BITS_NARK" C:/Users/Lenovo/Desktop/NARK (Data path)/N_BITS_NARK/EXTEND_MODULE.sv 
# -- Compiling module EXTEND_MODULE
# 
# Top level modules:
# 	EXTEND_MODULE
# End time: 21:22:44 on Sep 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.TESTBENCH_MODULE
# vsim work.TESTBENCH_MODULE 
# Start time: 21:22:58 on Sep 14,2019
# Loading sv_std.std
# Loading work.TESTBENCH_MODULE
# Loading work.EXTEND_MODULE
# Loading work.N_BITS_ARITMETIC_SHIFT_RIGHT
# Loading work.N_BITS_ONE_SELECT_MUX_MODULE
# Loading work.ONE_BIT_MUX_MODULE
# Loading work._NOT
# Loading work._AND
# Loading work._OR
add wave -position end sim:/TESTBENCH_MODULE/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Lenovo  Hostname: DESKTOP-IL1A9F1  ProcessID: 8424
#           Attempting to use alternate WLF file "./wlftixsew3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftixsew3
run
run
run
# End time: 21:26:26 on Sep 14,2019, Elapsed time: 0:03:28
# Errors: 0, Warnings: 2
