Running: xsim.dir/uart_tx_data_tb_time_synth/xsimk.exe -simmode gui -wdb uart_tx_data_tb_time_synth.wdb -simrunnum 0 -socket 53243
Design successfully loaded
Design Loading Memory Usage: 9280 KB (Peak: 9280 KB)
Design Loading CPU Usage: 62 ms
