# This script segment is generated automatically by AutoPilot

# Memory (RAM/ROM)  definition:
set ID 39
set hasByteEnable 0
set MemName kmxGauss_cdt_v
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 31
set AddrRange 330
set AddrWd 9
set TrueReset 0
set IsROM 1
set ROMData { "0000000000000000000000000000000" "0000000000000000000000000000000" "0000000000000000000000000000000" "0000101001111111000011110000011" "1111000110111100110000100110101" "0010110010000010010101101011010" "0001111101100000110111100100111" "1110100001111001001111010001001" "0000101100111001000011010010001" "0011001111101110101001010111101" "0100001011101010111100100010100" "1101010111101011000000101110010" "0100011111110011010010111111000" "1100101011001110110011001101000" "0101011001010010000010000011001" "0101101100111101111100110111000" "1000010111100011111101011100010" "0101110101111101100001011001001" "0110110110100011010110100011000" "0111100101100000110110110101100" "0010000101011000011010111111011" "0111111011111110111101010010000" "1000111101101111001100011010111" "0111001010000110110011001011001" "1000111100110011101101101011100" "0111100100001010100011000001001" "1111010111010101010011010011011" "1001111000101100011111000111111" "1101001100000100111011111110000" "1111001101111011110010100000101" "1010101111011100001000110011010" "1010100111001111000010000100111" "0000001001010011100101110011001" "1011100000111101010001101111000" "0001100101111100100101101101100" "0100111011011101111011001110000" "1100001101010001101110010010101" "0100110110111101000100000000101" "0000101000101100110011101001010" "1100110100100001101110100101010" "0010011010010011100010000010100" "0010011110010000011101001111010" "1101010110111011000001101100101" "0110111000110011010001001101010" "0101110010101010000010010111010" "1101110100101111110010000001100" "1011111001111100100000001000011" "1010000001010100010001111111111" "1110001110010101011110110001011" "1100010100001011011110000001011" "0111111000010111010000001111101" "1110100100000011110110100001100" "1101100111101001010100010110101" "0001100000010111111111110101011" "1110110110010011110110000010101" "0001000101011100010011001010100" "0110001110111101010100000111111" "1111000101011110101101110110100" "1111010001011011101111001100011" "0000110010000001010110100110000" "1111010001111101010000011010011" "0001000101110000101110100111011" "0000111010110111111101001111000" "1111011100000111001001110001010" "0100111000101110111100011010110" "0011100110010010010001110000010" "1111100100010010100001000101001" "0110001111011000000111111000011" "0011011011110111000100010101011" "1111101010110011100011100101001" "1100111100010010101010101010001" "0100110010111110000001001110100" "1111101111111100011000010000000" "1101010100110110000001101110111" "0101000010010010111110000111001" "1111110011111100111011000000010" "1111010111110001011111101100010" "1011011101011010100010111110000" "1111110111000010111110000101111" "1011111011010000100111010011001" "1000100111110001100100001000101" "1111111001011010010000010011010" "0100111110100111011100001100011" "1011100010010000000010101010101" "1111111011001100100110100110110" "1101011010101010010000100110111" "1101111101111010101000110000101" "1111111100100010001000000010001" "1011000100100100100011100101001" "1111011001011001011111101011111" "1111111101100001011010101001100" "0001100110111000011101011110111" "0011100110111101010111001101001" "1111111110001111110000110011111" "1011001101000100100000011110000" "1110101111010100010101000110010" "1111111110110001010110000010011" "0000000101001001000110100101101" "1011001000011111010110001001010" "1111111111001001011010111101100" "1001000100000110011111100001011" "1010101010000100100101010111010" "1111111111011010100000001001011" "0101101110011011111111110110001" "1010110001001110100110110100001" "1111111111100110011111100010101" "0100111001100101001011000001000" "1010111110100111011101101101001" "1111111111101110110100100100111" "1000111000111111110011110000110" "0010000011100110101010010010110" "1111111111110100100010111011111" "0011100101111100110110101110101" "0111111101001010110100011100100" "1111111111111000011100000101110" "1000111100001110010001000101000" "1111100011001010100100001100001" "1111111111111011000011110000011" "1001010111110000000000100011000" "1001001011110011000111101000101" "1111111111111100110011011001101" "0001000110000111100010010010101" "0111110111000101011000000101011" "1111111111111101111100111101011" "0010101011000000111000100111100" "1001100000111111111111010011000" "1111111111111110101100111010100" "1111000010000111110011010101110" "0000110101110000100001110111101" "1111111111111111001011110110100" "1000111000000101000101110110011" "1000100001111110100001000101111" "1111111111111111011111100110011" "0101000000000110110011010001110" "0001011110101111100010001100011" "1111111111111111101100000100101" "0110100010111001011011110010011" "1001010110111100110100101001110" "1111111111111111110011110111100" "1001001110001001011111111111101" "0100010000000001011110000100001" "1111111111111111111000101100000" "1100000111110100011010010101100" "0111011101100000011010001000001" "1111111111111111111011101000111" "0001001000000010110110100011110" "1111101110010000010001101101010" "1111111111111111111101011011001" "1000101001001001111000101111111" "1110111000101101000100001010000" "1111111111111111111110011111101" "0110101101001001001011110010000" "1000010000010010101111111001011" "1111111111111111111111001000010" "0011011101100110101011000100100" "0000110011010000110101011110001" "1111111111111111111111100000000" "1011110111101010101011101000110" "1100000010111010110111001110110" "1111111111111111111111101101111" "0101010001010100011011011101001" "1011100111001001010010001110101" "1111111111111111111111110101110" "1101100000000011110100100110100" "1010101000000111000111101110011" "1111111111111111111111111010010" "1111000001101010000011011001001" "1010000010010000011000010110011" "1111111111111111111111111100111" "0011110010010001100010011101111" "0010011101000100001000100100010" "1111111111111111111111111110010" "1000011111010010001010011001010" "0101010100011011111001111000110" "1111111111111111111111111111000" "1011111110101100010000110000011" "0010001100111000111001111110100" "1111111111111111111111111111100" "0010001011100101111110101110011" "0110101011110101010010011101111" "1111111111111111111111111111101" "1111011001100011111001010100100" "0010111111110110101001000111010" "1111111111111111111111111111110" "1110111111000000010110001010000" "0111010110010101101011111110100" "1111111111111111111111111111111" "0111001101011101000100100001100" "1000000000110110001011110011100" "1111111111111111111111111111111" "1011100000011001001010011000110" "0011010011111000100101000101100" "1111111111111111111111111111111" "1101101110011110001100110010010" "1111100001100101111101011110110" "1111111111111111111111111111111" "1110110111000111110010011001001" "0110001000000010100111101101000" "1111111111111111111111111111111" "1111011011111000010011011010010" "1111100001110100110010111111011" "1111111111111111111111111111111" "1111101110010010000101001100100" "0101100100101101000110110001111" "1111111111111111111111111111111" "1111110111011001100010010001101" "0001110101011011100101000110101" "1111111111111111111111111111111" "1111111011110111100010001001101" "1000001010010100011010001111101" "1111111111111111111111111111111" "1111111110000010010000000101011" "1111000000111110110000101001001" "1111111111111111111111111111111" "1111111111000100110100111010001" "0100110101011011110101001101111" "1111111111111111111111111111111" "1111111111100100011100010101100" "0110001010001101011100010111111" "1111111111111111111111111111111" "1111111111110011010011001001100" "0010001010001001110011110110110" "1111111111111111111111111111111" "1111111111111010001101001111100" "0001010010001000001110000100111" "1111111111111111111111111111111" "1111111111111101011000101000111" "1101010001000000011110001001001" "1111111111111111111111111111111" "1111111111111110110101001111000" "1110100000011100100010011100010" "1111111111111111111111111111111" "1111111111111111011110111100100" "1101111011000001100110001110110" "1111111111111111111111111111111" "1111111111111111110001100010011" "1101010010011001101110100101001" "1111111111111111111111111111111" "1111111111111111111001101111010" "0001111100011111101101100100011" "1111111111111111111111111111111" "1111111111111111111101010100010" "0100110101010111011001010100111" "1111111111111111111111111111111" "1111111111111111111110110111001" "0111110000001110111100000101100" "1111111111111111111111111111111" "1111111111111111111111100001011" "1000110000110101010100010110101" "1111111111111111111111111111111" "1111111111111111111111110011010" "0111101011111001000101000100111" "1111111111111111111111111111111" "1111111111111111111111111010110" "0100011011110100011100000100000" "1111111111111111111111111111111" "1111111111111111111111111101111" "0000011111011011101011000011011" "1111111111111111111111111111111" "1111111111111111111111111111001" "0010101110000110010011101100000" "1111111111111111111111111111111" "1111111111111111111111111111101" "0100011110010001010000110011110" "1111111111111111111111111111111" "1111111111111111111111111111110" "1110110101111100111001110010101" "1111111111111111111111111111111" "1111111111111111111111111111111" "1001010011101011101100010110100" "1111111111111111111111111111111" "1111111111111111111111111111111" "1101011010101010011011001011011" "1111111111111111111111111111111" "1111111111111111111111111111111" "1111000000110101110101000110101" "1111111111111111111111111111111" "1111111111111111111111111111111" "1111101000000111111100110110000" "1111111111111111111111111111111" "1111111111111111111111111111111" "1111110111000100010111011101100" "1111111111111111111111111111111" "1111111111111111111111111111111" "1111111100101100011000011001001" "1111111111111111111111111111111" "1111111111111111111111111111111" "1111111110110010011110010110000" "1111111111111111111111111111111" "1111111111111111111111111111111" "1111111111100011111001001111010" "1111111111111111111111111111111" "1111111111111111111111111111111" "1111111111110101111010101011101" "1111111111111111111111111111111" "1111111111111111111111111111111" "1111111111111100011010111001100" "1111111111111111111111111111111" "1111111111111111111111111111111" "1111111111111110101111100000110" "1111111111111111111111111111111" "1111111111111111111111111111111" "1111111111111111100100000001001" "1111111111111111111111111111111" "1111111111111111111111111111111" "1111111111111111110110010111111" "1111111111111111111111111111111" "1111111111111111111111111111111" "1111111111111111111100101110010" "1111111111111111111111111111111" "1111111111111111111111111111111" "1111111111111111111110111001010" "1111111111111111111111111111111" "1111111111111111111111111111111" "1111111111111111111111101000011" "1111111111111111111111111111111" "1111111111111111111111111111111" "1111111111111111111111111000010" "1111111111111111111111111111111" "1111111111111111111111111111111" "1111111111111111111111111101011" "1111111111111111111111111111111" "1111111111111111111111111111111" "1111111111111111111111111111001" "1111111111111111111111111111111" "1111111111111111111111111111111" "1111111111111111111111111111110" "1111111111111111111111111111111" "1111111111111111111111111111111" "1111111111111111111111111111111" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.772
set ClkPeriod 15
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 40
set hasByteEnable 0
set MemName kmxGauss_s
set CoreName ap_simcore_mem
set PortList { 2 2 }
set DataWd 64
set AddrRange 25
set AddrWd 5
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.772
set ClkPeriod 15
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 41
set hasByteEnable 0
set MemName kmxGauss_x_assign
set CoreName ap_simcore_mem
set PortList { 2 3 }
set DataWd 8
set AddrRange 168
set AddrWd 8
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.772
set ClkPeriod 15
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 42
set hasByteEnable 0
set MemName kmxGauss_sampk
set CoreName ap_simcore_mem
set PortList { 2 2 }
set DataWd 32
set AddrRange 1098
set AddrWd 11
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.772
set ClkPeriod 15
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 43
set hasByteEnable 0
set MemName kmxGauss_sampk_temp
set CoreName ap_simcore_mem
set PortList { 2 2 }
set DataWd 8
set AddrRange 4392
set AddrWd 13
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.772
set ClkPeriod 15
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 44
set hasByteEnable 0
set MemName kmxGauss_sampg
set CoreName ap_simcore_mem
set PortList { 2 2 }
set DataWd 32
set AddrRange 366
set AddrWd 9
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.772
set ClkPeriod 15
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name z \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename z \
    op interface \
    ports { z_address0 { O 10 vector } z_ce0 { O 1 bit } z_we0 { O 1 bit } z_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'z'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 47 \
    name seed \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename seed \
    op interface \
    ports { seed_address0 { O 7 vector } seed_ce0 { O 1 bit } seed_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'seed'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name z_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_z_offset \
    op interface \
    ports { z_offset { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name seed_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seed_offset \
    op interface \
    ports { seed_offset { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name nonce \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_nonce \
    op interface \
    ports { nonce { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


