#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jan 25 05:22:55 2019
# Process ID: 15596
# Current directory: /home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.runs/impl_1
# Command line: vivado -log tutorial_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source tutorial_wrapper.tcl -notrace
# Log file: /home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.runs/impl_1/tutorial_wrapper.vdi
# Journal file: /home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source tutorial_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/iavendano/RISC-V-On-PYNQ-Flute/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top tutorial_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_irqConcat_0/tutorial_irqConcat_0.dcp' for cell 'tutorial_i/irqConcat'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_porReset_0/tutorial_porReset_0.dcp' for cell 'tutorial_i/porReset'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0.dcp' for cell 'tutorial_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_psInterruptController_0/tutorial_psInterruptController_0.dcp' for cell 'tutorial_i/psInterruptController'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_resetSlice_0/tutorial_resetSlice_0.dcp' for cell 'tutorial_i/resetSlice'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_subprocessorClk_0/tutorial_subprocessorClk_0.dcp' for cell 'tutorial_i/subprocessorClk'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_0/tutorial_xbar_0.dcp' for cell 'tutorial_i/psAxiInterconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_0/tutorial_auto_pc_0.dcp' for cell 'tutorial_i/psAxiInterconnect/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_1/tutorial_auto_pc_1.dcp' for cell 'tutorial_i/psAxiInterconnect/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_2/tutorial_auto_pc_2.dcp' for cell 'tutorial_i/psAxiInterconnect/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_psBramController_0/tutorial_psBramController_0.dcp' for cell 'tutorial_i/tutorialProcessor/psBramController'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_riscvBram_0/tutorial_riscvBram_0.dcp' for cell 'tutorial_i/tutorialProcessor/riscvBram'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_riscvBramController_0/tutorial_riscvBramController_0.dcp' for cell 'tutorial_i/tutorialProcessor/riscvBramController'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_riscvReset_0/tutorial_riscvReset_0.dcp' for cell 'tutorial_i/tutorialProcessor/riscvReset'
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'tutorial_i/subprocessorClk/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.runs/impl_1/.Xil/Vivado-15596-fabricant/dcp8/tutorial_subprocessorClk_0.edf:47991]
Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_porReset_0/tutorial_porReset_0_board.xdc] for cell 'tutorial_i/porReset/U0'
Finished Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_porReset_0/tutorial_porReset_0_board.xdc] for cell 'tutorial_i/porReset/U0'
Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_porReset_0/tutorial_porReset_0.xdc] for cell 'tutorial_i/porReset/U0'
Finished Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_porReset_0/tutorial_porReset_0.xdc] for cell 'tutorial_i/porReset/U0'
Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0.xdc] for cell 'tutorial_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0.xdc] for cell 'tutorial_i/processing_system7_0/inst'
Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_psInterruptController_0/tutorial_psInterruptController_0.xdc] for cell 'tutorial_i/psInterruptController/U0'
Finished Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_psInterruptController_0/tutorial_psInterruptController_0.xdc] for cell 'tutorial_i/psInterruptController/U0'
Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_subprocessorClk_0/tutorial_subprocessorClk_0_board.xdc] for cell 'tutorial_i/subprocessorClk/inst'
Finished Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_subprocessorClk_0/tutorial_subprocessorClk_0_board.xdc] for cell 'tutorial_i/subprocessorClk/inst'
Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_subprocessorClk_0/tutorial_subprocessorClk_0.xdc] for cell 'tutorial_i/subprocessorClk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_subprocessorClk_0/tutorial_subprocessorClk_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_subprocessorClk_0/tutorial_subprocessorClk_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 2101.035 ; gain = 538.523 ; free physical = 133210 ; free virtual = 503658
Finished Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_subprocessorClk_0/tutorial_subprocessorClk_0.xdc] for cell 'tutorial_i/subprocessorClk/inst'
Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_riscvReset_0/tutorial_riscvReset_0_board.xdc] for cell 'tutorial_i/tutorialProcessor/riscvReset/U0'
Finished Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_riscvReset_0/tutorial_riscvReset_0_board.xdc] for cell 'tutorial_i/tutorialProcessor/riscvReset/U0'
Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_riscvReset_0/tutorial_riscvReset_0.xdc] for cell 'tutorial_i/tutorialProcessor/riscvReset/U0'
Finished Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_riscvReset_0/tutorial_riscvReset_0.xdc] for cell 'tutorial_i/tutorialProcessor/riscvReset/U0'
Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[0]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[1]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[2]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[3]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[4]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[5]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[6]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[7]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[8]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[9]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[10]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[11]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[12]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[13]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[14]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[15]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[16]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[17]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[18]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[19]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_iic_scl_io'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_iic_sda_io'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_iic_scl_io'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_iic_sda_io'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[*]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[1]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[0]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[3]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[2]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[5]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[4]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[7]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[6]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[2]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[3]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[6]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_gpio_tri_io[7]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[1]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[0]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[3]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[2]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[5]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[4]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[7]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[6]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[2]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[3]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[6]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_gpio_tri_io[7]'. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/PYNQ-Z1.xdc]
Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_psInterruptController_0/tutorial_psInterruptController_0_clocks.xdc] for cell 'tutorial_i/psInterruptController/U0'
Finished Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_psInterruptController_0/tutorial_psInterruptController_0_clocks.xdc] for cell 'tutorial_i/psInterruptController/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'tutorial_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

26 Infos, 51 Warnings, 49 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:59 . Memory (MB): peak = 2102.043 ; gain = 930.051 ; free physical = 133226 ; free virtual = 503658
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2166.066 ; gain = 64.023 ; free physical = 133211 ; free virtual = 503643
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 32 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 24d2c58e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2166.066 ; gain = 0.000 ; free physical = 133219 ; free virtual = 503651
INFO: [Opt 31-389] Phase Retarget created 25 cells and removed 82 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 8 load pin(s).
Phase 2 Constant propagation | Checksum: 1fc42c234

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2166.066 ; gain = 0.000 ; free physical = 133219 ; free virtual = 503651
INFO: [Opt 31-389] Phase Constant propagation created 48 cells and removed 185 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b1d95bbb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2166.066 ; gain = 0.000 ; free physical = 133212 ; free virtual = 503643
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 411 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b1d95bbb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2166.066 ; gain = 0.000 ; free physical = 133200 ; free virtual = 503632
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b1d95bbb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2166.066 ; gain = 0.000 ; free physical = 133211 ; free virtual = 503643
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2166.066 ; gain = 0.000 ; free physical = 133219 ; free virtual = 503651
Ending Logic Optimization Task | Checksum: 1f79867f2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2166.066 ; gain = 0.000 ; free physical = 133219 ; free virtual = 503651

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.441 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 19a923a90

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2472.258 ; gain = 0.000 ; free physical = 133196 ; free virtual = 503628
Ending Power Optimization Task | Checksum: 19a923a90

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2472.258 ; gain = 306.191 ; free physical = 133203 ; free virtual = 503635
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 51 Warnings, 49 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2472.258 ; gain = 370.215 ; free physical = 133203 ; free virtual = 503635
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2472.258 ; gain = 0.000 ; free physical = 133202 ; free virtual = 503636
INFO: [Common 17-1381] The checkpoint '/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.runs/impl_1/tutorial_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file tutorial_wrapper_drc_opted.rpt -pb tutorial_wrapper_drc_opted.pb -rpx tutorial_wrapper_drc_opted.rpx
Command: report_drc -file tutorial_wrapper_drc_opted.rpt -pb tutorial_wrapper_drc_opted.pb -rpx tutorial_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.runs/impl_1/tutorial_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2472.258 ; gain = 0.000 ; free physical = 133187 ; free virtual = 503621
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1423a5651

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2472.258 ; gain = 0.000 ; free physical = 133186 ; free virtual = 503620
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2472.258 ; gain = 0.000 ; free physical = 133194 ; free virtual = 503628

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 138bd1062

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2472.258 ; gain = 0.000 ; free physical = 133189 ; free virtual = 503623

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 241944adb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2472.258 ; gain = 0.000 ; free physical = 133177 ; free virtual = 503611

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 241944adb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2472.258 ; gain = 0.000 ; free physical = 133178 ; free virtual = 503612
Phase 1 Placer Initialization | Checksum: 241944adb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2472.258 ; gain = 0.000 ; free physical = 133178 ; free virtual = 503612

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 240cc078f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2472.340 ; gain = 0.082 ; free physical = 133150 ; free virtual = 503584

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 240cc078f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2472.340 ; gain = 0.082 ; free physical = 133150 ; free virtual = 503584

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11ce39d74

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2472.340 ; gain = 0.082 ; free physical = 133149 ; free virtual = 503583

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15f87d562

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2472.340 ; gain = 0.082 ; free physical = 133149 ; free virtual = 503583

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15f87d562

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2472.340 ; gain = 0.082 ; free physical = 133149 ; free virtual = 503583

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ee2b422e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2472.340 ; gain = 0.082 ; free physical = 133143 ; free virtual = 503577

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1be701ab6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.340 ; gain = 0.082 ; free physical = 133143 ; free virtual = 503577

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1be701ab6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.340 ; gain = 0.082 ; free physical = 133140 ; free virtual = 503574
Phase 3 Detail Placement | Checksum: 1be701ab6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2472.340 ; gain = 0.082 ; free physical = 133135 ; free virtual = 503569

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 249727921

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-33] Processed net tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 249727921

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2472.340 ; gain = 0.082 ; free physical = 133147 ; free virtual = 503581
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.561. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1fb24297c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2472.340 ; gain = 0.082 ; free physical = 133147 ; free virtual = 503581
Phase 4.1 Post Commit Optimization | Checksum: 1fb24297c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2472.340 ; gain = 0.082 ; free physical = 133147 ; free virtual = 503581

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fb24297c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2472.340 ; gain = 0.082 ; free physical = 133147 ; free virtual = 503581

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1fb24297c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2472.340 ; gain = 0.082 ; free physical = 133147 ; free virtual = 503581

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1b7a7ebc7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2472.340 ; gain = 0.082 ; free physical = 133147 ; free virtual = 503581
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b7a7ebc7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2472.340 ; gain = 0.082 ; free physical = 133147 ; free virtual = 503581
Ending Placer Task | Checksum: 111fde239

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2472.340 ; gain = 0.082 ; free physical = 133164 ; free virtual = 503598
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 51 Warnings, 49 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2472.340 ; gain = 0.082 ; free physical = 133164 ; free virtual = 503598
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 133148 ; free virtual = 503593
INFO: [Common 17-1381] The checkpoint '/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.runs/impl_1/tutorial_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file tutorial_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 133131 ; free virtual = 503568
INFO: [runtcl-4] Executing : report_utilization -file tutorial_wrapper_utilization_placed.rpt -pb tutorial_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 133157 ; free virtual = 503594
INFO: [runtcl-4] Executing : report_control_sets -verbose -file tutorial_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 133158 ; free virtual = 503595
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 97eb2734 ConstDB: 0 ShapeSum: 7a12bb05 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12f869030

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 133023 ; free virtual = 503460
Post Restoration Checksum: NetGraph: 37d5a777 NumContArr: f7b0e8b9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12f869030

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 133023 ; free virtual = 503460

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12f869030

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 132992 ; free virtual = 503429

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12f869030

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 132992 ; free virtual = 503429
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ab8ae97b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 132979 ; free virtual = 503416
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.645 | TNS=0.000  | WHS=-0.332 | THS=-59.303|

Phase 2 Router Initialization | Checksum: 197768f48

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 132980 ; free virtual = 503417

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 153984157

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 132978 ; free virtual = 503415

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 588
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.103 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23cc07818

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 132974 ; free virtual = 503411

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.103 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 27ce0b4c0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 132975 ; free virtual = 503412
Phase 4 Rip-up And Reroute | Checksum: 27ce0b4c0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 132975 ; free virtual = 503412

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 27ce0b4c0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 132975 ; free virtual = 503412

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 27ce0b4c0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 132976 ; free virtual = 503413
Phase 5 Delay and Skew Optimization | Checksum: 27ce0b4c0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 132976 ; free virtual = 503413

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1dbd486cf

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 132976 ; free virtual = 503413
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.117 | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 27c0343c0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 132976 ; free virtual = 503413
Phase 6 Post Hold Fix | Checksum: 27c0343c0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 132976 ; free virtual = 503413

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.18396 %
  Global Horizontal Routing Utilization  = 1.49037 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 26a8a1823

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 132976 ; free virtual = 503413

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26a8a1823

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 132975 ; free virtual = 503412

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 27438f467

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 132975 ; free virtual = 503412

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.117 | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 27438f467

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 132975 ; free virtual = 503412
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 133011 ; free virtual = 503448

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 51 Warnings, 49 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 133011 ; free virtual = 503448
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2472.340 ; gain = 0.000 ; free physical = 132999 ; free virtual = 503448
INFO: [Common 17-1381] The checkpoint '/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.runs/impl_1/tutorial_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file tutorial_wrapper_drc_routed.rpt -pb tutorial_wrapper_drc_routed.pb -rpx tutorial_wrapper_drc_routed.rpx
Command: report_drc -file tutorial_wrapper_drc_routed.rpt -pb tutorial_wrapper_drc_routed.pb -rpx tutorial_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.runs/impl_1/tutorial_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file tutorial_wrapper_methodology_drc_routed.rpt -pb tutorial_wrapper_methodology_drc_routed.pb -rpx tutorial_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file tutorial_wrapper_methodology_drc_routed.rpt -pb tutorial_wrapper_methodology_drc_routed.pb -rpx tutorial_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.runs/impl_1/tutorial_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file tutorial_wrapper_power_routed.rpt -pb tutorial_wrapper_power_summary_routed.pb -rpx tutorial_wrapper_power_routed.rpx
Command: report_power -file tutorial_wrapper_power_routed.rpt -pb tutorial_wrapper_power_summary_routed.pb -rpx tutorial_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 51 Warnings, 49 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file tutorial_wrapper_route_status.rpt -pb tutorial_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file tutorial_wrapper_timing_summary_routed.rpt -rpx tutorial_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file tutorial_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file tutorial_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force tutorial_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./tutorial_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/iavendano/RISC-V-On-PYNQ-Flute/riscvonpynq/picorv32/tut/tutorial/tutorial.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Jan 25 05:27:44 2019. For additional details about this file, please refer to the WebTalk help file at /data/opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 51 Warnings, 49 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:02:22 . Memory (MB): peak = 2741.219 ; gain = 250.828 ; free physical = 132933 ; free virtual = 503382
INFO: [Common 17-206] Exiting Vivado at Fri Jan 25 05:27:44 2019...
