Info: Generated by version: 20.3 build 158
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/deepsouth/Downloads/bist_top_me3_svn2527_basic_20_3_NW/qsys/ip/qsys_top/qsys_top_mm_ccb_2.ip --block-symbol-file --output-directory=/home/deepsouth/Downloads/bist_top_me3_svn2527_basic_20_3_NW/qsys/ip/qsys_top/qsys_top_mm_ccb_2 --family="Stratix 10" --part=1SM21CHU2F53E2VG
Warning: qsys_top_mm_ccb_2: Used altera_avalon_mm_clock_crossing_bridge 19.2.0 (instead of 19.1)
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/deepsouth/Downloads/bist_top_me3_svn2527_basic_20_3_NW/qsys/ip/qsys_top/qsys_top_mm_ccb_2.ip --synthesis=VERILOG --output-directory=/home/deepsouth/Downloads/bist_top_me3_svn2527_basic_20_3_NW/qsys/ip/qsys_top/qsys_top_mm_ccb_2 --family="Stratix 10" --part=1SM21CHU2F53E2VG
Warning: qsys_top_mm_ccb_2: Used altera_avalon_mm_clock_crossing_bridge 19.2.0 (instead of 19.1)
Info: qsys_top_mm_ccb_2: "Transforming system: qsys_top_mm_ccb_2"
Info: qsys_top_mm_ccb_2: "Naming system components in system: qsys_top_mm_ccb_2"
Info: qsys_top_mm_ccb_2: "Processing generation queue"
Info: qsys_top_mm_ccb_2: "Generating: qsys_top_mm_ccb_2"
Info: qsys_top_mm_ccb_2: "Generating: qsys_top_mm_ccb_2_altera_avalon_mm_clock_crossing_bridge_1920_fdcxukq"
Info: my_altera_avalon_dc_fifo_cmd_fifo: "Generating: my_altera_avalon_dc_fifo_cmd_fifo"
Info: my_altera_avalon_dc_fifo_rsp_fifo: "Generating: my_altera_avalon_dc_fifo_rsp_fifo"
Info: qsys_top_mm_ccb_2: "Generating: qsys_top_mm_ccb_2_altera_avalon_mm_clock_crossing_bridge_altera_avalon_dc_fifo_1920_gfy7w3i"
Info: qsys_top_mm_ccb_2: "Generating: qsys_top_mm_ccb_2_altera_avalon_mm_clock_crossing_bridge_altera_avalon_dc_fifo_1920_2yfh36y"
Info: qsys_top_mm_ccb_2: "Generating: qsys_top_mm_ccb_2_altera_avalon_dc_fifo_1940_j7a573y"
Info: qsys_top_mm_ccb_2: Done "qsys_top_mm_ccb_2" with 5 modules, 8 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in qsys_top_mm_ccb_2. No files generated.
Info: Finished: Generate IP Core Documentation
