
5. Printing statistics.

=== $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram ===

   Number of wires:                 17
   Number of wire bits:            175
   Number of public wires:           9
   Number of public wire bits:      73
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 12
     $dffe                          32
     $mux                           40

=== $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a ===

   Number of wires:                 30
   Number of wire bits:            106
   Number of public wires:          16
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            6
     $adffe                          7
     $and                            3
     $eq                             6
     $logic_not                      1
     $mux                           15
     $reduce_bool                    7

=== $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram ===

   Number of wires:                 17
   Number of wire bits:             95
   Number of public wires:           9
   Number of public wire bits:      41
   Number of memories:               1
   Number of memory bits:           64
   Number of processes:              0
   Number of cells:                 12
     $dffe                          16
     $mux                           24

=== $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a ===

   Number of wires:                 30
   Number of wire bits:             74
   Number of public wires:          16
   Number of public wire bits:      52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            6
     $adffe                          7
     $and                            3
     $eq                             6
     $logic_not                      1
     $mux                           15
     $reduce_bool                    7

=== Accumulator ===

   Number of wires:                 51
   Number of wire bits:            190
   Number of public wires:          27
   Number of public wire bits:     115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                           16
     $adffe                         19
     $and                            4
     $dffe                          34
     $mux                           43
     $ne                            13
     $not                            5
     $reduce_and                    15

=== Big_Channel ===

   Number of wires:                 18
   Number of wire bits:           1828
   Number of public wires:          18
   Number of public wire bits:    1828
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32

=== Channel ===

   Number of wires:                 27
   Number of wire bits:             86
   Number of public wires:          19
   Number of public wire bits:      63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $and                            5
     $dff                            2
     $dffe                          16
     $mul                           16
     $mux                            1
     $not                            3

=== Channel_Accumulator ===

   Number of wires:                 22
   Number of wire bits:             80
   Number of public wires:          22
   Number of public wire bits:      80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== design hierarchy ===

   Big_Channel                       1
     Channel_Accumulator             0
       Accumulator                   0
         $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a      0
           $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram      0
         $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a      0
           $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram      0
       Channel                       0
         $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a      0
           $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram      0

   Number of wires:                 18
   Number of wire bits:           1828
   Number of public wires:          18
   Number of public wire bits:    1828
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32

