// Seed: 768713665
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  output id_1;
  logic id_3 = 1;
  type_9(
      1, 1, 1'b0
  );
  logic id_4;
  logic id_5;
  logic id_6;
  logic id_7;
endmodule
