# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 327 \
    name diffArray_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_0_read \
    op interface \
    ports { diffArray_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 328 \
    name diffArray_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_1_read \
    op interface \
    ports { diffArray_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 329 \
    name diffArray_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_2_read \
    op interface \
    ports { diffArray_2_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 330 \
    name diffArray_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_3_read \
    op interface \
    ports { diffArray_3_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 331 \
    name diffArray_4_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_4_read \
    op interface \
    ports { diffArray_4_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 332 \
    name diffArray_5_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_5_read \
    op interface \
    ports { diffArray_5_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 333 \
    name diffArray_6_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_6_read \
    op interface \
    ports { diffArray_6_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 334 \
    name diffArray_7_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_7_read \
    op interface \
    ports { diffArray_7_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 335 \
    name diffArray_8_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_8_read \
    op interface \
    ports { diffArray_8_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 336 \
    name diffArray_9_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_9_read \
    op interface \
    ports { diffArray_9_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 337 \
    name diffArray_10_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_10_read \
    op interface \
    ports { diffArray_10_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 338 \
    name diffArray_11_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_11_read \
    op interface \
    ports { diffArray_11_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 339 \
    name diffArray_12_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_12_read \
    op interface \
    ports { diffArray_12_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 340 \
    name diffArray_13_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_13_read \
    op interface \
    ports { diffArray_13_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 341 \
    name diffArray_14_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_14_read \
    op interface \
    ports { diffArray_14_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 342 \
    name diffArray_15_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_15_read \
    op interface \
    ports { diffArray_15_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 343 \
    name diffArray_16_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_16_read \
    op interface \
    ports { diffArray_16_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 344 \
    name diffArray_17_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_17_read \
    op interface \
    ports { diffArray_17_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 345 \
    name diffArray_18_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_18_read \
    op interface \
    ports { diffArray_18_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 346 \
    name diffArray_19_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_19_read \
    op interface \
    ports { diffArray_19_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 347 \
    name diffArray_20_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_20_read \
    op interface \
    ports { diffArray_20_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 348 \
    name diffArray_21_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_21_read \
    op interface \
    ports { diffArray_21_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 349 \
    name diffArray_22_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_22_read \
    op interface \
    ports { diffArray_22_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 350 \
    name diffArray_23_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_23_read \
    op interface \
    ports { diffArray_23_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 351 \
    name diffArray_24_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_24_read \
    op interface \
    ports { diffArray_24_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 352 \
    name diffArray_25_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_25_read \
    op interface \
    ports { diffArray_25_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 353 \
    name diffArray_26_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_26_read \
    op interface \
    ports { diffArray_26_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 354 \
    name diffArray_27_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_27_read \
    op interface \
    ports { diffArray_27_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 355 \
    name diffArray_28_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_28_read \
    op interface \
    ports { diffArray_28_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 356 \
    name diffArray_29_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_29_read \
    op interface \
    ports { diffArray_29_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 357 \
    name diffArray_30_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_30_read \
    op interface \
    ports { diffArray_30_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 358 \
    name diffArray_31_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_31_read \
    op interface \
    ports { diffArray_31_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 359 \
    name diffArray_32_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_32_read \
    op interface \
    ports { diffArray_32_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 360 \
    name diffArray_33_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_33_read \
    op interface \
    ports { diffArray_33_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 361 \
    name diffArray_34_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_34_read \
    op interface \
    ports { diffArray_34_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 362 \
    name diffArray_35_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_35_read \
    op interface \
    ports { diffArray_35_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 363 \
    name diffArray_36_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_36_read \
    op interface \
    ports { diffArray_36_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 364 \
    name diffArray_37_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_37_read \
    op interface \
    ports { diffArray_37_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 365 \
    name diffArray_38_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_38_read \
    op interface \
    ports { diffArray_38_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 366 \
    name diffArray_39_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_39_read \
    op interface \
    ports { diffArray_39_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 367 \
    name diffArray_40_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_40_read \
    op interface \
    ports { diffArray_40_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 368 \
    name diffArray_41_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_41_read \
    op interface \
    ports { diffArray_41_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 369 \
    name diffArray_42_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_42_read \
    op interface \
    ports { diffArray_42_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 370 \
    name diffArray_43_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_43_read \
    op interface \
    ports { diffArray_43_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 371 \
    name diffArray_44_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_44_read \
    op interface \
    ports { diffArray_44_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 372 \
    name diffArray_45_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_45_read \
    op interface \
    ports { diffArray_45_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 373 \
    name diffArray_46_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_46_read \
    op interface \
    ports { diffArray_46_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 374 \
    name diffArray_47_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_47_read \
    op interface \
    ports { diffArray_47_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 375 \
    name diffArray_48_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_48_read \
    op interface \
    ports { diffArray_48_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 376 \
    name diffArray_49_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_49_read \
    op interface \
    ports { diffArray_49_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 377 \
    name diffArray_50_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_50_read \
    op interface \
    ports { diffArray_50_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 378 \
    name diffArray_51_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_51_read \
    op interface \
    ports { diffArray_51_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 379 \
    name diffArray_52_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_52_read \
    op interface \
    ports { diffArray_52_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 380 \
    name diffArray_53_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_53_read \
    op interface \
    ports { diffArray_53_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 381 \
    name diffArray_54_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_54_read \
    op interface \
    ports { diffArray_54_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 382 \
    name diffArray_55_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_55_read \
    op interface \
    ports { diffArray_55_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 383 \
    name diffArray_56_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_56_read \
    op interface \
    ports { diffArray_56_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 384 \
    name diffArray_57_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_57_read \
    op interface \
    ports { diffArray_57_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 385 \
    name diffArray_58_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_58_read \
    op interface \
    ports { diffArray_58_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 386 \
    name diffArray_59_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_59_read \
    op interface \
    ports { diffArray_59_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 387 \
    name diffArray_60_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_60_read \
    op interface \
    ports { diffArray_60_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 388 \
    name diffArray_61_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_61_read \
    op interface \
    ports { diffArray_61_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 389 \
    name diffArray_62_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_62_read \
    op interface \
    ports { diffArray_62_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 390 \
    name diffArray_63_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_63_read \
    op interface \
    ports { diffArray_63_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 391 \
    name diffArray_64_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_64_read \
    op interface \
    ports { diffArray_64_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 392 \
    name diffArray_65_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_65_read \
    op interface \
    ports { diffArray_65_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 393 \
    name diffArray_66_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_66_read \
    op interface \
    ports { diffArray_66_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 394 \
    name diffArray_67_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_67_read \
    op interface \
    ports { diffArray_67_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 395 \
    name diffArray_68_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_68_read \
    op interface \
    ports { diffArray_68_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 396 \
    name diffArray_69_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_69_read \
    op interface \
    ports { diffArray_69_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 397 \
    name diffArray_70_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_70_read \
    op interface \
    ports { diffArray_70_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 398 \
    name diffArray_71_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_71_read \
    op interface \
    ports { diffArray_71_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 399 \
    name diffArray_72_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_72_read \
    op interface \
    ports { diffArray_72_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 400 \
    name diffArray_73_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_73_read \
    op interface \
    ports { diffArray_73_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 401 \
    name diffArray_74_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_74_read \
    op interface \
    ports { diffArray_74_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 402 \
    name diffArray_75_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_75_read \
    op interface \
    ports { diffArray_75_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 403 \
    name diffArray_76_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_76_read \
    op interface \
    ports { diffArray_76_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 404 \
    name diffArray_77_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_77_read \
    op interface \
    ports { diffArray_77_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 405 \
    name diffArray_78_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_78_read \
    op interface \
    ports { diffArray_78_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 406 \
    name diffArray_79_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_79_read \
    op interface \
    ports { diffArray_79_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 407 \
    name diffArray_80_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_80_read \
    op interface \
    ports { diffArray_80_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 408 \
    name diffArray_81_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_81_read \
    op interface \
    ports { diffArray_81_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 409 \
    name diffArray_82_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_82_read \
    op interface \
    ports { diffArray_82_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 410 \
    name diffArray_83_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_83_read \
    op interface \
    ports { diffArray_83_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 411 \
    name diffArray_84_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_84_read \
    op interface \
    ports { diffArray_84_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 412 \
    name diffArray_85_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_85_read \
    op interface \
    ports { diffArray_85_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 413 \
    name diffArray_86_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_86_read \
    op interface \
    ports { diffArray_86_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 414 \
    name diffArray_87_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_87_read \
    op interface \
    ports { diffArray_87_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 415 \
    name diffArray_88_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_88_read \
    op interface \
    ports { diffArray_88_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 416 \
    name diffArray_89_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_89_read \
    op interface \
    ports { diffArray_89_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 417 \
    name diffArray_90_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_90_read \
    op interface \
    ports { diffArray_90_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 418 \
    name diffArray_91_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_91_read \
    op interface \
    ports { diffArray_91_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 419 \
    name diffArray_92_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_92_read \
    op interface \
    ports { diffArray_92_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 420 \
    name diffArray_93_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_93_read \
    op interface \
    ports { diffArray_93_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 421 \
    name diffArray_94_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_94_read \
    op interface \
    ports { diffArray_94_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 422 \
    name diffArray_95_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_95_read \
    op interface \
    ports { diffArray_95_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 423 \
    name diffArray_96_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_96_read \
    op interface \
    ports { diffArray_96_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 424 \
    name diffArray_97_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_97_read \
    op interface \
    ports { diffArray_97_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 425 \
    name diffArray_98_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_98_read \
    op interface \
    ports { diffArray_98_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 426 \
    name diffArray_99_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_99_read \
    op interface \
    ports { diffArray_99_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 427 \
    name diffArray_100_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_100_read \
    op interface \
    ports { diffArray_100_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 428 \
    name diffArray_101_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_101_read \
    op interface \
    ports { diffArray_101_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 429 \
    name diffArray_102_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_102_read \
    op interface \
    ports { diffArray_102_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 430 \
    name diffArray_103_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_103_read \
    op interface \
    ports { diffArray_103_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 431 \
    name diffArray_104_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_104_read \
    op interface \
    ports { diffArray_104_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 432 \
    name diffArray_105_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_105_read \
    op interface \
    ports { diffArray_105_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 433 \
    name diffArray_106_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_106_read \
    op interface \
    ports { diffArray_106_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 434 \
    name diffArray_107_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_107_read \
    op interface \
    ports { diffArray_107_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 435 \
    name diffArray_108_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_108_read \
    op interface \
    ports { diffArray_108_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 436 \
    name diffArray_109_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_109_read \
    op interface \
    ports { diffArray_109_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 437 \
    name diffArray_110_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_110_read \
    op interface \
    ports { diffArray_110_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 438 \
    name diffArray_111_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_111_read \
    op interface \
    ports { diffArray_111_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 439 \
    name diffArray_112_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_112_read \
    op interface \
    ports { diffArray_112_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 440 \
    name diffArray_113_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_113_read \
    op interface \
    ports { diffArray_113_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 441 \
    name diffArray_114_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_114_read \
    op interface \
    ports { diffArray_114_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 442 \
    name diffArray_115_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_115_read \
    op interface \
    ports { diffArray_115_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 443 \
    name diffArray_116_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_116_read \
    op interface \
    ports { diffArray_116_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 444 \
    name diffArray_117_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_117_read \
    op interface \
    ports { diffArray_117_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 445 \
    name diffArray_118_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_118_read \
    op interface \
    ports { diffArray_118_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 446 \
    name diffArray_119_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_119_read \
    op interface \
    ports { diffArray_119_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 447 \
    name diffArray_120_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_120_read \
    op interface \
    ports { diffArray_120_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 448 \
    name diffArray_121_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_121_read \
    op interface \
    ports { diffArray_121_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 449 \
    name diffArray_122_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_122_read \
    op interface \
    ports { diffArray_122_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 450 \
    name diffArray_123_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_123_read \
    op interface \
    ports { diffArray_123_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 451 \
    name diffArray_124_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_124_read \
    op interface \
    ports { diffArray_124_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 452 \
    name diffArray_125_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_125_read \
    op interface \
    ports { diffArray_125_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 453 \
    name diffArray_126_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_126_read \
    op interface \
    ports { diffArray_126_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 454 \
    name diffArray_127_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_127_read \
    op interface \
    ports { diffArray_127_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 455 \
    name diffArray_128_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_128_read \
    op interface \
    ports { diffArray_128_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 456 \
    name diffArray_129_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_129_read \
    op interface \
    ports { diffArray_129_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 457 \
    name diffArray_130_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_130_read \
    op interface \
    ports { diffArray_130_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 458 \
    name diffArray_131_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_131_read \
    op interface \
    ports { diffArray_131_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 459 \
    name diffArray_132_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_132_read \
    op interface \
    ports { diffArray_132_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 460 \
    name diffArray_133_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_133_read \
    op interface \
    ports { diffArray_133_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 461 \
    name diffArray_134_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_134_read \
    op interface \
    ports { diffArray_134_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 462 \
    name diffArray_135_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_135_read \
    op interface \
    ports { diffArray_135_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 463 \
    name diffArray_136_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_136_read \
    op interface \
    ports { diffArray_136_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 464 \
    name diffArray_137_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_137_read \
    op interface \
    ports { diffArray_137_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 465 \
    name diffArray_138_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_138_read \
    op interface \
    ports { diffArray_138_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 466 \
    name diffArray_139_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_139_read \
    op interface \
    ports { diffArray_139_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 467 \
    name diffArray_140_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_140_read \
    op interface \
    ports { diffArray_140_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 468 \
    name diffArray_141_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_141_read \
    op interface \
    ports { diffArray_141_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 469 \
    name diffArray_142_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_142_read \
    op interface \
    ports { diffArray_142_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 470 \
    name diffArray_143_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_143_read \
    op interface \
    ports { diffArray_143_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 471 \
    name diffArray_144_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_144_read \
    op interface \
    ports { diffArray_144_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 472 \
    name diffArray_145_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_145_read \
    op interface \
    ports { diffArray_145_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 473 \
    name diffArray_146_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_146_read \
    op interface \
    ports { diffArray_146_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 474 \
    name diffArray_147_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_147_read \
    op interface \
    ports { diffArray_147_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 475 \
    name diffArray_148_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_148_read \
    op interface \
    ports { diffArray_148_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 476 \
    name diffArray_149_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_149_read \
    op interface \
    ports { diffArray_149_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 477 \
    name diffArray_150_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_150_read \
    op interface \
    ports { diffArray_150_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 478 \
    name diffArray_151_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_151_read \
    op interface \
    ports { diffArray_151_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 479 \
    name diffArray_152_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_152_read \
    op interface \
    ports { diffArray_152_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 480 \
    name diffArray_153_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_153_read \
    op interface \
    ports { diffArray_153_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 481 \
    name diffArray_154_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_154_read \
    op interface \
    ports { diffArray_154_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 482 \
    name diffArray_155_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_155_read \
    op interface \
    ports { diffArray_155_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 483 \
    name diffArray_156_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_156_read \
    op interface \
    ports { diffArray_156_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 484 \
    name diffArray_157_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_157_read \
    op interface \
    ports { diffArray_157_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 485 \
    name diffArray_158_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_158_read \
    op interface \
    ports { diffArray_158_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 486 \
    name diffArray_159_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_159_read \
    op interface \
    ports { diffArray_159_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 487 \
    name diffArray_160_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_160_read \
    op interface \
    ports { diffArray_160_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 488 \
    name diffArray_161_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_161_read \
    op interface \
    ports { diffArray_161_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 489 \
    name diffArray_162_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_162_read \
    op interface \
    ports { diffArray_162_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 490 \
    name diffArray_163_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_163_read \
    op interface \
    ports { diffArray_163_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 491 \
    name diffArray_164_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_164_read \
    op interface \
    ports { diffArray_164_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 492 \
    name diffArray_165_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_165_read \
    op interface \
    ports { diffArray_165_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 493 \
    name diffArray_166_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_166_read \
    op interface \
    ports { diffArray_166_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 494 \
    name diffArray_167_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_167_read \
    op interface \
    ports { diffArray_167_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 495 \
    name diffArray_168_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_168_read \
    op interface \
    ports { diffArray_168_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 496 \
    name diffArray_169_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_169_read \
    op interface \
    ports { diffArray_169_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 497 \
    name diffArray_170_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_170_read \
    op interface \
    ports { diffArray_170_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 498 \
    name diffArray_171_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_171_read \
    op interface \
    ports { diffArray_171_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 499 \
    name diffArray_172_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_172_read \
    op interface \
    ports { diffArray_172_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 500 \
    name diffArray_173_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_173_read \
    op interface \
    ports { diffArray_173_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 501 \
    name diffArray_174_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_174_read \
    op interface \
    ports { diffArray_174_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 502 \
    name diffArray_175_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_175_read \
    op interface \
    ports { diffArray_175_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 503 \
    name diffArray_176_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_176_read \
    op interface \
    ports { diffArray_176_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 504 \
    name diffArray_177_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_177_read \
    op interface \
    ports { diffArray_177_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 505 \
    name diffArray_178_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_178_read \
    op interface \
    ports { diffArray_178_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 506 \
    name diffArray_179_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_179_read \
    op interface \
    ports { diffArray_179_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 507 \
    name diffArray_180_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_180_read \
    op interface \
    ports { diffArray_180_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 508 \
    name diffArray_181_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_181_read \
    op interface \
    ports { diffArray_181_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 509 \
    name diffArray_182_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_182_read \
    op interface \
    ports { diffArray_182_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 510 \
    name diffArray_183_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_183_read \
    op interface \
    ports { diffArray_183_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 511 \
    name diffArray_184_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_184_read \
    op interface \
    ports { diffArray_184_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 512 \
    name diffArray_185_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_185_read \
    op interface \
    ports { diffArray_185_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 513 \
    name diffArray_186_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_186_read \
    op interface \
    ports { diffArray_186_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 514 \
    name diffArray_187_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_187_read \
    op interface \
    ports { diffArray_187_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 515 \
    name diffArray_188_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_188_read \
    op interface \
    ports { diffArray_188_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 516 \
    name diffArray_189_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_189_read \
    op interface \
    ports { diffArray_189_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 517 \
    name diffArray_190_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_190_read \
    op interface \
    ports { diffArray_190_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 518 \
    name diffArray_191_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_191_read \
    op interface \
    ports { diffArray_191_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 519 \
    name diffArray_192_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_192_read \
    op interface \
    ports { diffArray_192_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 520 \
    name diffArray_193_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_193_read \
    op interface \
    ports { diffArray_193_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 521 \
    name diffArray_194_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_194_read \
    op interface \
    ports { diffArray_194_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 522 \
    name diffArray_195_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_195_read \
    op interface \
    ports { diffArray_195_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 523 \
    name diffArray_196_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_196_read \
    op interface \
    ports { diffArray_196_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 524 \
    name diffArray_197_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_197_read \
    op interface \
    ports { diffArray_197_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 525 \
    name diffArray_198_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_198_read \
    op interface \
    ports { diffArray_198_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 526 \
    name diffArray_199_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_199_read \
    op interface \
    ports { diffArray_199_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 527 \
    name diffArray_200_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_200_read \
    op interface \
    ports { diffArray_200_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 528 \
    name diffArray_201_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_201_read \
    op interface \
    ports { diffArray_201_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 529 \
    name diffArray_202_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_202_read \
    op interface \
    ports { diffArray_202_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 530 \
    name diffArray_203_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_203_read \
    op interface \
    ports { diffArray_203_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 531 \
    name diffArray_204_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_204_read \
    op interface \
    ports { diffArray_204_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 532 \
    name diffArray_205_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_205_read \
    op interface \
    ports { diffArray_205_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 533 \
    name diffArray_206_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_206_read \
    op interface \
    ports { diffArray_206_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 534 \
    name diffArray_207_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_207_read \
    op interface \
    ports { diffArray_207_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 535 \
    name diffArray_208_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_208_read \
    op interface \
    ports { diffArray_208_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 536 \
    name diffArray_209_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_209_read \
    op interface \
    ports { diffArray_209_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 537 \
    name diffArray_210_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_210_read \
    op interface \
    ports { diffArray_210_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 538 \
    name diffArray_211_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_211_read \
    op interface \
    ports { diffArray_211_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 539 \
    name diffArray_212_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_212_read \
    op interface \
    ports { diffArray_212_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 540 \
    name diffArray_213_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_213_read \
    op interface \
    ports { diffArray_213_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 541 \
    name diffArray_214_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_214_read \
    op interface \
    ports { diffArray_214_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 542 \
    name diffArray_215_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_215_read \
    op interface \
    ports { diffArray_215_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 543 \
    name diffArray_216_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_216_read \
    op interface \
    ports { diffArray_216_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 544 \
    name diffArray_217_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_217_read \
    op interface \
    ports { diffArray_217_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 545 \
    name diffArray_218_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_218_read \
    op interface \
    ports { diffArray_218_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 546 \
    name diffArray_219_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_219_read \
    op interface \
    ports { diffArray_219_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 547 \
    name diffArray_220_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_220_read \
    op interface \
    ports { diffArray_220_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 548 \
    name diffArray_221_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_221_read \
    op interface \
    ports { diffArray_221_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 549 \
    name diffArray_222_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_222_read \
    op interface \
    ports { diffArray_222_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 550 \
    name diffArray_223_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_223_read \
    op interface \
    ports { diffArray_223_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 551 \
    name diffArray_224_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_224_read \
    op interface \
    ports { diffArray_224_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 552 \
    name diffArray_225_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_225_read \
    op interface \
    ports { diffArray_225_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 553 \
    name diffArray_226_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_226_read \
    op interface \
    ports { diffArray_226_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 554 \
    name diffArray_227_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_227_read \
    op interface \
    ports { diffArray_227_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 555 \
    name diffArray_228_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_228_read \
    op interface \
    ports { diffArray_228_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 556 \
    name diffArray_229_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_229_read \
    op interface \
    ports { diffArray_229_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 557 \
    name diffArray_230_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_230_read \
    op interface \
    ports { diffArray_230_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 558 \
    name diffArray_231_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_231_read \
    op interface \
    ports { diffArray_231_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 559 \
    name diffArray_232_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_232_read \
    op interface \
    ports { diffArray_232_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 560 \
    name diffArray_233_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_233_read \
    op interface \
    ports { diffArray_233_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 561 \
    name diffArray_234_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_234_read \
    op interface \
    ports { diffArray_234_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 562 \
    name diffArray_235_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_235_read \
    op interface \
    ports { diffArray_235_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 563 \
    name diffArray_236_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_236_read \
    op interface \
    ports { diffArray_236_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 564 \
    name diffArray_237_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_237_read \
    op interface \
    ports { diffArray_237_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 565 \
    name diffArray_238_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_238_read \
    op interface \
    ports { diffArray_238_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 566 \
    name diffArray_239_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_239_read \
    op interface \
    ports { diffArray_239_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 567 \
    name diffArray_240_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_240_read \
    op interface \
    ports { diffArray_240_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 568 \
    name diffArray_241_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_241_read \
    op interface \
    ports { diffArray_241_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 569 \
    name diffArray_242_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_242_read \
    op interface \
    ports { diffArray_242_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 570 \
    name diffArray_243_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_243_read \
    op interface \
    ports { diffArray_243_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 571 \
    name diffArray_244_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_244_read \
    op interface \
    ports { diffArray_244_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 572 \
    name diffArray_245_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_245_read \
    op interface \
    ports { diffArray_245_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 573 \
    name diffArray_246_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_246_read \
    op interface \
    ports { diffArray_246_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 574 \
    name diffArray_247_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_247_read \
    op interface \
    ports { diffArray_247_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 575 \
    name diffArray_248_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_248_read \
    op interface \
    ports { diffArray_248_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 576 \
    name diffArray_249_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_249_read \
    op interface \
    ports { diffArray_249_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 577 \
    name diffArray_250_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_250_read \
    op interface \
    ports { diffArray_250_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 578 \
    name diffArray_251_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_251_read \
    op interface \
    ports { diffArray_251_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 579 \
    name diffArray_252_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_252_read \
    op interface \
    ports { diffArray_252_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 580 \
    name diffArray_253_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_253_read \
    op interface \
    ports { diffArray_253_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 581 \
    name diffArray_254_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_254_read \
    op interface \
    ports { diffArray_254_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 582 \
    name diffArray_255_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_diffArray_255_read \
    op interface \
    ports { diffArray_255_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


