<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegisterUsageInfo.h source code [llvm/llvm/include/llvm/CodeGen/RegisterUsageInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::PhysicalRegisterUsageInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/RegisterUsageInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='RegisterUsageInfo.h.html'>RegisterUsageInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//==- RegisterUsageInfo.h - Register Usage Informartion Storage --*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This pass is required to take advantage of the interprocedural register</i></td></tr>
<tr><th id="10">10</th><td><i>/// allocation infrastructure.</i></td></tr>
<tr><th id="11">11</th><td><i>///</i></td></tr>
<tr><th id="12">12</th><td><i>/// This pass is simple immutable pass which keeps RegMasks (calculated based on</i></td></tr>
<tr><th id="13">13</th><td><i>/// actual register allocation) for functions in a module and provides simple</i></td></tr>
<tr><th id="14">14</th><td><i>/// API to query this information.</i></td></tr>
<tr><th id="15">15</th><td><i>///</i></td></tr>
<tr><th id="16">16</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#<span data-ppcond="18">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_PHYSICALREGISTERUSAGEINFO_H">LLVM_CODEGEN_PHYSICALREGISTERUSAGEINFO_H</span></u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_PHYSICALREGISTERUSAGEINFO_H" data-ref="_M/LLVM_CODEGEN_PHYSICALREGISTERUSAGEINFO_H">LLVM_CODEGEN_PHYSICALREGISTERUSAGEINFO_H</dfn></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../IR/Instructions.h.html">"llvm/IR/Instructions.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="../IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" id="llvm::Function">Function</a>;</td></tr>
<tr><th id="31">31</th><td><b>class</b> <a class="type" href="MachineFunction.h.html#llvm::LLVMTargetMachine" title='llvm::LLVMTargetMachine' data-ref="llvm::LLVMTargetMachine" id="llvm::LLVMTargetMachine">LLVMTargetMachine</a>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>class</b> <dfn class="type def" id="llvm::PhysicalRegisterUsageInfo" title='llvm::PhysicalRegisterUsageInfo' data-ref="llvm::PhysicalRegisterUsageInfo">PhysicalRegisterUsageInfo</dfn> : <b>public</b> <a class="type" href="../Pass.h.html#llvm::ImmutablePass" title='llvm::ImmutablePass' data-ref="llvm::ImmutablePass">ImmutablePass</a> {</td></tr>
<tr><th id="34">34</th><td><b>public</b>:</td></tr>
<tr><th id="35">35</th><td>  <em>static</em> <em>char</em> <dfn class="decl" id="llvm::PhysicalRegisterUsageInfo::ID" title='llvm::PhysicalRegisterUsageInfo::ID' data-ref="llvm::PhysicalRegisterUsageInfo::ID">ID</dfn>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <dfn class="decl def" id="_ZN4llvm25PhysicalRegisterUsageInfoC1Ev" title='llvm::PhysicalRegisterUsageInfo::PhysicalRegisterUsageInfo' data-ref="_ZN4llvm25PhysicalRegisterUsageInfoC1Ev">PhysicalRegisterUsageInfo</dfn>() : <a class="type" href="../Pass.h.html#llvm::ImmutablePass" title='llvm::ImmutablePass' data-ref="llvm::ImmutablePass">ImmutablePass</a><a class="ref" href="../Pass.h.html#_ZN4llvm13ImmutablePassC1ERc" title='llvm::ImmutablePass::ImmutablePass' data-ref="_ZN4llvm13ImmutablePassC1ERc">(</a><a class="member" href="#llvm::PhysicalRegisterUsageInfo::ID" title='llvm::PhysicalRegisterUsageInfo::ID' data-ref="llvm::PhysicalRegisterUsageInfo::ID">ID</a>) {</td></tr>
<tr><th id="38">38</th><td>    <a class="type" href="../PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;<dfn class="local col1 decl" id="1Registry" title='Registry' data-type='llvm::PassRegistry &amp;' data-ref="1Registry">Registry</dfn> = *<a class="type" href="../PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>();</td></tr>
<tr><th id="39">39</th><td>    <a class="ref" href="../InitializePasses.h.html#_ZN4llvm39initializePhysicalRegisterUsageInfoPassERNS_12PassRegistryE" title='llvm::initializePhysicalRegisterUsageInfoPass' data-ref="_ZN4llvm39initializePhysicalRegisterUsageInfoPassERNS_12PassRegistryE">initializePhysicalRegisterUsageInfoPass</a>(<span class='refarg'><a class="local col1 ref" href="#1Registry" title='Registry' data-ref="1Registry">Registry</a></span>);</td></tr>
<tr><th id="40">40</th><td>  }</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>  <i class="doc">/// Set TargetMachine which is used to print analysis.</i></td></tr>
<tr><th id="43">43</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm25PhysicalRegisterUsageInfo16setTargetMachineERKNS_17LLVMTargetMachineE" title='llvm::PhysicalRegisterUsageInfo::setTargetMachine' data-ref="_ZN4llvm25PhysicalRegisterUsageInfo16setTargetMachineERKNS_17LLVMTargetMachineE">setTargetMachine</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::LLVMTargetMachine" title='llvm::LLVMTargetMachine' data-ref="llvm::LLVMTargetMachine">LLVMTargetMachine</a> &amp;<dfn class="local col2 decl" id="2TM" title='TM' data-type='const llvm::LLVMTargetMachine &amp;' data-ref="2TM">TM</dfn>);</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZN4llvm25PhysicalRegisterUsageInfo16doInitializationERNS_6ModuleE" title='llvm::PhysicalRegisterUsageInfo::doInitialization' data-ref="_ZN4llvm25PhysicalRegisterUsageInfo16doInitializationERNS_6ModuleE">doInitialization</dfn>(<a class="type" href="../IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> &amp;<dfn class="local col3 decl" id="3M" title='M' data-type='llvm::Module &amp;' data-ref="3M">M</dfn>) override;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZN4llvm25PhysicalRegisterUsageInfo14doFinalizationERNS_6ModuleE" title='llvm::PhysicalRegisterUsageInfo::doFinalization' data-ref="_ZN4llvm25PhysicalRegisterUsageInfo14doFinalizationERNS_6ModuleE">doFinalization</dfn>(<a class="type" href="../IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> &amp;<dfn class="local col4 decl" id="4M" title='M' data-type='llvm::Module &amp;' data-ref="4M">M</dfn>) override;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <i class="doc">/// To store RegMask for given Function *.</i></td></tr>
<tr><th id="50">50</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm25PhysicalRegisterUsageInfo23storeUpdateRegUsageInfoERKNS_8FunctionENS_8ArrayRefIjEE" title='llvm::PhysicalRegisterUsageInfo::storeUpdateRegUsageInfo' data-ref="_ZN4llvm25PhysicalRegisterUsageInfo23storeUpdateRegUsageInfoERKNS_8FunctionENS_8ArrayRefIjEE">storeUpdateRegUsageInfo</dfn>(<em>const</em> <a class="type" href="../IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col5 decl" id="5FP" title='FP' data-type='const llvm::Function &amp;' data-ref="5FP">FP</dfn>,</td></tr>
<tr><th id="51">51</th><td>                               <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>&gt; <dfn class="local col6 decl" id="6RegMask" title='RegMask' data-type='ArrayRef&lt;uint32_t&gt;' data-ref="6RegMask">RegMask</dfn>);</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <i class="doc">/// To query stored RegMask for given Function *, it will returns ane empty</i></td></tr>
<tr><th id="54">54</th><td><i class="doc">  /// array if function is not known.</i></td></tr>
<tr><th id="55">55</th><td>  <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>&gt; <dfn class="decl" id="_ZN4llvm25PhysicalRegisterUsageInfo15getRegUsageInfoERKNS_8FunctionE" title='llvm::PhysicalRegisterUsageInfo::getRegUsageInfo' data-ref="_ZN4llvm25PhysicalRegisterUsageInfo15getRegUsageInfoERKNS_8FunctionE">getRegUsageInfo</dfn>(<em>const</em> <a class="type" href="../IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col7 decl" id="7FP" title='FP' data-type='const llvm::Function &amp;' data-ref="7FP">FP</dfn>);</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm25PhysicalRegisterUsageInfo5printERNS_11raw_ostreamEPKNS_6ModuleE" title='llvm::PhysicalRegisterUsageInfo::print' data-ref="_ZNK4llvm25PhysicalRegisterUsageInfo5printERNS_11raw_ostreamEPKNS_6ModuleE">print</dfn>(<a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="8OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="8OS">OS</dfn>, <em>const</em> <a class="type" href="../IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> *<dfn class="local col9 decl" id="9M" title='M' data-type='const llvm::Module *' data-ref="9M">M</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><b>private</b>:</td></tr>
<tr><th id="60">60</th><td>  <i class="doc">/// A Dense map from Function * to RegMask.</i></td></tr>
<tr><th id="61">61</th><td><i class="doc">  /// In RegMask 0 means register used (clobbered) by function.</i></td></tr>
<tr><th id="62">62</th><td><i class="doc">  /// and 1 means content of register will be preserved around function call.</i></td></tr>
<tr><th id="63">63</th><td>  <a class="type" href="../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> *, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>&gt;&gt; <dfn class="decl" id="llvm::PhysicalRegisterUsageInfo::RegMasks" title='llvm::PhysicalRegisterUsageInfo::RegMasks' data-ref="llvm::PhysicalRegisterUsageInfo::RegMasks">RegMasks</dfn>;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <em>const</em> <a class="type" href="MachineFunction.h.html#llvm::LLVMTargetMachine" title='llvm::LLVMTargetMachine' data-ref="llvm::LLVMTargetMachine">LLVMTargetMachine</a> *<dfn class="decl" id="llvm::PhysicalRegisterUsageInfo::TM" title='llvm::PhysicalRegisterUsageInfo::TM' data-ref="llvm::PhysicalRegisterUsageInfo::TM">TM</dfn>;</td></tr>
<tr><th id="66">66</th><td>};</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#<span data-ppcond="18">endif</span> // LLVM_CODEGEN_PHYSICALREGISTERUSAGEINFO_H</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/CodeGen/RegUsageInfoCollector.cpp.html'>llvm/llvm/lib/CodeGen/RegUsageInfoCollector.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
