-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mac_logger_rx_fifo is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_mac_fifo_AWVALID : OUT STD_LOGIC;
    m_axi_mac_fifo_AWREADY : IN STD_LOGIC;
    m_axi_mac_fifo_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_mac_fifo_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mac_fifo_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mac_fifo_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mac_fifo_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mac_fifo_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mac_fifo_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mac_fifo_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mac_fifo_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mac_fifo_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mac_fifo_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mac_fifo_WVALID : OUT STD_LOGIC;
    m_axi_mac_fifo_WREADY : IN STD_LOGIC;
    m_axi_mac_fifo_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mac_fifo_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mac_fifo_WLAST : OUT STD_LOGIC;
    m_axi_mac_fifo_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mac_fifo_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mac_fifo_ARVALID : OUT STD_LOGIC;
    m_axi_mac_fifo_ARREADY : IN STD_LOGIC;
    m_axi_mac_fifo_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_mac_fifo_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mac_fifo_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mac_fifo_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mac_fifo_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mac_fifo_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mac_fifo_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mac_fifo_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mac_fifo_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mac_fifo_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mac_fifo_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mac_fifo_RVALID : IN STD_LOGIC;
    m_axi_mac_fifo_RREADY : OUT STD_LOGIC;
    m_axi_mac_fifo_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mac_fifo_RLAST : IN STD_LOGIC;
    m_axi_mac_fifo_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mac_fifo_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_mac_fifo_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mac_fifo_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mac_fifo_BVALID : IN STD_LOGIC;
    m_axi_mac_fifo_BREADY : OUT STD_LOGIC;
    m_axi_mac_fifo_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mac_fifo_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mac_fifo_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    fifo_axi_lite : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_fifo_axi_full_AWVALID : OUT STD_LOGIC;
    m_axi_fifo_axi_full_AWREADY : IN STD_LOGIC;
    m_axi_fifo_axi_full_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_fifo_axi_full_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fifo_axi_full_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fifo_axi_full_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fifo_axi_full_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fifo_axi_full_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fifo_axi_full_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fifo_axi_full_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fifo_axi_full_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fifo_axi_full_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fifo_axi_full_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fifo_axi_full_WVALID : OUT STD_LOGIC;
    m_axi_fifo_axi_full_WREADY : IN STD_LOGIC;
    m_axi_fifo_axi_full_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fifo_axi_full_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fifo_axi_full_WLAST : OUT STD_LOGIC;
    m_axi_fifo_axi_full_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fifo_axi_full_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fifo_axi_full_ARVALID : OUT STD_LOGIC;
    m_axi_fifo_axi_full_ARREADY : IN STD_LOGIC;
    m_axi_fifo_axi_full_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_fifo_axi_full_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fifo_axi_full_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fifo_axi_full_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fifo_axi_full_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fifo_axi_full_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fifo_axi_full_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fifo_axi_full_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fifo_axi_full_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fifo_axi_full_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fifo_axi_full_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fifo_axi_full_RVALID : IN STD_LOGIC;
    m_axi_fifo_axi_full_RREADY : OUT STD_LOGIC;
    m_axi_fifo_axi_full_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_fifo_axi_full_RLAST : IN STD_LOGIC;
    m_axi_fifo_axi_full_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fifo_axi_full_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_fifo_axi_full_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fifo_axi_full_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fifo_axi_full_BVALID : IN STD_LOGIC;
    m_axi_fifo_axi_full_BREADY : OUT STD_LOGIC;
    m_axi_fifo_axi_full_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fifo_axi_full_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_fifo_axi_full_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    fifo_axi_full1 : IN STD_LOGIC_VECTOR (63 downto 0);
    timestamp : IN STD_LOGIC_VECTOR (63 downto 0);
    data_buf_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    data_buf_ce0 : OUT STD_LOGIC;
    data_buf_we0 : OUT STD_LOGIC;
    data_buf_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    data_buf_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    data_buf_ce1 : OUT STD_LOGIC;
    data_buf_we1 : OUT STD_LOGIC;
    data_buf_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of mac_logger_rx_fifo is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (31 downto 0) := "00000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (31 downto 0) := "00000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (31 downto 0) := "00000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (31 downto 0) := "00001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (31 downto 0) := "00010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (31 downto 0) := "00100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (31 downto 0) := "01000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_1C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv64_24 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100100";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv64_1000 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv16_8888 : STD_LOGIC_VECTOR (15 downto 0) := "1000100010001000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv21_1F9C00 : STD_LOGIC_VECTOR (20 downto 0) := "111111001110000000000";
    constant ap_const_lv16_FFFC : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111100";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_FF01 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001111111100000001";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_3FC : STD_LOGIC_VECTOR (9 downto 0) := "1111111100";
    constant ap_const_lv9_1FC : STD_LOGIC_VECTOR (8 downto 0) := "111111100";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal mac_fifo_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal mac_fifo_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal fifo_axi_full_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal mac_fifo_addr_reg_746 : STD_LOGIC_VECTOR (63 downto 0);
    signal data_buf_addr_reg_752 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal data_buf_addr_39_reg_757 : STD_LOGIC_VECTOR (8 downto 0);
    signal mac_fifo_addr_read_reg_767 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln53_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_772 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal mac_fifo_addr_1_reg_776 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln73_reg_782 : STD_LOGIC_VECTOR (61 downto 0);
    signal frame_len_bytes_reg_790 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln54_1_fu_476_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln54_1_reg_795 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln54_2_fu_480_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln54_2_reg_801 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln55_reg_806 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln55_1_reg_811 : STD_LOGIC_VECTOR (3 downto 0);
    signal WordLength_fu_517_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal WordLength_reg_821 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal icmp_ln80_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_reg_827 : STD_LOGIC_VECTOR (0 downto 0);
    signal M_fu_649_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal M_reg_833 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln91_fu_655_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln91_reg_840 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal trunc_ln97_reg_845 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal add_fu_693_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_reg_850 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_reg_856 : STD_LOGIC_VECTOR (4 downto 0);
    signal fifo_axi_full_addr_reg_861 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal zext_ln98_fu_721_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln98_reg_866 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln3_fu_727_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln3_reg_871 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln103_fu_736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln103_reg_876 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_buf_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_buf_ce0 : STD_LOGIC;
    signal tmp_buf_we0 : STD_LOGIC;
    signal tmp_buf_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_start : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_done : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_idle : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_ready : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWVALID : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WVALID : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WLAST : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARVALID : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_RREADY : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_BREADY : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_ce0 : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_we0 : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_start : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_done : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_idle : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_ready : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_tmp_buf_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_tmp_buf_ce0 : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_ce0 : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_we0 : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_start : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_done : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_idle : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_ready : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWVALID : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WVALID : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WLAST : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARVALID : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_RREADY : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_BREADY : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_ce0 : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_we0 : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_ap_start : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_4_fu_292_ap_done : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_4_fu_292_ap_idle : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_4_fu_292_ap_ready : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWVALID : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WVALID : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WLAST : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARVALID : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_RREADY : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_BREADY : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_4_fu_292_data_buf_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_rx_fifo_Pipeline_4_fu_292_data_buf_ce0 : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_4_fu_292_data_buf_we0 : STD_LOGIC;
    signal grp_rx_fifo_Pipeline_4_fu_292_data_buf_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_start_reg : STD_LOGIC := '0';
    signal grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_start_reg : STD_LOGIC := '0';
    signal grp_rx_fifo_Pipeline_4_fu_292_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal sext_ln53_fu_319_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln54_fu_349_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln73_fu_712_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal or_ln66_2_fu_399_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_446_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln80_fu_635_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln53_fu_303_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln53_fu_309_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln54_fu_334_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln54_fu_339_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_13_fu_359_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_fu_369_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_379_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_fu_389_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_fu_412_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_1_fu_426_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_2_fu_436_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_3_fu_416_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_152_fu_459_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln55_fu_504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln55_fu_509_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_153_fu_522_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_fu_542_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_17_fu_532_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln_fu_552_p4 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln83_fu_562_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln83_fu_566_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln84_fu_576_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln84_fu_591_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_581_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln84_fu_572_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln1_fu_595_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln84_fu_605_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln88_fu_617_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln2_fu_620_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln84_1_fu_611_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln88_fu_629_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln55_1_fu_513_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln97_1_fu_644_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal WordLength_cast_cast_fu_663_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln97_fu_671_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal offset_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln97_2_fu_677_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln100_fu_724_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_predicate_op146_call_state32 : BOOLEAN;
    signal ap_block_state32_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component mac_logger_rx_fifo_Pipeline_VITIS_LOOP_71_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_fifo_axi_full_AWVALID : OUT STD_LOGIC;
        m_axi_fifo_axi_full_AWREADY : IN STD_LOGIC;
        m_axi_fifo_axi_full_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fifo_axi_full_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fifo_axi_full_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fifo_axi_full_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fifo_axi_full_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_WVALID : OUT STD_LOGIC;
        m_axi_fifo_axi_full_WREADY : IN STD_LOGIC;
        m_axi_fifo_axi_full_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fifo_axi_full_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_WLAST : OUT STD_LOGIC;
        m_axi_fifo_axi_full_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_ARVALID : OUT STD_LOGIC;
        m_axi_fifo_axi_full_ARREADY : IN STD_LOGIC;
        m_axi_fifo_axi_full_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fifo_axi_full_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fifo_axi_full_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fifo_axi_full_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fifo_axi_full_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_RVALID : IN STD_LOGIC;
        m_axi_fifo_axi_full_RREADY : OUT STD_LOGIC;
        m_axi_fifo_axi_full_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fifo_axi_full_RLAST : IN STD_LOGIC;
        m_axi_fifo_axi_full_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_fifo_axi_full_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_BVALID : IN STD_LOGIC;
        m_axi_fifo_axi_full_BREADY : OUT STD_LOGIC;
        m_axi_fifo_axi_full_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln73 : IN STD_LOGIC_VECTOR (61 downto 0);
        tmp_buf_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        tmp_buf_ce0 : OUT STD_LOGIC;
        tmp_buf_we0 : OUT STD_LOGIC;
        tmp_buf_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mac_logger_rx_fifo_Pipeline_VITIS_LOOP_91_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        select_ln91 : IN STD_LOGIC_VECTOR (2 downto 0);
        tmp_buf_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        tmp_buf_ce0 : OUT STD_LOGIC;
        tmp_buf_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_buf_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        data_buf_ce0 : OUT STD_LOGIC;
        data_buf_we0 : OUT STD_LOGIC;
        data_buf_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mac_logger_rx_fifo_Pipeline_rx_macfifo_data IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_fifo_axi_full_AWVALID : OUT STD_LOGIC;
        m_axi_fifo_axi_full_AWREADY : IN STD_LOGIC;
        m_axi_fifo_axi_full_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fifo_axi_full_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fifo_axi_full_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fifo_axi_full_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fifo_axi_full_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_WVALID : OUT STD_LOGIC;
        m_axi_fifo_axi_full_WREADY : IN STD_LOGIC;
        m_axi_fifo_axi_full_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fifo_axi_full_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_WLAST : OUT STD_LOGIC;
        m_axi_fifo_axi_full_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_ARVALID : OUT STD_LOGIC;
        m_axi_fifo_axi_full_ARREADY : IN STD_LOGIC;
        m_axi_fifo_axi_full_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fifo_axi_full_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fifo_axi_full_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fifo_axi_full_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fifo_axi_full_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_RVALID : IN STD_LOGIC;
        m_axi_fifo_axi_full_RREADY : OUT STD_LOGIC;
        m_axi_fifo_axi_full_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fifo_axi_full_RLAST : IN STD_LOGIC;
        m_axi_fifo_axi_full_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_fifo_axi_full_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_BVALID : IN STD_LOGIC;
        m_axi_fifo_axi_full_BREADY : OUT STD_LOGIC;
        m_axi_fifo_axi_full_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln73 : IN STD_LOGIC_VECTOR (61 downto 0);
        sext_ln97 : IN STD_LOGIC_VECTOR (5 downto 0);
        sext_ln100 : IN STD_LOGIC_VECTOR (1 downto 0);
        data_buf_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        data_buf_ce0 : OUT STD_LOGIC;
        data_buf_we0 : OUT STD_LOGIC;
        data_buf_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mac_logger_rx_fifo_Pipeline_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_fifo_axi_full_AWVALID : OUT STD_LOGIC;
        m_axi_fifo_axi_full_AWREADY : IN STD_LOGIC;
        m_axi_fifo_axi_full_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fifo_axi_full_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fifo_axi_full_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fifo_axi_full_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fifo_axi_full_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_WVALID : OUT STD_LOGIC;
        m_axi_fifo_axi_full_WREADY : IN STD_LOGIC;
        m_axi_fifo_axi_full_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fifo_axi_full_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_WLAST : OUT STD_LOGIC;
        m_axi_fifo_axi_full_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_ARVALID : OUT STD_LOGIC;
        m_axi_fifo_axi_full_ARREADY : IN STD_LOGIC;
        m_axi_fifo_axi_full_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fifo_axi_full_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fifo_axi_full_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fifo_axi_full_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fifo_axi_full_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fifo_axi_full_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_RVALID : IN STD_LOGIC;
        m_axi_fifo_axi_full_RREADY : OUT STD_LOGIC;
        m_axi_fifo_axi_full_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fifo_axi_full_RLAST : IN STD_LOGIC;
        m_axi_fifo_axi_full_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_fifo_axi_full_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_BVALID : IN STD_LOGIC;
        m_axi_fifo_axi_full_BREADY : OUT STD_LOGIC;
        m_axi_fifo_axi_full_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fifo_axi_full_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fifo_axi_full_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln73 : IN STD_LOGIC_VECTOR (61 downto 0);
        or_ln3 : IN STD_LOGIC_VECTOR (8 downto 0);
        data_buf_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        data_buf_ce0 : OUT STD_LOGIC;
        data_buf_we0 : OUT STD_LOGIC;
        data_buf_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    tmp_buf_U : component mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp_buf_address0,
        ce0 => tmp_buf_ce0,
        we0 => tmp_buf_we0,
        d0 => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_d0,
        q0 => tmp_buf_q0);

    grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265 : component mac_logger_rx_fifo_Pipeline_VITIS_LOOP_71_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_start,
        ap_done => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_done,
        ap_idle => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_idle,
        ap_ready => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_ready,
        m_axi_fifo_axi_full_AWVALID => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWVALID,
        m_axi_fifo_axi_full_AWREADY => ap_const_logic_0,
        m_axi_fifo_axi_full_AWADDR => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWADDR,
        m_axi_fifo_axi_full_AWID => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWID,
        m_axi_fifo_axi_full_AWLEN => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWLEN,
        m_axi_fifo_axi_full_AWSIZE => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWSIZE,
        m_axi_fifo_axi_full_AWBURST => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWBURST,
        m_axi_fifo_axi_full_AWLOCK => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWLOCK,
        m_axi_fifo_axi_full_AWCACHE => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWCACHE,
        m_axi_fifo_axi_full_AWPROT => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWPROT,
        m_axi_fifo_axi_full_AWQOS => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWQOS,
        m_axi_fifo_axi_full_AWREGION => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWREGION,
        m_axi_fifo_axi_full_AWUSER => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_AWUSER,
        m_axi_fifo_axi_full_WVALID => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WVALID,
        m_axi_fifo_axi_full_WREADY => ap_const_logic_0,
        m_axi_fifo_axi_full_WDATA => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WDATA,
        m_axi_fifo_axi_full_WSTRB => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WSTRB,
        m_axi_fifo_axi_full_WLAST => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WLAST,
        m_axi_fifo_axi_full_WID => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WID,
        m_axi_fifo_axi_full_WUSER => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_WUSER,
        m_axi_fifo_axi_full_ARVALID => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARVALID,
        m_axi_fifo_axi_full_ARREADY => m_axi_fifo_axi_full_ARREADY,
        m_axi_fifo_axi_full_ARADDR => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARADDR,
        m_axi_fifo_axi_full_ARID => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARID,
        m_axi_fifo_axi_full_ARLEN => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARLEN,
        m_axi_fifo_axi_full_ARSIZE => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARSIZE,
        m_axi_fifo_axi_full_ARBURST => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARBURST,
        m_axi_fifo_axi_full_ARLOCK => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARLOCK,
        m_axi_fifo_axi_full_ARCACHE => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARCACHE,
        m_axi_fifo_axi_full_ARPROT => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARPROT,
        m_axi_fifo_axi_full_ARQOS => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARQOS,
        m_axi_fifo_axi_full_ARREGION => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARREGION,
        m_axi_fifo_axi_full_ARUSER => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARUSER,
        m_axi_fifo_axi_full_RVALID => m_axi_fifo_axi_full_RVALID,
        m_axi_fifo_axi_full_RREADY => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_RREADY,
        m_axi_fifo_axi_full_RDATA => m_axi_fifo_axi_full_RDATA,
        m_axi_fifo_axi_full_RLAST => m_axi_fifo_axi_full_RLAST,
        m_axi_fifo_axi_full_RID => m_axi_fifo_axi_full_RID,
        m_axi_fifo_axi_full_RFIFONUM => m_axi_fifo_axi_full_RFIFONUM,
        m_axi_fifo_axi_full_RUSER => m_axi_fifo_axi_full_RUSER,
        m_axi_fifo_axi_full_RRESP => m_axi_fifo_axi_full_RRESP,
        m_axi_fifo_axi_full_BVALID => ap_const_logic_0,
        m_axi_fifo_axi_full_BREADY => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_BREADY,
        m_axi_fifo_axi_full_BRESP => ap_const_lv2_0,
        m_axi_fifo_axi_full_BID => ap_const_lv1_0,
        m_axi_fifo_axi_full_BUSER => ap_const_lv1_0,
        sext_ln73 => trunc_ln73_reg_782,
        tmp_buf_address0 => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_address0,
        tmp_buf_ce0 => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_ce0,
        tmp_buf_we0 => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_we0,
        tmp_buf_d0 => grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_d0);

    grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273 : component mac_logger_rx_fifo_Pipeline_VITIS_LOOP_91_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_start,
        ap_done => grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_done,
        ap_idle => grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_idle,
        ap_ready => grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_ready,
        select_ln91 => select_ln91_reg_840,
        tmp_buf_address0 => grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_tmp_buf_address0,
        tmp_buf_ce0 => grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_tmp_buf_ce0,
        tmp_buf_q0 => tmp_buf_q0,
        data_buf_address0 => grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_address0,
        data_buf_ce0 => grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_ce0,
        data_buf_we0 => grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_we0,
        data_buf_d0 => grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_d0);

    grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281 : component mac_logger_rx_fifo_Pipeline_rx_macfifo_data
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_start,
        ap_done => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_done,
        ap_idle => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_idle,
        ap_ready => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_ready,
        m_axi_fifo_axi_full_AWVALID => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWVALID,
        m_axi_fifo_axi_full_AWREADY => ap_const_logic_0,
        m_axi_fifo_axi_full_AWADDR => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWADDR,
        m_axi_fifo_axi_full_AWID => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWID,
        m_axi_fifo_axi_full_AWLEN => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWLEN,
        m_axi_fifo_axi_full_AWSIZE => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWSIZE,
        m_axi_fifo_axi_full_AWBURST => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWBURST,
        m_axi_fifo_axi_full_AWLOCK => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWLOCK,
        m_axi_fifo_axi_full_AWCACHE => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWCACHE,
        m_axi_fifo_axi_full_AWPROT => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWPROT,
        m_axi_fifo_axi_full_AWQOS => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWQOS,
        m_axi_fifo_axi_full_AWREGION => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWREGION,
        m_axi_fifo_axi_full_AWUSER => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_AWUSER,
        m_axi_fifo_axi_full_WVALID => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WVALID,
        m_axi_fifo_axi_full_WREADY => ap_const_logic_0,
        m_axi_fifo_axi_full_WDATA => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WDATA,
        m_axi_fifo_axi_full_WSTRB => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WSTRB,
        m_axi_fifo_axi_full_WLAST => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WLAST,
        m_axi_fifo_axi_full_WID => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WID,
        m_axi_fifo_axi_full_WUSER => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_WUSER,
        m_axi_fifo_axi_full_ARVALID => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARVALID,
        m_axi_fifo_axi_full_ARREADY => m_axi_fifo_axi_full_ARREADY,
        m_axi_fifo_axi_full_ARADDR => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARADDR,
        m_axi_fifo_axi_full_ARID => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARID,
        m_axi_fifo_axi_full_ARLEN => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARLEN,
        m_axi_fifo_axi_full_ARSIZE => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARSIZE,
        m_axi_fifo_axi_full_ARBURST => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARBURST,
        m_axi_fifo_axi_full_ARLOCK => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARLOCK,
        m_axi_fifo_axi_full_ARCACHE => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARCACHE,
        m_axi_fifo_axi_full_ARPROT => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARPROT,
        m_axi_fifo_axi_full_ARQOS => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARQOS,
        m_axi_fifo_axi_full_ARREGION => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARREGION,
        m_axi_fifo_axi_full_ARUSER => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARUSER,
        m_axi_fifo_axi_full_RVALID => m_axi_fifo_axi_full_RVALID,
        m_axi_fifo_axi_full_RREADY => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_RREADY,
        m_axi_fifo_axi_full_RDATA => m_axi_fifo_axi_full_RDATA,
        m_axi_fifo_axi_full_RLAST => m_axi_fifo_axi_full_RLAST,
        m_axi_fifo_axi_full_RID => m_axi_fifo_axi_full_RID,
        m_axi_fifo_axi_full_RFIFONUM => m_axi_fifo_axi_full_RFIFONUM,
        m_axi_fifo_axi_full_RUSER => m_axi_fifo_axi_full_RUSER,
        m_axi_fifo_axi_full_RRESP => m_axi_fifo_axi_full_RRESP,
        m_axi_fifo_axi_full_BVALID => ap_const_logic_0,
        m_axi_fifo_axi_full_BREADY => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_BREADY,
        m_axi_fifo_axi_full_BRESP => ap_const_lv2_0,
        m_axi_fifo_axi_full_BID => ap_const_lv1_0,
        m_axi_fifo_axi_full_BUSER => ap_const_lv1_0,
        sext_ln73 => trunc_ln73_reg_782,
        sext_ln97 => trunc_ln97_reg_845,
        sext_ln100 => add_reg_850,
        data_buf_address0 => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_address0,
        data_buf_ce0 => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_ce0,
        data_buf_we0 => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_we0,
        data_buf_d0 => grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_d0);

    grp_rx_fifo_Pipeline_4_fu_292 : component mac_logger_rx_fifo_Pipeline_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_rx_fifo_Pipeline_4_fu_292_ap_start,
        ap_done => grp_rx_fifo_Pipeline_4_fu_292_ap_done,
        ap_idle => grp_rx_fifo_Pipeline_4_fu_292_ap_idle,
        ap_ready => grp_rx_fifo_Pipeline_4_fu_292_ap_ready,
        m_axi_fifo_axi_full_AWVALID => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWVALID,
        m_axi_fifo_axi_full_AWREADY => ap_const_logic_0,
        m_axi_fifo_axi_full_AWADDR => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWADDR,
        m_axi_fifo_axi_full_AWID => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWID,
        m_axi_fifo_axi_full_AWLEN => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWLEN,
        m_axi_fifo_axi_full_AWSIZE => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWSIZE,
        m_axi_fifo_axi_full_AWBURST => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWBURST,
        m_axi_fifo_axi_full_AWLOCK => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWLOCK,
        m_axi_fifo_axi_full_AWCACHE => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWCACHE,
        m_axi_fifo_axi_full_AWPROT => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWPROT,
        m_axi_fifo_axi_full_AWQOS => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWQOS,
        m_axi_fifo_axi_full_AWREGION => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWREGION,
        m_axi_fifo_axi_full_AWUSER => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_AWUSER,
        m_axi_fifo_axi_full_WVALID => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WVALID,
        m_axi_fifo_axi_full_WREADY => ap_const_logic_0,
        m_axi_fifo_axi_full_WDATA => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WDATA,
        m_axi_fifo_axi_full_WSTRB => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WSTRB,
        m_axi_fifo_axi_full_WLAST => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WLAST,
        m_axi_fifo_axi_full_WID => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WID,
        m_axi_fifo_axi_full_WUSER => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_WUSER,
        m_axi_fifo_axi_full_ARVALID => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARVALID,
        m_axi_fifo_axi_full_ARREADY => m_axi_fifo_axi_full_ARREADY,
        m_axi_fifo_axi_full_ARADDR => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARADDR,
        m_axi_fifo_axi_full_ARID => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARID,
        m_axi_fifo_axi_full_ARLEN => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARLEN,
        m_axi_fifo_axi_full_ARSIZE => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARSIZE,
        m_axi_fifo_axi_full_ARBURST => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARBURST,
        m_axi_fifo_axi_full_ARLOCK => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARLOCK,
        m_axi_fifo_axi_full_ARCACHE => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARCACHE,
        m_axi_fifo_axi_full_ARPROT => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARPROT,
        m_axi_fifo_axi_full_ARQOS => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARQOS,
        m_axi_fifo_axi_full_ARREGION => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARREGION,
        m_axi_fifo_axi_full_ARUSER => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARUSER,
        m_axi_fifo_axi_full_RVALID => m_axi_fifo_axi_full_RVALID,
        m_axi_fifo_axi_full_RREADY => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_RREADY,
        m_axi_fifo_axi_full_RDATA => m_axi_fifo_axi_full_RDATA,
        m_axi_fifo_axi_full_RLAST => m_axi_fifo_axi_full_RLAST,
        m_axi_fifo_axi_full_RID => m_axi_fifo_axi_full_RID,
        m_axi_fifo_axi_full_RFIFONUM => m_axi_fifo_axi_full_RFIFONUM,
        m_axi_fifo_axi_full_RUSER => m_axi_fifo_axi_full_RUSER,
        m_axi_fifo_axi_full_RRESP => m_axi_fifo_axi_full_RRESP,
        m_axi_fifo_axi_full_BVALID => ap_const_logic_0,
        m_axi_fifo_axi_full_BREADY => grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_BREADY,
        m_axi_fifo_axi_full_BRESP => ap_const_lv2_0,
        m_axi_fifo_axi_full_BID => ap_const_lv1_0,
        m_axi_fifo_axi_full_BUSER => ap_const_lv1_0,
        sext_ln73 => trunc_ln73_reg_782,
        or_ln3 => or_ln3_reg_871,
        data_buf_address0 => grp_rx_fifo_Pipeline_4_fu_292_data_buf_address0,
        data_buf_ce0 => grp_rx_fifo_Pipeline_4_fu_292_data_buf_ce0,
        data_buf_we0 => grp_rx_fifo_Pipeline_4_fu_292_data_buf_we0,
        data_buf_d0 => grp_rx_fifo_Pipeline_4_fu_292_data_buf_d0,
        M => M_reg_833);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state32_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_rx_fifo_Pipeline_4_fu_292_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_rx_fifo_Pipeline_4_fu_292_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                    grp_rx_fifo_Pipeline_4_fu_292_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rx_fifo_Pipeline_4_fu_292_ap_ready = ap_const_logic_1)) then 
                    grp_rx_fifo_Pipeline_4_fu_292_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln53_fu_329_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                    grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_ready = ap_const_logic_1)) then 
                    grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_ready = ap_const_logic_1)) then 
                    grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                    grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_ready = ap_const_logic_1)) then 
                    grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                M_reg_833 <= M_fu_649_p2;
                WordLength_reg_821 <= WordLength_fu_517_p2;
                icmp_ln80_reg_827 <= icmp_ln80_fu_526_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                    add_reg_850(0) <= add_fu_693_p3(0);
                tmp_20_reg_856 <= add_ln97_2_fu_677_p2(8 downto 4);
                trunc_ln97_reg_845 <= add_ln97_fu_671_p2(9 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                fifo_axi_full_addr_reg_861 <= sext_ln73_fu_712_p1;
                icmp_ln103_reg_876 <= icmp_ln103_fu_736_p2;
                    or_ln3_reg_871(0) <= or_ln3_fu_727_p4(0);    or_ln3_reg_871(8 downto 4) <= or_ln3_fu_727_p4(8 downto 4);
                    zext_ln98_reg_866(3 downto 0) <= zext_ln98_fu_721_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                frame_len_bytes_reg_790 <= m_axi_mac_fifo_RDATA;
                trunc_ln54_1_reg_795 <= trunc_ln54_1_fu_476_p1;
                trunc_ln54_2_reg_801 <= trunc_ln54_2_fu_480_p1;
                trunc_ln55_1_reg_811 <= m_axi_mac_fifo_RDATA(5 downto 2);
                trunc_ln55_reg_806 <= m_axi_mac_fifo_RDATA(10 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                icmp_ln53_reg_772 <= icmp_ln53_fu_329_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln53_fu_329_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                mac_fifo_addr_1_reg_776 <= sext_ln54_fu_349_p1;
                trunc_ln73_reg_782 <= empty_152_fu_459_p2(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                mac_fifo_addr_read_reg_767 <= m_axi_mac_fifo_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                mac_fifo_addr_reg_746 <= sext_ln53_fu_319_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                select_ln91_reg_840 <= select_ln91_fu_655_p3;
            end if;
        end if;
    end process;
    add_reg_850(1) <= '1';
    zext_ln98_reg_866(31 downto 4) <= "0000000000000000000000000000";
    or_ln3_reg_871(3 downto 1) <= "011";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, m_axi_mac_fifo_ARREADY, m_axi_mac_fifo_RVALID, m_axi_fifo_axi_full_ARREADY, ap_CS_fsm_state2, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state18, ap_CS_fsm_state24, icmp_ln53_fu_329_p2, ap_CS_fsm_state10, ap_CS_fsm_state23, icmp_ln103_fu_736_p2, grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_done, grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_done, grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_done, ap_CS_fsm_state21, ap_CS_fsm_state32, ap_block_state32_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((m_axi_mac_fifo_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((m_axi_mac_fifo_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((icmp_ln53_fu_329_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                if ((not(((m_axi_mac_fifo_ARREADY = ap_const_logic_0) or (grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((m_axi_mac_fifo_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_done = ap_const_logic_1) and (icmp_ln103_fu_736_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                elsif (((grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_done = ap_const_logic_1) and (icmp_ln103_fu_736_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state24) and (m_axi_fifo_axi_full_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((ap_const_boolean_0 = ap_block_state32_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    M_fu_649_p2 <= std_logic_vector(unsigned(add_ln97_1_fu_644_p2) + unsigned(ap_const_lv4_C));
    WordLength_cast_cast_fu_663_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(WordLength_reg_821),10));
    WordLength_fu_517_p2 <= std_logic_vector(unsigned(trunc_ln55_reg_806) + unsigned(zext_ln55_fu_509_p1));
    add_fu_693_p3 <= (ap_const_lv1_1 & offset_fu_666_p2);
    add_ln53_fu_303_p2 <= std_logic_vector(unsigned(fifo_axi_lite) + unsigned(ap_const_lv64_1C));
    add_ln54_fu_334_p2 <= std_logic_vector(unsigned(fifo_axi_lite) + unsigned(ap_const_lv64_24));
    add_ln83_fu_566_p2 <= std_logic_vector(unsigned(zext_ln83_fu_562_p1) + unsigned(ap_const_lv21_1F9C00));
    add_ln84_fu_576_p2 <= std_logic_vector(unsigned(trunc_ln54_1_reg_795) + unsigned(ap_const_lv16_FFFC));
    add_ln97_1_fu_644_p2 <= std_logic_vector(unsigned(trunc_ln55_1_reg_811) + unsigned(zext_ln55_1_fu_513_p1));
    add_ln97_2_fu_677_p2 <= std_logic_vector(unsigned(WordLength_reg_821) + unsigned(ap_const_lv9_1FC));
    add_ln97_fu_671_p2 <= std_logic_vector(unsigned(WordLength_cast_cast_fu_663_p1) + unsigned(ap_const_lv10_3FC));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(m_axi_mac_fifo_ARREADY, grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_done)
    begin
        if (((m_axi_mac_fifo_ARREADY = ap_const_logic_0) or (grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_done = ap_const_logic_0))) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(m_axi_mac_fifo_RVALID)
    begin
        if ((m_axi_mac_fifo_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_done)
    begin
        if ((grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state22_blk <= ap_const_logic_0;

    ap_ST_fsm_state23_blk_assign_proc : process(grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_done)
    begin
        if ((grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state24_blk_assign_proc : process(m_axi_fifo_axi_full_ARREADY)
    begin
        if ((m_axi_fifo_axi_full_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(m_axi_mac_fifo_ARREADY)
    begin
        if ((m_axi_mac_fifo_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;

    ap_ST_fsm_state32_blk_assign_proc : process(ap_block_state32_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state32_on_subcall_done)) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(m_axi_mac_fifo_RVALID)
    begin
        if ((m_axi_mac_fifo_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state32_on_subcall_done_assign_proc : process(grp_rx_fifo_Pipeline_4_fu_292_ap_done, ap_predicate_op146_call_state32)
    begin
                ap_block_state32_on_subcall_done <= ((ap_predicate_op146_call_state32 = ap_const_boolean_1) and (grp_rx_fifo_Pipeline_4_fu_292_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state32, ap_block_state32_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state32_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op146_call_state32_assign_proc : process(icmp_ln53_reg_772, icmp_ln103_reg_876)
    begin
                ap_predicate_op146_call_state32 <= ((icmp_ln103_reg_876 = ap_const_lv1_0) and (icmp_ln53_reg_772 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state32, ap_block_state32_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state32_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    data_buf_addr_39_reg_757 <= ap_const_lv64_1(9 - 1 downto 0);
    data_buf_addr_reg_752 <= ap_const_lv64_0(9 - 1 downto 0);

    data_buf_address0_assign_proc : process(ap_CS_fsm_state9, data_buf_addr_reg_752, ap_CS_fsm_state8, icmp_ln53_reg_772, ap_CS_fsm_state10, ap_CS_fsm_state23, icmp_ln103_reg_876, grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_address0, grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_address0, grp_rx_fifo_Pipeline_4_fu_292_data_buf_address0, ap_CS_fsm_state21, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            data_buf_address0 <= data_buf_addr_reg_752;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_buf_address0 <= ap_const_lv64_2(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            data_buf_address0 <= ap_const_lv64_0(9 - 1 downto 0);
        elsif (((icmp_ln103_reg_876 = ap_const_lv1_0) and (icmp_ln53_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            data_buf_address0 <= grp_rx_fifo_Pipeline_4_fu_292_data_buf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            data_buf_address0 <= grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            data_buf_address0 <= grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_address0;
        else 
            data_buf_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    data_buf_address1_assign_proc : process(ap_CS_fsm_state9, data_buf_addr_39_reg_757, ap_CS_fsm_state10, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            data_buf_address1 <= ap_const_lv64_2(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            data_buf_address1 <= data_buf_addr_39_reg_757;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_buf_address1 <= ap_const_lv64_1(9 - 1 downto 0);
        else 
            data_buf_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    data_buf_ce0_assign_proc : process(m_axi_mac_fifo_RVALID, ap_CS_fsm_state9, ap_CS_fsm_state8, icmp_ln53_reg_772, ap_CS_fsm_state10, ap_CS_fsm_state23, icmp_ln103_reg_876, grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_ce0, grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_ce0, grp_rx_fifo_Pipeline_4_fu_292_data_buf_ce0, ap_CS_fsm_state21, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or ((m_axi_mac_fifo_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            data_buf_ce0 <= ap_const_logic_1;
        elsif (((icmp_ln103_reg_876 = ap_const_lv1_0) and (icmp_ln53_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            data_buf_ce0 <= grp_rx_fifo_Pipeline_4_fu_292_data_buf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            data_buf_ce0 <= grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            data_buf_ce0 <= grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_ce0;
        else 
            data_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_buf_ce1_assign_proc : process(m_axi_mac_fifo_RVALID, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state10) or ((m_axi_mac_fifo_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            data_buf_ce1 <= ap_const_logic_1;
        else 
            data_buf_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    data_buf_d0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state8, icmp_ln53_reg_772, ap_CS_fsm_state10, ap_CS_fsm_state23, icmp_ln103_reg_876, grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_d0, grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_d0, grp_rx_fifo_Pipeline_4_fu_292_data_buf_d0, ap_CS_fsm_state21, ap_CS_fsm_state32, or_ln66_2_fu_399_p5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            data_buf_d0 <= or_ln66_2_fu_399_p5;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            data_buf_d0 <= ap_const_lv32_0;
        elsif (((icmp_ln103_reg_876 = ap_const_lv1_0) and (icmp_ln53_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            data_buf_d0 <= grp_rx_fifo_Pipeline_4_fu_292_data_buf_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            data_buf_d0 <= grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            data_buf_d0 <= grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_d0;
        else 
            data_buf_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_buf_d1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state19, tmp_s_fu_446_p5, select_ln80_fu_635_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            data_buf_d1 <= select_ln80_fu_635_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            data_buf_d1 <= tmp_s_fu_446_p5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_buf_d1 <= ap_const_lv32_0;
        else 
            data_buf_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_buf_we0_assign_proc : process(m_axi_mac_fifo_RVALID, ap_CS_fsm_state9, ap_CS_fsm_state8, icmp_ln53_fu_329_p2, icmp_ln53_reg_772, ap_CS_fsm_state10, ap_CS_fsm_state23, icmp_ln103_reg_876, grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_we0, grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_we0, grp_rx_fifo_Pipeline_4_fu_292_data_buf_we0, ap_CS_fsm_state21, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((m_axi_mac_fifo_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((icmp_ln53_fu_329_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            data_buf_we0 <= ap_const_logic_1;
        elsif (((icmp_ln103_reg_876 = ap_const_lv1_0) and (icmp_ln53_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            data_buf_we0 <= grp_rx_fifo_Pipeline_4_fu_292_data_buf_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            data_buf_we0 <= grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_data_buf_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            data_buf_we0 <= grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_data_buf_we0;
        else 
            data_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_buf_we1_assign_proc : process(m_axi_mac_fifo_RVALID, ap_CS_fsm_state9, icmp_ln53_fu_329_p2, ap_CS_fsm_state10, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or ((m_axi_mac_fifo_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((icmp_ln53_fu_329_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            data_buf_we1 <= ap_const_logic_1;
        else 
            data_buf_we1 <= ap_const_logic_0;
        end if; 
    end process;

    empty_152_fu_459_p2 <= std_logic_vector(unsigned(fifo_axi_full1) + unsigned(ap_const_lv64_1000));
    empty_153_fu_522_p1 <= tmp_buf_q0(16 - 1 downto 0);
    empty_fu_412_p1 <= timestamp(8 - 1 downto 0);

    fifo_axi_full_blk_n_AR_assign_proc : process(m_axi_fifo_axi_full_ARREADY, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            fifo_axi_full_blk_n_AR <= m_axi_fifo_axi_full_ARREADY;
        else 
            fifo_axi_full_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;

    grp_rx_fifo_Pipeline_4_fu_292_ap_start <= grp_rx_fifo_Pipeline_4_fu_292_ap_start_reg;
    grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_start <= grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_start_reg;
    grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_start <= grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_ap_start_reg;
    grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_start <= grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_ap_start_reg;
    icmp_ln103_fu_736_p2 <= "1" when (M_reg_833 = ap_const_lv4_0) else "0";
    icmp_ln53_fu_329_p2 <= "1" when (mac_fifo_addr_read_reg_767 = ap_const_lv32_0) else "0";
    icmp_ln55_fu_504_p2 <= "0" when (trunc_ln54_2_reg_801 = ap_const_lv2_0) else "1";
    icmp_ln80_fu_526_p2 <= "1" when (empty_153_fu_522_p1 = ap_const_lv16_8888) else "0";

    m_axi_fifo_axi_full_ARADDR_assign_proc : process(m_axi_fifo_axi_full_ARREADY, ap_CS_fsm_state11, ap_CS_fsm_state24, icmp_ln53_fu_329_p2, icmp_ln53_reg_772, ap_CS_fsm_state10, ap_CS_fsm_state22, fifo_axi_full_addr_reg_861, ap_CS_fsm_state23, icmp_ln103_reg_876, grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARADDR, grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARADDR, grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARADDR, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) and (m_axi_fifo_axi_full_ARREADY = ap_const_logic_1))) then 
            m_axi_fifo_axi_full_ARADDR <= fifo_axi_full_addr_reg_861;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or ((icmp_ln103_reg_876 = ap_const_lv1_0) and (icmp_ln53_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32)))) then 
            m_axi_fifo_axi_full_ARADDR <= grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            m_axi_fifo_axi_full_ARADDR <= grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln53_fu_329_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_fifo_axi_full_ARADDR <= grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARADDR;
        else 
            m_axi_fifo_axi_full_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_fifo_axi_full_ARBURST_assign_proc : process(ap_CS_fsm_state11, icmp_ln53_fu_329_p2, icmp_ln53_reg_772, ap_CS_fsm_state10, ap_CS_fsm_state22, ap_CS_fsm_state23, icmp_ln103_reg_876, grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARBURST, grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARBURST, grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARBURST, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or ((icmp_ln103_reg_876 = ap_const_lv1_0) and (icmp_ln53_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32)))) then 
            m_axi_fifo_axi_full_ARBURST <= grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            m_axi_fifo_axi_full_ARBURST <= grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln53_fu_329_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_fifo_axi_full_ARBURST <= grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARBURST;
        else 
            m_axi_fifo_axi_full_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_fifo_axi_full_ARCACHE_assign_proc : process(ap_CS_fsm_state11, icmp_ln53_fu_329_p2, icmp_ln53_reg_772, ap_CS_fsm_state10, ap_CS_fsm_state22, ap_CS_fsm_state23, icmp_ln103_reg_876, grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARCACHE, grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARCACHE, grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARCACHE, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or ((icmp_ln103_reg_876 = ap_const_lv1_0) and (icmp_ln53_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32)))) then 
            m_axi_fifo_axi_full_ARCACHE <= grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            m_axi_fifo_axi_full_ARCACHE <= grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln53_fu_329_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_fifo_axi_full_ARCACHE <= grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARCACHE;
        else 
            m_axi_fifo_axi_full_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_fifo_axi_full_ARID_assign_proc : process(ap_CS_fsm_state11, icmp_ln53_fu_329_p2, icmp_ln53_reg_772, ap_CS_fsm_state10, ap_CS_fsm_state22, ap_CS_fsm_state23, icmp_ln103_reg_876, grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARID, grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARID, grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARID, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or ((icmp_ln103_reg_876 = ap_const_lv1_0) and (icmp_ln53_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32)))) then 
            m_axi_fifo_axi_full_ARID <= grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            m_axi_fifo_axi_full_ARID <= grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln53_fu_329_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_fifo_axi_full_ARID <= grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARID;
        else 
            m_axi_fifo_axi_full_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_fifo_axi_full_ARLEN_assign_proc : process(m_axi_fifo_axi_full_ARREADY, ap_CS_fsm_state11, ap_CS_fsm_state24, icmp_ln53_fu_329_p2, icmp_ln53_reg_772, ap_CS_fsm_state10, ap_CS_fsm_state22, ap_CS_fsm_state23, zext_ln98_reg_866, icmp_ln103_reg_876, grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARLEN, grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARLEN, grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARLEN, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) and (m_axi_fifo_axi_full_ARREADY = ap_const_logic_1))) then 
            m_axi_fifo_axi_full_ARLEN <= zext_ln98_reg_866;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or ((icmp_ln103_reg_876 = ap_const_lv1_0) and (icmp_ln53_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32)))) then 
            m_axi_fifo_axi_full_ARLEN <= grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            m_axi_fifo_axi_full_ARLEN <= grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln53_fu_329_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_fifo_axi_full_ARLEN <= grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARLEN;
        else 
            m_axi_fifo_axi_full_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_fifo_axi_full_ARLOCK_assign_proc : process(ap_CS_fsm_state11, icmp_ln53_fu_329_p2, icmp_ln53_reg_772, ap_CS_fsm_state10, ap_CS_fsm_state22, ap_CS_fsm_state23, icmp_ln103_reg_876, grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARLOCK, grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARLOCK, grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARLOCK, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or ((icmp_ln103_reg_876 = ap_const_lv1_0) and (icmp_ln53_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32)))) then 
            m_axi_fifo_axi_full_ARLOCK <= grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            m_axi_fifo_axi_full_ARLOCK <= grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln53_fu_329_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_fifo_axi_full_ARLOCK <= grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARLOCK;
        else 
            m_axi_fifo_axi_full_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_fifo_axi_full_ARPROT_assign_proc : process(ap_CS_fsm_state11, icmp_ln53_fu_329_p2, icmp_ln53_reg_772, ap_CS_fsm_state10, ap_CS_fsm_state22, ap_CS_fsm_state23, icmp_ln103_reg_876, grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARPROT, grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARPROT, grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARPROT, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or ((icmp_ln103_reg_876 = ap_const_lv1_0) and (icmp_ln53_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32)))) then 
            m_axi_fifo_axi_full_ARPROT <= grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            m_axi_fifo_axi_full_ARPROT <= grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln53_fu_329_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_fifo_axi_full_ARPROT <= grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARPROT;
        else 
            m_axi_fifo_axi_full_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_fifo_axi_full_ARQOS_assign_proc : process(ap_CS_fsm_state11, icmp_ln53_fu_329_p2, icmp_ln53_reg_772, ap_CS_fsm_state10, ap_CS_fsm_state22, ap_CS_fsm_state23, icmp_ln103_reg_876, grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARQOS, grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARQOS, grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARQOS, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or ((icmp_ln103_reg_876 = ap_const_lv1_0) and (icmp_ln53_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32)))) then 
            m_axi_fifo_axi_full_ARQOS <= grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            m_axi_fifo_axi_full_ARQOS <= grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln53_fu_329_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_fifo_axi_full_ARQOS <= grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARQOS;
        else 
            m_axi_fifo_axi_full_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_fifo_axi_full_ARREGION_assign_proc : process(ap_CS_fsm_state11, icmp_ln53_fu_329_p2, icmp_ln53_reg_772, ap_CS_fsm_state10, ap_CS_fsm_state22, ap_CS_fsm_state23, icmp_ln103_reg_876, grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARREGION, grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARREGION, grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARREGION, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or ((icmp_ln103_reg_876 = ap_const_lv1_0) and (icmp_ln53_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32)))) then 
            m_axi_fifo_axi_full_ARREGION <= grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            m_axi_fifo_axi_full_ARREGION <= grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln53_fu_329_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_fifo_axi_full_ARREGION <= grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARREGION;
        else 
            m_axi_fifo_axi_full_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_fifo_axi_full_ARSIZE_assign_proc : process(ap_CS_fsm_state11, icmp_ln53_fu_329_p2, icmp_ln53_reg_772, ap_CS_fsm_state10, ap_CS_fsm_state22, ap_CS_fsm_state23, icmp_ln103_reg_876, grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARSIZE, grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARSIZE, grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARSIZE, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or ((icmp_ln103_reg_876 = ap_const_lv1_0) and (icmp_ln53_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32)))) then 
            m_axi_fifo_axi_full_ARSIZE <= grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            m_axi_fifo_axi_full_ARSIZE <= grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln53_fu_329_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_fifo_axi_full_ARSIZE <= grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARSIZE;
        else 
            m_axi_fifo_axi_full_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_fifo_axi_full_ARUSER_assign_proc : process(ap_CS_fsm_state11, icmp_ln53_fu_329_p2, icmp_ln53_reg_772, ap_CS_fsm_state10, ap_CS_fsm_state22, ap_CS_fsm_state23, icmp_ln103_reg_876, grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARUSER, grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARUSER, grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARUSER, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or ((icmp_ln103_reg_876 = ap_const_lv1_0) and (icmp_ln53_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32)))) then 
            m_axi_fifo_axi_full_ARUSER <= grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            m_axi_fifo_axi_full_ARUSER <= grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln53_fu_329_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_fifo_axi_full_ARUSER <= grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARUSER;
        else 
            m_axi_fifo_axi_full_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_fifo_axi_full_ARVALID_assign_proc : process(m_axi_fifo_axi_full_ARREADY, ap_CS_fsm_state11, ap_CS_fsm_state24, icmp_ln53_fu_329_p2, icmp_ln53_reg_772, ap_CS_fsm_state10, ap_CS_fsm_state22, ap_CS_fsm_state23, icmp_ln103_reg_876, grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARVALID, grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARVALID, grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARVALID, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) and (m_axi_fifo_axi_full_ARREADY = ap_const_logic_1))) then 
            m_axi_fifo_axi_full_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or ((icmp_ln103_reg_876 = ap_const_lv1_0) and (icmp_ln53_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32)))) then 
            m_axi_fifo_axi_full_ARVALID <= grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            m_axi_fifo_axi_full_ARVALID <= grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln53_fu_329_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_fifo_axi_full_ARVALID <= grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_ARVALID;
        else 
            m_axi_fifo_axi_full_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_fifo_axi_full_AWADDR <= ap_const_lv64_0;
    m_axi_fifo_axi_full_AWBURST <= ap_const_lv2_0;
    m_axi_fifo_axi_full_AWCACHE <= ap_const_lv4_0;
    m_axi_fifo_axi_full_AWID <= ap_const_lv1_0;
    m_axi_fifo_axi_full_AWLEN <= ap_const_lv32_0;
    m_axi_fifo_axi_full_AWLOCK <= ap_const_lv2_0;
    m_axi_fifo_axi_full_AWPROT <= ap_const_lv3_0;
    m_axi_fifo_axi_full_AWQOS <= ap_const_lv4_0;
    m_axi_fifo_axi_full_AWREGION <= ap_const_lv4_0;
    m_axi_fifo_axi_full_AWSIZE <= ap_const_lv3_0;
    m_axi_fifo_axi_full_AWUSER <= ap_const_lv1_0;
    m_axi_fifo_axi_full_AWVALID <= ap_const_logic_0;
    m_axi_fifo_axi_full_BREADY <= ap_const_logic_0;

    m_axi_fifo_axi_full_RREADY_assign_proc : process(ap_CS_fsm_state11, icmp_ln53_fu_329_p2, icmp_ln53_reg_772, ap_CS_fsm_state10, ap_CS_fsm_state22, ap_CS_fsm_state23, icmp_ln103_reg_876, grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_RREADY, grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_RREADY, grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_RREADY, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or ((icmp_ln103_reg_876 = ap_const_lv1_0) and (icmp_ln53_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32)))) then 
            m_axi_fifo_axi_full_RREADY <= grp_rx_fifo_Pipeline_4_fu_292_m_axi_fifo_axi_full_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            m_axi_fifo_axi_full_RREADY <= grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281_m_axi_fifo_axi_full_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln53_fu_329_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_fifo_axi_full_RREADY <= grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_m_axi_fifo_axi_full_RREADY;
        else 
            m_axi_fifo_axi_full_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_fifo_axi_full_WDATA <= ap_const_lv32_0;
    m_axi_fifo_axi_full_WID <= ap_const_lv1_0;
    m_axi_fifo_axi_full_WLAST <= ap_const_logic_0;
    m_axi_fifo_axi_full_WSTRB <= ap_const_lv4_0;
    m_axi_fifo_axi_full_WUSER <= ap_const_lv1_0;
    m_axi_fifo_axi_full_WVALID <= ap_const_logic_0;

    m_axi_mac_fifo_ARADDR_assign_proc : process(m_axi_mac_fifo_ARREADY, ap_CS_fsm_state2, ap_CS_fsm_state11, mac_fifo_addr_reg_746, mac_fifo_addr_1_reg_776, grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_done)
    begin
        if ((not(((m_axi_mac_fifo_ARREADY = ap_const_logic_0) or (grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_mac_fifo_ARADDR <= mac_fifo_addr_1_reg_776;
        elsif (((m_axi_mac_fifo_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_mac_fifo_ARADDR <= mac_fifo_addr_reg_746;
        else 
            m_axi_mac_fifo_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_mac_fifo_ARBURST <= ap_const_lv2_0;
    m_axi_mac_fifo_ARCACHE <= ap_const_lv4_0;
    m_axi_mac_fifo_ARID <= ap_const_lv1_0;
    m_axi_mac_fifo_ARLEN <= ap_const_lv32_1;
    m_axi_mac_fifo_ARLOCK <= ap_const_lv2_0;
    m_axi_mac_fifo_ARPROT <= ap_const_lv3_0;
    m_axi_mac_fifo_ARQOS <= ap_const_lv4_0;
    m_axi_mac_fifo_ARREGION <= ap_const_lv4_0;
    m_axi_mac_fifo_ARSIZE <= ap_const_lv3_0;
    m_axi_mac_fifo_ARUSER <= ap_const_lv1_0;

    m_axi_mac_fifo_ARVALID_assign_proc : process(m_axi_mac_fifo_ARREADY, ap_CS_fsm_state2, ap_CS_fsm_state11, grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_done)
    begin
        if (((not(((m_axi_mac_fifo_ARREADY = ap_const_logic_0) or (grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((m_axi_mac_fifo_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_mac_fifo_ARVALID <= ap_const_logic_1;
        else 
            m_axi_mac_fifo_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_mac_fifo_AWADDR <= ap_const_lv64_0;
    m_axi_mac_fifo_AWBURST <= ap_const_lv2_0;
    m_axi_mac_fifo_AWCACHE <= ap_const_lv4_0;
    m_axi_mac_fifo_AWID <= ap_const_lv1_0;
    m_axi_mac_fifo_AWLEN <= ap_const_lv32_0;
    m_axi_mac_fifo_AWLOCK <= ap_const_lv2_0;
    m_axi_mac_fifo_AWPROT <= ap_const_lv3_0;
    m_axi_mac_fifo_AWQOS <= ap_const_lv4_0;
    m_axi_mac_fifo_AWREGION <= ap_const_lv4_0;
    m_axi_mac_fifo_AWSIZE <= ap_const_lv3_0;
    m_axi_mac_fifo_AWUSER <= ap_const_lv1_0;
    m_axi_mac_fifo_AWVALID <= ap_const_logic_0;
    m_axi_mac_fifo_BREADY <= ap_const_logic_0;

    m_axi_mac_fifo_RREADY_assign_proc : process(m_axi_mac_fifo_RVALID, ap_CS_fsm_state9, ap_CS_fsm_state18)
    begin
        if ((((m_axi_mac_fifo_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((m_axi_mac_fifo_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            m_axi_mac_fifo_RREADY <= ap_const_logic_1;
        else 
            m_axi_mac_fifo_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_mac_fifo_WDATA <= ap_const_lv32_0;
    m_axi_mac_fifo_WID <= ap_const_lv1_0;
    m_axi_mac_fifo_WLAST <= ap_const_logic_0;
    m_axi_mac_fifo_WSTRB <= ap_const_lv4_0;
    m_axi_mac_fifo_WUSER <= ap_const_lv1_0;
    m_axi_mac_fifo_WVALID <= ap_const_logic_0;

    mac_fifo_blk_n_AR_assign_proc : process(m_axi_mac_fifo_ARREADY, ap_CS_fsm_state2, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            mac_fifo_blk_n_AR <= m_axi_mac_fifo_ARREADY;
        else 
            mac_fifo_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    mac_fifo_blk_n_R_assign_proc : process(m_axi_mac_fifo_RVALID, ap_CS_fsm_state9, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            mac_fifo_blk_n_R <= m_axi_mac_fifo_RVALID;
        else 
            mac_fifo_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    offset_fu_666_p2 <= (icmp_ln80_reg_827 xor ap_const_lv1_1);
    or_ln1_fu_595_p4 <= ((trunc_ln84_fu_591_p1 & tmp_19_fu_581_p4) & ap_const_lv16_0);
    or_ln2_fu_620_p4 <= ((trunc_ln88_fu_617_p1 & trunc_ln54_1_reg_795) & ap_const_lv8_0);
    or_ln3_fu_727_p4 <= ((tmp_20_reg_856 & ap_const_lv1_0) & sext_ln100_fu_724_p1);
    or_ln66_2_fu_399_p5 <= (((tmp_13_fu_359_p4 & tmp_14_fu_369_p4) & tmp_15_fu_379_p4) & tmp_16_fu_389_p4);
    or_ln84_1_fu_611_p2 <= (or_ln84_fu_605_p2 or ap_const_lv32_1);
    or_ln84_fu_605_p2 <= (sext_ln84_fu_572_p1 or or_ln1_fu_595_p4);
    or_ln88_fu_629_p2 <= (or_ln2_fu_620_p4 or ap_const_lv32_FF01);
    or_ln_fu_552_p4 <= ((tmp_18_fu_542_p4 & tmp_17_fu_532_p4) & ap_const_lv8_0);
    select_ln80_fu_635_p3 <= 
        or_ln84_1_fu_611_p2 when (icmp_ln80_fu_526_p2(0) = '1') else 
        or_ln88_fu_629_p2;
    select_ln91_fu_655_p3 <= 
        ap_const_lv3_3 when (icmp_ln80_reg_827(0) = '1') else 
        ap_const_lv3_4;
        sext_ln100_fu_724_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_reg_850),3));

        sext_ln53_fu_319_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln53_fu_309_p4),64));

        sext_ln54_fu_349_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_fu_339_p4),64));

        sext_ln73_fu_712_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln73_reg_782),64));

        sext_ln84_fu_572_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln83_fu_566_p2),32));

    tmp_13_fu_359_p4 <= timestamp(39 downto 32);
    tmp_14_fu_369_p4 <= timestamp(47 downto 40);
    tmp_15_fu_379_p4 <= timestamp(55 downto 48);
    tmp_16_fu_389_p4 <= timestamp(63 downto 56);
    tmp_17_fu_532_p4 <= tmp_buf_q0(31 downto 24);
    tmp_18_fu_542_p4 <= tmp_buf_q0(19 downto 16);
    tmp_19_fu_581_p4 <= add_ln84_fu_576_p2(15 downto 8);

    tmp_buf_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state18, grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_address0, grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_tmp_buf_address0, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            tmp_buf_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            tmp_buf_address0 <= grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_tmp_buf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            tmp_buf_address0 <= grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_address0;
        else 
            tmp_buf_address0 <= "XX";
        end if; 
    end process;


    tmp_buf_ce0_assign_proc : process(m_axi_mac_fifo_RVALID, ap_CS_fsm_state11, ap_CS_fsm_state18, grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_ce0, grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_tmp_buf_ce0, ap_CS_fsm_state21)
    begin
        if (((m_axi_mac_fifo_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            tmp_buf_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            tmp_buf_ce0 <= grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273_tmp_buf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            tmp_buf_ce0 <= grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_ce0;
        else 
            tmp_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp_buf_we0_assign_proc : process(ap_CS_fsm_state11, grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            tmp_buf_we0 <= grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265_tmp_buf_we0;
        else 
            tmp_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_s_fu_446_p5 <= (((empty_fu_412_p1 & trunc_1_fu_426_p4) & trunc_2_fu_436_p4) & trunc_3_fu_416_p4);
    trunc_1_fu_426_p4 <= timestamp(15 downto 8);
    trunc_2_fu_436_p4 <= timestamp(23 downto 16);
    trunc_3_fu_416_p4 <= timestamp(31 downto 24);
    trunc_ln53_fu_309_p4 <= add_ln53_fu_303_p2(63 downto 2);
    trunc_ln54_1_fu_476_p1 <= m_axi_mac_fifo_RDATA(16 - 1 downto 0);
    trunc_ln54_2_fu_480_p1 <= m_axi_mac_fifo_RDATA(2 - 1 downto 0);
    trunc_ln54_fu_339_p4 <= add_ln54_fu_334_p2(63 downto 2);
    trunc_ln84_fu_591_p1 <= add_ln84_fu_576_p2(8 - 1 downto 0);
    trunc_ln88_fu_617_p1 <= frame_len_bytes_reg_790(8 - 1 downto 0);
    zext_ln55_1_fu_513_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln55_fu_504_p2),4));
    zext_ln55_fu_509_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln55_fu_504_p2),9));
    zext_ln83_fu_562_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_552_p4),21));
    zext_ln98_fu_721_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(M_reg_833),32));
end behav;
