

================================================================
== Vitis HLS Report for 'cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3'
================================================================
* Date:           Fri Feb 20 21:41:45 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        cnn
* Solution:       hls
* Product family: 


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1047|     1047|  10.470 us|  10.470 us|  1040|  1040|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_2_VITIS_LOOP_41_3  |     1045|     1045|        38|         16|          1|    64|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 1
  Pipeline-0 : II = 16, D = 38, States = { 1 2 3 4 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 5 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 
5 --> 33 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 5 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.08>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tc = alloca i32 1" [accelerator.cpp:41]   --->   Operation 41 'alloca' 'tc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tr = alloca i32 1" [accelerator.cpp:40]   --->   Operation 42 'alloca' 'tr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 43 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%w8_29_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_29_cast"   --->   Operation 44 'read' 'w8_29_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%bh_14_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_14"   --->   Operation 45 'read' 'bh_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty"   --->   Operation 46 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_60"   --->   Operation 47 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%w8_28_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_28_cast"   --->   Operation 48 'read' 'w8_28_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%bh_13_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_13"   --->   Operation 49 'read' 'bh_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_59"   --->   Operation 50 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_3 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_58"   --->   Operation 51 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%w8_27_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_27_cast"   --->   Operation 52 'read' 'w8_27_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%bh_12_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_12"   --->   Operation 53 'read' 'bh_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_4 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_57"   --->   Operation 54 'read' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_5 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_56"   --->   Operation 55 'read' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%w8_26_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_26_cast"   --->   Operation 56 'read' 'w8_26_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%bh_11_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_11"   --->   Operation 57 'read' 'bh_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_6 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_55"   --->   Operation 58 'read' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_7 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_54"   --->   Operation 59 'read' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%w8_25_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_25_cast"   --->   Operation 60 'read' 'w8_25_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%bh_10_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_10"   --->   Operation 61 'read' 'bh_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_8 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_53"   --->   Operation 62 'read' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_9 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_52"   --->   Operation 63 'read' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%w8_24_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_24_cast"   --->   Operation 64 'read' 'w8_24_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%bh_15_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_15"   --->   Operation 65 'read' 'bh_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_10 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_51"   --->   Operation 66 'read' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_11 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_50"   --->   Operation 67 'read' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%w8_23_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_23_cast"   --->   Operation 68 'read' 'w8_23_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%bh_9_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_9"   --->   Operation 69 'read' 'bh_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_12 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_49"   --->   Operation 70 'read' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_13 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_48"   --->   Operation 71 'read' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_14 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_47"   --->   Operation 72 'read' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_15 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_46"   --->   Operation 73 'read' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%bh_8_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_8"   --->   Operation 74 'read' 'bh_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%w8_22_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_22_cast"   --->   Operation 75 'read' 'w8_22_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%w8_21_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_21_cast"   --->   Operation 76 'read' 'w8_21_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%bh_7_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_7"   --->   Operation 77 'read' 'bh_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_16 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_45"   --->   Operation 78 'read' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_17 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_44"   --->   Operation 79 'read' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%w8_20_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_20_cast"   --->   Operation 80 'read' 'w8_20_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%bh_6_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_6"   --->   Operation 81 'read' 'bh_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_18 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_43"   --->   Operation 82 'read' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_19 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_42"   --->   Operation 83 'read' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%w8_19_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_19_cast"   --->   Operation 84 'read' 'w8_19_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%bh_5_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_5"   --->   Operation 85 'read' 'bh_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_20 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_41"   --->   Operation 86 'read' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_21 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_40"   --->   Operation 87 'read' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%w8_18_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_18_cast"   --->   Operation 88 'read' 'w8_18_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%bh_4_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_4"   --->   Operation 89 'read' 'bh_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_22 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_39"   --->   Operation 90 'read' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_23 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_38"   --->   Operation 91 'read' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%w8_17_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_17_cast"   --->   Operation 92 'read' 'w8_17_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%bh_3_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_3"   --->   Operation 93 'read' 'bh_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_24 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_37"   --->   Operation 94 'read' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_25 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_36"   --->   Operation 95 'read' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%w8_16_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_16_cast"   --->   Operation 96 'read' 'w8_16_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%bh_2_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_2"   --->   Operation 97 'read' 'bh_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_26 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_35"   --->   Operation 98 'read' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_27 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_34"   --->   Operation 99 'read' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%w8_15_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_15_cast"   --->   Operation 100 'read' 'w8_15_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%bh_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh_1"   --->   Operation 101 'read' 'bh_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_28 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_33"   --->   Operation 102 'read' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_29 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_32"   --->   Operation 103 'read' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_30 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_31"   --->   Operation 104 'read' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_31 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_30"   --->   Operation 105 'read' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%bh_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %bh"   --->   Operation 106 'read' 'bh_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%w8_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8_cast"   --->   Operation 107 'read' 'w8_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r"   --->   Operation 108 'read' 'output_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%phi_mul7_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %phi_mul7"   --->   Operation 109 'read' 'phi_mul7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln39_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39"   --->   Operation 110 'read' 'sext_ln39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln39_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_9"   --->   Operation 111 'read' 'sext_ln39_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln39_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_8"   --->   Operation 112 'read' 'sext_ln39_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln39_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_7"   --->   Operation 113 'read' 'sext_ln39_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln39_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_6"   --->   Operation 114 'read' 'sext_ln39_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln39_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_5"   --->   Operation 115 'read' 'sext_ln39_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln39_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_4"   --->   Operation 116 'read' 'sext_ln39_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln39_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_3"   --->   Operation 117 'read' 'sext_ln39_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln39_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_2"   --->   Operation 118 'read' 'sext_ln39_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln39_16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_16"   --->   Operation 119 'read' 'sext_ln39_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln39_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_15"   --->   Operation 120 'read' 'sext_ln39_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln39_14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_14"   --->   Operation 121 'read' 'sext_ln39_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln39_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_13"   --->   Operation 122 'read' 'sext_ln39_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln39_12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_12"   --->   Operation 123 'read' 'sext_ln39_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln39_11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_11"   --->   Operation 124 'read' 'sext_ln39_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln39_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39_10"   --->   Operation 125 'read' 'sext_ln39_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 126 'read' 'input_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%precision_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %precision"   --->   Operation 127 'read' 'precision_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%w8_29_cast_cast = sext i8 %w8_29_cast_read"   --->   Operation 128 'sext' 'w8_29_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%w8_28_cast_cast = sext i8 %w8_28_cast_read"   --->   Operation 129 'sext' 'w8_28_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%w8_27_cast_cast = sext i8 %w8_27_cast_read"   --->   Operation 130 'sext' 'w8_27_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%w8_26_cast_cast = sext i8 %w8_26_cast_read"   --->   Operation 131 'sext' 'w8_26_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%w8_25_cast_cast = sext i8 %w8_25_cast_read"   --->   Operation 132 'sext' 'w8_25_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%w8_24_cast_cast = sext i8 %w8_24_cast_read"   --->   Operation 133 'sext' 'w8_24_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%w8_23_cast_cast = sext i8 %w8_23_cast_read"   --->   Operation 134 'sext' 'w8_23_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%w8_22_cast_cast = sext i8 %w8_22_cast_read"   --->   Operation 135 'sext' 'w8_22_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%w8_21_cast_cast = sext i8 %w8_21_cast_read"   --->   Operation 136 'sext' 'w8_21_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%w8_20_cast_cast = sext i8 %w8_20_cast_read"   --->   Operation 137 'sext' 'w8_20_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%w8_19_cast_cast = sext i8 %w8_19_cast_read"   --->   Operation 138 'sext' 'w8_19_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%w8_18_cast_cast = sext i8 %w8_18_cast_read"   --->   Operation 139 'sext' 'w8_18_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%w8_17_cast_cast = sext i8 %w8_17_cast_read"   --->   Operation 140 'sext' 'w8_17_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%w8_16_cast_cast = sext i8 %w8_16_cast_read"   --->   Operation 141 'sext' 'w8_16_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%w8_15_cast_cast = sext i8 %w8_15_cast_read"   --->   Operation 142 'sext' 'w8_15_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%w8_cast_cast = sext i8 %w8_cast_read"   --->   Operation 143 'sext' 'w8_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln39_cast = sext i32 %sext_ln39_read"   --->   Operation 144 'sext' 'sext_ln39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln39_9_cast = sext i32 %sext_ln39_9_read"   --->   Operation 145 'sext' 'sext_ln39_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln39_8_cast = sext i32 %sext_ln39_8_read"   --->   Operation 146 'sext' 'sext_ln39_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln39_7_cast = sext i32 %sext_ln39_7_read"   --->   Operation 147 'sext' 'sext_ln39_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln39_6_cast = sext i32 %sext_ln39_6_read"   --->   Operation 148 'sext' 'sext_ln39_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln39_5_cast = sext i32 %sext_ln39_5_read"   --->   Operation 149 'sext' 'sext_ln39_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln39_4_cast = sext i32 %sext_ln39_4_read"   --->   Operation 150 'sext' 'sext_ln39_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln39_3_cast = sext i32 %sext_ln39_3_read"   --->   Operation 151 'sext' 'sext_ln39_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln39_2_cast = sext i32 %sext_ln39_2_read"   --->   Operation 152 'sext' 'sext_ln39_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln39_16_cast = sext i32 %sext_ln39_16_read"   --->   Operation 153 'sext' 'sext_ln39_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln39_15_cast = sext i32 %sext_ln39_15_read"   --->   Operation 154 'sext' 'sext_ln39_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln39_14_cast = sext i32 %sext_ln39_14_read"   --->   Operation 155 'sext' 'sext_ln39_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln39_13_cast = sext i32 %sext_ln39_13_read"   --->   Operation 156 'sext' 'sext_ln39_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln39_12_cast = sext i32 %sext_ln39_12_read"   --->   Operation 157 'sext' 'sext_ln39_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln39_11_cast = sext i32 %sext_ln39_11_read"   --->   Operation 158 'sext' 'sext_ln39_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln39_10_cast = sext i32 %sext_ln39_10_read"   --->   Operation 159 'sext' 'sext_ln39_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 161 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 162 [1/1] (1.58ns)   --->   "%store_ln40 = store i4 0, i4 %tr" [accelerator.cpp:40]   --->   Operation 162 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 163 [1/1] (1.58ns)   --->   "%store_ln41 = store i4 0, i4 %tc" [accelerator.cpp:41]   --->   Operation 163 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_46_4"   --->   Operation 164 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [accelerator.cpp:40]   --->   Operation 165 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 166 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (1.87ns)   --->   "%icmp_ln40 = icmp_eq  i7 %indvar_flatten_load, i7 64" [accelerator.cpp:40]   --->   Operation 167 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (1.87ns)   --->   "%add_ln40 = add i7 %indvar_flatten_load, i7 1" [accelerator.cpp:40]   --->   Operation 168 'add' 'add_ln40' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc81, void %for.inc84.exitStub" [accelerator.cpp:40]   --->   Operation 169 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%tc_load = load i4 %tc" [accelerator.cpp:41]   --->   Operation 170 'load' 'tc_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%tr_load = load i4 %tr" [accelerator.cpp:40]   --->   Operation 171 'load' 'tr_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (1.73ns)   --->   "%icmp_ln41 = icmp_eq  i4 %tc_load, i4 8" [accelerator.cpp:41]   --->   Operation 172 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln40)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (1.02ns)   --->   "%select_ln40 = select i1 %icmp_ln41, i4 0, i4 %tc_load" [accelerator.cpp:40]   --->   Operation 173 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (1.73ns)   --->   "%add_ln40_1 = add i4 %tr_load, i4 1" [accelerator.cpp:40]   --->   Operation 174 'add' 'add_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (1.02ns)   --->   "%select_ln40_1 = select i1 %icmp_ln41, i4 %add_ln40_1, i4 %tr_load" [accelerator.cpp:40]   --->   Operation 175 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (1.73ns)   --->   "%first_iter_0 = icmp_eq  i4 %select_ln40, i4 0" [accelerator.cpp:40]   --->   Operation 176 'icmp' 'first_iter_0' <Predicate = (!icmp_ln40)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %first_iter_0, void %VITIS_LOOP_46_4.split, void %for.first.iter.VITIS_LOOP_46_4" [accelerator.cpp:41]   --->   Operation 177 'br' 'br_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (2.55ns)   --->   "%switch_ln17 = switch i32 %precision_read, void %for.inc.i, i32 0, void %sw.bb.i.i, i32 1, void %sw.bb3.i.i, i32 2, void %sw.bb7.i.i, i32 3, void %sw.bb13.i.i" [./pe.h:17->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 178 'switch' 'switch_ln17' <Predicate = (!icmp_ln40)> <Delay = 2.55>
ST_1 : Operation 179 [1/1] (2.55ns)   --->   "%switch_ln17 = switch i32 %precision_read, void %for.inc.1.i, i32 0, void %sw.bb.i.1.i, i32 1, void %sw.bb3.i.1.i, i32 2, void %sw.bb7.i.1.i, i32 3, void %sw.bb13.i.1.i" [./pe.h:17->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 179 'switch' 'switch_ln17' <Predicate = (!icmp_ln40)> <Delay = 2.55>
ST_1 : Operation 180 [1/1] (2.55ns)   --->   "%switch_ln17 = switch i32 %precision_read, void %for.inc.2.i, i32 0, void %sw.bb.i.2.i, i32 1, void %sw.bb3.i.2.i, i32 2, void %sw.bb7.i.2.i, i32 3, void %sw.bb13.i.2.i" [./pe.h:17->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 180 'switch' 'switch_ln17' <Predicate = (!icmp_ln40)> <Delay = 2.55>
ST_1 : Operation 181 [1/1] (2.55ns)   --->   "%switch_ln17 = switch i32 %precision_read, void %for.inc.3.i, i32 0, void %sw.bb.i.3.i, i32 1, void %sw.bb3.i.3.i, i32 2, void %sw.bb7.i.3.i, i32 3, void %sw.bb13.i.3.i" [./pe.h:17->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 181 'switch' 'switch_ln17' <Predicate = (!icmp_ln40)> <Delay = 2.55>
ST_1 : Operation 182 [1/1] (2.55ns)   --->   "%switch_ln17 = switch i32 %precision_read, void %for.inc.4.i, i32 0, void %sw.bb.i.4.i, i32 1, void %sw.bb3.i.4.i, i32 2, void %sw.bb7.i.4.i, i32 3, void %sw.bb13.i.4.i" [./pe.h:17->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 182 'switch' 'switch_ln17' <Predicate = (!icmp_ln40)> <Delay = 2.55>
ST_1 : Operation 183 [1/1] (2.55ns)   --->   "%switch_ln17 = switch i32 %precision_read, void %for.inc.5.i, i32 0, void %sw.bb.i.5.i, i32 1, void %sw.bb3.i.5.i, i32 2, void %sw.bb7.i.5.i, i32 3, void %sw.bb13.i.5.i" [./pe.h:17->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 183 'switch' 'switch_ln17' <Predicate = (!icmp_ln40)> <Delay = 2.55>
ST_1 : Operation 184 [1/1] (2.55ns)   --->   "%switch_ln17 = switch i32 %precision_read, void %for.inc.6.i, i32 0, void %sw.bb.i.6.i, i32 1, void %sw.bb3.i.6.i, i32 2, void %sw.bb7.i.6.i, i32 3, void %sw.bb13.i.6.i" [./pe.h:17->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 184 'switch' 'switch_ln17' <Predicate = (!icmp_ln40)> <Delay = 2.55>
ST_1 : Operation 185 [1/1] (2.55ns)   --->   "%switch_ln17 = switch i32 %precision_read, void %_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit, i32 0, void %sw.bb.i.7.i, i32 1, void %sw.bb3.i.7.i, i32 2, void %sw.bb7.i.7.i, i32 3, void %sw.bb13.i.7.i" [./pe.h:17->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 185 'switch' 'switch_ln17' <Predicate = (!icmp_ln40)> <Delay = 2.55>
ST_1 : Operation 186 [1/1] (2.55ns)   --->   "%switch_ln17 = switch i32 %precision_read, void %for.inc.i179, i32 0, void %sw.bb.i.i133, i32 1, void %sw.bb3.i.i144, i32 2, void %sw.bb7.i.i155, i32 3, void %sw.bb13.i.i168" [./pe.h:17->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 186 'switch' 'switch_ln17' <Predicate = (!icmp_ln40)> <Delay = 2.55>
ST_1 : Operation 187 [1/1] (2.55ns)   --->   "%switch_ln17 = switch i32 %precision_read, void %for.inc.1.i230, i32 0, void %sw.bb.i.1.i219, i32 1, void %sw.bb3.i.1.i214, i32 2, void %sw.bb7.i.1.i203, i32 3, void %sw.bb13.i.1.i192" [./pe.h:17->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 187 'switch' 'switch_ln17' <Predicate = (!icmp_ln40)> <Delay = 2.55>
ST_1 : Operation 188 [1/1] (2.55ns)   --->   "%switch_ln17 = switch i32 %precision_read, void %for.inc.2.i281, i32 0, void %sw.bb.i.2.i270, i32 1, void %sw.bb3.i.2.i265, i32 2, void %sw.bb7.i.2.i254, i32 3, void %sw.bb13.i.2.i243" [./pe.h:17->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 188 'switch' 'switch_ln17' <Predicate = (!icmp_ln40)> <Delay = 2.55>
ST_1 : Operation 189 [1/1] (2.55ns)   --->   "%switch_ln17 = switch i32 %precision_read, void %for.inc.3.i332, i32 0, void %sw.bb.i.3.i321, i32 1, void %sw.bb3.i.3.i316, i32 2, void %sw.bb7.i.3.i305, i32 3, void %sw.bb13.i.3.i294" [./pe.h:17->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 189 'switch' 'switch_ln17' <Predicate = (!icmp_ln40)> <Delay = 2.55>
ST_1 : Operation 190 [1/1] (2.55ns)   --->   "%switch_ln17 = switch i32 %precision_read, void %for.inc.4.i383, i32 0, void %sw.bb.i.4.i372, i32 1, void %sw.bb3.i.4.i367, i32 2, void %sw.bb7.i.4.i356, i32 3, void %sw.bb13.i.4.i345" [./pe.h:17->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 190 'switch' 'switch_ln17' <Predicate = (!icmp_ln40)> <Delay = 2.55>
ST_1 : Operation 191 [1/1] (2.55ns)   --->   "%switch_ln17 = switch i32 %precision_read, void %for.inc.5.i434, i32 0, void %sw.bb.i.5.i423, i32 1, void %sw.bb3.i.5.i418, i32 2, void %sw.bb7.i.5.i407, i32 3, void %sw.bb13.i.5.i396" [./pe.h:17->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 191 'switch' 'switch_ln17' <Predicate = (!icmp_ln40)> <Delay = 2.55>
ST_1 : Operation 192 [1/1] (2.55ns)   --->   "%switch_ln17 = switch i32 %precision_read, void %for.inc.6.i485, i32 0, void %sw.bb.i.6.i474, i32 1, void %sw.bb3.i.6.i469, i32 2, void %sw.bb7.i.6.i458, i32 3, void %sw.bb13.i.6.i447" [./pe.h:17->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 192 'switch' 'switch_ln17' <Predicate = (!icmp_ln40)> <Delay = 2.55>
ST_1 : Operation 193 [1/1] (2.55ns)   --->   "%switch_ln17 = switch i32 %precision_read, void %_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527, i32 0, void %sw.bb.i.7.i525, i32 1, void %sw.bb3.i.7.i520, i32 2, void %sw.bb7.i.7.i509, i32 3, void %sw.bb13.i.7.i498" [./pe.h:17->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 193 'switch' 'switch_ln17' <Predicate = (!icmp_ln40)> <Delay = 2.55>
ST_1 : Operation 194 [1/1] (1.58ns)   --->   "%store_ln40 = store i7 %add_ln40, i7 %indvar_flatten" [accelerator.cpp:40]   --->   Operation 194 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.58>
ST_1 : Operation 195 [1/1] (1.58ns)   --->   "%store_ln40 = store i4 %select_ln40_1, i4 %tr" [accelerator.cpp:40]   --->   Operation 195 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i4 %select_ln40_1" [accelerator.cpp:40]   --->   Operation 196 'zext' 'zext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 197 [2/2] (6.91ns)   --->   "%empty_63 = mul i36 %zext_ln40, i36 %sext_ln39_cast" [accelerator.cpp:40]   --->   Operation 197 'mul' 'empty_63' <Predicate = (!icmp_ln40)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (1.73ns)   --->   "%add_ln41 = add i4 %select_ln40, i4 1" [accelerator.cpp:41]   --->   Operation 198 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (1.73ns)   --->   "%icmp_ln41_1 = icmp_eq  i4 %add_ln41, i4 8" [accelerator.cpp:41]   --->   Operation 199 'icmp' 'icmp_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_1, void %new.latch._Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527, void %last.iter._Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527" [accelerator.cpp:41]   --->   Operation 200 'br' 'br_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (1.58ns)   --->   "%store_ln41 = store i4 %add_ln41, i4 %tc" [accelerator.cpp:41]   --->   Operation 201 'store' 'store_ln41' <Predicate = (!icmp_ln40)> <Delay = 1.58>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln41 = br void %VITIS_LOOP_46_4" [accelerator.cpp:41]   --->   Operation 202 'br' 'br_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 203 [1/2] (6.91ns)   --->   "%empty_63 = mul i36 %zext_ln40, i36 %sext_ln39_cast" [accelerator.cpp:40]   --->   Operation 203 'mul' 'empty_63' <Predicate = (!icmp_ln40)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.98>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_2_VITIS_LOOP_41_3_str"   --->   Operation 204 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 205 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%p_cast378 = sext i36 %empty_63" [accelerator.cpp:40]   --->   Operation 206 'sext' 'p_cast378' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (3.46ns)   --->   "%empty_64 = add i62 %p_cast378, i62 %phi_mul7_read" [accelerator.cpp:40]   --->   Operation 207 'add' 'empty_64' <Predicate = (!icmp_ln40)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %empty_64, i2 0" [accelerator.cpp:40]   --->   Operation 208 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (3.52ns)   --->   "%empty_65 = add i64 %tmp_s, i64 %output_r_read" [accelerator.cpp:40]   --->   Operation 209 'add' 'empty_65' <Predicate = (!icmp_ln40)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_65, i32 2, i32 63" [accelerator.cpp:41]   --->   Operation 210 'partselect' 'trunc_ln' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i62 %trunc_ln" [accelerator.cpp:41]   --->   Operation 211 'sext' 'sext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln41" [accelerator.cpp:41]   --->   Operation 212 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%p_cast396 = sext i36 %empty_63" [accelerator.cpp:40]   --->   Operation 213 'sext' 'p_cast396' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i4 %select_ln40" [accelerator.cpp:41]   --->   Operation 214 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60 = add i64 %zext_ln41, i64 %input_r_read" [accelerator.cpp:60]   --->   Operation 215 'add' 'add_ln60' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 216 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln60_1 = add i64 %add_ln60, i64 %p_cast396" [accelerator.cpp:60]   --->   Operation 216 'add' 'add_ln60_1' <Predicate = (!icmp_ln40)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_1, i32 2, i32 63" [accelerator.cpp:60]   --->   Operation 217 'partselect' 'trunc_ln60_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i62 %trunc_ln60_1" [accelerator.cpp:60]   --->   Operation 218 'sext' 'sext_ln60' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln60" [accelerator.cpp:60]   --->   Operation 219 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i64 %add_ln60_1" [accelerator.cpp:60]   --->   Operation 220 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (3.52ns)   --->   "%add_ln60_2 = add i64 %p_cast396, i64 %input_r_read" [accelerator.cpp:60]   --->   Operation 221 'add' 'add_ln60_2' <Predicate = (!icmp_ln40)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 31> <Delay = 7.30>
ST_5 : Operation 222 [1/1] (7.30ns)   --->   "%empty_62 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i64 8" [accelerator.cpp:41]   --->   Operation 222 'writereq' 'empty_62' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln41 = br void %VITIS_LOOP_46_4.split" [accelerator.cpp:41]   --->   Operation 223 'br' 'br_ln41' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln70_6 = sext i19 %add_ln70_6" [accelerator.cpp:70]   --->   Operation 224 'sext' 'sext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln70_13 = sext i19 %add_ln70_13" [accelerator.cpp:70]   --->   Operation 225 'sext' 'sext_ln70_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (2.16ns)   --->   "%sum = add i20 %sext_ln70_13, i20 %sext_ln70_6" [accelerator.cpp:70]   --->   Operation 226 'add' 'sum' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 7.30>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i4 %select_ln40" [accelerator.cpp:41]   --->   Operation 227 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 228 [8/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [accelerator.cpp:60]   --->   Operation 228 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 229 [1/1] (2.55ns)   --->   "%add_ln60_4 = add i33 %zext_ln41_1, i33 %sext_ln39_10_cast" [accelerator.cpp:60]   --->   Operation 229 'add' 'add_ln60_4' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln60_16 = sext i33 %add_ln60_4" [accelerator.cpp:60]   --->   Operation 230 'sext' 'sext_ln60_16' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (3.52ns)   --->   "%add_ln60_3 = add i64 %sext_ln60_16, i64 %add_ln60_2" [accelerator.cpp:60]   --->   Operation 231 'add' 'add_ln60_3' <Predicate = (!icmp_ln40)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln60_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_3, i32 2, i32 63" [accelerator.cpp:60]   --->   Operation 232 'partselect' 'trunc_ln60_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i62 %trunc_ln60_5" [accelerator.cpp:60]   --->   Operation 233 'sext' 'sext_ln60_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln60_1" [accelerator.cpp:60]   --->   Operation 234 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln60_17 = trunc i64 %add_ln60_3" [accelerator.cpp:60]   --->   Operation 235 'trunc' 'trunc_ln60_17' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 7.30>
ST_7 : Operation 236 [7/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [accelerator.cpp:60]   --->   Operation 236 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 237 [8/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [accelerator.cpp:60]   --->   Operation 237 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 238 [1/1] (2.55ns)   --->   "%add_ln60_6 = add i33 %zext_ln41_1, i33 %sext_ln39_11_cast" [accelerator.cpp:60]   --->   Operation 238 'add' 'add_ln60_6' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln60_17 = sext i33 %add_ln60_6" [accelerator.cpp:60]   --->   Operation 239 'sext' 'sext_ln60_17' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (3.52ns)   --->   "%add_ln60_5 = add i64 %sext_ln60_17, i64 %add_ln60_2" [accelerator.cpp:60]   --->   Operation 240 'add' 'add_ln60_5' <Predicate = (!icmp_ln40)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln60_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_5, i32 2, i32 63" [accelerator.cpp:60]   --->   Operation 241 'partselect' 'trunc_ln60_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i62 %trunc_ln60_9" [accelerator.cpp:60]   --->   Operation 242 'sext' 'sext_ln60_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln60_2" [accelerator.cpp:60]   --->   Operation 243 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln60_19 = trunc i64 %add_ln60_5" [accelerator.cpp:60]   --->   Operation 244 'trunc' 'trunc_ln60_19' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 7.30>
ST_8 : Operation 245 [6/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [accelerator.cpp:60]   --->   Operation 245 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 246 [7/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [accelerator.cpp:60]   --->   Operation 246 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 247 [8/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [accelerator.cpp:60]   --->   Operation 247 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 248 [1/1] (2.55ns)   --->   "%add_ln60_8 = add i33 %zext_ln41_1, i33 %sext_ln39_12_cast" [accelerator.cpp:60]   --->   Operation 248 'add' 'add_ln60_8' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln60_18 = sext i33 %add_ln60_8" [accelerator.cpp:60]   --->   Operation 249 'sext' 'sext_ln60_18' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (3.52ns)   --->   "%add_ln60_7 = add i64 %sext_ln60_18, i64 %add_ln60_2" [accelerator.cpp:60]   --->   Operation 250 'add' 'add_ln60_7' <Predicate = (!icmp_ln40)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln60_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_7, i32 2, i32 63" [accelerator.cpp:60]   --->   Operation 251 'partselect' 'trunc_ln60_s' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln60_3 = sext i62 %trunc_ln60_s" [accelerator.cpp:60]   --->   Operation 252 'sext' 'sext_ln60_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln60_3" [accelerator.cpp:60]   --->   Operation 253 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln60_21 = trunc i64 %add_ln60_7" [accelerator.cpp:60]   --->   Operation 254 'trunc' 'trunc_ln60_21' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 7.30>
ST_9 : Operation 255 [5/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [accelerator.cpp:60]   --->   Operation 255 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 256 [6/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [accelerator.cpp:60]   --->   Operation 256 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 257 [7/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [accelerator.cpp:60]   --->   Operation 257 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 258 [8/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [accelerator.cpp:60]   --->   Operation 258 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 259 [1/1] (2.55ns)   --->   "%add_ln60_10 = add i33 %zext_ln41_1, i33 %sext_ln39_13_cast" [accelerator.cpp:60]   --->   Operation 259 'add' 'add_ln60_10' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln60_19 = sext i33 %add_ln60_10" [accelerator.cpp:60]   --->   Operation 260 'sext' 'sext_ln60_19' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (3.52ns)   --->   "%add_ln60_9 = add i64 %sext_ln60_19, i64 %add_ln60_2" [accelerator.cpp:60]   --->   Operation 261 'add' 'add_ln60_9' <Predicate = (!icmp_ln40)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln60_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_9, i32 2, i32 63" [accelerator.cpp:60]   --->   Operation 262 'partselect' 'trunc_ln60_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i62 %trunc_ln60_2" [accelerator.cpp:60]   --->   Operation 263 'sext' 'sext_ln60_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln60_4" [accelerator.cpp:60]   --->   Operation 264 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln60_23 = trunc i64 %add_ln60_9" [accelerator.cpp:60]   --->   Operation 265 'trunc' 'trunc_ln60_23' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 7.30>
ST_10 : Operation 266 [4/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [accelerator.cpp:60]   --->   Operation 266 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 267 [5/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [accelerator.cpp:60]   --->   Operation 267 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 268 [6/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [accelerator.cpp:60]   --->   Operation 268 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 269 [7/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [accelerator.cpp:60]   --->   Operation 269 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 270 [8/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [accelerator.cpp:60]   --->   Operation 270 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 271 [1/1] (2.55ns)   --->   "%add_ln60_12 = add i33 %zext_ln41_1, i33 %sext_ln39_14_cast" [accelerator.cpp:60]   --->   Operation 271 'add' 'add_ln60_12' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln60_20 = sext i33 %add_ln60_12" [accelerator.cpp:60]   --->   Operation 272 'sext' 'sext_ln60_20' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (3.52ns)   --->   "%add_ln60_11 = add i64 %sext_ln60_20, i64 %add_ln60_2" [accelerator.cpp:60]   --->   Operation 273 'add' 'add_ln60_11' <Predicate = (!icmp_ln40)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln60_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_11, i32 2, i32 63" [accelerator.cpp:60]   --->   Operation 274 'partselect' 'trunc_ln60_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln60_5 = sext i62 %trunc_ln60_3" [accelerator.cpp:60]   --->   Operation 275 'sext' 'sext_ln60_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln60_5" [accelerator.cpp:60]   --->   Operation 276 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln60_25 = trunc i64 %add_ln60_11" [accelerator.cpp:60]   --->   Operation 277 'trunc' 'trunc_ln60_25' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 7.30>
ST_11 : Operation 278 [3/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [accelerator.cpp:60]   --->   Operation 278 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 279 [4/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [accelerator.cpp:60]   --->   Operation 279 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 280 [5/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [accelerator.cpp:60]   --->   Operation 280 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 281 [6/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [accelerator.cpp:60]   --->   Operation 281 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 282 [7/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [accelerator.cpp:60]   --->   Operation 282 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 283 [8/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [accelerator.cpp:60]   --->   Operation 283 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 284 [1/1] (2.55ns)   --->   "%add_ln60_14 = add i33 %zext_ln41_1, i33 %sext_ln39_15_cast" [accelerator.cpp:60]   --->   Operation 284 'add' 'add_ln60_14' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln60_21 = sext i33 %add_ln60_14" [accelerator.cpp:60]   --->   Operation 285 'sext' 'sext_ln60_21' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (3.52ns)   --->   "%add_ln60_13 = add i64 %sext_ln60_21, i64 %add_ln60_2" [accelerator.cpp:60]   --->   Operation 286 'add' 'add_ln60_13' <Predicate = (!icmp_ln40)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln60_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_13, i32 2, i32 63" [accelerator.cpp:60]   --->   Operation 287 'partselect' 'trunc_ln60_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln60_6 = sext i62 %trunc_ln60_4" [accelerator.cpp:60]   --->   Operation 288 'sext' 'sext_ln60_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln60_6" [accelerator.cpp:60]   --->   Operation 289 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln60_27 = trunc i64 %add_ln60_13" [accelerator.cpp:60]   --->   Operation 290 'trunc' 'trunc_ln60_27' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 7.30>
ST_12 : Operation 291 [2/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [accelerator.cpp:60]   --->   Operation 291 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 292 [3/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [accelerator.cpp:60]   --->   Operation 292 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 293 [4/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [accelerator.cpp:60]   --->   Operation 293 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 294 [5/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [accelerator.cpp:60]   --->   Operation 294 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 295 [6/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [accelerator.cpp:60]   --->   Operation 295 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 296 [7/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [accelerator.cpp:60]   --->   Operation 296 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 297 [8/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [accelerator.cpp:60]   --->   Operation 297 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 298 [1/1] (2.55ns)   --->   "%add_ln60_16 = add i33 %zext_ln41_1, i33 %sext_ln39_16_cast" [accelerator.cpp:60]   --->   Operation 298 'add' 'add_ln60_16' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln60_22 = sext i33 %add_ln60_16" [accelerator.cpp:60]   --->   Operation 299 'sext' 'sext_ln60_22' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (3.52ns)   --->   "%add_ln60_15 = add i64 %sext_ln60_22, i64 %add_ln60_2" [accelerator.cpp:60]   --->   Operation 300 'add' 'add_ln60_15' <Predicate = (!icmp_ln40)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln60_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_15, i32 2, i32 63" [accelerator.cpp:60]   --->   Operation 301 'partselect' 'trunc_ln60_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln60_7 = sext i62 %trunc_ln60_6" [accelerator.cpp:60]   --->   Operation 302 'sext' 'sext_ln60_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln60_7" [accelerator.cpp:60]   --->   Operation 303 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln60_29 = trunc i64 %add_ln60_15" [accelerator.cpp:60]   --->   Operation 304 'trunc' 'trunc_ln60_29' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 7.30>
ST_13 : Operation 305 [1/8] (7.30ns)   --->   "%gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [accelerator.cpp:60]   --->   Operation 305 'readreq' 'gmem_load_64_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 306 [2/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [accelerator.cpp:60]   --->   Operation 306 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 307 [3/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [accelerator.cpp:60]   --->   Operation 307 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 308 [4/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [accelerator.cpp:60]   --->   Operation 308 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 309 [5/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [accelerator.cpp:60]   --->   Operation 309 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 310 [6/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [accelerator.cpp:60]   --->   Operation 310 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 311 [7/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [accelerator.cpp:60]   --->   Operation 311 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 312 [8/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [accelerator.cpp:60]   --->   Operation 312 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 313 [1/1] (2.55ns)   --->   "%add_ln60_18 = add i33 %zext_ln41_1, i33 %sext_ln39_2_cast" [accelerator.cpp:60]   --->   Operation 313 'add' 'add_ln60_18' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln60_23 = sext i33 %add_ln60_18" [accelerator.cpp:60]   --->   Operation 314 'sext' 'sext_ln60_23' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 315 [1/1] (3.52ns)   --->   "%add_ln60_17 = add i64 %sext_ln60_23, i64 %add_ln60_2" [accelerator.cpp:60]   --->   Operation 315 'add' 'add_ln60_17' <Predicate = (!icmp_ln40)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln60_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_17, i32 2, i32 63" [accelerator.cpp:60]   --->   Operation 316 'partselect' 'trunc_ln60_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln60_8 = sext i62 %trunc_ln60_7" [accelerator.cpp:60]   --->   Operation 317 'sext' 'sext_ln60_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln60_8" [accelerator.cpp:60]   --->   Operation 318 'getelementptr' 'gmem_addr_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln60_31 = trunc i64 %add_ln60_17" [accelerator.cpp:60]   --->   Operation 319 'trunc' 'trunc_ln60_31' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 14 <SV = 12> <Delay = 7.30>
ST_14 : Operation 320 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [accelerator.cpp:60]   --->   Operation 320 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 321 [1/8] (7.30ns)   --->   "%gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [accelerator.cpp:60]   --->   Operation 321 'readreq' 'gmem_load_65_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 322 [2/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [accelerator.cpp:60]   --->   Operation 322 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 323 [3/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [accelerator.cpp:60]   --->   Operation 323 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 324 [4/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [accelerator.cpp:60]   --->   Operation 324 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 325 [5/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [accelerator.cpp:60]   --->   Operation 325 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 326 [6/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [accelerator.cpp:60]   --->   Operation 326 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 327 [7/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [accelerator.cpp:60]   --->   Operation 327 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 328 [8/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1" [accelerator.cpp:60]   --->   Operation 328 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 329 [1/1] (2.55ns)   --->   "%add_ln60_20 = add i33 %zext_ln41_1, i33 %sext_ln39_3_cast" [accelerator.cpp:60]   --->   Operation 329 'add' 'add_ln60_20' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln60_24 = sext i33 %add_ln60_20" [accelerator.cpp:60]   --->   Operation 330 'sext' 'sext_ln60_24' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 331 [1/1] (3.52ns)   --->   "%add_ln60_19 = add i64 %sext_ln60_24, i64 %add_ln60_2" [accelerator.cpp:60]   --->   Operation 331 'add' 'add_ln60_19' <Predicate = (!icmp_ln40)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln60_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_19, i32 2, i32 63" [accelerator.cpp:60]   --->   Operation 332 'partselect' 'trunc_ln60_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln60_9 = sext i62 %trunc_ln60_8" [accelerator.cpp:60]   --->   Operation 333 'sext' 'sext_ln60_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 334 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln60_9" [accelerator.cpp:60]   --->   Operation 334 'getelementptr' 'gmem_addr_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln60_33 = trunc i64 %add_ln60_19" [accelerator.cpp:60]   --->   Operation 335 'trunc' 'trunc_ln60_33' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 15 <SV = 13> <Delay = 7.30>
ST_15 : Operation 336 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60, i3 0" [accelerator.cpp:60]   --->   Operation 336 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i5 %shl_ln" [accelerator.cpp:60]   --->   Operation 337 'zext' 'zext_ln60' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 338 [1/1] (4.42ns)   --->   "%lshr_ln60 = lshr i32 %gmem_addr_1_read, i32 %zext_ln60" [accelerator.cpp:60]   --->   Operation 338 'lshr' 'lshr_ln60' <Predicate = (!icmp_ln40)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 339 [1/1] (0.00ns)   --->   "%act_15 = trunc i32 %lshr_ln60" [accelerator.cpp:60]   --->   Operation 339 'trunc' 'act_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 340 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [accelerator.cpp:60]   --->   Operation 340 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 341 [1/8] (7.30ns)   --->   "%gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [accelerator.cpp:60]   --->   Operation 341 'readreq' 'gmem_load_66_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 342 [2/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [accelerator.cpp:60]   --->   Operation 342 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 343 [3/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [accelerator.cpp:60]   --->   Operation 343 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 344 [4/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [accelerator.cpp:60]   --->   Operation 344 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 345 [5/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [accelerator.cpp:60]   --->   Operation 345 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 346 [6/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [accelerator.cpp:60]   --->   Operation 346 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 347 [7/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1" [accelerator.cpp:60]   --->   Operation 347 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 348 [8/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1" [accelerator.cpp:60]   --->   Operation 348 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 349 [1/1] (2.55ns)   --->   "%add_ln60_22 = add i33 %zext_ln41_1, i33 %sext_ln39_4_cast" [accelerator.cpp:60]   --->   Operation 349 'add' 'add_ln60_22' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln60_25 = sext i33 %add_ln60_22" [accelerator.cpp:60]   --->   Operation 350 'sext' 'sext_ln60_25' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 351 [1/1] (3.52ns)   --->   "%add_ln60_21 = add i64 %sext_ln60_25, i64 %add_ln60_2" [accelerator.cpp:60]   --->   Operation 351 'add' 'add_ln60_21' <Predicate = (!icmp_ln40)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln60_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_21, i32 2, i32 63" [accelerator.cpp:60]   --->   Operation 352 'partselect' 'trunc_ln60_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln60_10 = sext i62 %trunc_ln60_10" [accelerator.cpp:60]   --->   Operation 353 'sext' 'sext_ln60_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 354 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln60_10" [accelerator.cpp:60]   --->   Operation 354 'getelementptr' 'gmem_addr_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln60_35 = trunc i64 %add_ln60_21" [accelerator.cpp:60]   --->   Operation 355 'trunc' 'trunc_ln60_35' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 356 [1/1] (0.00ns)   --->   "%a0_1 = trunc i32 %lshr_ln60" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 356 'trunc' 'a0_1' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_15 : Operation 357 [1/1] (1.34ns)   --->   "%acc_1 = mul i2 %tmp_30, i2 %a0_1" [./approx_mac.h:59->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 357 'mul' 'acc_1' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 358 [1/1] (0.00ns)   --->   "%a0 = trunc i32 %lshr_ln60" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 358 'trunc' 'a0' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_15 : Operation 359 [1/1] (2.34ns)   --->   "%acc = mul i4 %tmp_31, i4 %a0" [./approx_mac.h:39->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 359 'mul' 'acc' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 360 [1/1] (0.00ns)   --->   "%ah = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60, i32 2, i32 5" [./approx_mac.h:16->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 360 'partselect' 'ah' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_15 : Operation 361 [1/1] (2.34ns)   --->   "%mul_ln18 = mul i4 %bh_read, i4 %ah" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 361 'mul' 'mul_ln18' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.30>
ST_16 : Operation 362 [1/1] (0.00ns)   --->   "%shl_ln60_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_17, i3 0" [accelerator.cpp:60]   --->   Operation 362 'bitconcatenate' 'shl_ln60_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i5 %shl_ln60_1" [accelerator.cpp:60]   --->   Operation 363 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 364 [1/1] (4.42ns)   --->   "%lshr_ln60_1 = lshr i32 %gmem_addr_2_read, i32 %zext_ln60_1" [accelerator.cpp:60]   --->   Operation 364 'lshr' 'lshr_ln60_1' <Predicate = (!icmp_ln40)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 365 [1/1] (0.00ns)   --->   "%a_1 = trunc i32 %lshr_ln60_1" [accelerator.cpp:60]   --->   Operation 365 'trunc' 'a_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 366 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3" [accelerator.cpp:60]   --->   Operation 366 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 367 [1/8] (7.30ns)   --->   "%gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [accelerator.cpp:60]   --->   Operation 367 'readreq' 'gmem_load_67_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 368 [2/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [accelerator.cpp:60]   --->   Operation 368 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 369 [3/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [accelerator.cpp:60]   --->   Operation 369 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 370 [4/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [accelerator.cpp:60]   --->   Operation 370 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 371 [5/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [accelerator.cpp:60]   --->   Operation 371 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 372 [6/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1" [accelerator.cpp:60]   --->   Operation 372 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 373 [7/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1" [accelerator.cpp:60]   --->   Operation 373 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 374 [8/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1" [accelerator.cpp:60]   --->   Operation 374 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 375 [1/1] (2.55ns)   --->   "%add_ln60_24 = add i33 %zext_ln41_1, i33 %sext_ln39_5_cast" [accelerator.cpp:60]   --->   Operation 375 'add' 'add_ln60_24' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln60_26 = sext i33 %add_ln60_24" [accelerator.cpp:60]   --->   Operation 376 'sext' 'sext_ln60_26' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 377 [1/1] (3.52ns)   --->   "%add_ln60_23 = add i64 %sext_ln60_26, i64 %add_ln60_2" [accelerator.cpp:60]   --->   Operation 377 'add' 'add_ln60_23' <Predicate = (!icmp_ln40)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln60_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_23, i32 2, i32 63" [accelerator.cpp:60]   --->   Operation 378 'partselect' 'trunc_ln60_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln60_11 = sext i62 %trunc_ln60_11" [accelerator.cpp:60]   --->   Operation 379 'sext' 'sext_ln60_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 380 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln60_11" [accelerator.cpp:60]   --->   Operation 380 'getelementptr' 'gmem_addr_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln60_37 = trunc i64 %add_ln60_23" [accelerator.cpp:60]   --->   Operation 381 'trunc' 'trunc_ln60_37' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 382 [1/1] (2.55ns)   --->   "%add_ln60_26 = add i33 %zext_ln41_1, i33 %sext_ln39_6_cast" [accelerator.cpp:60]   --->   Operation 382 'add' 'add_ln60_26' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln60_27 = sext i33 %add_ln60_26" [accelerator.cpp:60]   --->   Operation 383 'sext' 'sext_ln60_27' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 384 [1/1] (3.52ns)   --->   "%add_ln60_25 = add i64 %sext_ln60_27, i64 %add_ln60_2" [accelerator.cpp:60]   --->   Operation 384 'add' 'add_ln60_25' <Predicate = (!icmp_ln40)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln60_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_25, i32 2, i32 63" [accelerator.cpp:60]   --->   Operation 385 'partselect' 'trunc_ln60_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln60_12 = sext i62 %trunc_ln60_12" [accelerator.cpp:60]   --->   Operation 386 'sext' 'sext_ln60_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 387 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln60_12" [accelerator.cpp:60]   --->   Operation 387 'getelementptr' 'gmem_addr_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln60_39 = trunc i64 %add_ln60_25" [accelerator.cpp:60]   --->   Operation 388 'trunc' 'trunc_ln60_39' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 389 [1/1] (2.55ns)   --->   "%add_ln60_28 = add i33 %zext_ln41_1, i33 %sext_ln39_7_cast" [accelerator.cpp:60]   --->   Operation 389 'add' 'add_ln60_28' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln60_28 = sext i33 %add_ln60_28" [accelerator.cpp:60]   --->   Operation 390 'sext' 'sext_ln60_28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 391 [1/1] (3.52ns)   --->   "%add_ln60_27 = add i64 %sext_ln60_28, i64 %add_ln60_2" [accelerator.cpp:60]   --->   Operation 391 'add' 'add_ln60_27' <Predicate = (!icmp_ln40)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln60_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_27, i32 2, i32 63" [accelerator.cpp:60]   --->   Operation 392 'partselect' 'trunc_ln60_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln60_13 = sext i62 %trunc_ln60_13" [accelerator.cpp:60]   --->   Operation 393 'sext' 'sext_ln60_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 394 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln60_13" [accelerator.cpp:60]   --->   Operation 394 'getelementptr' 'gmem_addr_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln60_41 = trunc i64 %add_ln60_27" [accelerator.cpp:60]   --->   Operation 395 'trunc' 'trunc_ln60_41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 396 [1/1] (2.55ns)   --->   "%add_ln60_30 = add i33 %zext_ln41_1, i33 %sext_ln39_8_cast" [accelerator.cpp:60]   --->   Operation 396 'add' 'add_ln60_30' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln60_29 = sext i33 %add_ln60_30" [accelerator.cpp:60]   --->   Operation 397 'sext' 'sext_ln60_29' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 398 [1/1] (3.52ns)   --->   "%add_ln60_29 = add i64 %sext_ln60_29, i64 %add_ln60_2" [accelerator.cpp:60]   --->   Operation 398 'add' 'add_ln60_29' <Predicate = (!icmp_ln40)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln60_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_29, i32 2, i32 63" [accelerator.cpp:60]   --->   Operation 399 'partselect' 'trunc_ln60_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln60_14 = sext i62 %trunc_ln60_14" [accelerator.cpp:60]   --->   Operation 400 'sext' 'sext_ln60_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 401 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln60_14" [accelerator.cpp:60]   --->   Operation 401 'getelementptr' 'gmem_addr_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln60_43 = trunc i64 %add_ln60_29" [accelerator.cpp:60]   --->   Operation 402 'trunc' 'trunc_ln60_43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 403 [1/1] (2.55ns)   --->   "%add_ln60_32 = add i33 %zext_ln41_1, i33 %sext_ln39_9_cast" [accelerator.cpp:60]   --->   Operation 403 'add' 'add_ln60_32' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln60_30 = sext i33 %add_ln60_32" [accelerator.cpp:60]   --->   Operation 404 'sext' 'sext_ln60_30' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 405 [1/1] (3.52ns)   --->   "%add_ln60_31 = add i64 %sext_ln60_30, i64 %add_ln60_2" [accelerator.cpp:60]   --->   Operation 405 'add' 'add_ln60_31' <Predicate = (!icmp_ln40)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln60_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_31, i32 2, i32 63" [accelerator.cpp:60]   --->   Operation 406 'partselect' 'trunc_ln60_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln60_15 = sext i62 %trunc_ln60_15" [accelerator.cpp:60]   --->   Operation 407 'sext' 'sext_ln60_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 408 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln60_15" [accelerator.cpp:60]   --->   Operation 408 'getelementptr' 'gmem_addr_16' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln60_45 = trunc i64 %add_ln60_31" [accelerator.cpp:60]   --->   Operation 409 'trunc' 'trunc_ln60_45' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 410 [1/1] (1.94ns)   --->   "%br_ln21 = br void %for.inc.i" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 410 'br' 'br_ln21' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.94>
ST_16 : Operation 411 [1/1] (1.94ns)   --->   "%br_ln20 = br void %for.inc.i" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 411 'br' 'br_ln20' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 1.94>
ST_16 : Operation 412 [1/1] (1.94ns)   --->   "%br_ln19 = br void %for.inc.i" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 412 'br' 'br_ln19' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 1.94>
ST_16 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i8 %act_15" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 413 'sext' 'sext_ln9' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 0.00>
ST_16 : Operation 414 [1/1] (4.17ns)   --->   "%mul_ln9 = mul i16 %sext_ln9, i16 %w8_cast_cast" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 414 'mul' 'mul_ln9' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 415 [1/1] (1.94ns)   --->   "%br_ln18 = br void %for.inc.i" [./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 415 'br' 'br_ln18' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 1.94>
ST_16 : Operation 416 [1/1] (0.00ns)   --->   "%a0_3 = trunc i32 %lshr_ln60_1" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 416 'trunc' 'a0_3' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_16 : Operation 417 [1/1] (1.34ns)   --->   "%acc_3 = mul i2 %tmp_29, i2 %a0_3" [./approx_mac.h:59->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 417 'mul' 'acc_3' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 418 [1/1] (0.00ns)   --->   "%a0_2 = trunc i32 %lshr_ln60_1" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 418 'trunc' 'a0_2' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_16 : Operation 419 [1/1] (2.34ns)   --->   "%acc_2 = mul i4 %tmp_28, i4 %a0_2" [./approx_mac.h:39->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 419 'mul' 'acc_2' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 420 [1/1] (0.00ns)   --->   "%ah_1 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_1, i32 2, i32 5" [./approx_mac.h:16->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 420 'partselect' 'ah_1' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_16 : Operation 421 [1/1] (2.34ns)   --->   "%mul_ln18_1 = mul i4 %bh_1_read, i4 %ah_1" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 421 'mul' 'mul_ln18_1' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.30>
ST_17 : Operation 422 [1/1] (0.00ns)   --->   "%shl_ln60_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_19, i3 0" [accelerator.cpp:60]   --->   Operation 422 'bitconcatenate' 'shl_ln60_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i5 %shl_ln60_2" [accelerator.cpp:60]   --->   Operation 423 'zext' 'zext_ln60_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 424 [1/1] (4.42ns)   --->   "%lshr_ln60_2 = lshr i32 %gmem_addr_3_read, i32 %zext_ln60_2" [accelerator.cpp:60]   --->   Operation 424 'lshr' 'lshr_ln60_2' <Predicate = (!icmp_ln40)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 425 [1/1] (0.00ns)   --->   "%a_2 = trunc i32 %lshr_ln60_2" [accelerator.cpp:60]   --->   Operation 425 'trunc' 'a_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 426 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [accelerator.cpp:60]   --->   Operation 426 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 427 [1/8] (7.30ns)   --->   "%gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [accelerator.cpp:60]   --->   Operation 427 'readreq' 'gmem_load_68_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 428 [2/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [accelerator.cpp:60]   --->   Operation 428 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 429 [3/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [accelerator.cpp:60]   --->   Operation 429 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 430 [4/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [accelerator.cpp:60]   --->   Operation 430 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 431 [5/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1" [accelerator.cpp:60]   --->   Operation 431 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 432 [6/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1" [accelerator.cpp:60]   --->   Operation 432 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 433 [7/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1" [accelerator.cpp:60]   --->   Operation 433 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 434 [8/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1" [accelerator.cpp:60]   --->   Operation 434 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i2 %acc_1" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 435 'zext' 'zext_ln49' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_17 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i4 %acc" [./approx_mac.h:29->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 436 'sext' 'sext_ln29' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_17 : Operation 437 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18, i2 0" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 437 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_17 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i6 %shl_ln1" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 438 'sext' 'sext_ln19' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_17 : Operation 439 [1/1] (0.00ns)   --->   "%partial = phi i16 %zext_ln49, void %sw.bb13.i.i, i16 %sext_ln29, void %sw.bb7.i.i, i16 %sext_ln19, void %sw.bb3.i.i, i16 %mul_ln9, void %sw.bb.i.i, i16 0, void %VITIS_LOOP_46_4.split" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 439 'phi' 'partial' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 440 [1/1] (1.94ns)   --->   "%br_ln21 = br void %for.inc.1.i" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 440 'br' 'br_ln21' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.94>
ST_17 : Operation 441 [1/1] (1.94ns)   --->   "%br_ln20 = br void %for.inc.1.i" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 441 'br' 'br_ln20' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 1.94>
ST_17 : Operation 442 [1/1] (1.94ns)   --->   "%br_ln19 = br void %for.inc.1.i" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 442 'br' 'br_ln19' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 1.94>
ST_17 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln9_1 = sext i8 %a_1" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 443 'sext' 'sext_ln9_1' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 0.00>
ST_17 : Operation 444 [1/1] (4.17ns)   --->   "%mul_ln9_1 = mul i16 %sext_ln9_1, i16 %w8_15_cast_cast" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 444 'mul' 'mul_ln9_1' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 445 [1/1] (1.94ns)   --->   "%br_ln18 = br void %for.inc.1.i" [./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 445 'br' 'br_ln18' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 1.94>
ST_17 : Operation 446 [1/1] (0.00ns)   --->   "%a0_5 = trunc i32 %lshr_ln60_2" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 446 'trunc' 'a0_5' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_17 : Operation 447 [1/1] (1.34ns)   --->   "%acc_5 = mul i2 %tmp_27, i2 %a0_5" [./approx_mac.h:59->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 447 'mul' 'acc_5' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 448 [1/1] (0.00ns)   --->   "%a0_4 = trunc i32 %lshr_ln60_2" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 448 'trunc' 'a0_4' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_17 : Operation 449 [1/1] (2.34ns)   --->   "%acc_4 = mul i4 %tmp_26, i4 %a0_4" [./approx_mac.h:39->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 449 'mul' 'acc_4' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 450 [1/1] (0.00ns)   --->   "%ah_2 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_2, i32 2, i32 5" [./approx_mac.h:16->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 450 'partselect' 'ah_2' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_17 : Operation 451 [1/1] (2.34ns)   --->   "%mul_ln18_2 = mul i4 %bh_2_read, i4 %ah_2" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 451 'mul' 'mul_ln18_2' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.30>
ST_18 : Operation 452 [1/1] (0.00ns)   --->   "%shl_ln60_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_21, i3 0" [accelerator.cpp:60]   --->   Operation 452 'bitconcatenate' 'shl_ln60_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i5 %shl_ln60_3" [accelerator.cpp:60]   --->   Operation 453 'zext' 'zext_ln60_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 454 [1/1] (4.42ns)   --->   "%lshr_ln60_3 = lshr i32 %gmem_addr_4_read, i32 %zext_ln60_3" [accelerator.cpp:60]   --->   Operation 454 'lshr' 'lshr_ln60_3' <Predicate = (!icmp_ln40)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 455 [1/1] (0.00ns)   --->   "%a_3 = trunc i32 %lshr_ln60_3" [accelerator.cpp:60]   --->   Operation 455 'trunc' 'a_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 456 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5" [accelerator.cpp:60]   --->   Operation 456 'read' 'gmem_addr_5_read' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 457 [1/8] (7.30ns)   --->   "%gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [accelerator.cpp:60]   --->   Operation 457 'readreq' 'gmem_load_69_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 458 [2/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [accelerator.cpp:60]   --->   Operation 458 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 459 [3/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [accelerator.cpp:60]   --->   Operation 459 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 460 [4/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1" [accelerator.cpp:60]   --->   Operation 460 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 461 [5/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1" [accelerator.cpp:60]   --->   Operation 461 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 462 [6/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1" [accelerator.cpp:60]   --->   Operation 462 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 463 [7/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1" [accelerator.cpp:60]   --->   Operation 463 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 464 [8/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1" [accelerator.cpp:60]   --->   Operation 464 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i16 %partial" [accelerator.cpp:53]   --->   Operation 465 'sext' 'sext_ln53' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i2 %acc_3" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 466 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_18 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i4 %acc_2" [./approx_mac.h:29->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 467 'sext' 'sext_ln29_1' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_18 : Operation 468 [1/1] (0.00ns)   --->   "%shl_ln18_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_1, i2 0" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 468 'bitconcatenate' 'shl_ln18_1' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_18 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i6 %shl_ln18_1" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 469 'sext' 'sext_ln19_1' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_18 : Operation 470 [1/1] (0.00ns)   --->   "%partial_1 = phi i16 %zext_ln49_1, void %sw.bb13.i.1.i, i16 %sext_ln29_1, void %sw.bb7.i.1.i, i16 %sext_ln19_1, void %sw.bb3.i.1.i, i16 %mul_ln9_1, void %sw.bb.i.1.i, i16 0, void %for.inc.i" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 470 'phi' 'partial_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln53_1 = sext i16 %partial_1" [accelerator.cpp:53]   --->   Operation 471 'sext' 'sext_ln53_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 472 [1/1] (1.94ns)   --->   "%br_ln21 = br void %for.inc.2.i" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 472 'br' 'br_ln21' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.94>
ST_18 : Operation 473 [1/1] (1.94ns)   --->   "%br_ln20 = br void %for.inc.2.i" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 473 'br' 'br_ln20' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 1.94>
ST_18 : Operation 474 [1/1] (1.94ns)   --->   "%br_ln19 = br void %for.inc.2.i" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 474 'br' 'br_ln19' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 1.94>
ST_18 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln9_2 = sext i8 %a_2" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 475 'sext' 'sext_ln9_2' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 0.00>
ST_18 : Operation 476 [1/1] (4.17ns)   --->   "%mul_ln9_2 = mul i16 %sext_ln9_2, i16 %w8_16_cast_cast" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 476 'mul' 'mul_ln9_2' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 477 [1/1] (1.94ns)   --->   "%br_ln18 = br void %for.inc.2.i" [./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 477 'br' 'br_ln18' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 1.94>
ST_18 : Operation 478 [1/1] (0.00ns)   --->   "%a0_7 = trunc i32 %lshr_ln60_3" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 478 'trunc' 'a0_7' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_18 : Operation 479 [1/1] (1.34ns)   --->   "%acc_7 = mul i2 %tmp_25, i2 %a0_7" [./approx_mac.h:59->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 479 'mul' 'acc_7' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 480 [1/1] (0.00ns)   --->   "%a0_6 = trunc i32 %lshr_ln60_3" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 480 'trunc' 'a0_6' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_18 : Operation 481 [1/1] (2.34ns)   --->   "%acc_6 = mul i4 %tmp_24, i4 %a0_6" [./approx_mac.h:39->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 481 'mul' 'acc_6' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 482 [1/1] (0.00ns)   --->   "%ah_3 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_3, i32 2, i32 5" [./approx_mac.h:16->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 482 'partselect' 'ah_3' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_18 : Operation 483 [1/1] (2.34ns)   --->   "%mul_ln18_3 = mul i4 %bh_3_read, i4 %ah_3" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 483 'mul' 'mul_ln18_3' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 484 [1/1] (2.07ns)   --->   "%add_ln70 = add i17 %sext_ln53_1, i17 %sext_ln53" [accelerator.cpp:70]   --->   Operation 484 'add' 'add_ln70' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 7.30>
ST_19 : Operation 485 [1/1] (0.00ns)   --->   "%shl_ln60_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_23, i3 0" [accelerator.cpp:60]   --->   Operation 485 'bitconcatenate' 'shl_ln60_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i5 %shl_ln60_4" [accelerator.cpp:60]   --->   Operation 486 'zext' 'zext_ln60_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 487 [1/1] (4.42ns)   --->   "%lshr_ln60_4 = lshr i32 %gmem_addr_5_read, i32 %zext_ln60_4" [accelerator.cpp:60]   --->   Operation 487 'lshr' 'lshr_ln60_4' <Predicate = (!icmp_ln40)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 488 [1/1] (0.00ns)   --->   "%a_4 = trunc i32 %lshr_ln60_4" [accelerator.cpp:60]   --->   Operation 488 'trunc' 'a_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 489 [1/1] (7.30ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6" [accelerator.cpp:60]   --->   Operation 489 'read' 'gmem_addr_6_read' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 490 [1/8] (7.30ns)   --->   "%gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [accelerator.cpp:60]   --->   Operation 490 'readreq' 'gmem_load_70_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 491 [2/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [accelerator.cpp:60]   --->   Operation 491 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 492 [3/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1" [accelerator.cpp:60]   --->   Operation 492 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 493 [4/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1" [accelerator.cpp:60]   --->   Operation 493 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 494 [5/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1" [accelerator.cpp:60]   --->   Operation 494 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 495 [6/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1" [accelerator.cpp:60]   --->   Operation 495 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 496 [7/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1" [accelerator.cpp:60]   --->   Operation 496 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 497 [8/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1" [accelerator.cpp:60]   --->   Operation 497 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i2 %acc_5" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 498 'zext' 'zext_ln49_2' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_19 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln29_2 = sext i4 %acc_4" [./approx_mac.h:29->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 499 'sext' 'sext_ln29_2' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_19 : Operation 500 [1/1] (0.00ns)   --->   "%shl_ln18_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_2, i2 0" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 500 'bitconcatenate' 'shl_ln18_2' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_19 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln19_2 = sext i6 %shl_ln18_2" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 501 'sext' 'sext_ln19_2' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_19 : Operation 502 [1/1] (0.00ns)   --->   "%partial_2 = phi i16 %zext_ln49_2, void %sw.bb13.i.2.i, i16 %sext_ln29_2, void %sw.bb7.i.2.i, i16 %sext_ln19_2, void %sw.bb3.i.2.i, i16 %mul_ln9_2, void %sw.bb.i.2.i, i16 0, void %for.inc.1.i" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 502 'phi' 'partial_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 503 [1/1] (1.94ns)   --->   "%br_ln21 = br void %for.inc.3.i" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 503 'br' 'br_ln21' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.94>
ST_19 : Operation 504 [1/1] (1.94ns)   --->   "%br_ln20 = br void %for.inc.3.i" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 504 'br' 'br_ln20' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 1.94>
ST_19 : Operation 505 [1/1] (1.94ns)   --->   "%br_ln19 = br void %for.inc.3.i" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 505 'br' 'br_ln19' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 1.94>
ST_19 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln9_3 = sext i8 %a_3" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 506 'sext' 'sext_ln9_3' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 0.00>
ST_19 : Operation 507 [1/1] (4.17ns)   --->   "%mul_ln9_3 = mul i16 %sext_ln9_3, i16 %w8_17_cast_cast" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 507 'mul' 'mul_ln9_3' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 508 [1/1] (1.94ns)   --->   "%br_ln18 = br void %for.inc.3.i" [./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 508 'br' 'br_ln18' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 1.94>
ST_19 : Operation 509 [1/1] (0.00ns)   --->   "%a0_9 = trunc i32 %lshr_ln60_4" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 509 'trunc' 'a0_9' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_19 : Operation 510 [1/1] (1.34ns)   --->   "%acc_9 = mul i2 %tmp_23, i2 %a0_9" [./approx_mac.h:59->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 510 'mul' 'acc_9' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 511 [1/1] (0.00ns)   --->   "%a0_8 = trunc i32 %lshr_ln60_4" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 511 'trunc' 'a0_8' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_19 : Operation 512 [1/1] (2.34ns)   --->   "%acc_8 = mul i4 %tmp_22, i4 %a0_8" [./approx_mac.h:39->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 512 'mul' 'acc_8' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 513 [1/1] (0.00ns)   --->   "%ah_4 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_4, i32 2, i32 5" [./approx_mac.h:16->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 513 'partselect' 'ah_4' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_19 : Operation 514 [1/1] (2.34ns)   --->   "%mul_ln18_4 = mul i4 %bh_4_read, i4 %ah_4" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 514 'mul' 'mul_ln18_4' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 7.30>
ST_20 : Operation 515 [1/1] (0.00ns)   --->   "%shl_ln60_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_25, i3 0" [accelerator.cpp:60]   --->   Operation 515 'bitconcatenate' 'shl_ln60_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i5 %shl_ln60_5" [accelerator.cpp:60]   --->   Operation 516 'zext' 'zext_ln60_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 517 [1/1] (4.42ns)   --->   "%lshr_ln60_5 = lshr i32 %gmem_addr_6_read, i32 %zext_ln60_5" [accelerator.cpp:60]   --->   Operation 517 'lshr' 'lshr_ln60_5' <Predicate = (!icmp_ln40)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 518 [1/1] (0.00ns)   --->   "%a_5 = trunc i32 %lshr_ln60_5" [accelerator.cpp:60]   --->   Operation 518 'trunc' 'a_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 519 [1/1] (7.30ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7" [accelerator.cpp:60]   --->   Operation 519 'read' 'gmem_addr_7_read' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 520 [1/8] (7.30ns)   --->   "%gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [accelerator.cpp:60]   --->   Operation 520 'readreq' 'gmem_load_71_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 521 [2/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1" [accelerator.cpp:60]   --->   Operation 521 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 522 [3/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1" [accelerator.cpp:60]   --->   Operation 522 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 523 [4/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1" [accelerator.cpp:60]   --->   Operation 523 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 524 [5/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1" [accelerator.cpp:60]   --->   Operation 524 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 525 [6/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1" [accelerator.cpp:60]   --->   Operation 525 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 526 [7/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1" [accelerator.cpp:60]   --->   Operation 526 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 527 [8/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1" [accelerator.cpp:60]   --->   Operation 527 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln53_2 = sext i16 %partial_2" [accelerator.cpp:53]   --->   Operation 528 'sext' 'sext_ln53_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln49_3 = zext i2 %acc_7" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 529 'zext' 'zext_ln49_3' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_20 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln29_3 = sext i4 %acc_6" [./approx_mac.h:29->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 530 'sext' 'sext_ln29_3' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_20 : Operation 531 [1/1] (0.00ns)   --->   "%shl_ln18_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_3, i2 0" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 531 'bitconcatenate' 'shl_ln18_3' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_20 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln19_3 = sext i6 %shl_ln18_3" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 532 'sext' 'sext_ln19_3' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_20 : Operation 533 [1/1] (0.00ns)   --->   "%partial_3 = phi i16 %zext_ln49_3, void %sw.bb13.i.3.i, i16 %sext_ln29_3, void %sw.bb7.i.3.i, i16 %sext_ln19_3, void %sw.bb3.i.3.i, i16 %mul_ln9_3, void %sw.bb.i.3.i, i16 0, void %for.inc.2.i" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 533 'phi' 'partial_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln53_3 = sext i16 %partial_3" [accelerator.cpp:53]   --->   Operation 534 'sext' 'sext_ln53_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 535 [1/1] (1.94ns)   --->   "%br_ln21 = br void %for.inc.4.i" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 535 'br' 'br_ln21' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.94>
ST_20 : Operation 536 [1/1] (1.94ns)   --->   "%br_ln20 = br void %for.inc.4.i" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 536 'br' 'br_ln20' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 1.94>
ST_20 : Operation 537 [1/1] (1.94ns)   --->   "%br_ln19 = br void %for.inc.4.i" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 537 'br' 'br_ln19' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 1.94>
ST_20 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln9_4 = sext i8 %a_4" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 538 'sext' 'sext_ln9_4' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 0.00>
ST_20 : Operation 539 [1/1] (4.17ns)   --->   "%mul_ln9_4 = mul i16 %sext_ln9_4, i16 %w8_18_cast_cast" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 539 'mul' 'mul_ln9_4' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 540 [1/1] (1.94ns)   --->   "%br_ln18 = br void %for.inc.4.i" [./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 540 'br' 'br_ln18' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 1.94>
ST_20 : Operation 541 [1/1] (0.00ns)   --->   "%a0_11 = trunc i32 %lshr_ln60_5" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 541 'trunc' 'a0_11' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_20 : Operation 542 [1/1] (1.34ns)   --->   "%acc_11 = mul i2 %tmp_21, i2 %a0_11" [./approx_mac.h:59->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 542 'mul' 'acc_11' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 543 [1/1] (0.00ns)   --->   "%a0_10 = trunc i32 %lshr_ln60_5" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 543 'trunc' 'a0_10' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_20 : Operation 544 [1/1] (2.34ns)   --->   "%acc_10 = mul i4 %tmp_20, i4 %a0_10" [./approx_mac.h:39->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 544 'mul' 'acc_10' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 545 [1/1] (0.00ns)   --->   "%ah_5 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_5, i32 2, i32 5" [./approx_mac.h:16->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 545 'partselect' 'ah_5' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_20 : Operation 546 [1/1] (2.34ns)   --->   "%mul_ln18_5 = mul i4 %bh_5_read, i4 %ah_5" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 546 'mul' 'mul_ln18_5' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i17 %add_ln70" [accelerator.cpp:70]   --->   Operation 547 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 548 [1/1] (2.07ns)   --->   "%add_ln70_1 = add i17 %sext_ln53_2, i17 %sext_ln53_3" [accelerator.cpp:70]   --->   Operation 548 'add' 'add_ln70_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i17 %add_ln70_1" [accelerator.cpp:70]   --->   Operation 549 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 550 [1/1] (2.10ns)   --->   "%add_ln70_2 = add i18 %sext_ln70_1, i18 %sext_ln70" [accelerator.cpp:70]   --->   Operation 550 'add' 'add_ln70_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 7.30>
ST_21 : Operation 551 [1/1] (0.00ns)   --->   "%shl_ln60_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_27, i3 0" [accelerator.cpp:60]   --->   Operation 551 'bitconcatenate' 'shl_ln60_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i5 %shl_ln60_6" [accelerator.cpp:60]   --->   Operation 552 'zext' 'zext_ln60_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 553 [1/1] (4.42ns)   --->   "%lshr_ln60_6 = lshr i32 %gmem_addr_7_read, i32 %zext_ln60_6" [accelerator.cpp:60]   --->   Operation 553 'lshr' 'lshr_ln60_6' <Predicate = (!icmp_ln40)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 554 [1/1] (0.00ns)   --->   "%a_6 = trunc i32 %lshr_ln60_6" [accelerator.cpp:60]   --->   Operation 554 'trunc' 'a_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 555 [1/1] (7.30ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8" [accelerator.cpp:60]   --->   Operation 555 'read' 'gmem_addr_8_read' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 556 [1/8] (7.30ns)   --->   "%gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i64 1" [accelerator.cpp:60]   --->   Operation 556 'readreq' 'gmem_load_72_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 557 [2/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1" [accelerator.cpp:60]   --->   Operation 557 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 558 [3/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1" [accelerator.cpp:60]   --->   Operation 558 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 559 [4/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1" [accelerator.cpp:60]   --->   Operation 559 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 560 [5/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1" [accelerator.cpp:60]   --->   Operation 560 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 561 [6/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1" [accelerator.cpp:60]   --->   Operation 561 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 562 [7/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1" [accelerator.cpp:60]   --->   Operation 562 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 563 [8/8] (7.30ns)   --->   "%gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1" [accelerator.cpp:60]   --->   Operation 563 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln49_4 = zext i2 %acc_9" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 564 'zext' 'zext_ln49_4' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_21 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln29_4 = sext i4 %acc_8" [./approx_mac.h:29->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 565 'sext' 'sext_ln29_4' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_21 : Operation 566 [1/1] (0.00ns)   --->   "%shl_ln18_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_4, i2 0" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 566 'bitconcatenate' 'shl_ln18_4' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_21 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln19_4 = sext i6 %shl_ln18_4" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 567 'sext' 'sext_ln19_4' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_21 : Operation 568 [1/1] (0.00ns)   --->   "%partial_4 = phi i16 %zext_ln49_4, void %sw.bb13.i.4.i, i16 %sext_ln29_4, void %sw.bb7.i.4.i, i16 %sext_ln19_4, void %sw.bb3.i.4.i, i16 %mul_ln9_4, void %sw.bb.i.4.i, i16 0, void %for.inc.3.i" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 568 'phi' 'partial_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 569 [1/1] (1.94ns)   --->   "%br_ln21 = br void %for.inc.5.i" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 569 'br' 'br_ln21' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.94>
ST_21 : Operation 570 [1/1] (1.94ns)   --->   "%br_ln20 = br void %for.inc.5.i" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 570 'br' 'br_ln20' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 1.94>
ST_21 : Operation 571 [1/1] (1.94ns)   --->   "%br_ln19 = br void %for.inc.5.i" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 571 'br' 'br_ln19' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 1.94>
ST_21 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln9_5 = sext i8 %a_5" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 572 'sext' 'sext_ln9_5' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 0.00>
ST_21 : Operation 573 [1/1] (4.17ns)   --->   "%mul_ln9_5 = mul i16 %sext_ln9_5, i16 %w8_19_cast_cast" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 573 'mul' 'mul_ln9_5' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 574 [1/1] (1.94ns)   --->   "%br_ln18 = br void %for.inc.5.i" [./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 574 'br' 'br_ln18' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 1.94>
ST_21 : Operation 575 [1/1] (0.00ns)   --->   "%a0_13 = trunc i32 %lshr_ln60_6" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 575 'trunc' 'a0_13' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_21 : Operation 576 [1/1] (1.34ns)   --->   "%acc_13 = mul i2 %tmp_19, i2 %a0_13" [./approx_mac.h:59->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 576 'mul' 'acc_13' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 577 [1/1] (0.00ns)   --->   "%a0_12 = trunc i32 %lshr_ln60_6" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 577 'trunc' 'a0_12' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_21 : Operation 578 [1/1] (2.34ns)   --->   "%acc_12 = mul i4 %tmp_18, i4 %a0_12" [./approx_mac.h:39->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 578 'mul' 'acc_12' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 579 [1/1] (0.00ns)   --->   "%ah_6 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_6, i32 2, i32 5" [./approx_mac.h:16->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 579 'partselect' 'ah_6' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_21 : Operation 580 [1/1] (2.34ns)   --->   "%mul_ln18_6 = mul i4 %bh_6_read, i4 %ah_6" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 580 'mul' 'mul_ln18_6' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 7.30>
ST_22 : Operation 581 [1/1] (0.00ns)   --->   "%shl_ln60_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_29, i3 0" [accelerator.cpp:60]   --->   Operation 581 'bitconcatenate' 'shl_ln60_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln60_7 = zext i5 %shl_ln60_7" [accelerator.cpp:60]   --->   Operation 582 'zext' 'zext_ln60_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 583 [1/1] (4.42ns)   --->   "%lshr_ln60_7 = lshr i32 %gmem_addr_8_read, i32 %zext_ln60_7" [accelerator.cpp:60]   --->   Operation 583 'lshr' 'lshr_ln60_7' <Predicate = (!icmp_ln40)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 584 [1/1] (0.00ns)   --->   "%a_7 = trunc i32 %lshr_ln60_7" [accelerator.cpp:60]   --->   Operation 584 'trunc' 'a_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 585 [1/1] (7.30ns)   --->   "%gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9" [accelerator.cpp:60]   --->   Operation 585 'read' 'gmem_addr_9_read' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 586 [1/8] (7.30ns)   --->   "%gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i64 1" [accelerator.cpp:60]   --->   Operation 586 'readreq' 'gmem_load_73_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 587 [2/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1" [accelerator.cpp:60]   --->   Operation 587 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 588 [3/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1" [accelerator.cpp:60]   --->   Operation 588 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 589 [4/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1" [accelerator.cpp:60]   --->   Operation 589 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 590 [5/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1" [accelerator.cpp:60]   --->   Operation 590 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 591 [6/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1" [accelerator.cpp:60]   --->   Operation 591 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 592 [7/8] (7.30ns)   --->   "%gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1" [accelerator.cpp:60]   --->   Operation 592 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln53_4 = sext i16 %partial_4" [accelerator.cpp:53]   --->   Operation 593 'sext' 'sext_ln53_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln49_5 = zext i2 %acc_11" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 594 'zext' 'zext_ln49_5' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_22 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln29_5 = sext i4 %acc_10" [./approx_mac.h:29->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 595 'sext' 'sext_ln29_5' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_22 : Operation 596 [1/1] (0.00ns)   --->   "%shl_ln18_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_5, i2 0" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 596 'bitconcatenate' 'shl_ln18_5' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_22 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln19_5 = sext i6 %shl_ln18_5" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 597 'sext' 'sext_ln19_5' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_22 : Operation 598 [1/1] (0.00ns)   --->   "%partial_5 = phi i16 %zext_ln49_5, void %sw.bb13.i.5.i, i16 %sext_ln29_5, void %sw.bb7.i.5.i, i16 %sext_ln19_5, void %sw.bb3.i.5.i, i16 %mul_ln9_5, void %sw.bb.i.5.i, i16 0, void %for.inc.4.i" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 598 'phi' 'partial_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln53_5 = sext i16 %partial_5" [accelerator.cpp:53]   --->   Operation 599 'sext' 'sext_ln53_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 600 [1/1] (1.94ns)   --->   "%br_ln21 = br void %for.inc.6.i" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 600 'br' 'br_ln21' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.94>
ST_22 : Operation 601 [1/1] (1.94ns)   --->   "%br_ln20 = br void %for.inc.6.i" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 601 'br' 'br_ln20' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 1.94>
ST_22 : Operation 602 [1/1] (1.94ns)   --->   "%br_ln19 = br void %for.inc.6.i" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 602 'br' 'br_ln19' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 1.94>
ST_22 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln9_6 = sext i8 %a_6" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 603 'sext' 'sext_ln9_6' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 0.00>
ST_22 : Operation 604 [1/1] (4.17ns)   --->   "%mul_ln9_6 = mul i16 %sext_ln9_6, i16 %w8_20_cast_cast" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 604 'mul' 'mul_ln9_6' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 605 [1/1] (1.94ns)   --->   "%br_ln18 = br void %for.inc.6.i" [./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 605 'br' 'br_ln18' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 1.94>
ST_22 : Operation 606 [1/1] (0.00ns)   --->   "%a0_15 = trunc i32 %lshr_ln60_7" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 606 'trunc' 'a0_15' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_22 : Operation 607 [1/1] (1.34ns)   --->   "%acc_15 = mul i2 %tmp_17, i2 %a0_15" [./approx_mac.h:59->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 607 'mul' 'acc_15' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 608 [1/1] (0.00ns)   --->   "%a0_14 = trunc i32 %lshr_ln60_7" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 608 'trunc' 'a0_14' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_22 : Operation 609 [1/1] (2.34ns)   --->   "%acc_14 = mul i4 %tmp_16, i4 %a0_14" [./approx_mac.h:39->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 609 'mul' 'acc_14' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 610 [1/1] (0.00ns)   --->   "%ah_7 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_7, i32 2, i32 5" [./approx_mac.h:16->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 610 'partselect' 'ah_7' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_22 : Operation 611 [1/1] (2.34ns)   --->   "%mul_ln18_7 = mul i4 %bh_7_read, i4 %ah_7" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 611 'mul' 'mul_ln18_7' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 612 [1/1] (2.07ns)   --->   "%add_ln70_3 = add i17 %sext_ln53_4, i17 %sext_ln53_5" [accelerator.cpp:70]   --->   Operation 612 'add' 'add_ln70_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 7.30>
ST_23 : Operation 613 [1/1] (0.00ns)   --->   "%shl_ln60_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_31, i3 0" [accelerator.cpp:60]   --->   Operation 613 'bitconcatenate' 'shl_ln60_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_23 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln60_8 = zext i5 %shl_ln60_8" [accelerator.cpp:60]   --->   Operation 614 'zext' 'zext_ln60_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_23 : Operation 615 [1/1] (4.42ns)   --->   "%lshr_ln60_8 = lshr i32 %gmem_addr_9_read, i32 %zext_ln60_8" [accelerator.cpp:60]   --->   Operation 615 'lshr' 'lshr_ln60_8' <Predicate = (!icmp_ln40)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 616 [1/1] (0.00ns)   --->   "%act = trunc i32 %lshr_ln60_8" [accelerator.cpp:60]   --->   Operation 616 'trunc' 'act' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_23 : Operation 617 [1/1] (7.30ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10" [accelerator.cpp:60]   --->   Operation 617 'read' 'gmem_addr_10_read' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 618 [1/8] (7.30ns)   --->   "%gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i64 1" [accelerator.cpp:60]   --->   Operation 618 'readreq' 'gmem_load_74_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 619 [2/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1" [accelerator.cpp:60]   --->   Operation 619 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 620 [3/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1" [accelerator.cpp:60]   --->   Operation 620 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 621 [4/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1" [accelerator.cpp:60]   --->   Operation 621 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 622 [5/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1" [accelerator.cpp:60]   --->   Operation 622 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 623 [6/8] (7.30ns)   --->   "%gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1" [accelerator.cpp:60]   --->   Operation 623 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln49_6 = zext i2 %acc_13" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 624 'zext' 'zext_ln49_6' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_23 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln29_6 = sext i4 %acc_12" [./approx_mac.h:29->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 625 'sext' 'sext_ln29_6' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_23 : Operation 626 [1/1] (0.00ns)   --->   "%shl_ln18_6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_6, i2 0" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 626 'bitconcatenate' 'shl_ln18_6' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_23 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln19_6 = sext i6 %shl_ln18_6" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 627 'sext' 'sext_ln19_6' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_23 : Operation 628 [1/1] (0.00ns)   --->   "%partial_6 = phi i16 %zext_ln49_6, void %sw.bb13.i.6.i, i16 %sext_ln29_6, void %sw.bb7.i.6.i, i16 %sext_ln19_6, void %sw.bb3.i.6.i, i16 %mul_ln9_6, void %sw.bb.i.6.i, i16 0, void %for.inc.5.i" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 628 'phi' 'partial_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_23 : Operation 629 [1/1] (1.94ns)   --->   "%br_ln21 = br void %_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 629 'br' 'br_ln21' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.94>
ST_23 : Operation 630 [1/1] (1.94ns)   --->   "%br_ln20 = br void %_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 630 'br' 'br_ln20' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 1.94>
ST_23 : Operation 631 [1/1] (1.94ns)   --->   "%br_ln19 = br void %_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 631 'br' 'br_ln19' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 1.94>
ST_23 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln9_7 = sext i8 %a_7" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 632 'sext' 'sext_ln9_7' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 0.00>
ST_23 : Operation 633 [1/1] (4.17ns)   --->   "%mul_ln9_7 = mul i16 %sext_ln9_7, i16 %w8_21_cast_cast" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 633 'mul' 'mul_ln9_7' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 634 [1/1] (1.94ns)   --->   "%br_ln18 = br void %_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit" [./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 634 'br' 'br_ln18' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 1.94>
ST_23 : Operation 635 [1/1] (0.00ns)   --->   "%a0_17 = trunc i32 %lshr_ln60_8" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 635 'trunc' 'a0_17' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_23 : Operation 636 [1/1] (1.34ns)   --->   "%acc_17 = mul i2 %tmp_14, i2 %a0_17" [./approx_mac.h:59->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 636 'mul' 'acc_17' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 637 [1/1] (0.00ns)   --->   "%a0_16 = trunc i32 %lshr_ln60_8" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 637 'trunc' 'a0_16' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_23 : Operation 638 [1/1] (2.34ns)   --->   "%acc_16 = mul i4 %tmp_15, i4 %a0_16" [./approx_mac.h:39->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 638 'mul' 'acc_16' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 639 [1/1] (0.00ns)   --->   "%ah_8 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_8, i32 2, i32 5" [./approx_mac.h:16->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 639 'partselect' 'ah_8' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_23 : Operation 640 [1/1] (2.34ns)   --->   "%mul_ln18_8 = mul i4 %bh_8_read, i4 %ah_8" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 640 'mul' 'mul_ln18_8' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 864 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 864 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 1.58>

State 24 <SV = 22> <Delay = 7.30>
ST_24 : Operation 641 [1/1] (0.00ns)   --->   "%shl_ln60_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_33, i3 0" [accelerator.cpp:60]   --->   Operation 641 'bitconcatenate' 'shl_ln60_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_24 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln60_9 = zext i5 %shl_ln60_9" [accelerator.cpp:60]   --->   Operation 642 'zext' 'zext_ln60_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_24 : Operation 643 [1/1] (4.42ns)   --->   "%lshr_ln60_9 = lshr i32 %gmem_addr_10_read, i32 %zext_ln60_9" [accelerator.cpp:60]   --->   Operation 643 'lshr' 'lshr_ln60_9' <Predicate = (!icmp_ln40)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 644 [1/1] (0.00ns)   --->   "%a_9 = trunc i32 %lshr_ln60_9" [accelerator.cpp:60]   --->   Operation 644 'trunc' 'a_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_24 : Operation 645 [1/1] (7.30ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11" [accelerator.cpp:60]   --->   Operation 645 'read' 'gmem_addr_11_read' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 646 [1/8] (7.30ns)   --->   "%gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i64 1" [accelerator.cpp:60]   --->   Operation 646 'readreq' 'gmem_load_75_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 647 [2/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1" [accelerator.cpp:60]   --->   Operation 647 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 648 [3/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1" [accelerator.cpp:60]   --->   Operation 648 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 649 [4/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1" [accelerator.cpp:60]   --->   Operation 649 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 650 [5/8] (7.30ns)   --->   "%gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1" [accelerator.cpp:60]   --->   Operation 650 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln53_6 = sext i16 %partial_6" [accelerator.cpp:53]   --->   Operation 651 'sext' 'sext_ln53_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_24 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln49_7 = zext i2 %acc_15" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 652 'zext' 'zext_ln49_7' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_24 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln29_7 = sext i4 %acc_14" [./approx_mac.h:29->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 653 'sext' 'sext_ln29_7' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_24 : Operation 654 [1/1] (0.00ns)   --->   "%shl_ln18_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_7, i2 0" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 654 'bitconcatenate' 'shl_ln18_7' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_24 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln19_7 = sext i6 %shl_ln18_7" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 655 'sext' 'sext_ln19_7' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_24 : Operation 656 [1/1] (0.00ns)   --->   "%partial_7 = phi i16 %zext_ln49_7, void %sw.bb13.i.7.i, i16 %sext_ln29_7, void %sw.bb7.i.7.i, i16 %sext_ln19_7, void %sw.bb3.i.7.i, i16 %mul_ln9_7, void %sw.bb.i.7.i, i16 0, void %for.inc.6.i" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 656 'phi' 'partial_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_24 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln53_7 = sext i16 %partial_7" [accelerator.cpp:53]   --->   Operation 657 'sext' 'sext_ln53_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_24 : Operation 658 [1/1] (1.94ns)   --->   "%br_ln21 = br void %for.inc.i179" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 658 'br' 'br_ln21' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.94>
ST_24 : Operation 659 [1/1] (1.94ns)   --->   "%br_ln20 = br void %for.inc.i179" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 659 'br' 'br_ln20' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 1.94>
ST_24 : Operation 660 [1/1] (1.94ns)   --->   "%br_ln19 = br void %for.inc.i179" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 660 'br' 'br_ln19' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 1.94>
ST_24 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln9_8 = sext i8 %act" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 661 'sext' 'sext_ln9_8' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 0.00>
ST_24 : Operation 662 [1/1] (4.17ns)   --->   "%mul_ln9_8 = mul i16 %sext_ln9_8, i16 %w8_22_cast_cast" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 662 'mul' 'mul_ln9_8' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 663 [1/1] (1.94ns)   --->   "%br_ln18 = br void %for.inc.i179" [./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 663 'br' 'br_ln18' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 1.94>
ST_24 : Operation 664 [1/1] (0.00ns)   --->   "%a0_19 = trunc i32 %lshr_ln60_9" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 664 'trunc' 'a0_19' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_24 : Operation 665 [1/1] (1.34ns)   --->   "%acc_19 = mul i2 %tmp_13, i2 %a0_19" [./approx_mac.h:59->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 665 'mul' 'acc_19' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 666 [1/1] (0.00ns)   --->   "%a0_18 = trunc i32 %lshr_ln60_9" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 666 'trunc' 'a0_18' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_24 : Operation 667 [1/1] (2.34ns)   --->   "%acc_18 = mul i4 %tmp_12, i4 %a0_18" [./approx_mac.h:39->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 667 'mul' 'acc_18' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 668 [1/1] (0.00ns)   --->   "%ah_9 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_9, i32 2, i32 5" [./approx_mac.h:16->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 668 'partselect' 'ah_9' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_24 : Operation 669 [1/1] (2.34ns)   --->   "%mul_ln18_9 = mul i4 %bh_9_read, i4 %ah_9" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 669 'mul' 'mul_ln18_9' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i18 %add_ln70_2" [accelerator.cpp:70]   --->   Operation 670 'sext' 'sext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln70_3 = sext i17 %add_ln70_3" [accelerator.cpp:70]   --->   Operation 671 'sext' 'sext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 672 [1/1] (2.07ns)   --->   "%add_ln70_4 = add i17 %sext_ln53_6, i17 %sext_ln53_7" [accelerator.cpp:70]   --->   Operation 672 'add' 'add_ln70_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln70_4 = sext i17 %add_ln70_4" [accelerator.cpp:70]   --->   Operation 673 'sext' 'sext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 674 [1/1] (2.10ns)   --->   "%add_ln70_5 = add i18 %sext_ln70_4, i18 %sext_ln70_3" [accelerator.cpp:70]   --->   Operation 674 'add' 'add_ln70_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln70_5 = sext i18 %add_ln70_5" [accelerator.cpp:70]   --->   Operation 675 'sext' 'sext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 676 [1/1] (2.13ns)   --->   "%add_ln70_6 = add i19 %sext_ln70_5, i19 %sext_ln70_2" [accelerator.cpp:70]   --->   Operation 676 'add' 'add_ln70_6' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 7.30>
ST_25 : Operation 677 [1/1] (0.00ns)   --->   "%shl_ln60_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_35, i3 0" [accelerator.cpp:60]   --->   Operation 677 'bitconcatenate' 'shl_ln60_s' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_25 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln60_10 = zext i5 %shl_ln60_s" [accelerator.cpp:60]   --->   Operation 678 'zext' 'zext_ln60_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_25 : Operation 679 [1/1] (4.42ns)   --->   "%lshr_ln60_10 = lshr i32 %gmem_addr_11_read, i32 %zext_ln60_10" [accelerator.cpp:60]   --->   Operation 679 'lshr' 'lshr_ln60_10' <Predicate = (!icmp_ln40)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 680 [1/1] (0.00ns)   --->   "%a_10 = trunc i32 %lshr_ln60_10" [accelerator.cpp:60]   --->   Operation 680 'trunc' 'a_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_25 : Operation 681 [1/1] (7.30ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12" [accelerator.cpp:60]   --->   Operation 681 'read' 'gmem_addr_12_read' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 682 [1/8] (7.30ns)   --->   "%gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i64 1" [accelerator.cpp:60]   --->   Operation 682 'readreq' 'gmem_load_76_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 683 [2/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1" [accelerator.cpp:60]   --->   Operation 683 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 684 [3/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1" [accelerator.cpp:60]   --->   Operation 684 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 685 [4/8] (7.30ns)   --->   "%gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1" [accelerator.cpp:60]   --->   Operation 685 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln49_8 = zext i2 %acc_17" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 686 'zext' 'zext_ln49_8' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_25 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln29_8 = sext i4 %acc_16" [./approx_mac.h:29->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 687 'sext' 'sext_ln29_8' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_25 : Operation 688 [1/1] (0.00ns)   --->   "%shl_ln18_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_8, i2 0" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 688 'bitconcatenate' 'shl_ln18_8' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_25 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln19_8 = sext i6 %shl_ln18_8" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 689 'sext' 'sext_ln19_8' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_25 : Operation 690 [1/1] (0.00ns)   --->   "%partial_8 = phi i16 %zext_ln49_8, void %sw.bb13.i.i168, i16 %sext_ln29_8, void %sw.bb7.i.i155, i16 %sext_ln19_8, void %sw.bb3.i.i144, i16 %mul_ln9_8, void %sw.bb.i.i133, i16 0, void %_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 690 'phi' 'partial_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_25 : Operation 691 [1/1] (1.94ns)   --->   "%br_ln21 = br void %for.inc.1.i230" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 691 'br' 'br_ln21' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.94>
ST_25 : Operation 692 [1/1] (1.94ns)   --->   "%br_ln20 = br void %for.inc.1.i230" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 692 'br' 'br_ln20' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 1.94>
ST_25 : Operation 693 [1/1] (1.94ns)   --->   "%br_ln19 = br void %for.inc.1.i230" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 693 'br' 'br_ln19' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 1.94>
ST_25 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln9_9 = sext i8 %a_9" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 694 'sext' 'sext_ln9_9' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 0.00>
ST_25 : Operation 695 [1/1] (4.17ns)   --->   "%mul_ln9_9 = mul i16 %sext_ln9_9, i16 %w8_23_cast_cast" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 695 'mul' 'mul_ln9_9' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 696 [1/1] (1.94ns)   --->   "%br_ln18 = br void %for.inc.1.i230" [./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 696 'br' 'br_ln18' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 1.94>
ST_25 : Operation 697 [1/1] (0.00ns)   --->   "%a0_21 = trunc i32 %lshr_ln60_10" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 697 'trunc' 'a0_21' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_25 : Operation 698 [1/1] (1.34ns)   --->   "%acc_21 = mul i2 %tmp_11, i2 %a0_21" [./approx_mac.h:59->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 698 'mul' 'acc_21' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 699 [1/1] (0.00ns)   --->   "%a0_20 = trunc i32 %lshr_ln60_10" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 699 'trunc' 'a0_20' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_25 : Operation 700 [1/1] (2.34ns)   --->   "%acc_20 = mul i4 %tmp_10, i4 %a0_20" [./approx_mac.h:39->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 700 'mul' 'acc_20' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 701 [1/1] (0.00ns)   --->   "%ah_10 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_10, i32 2, i32 5" [./approx_mac.h:16->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 701 'partselect' 'ah_10' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_25 : Operation 702 [1/1] (2.34ns)   --->   "%mul_ln18_10 = mul i4 %bh_15_read, i4 %ah_10" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 702 'mul' 'mul_ln18_10' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 7.30>
ST_26 : Operation 703 [1/1] (0.00ns)   --->   "%shl_ln60_10 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_37, i3 0" [accelerator.cpp:60]   --->   Operation 703 'bitconcatenate' 'shl_ln60_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln60_11 = zext i5 %shl_ln60_10" [accelerator.cpp:60]   --->   Operation 704 'zext' 'zext_ln60_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 705 [1/1] (4.42ns)   --->   "%lshr_ln60_11 = lshr i32 %gmem_addr_12_read, i32 %zext_ln60_11" [accelerator.cpp:60]   --->   Operation 705 'lshr' 'lshr_ln60_11' <Predicate = (!icmp_ln40)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 706 [1/1] (0.00ns)   --->   "%a_11 = trunc i32 %lshr_ln60_11" [accelerator.cpp:60]   --->   Operation 706 'trunc' 'a_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 707 [1/1] (7.30ns)   --->   "%gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13" [accelerator.cpp:60]   --->   Operation 707 'read' 'gmem_addr_13_read' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 708 [1/8] (7.30ns)   --->   "%gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i64 1" [accelerator.cpp:60]   --->   Operation 708 'readreq' 'gmem_load_77_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 709 [2/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1" [accelerator.cpp:60]   --->   Operation 709 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 710 [3/8] (7.30ns)   --->   "%gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1" [accelerator.cpp:60]   --->   Operation 710 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln53_8 = sext i16 %partial_8" [accelerator.cpp:53]   --->   Operation 711 'sext' 'sext_ln53_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln49_9 = zext i2 %acc_19" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 712 'zext' 'zext_ln49_9' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_26 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln29_9 = sext i4 %acc_18" [./approx_mac.h:29->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 713 'sext' 'sext_ln29_9' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_26 : Operation 714 [1/1] (0.00ns)   --->   "%shl_ln18_9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_9, i2 0" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 714 'bitconcatenate' 'shl_ln18_9' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_26 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln19_9 = sext i6 %shl_ln18_9" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 715 'sext' 'sext_ln19_9' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_26 : Operation 716 [1/1] (0.00ns)   --->   "%partial_9 = phi i16 %zext_ln49_9, void %sw.bb13.i.1.i192, i16 %sext_ln29_9, void %sw.bb7.i.1.i203, i16 %sext_ln19_9, void %sw.bb3.i.1.i214, i16 %mul_ln9_9, void %sw.bb.i.1.i219, i16 0, void %for.inc.i179" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 716 'phi' 'partial_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln53_9 = sext i16 %partial_9" [accelerator.cpp:53]   --->   Operation 717 'sext' 'sext_ln53_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_26 : Operation 718 [1/1] (1.94ns)   --->   "%br_ln21 = br void %for.inc.2.i281" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 718 'br' 'br_ln21' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.94>
ST_26 : Operation 719 [1/1] (1.94ns)   --->   "%br_ln20 = br void %for.inc.2.i281" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 719 'br' 'br_ln20' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 1.94>
ST_26 : Operation 720 [1/1] (1.94ns)   --->   "%br_ln19 = br void %for.inc.2.i281" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 720 'br' 'br_ln19' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 1.94>
ST_26 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln9_10 = sext i8 %a_10" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 721 'sext' 'sext_ln9_10' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 0.00>
ST_26 : Operation 722 [1/1] (4.17ns)   --->   "%mul_ln9_10 = mul i16 %sext_ln9_10, i16 %w8_24_cast_cast" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 722 'mul' 'mul_ln9_10' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 723 [1/1] (1.94ns)   --->   "%br_ln18 = br void %for.inc.2.i281" [./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 723 'br' 'br_ln18' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 1.94>
ST_26 : Operation 724 [1/1] (0.00ns)   --->   "%a0_23 = trunc i32 %lshr_ln60_11" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 724 'trunc' 'a0_23' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_26 : Operation 725 [1/1] (1.34ns)   --->   "%acc_23 = mul i2 %tmp_9, i2 %a0_23" [./approx_mac.h:59->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 725 'mul' 'acc_23' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 726 [1/1] (0.00ns)   --->   "%a0_22 = trunc i32 %lshr_ln60_11" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 726 'trunc' 'a0_22' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_26 : Operation 727 [1/1] (2.34ns)   --->   "%acc_22 = mul i4 %tmp_8, i4 %a0_22" [./approx_mac.h:39->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 727 'mul' 'acc_22' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 728 [1/1] (0.00ns)   --->   "%ah_11 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_11, i32 2, i32 5" [./approx_mac.h:16->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 728 'partselect' 'ah_11' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_26 : Operation 729 [1/1] (2.34ns)   --->   "%mul_ln18_11 = mul i4 %bh_10_read, i4 %ah_11" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 729 'mul' 'mul_ln18_11' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 730 [1/1] (2.07ns)   --->   "%add_ln70_7 = add i17 %sext_ln53_8, i17 %sext_ln53_9" [accelerator.cpp:70]   --->   Operation 730 'add' 'add_ln70_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 7.30>
ST_27 : Operation 731 [1/1] (0.00ns)   --->   "%shl_ln60_11 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_39, i3 0" [accelerator.cpp:60]   --->   Operation 731 'bitconcatenate' 'shl_ln60_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_27 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln60_12 = zext i5 %shl_ln60_11" [accelerator.cpp:60]   --->   Operation 732 'zext' 'zext_ln60_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_27 : Operation 733 [1/1] (4.42ns)   --->   "%lshr_ln60_12 = lshr i32 %gmem_addr_13_read, i32 %zext_ln60_12" [accelerator.cpp:60]   --->   Operation 733 'lshr' 'lshr_ln60_12' <Predicate = (!icmp_ln40)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 734 [1/1] (0.00ns)   --->   "%a_12 = trunc i32 %lshr_ln60_12" [accelerator.cpp:60]   --->   Operation 734 'trunc' 'a_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_27 : Operation 735 [1/1] (7.30ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14" [accelerator.cpp:60]   --->   Operation 735 'read' 'gmem_addr_14_read' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 736 [1/8] (7.30ns)   --->   "%gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i64 1" [accelerator.cpp:60]   --->   Operation 736 'readreq' 'gmem_load_78_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 737 [2/8] (7.30ns)   --->   "%gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1" [accelerator.cpp:60]   --->   Operation 737 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln49_10 = zext i2 %acc_21" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 738 'zext' 'zext_ln49_10' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_27 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln29_10 = sext i4 %acc_20" [./approx_mac.h:29->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 739 'sext' 'sext_ln29_10' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_27 : Operation 740 [1/1] (0.00ns)   --->   "%shl_ln18_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_10, i2 0" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 740 'bitconcatenate' 'shl_ln18_s' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_27 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln19_10 = sext i6 %shl_ln18_s" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 741 'sext' 'sext_ln19_10' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_27 : Operation 742 [1/1] (0.00ns)   --->   "%partial_10 = phi i16 %zext_ln49_10, void %sw.bb13.i.2.i243, i16 %sext_ln29_10, void %sw.bb7.i.2.i254, i16 %sext_ln19_10, void %sw.bb3.i.2.i265, i16 %mul_ln9_10, void %sw.bb.i.2.i270, i16 0, void %for.inc.1.i230" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 742 'phi' 'partial_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_27 : Operation 743 [1/1] (1.94ns)   --->   "%br_ln21 = br void %for.inc.3.i332" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 743 'br' 'br_ln21' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.94>
ST_27 : Operation 744 [1/1] (1.94ns)   --->   "%br_ln20 = br void %for.inc.3.i332" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 744 'br' 'br_ln20' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 1.94>
ST_27 : Operation 745 [1/1] (1.94ns)   --->   "%br_ln19 = br void %for.inc.3.i332" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 745 'br' 'br_ln19' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 1.94>
ST_27 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln9_11 = sext i8 %a_11" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 746 'sext' 'sext_ln9_11' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 0.00>
ST_27 : Operation 747 [1/1] (4.17ns)   --->   "%mul_ln9_11 = mul i16 %sext_ln9_11, i16 %w8_25_cast_cast" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 747 'mul' 'mul_ln9_11' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 748 [1/1] (1.94ns)   --->   "%br_ln18 = br void %for.inc.3.i332" [./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 748 'br' 'br_ln18' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 1.94>
ST_27 : Operation 749 [1/1] (0.00ns)   --->   "%a0_25 = trunc i32 %lshr_ln60_12" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 749 'trunc' 'a0_25' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_27 : Operation 750 [1/1] (1.34ns)   --->   "%acc_25 = mul i2 %tmp_7, i2 %a0_25" [./approx_mac.h:59->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 750 'mul' 'acc_25' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 751 [1/1] (0.00ns)   --->   "%a0_24 = trunc i32 %lshr_ln60_12" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 751 'trunc' 'a0_24' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_27 : Operation 752 [1/1] (2.34ns)   --->   "%acc_24 = mul i4 %tmp_6, i4 %a0_24" [./approx_mac.h:39->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 752 'mul' 'acc_24' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 753 [1/1] (0.00ns)   --->   "%ah_12 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_12, i32 2, i32 5" [./approx_mac.h:16->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 753 'partselect' 'ah_12' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_27 : Operation 754 [1/1] (2.34ns)   --->   "%mul_ln18_12 = mul i4 %bh_11_read, i4 %ah_12" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 754 'mul' 'mul_ln18_12' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 7.30>
ST_28 : Operation 755 [1/1] (0.00ns)   --->   "%shl_ln60_12 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_41, i3 0" [accelerator.cpp:60]   --->   Operation 755 'bitconcatenate' 'shl_ln60_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln60_13 = zext i5 %shl_ln60_12" [accelerator.cpp:60]   --->   Operation 756 'zext' 'zext_ln60_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 757 [1/1] (4.42ns)   --->   "%lshr_ln60_13 = lshr i32 %gmem_addr_14_read, i32 %zext_ln60_13" [accelerator.cpp:60]   --->   Operation 757 'lshr' 'lshr_ln60_13' <Predicate = (!icmp_ln40)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 758 [1/1] (0.00ns)   --->   "%a_13 = trunc i32 %lshr_ln60_13" [accelerator.cpp:60]   --->   Operation 758 'trunc' 'a_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 759 [1/1] (7.30ns)   --->   "%gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15" [accelerator.cpp:60]   --->   Operation 759 'read' 'gmem_addr_15_read' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 760 [1/8] (7.30ns)   --->   "%gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i64 1" [accelerator.cpp:60]   --->   Operation 760 'readreq' 'gmem_load_79_req' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln53_10 = sext i16 %partial_10" [accelerator.cpp:53]   --->   Operation 761 'sext' 'sext_ln53_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln49_11 = zext i2 %acc_23" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 762 'zext' 'zext_ln49_11' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_28 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln29_11 = sext i4 %acc_22" [./approx_mac.h:29->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 763 'sext' 'sext_ln29_11' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_28 : Operation 764 [1/1] (0.00ns)   --->   "%shl_ln18_10 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_11, i2 0" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 764 'bitconcatenate' 'shl_ln18_10' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_28 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln19_11 = sext i6 %shl_ln18_10" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 765 'sext' 'sext_ln19_11' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_28 : Operation 766 [1/1] (0.00ns)   --->   "%partial_11 = phi i16 %zext_ln49_11, void %sw.bb13.i.3.i294, i16 %sext_ln29_11, void %sw.bb7.i.3.i305, i16 %sext_ln19_11, void %sw.bb3.i.3.i316, i16 %mul_ln9_11, void %sw.bb.i.3.i321, i16 0, void %for.inc.2.i281" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 766 'phi' 'partial_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln53_11 = sext i16 %partial_11" [accelerator.cpp:53]   --->   Operation 767 'sext' 'sext_ln53_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 768 [1/1] (1.94ns)   --->   "%br_ln21 = br void %for.inc.4.i383" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 768 'br' 'br_ln21' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.94>
ST_28 : Operation 769 [1/1] (1.94ns)   --->   "%br_ln20 = br void %for.inc.4.i383" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 769 'br' 'br_ln20' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 1.94>
ST_28 : Operation 770 [1/1] (1.94ns)   --->   "%br_ln19 = br void %for.inc.4.i383" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 770 'br' 'br_ln19' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 1.94>
ST_28 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln9_12 = sext i8 %a_12" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 771 'sext' 'sext_ln9_12' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 0.00>
ST_28 : Operation 772 [1/1] (4.17ns)   --->   "%mul_ln9_12 = mul i16 %sext_ln9_12, i16 %w8_26_cast_cast" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 772 'mul' 'mul_ln9_12' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 773 [1/1] (1.94ns)   --->   "%br_ln18 = br void %for.inc.4.i383" [./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 773 'br' 'br_ln18' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 1.94>
ST_28 : Operation 774 [1/1] (0.00ns)   --->   "%a0_27 = trunc i32 %lshr_ln60_13" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 774 'trunc' 'a0_27' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_28 : Operation 775 [1/1] (1.34ns)   --->   "%acc_27 = mul i2 %tmp_5, i2 %a0_27" [./approx_mac.h:59->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 775 'mul' 'acc_27' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 776 [1/1] (0.00ns)   --->   "%a0_26 = trunc i32 %lshr_ln60_13" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 776 'trunc' 'a0_26' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_28 : Operation 777 [1/1] (2.34ns)   --->   "%acc_26 = mul i4 %tmp_4, i4 %a0_26" [./approx_mac.h:39->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 777 'mul' 'acc_26' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 778 [1/1] (0.00ns)   --->   "%ah_13 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_13, i32 2, i32 5" [./approx_mac.h:16->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 778 'partselect' 'ah_13' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_28 : Operation 779 [1/1] (2.34ns)   --->   "%mul_ln18_13 = mul i4 %bh_12_read, i4 %ah_13" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 779 'mul' 'mul_ln18_13' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln70_7 = sext i17 %add_ln70_7" [accelerator.cpp:70]   --->   Operation 780 'sext' 'sext_ln70_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 781 [1/1] (2.07ns)   --->   "%add_ln70_8 = add i17 %sext_ln53_10, i17 %sext_ln53_11" [accelerator.cpp:70]   --->   Operation 781 'add' 'add_ln70_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln70_8 = sext i17 %add_ln70_8" [accelerator.cpp:70]   --->   Operation 782 'sext' 'sext_ln70_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 783 [1/1] (2.10ns)   --->   "%add_ln70_9 = add i18 %sext_ln70_8, i18 %sext_ln70_7" [accelerator.cpp:70]   --->   Operation 783 'add' 'add_ln70_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 7.30>
ST_29 : Operation 784 [1/1] (0.00ns)   --->   "%shl_ln60_13 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_43, i3 0" [accelerator.cpp:60]   --->   Operation 784 'bitconcatenate' 'shl_ln60_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln60_14 = zext i5 %shl_ln60_13" [accelerator.cpp:60]   --->   Operation 785 'zext' 'zext_ln60_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 786 [1/1] (4.42ns)   --->   "%lshr_ln60_14 = lshr i32 %gmem_addr_15_read, i32 %zext_ln60_14" [accelerator.cpp:60]   --->   Operation 786 'lshr' 'lshr_ln60_14' <Predicate = (!icmp_ln40)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 787 [1/1] (0.00ns)   --->   "%a_14 = trunc i32 %lshr_ln60_14" [accelerator.cpp:60]   --->   Operation 787 'trunc' 'a_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 788 [1/1] (7.30ns)   --->   "%gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16" [accelerator.cpp:60]   --->   Operation 788 'read' 'gmem_addr_16_read' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln49_12 = zext i2 %acc_25" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 789 'zext' 'zext_ln49_12' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_29 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln29_12 = sext i4 %acc_24" [./approx_mac.h:29->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 790 'sext' 'sext_ln29_12' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_29 : Operation 791 [1/1] (0.00ns)   --->   "%shl_ln18_11 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_12, i2 0" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 791 'bitconcatenate' 'shl_ln18_11' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_29 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln19_12 = sext i6 %shl_ln18_11" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 792 'sext' 'sext_ln19_12' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_29 : Operation 793 [1/1] (0.00ns)   --->   "%partial_12 = phi i16 %zext_ln49_12, void %sw.bb13.i.4.i345, i16 %sext_ln29_12, void %sw.bb7.i.4.i356, i16 %sext_ln19_12, void %sw.bb3.i.4.i367, i16 %mul_ln9_12, void %sw.bb.i.4.i372, i16 0, void %for.inc.3.i332" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 793 'phi' 'partial_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 794 [1/1] (1.94ns)   --->   "%br_ln21 = br void %for.inc.5.i434" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 794 'br' 'br_ln21' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.94>
ST_29 : Operation 795 [1/1] (1.94ns)   --->   "%br_ln20 = br void %for.inc.5.i434" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 795 'br' 'br_ln20' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 1.94>
ST_29 : Operation 796 [1/1] (1.94ns)   --->   "%br_ln19 = br void %for.inc.5.i434" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 796 'br' 'br_ln19' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 1.94>
ST_29 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln9_13 = sext i8 %a_13" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 797 'sext' 'sext_ln9_13' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 0.00>
ST_29 : Operation 798 [1/1] (4.17ns)   --->   "%mul_ln9_13 = mul i16 %sext_ln9_13, i16 %w8_27_cast_cast" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 798 'mul' 'mul_ln9_13' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 799 [1/1] (1.94ns)   --->   "%br_ln18 = br void %for.inc.5.i434" [./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 799 'br' 'br_ln18' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 1.94>
ST_29 : Operation 800 [1/1] (0.00ns)   --->   "%a0_29 = trunc i32 %lshr_ln60_14" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 800 'trunc' 'a0_29' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_29 : Operation 801 [1/1] (1.34ns)   --->   "%acc_29 = mul i2 %tmp_3, i2 %a0_29" [./approx_mac.h:59->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 801 'mul' 'acc_29' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 802 [1/1] (0.00ns)   --->   "%a0_28 = trunc i32 %lshr_ln60_14" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 802 'trunc' 'a0_28' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_29 : Operation 803 [1/1] (2.34ns)   --->   "%acc_28 = mul i4 %tmp_2, i4 %a0_28" [./approx_mac.h:39->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 803 'mul' 'acc_28' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 804 [1/1] (0.00ns)   --->   "%ah_14 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_14, i32 2, i32 5" [./approx_mac.h:16->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 804 'partselect' 'ah_14' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_29 : Operation 805 [1/1] (2.34ns)   --->   "%mul_ln18_14 = mul i4 %bh_13_read, i4 %ah_14" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 805 'mul' 'mul_ln18_14' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 6.76>
ST_30 : Operation 806 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [accelerator.cpp:42]   --->   Operation 806 'specpipeline' 'specpipeline_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 807 [1/1] (0.00ns)   --->   "%shl_ln60_14 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60_45, i3 0" [accelerator.cpp:60]   --->   Operation 807 'bitconcatenate' 'shl_ln60_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln60_15 = zext i5 %shl_ln60_14" [accelerator.cpp:60]   --->   Operation 808 'zext' 'zext_ln60_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 809 [1/1] (4.42ns)   --->   "%lshr_ln60_15 = lshr i32 %gmem_addr_16_read, i32 %zext_ln60_15" [accelerator.cpp:60]   --->   Operation 809 'lshr' 'lshr_ln60_15' <Predicate = (!icmp_ln40)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 810 [1/1] (0.00ns)   --->   "%a_15 = trunc i32 %lshr_ln60_15" [accelerator.cpp:60]   --->   Operation 810 'trunc' 'a_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln53_12 = sext i16 %partial_12" [accelerator.cpp:53]   --->   Operation 811 'sext' 'sext_ln53_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln49_13 = zext i2 %acc_27" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 812 'zext' 'zext_ln49_13' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_30 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln29_13 = sext i4 %acc_26" [./approx_mac.h:29->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 813 'sext' 'sext_ln29_13' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_30 : Operation 814 [1/1] (0.00ns)   --->   "%shl_ln18_12 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_13, i2 0" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 814 'bitconcatenate' 'shl_ln18_12' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_30 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln19_13 = sext i6 %shl_ln18_12" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 815 'sext' 'sext_ln19_13' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_30 : Operation 816 [1/1] (0.00ns)   --->   "%partial_13 = phi i16 %zext_ln49_13, void %sw.bb13.i.5.i396, i16 %sext_ln29_13, void %sw.bb7.i.5.i407, i16 %sext_ln19_13, void %sw.bb3.i.5.i418, i16 %mul_ln9_13, void %sw.bb.i.5.i423, i16 0, void %for.inc.4.i383" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 816 'phi' 'partial_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln53_13 = sext i16 %partial_13" [accelerator.cpp:53]   --->   Operation 817 'sext' 'sext_ln53_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_30 : Operation 818 [1/1] (1.94ns)   --->   "%br_ln21 = br void %for.inc.6.i485" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 818 'br' 'br_ln21' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.94>
ST_30 : Operation 819 [1/1] (1.94ns)   --->   "%br_ln20 = br void %for.inc.6.i485" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 819 'br' 'br_ln20' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 1.94>
ST_30 : Operation 820 [1/1] (1.94ns)   --->   "%br_ln19 = br void %for.inc.6.i485" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 820 'br' 'br_ln19' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 1.94>
ST_30 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln9_14 = sext i8 %a_14" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 821 'sext' 'sext_ln9_14' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 0.00>
ST_30 : Operation 822 [1/1] (4.17ns)   --->   "%mul_ln9_14 = mul i16 %sext_ln9_14, i16 %w8_28_cast_cast" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 822 'mul' 'mul_ln9_14' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 823 [1/1] (1.94ns)   --->   "%br_ln18 = br void %for.inc.6.i485" [./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 823 'br' 'br_ln18' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 1.94>
ST_30 : Operation 824 [1/1] (0.00ns)   --->   "%a0_31 = trunc i32 %lshr_ln60_15" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 824 'trunc' 'a0_31' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_30 : Operation 825 [1/1] (1.34ns)   --->   "%acc_31 = mul i2 %tmp_1, i2 %a0_31" [./approx_mac.h:59->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 825 'mul' 'acc_31' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 826 [1/1] (0.00ns)   --->   "%a0_30 = trunc i32 %lshr_ln60_15" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 826 'trunc' 'a0_30' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_30 : Operation 827 [1/1] (2.34ns)   --->   "%acc_30 = mul i4 %tmp, i4 %a0_30" [./approx_mac.h:39->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 827 'mul' 'acc_30' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 828 [1/1] (0.00ns)   --->   "%ah_15 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lshr_ln60_15, i32 2, i32 5" [./approx_mac.h:16->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 828 'partselect' 'ah_15' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_30 : Operation 829 [1/1] (2.34ns)   --->   "%mul_ln18_15 = mul i4 %bh_14_read, i4 %ah_15" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 829 'mul' 'mul_ln18_15' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 830 [1/1] (2.07ns)   --->   "%add_ln70_10 = add i17 %sext_ln53_12, i17 %sext_ln53_13" [accelerator.cpp:70]   --->   Operation 830 'add' 'add_ln70_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 4.17>
ST_31 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln49_14 = zext i2 %acc_29" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 831 'zext' 'zext_ln49_14' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_31 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln29_14 = sext i4 %acc_28" [./approx_mac.h:29->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 832 'sext' 'sext_ln29_14' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_31 : Operation 833 [1/1] (0.00ns)   --->   "%shl_ln18_13 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_14, i2 0" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 833 'bitconcatenate' 'shl_ln18_13' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_31 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln19_14 = sext i6 %shl_ln18_13" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 834 'sext' 'sext_ln19_14' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_31 : Operation 835 [1/1] (0.00ns)   --->   "%partial_14 = phi i16 %zext_ln49_14, void %sw.bb13.i.6.i447, i16 %sext_ln29_14, void %sw.bb7.i.6.i458, i16 %sext_ln19_14, void %sw.bb3.i.6.i469, i16 %mul_ln9_14, void %sw.bb.i.6.i474, i16 0, void %for.inc.5.i434" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 835 'phi' 'partial_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_31 : Operation 836 [1/1] (1.94ns)   --->   "%br_ln21 = br void %_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527" [./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 836 'br' 'br_ln21' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 1.94>
ST_31 : Operation 837 [1/1] (1.94ns)   --->   "%br_ln20 = br void %_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527" [./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 837 'br' 'br_ln20' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 1.94>
ST_31 : Operation 838 [1/1] (1.94ns)   --->   "%br_ln19 = br void %_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 838 'br' 'br_ln19' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 1.94>
ST_31 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln9_15 = sext i8 %a_15" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 839 'sext' 'sext_ln9_15' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 0.00>
ST_31 : Operation 840 [1/1] (4.17ns)   --->   "%mul_ln9_15 = mul i16 %sext_ln9_15, i16 %w8_29_cast_cast" [./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 840 'mul' 'mul_ln9_15' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 841 [1/1] (1.94ns)   --->   "%br_ln18 = br void %_Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527" [./pe.h:18->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 841 'br' 'br_ln18' <Predicate = (!icmp_ln40 & precision_read == 0)> <Delay = 1.94>

State 32 <SV = 30> <Delay = 6.32>
ST_32 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln53_14 = sext i16 %partial_14" [accelerator.cpp:53]   --->   Operation 842 'sext' 'sext_ln53_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_32 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln49_15 = zext i2 %acc_31" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 843 'zext' 'zext_ln49_15' <Predicate = (!icmp_ln40 & precision_read == 3)> <Delay = 0.00>
ST_32 : Operation 844 [1/1] (0.00ns)   --->   "%sext_ln29_15 = sext i4 %acc_30" [./approx_mac.h:29->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 844 'sext' 'sext_ln29_15' <Predicate = (!icmp_ln40 & precision_read == 2)> <Delay = 0.00>
ST_32 : Operation 845 [1/1] (0.00ns)   --->   "%shl_ln18_14 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %mul_ln18_15, i2 0" [./approx_mac.h:18->./approx_mac.h:23->./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 845 'bitconcatenate' 'shl_ln18_14' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_32 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln19_15 = sext i6 %shl_ln18_14" [./pe.h:19->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 846 'sext' 'sext_ln19_15' <Predicate = (!icmp_ln40 & precision_read == 1)> <Delay = 0.00>
ST_32 : Operation 847 [1/1] (0.00ns)   --->   "%partial_15 = phi i16 %zext_ln49_15, void %sw.bb13.i.7.i498, i16 %sext_ln29_15, void %sw.bb7.i.7.i509, i16 %sext_ln19_15, void %sw.bb3.i.7.i520, i16 %mul_ln9_15, void %sw.bb.i.7.i525, i16 0, void %for.inc.6.i485" [./approx_mac.h:49->./pe.h:21->./systolic_array.h:20->accelerator.cpp:68]   --->   Operation 847 'phi' 'partial_15' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln53_15 = sext i16 %partial_15" [accelerator.cpp:53]   --->   Operation 848 'sext' 'sext_ln53_15' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln70_9 = sext i18 %add_ln70_9" [accelerator.cpp:70]   --->   Operation 849 'sext' 'sext_ln70_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln70_10 = sext i17 %add_ln70_10" [accelerator.cpp:70]   --->   Operation 850 'sext' 'sext_ln70_10' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 851 [1/1] (2.07ns)   --->   "%add_ln70_11 = add i17 %sext_ln53_14, i17 %sext_ln53_15" [accelerator.cpp:70]   --->   Operation 851 'add' 'add_ln70_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln70_11 = sext i17 %add_ln70_11" [accelerator.cpp:70]   --->   Operation 852 'sext' 'sext_ln70_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 853 [1/1] (2.10ns)   --->   "%add_ln70_12 = add i18 %sext_ln70_11, i18 %sext_ln70_10" [accelerator.cpp:70]   --->   Operation 853 'add' 'add_ln70_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 854 [1/1] (0.00ns)   --->   "%sext_ln70_12 = sext i18 %add_ln70_12" [accelerator.cpp:70]   --->   Operation 854 'sext' 'sext_ln70_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 855 [1/1] (2.13ns)   --->   "%add_ln70_13 = add i19 %sext_ln70_12, i19 %sext_ln70_9" [accelerator.cpp:70]   --->   Operation 855 'add' 'add_ln70_13' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i20 %sum" [accelerator.cpp:44]   --->   Operation 856 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 857 [1/1] (7.30ns)   --->   "%write_ln73 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %sext_ln44, i4 15" [accelerator.cpp:73]   --->   Operation 857 'write' 'write_ln73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 858 [5/5] (7.30ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [accelerator.cpp:40]   --->   Operation 858 'writeresp' 'empty_61' <Predicate = (icmp_ln41_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 859 [4/5] (7.30ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [accelerator.cpp:40]   --->   Operation 859 'writeresp' 'empty_61' <Predicate = (icmp_ln41_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 860 [3/5] (7.30ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [accelerator.cpp:40]   --->   Operation 860 'writeresp' 'empty_61' <Predicate = (icmp_ln41_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 861 [2/5] (7.30ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [accelerator.cpp:40]   --->   Operation 861 'writeresp' 'empty_61' <Predicate = (icmp_ln41_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 862 [1/5] (7.30ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [accelerator.cpp:40]   --->   Operation 862 'writeresp' 'empty_61' <Predicate = (icmp_ln41_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 863 [1/1] (0.00ns)   --->   "%br_ln41 = br void %new.latch._Z14systolic_arrayP6ap_intILi8EES1_PS_ILi6EEPS_ILi4EEPS_ILi2EEPS_ILi32EEi.exit527" [accelerator.cpp:41]   --->   Operation 863 'br' 'br_ln41' <Predicate = (icmp_ln41_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.082ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln41', accelerator.cpp:41) of constant 0 on local variable 'tc', accelerator.cpp:41 [208]  (1.588 ns)
	'load' operation 4 bit ('tc_load', accelerator.cpp:41) on local variable 'tc', accelerator.cpp:41 [217]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln41', accelerator.cpp:41) [221]  (1.735 ns)
	'select' operation 4 bit ('select_ln40', accelerator.cpp:40) [222]  (1.024 ns)
	'icmp' operation 1 bit ('first_iter_0', accelerator.cpp:40) [225]  (1.735 ns)

 <State 2>: 6.912ns
The critical path consists of the following:
	'mul' operation 36 bit ('empty_63', accelerator.cpp:40) [227]  (6.912 ns)

 <State 3>: 6.912ns
The critical path consists of the following:
	'mul' operation 36 bit ('empty_63', accelerator.cpp:40) [227]  (6.912 ns)

 <State 4>: 6.989ns
The critical path consists of the following:
	'add' operation 62 bit ('empty_64', accelerator.cpp:40) [229]  (3.469 ns)
	'add' operation 64 bit ('empty_65', accelerator.cpp:40) [231]  (3.520 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_62', accelerator.cpp:41) on port 'gmem' (accelerator.cpp:41) [237]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_64_req', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [249]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_64_req', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [249]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_64_req', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [249]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_64_req', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [249]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_64_req', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [249]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_64_req', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [249]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_64_req', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [249]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_64_req', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [249]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [250]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [264]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [277]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [290]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [303]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [316]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [329]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [342]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_9_read', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [355]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_10_read', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [368]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_11_read', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [381]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_12_read', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [394]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [407]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [420]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_15_read', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [433]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_16_read', accelerator.cpp:60) on port 'gmem' (accelerator.cpp:60) [446]  (7.300 ns)

 <State 30>: 6.760ns
The critical path consists of the following:
	'lshr' operation 32 bit ('lshr_ln60_15', accelerator.cpp:60) [450]  (4.420 ns)
	'mul' operation 4 bit ('acc', ./approx_mac.h:39->./pe.h:20->./systolic_array.h:20->accelerator.cpp:68) [820]  (2.340 ns)

 <State 31>: 4.170ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln9_15', ./approx_mac.h:9->./pe.h:18->./systolic_array.h:20->accelerator.cpp:68) [831]  (4.170 ns)

 <State 32>: 6.320ns
The critical path consists of the following:
	'add' operation 17 bit ('add_ln70_11', accelerator.cpp:70) [858]  (2.077 ns)
	'add' operation 18 bit ('add_ln70_12', accelerator.cpp:70) [860]  (2.107 ns)
	'add' operation 19 bit ('add_ln70_13', accelerator.cpp:70) [862]  (2.136 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln73', accelerator.cpp:73) on port 'gmem' (accelerator.cpp:73) [866]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_61', accelerator.cpp:40) on port 'gmem' (accelerator.cpp:40) [871]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_61', accelerator.cpp:40) on port 'gmem' (accelerator.cpp:40) [871]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_61', accelerator.cpp:40) on port 'gmem' (accelerator.cpp:40) [871]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_61', accelerator.cpp:40) on port 'gmem' (accelerator.cpp:40) [871]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_61', accelerator.cpp:40) on port 'gmem' (accelerator.cpp:40) [871]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
