
*** Running vivado
    with args -log Clock_Divider_t.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Clock_Divider_t.tcl



****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Clock_Divider_t.tcl -notrace
Command: synth_design -top Clock_Divider_t -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24812
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1026.285 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Clock_Divider_t' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Basic_1/Basic_1.srcs/sources_1/imports/Sources/Clock_Divider_t.v:5]
WARNING: [Synth 8-6896] event control except as first statement of always block inside initial block, initial block items will be ignored [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Basic_1/Basic_1.srcs/sources_1/imports/Sources/Clock_Divider_t.v:31]
INFO: [Synth 8-6157] synthesizing module 'Clock_Divider' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Basic_1/Basic_1.srcs/sources_1/imports/Sources/Lab3_Clock_Divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'debounce' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Basic_1/Basic_1.srcs/sources_1/imports/Sources/Lab3_Clock_Divider.v:26]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Basic_1/Basic_1.srcs/sources_1/imports/Sources/Lab3_Clock_Divider.v:26]
INFO: [Synth 8-6157] synthesizing module 'MUX_4_to_1' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Basic_1/Basic_1.srcs/sources_1/imports/Sources/Lab3_Clock_Divider.v:45]
INFO: [Synth 8-6157] synthesizing module 'MUX_2_to_1_by_NOR' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Basic_1/Basic_1.srcs/sources_1/imports/Sources/Lab3_Clock_Divider.v:59]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2_to_1_by_NOR' (2#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Basic_1/Basic_1.srcs/sources_1/imports/Sources/Lab3_Clock_Divider.v:59]
INFO: [Synth 8-6155] done synthesizing module 'MUX_4_to_1' (3#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Basic_1/Basic_1.srcs/sources_1/imports/Sources/Lab3_Clock_Divider.v:45]
INFO: [Synth 8-6155] done synthesizing module 'Clock_Divider' (4#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Basic_1/Basic_1.srcs/sources_1/imports/Sources/Lab3_Clock_Divider.v:3]
WARNING: [Synth 8-85] always block has no event control specified [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Basic_1/Basic_1.srcs/sources_1/imports/Sources/Clock_Divider_t.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Clock_Divider_t' (5#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Basic_1/Basic_1.srcs/sources_1/imports/Sources/Clock_Divider_t.v:5]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.285 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.285 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1026.285 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1026.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1026.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1026.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1026.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1026.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1026.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1026.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1026.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1026.285 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1026.285 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1026.285 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1026.285 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1026.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1026.285 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Basic_1/Basic_1.runs/synth_1/Clock_Divider_t.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Clock_Divider_t_utilization_synth.rpt -pb Clock_Divider_t_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 09:13:12 2020...
