rd_("Ck30 bit numerator (A) of fractional loop divider (signed \xe2\x80\xa6Bl30 bit numerator of fractional loop divider.DeA (rw) register accessor: an alias for <code>Reg&lt;A_SPEC&gt;</code>mAccess mode ACe30 bit denominator (B) of fractional loop divider \xe2\x80\xa6Bn30 bit denominator of fractional loop divider.DeB (rw) register accessor: an alias for <code>Reg&lt;B_SPEC&gt;</code>mAccess mode BmAccess mode CmAccess mode DBj2: D+ forced high, D- forced low (J state)d1: JBj4: D+ forced low, D- forced high (K state)d2: KAj9-Bit or 8-Bit Mode SelectBdData result register for HW triggers0BcRegister <code>ENABLE</code> readerBcRegister <code>RESULT</code> readerBeRegister <code>INTENCLR</code> readerBeRegister <code>INTENSET</code> readerBiRegister <code>EVENTS_READY</code> readerBcRegister <code>SHORTS</code> readerBaRegister <code>MODE</code> readerBaRegister <code>PSEL</code> readerBbRegister <code>INTEN</code> readerBhRegister <code>EVENTS_DOWN</code> readerBfRegister <code>EVENTS_UP</code> readerBiRegister <code>EVENTS_CROSS</code> readerBcRegister <code>REFSEL</code> readerBfRegister <code>EXTREFSEL</code> readerAoRegister <code>TH</code> readerBaRegister <code>HYST</code> readerBbRegister <code>VALUE</code> reader>=;BcRegister <code>CONFIG</code> readerBjRegister <code>EVENTS_VALRDY</code> readerA`Register reader.BcRegister <code>ENABLE</code> readerBeRegister <code>INTENCLR</code> readerBeRegister <code>INTENSET</code> readerBcRegister <code>SHORTS</code> readerBgRegister <code>EVENTS_CTS</code> readerBhRegister <code>EVENTS_NCTS</code> readerBjRegister <code>EVENTS_RXDRDY</code> readerBjRegister <code>EVENTS_TXDRDY</code> readerBiRegister <code>EVENTS_ERROR</code> readerBhRegister <code>EVENTS_RXTO</code> readerBeRegister <code>ERRORSRC</code> readerB`Register <code>RXD</code> readerB`Register <code>TXD</code> readerB`Register <code>RTS</code> readerB`Register <code>CTS</code> reader3BeRegister <code>BAUDRATE</code> readerBcRegister <code>CONFIG</code> readerBcRegister <code>ENABLE</code> readerBeRegister <code>INTENCLR</code> readerBeRegister <code>INTENSET</code> readerBiRegister <code>EVENTS_READY</code> readerBfRegister <code>FREQUENCY</code> readerB`Register <code>SCK</code> readerBaRegister <code>MOSI</code> readerBaRegister <code>MISO</code> reader=<8AoRegister <code>A0</code> readerAoRegister <code>A1</code> readerAoRegister <code>A2</code> readerAoRegister <code>A3</code> readerAoRegister <code>A4</code> readerAoRegister <code>A5</code> readerAoRegister <code>B0</code> readerAoRegister <code>B1</code> readerAoRegister <code>B2</code> readerAoRegister <code>B3</code> readerAoRegister <code>B4</code> readerAoRegister <code>B5</code> readerAoRegister <code>T0</code> readerAoRegister <code>T1</code> readerAoRegister <code>T2</code> readerAoRegister <code>T3</code> readerAoRegister <code>T4</code> readerBiRegister <code>CODEPAGESIZE</code> readerBeRegister <code>CODESIZE</code> readerBiRegister <code>DEVICEID[%s]</code> readerBcRegister <code>ER[%s]</code> readerBcRegister <code>IR[%s]</code> readerBkRegister <code>DEVICEADDRTYPE</code> readerBkRegister <code>DEVICEADDR[%s]</code> readerBbRegister <code>FLASH</code> readerBaRegister <code>PART</code> readerBdRegister <code>VARIANT</code> readerBdRegister <code>PACKAGE</code> readerB`Register <code>RAM</code> readerBhRegister <code>UNUSED8[%s]</code> readerBiRegister <code>PRODTEST[%s]</code> readerBgRegister <code>TAGHEADER0</code> readerBgRegister <code>TAGHEADER1</code> readerBgRegister <code>TAGHEADER2</code> readerBgRegister <code>TAGHEADER3</code> readerBdRegister <code>STARTUP</code> readerBbRegister <code>BYTES</code> readerBeRegister <code>RCCUTOFF</code> readerBeRegister <code>APCUTOFF</code> readerBbRegister <code>ROSC1</code> readerBbRegister <code>ROSC2</code> readerBbRegister <code>ROSC3</code> readerBbRegister <code>ROSC4</code> readerBdRegister <code>UNUSED0</code> readerBdRegister <code>UNUSED1</code> readerBdRegister <code>UNUSED2</code> readerBdRegister <code>UNUSED3</code> readerBfRegister <code>NRFFW[%s]</code> readerBfRegister <code>NRFHW[%s]</code> readerBiRegister <code>CUSTOMER[%s]</code> readerBjRegister <code>PSELRESET[%s]</code> readerBfRegister <code>APPROTECT</code> readerBdRegister <code>NFCPINS</code> readerBfRegister <code>DEBUGCTRL</code> readerBdRegister <code>REGOUT0</code> readerBeRegister <code>INTENCLR</code> readerBeRegister <code>INTENSET</code> readerC`Register <code>EVENTS_HFCLKSTARTED</code> readerC`Register <code>EVENTS_LFCLKSTARTED</code> readerBhRegister <code>EVENTS_DONE</code> readerBhRegister <code>EVENTS_CTTO</code> readerBmRegister <code>EVENTS_CTSTARTED</code> readerBmRegister <code>EVENTS_CTSTOPPED</code> readerBeRegister <code>HFCLKRUN</code> readerBfRegister <code>HFCLKSTAT</code> readerBeRegister <code>LFCLKRUN</code> readerBfRegister <code>LFCLKSTAT</code> readerBiRegister <code>LFCLKSRCCOPY</code> readerBeRegister <code>LFCLKSRC</code> readerBiRegister <code>HFXODEBOUNCE</code> readerBaRegister <code>CTIV</code> readerBhRegister <code>TRACECONFIG</code> readerBeRegister <code>LFRCMODE</code> readerBeRegister <code>INTENCLR</code> readerBeRegister <code>INTENSET</code> readerBbRegister <code>POWER</code> readerBkRegister <code>EVENTS_POFWARN</code> readerBnRegister <code>EVENTS_SLEEPENTER</code> readerBmRegister <code>EVENTS_SLEEPEXIT</code> readerBoRegister <code>EVENTS_USBDETECTED</code> readerBnRegister <code>EVENTS_USBREMOVED</code> readerBmRegister <code>EVENTS_USBPWRRDY</code> readerBfRegister <code>RESETREAS</code> readerBfRegister <code>RAMSTATUS</code> readerBiRegister <code>USBREGSTATUS</code> readerBcRegister <code>POFCON</code> readerBeRegister <code>GPREGRET</code> readerBfRegister <code>GPREGRET2</code> readerBcRegister <code>DCDCEN</code> readerBdRegister <code>DCDCEN0</code> readerBjRegister <code>MAINREGSTATUS</code> readerBbRegister <code>STATE</code> readerBeRegister <code>INTENCLR</code> readerBeRegister <code>INTENSET</code> readerBbRegister <code>POWER</code> readerBiRegister <code>EVENTS_READY</code> readerBkRegister <code>EVENTS_ADDRESS</code> readerBkRegister <code>EVENTS_PAYLOAD</code> readerBgRegister <code>EVENTS_END</code> readerBlRegister <code>EVENTS_DISABLED</code> readerBlRegister <code>EVENTS_DEVMATCH</code> readerBkRegister <code>EVENTS_DEVMISS</code> readerBkRegister <code>EVENTS_RSSIEND</code> readerBkRegister <code>EVENTS_BCMATCH</code> readerBiRegister <code>EVENTS_CRCOK</code> readerBlRegister <code>EVENTS_CRCERROR</code> readerBnRegister <code>EVENTS_FRAMESTART</code> readerBiRegister <code>EVENTS_EDEND</code> readerBmRegister <code>EVENTS_EDSTOPPED</code> readerBkRegister <code>EVENTS_CCAIDLE</code> readerBkRegister <code>EVENTS_CCABUSY</code> readerBnRegister <code>EVENTS_CCASTOPPED</code> readerBmRegister <code>EVENTS_RATEBOOST</code> readerBkRegister <code>EVENTS_TXREADY</code> readerBkRegister <code>EVENTS_RXREADY</code> readerBlRegister <code>EVENTS_MHRMATCH</code> readerBjRegister <code>EVENTS_PHYEND</code> readerBcRegister <code>SHORTS</code> readerBfRegister <code>CRCSTATUS</code> readerBdRegister <code>RXMATCH</code> readerBbRegister <code>RXCRC</code> readerB`Register <code>DAI</code> readerBdRegister <code>PDUSTAT</code> readerBfRegister <code>PACKETPTR</code> readerBfRegister <code>FREQUENCY</code> readerBdRegister <code>TXPOWER</code> readerBaRegister <code>MODE</code> readerBbRegister <code>PCNF0</code> readerBbRegister <code>PCNF1</code> readerBbRegister <code>BASE0</code> readerBbRegister <code>BASE1</code> readerBdRegister <code>PREFIX0</code> readerBdRegister <code>PREFIX1</code> readerBfRegister <code>TXADDRESS</code> readerBhRegister <code>RXADDRESSES</code> readerBcRegister <code>CRCCNF</code> readerBdRegister <code>CRCPOLY</code> readerBdRegister <code>CRCINIT</code> readerBaRegister <code>TIFS</code> readerBgRegister <code>RSSISAMPLE</code> readerBhRegister <code>DATAWHITEIV</code> readerB`Register <code>BCC</code> readerBdRegister <code>DAB[%s]</code> readerBdRegister <code>DAP[%s]</code> readerBbRegister <code>DACNF</code> readerBiRegister <code>MHRMATCHCONF</code> readerBhRegister <code>MHRMATCHMAS</code> readerBeRegister <code>MODECNF0</code> readerB`Register <code>SFD</code> readerBbRegister <code>EDCNT</code> readerBeRegister <code>EDSAMPLE</code> readerBdRegister <code>CCACTRL</code> readerBcRegister <code>ENABLE</code> readerBeRegister <code>INTENCLR</code> readerBeRegister <code>INTENSET</code> readerBcRegister <code>SHORTS</code> readerBgRegister <code>EVENTS_CTS</code> readerBhRegister <code>EVENTS_NCTS</code> readerBjRegister <code>EVENTS_RXDRDY</code> readerBjRegister <code>EVENTS_TXDRDY</code> readerBiRegister <code>EVENTS_ERROR</code> readerBhRegister <code>EVENTS_RXTO</code> readerBeRegister <code>ERRORSRC</code> readerB`Register <code>RXD</code> readerB`Register <code>TXD</code> readerB`Register <code>RTS</code> readerB`Register <code>CTS</code> readerB`Register <code>PTR</code> readerBcRegister <code>MAXCNT</code> readerBcRegister <code>AMOUNT</code> reader210BeRegister <code>BAUDRATE</code> readerBcRegister <code>CONFIG</code> readerBiRegister <code>EVENTS_ENDRX</code> readerBiRegister <code>EVENTS_ENDTX</code> readerBmRegister <code>EVENTS_RXSTARTED</code> readerBmRegister <code>EVENTS_TXSTARTED</code> readerBmRegister <code>EVENTS_TXSTOPPED</code> readerBbRegister <code>INTEN</code> readerBcRegister <code>ENABLE</code> readerBeRegister <code>INTENCLR</code> readerBeRegister <code>INTENSET</code> readerBgRegister <code>EVENTS_END</code> readerBcRegister <code>SHORTS</code> readerBfRegister <code>FREQUENCY</code> readerB`Register <code>SCK</code> readerBaRegister <code>MOSI</code> readerBaRegister <code>MISO</code> readerB`Register <code>CSN</code> readerB`Register <code>PTR</code> readerBcRegister <code>MAXCNT</code> readerBcRegister <code>AMOUNT</code> readerBaRegister <code>LIST</code> reader3210BcRegister <code>CONFIG</code> readerBiRegister <code>EVENTS_ENDRX</code> readerBiRegister <code>EVENTS_ENDTX</code> readerBkRegister <code>EVENTS_STOPPED</code> readerBkRegister <code>EVENTS_STARTED</code> readerBfRegister <code>STALLSTAT</code> readerBdRegister <code>RXDELAY</code> readerBcRegister <code>CSNDUR</code> readerBcRegister <code>CSNPOL</code> readerBdRegister <code>PSELDCX</code> readerBcRegister <code>DCXCNT</code> readerB`Register <code>ORC</code> readerBcRegister <code>ENABLE</code> readerBeRegister <code>INTENCLR</code> readerBeRegister <code>INTENSET</code> readerBcRegister <code>STATUS</code> readerBgRegister <code>EVENTS_END</code> readerBcRegister <code>SHORTS</code> readerB`Register <code>SCK</code> readerBaRegister <code>MOSI</code> readerBaRegister <code>MISO</code> readerB`Register <code>CSN</code> readerB`Register <code>PTR</code> readerBcRegister <code>MAXCNT</code> readerBcRegister <code>AMOUNT</code> reader210BcRegister <code>CONFIG</code> readerBiRegister <code>EVENTS_ENDRX</code> reader?BlRegister <code>EVENTS_ACQUIRED</code> readerBdRegister <code>SEMSTAT</code> readerB`Register <code>DEF</code> readerBdRegister <code>ADDRESS</code> readerBcRegister <code>ENABLE</code> readerBeRegister <code>INTENCLR</code> readerBeRegister <code>INTENSET</code> readerBcRegister <code>SHORTS</code> readerBfRegister <code>FREQUENCY</code> readerBiRegister <code>EVENTS_ERROR</code> readerBeRegister <code>ERRORSRC</code> readerB`Register <code>SCL</code> readerB`Register <code>SDA</code> readerB`Register <code>RXD</code> readerB`Register <code>TXD</code> readerBkRegister <code>EVENTS_STOPPED</code> readerBlRegister <code>EVENTS_RXDREADY</code> readerBkRegister <code>EVENTS_TXDSENT</code> readerBfRegister <code>EVENTS_BB</code> readerBmRegister <code>EVENTS_SUSPENDED</code> readerBdRegister <code>ADDRESS</code> readerBcRegister <code>ENABLE</code> readerBeRegister <code>INTENCLR</code> readerBeRegister <code>INTENSET</code> readerBcRegister <code>SHORTS</code> readerBfRegister <code>FREQUENCY</code> readerBiRegister <code>EVENTS_ERROR</code> readerBeRegister <code>ERRORSRC</code> readerB`Register <code>SCL</code> readerB`Register <code>SDA</code> readerB`Register <code>PTR</code> readerBcRegister <code>MAXCNT</code> readerBcRegister <code>AMOUNT</code> readerBaRegister <code>LIST</code> reader3210BmRegister <code>EVENTS_RXSTARTED</code> readerBmRegister <code>EVENTS_TXSTARTED</code> readerBbRegister <code>INTEN</code> readerBkRegister <code>EVENTS_STOPPED</code> readerBmRegister <code>EVENTS_SUSPENDED</code> readerBjRegister <code>EVENTS_LASTRX</code> readerBjRegister <code>EVENTS_LASTTX</code> readerBhRegister <code>ADDRESS[%s]</code> readerBcRegister <code>ENABLE</code> readerBeRegister <code>INTENCLR</code> readerBeRegister <code>INTENSET</code> readerBcRegister <code>SHORTS</code> readerBiRegister <code>EVENTS_ERROR</code> readerBeRegister <code>ERRORSRC</code> readerB`Register <code>SCL</code> readerB`Register <code>SDA</code> readerB`Register <code>PTR</code> readerBcRegister <code>MAXCNT</code> readerBcRegister <code>AMOUNT</code> reader210BcRegister <code>CONFIG</code> readerBmRegister <code>EVENTS_RXSTARTED</code> readerBmRegister <code>EVENTS_TXSTARTED</code> readerBbRegister <code>INTEN</code> readerBkRegister <code>EVENTS_STOPPED</code> readerB`Register <code>ORC</code> readerBiRegister <code>EVENTS_WRITE</code> readerBhRegister <code>EVENTS_READ</code> readerBbRegister <code>MATCH</code> readerBeRegister <code>INTENCLR</code> readerBeRegister <code>INTENSET</code> readerBiRegister <code>EVENTS_READY</code> readerBcRegister <code>SHORTS</code> readerBfRegister <code>PACKETPTR</code> readerBiRegister <code>EVENTS_ERROR</code> reader?BhRegister <code>FRAMECONFIG</code> readerBcRegister <code>AMOUNT</code> reader1BiRegister <code>EVENTS_ENDRX</code> readerBiRegister <code>EVENTS_ENDTX</code> reader?BkRegister <code>EVENTS_STARTED</code> readerCaRegister <code>EVENTS_FIELDDETECTED</code> readerBmRegister <code>EVENTS_FIELDLOST</code> readerC`Register <code>EVENTS_TXFRAMESTART</code> readerBnRegister <code>EVENTS_TXFRAMEEND</code> readerC`Register <code>EVENTS_RXFRAMESTART</code> readerBnRegister <code>EVENTS_RXFRAMEEND</code> readerBkRegister <code>EVENTS_RXERROR</code> readerCeRegister <code>EVENTS_AUTOCOLRESSTARTED</code> readerBmRegister <code>EVENTS_COLLISION</code> readerBlRegister <code>EVENTS_SELECTED</code> readerBhRegister <code>ERRORSTATUS</code> readerAoRegister <code>RX</code> readerBhRegister <code>NFCTAGSTATE</code> readerBgRegister <code>SLEEPSTATE</code> readerBiRegister <code>FIELDPRESENT</code> readerBjRegister <code>FRAMEDELAYMIN</code> readerBjRegister <code>FRAMEDELAYMAX</code> readerBkRegister <code>FRAMEDELAYMODE</code> readerBcRegister <code>MAXLEN</code> readerBhRegister <code>NFCID1_LAST</code> readerBlRegister <code>NFCID1_2ND_LAST</code> readerBlRegister <code>NFCID1_3RD_LAST</code> readerBmRegister <code>AUTOCOLRESCONFIG</code> readerBdRegister <code>SENSRES</code> readerBcRegister <code>SELRES</code> readerBeRegister <code>INTENCLR</code> readerBeRegister <code>INTENSET</code> readerBgRegister <code>CONFIG[%s]</code> readerBjRegister <code>EVENTS_IN[%s]</code> readerBhRegister <code>EVENTS_PORT</code> readerBcRegister <code>ENABLE</code> readerB`Register <code>PTR</code> readerBcRegister <code>MAXCNT</code> readerBcRegister <code>AMOUNT</code> reader87BcRegister <code>STATUS</code> readerBcRegister <code>CONFIG</code> readerBbRegister <code>PSELP</code> readerBbRegister <code>PSELN</code> readerBbRegister <code>LIMIT</code> readerBhRegister <code>EVENTS_DONE</code> readerBgRegister <code>EVENTS_END</code> readerBbRegister <code>INTEN</code> readerBkRegister <code>EVENTS_STOPPED</code> readerBkRegister <code>EVENTS_STARTED</code> readerBnRegister <code>EVENTS_RESULTDONE</code> readerCaRegister <code>EVENTS_CALIBRATEDONE</code> readerBcRegister <code>LIMITH</code> readerBcRegister <code>LIMITL</code> readerBgRegister <code>RESOLUTION</code> readerBgRegister <code>OVERSAMPLE</code> readerBgRegister <code>SAMPLERATE</code> readerBfRegister <code>PRESCALER</code> readerBeRegister <code>INTENCLR</code> readerBcRegister <code>CC[%s]</code> readerBoRegister <code>EVENTS_COMPARE[%s]</code> readerBeRegister <code>INTENSET</code> readerBdRegister <code>BITMODE</code> readerBcRegister <code>SHORTS</code> readerBaRegister <code>MODE</code> reader765BjRegister <code>EVENTS_OVRFLW</code> reader54BeRegister <code>EVTENSET</code> readerBdRegister <code>COUNTER</code> readerBhRegister <code>EVENTS_TICK</code> readerBbRegister <code>EVTEN</code> readerBeRegister <code>EVTENCLR</code> reader<9BaRegister <code>TEMP</code> readerAoRegister <code>A0</code> readerAoRegister <code>A1</code> readerAoRegister <code>A2</code> readerAoRegister <code>A3</code> readerAoRegister <code>A4</code> readerAoRegister <code>A5</code> readerAoRegister <code>B0</code> readerAoRegister <code>B1</code> readerAoRegister <code>B2</code> readerAoRegister <code>B3</code> readerAoRegister <code>B4</code> readerAoRegister <code>B5</code> readerAoRegister <code>T0</code> readerAoRegister <code>T1</code> readerAoRegister <code>T2</code> readerAoRegister <code>T3</code> readerAoRegister <code>T4</code> readerBkRegister <code>EVENTS_DATARDY</code> readerBeRegister <code>INTENCLR</code> readerBeRegister <code>INTENSET</code> readerBjRegister <code>EVENTS_ENDECB</code> readerBlRegister <code>EVENTS_ERRORECB</code> readerBgRegister <code>ECBDATAPTR</code> readerBcRegister <code>ENABLE</code> reader54BcRegister <code>STATUS</code> readerBgRegister <code>EVENTS_END</code> readerBlRegister <code>EVENTS_RESOLVED</code> readerBoRegister <code>EVENTS_NOTRESOLVED</code> readerBaRegister <code>NIRK</code> readerBcRegister <code>IRKPTR</code> readerBdRegister <code>ADDRPTR</code> readerBgRegister <code>SCRATCHPTR</code> reader8=<BcRegister <code>SHORTS</code> readerBaRegister <code>MODE</code> readerBiRegister <code>EVENTS_ERROR</code> reader3BlRegister <code>EVENTS_ENDKSGEN</code> readerBlRegister <code>EVENTS_ENDCRYPT</code> readerBfRegister <code>MICSTATUS</code> readerBcRegister <code>CNFPTR</code> readerBbRegister <code>INPTR</code> readerBcRegister <code>OUTPTR</code> readerBjRegister <code>MAXPACKETSIZE</code> readerBiRegister <code>RATEOVERRIDE</code> readerBeRegister <code>INTENCLR</code> readerBeRegister <code>INTENSET</code> readerBcRegister <code>CONFIG</code> readerBkRegister <code>EVENTS_TIMEOUT</code> readerBfRegister <code>RUNSTATUS</code> readerBfRegister <code>REQSTATUS</code> readerB`Register <code>CRV</code> readerBaRegister <code>RREN</code> readerBcRegister <code>ENABLE</code> reader87BcRegister <code>SHORTS</code> readerAnRegister <code>A</code> readerAnRegister <code>B</code> readerB`Register <code>LED</code> readerBkRegister <code>EVENTS_STOPPED</code> readerBmRegister <code>EVENTS_SAMPLERDY</code> readerBmRegister <code>EVENTS_REPORTRDY</code> readerBiRegister <code>EVENTS_ACCOF</code> readerBjRegister <code>EVENTS_DBLRDY</code> readerBcRegister <code>LEDPOL</code> readerBfRegister <code>SAMPLEPER</code> readerBcRegister <code>SAMPLE</code> readerBfRegister <code>REPORTPER</code> readerB`Register <code>ACC</code> readerBdRegister <code>ACCREAD</code> readerBbRegister <code>DBFEN</code> readerBcRegister <code>LEDPRE</code> readerBcRegister <code>ACCDBL</code> readerBgRegister <code>ACCDBLREAD</code> readerBcRegister <code>ENABLE</code> readerBcRegister <code>RESULT</code> readerBeRegister <code>INTENCLR</code> readerBeRegister <code>INTENSET</code> readerBiRegister <code>EVENTS_READY</code> readerBcRegister <code>SHORTS</code> readerBaRegister <code>PSEL</code> readerBhRegister <code>EVENTS_DOWN</code> readerBfRegister <code>EVENTS_UP</code> readerBiRegister <code>EVENTS_CROSS</code> readerBcRegister <code>REFSEL</code> readerBfRegister <code>EXTREFSEL</code> readerBaRegister <code>HYST</code> readerBfRegister <code>ANADETECT</code> reader;:BbRegister <code>INTEN</code> readerCaRegister <code>EVENTS_TRIGGERED[%s]</code> readerBcRegister <code>UNUSED</code> readerBfRegister <code>PRESCALER</code> reader?BcRegister <code>CC[%s]</code> readerBoRegister <code>EVENTS_COMPARE[%s]</code> readerBeRegister <code>INTENSET</code> readerBdRegister <code>BITMODE</code> readerBcRegister <code>SHORTS</code> readerBaRegister <code>MODE</code> readerBcRegister <code>ENABLE</code> reader7BeRegister <code>INTENCLR</code> reader532BdRegister <code>OUT[%s]</code> reader<BkRegister <code>EVENTS_STOPPED</code> readerCbRegister <code>EVENTS_SEQSTARTED[%s]</code> readerBnRegister <code>EVENTS_SEQEND[%s]</code> readerC`Register <code>EVENTS_PWMPERIODEND</code> readerBmRegister <code>EVENTS_LOOPSDONE</code> readerBgRegister <code>COUNTERTOP</code> readerBdRegister <code>DECODER</code> readerBaRegister <code>LOOP</code> readerB`Register <code>PTR</code> readerB`Register <code>CNT</code> readerBdRegister <code>REFRESH</code> readerBeRegister <code>ENDDELAY</code> reader>=BeRegister <code>INTENSET</code> readerBgRegister <code>EVENTS_END</code> readerBaRegister <code>MODE</code> readerB`Register <code>CLK</code> readerB`Register <code>DIN</code> readerBbRegister <code>INTEN</code> readerBkRegister <code>EVENTS_STOPPED</code> readerBkRegister <code>EVENTS_STARTED</code> reader;BcRegister <code>MAXCNT</code> readerBgRegister <code>PDMCLKCTRL</code> readerBbRegister <code>GAINL</code> readerBbRegister <code>GAINR</code> readerBbRegister <code>RATIO</code> readerBaRegister <code>SIZE</code> readerBdRegister <code>UNUSED0</code> readerBaRegister <code>ADDR</code> readerBaRegister <code>PERM</code> readerBbRegister <code>READY</code> readerBcRegister <code>CONFIG</code> readerBfRegister <code>READYNEXT</code> readerBfRegister <code>ERASEPAGE</code> readerBfRegister <code>ERASEPCR1</code> readerBeRegister <code>ERASEALL</code> readerBfRegister <code>ERASEPCR0</code> readerBfRegister <code>ERASEUICR</code> readerBmRegister <code>ERASEPAGEPARTIAL</code> readerC`Register <code>ERASEPAGEPARTIALCFG</code> readerBfRegister <code>ICACHECNF</code> readerBaRegister <code>IHIT</code> readerBbRegister <code>IMISS</code> readerB`Register <code>EEP</code> readerB`Register <code>TEP</code> readerBaRegister <code>CHEN</code> readerBdRegister <code>CHENSET</code> readerBdRegister <code>CHENCLR</code> readerBdRegister <code>CHG[%s]</code> reader4BeRegister <code>INTENCLR</code> readerBeRegister <code>INTENSET</code> readerBbRegister <code>INTEN</code> readerAoRegister <code>WA</code> readerAoRegister <code>RA</code> reader10BbRegister <code>NMIEN</code> readerBeRegister <code>NMIENSET</code> readerBeRegister <code>NMIENCLR</code> readerBfRegister <code>SUBSTATWA</code> readerBfRegister <code>SUBSTATRA</code> readerBeRegister <code>REGIONEN</code> readerBhRegister <code>REGIONENSET</code> readerBhRegister <code>REGIONENCLR</code> readerB`Register <code>END</code> readerBbRegister <code>START</code> reader10BaRegister <code>SUBS</code> readerBcRegister <code>ENABLE</code> readerBeRegister <code>INTENCLR</code> readerBeRegister <code>INTENSET</code> readerB`Register <code>SCK</code> readerB`Register <code>MCK</code> readerBaRegister <code>LRCK</code> readerBaRegister <code>SDIN</code> readerBbRegister <code>SDOUT</code> readerB`Register <code>PTR</code> reader0BbRegister <code>ALIGN</code> readerBcRegister <code>FORMAT</code> readerBaRegister <code>MODE</code> readerBbRegister <code>RATIO</code> readerBaRegister <code>RXEN</code> readerBaRegister <code>TXEN</code> readerBbRegister <code>MCKEN</code> readerBdRegister <code>MCKFREQ</code> readerBcRegister <code>SWIDTH</code> readerBeRegister <code>CHANNELS</code> readerBbRegister <code>INTEN</code> readerBkRegister <code>EVENTS_STOPPED</code> readerBlRegister <code>EVENTS_RXPTRUPD</code> readerBlRegister <code>EVENTS_TXPTRUPD</code> readerBcRegister <code>MAXCNT</code> readerBcRegister <code>ENABLE</code> readerBfRegister <code>EPOUT[%s]</code> readerBcRegister <code>ISOOUT</code> readerBeRegister <code>INTENCLR</code> readerBeRegister <code>INTENSET</code> readerBcRegister <code>SHORTS</code> reader:BkRegister <code>EVENTS_STARTED</code> readerBlRegister <code>EVENTS_USBRESET</code> readerBoRegister <code>EVENTS_ENDEPIN[%s]</code> readerBoRegister <code>EVENTS_EP0DATADONE</code> readerBlRegister <code>EVENTS_ENDISOIN</code> readerC`Register <code>EVENTS_ENDEPOUT[%s]</code> readerBmRegister <code>EVENTS_ENDISOOUT</code> readerBgRegister <code>EVENTS_SOF</code> readerBlRegister <code>EVENTS_USBEVENT</code> readerBlRegister <code>EVENTS_EP0SETUP</code> readerBjRegister <code>EVENTS_EPDATA</code> readerBgRegister <code>EVENTCAUSE</code> readerBeRegister <code>EPIN[%s]</code> readerBfRegister <code>EPOUT[%s]</code> readerBeRegister <code>EPSTATUS</code> readerBiRegister <code>EPDATASTATUS</code> readerBdRegister <code>USBADDR</code> readerBjRegister <code>BMREQUESTTYPE</code> readerBeRegister <code>BREQUEST</code> readerBdRegister <code>WVALUEL</code> readerBdRegister <code>WVALUEH</code> readerBdRegister <code>WINDEXL</code> readerBdRegister <code>WINDEXH</code> readerBeRegister <code>WLENGTHL</code> readerBeRegister <code>WLENGTHH</code> readerBfRegister <code>USBPULLUP</code> readerBfRegister <code>DPDMVALUE</code> readerBdRegister <code>DTOGGLE</code> readerBcRegister <code>EPINEN</code> readerBdRegister <code>EPOUTEN</code> readerBeRegister <code>ISOSPLIT</code> readerBfRegister <code>FRAMECNTR</code> readerBeRegister <code>LOWPOWER</code> readerBhRegister <code>ISOINCONFIG</code> readerB`Register <code>PTR</code> readerBcRegister <code>MAXCNT</code> readerBcRegister <code>AMOUNT</code> reader210210210BcRegister <code>ENABLE</code> readerB`Register <code>CNT</code> readerB`Register <code>SRC</code> readerB`Register <code>DST</code> reader210BeRegister <code>INTENCLR</code> readerBeRegister <code>INTENSET</code> readerBcRegister <code>STATUS</code> readerBiRegister <code>EVENTS_READY</code> readerB`Register <code>SCK</code> readerB`Register <code>CSN</code> readerB`Register <code>IO0</code> readerB`Register <code>IO1</code> readerB`Register <code>IO2</code> readerB`Register <code>IO3</code> readerBbRegister <code>INTEN</code> readerBeRegister <code>IFTIMING</code> readerB`Register <code>LEN</code> readerB`Register <code>PTR</code> readerBfRegister <code>XIPOFFSET</code> readerBfRegister <code>IFCONFIG0</code> readerBfRegister <code>IFCONFIG1</code> readerBcRegister <code>DPMDUR</code> readerBeRegister <code>ADDRCONF</code> readerBgRegister <code>CINSTRCONF</code> readerBgRegister <code>CINSTRDAT0</code> readerBgRegister <code>CINSTRDAT1</code> readerB`Register <code>OUT</code> readerBcRegister <code>OUTSET</code> readerBcRegister <code>OUTCLR</code> readerAoRegister <code>IN</code> readerB`Register <code>DIR</code> readerBcRegister <code>DIRSET</code> readerBcRegister <code>DIRCLR</code> readerBbRegister <code>LATCH</code> readerBgRegister <code>DETECTMODE</code> readerBhRegister <code>PIN_CNF[%s]</code> readerBoRegister <code>HOST_CRYPTOKEY_SEL</code> readerC`Register <code>HOST_IOT_KPRTL_LOCK</code> readerBjRegister <code>HOST_IOT_KDR0</code> readerBiRegister <code>HOST_IOT_LCS</code> readerBcRegister <code>ENABLE</code> readerB`Register <code>DIV</code> readerBcRegister <code>RESULT</code> readerBaRegister <code>INTE</code> readerBaRegister <code>INTR</code> readerBaRegister <code>INTF</code> readerBaRegister <code>INTS</code> readerAoRegister <code>CS</code> readerB`Register <code>FCS</code> readerBaRegister <code>FIFO</code> reader5BcRegister <code>TIMER0</code> readerBcRegister <code>TIMER3</code> readerBcRegister <code>TIMER1</code> readerBcRegister <code>TIMER2</code> readerBiRegister <code>CH_READ_ADDR</code> readerBjRegister <code>CH_WRITE_ADDR</code> readerBkRegister <code>CH_TRANS_COUNT</code> readerBiRegister <code>CH_CTRL_TRIG</code> readerBhRegister <code>CH_AL1_CTRL</code> readerBmRegister <code>CH_AL1_READ_ADDR</code> readerBnRegister <code>CH_AL1_WRITE_ADDR</code> readerCdRegister <code>CH_AL1_TRANS_COUNT_TRIG</code> readerBhRegister <code>CH_AL2_CTRL</code> readerBoRegister <code>CH_AL2_TRANS_COUNT</code> readerBmRegister <code>CH_AL2_READ_ADDR</code> readerCcRegister <code>CH_AL2_WRITE_ADDR_TRIG</code> readerBhRegister <code>CH_AL3_CTRL</code> readerBnRegister <code>CH_AL3_WRITE_ADDR</code> readerBoRegister <code>CH_AL3_TRANS_COUNT</code> readerCbRegister <code>CH_AL3_READ_ADDR_TRIG</code> readerBbRegister <code>INTE0</code> readerBbRegister <code>INTF0</code> readerBbRegister <code>INTS0</code> readerBbRegister <code>INTE1</code> readerBbRegister <code>INTF1</code> readerBbRegister <code>INTS1</code> readerBoRegister <code>MULTI_CHAN_TRIGGER</code> readerBgRegister <code>SNIFF_CTRL</code> readerBgRegister <code>SNIFF_DATA</code> readerBhRegister <code>FIFO_LEVELS</code> readerBgRegister <code>CHAN_ABORT</code> readerBgRegister <code>N_CHANNELS</code> readerBkRegister <code>CH0_DBG_CTDREQ</code> readerBhRegister <code>CH0_DBG_TCR</code> readerBkRegister <code>CH1_DBG_CTDREQ</code> readerBhRegister <code>CH1_DBG_TCR</code> readerBkRegister <code>CH2_DBG_CTDREQ</code> readerBhRegister <code>CH2_DBG_TCR</code> readerBkRegister <code>CH3_DBG_CTDREQ</code> readerBhRegister <code>CH3_DBG_TCR</code> readerBkRegister <code>CH4_DBG_CTDREQ</code> readerBhRegister <code>CH4_DBG_TCR</code> readerBkRegister <code>CH5_DBG_CTDREQ</code> readerBhRegister <code>CH5_DBG_TCR</code> readerBkRegister <code>CH6_DBG_CTDREQ</code> readerBhRegister <code>CH6_DBG_TCR</code> readerBkRegister <code>CH7_DBG_CTDREQ</code> readerBhRegister <code>CH7_DBG_TCR</code> readerBkRegister <code>CH8_DBG_CTDREQ</code> readerBhRegister <code>CH8_DBG_TCR</code> readerBkRegister <code>CH9_DBG_CTDREQ</code> readerBhRegister <code>CH9_DBG_TCR</code> readerBlRegister <code>CH10_DBG_CTDREQ</code> readerBiRegister <code>CH10_DBG_TCR</code> readerBlRegister <code>CH11_DBG_CTDREQ</code> readerBiRegister <code>CH11_DBG_TCR</code> readerBaRegister <code>INTE</code> readerBaRegister <code>INTR</code> readerBaRegister <code>INTF</code> readerBaRegister <code>INTS</code> readerBaRegister <code>CTRL</code> readerBfRegister <code>CLKDIV_M1</code> readerBdRegister <code>SETUP_0</code> readerBdRegister <code>SETUP_1</code> readerBhRegister <code>IRQ_SETUP_0</code> readerBhRegister <code>IRQ_SETUP_1</code> readerBbRegister <code>RTC_1</code> readerBbRegister <code>RTC_0</code> readerBkRegister <code>PROC0_NMI_MASK</code> readerBkRegister <code>PROC1_NMI_MASK</code> readerBhRegister <code>PROC_CONFIG</code> readerC`Register <code>PROC_IN_SYNC_BYPASS</code> readerCcRegister <code>PROC_IN_SYNC_BYPASS_HI</code> readerBeRegister <code>DBGFORCE</code> readerBiRegister <code>MEMPOWERDOWN</code> readerBaRegister <code>INTE</code> readerBeRegister <code>TIMERAWH</code> readerBeRegister <code>TIMERAWL</code> readerBcRegister <code>ALARM0</code> readerBaRegister <code>INTR</code> readerBcRegister <code>TIMEHR</code> readerBcRegister <code>TIMELR</code> readerBcRegister <code>ALARM1</code> readerBcRegister <code>ALARM2</code> readerBcRegister <code>ALARM3</code> readerBbRegister <code>ARMED</code> readerBeRegister <code>DBGPAUSE</code> readerBbRegister <code>PAUSE</code> readerBaRegister <code>INTF</code> readerBaRegister <code>INTS</code> readerBbRegister <code>RESET</code> readerBgRegister <code>RESET_DONE</code> readerBbRegister <code>WDSEL</code> readerA`Register reader.BaRegister <code>CTRL</code> readerBbRegister <code>FLUSH</code> readerBaRegister <code>STAT</code> readerBdRegister <code>CTR_HIT</code> readerBdRegister <code>CTR_ACC</code> readerBhRegister <code>STREAM_ADDR</code> readerBgRegister <code>STREAM_CTR</code> readerBhRegister <code>STREAM_FIFO</code> readerAoRegister <code>SR</code> readerBcRegister <code>CTRLR0</code> readerBcRegister <code>CTRLR1</code> readerBcRegister <code>SSIENR</code> readerBaRegister <code>MWCR</code> readerB`Register <code>SER</code> readerBbRegister <code>BAUDR</code> readerBcRegister <code>TXFTLR</code> readerBcRegister <code>RXFTLR</code> readerBbRegister <code>TXFLR</code> readerBbRegister <code>RXFLR</code> readerB`Register <code>IMR</code> readerB`Register <code>ISR</code> readerBaRegister <code>RISR</code> readerBcRegister <code>TXOICR</code> readerBcRegister <code>RXOICR</code> readerBcRegister <code>RXUICR</code> readerBcRegister <code>MSTICR</code> readerB`Register <code>ICR</code> readerBbRegister <code>DMACR</code> readerBdRegister <code>DMATDLR</code> readerBdRegister <code>DMARDLR</code> readerB`Register <code>IDR</code> readerBkRegister <code>SSI_VERSION_ID</code> readerB`Register <code>DR0</code> readerBjRegister <code>RX_SAMPLE_DLY</code> readerBgRegister <code>SPI_CTRLR0</code> readerBkRegister <code>TXD_DRIVE_EDGE</code> readerBdRegister <code>CHIP_ID</code> readerBeRegister <code>PLATFORM</code> readerBjRegister <code>GITREF_RP2040</code> readerBaRegister <code>INTE</code> readerBaRegister <code>INTR</code> readerBaRegister <code>INTF</code> readerBaRegister <code>INTS</code> readerBlRegister <code>CLK_GPOUT0_CTRL</code> readerBkRegister <code>CLK_GPOUT0_DIV</code> readerC`Register <code>CLK_GPOUT0_SELECTED</code> readerBlRegister <code>CLK_GPOUT1_CTRL</code> readerBkRegister <code>CLK_GPOUT1_DIV</code> readerC`Register <code>CLK_GPOUT1_SELECTED</code> readerBlRegister <code>CLK_GPOUT2_CTRL</code> readerBkRegister <code>CLK_GPOUT2_DIV</code> readerC`Register <code>CLK_GPOUT2_SELECTED</code> readerBlRegister <code>CLK_GPOUT3_CTRL</code> readerBkRegister <code>CLK_GPOUT3_DIV</code> readerC`Register <code>CLK_GPOUT3_SELECTED</code> readerBiRegister <code>CLK_REF_CTRL</code> readerBhRegister <code>CLK_REF_DIV</code> readerBmRegister <code>CLK_REF_SELECTED</code> readerBiRegister <code>CLK_SYS_CTRL</code> readerBhRegister <code>CLK_SYS_DIV</code> readerBmRegister <code>CLK_SYS_SELECTED</code> readerBjRegister <code>CLK_PERI_CTRL</code> readerBnRegister <code>CLK_PERI_SELECTED</code> readerBiRegister <code>CLK_USB_CTRL</code> readerBhRegister <code>CLK_USB_DIV</code> readerBmRegister <code>CLK_USB_SELECTED</code> readerBiRegister <code>CLK_ADC_CTRL</code> readerBhRegister <code>CLK_ADC_DIV</code> readerBmRegister <code>CLK_ADC_SELECTED</code> readerBiRegister <code>CLK_RTC_CTRL</code> readerBhRegister <code>CLK_RTC_DIV</code> readerBmRegister <code>CLK_RTC_SELECTED</code> readerBoRegister <code>CLK_SYS_RESUS_CTRL</code> readerCaRegister <code>CLK_SYS_RESUS_STATUS</code> readerBhRegister <code>FC0_REF_KHZ</code> readerBhRegister <code>FC0_MIN_KHZ</code> readerBhRegister <code>FC0_MAX_KHZ</code> readerBfRegister <code>FC0_DELAY</code> readerBiRegister <code>FC0_INTERVAL</code> readerBdRegister <code>FC0_SRC</code> readerBgRegister <code>FC0_STATUS</code> readerBgRegister <code>FC0_RESULT</code> readerBeRegister <code>WAKE_EN0</code> readerBeRegister <code>WAKE_EN1</code> readerBfRegister <code>SLEEP_EN0</code> readerBfRegister <code>SLEEP_EN1</code> readerBeRegister <code>ENABLED0</code> readerBeRegister <code>ENABLED1</code> readerBbRegister <code>WDSEL</code> readerBdRegister <code>FRCE_ON</code> readerBeRegister <code>FRCE_OFF</code> readerBaRegister <code>DONE</code> readerBhRegister <code>GPIO_STATUS</code> readerBfRegister <code>GPIO_CTRL</code> readerBcRegister <code>INTR%s</code> readerBiRegister <code>PROC0_INTE%s</code> readerBiRegister <code>PROC0_INTF%s</code> readerBiRegister <code>PROC0_INTS%s</code> readerBiRegister <code>PROC1_INTE%s</code> readerBiRegister <code>PROC1_INTF%s</code> readerBiRegister <code>PROC1_INTS%s</code> readerC`Register <code>DORMANT_WAKE_INTE%s</code> readerC`Register <code>DORMANT_WAKE_INTF%s</code> readerC`Register <code>DORMANT_WAKE_INTS%s</code> readerBaRegister <code>INTR</code> readerBgRegister <code>PROC0_INTE</code> readerBgRegister <code>PROC0_INTF</code> readerBgRegister <code>PROC0_INTS</code> readerBgRegister <code>PROC1_INTE</code> readerBgRegister <code>PROC1_INTF</code> readerBgRegister <code>PROC1_INTS</code> readerBnRegister <code>DORMANT_WAKE_INTE</code> readerBnRegister <code>DORMANT_WAKE_INTF</code> readerBnRegister <code>DORMANT_WAKE_INTS</code> readerBhRegister <code>GPIO_STATUS</code> readerBfRegister <code>GPIO_CTRL</code> readerBcRegister <code>GPIO%s</code> readerBkRegister <code>VOLTAGE_SELECT</code> readerBbRegister <code>SWCLK</code> readerB`Register <code>SWD</code> reader2BkRegister <code>GPIO_QSPI_SCLK</code> readerBjRegister <code>GPIO_QSPI_SD0</code> readerBjRegister <code>GPIO_QSPI_SD1</code> readerBjRegister <code>GPIO_QSPI_SD2</code> readerBjRegister <code>GPIO_QSPI_SD3</code> readerBiRegister <code>GPIO_QSPI_SS</code> readerBaRegister <code>CTRL</code> readerBcRegister <code>STATUS</code> readerBdRegister <code>DORMANT</code> readerBdRegister <code>STARTUP</code> readerB`Register <code>PWR</code> readerAoRegister <code>CS</code> readerBfRegister <code>FBDIV_INT</code> readerBaRegister <code>PRIM</code> readerBiRegister <code>BUS_PRIORITY</code> readerBmRegister <code>BUS_PRIORITY_ACK</code> readerBeRegister <code>PERFCTR0</code> readerBeRegister <code>PERFSEL0</code> readerBeRegister <code>PERFCTR1</code> readerBeRegister <code>PERFSEL1</code> readerBeRegister <code>PERFCTR2</code> readerBeRegister <code>PERFSEL2</code> readerBeRegister <code>PERFCTR3</code> readerBeRegister <code>PERFSEL3</code> readerBcRegister <code>UARTDR</code> readerBdRegister <code>UARTRSR</code> readerBcRegister <code>UARTFR</code> readerBeRegister <code>UARTILPR</code> readerBeRegister <code>UARTIBRD</code> readerBeRegister <code>UARTFBRD</code> readerBfRegister <code>UARTLCR_H</code> readerBcRegister <code>UARTCR</code> readerBeRegister <code>UARTIFLS</code> readerBeRegister <code>UARTIMSC</code> readerBdRegister <code>UARTRIS</code> readerBdRegister <code>UARTMIS</code> readerBdRegister <code>UARTICR</code> readerBfRegister <code>UARTDMACR</code> readerBjRegister <code>UARTPERIPHID0</code> readerBjRegister <code>UARTPERIPHID1</code> readerBjRegister <code>UARTPERIPHID2</code> readerBjRegister <code>UARTPERIPHID3</code> readerBiRegister <code>UARTPCELLID0</code> readerBiRegister <code>UARTPCELLID1</code> readerBiRegister <code>UARTPCELLID2</code> readerBiRegister <code>UARTPCELLID3</code> readerBcRegister <code>SSPCR0</code> readerBcRegister <code>SSPCR1</code> readerBbRegister <code>SSPDR</code> readerBbRegister <code>SSPSR</code> readerBdRegister <code>SSPCPSR</code> readerBdRegister <code>SSPIMSC</code> readerBcRegister <code>SSPRIS</code> readerBcRegister <code>SSPMIS</code> readerBcRegister <code>SSPICR</code> readerBeRegister <code>SSPDMACR</code> readerBiRegister <code>SSPPERIPHID0</code> readerBiRegister <code>SSPPERIPHID1</code> readerBiRegister <code>SSPPERIPHID2</code> readerBiRegister <code>SSPPERIPHID3</code> readerBhRegister <code>SSPPCELLID0</code> readerBhRegister <code>SSPPCELLID1</code> readerBhRegister <code>SSPPCELLID2</code> readerBhRegister <code>SSPPCELLID3</code> readerBcRegister <code>IC_CON</code> readerBcRegister <code>IC_TAR</code> readerBcRegister <code>IC_SAR</code> readerBhRegister <code>IC_DATA_CMD</code> readerBkRegister <code>IC_SS_SCL_HCNT</code> readerBkRegister <code>IC_SS_SCL_LCNT</code> readerBkRegister <code>IC_FS_SCL_HCNT</code> readerBkRegister <code>IC_FS_SCL_LCNT</code> readerBiRegister <code>IC_INTR_STAT</code> readerBiRegister <code>IC_INTR_MASK</code> readerBmRegister <code>IC_RAW_INTR_STAT</code> readerBeRegister <code>IC_RX_TL</code> readerBeRegister <code>IC_TX_TL</code> readerBhRegister <code>IC_CLR_INTR</code> readerBlRegister <code>IC_CLR_RX_UNDER</code> readerBkRegister <code>IC_CLR_RX_OVER</code> readerBkRegister <code>IC_CLR_TX_OVER</code> readerBjRegister <code>IC_CLR_RD_REQ</code> readerBkRegister <code>IC_CLR_TX_ABRT</code> readerBkRegister <code>IC_CLR_RX_DONE</code> readerBlRegister <code>IC_CLR_ACTIVITY</code> readerBlRegister <code>IC_CLR_STOP_DET</code> readerBmRegister <code>IC_CLR_START_DET</code> readerBlRegister <code>IC_CLR_GEN_CALL</code> readerBfRegister <code>IC_ENABLE</code> readerBfRegister <code>IC_STATUS</code> readerBeRegister <code>IC_TXFLR</code> readerBeRegister <code>IC_RXFLR</code> readerBhRegister <code>IC_SDA_HOLD</code> readerBnRegister <code>IC_TX_ABRT_SOURCE</code> readerCbRegister <code>IC_SLV_DATA_NACK_ONLY</code> readerBfRegister <code>IC_DMA_CR</code> readerBhRegister <code>IC_DMA_TDLR</code> readerBhRegister <code>IC_DMA_RDLR</code> readerBiRegister <code>IC_SDA_SETUP</code> readerC`Register <code>IC_ACK_GENERAL_CALL</code> readerBmRegister <code>IC_ENABLE_STATUS</code> readerBiRegister <code>IC_FS_SPKLEN</code> readerBoRegister <code>IC_CLR_RESTART_DET</code> readerBlRegister <code>IC_COMP_PARAM_1</code> readerBlRegister <code>IC_COMP_VERSION</code> readerBiRegister <code>IC_COMP_TYPE</code> readerBaRegister <code>INTE</code> readerBaRegister <code>INTR</code> readerBaRegister <code>INTF</code> readerBaRegister <code>INTS</code> readerB`Register <code>CTR</code> readerB`Register <code>DIV</code> readerAoRegister <code>CC</code> readerB`Register <code>CSR</code> readerB`Register <code>TOP</code> readerAoRegister <code>EN</code> readerBcRegister <code>REASON</code> readerBaRegister <code>CTRL</code> readerBeRegister <code>SCRATCH0</code> readerBeRegister <code>SCRATCH1</code> readerBeRegister <code>SCRATCH2</code> readerBeRegister <code>SCRATCH3</code> readerBeRegister <code>SCRATCH4</code> readerBeRegister <code>SCRATCH5</code> readerBeRegister <code>SCRATCH6</code> readerBeRegister <code>SCRATCH7</code> readerBaRegister <code>TICK</code> reader?BbRegister <code>PHASE</code> reader:BcRegister <code>STATUS</code> readerBdRegister <code>DORMANT</code> readerBbRegister <code>FREQA</code> readerBbRegister <code>FREQB</code> readerBfRegister <code>RANDOMBIT</code> readerBaRegister <code>VREG</code> readerB`Register <code>BOD</code> readerBgRegister <code>CHIP_RESET</code> readerBeRegister <code>PLATFORM</code> readerBmRegister <code>SETUP_PACKET_LOW</code> readerBnRegister <code>SETUP_PACKET_HIGH</code> readerBiRegister <code>EP_CONTROL%s</code> readerC`Register <code>EP_BUFFER_CONTROL%s</code> readerBhRegister <code>EPX_CONTROL</code> readerBaRegister <code>INTE</code> readerBaRegister <code>INTR</code> readerBaRegister <code>INTF</code> readerBaRegister <code>INTS</code> readerBfRegister <code>ADDR_ENDP</code> readerBmRegister <code>HOST_ADDR_ENDP%s</code> readerBfRegister <code>MAIN_CTRL</code> readerBcRegister <code>SOF_RD</code> readerBeRegister <code>SIE_CTRL</code> readerBgRegister <code>SIE_STATUS</code> readerBhRegister <code>INT_EP_CTRL</code> readerBhRegister <code>BUFF_STATUS</code> readerCcRegister <code>BUFF_CPU_SHOULD_HANDLE</code> readerBeRegister <code>EP_ABORT</code> readerBjRegister <code>EP_ABORT_DONE</code> readerBiRegister <code>EP_STALL_ARM</code> readerBeRegister <code>NAK_POLL</code> readerC`Register <code>EP_STATUS_STALL_NAK</code> readerBgRegister <code>USB_MUXING</code> readerBdRegister <code>USB_PWR</code> readerBjRegister <code>USBPHY_DIRECT</code> readerCcRegister <code>USBPHY_DIRECT_OVERRIDE</code> readerBhRegister <code>USBPHY_TRIM</code> readerBaRegister <code>INTR</code> readerBaRegister <code>CTRL</code> readerBbRegister <code>FSTAT</code> readerBcRegister <code>FDEBUG</code> readerBcRegister <code>FLEVEL</code> readerBbRegister <code>RXF%s</code> readerB`Register <code>IRQ</code> readerBnRegister <code>INPUT_SYNC_BYPASS</code> readerBgRegister <code>DBG_PADOUT</code> readerBfRegister <code>DBG_PADOE</code> readerBhRegister <code>DBG_CFGINFO</code> readerBfRegister <code>SM_CLKDIV</code> readerBhRegister <code>SM_EXECCTRL</code> readerBiRegister <code>SM_SHIFTCTRL</code> readerBdRegister <code>SM_ADDR</code> readerBeRegister <code>SM_INSTR</code> readerBgRegister <code>SM_PINCTRL</code> readerBeRegister <code>IRQ_INTE</code> readerBeRegister <code>IRQ_INTF</code> readerBeRegister <code>IRQ_INTS</code> readerBbRegister <code>CPUID</code> readerBdRegister <code>GPIO_IN</code> readerBgRegister <code>GPIO_HI_IN</code> readerBeRegister <code>GPIO_OUT</code> readerBdRegister <code>GPIO_OE</code> readerBhRegister <code>GPIO_HI_OUT</code> readerBgRegister <code>GPIO_HI_OE</code> readerBdRegister <code>FIFO_ST</code> readerBdRegister <code>FIFO_RD</code> readerBhRegister <code>SPINLOCK_ST</code> readerBjRegister <code>DIV_UDIVIDEND</code> readerBiRegister <code>DIV_UDIVISOR</code> readerBjRegister <code>DIV_SDIVIDEND</code> readerBiRegister <code>DIV_SDIVISOR</code> readerBiRegister <code>DIV_QUOTIENT</code> readerBjRegister <code>DIV_REMAINDER</code> readerBdRegister <code>DIV_CSR</code> readerBkRegister <code>INTERP0_ACCUM0</code> readerBkRegister <code>INTERP0_ACCUM1</code> readerBjRegister <code>INTERP0_BASE0</code> readerBjRegister <code>INTERP0_BASE1</code> readerBjRegister <code>INTERP0_BASE2</code> readerBnRegister <code>INTERP0_POP_LANE0</code> readerBnRegister <code>INTERP0_POP_LANE1</code> readerBmRegister <code>INTERP0_POP_FULL</code> readerBoRegister <code>INTERP0_PEEK_LANE0</code> readerBoRegister <code>INTERP0_PEEK_LANE1</code> readerBnRegister <code>INTERP0_PEEK_FULL</code> readerBoRegister <code>INTERP0_CTRL_LANE0</code> readerBoRegister <code>INTERP0_CTRL_LANE1</code> readerBoRegister <code>INTERP0_ACCUM0_ADD</code> readerBoRegister <code>INTERP0_ACCUM1_ADD</code> readerBkRegister <code>INTERP1_ACCUM0</code> readerBkRegister <code>INTERP1_ACCUM1</code> readerBjRegister <code>INTERP1_BASE0</code> readerBjRegister <code>INTERP1_BASE1</code> readerBjRegister <code>INTERP1_BASE2</code> readerBnRegister <code>INTERP1_POP_LANE0</code> readerBnRegister <code>INTERP1_POP_LANE1</code> readerBmRegister <code>INTERP1_POP_FULL</code> readerBoRegister <code>INTERP1_PEEK_LANE0</code> readerBoRegister <code>INTERP1_PEEK_LANE1</code> readerBnRegister <code>INTERP1_PEEK_FULL</code> readerBoRegister <code>INTERP1_CTRL_LANE0</code> readerBoRegister <code>INTERP1_CTRL_LANE1</code> readerBoRegister <code>INTERP1_ACCUM0_ADD</code> readerBoRegister <code>INTERP1_ACCUM1_ADD</code> readerBgRegister <code>SPINLOCK%s</code> readerB`Register <code>CCR</code> readerBbRegister <code>CPUID</code> readerBeRegister <code>SYST_CSR</code> readerBeRegister <code>SYST_RVR</code> readerBeRegister <code>SYST_CVR</code> readerBgRegister <code>SYST_CALIB</code> readerBfRegister <code>NVIC_ISER</code> readerBfRegister <code>NVIC_ICER</code> readerBfRegister <code>NVIC_ISPR</code> readerBfRegister <code>NVIC_ICPR</code> readerBfRegister <code>NVIC_IPR0</code> readerBfRegister <code>NVIC_IPR1</code> readerBfRegister <code>NVIC_IPR2</code> readerBfRegister <code>NVIC_IPR3</code> readerBfRegister <code>NVIC_IPR4</code> readerBfRegister <code>NVIC_IPR5</code> readerBfRegister <code>NVIC_IPR6</code> readerBfRegister <code>NVIC_IPR7</code> readerBaRegister <code>ICSR</code> readerBaRegister <code>VTOR</code> readerBbRegister <code>AIRCR</code> readerB`Register <code>SCR</code> readerBbRegister <code>SHPR2</code> readerBbRegister <code>SHPR3</code> readerBbRegister <code>SHCSR</code> readerBeRegister <code>MPU_TYPE</code> readerBeRegister <code>MPU_CTRL</code> readerBdRegister <code>MPU_RNR</code> readerBeRegister <code>MPU_RBAR</code> readerBeRegister <code>MPU_RASR</code> readerAkData protected by the mutex0000BcRegister <code>ENABLE</code> writerBeRegister <code>INTENCLR</code> writerBhRegister <code>TASKS_START</code> writerBeRegister <code>INTENSET</code> writerBgRegister <code>TASKS_STOP</code> writerBiRegister <code>EVENTS_READY</code> writerBcRegister <code>SHORTS</code> writerBaRegister <code>MODE</code> writerBaRegister <code>PSEL</code> writerBbRegister <code>INTEN</code> writerBiRegister <code>TASKS_SAMPLE</code> writerBhRegister <code>EVENTS_DOWN</code> writerBfRegister <code>EVENTS_UP</code> writerBiRegister <code>EVENTS_CROSS</code> writerBcRegister <code>REFSEL</code> writerBfRegister <code>EXTREFSEL</code> writerAoRegister <code>TH</code> writerBaRegister <code>HYST</code> writerBeRegister <code>INTENCLR</code> writerBhRegister <code>TASKS_START</code> writerBeRegister <code>INTENSET</code> writerBgRegister <code>TASKS_STOP</code> writer?BcRegister <code>CONFIG</code> writerBjRegister <code>EVENTS_VALRDY</code> writerA`Register writer.BcRegister <code>ENABLE</code> writer75BcRegister <code>SHORTS</code> writerBjRegister <code>TASKS_STARTRX</code> writerBiRegister <code>TASKS_STOPRX</code> writerBjRegister <code>TASKS_STARTTX</code> writerBiRegister <code>TASKS_STOPTX</code> writerBjRegister <code>TASKS_SUSPEND</code> writerBgRegister <code>EVENTS_CTS</code> writerBhRegister <code>EVENTS_NCTS</code> writerBjRegister <code>EVENTS_RXDRDY</code> writerBjRegister <code>EVENTS_TXDRDY</code> writerBiRegister <code>EVENTS_ERROR</code> writerBhRegister <code>EVENTS_RXTO</code> writerBeRegister <code>ERRORSRC</code> writerB`Register <code>RXD</code> writerB`Register <code>TXD</code> writerB`Register <code>RTS</code> writerB`Register <code>CTS</code> writer2BeRegister <code>BAUDRATE</code> writerBcRegister <code>CONFIG</code> writerBcRegister <code>ENABLE</code> writerBeRegister <code>INTENCLR</code> writerBeRegister <code>INTENSET</code> writerBiRegister <code>EVENTS_READY</code> writerBfRegister <code>FREQUENCY</code> writerB`Register <code>SCK</code> writerBaRegister <code>MOSI</code> writerBaRegister <code>MISO</code> writer<8BhRegister <code>UNUSED8[%s]</code> writerBdRegister <code>UNUSED0</code> writerBdRegister <code>UNUSED1</code> writerBdRegister <code>UNUSED2</code> writerBdRegister <code>UNUSED3</code> writerBfRegister <code>NRFFW[%s]</code> writerBfRegister <code>NRFHW[%s]</code> writerBiRegister <code>CUSTOMER[%s]</code> writerBjRegister <code>PSELRESET[%s]</code> writerBfRegister <code>APPROTECT</code> writerBdRegister <code>NFCPINS</code> writerBfRegister <code>DEBUGCTRL</code> writerBdRegister <code>REGOUT0</code> writerBeRegister <code>INTENCLR</code> writerBeRegister <code>INTENSET</code> writerBmRegister <code>TASKS_HFCLKSTART</code> writerBlRegister <code>TASKS_HFCLKSTOP</code> writerBmRegister <code>TASKS_LFCLKSTART</code> writerBlRegister <code>TASKS_LFCLKSTOP</code> writerBfRegister <code>TASKS_CAL</code> writerBjRegister <code>TASKS_CTSTART</code> writerBiRegister <code>TASKS_CTSTOP</code> writerC`Register <code>EVENTS_HFCLKSTARTED</code> writerC`Register <code>EVENTS_LFCLKSTARTED</code> writerBhRegister <code>EVENTS_DONE</code> writerBhRegister <code>EVENTS_CTTO</code> writerBmRegister <code>EVENTS_CTSTARTED</code> writerBmRegister <code>EVENTS_CTSTOPPED</code> writerBeRegister <code>LFCLKSRC</code> writerBiRegister <code>HFXODEBOUNCE</code> writerBaRegister <code>CTIV</code> writerBhRegister <code>TRACECONFIG</code> writerBeRegister <code>LFRCMODE</code> writerBeRegister <code>INTENCLR</code> writerBeRegister <code>INTENSET</code> writerBbRegister <code>POWER</code> writerBeRegister <code>POWERSET</code> writerBeRegister <code>POWERCLR</code> writerBkRegister <code>TASKS_CONSTLAT</code> writerBiRegister <code>TASKS_LOWPWR</code> writerBkRegister <code>EVENTS_POFWARN</code> writerBnRegister <code>EVENTS_SLEEPENTER</code> writerBmRegister <code>EVENTS_SLEEPEXIT</code> writerBoRegister <code>EVENTS_USBDETECTED</code> writerBnRegister <code>EVENTS_USBREMOVED</code> writerBmRegister <code>EVENTS_USBPWRRDY</code> writerBfRegister <code>RESETREAS</code> writerBfRegister <code>SYSTEMOFF</code> writerBcRegister <code>POFCON</code> writerBeRegister <code>GPREGRET</code> writerBfRegister <code>GPREGRET2</code> writerBcRegister <code>DCDCEN</code> writerBdRegister <code>DCDCEN0</code> writerBeRegister <code>INTENCLR</code> writerBhRegister <code>TASKS_START</code> writerBeRegister <code>INTENSET</code> writerBbRegister <code>POWER</code> writerBgRegister <code>TASKS_TXEN</code> writerBgRegister <code>TASKS_RXEN</code> writerBgRegister <code>TASKS_STOP</code> writerBjRegister <code>TASKS_DISABLE</code> writerBlRegister <code>TASKS_RSSISTART</code> writerBkRegister <code>TASKS_RSSISTOP</code> writerBjRegister <code>TASKS_BCSTART</code> writerBiRegister <code>TASKS_BCSTOP</code> writerBjRegister <code>TASKS_EDSTART</code> writerBiRegister <code>TASKS_EDSTOP</code> writerBkRegister <code>TASKS_CCASTART</code> writerBjRegister <code>TASKS_CCASTOP</code> writerBiRegister <code>EVENTS_READY</code> writerBkRegister <code>EVENTS_ADDRESS</code> writerBkRegister <code>EVENTS_PAYLOAD</code> writerBgRegister <code>EVENTS_END</code> writerBlRegister <code>EVENTS_DISABLED</code> writerBlRegister <code>EVENTS_DEVMATCH</code> writerBkRegister <code>EVENTS_DEVMISS</code> writerBkRegister <code>EVENTS_RSSIEND</code> writerBkRegister <code>EVENTS_BCMATCH</code> writerBiRegister <code>EVENTS_CRCOK</code> writerBlRegister <code>EVENTS_CRCERROR</code> writerBnRegister <code>EVENTS_FRAMESTART</code> writerBiRegister <code>EVENTS_EDEND</code> writerBmRegister <code>EVENTS_EDSTOPPED</code> writerBkRegister <code>EVENTS_CCAIDLE</code> writerBkRegister <code>EVENTS_CCABUSY</code> writerBnRegister <code>EVENTS_CCASTOPPED</code> writerBmRegister <code>EVENTS_RATEBOOST</code> writerBkRegister <code>EVENTS_TXREADY</code> writerBkRegister <code>EVENTS_RXREADY</code> writerBlRegister <code>EVENTS_MHRMATCH</code> writerBjRegister <code>EVENTS_PHYEND</code> writerBcRegister <code>SHORTS</code> writerBfRegister <code>PACKETPTR</code> writerBfRegister <code>FREQUENCY</code> writerBdRegister <code>TXPOWER</code> writerBaRegister <code>MODE</code> writerBbRegister <code>PCNF0</code> writerBbRegister <code>PCNF1</code> writerBbRegister <code>BASE0</code> writerBbRegister <code>BASE1</code> writerBdRegister <code>PREFIX0</code> writerBdRegister <code>PREFIX1</code> writerBfRegister <code>TXADDRESS</code> writerBhRegister <code>RXADDRESSES</code> writerBcRegister <code>CRCCNF</code> writerBdRegister <code>CRCPOLY</code> writerBdRegister <code>CRCINIT</code> writerBaRegister <code>TIFS</code> writerBhRegister <code>DATAWHITEIV</code> writerB`Register <code>BCC</code> writerBdRegister <code>DAB[%s]</code> writerBdRegister <code>DAP[%s]</code> writerBbRegister <code>DACNF</code> writerBiRegister <code>MHRMATCHCONF</code> writerBhRegister <code>MHRMATCHMAS</code> writerBeRegister <code>MODECNF0</code> writerB`Register <code>SFD</code> writerBbRegister <code>EDCNT</code> writerBeRegister <code>EDSAMPLE</code> writerBdRegister <code>CCACTRL</code> writerBcRegister <code>ENABLE</code> writerBeRegister <code>INTENCLR</code> writerBeRegister <code>INTENSET</code> writerBcRegister <code>SHORTS</code> writerBjRegister <code>TASKS_STARTRX</code> writerBiRegister <code>TASKS_STOPRX</code> writerBjRegister <code>TASKS_STARTTX</code> writerBiRegister <code>TASKS_STOPTX</code> writerBgRegister <code>EVENTS_CTS</code> writerBhRegister <code>EVENTS_NCTS</code> writerBjRegister <code>EVENTS_RXDRDY</code> writerBjRegister <code>EVENTS_TXDRDY</code> writerBiRegister <code>EVENTS_ERROR</code> writerBhRegister <code>EVENTS_RXTO</code> writerBeRegister <code>ERRORSRC</code> writerB`Register <code>RXD</code> writerB`Register <code>TXD</code> writerB`Register <code>RTS</code> writerB`Register <code>CTS</code> writerB`Register <code>PTR</code> writerBcRegister <code>MAXCNT</code> writer10BeRegister <code>BAUDRATE</code> writerBcRegister <code>CONFIG</code> writerBjRegister <code>TASKS_FLUSHRX</code> writerBiRegister <code>EVENTS_ENDRX</code> writerBiRegister <code>EVENTS_ENDTX</code> writerBmRegister <code>EVENTS_RXSTARTED</code> writerBmRegister <code>EVENTS_TXSTARTED</code> writerBmRegister <code>EVENTS_TXSTOPPED</code> writerBbRegister <code>INTEN</code> writerBcRegister <code>ENABLE</code> writerBeRegister <code>INTENCLR</code> writerBhRegister <code>TASKS_START</code> writerBeRegister <code>INTENSET</code> writerBgRegister <code>TASKS_STOP</code> writerBgRegister <code>EVENTS_END</code> writerBcRegister <code>SHORTS</code> writerBfRegister <code>FREQUENCY</code> writerBjRegister <code>TASKS_SUSPEND</code> writerB`Register <code>SCK</code> writerBaRegister <code>MOSI</code> writerBaRegister <code>MISO</code> writerB`Register <code>CSN</code> writerB`Register <code>PTR</code> writerBcRegister <code>MAXCNT</code> writerBaRegister <code>LIST</code> writer210BcRegister <code>CONFIG</code> writerBiRegister <code>EVENTS_ENDRX</code> writerBiRegister <code>EVENTS_ENDTX</code> writerBiRegister <code>TASKS_RESUME</code> writerBkRegister <code>EVENTS_STOPPED</code> writerBkRegister <code>EVENTS_STARTED</code> writerBfRegister <code>STALLSTAT</code> writerBdRegister <code>RXDELAY</code> writerBcRegister <code>CSNDUR</code> writerBcRegister <code>CSNPOL</code> writerBdRegister <code>PSELDCX</code> writerBcRegister <code>DCXCNT</code> writerB`Register <code>ORC</code> writerBcRegister <code>ENABLE</code> writerBeRegister <code>INTENCLR</code> writerBeRegister <code>INTENSET</code> writerBcRegister <code>STATUS</code> writerBgRegister <code>EVENTS_END</code> writerBcRegister <code>SHORTS</code> writerB`Register <code>SCK</code> writerBaRegister <code>MOSI</code> writerBaRegister <code>MISO</code> writerB`Register <code>CSN</code> writerB`Register <code>PTR</code> writerBcRegister <code>MAXCNT</code> writer10BcRegister <code>CONFIG</code> writerBiRegister <code>EVENTS_ENDRX</code> writer>BjRegister <code>TASKS_ACQUIRE</code> writerBjRegister <code>TASKS_RELEASE</code> writerBlRegister <code>EVENTS_ACQUIRED</code> writerB`Register <code>DEF</code> writerBdRegister <code>ADDRESS</code> writerBcRegister <code>ENABLE</code> writerBeRegister <code>INTENCLR</code> writerBeRegister <code>INTENSET</code> writerBgRegister <code>TASKS_STOP</code> writerBcRegister <code>SHORTS</code> writerBfRegister <code>FREQUENCY</code> writerBjRegister <code>TASKS_STARTRX</code> writerBjRegister <code>TASKS_STARTTX</code> writerBjRegister <code>TASKS_SUSPEND</code> writerBiRegister <code>EVENTS_ERROR</code> writerBeRegister <code>ERRORSRC</code> writerB`Register <code>SCL</code> writerB`Register <code>SDA</code> writerB`Register <code>TXD</code> writerBiRegister <code>TASKS_RESUME</code> writerBkRegister <code>EVENTS_STOPPED</code> writerBlRegister <code>EVENTS_RXDREADY</code> writerBkRegister <code>EVENTS_TXDSENT</code> writerBfRegister <code>EVENTS_BB</code> writerBmRegister <code>EVENTS_SUSPENDED</code> writerBdRegister <code>ADDRESS</code> writerBcRegister <code>ENABLE</code> writerBeRegister <code>INTENCLR</code> writerBeRegister <code>INTENSET</code> writerBgRegister <code>TASKS_STOP</code> writerBcRegister <code>SHORTS</code> writerBfRegister <code>FREQUENCY</code> writerBjRegister <code>TASKS_STARTRX</code> writerBjRegister <code>TASKS_STARTTX</code> writerBjRegister <code>TASKS_SUSPEND</code> writerBiRegister <code>EVENTS_ERROR</code> writerBeRegister <code>ERRORSRC</code> writerB`Register <code>SCL</code> writerB`Register <code>SDA</code> writerB`Register <code>PTR</code> writerBcRegister <code>MAXCNT</code> writerBaRegister <code>LIST</code> writer210BmRegister <code>EVENTS_RXSTARTED</code> writerBmRegister <code>EVENTS_TXSTARTED</code> writerBbRegister <code>INTEN</code> writerBiRegister <code>TASKS_RESUME</code> writerBkRegister <code>EVENTS_STOPPED</code> writerBmRegister <code>EVENTS_SUSPENDED</code> writerBjRegister <code>EVENTS_LASTRX</code> writerBjRegister <code>EVENTS_LASTTX</code> writerBhRegister <code>ADDRESS[%s]</code> writerBcRegister <code>ENABLE</code> writerBeRegister <code>INTENCLR</code> writerBeRegister <code>INTENSET</code> writerBgRegister <code>TASKS_STOP</code> writerBcRegister <code>SHORTS</code> writerBjRegister <code>TASKS_SUSPEND</code> writerBiRegister <code>EVENTS_ERROR</code> writerBeRegister <code>ERRORSRC</code> writerB`Register <code>SCL</code> writerB`Register <code>SDA</code> writerB`Register <code>PTR</code> writerBcRegister <code>MAXCNT</code> writer10BcRegister <code>CONFIG</code> writerBmRegister <code>EVENTS_RXSTARTED</code> writerBmRegister <code>EVENTS_TXSTARTED</code> writerBbRegister <code>INTEN</code> writerBiRegister <code>TASKS_RESUME</code> writerBkRegister <code>EVENTS_STOPPED</code> writerB`Register <code>ORC</code> writerBlRegister <code>TASKS_PREPARERX</code> writerBlRegister <code>TASKS_PREPARETX</code> writerBiRegister <code>EVENTS_WRITE</code> writerBhRegister <code>EVENTS_READ</code> writerBeRegister <code>INTENCLR</code> writerBeRegister <code>INTENSET</code> writerBjRegister <code>TASKS_DISABLE</code> writerBiRegister <code>EVENTS_READY</code> writerBcRegister <code>SHORTS</code> writerBfRegister <code>PACKETPTR</code> writerBjRegister <code>TASKS_STARTTX</code> writerBiRegister <code>EVENTS_ERROR</code> writerBhRegister <code>FRAMECONFIG</code> writerBcRegister <code>AMOUNT</code> writer1BiRegister <code>EVENTS_ENDRX</code> writerBiRegister <code>EVENTS_ENDTX</code> writerBbRegister <code>INTEN</code> writerBkRegister <code>EVENTS_STARTED</code> writerBkRegister <code>TASKS_ACTIVATE</code> writerBhRegister <code>TASKS_SENSE</code> writerBoRegister <code>TASKS_ENABLERXDATA</code> writerBiRegister <code>TASKS_GOIDLE</code> writerBjRegister <code>TASKS_GOSLEEP</code> writerCaRegister <code>EVENTS_FIELDDETECTED</code> writerBmRegister <code>EVENTS_FIELDLOST</code> writerC`Register <code>EVENTS_TXFRAMESTART</code> writerBnRegister <code>EVENTS_TXFRAMEEND</code> writerC`Register <code>EVENTS_RXFRAMESTART</code> writerBnRegister <code>EVENTS_RXFRAMEEND</code> writerBkRegister <code>EVENTS_RXERROR</code> writerCeRegister <code>EVENTS_AUTOCOLRESSTARTED</code> writerBmRegister <code>EVENTS_COLLISION</code> writerBlRegister <code>EVENTS_SELECTED</code> writerBhRegister <code>ERRORSTATUS</code> writerAoRegister <code>RX</code> writerBjRegister <code>FRAMEDELAYMIN</code> writerBjRegister <code>FRAMEDELAYMAX</code> writerBkRegister <code>FRAMEDELAYMODE</code> writerBcRegister <code>MAXLEN</code> writerBhRegister <code>NFCID1_LAST</code> writerBlRegister <code>NFCID1_2ND_LAST</code> writerBlRegister <code>NFCID1_3RD_LAST</code> writerBmRegister <code>AUTOCOLRESCONFIG</code> writerBdRegister <code>SENSRES</code> writerBcRegister <code>SELRES</code> writerBeRegister <code>INTENCLR</code> writerBeRegister <code>INTENSET</code> writerBgRegister <code>CONFIG[%s]</code> writerBjRegister <code>TASKS_OUT[%s]</code> writerBjRegister <code>TASKS_SET[%s]</code> writerBjRegister <code>TASKS_CLR[%s]</code> writerBjRegister <code>EVENTS_IN[%s]</code> writerBhRegister <code>EVENTS_PORT</code> writerBcRegister <code>ENABLE</code> writerB`Register <code>PTR</code> writerBcRegister <code>MAXCNT</code> writer:BhRegister <code>TASKS_START</code> writer:BcRegister <code>CONFIG</code> writerBbRegister <code>PSELP</code> writerBbRegister <code>PSELN</code> writerBbRegister <code>LIMIT</code> writerBhRegister <code>EVENTS_DONE</code> writerBgRegister <code>TASKS_STOP</code> writerBgRegister <code>EVENTS_END</code> writerBbRegister <code>INTEN</code> writerBkRegister <code>EVENTS_STOPPED</code> writerBkRegister <code>EVENTS_STARTED</code> writerBiRegister <code>TASKS_SAMPLE</code> writerCbRegister <code>TASKS_CALIBRATEOFFSET</code> writerBnRegister <code>EVENTS_RESULTDONE</code> writerCaRegister <code>EVENTS_CALIBRATEDONE</code> writerBcRegister <code>LIMITH</code> writerBcRegister <code>LIMITL</code> writerBgRegister <code>RESOLUTION</code> writerBgRegister <code>OVERSAMPLE</code> writerBgRegister <code>SAMPLERATE</code> writerBfRegister <code>PRESCALER</code> writerBeRegister <code>INTENCLR</code> writerBcRegister <code>CC[%s]</code> writerBhRegister <code>TASKS_CLEAR</code> writerBhRegister <code>TASKS_START</code> writerBoRegister <code>EVENTS_COMPARE[%s]</code> writerBeRegister <code>INTENSET</code> writerBdRegister <code>BITMODE</code> writerBnRegister <code>TASKS_CAPTURE[%s]</code> writerBgRegister <code>TASKS_STOP</code> writerBcRegister <code>SHORTS</code> writerBaRegister <code>MODE</code> writerBhRegister <code>TASKS_COUNT</code> writerBkRegister <code>TASKS_SHUTDOWN</code> writer=<;:9BjRegister <code>EVENTS_OVRFLW</code> writer98BeRegister <code>EVTENSET</code> writer6BmRegister <code>TASKS_TRIGOVRFLW</code> writerBhRegister <code>EVENTS_TICK</code> writerBbRegister <code>EVTEN</code> writerBeRegister <code>EVTENCLR</code> writerBeRegister <code>INTENCLR</code> writerBhRegister <code>TASKS_START</code> writer?AoRegister <code>A0</code> writerAoRegister <code>A1</code> writerAoRegister <code>A2</code> writerAoRegister <code>A3</code> writerAoRegister <code>A4</code> writerAoRegister <code>A5</code> writerAoRegister <code>B0</code> writerAoRegister <code>B1</code> writerAoRegister <code>B2</code> writerAoRegister <code>B3</code> writerAoRegister <code>B4</code> writerAoRegister <code>B5</code> writerAoRegister <code>T0</code> writerAoRegister <code>T1</code> writerAoRegister <code>T2</code> writerAoRegister <code>T3</code> writerAoRegister <code>T4</code> writerBgRegister <code>TASKS_STOP</code> writerBkRegister <code>EVENTS_DATARDY</code> writerBeRegister <code>INTENCLR</code> writerBeRegister <code>INTENSET</code> writerBkRegister <code>TASKS_STARTECB</code> writerBjRegister <code>TASKS_STOPECB</code> writerBjRegister <code>EVENTS_ENDECB</code> writerBlRegister <code>EVENTS_ERRORECB</code> writerBgRegister <code>ECBDATAPTR</code> writerBcRegister <code>ENABLE</code> writer7BhRegister <code>TASKS_START</code> writer7:BgRegister <code>EVENTS_END</code> writerBlRegister <code>EVENTS_RESOLVED</code> writerBoRegister <code>EVENTS_NOTRESOLVED</code> writerBaRegister <code>NIRK</code> writerBcRegister <code>IRKPTR</code> writerBdRegister <code>ADDRPTR</code> writerBgRegister <code>SCRATCHPTR</code> writer8?>BgRegister <code>TASKS_STOP</code> writerBcRegister <code>SHORTS</code> writerBaRegister <code>MODE</code> writerBiRegister <code>EVENTS_ERROR</code> writer4BhRegister <code>TASKS_KSGEN</code> writerBhRegister <code>TASKS_CRYPT</code> writerBoRegister <code>TASKS_RATEOVERRIDE</code> writerBlRegister <code>EVENTS_ENDKSGEN</code> writerBlRegister <code>EVENTS_ENDCRYPT</code> writerBcRegister <code>CNFPTR</code> writerBbRegister <code>INPTR</code> writerBcRegister <code>OUTPTR</code> writerBjRegister <code>MAXPACKETSIZE</code> writerBiRegister <code>RATEOVERRIDE</code> writerBeRegister <code>INTENCLR</code> writerBhRegister <code>TASKS_START</code> writerBeRegister <code>INTENSET</code> writerBcRegister <code>CONFIG</code> writerBkRegister <code>EVENTS_TIMEOUT</code> writerB`Register <code>CRV</code> writerBaRegister <code>RREN</code> writerBcRegister <code>RR[%s]</code> writerBcRegister <code>ENABLE</code> writer876BgRegister <code>TASKS_STOP</code> writerBcRegister <code>SHORTS</code> writerAnRegister <code>A</code> writerAnRegister <code>B</code> writerB`Register <code>LED</code> writerBkRegister <code>EVENTS_STOPPED</code> writerBmRegister <code>TASKS_READCLRACC</code> writerBkRegister <code>TASKS_RDCLRACC</code> writerBkRegister <code>TASKS_RDCLRDBL</code> writerBmRegister <code>EVENTS_SAMPLERDY</code> writerBmRegister <code>EVENTS_REPORTRDY</code> writerBiRegister <code>EVENTS_ACCOF</code> writerBjRegister <code>EVENTS_DBLRDY</code> writerBcRegister <code>LEDPOL</code> writerBfRegister <code>SAMPLEPER</code> writerBfRegister <code>REPORTPER</code> writerBbRegister <code>DBFEN</code> writerBcRegister <code>LEDPRE</code> writerBcRegister <code>ENABLE</code> writerBeRegister <code>INTENCLR</code> writerBhRegister <code>TASKS_START</code> writerBeRegister <code>INTENSET</code> writerBgRegister <code>TASKS_STOP</code> writerBiRegister <code>EVENTS_READY</code> writerBcRegister <code>SHORTS</code> writerBaRegister <code>PSEL</code> writerBiRegister <code>TASKS_SAMPLE</code> writerBhRegister <code>EVENTS_DOWN</code> writerBfRegister <code>EVENTS_UP</code> writerBiRegister <code>EVENTS_CROSS</code> writerBcRegister <code>REFSEL</code> writerBfRegister <code>EXTREFSEL</code> writerBaRegister <code>HYST</code> writerBfRegister <code>ANADETECT</code> writer><BbRegister <code>INTEN</code> writerBnRegister <code>TASKS_TRIGGER[%s]</code> writerCaRegister <code>EVENTS_TRIGGERED[%s]</code> writerBfRegister <code>PRESCALER</code> writerBeRegister <code>INTENCLR</code> writerBcRegister <code>CC[%s]</code> writerBhRegister <code>TASKS_CLEAR</code> writerBhRegister <code>TASKS_START</code> writerBoRegister <code>EVENTS_COMPARE[%s]</code> writerBeRegister <code>INTENSET</code> writerBdRegister <code>BITMODE</code> writerBnRegister <code>TASKS_CAPTURE[%s]</code> writerBgRegister <code>TASKS_STOP</code> writerBcRegister <code>SHORTS</code> writerBaRegister <code>MODE</code> writerBhRegister <code>TASKS_COUNT</code> writerBkRegister <code>TASKS_SHUTDOWN</code> writerBcRegister <code>ENABLE</code> writer>=8543BdRegister <code>OUT[%s]</code> writerBbRegister <code>INTEN</code> writerBkRegister <code>EVENTS_STOPPED</code> writerBoRegister <code>TASKS_SEQSTART[%s]</code> writerBkRegister <code>TASKS_NEXTSTEP</code> writerCbRegister <code>EVENTS_SEQSTARTED[%s]</code> writerBnRegister <code>EVENTS_SEQEND[%s]</code> writerC`Register <code>EVENTS_PWMPERIODEND</code> writerBmRegister <code>EVENTS_LOOPSDONE</code> writerBgRegister <code>COUNTERTOP</code> writerBdRegister <code>DECODER</code> writerBaRegister <code>LOOP</code> writerB`Register <code>PTR</code> writerB`Register <code>CNT</code> writerBdRegister <code>REFRESH</code> writerBeRegister <code>ENDDELAY</code> writerBcRegister <code>ENABLE</code> writerBeRegister <code>INTENCLR</code> writerBhRegister <code>TASKS_START</code> writerBeRegister <code>INTENSET</code> writerBgRegister <code>TASKS_STOP</code> writerBgRegister <code>EVENTS_END</code> writerBaRegister <code>MODE</code> writerB`Register <code>CLK</code> writerB`Register <code>DIN</code> writerBbRegister <code>INTEN</code> writerBkRegister <code>EVENTS_STOPPED</code> writerBkRegister <code>EVENTS_STARTED</code> writer?BcRegister <code>MAXCNT</code> writerBgRegister <code>PDMCLKCTRL</code> writerBbRegister <code>GAINL</code> writerBbRegister <code>GAINR</code> writerBbRegister <code>RATIO</code> writerBaRegister <code>SIZE</code> writerBdRegister <code>UNUSED0</code> writerBaRegister <code>ADDR</code> writerBaRegister <code>PERM</code> writerBcRegister <code>CONFIG</code> writerBfRegister <code>ERASEPAGE</code> writerBfRegister <code>ERASEPCR1</code> writerBeRegister <code>ERASEALL</code> writerBfRegister <code>ERASEPCR0</code> writerBfRegister <code>ERASEUICR</code> writerBmRegister <code>ERASEPAGEPARTIAL</code> writerC`Register <code>ERASEPAGEPARTIALCFG</code> writerBfRegister <code>ICACHECNF</code> writerBaRegister <code>IHIT</code> writerBbRegister <code>IMISS</code> writerB`Register <code>EEP</code> writerB`Register <code>TEP</code> writerAoRegister <code>EN</code> writerB`Register <code>DIS</code> writerBaRegister <code>CHEN</code> writerBdRegister <code>CHENSET</code> writerBdRegister <code>CHENCLR</code> writerBdRegister <code>CHG[%s]</code> writer6BeRegister <code>INTENCLR</code> writerBeRegister <code>INTENSET</code> writerBbRegister <code>INTEN</code> writerAoRegister <code>WA</code> writerAoRegister <code>RA</code> writer10BbRegister <code>NMIEN</code> writerBeRegister <code>NMIENSET</code> writerBeRegister <code>NMIENCLR</code> writerBfRegister <code>SUBSTATWA</code> writerBfRegister <code>SUBSTATRA</code> writerBeRegister <code>REGIONEN</code> writerBhRegister <code>REGIONENSET</code> writerBhRegister <code>REGIONENCLR</code> writerB`Register <code>END</code> writerBbRegister <code>START</code> writerBaRegister <code>SUBS</code> writerBcRegister <code>ENABLE</code> writerBeRegister <code>INTENCLR</code> writerBhRegister <code>TASKS_START</code> writerBeRegister <code>INTENSET</code> writerBgRegister <code>TASKS_STOP</code> writerB`Register <code>SCK</code> writerB`Register <code>MCK</code> writerBaRegister <code>LRCK</code> writerBaRegister <code>SDIN</code> writerBbRegister <code>SDOUT</code> writerB`Register <code>PTR</code> writer0BbRegister <code>ALIGN</code> writerBcRegister <code>FORMAT</code> writerBaRegister <code>MODE</code> writerBbRegister <code>RATIO</code> writerBaRegister <code>RXEN</code> writerBaRegister <code>TXEN</code> writerBbRegister <code>MCKEN</code> writerBdRegister <code>MCKFREQ</code> writerBcRegister <code>SWIDTH</code> writerBeRegister <code>CHANNELS</code> writerBbRegister <code>INTEN</code> writerBkRegister <code>EVENTS_STOPPED</code> writerBlRegister <code>EVENTS_RXPTRUPD</code> writerBlRegister <code>EVENTS_TXPTRUPD</code> writerBcRegister <code>MAXCNT</code> writerBcRegister <code>ENABLE</code> writerBfRegister <code>EPOUT[%s]</code> writerBeRegister <code>INTENCLR</code> writerBeRegister <code>INTENSET</code> writerBcRegister <code>SHORTS</code> writer9BkRegister <code>EVENTS_STARTED</code> writerC`Register <code>TASKS_STARTEPIN[%s]</code> writerBmRegister <code>TASKS_STARTISOIN</code> writerCaRegister <code>TASKS_STARTEPOUT[%s]</code> writerBnRegister <code>TASKS_STARTISOOUT</code> writerBlRegister <code>TASKS_EP0RCVOUT</code> writerBlRegister <code>TASKS_EP0STATUS</code> writerBkRegister <code>TASKS_EP0STALL</code> writerBlRegister <code>TASKS_DPDMDRIVE</code> writerBnRegister <code>TASKS_DPDMNODRIVE</code> writerBlRegister <code>EVENTS_USBRESET</code> writerBoRegister <code>EVENTS_ENDEPIN[%s]</code> writerBoRegister <code>EVENTS_EP0DATADONE</code> writerBlRegister <code>EVENTS_ENDISOIN</code> writerC`Register <code>EVENTS_ENDEPOUT[%s]</code> writerBmRegister <code>EVENTS_ENDISOOUT</code> writerBgRegister <code>EVENTS_SOF</code> writerBlRegister <code>EVENTS_USBEVENT</code> writerBlRegister <code>EVENTS_EP0SETUP</code> writerBjRegister <code>EVENTS_EPDATA</code> writerBgRegister <code>EVENTCAUSE</code> writerBeRegister <code>EPSTATUS</code> writerBiRegister <code>EPDATASTATUS</code> writerBfRegister <code>USBPULLUP</code> writerBfRegister <code>DPDMVALUE</code> writerBdRegister <code>DTOGGLE</code> writerBcRegister <code>EPINEN</code> writerBdRegister <code>EPOUTEN</code> writerBdRegister <code>EPSTALL</code> writerBeRegister <code>ISOSPLIT</code> writerBeRegister <code>LOWPOWER</code> writerBhRegister <code>ISOINCONFIG</code> writerB`Register <code>PTR</code> writerBcRegister <code>MAXCNT</code> writer101010BcRegister <code>ENABLE</code> writerB`Register <code>CNT</code> writerB`Register <code>SRC</code> writerB`Register <code>DST</code> writer210BeRegister <code>INTENCLR</code> writerBeRegister <code>INTENSET</code> writerBiRegister <code>EVENTS_READY</code> writerB`Register <code>SCK</code> writerB`Register <code>CSN</code> writerB`Register <code>IO0</code> writerB`Register <code>IO1</code> writerB`Register <code>IO2</code> writerB`Register <code>IO3</code> writerBbRegister <code>INTEN</code> writerBeRegister <code>IFTIMING</code> writerBkRegister <code>TASKS_ACTIVATE</code> writerBlRegister <code>TASKS_READSTART</code> writerBmRegister <code>TASKS_WRITESTART</code> writerBmRegister <code>TASKS_ERASESTART</code> writerBmRegister <code>TASKS_DEACTIVATE</code> writerB`Register <code>LEN</code> writerB`Register <code>PTR</code> writerBfRegister <code>XIPOFFSET</code> writerBfRegister <code>IFCONFIG0</code> writerBfRegister <code>IFCONFIG1</code> writerBcRegister <code>DPMDUR</code> writerBeRegister <code>ADDRCONF</code> writerBgRegister <code>CINSTRCONF</code> writerBgRegister <code>CINSTRDAT0</code> writerBgRegister <code>CINSTRDAT1</code> writerB`Register <code>OUT</code> writerBcRegister <code>OUTSET</code> writerBcRegister <code>OUTCLR</code> writerB`Register <code>DIR</code> writerBcRegister <code>DIRSET</code> writerBcRegister <code>DIRCLR</code> writerBbRegister <code>LATCH</code> writerBgRegister <code>DETECTMODE</code> writerBhRegister <code>PIN_CNF[%s]</code> writerBoRegister <code>HOST_CRYPTOKEY_SEL</code> writerC`Register <code>HOST_IOT_KPRTL_LOCK</code> writerBjRegister <code>HOST_IOT_KDR0</code> writerBjRegister <code>HOST_IOT_KDR1</code> writerBjRegister <code>HOST_IOT_KDR2</code> writerBjRegister <code>HOST_IOT_KDR3</code> writerBiRegister <code>HOST_IOT_LCS</code> writerBcRegister <code>ENABLE</code> writerA`Register writer.B`Register <code>DIV</code> writerBaRegister <code>INTE</code> writerBaRegister <code>INTF</code> writerAoRegister <code>CS</code> writerB`Register <code>FCS</code> writerBaRegister <code>INTR</code> writerBcRegister <code>TIMER0</code> writerBcRegister <code>TIMER3</code> writerBcRegister <code>TIMER1</code> writerBcRegister <code>TIMER2</code> writerBiRegister <code>CH_READ_ADDR</code> writerBjRegister <code>CH_WRITE_ADDR</code> writerBkRegister <code>CH_TRANS_COUNT</code> writerBiRegister <code>CH_CTRL_TRIG</code> writerBhRegister <code>CH_AL1_CTRL</code> writerBmRegister <code>CH_AL1_READ_ADDR</code> writerBnRegister <code>CH_AL1_WRITE_ADDR</code> writerCdRegister <code>CH_AL1_TRANS_COUNT_TRIG</code> writerBhRegister <code>CH_AL2_CTRL</code> writerBoRegister <code>CH_AL2_TRANS_COUNT</code> writerBmRegister <code>CH_AL2_READ_ADDR</code> writerCcRegister <code>CH_AL2_WRITE_ADDR_TRIG</code> writerBhRegister <code>CH_AL3_CTRL</code> writerBnRegister <code>CH_AL3_WRITE_ADDR</code> writerBoRegister <code>CH_AL3_TRANS_COUNT</code> writerCbRegister <code>CH_AL3_READ_ADDR_TRIG</code> writerBbRegister <code>INTE0</code> writerBbRegister <code>INTF0</code> writerBbRegister <code>INTS0</code> writerBbRegister <code>INTE1</code> writerBbRegister <code>INTF1</code> writerBbRegister <code>INTS1</code> writerBoRegister <code>MULTI_CHAN_TRIGGER</code> writerBgRegister <code>SNIFF_CTRL</code> writerBgRegister <code>SNIFF_DATA</code> writerBgRegister <code>CHAN_ABORT</code> writerBkRegister <code>CH0_DBG_CTDREQ</code> writerBkRegister <code>CH1_DBG_CTDREQ</code> writerBkRegister <code>CH2_DBG_CTDREQ</code> writerBkRegister <code>CH3_DBG_CTDREQ</code> writerBkRegister <code>CH4_DBG_CTDREQ</code> writerBkRegister <code>CH5_DBG_CTDREQ</code> writerBkRegister <code>CH6_DBG_CTDREQ</code> writerBkRegister <code>CH7_DBG_CTDREQ</code> writerBkRegister <code>CH8_DBG_CTDREQ</code> writerBkRegister <code>CH9_DBG_CTDREQ</code> writerBlRegister <code>CH10_DBG_CTDREQ</code> writerBlRegister <code>CH11_DBG_CTDREQ</code> writerBaRegister <code>INTE</code> writerBaRegister <code>INTF</code> writerBaRegister <code>CTRL</code> writerBfRegister <code>CLKDIV_M1</code> writerBdRegister <code>SETUP_0</code> writerBdRegister <code>SETUP_1</code> writerBhRegister <code>IRQ_SETUP_0</code> writerBhRegister <code>IRQ_SETUP_1</code> writerBkRegister <code>PROC0_NMI_MASK</code> writerBkRegister <code>PROC1_NMI_MASK</code> writerBhRegister <code>PROC_CONFIG</code> writerC`Register <code>PROC_IN_SYNC_BYPASS</code> writerCcRegister <code>PROC_IN_SYNC_BYPASS_HI</code> writerBeRegister <code>DBGFORCE</code> writerBiRegister <code>MEMPOWERDOWN</code> writer>BcRegister <code>ALARM0</code> writerBaRegister <code>INTR</code> writerBcRegister <code>TIMEHW</code> writerBcRegister <code>TIMELW</code> writerBcRegister <code>ALARM1</code> writerBcRegister <code>ALARM2</code> writerBcRegister <code>ALARM3</code> writerBbRegister <code>ARMED</code> writerBeRegister <code>DBGPAUSE</code> writerBbRegister <code>PAUSE</code> writerBaRegister <code>INTF</code> writerBbRegister <code>RESET</code> writerBbRegister <code>WDSEL</code> writerBaRegister <code>CTRL</code> writerBbRegister <code>FLUSH</code> writerBdRegister <code>CTR_HIT</code> writerBdRegister <code>CTR_ACC</code> writerBhRegister <code>STREAM_ADDR</code> writerBgRegister <code>STREAM_CTR</code> writerBcRegister <code>CTRLR0</code> writerBcRegister <code>CTRLR1</code> writerBcRegister <code>SSIENR</code> writerBaRegister <code>MWCR</code> writerB`Register <code>SER</code> writerBbRegister <code>BAUDR</code> writerBcRegister <code>TXFTLR</code> writerBcRegister <code>RXFTLR</code> writerB`Register <code>IMR</code> writerBbRegister <code>DMACR</code> writerBdRegister <code>DMATDLR</code> writerBdRegister <code>DMARDLR</code> writerB`Register <code>DR0</code> writerBjRegister <code>RX_SAMPLE_DLY</code> writerBgRegister <code>SPI_CTRLR0</code> writerBkRegister <code>TXD_DRIVE_EDGE</code> writerBaRegister <code>INTE</code> writerBaRegister <code>INTF</code> writerBlRegister <code>CLK_GPOUT0_CTRL</code> writerBkRegister <code>CLK_GPOUT0_DIV</code> writerBlRegister <code>CLK_GPOUT1_CTRL</code> writerBkRegister <code>CLK_GPOUT1_DIV</code> writerBlRegister <code>CLK_GPOUT2_CTRL</code> writerBkRegister <code>CLK_GPOUT2_DIV</code> writerBlRegister <code>CLK_GPOUT3_CTRL</code> writerBkRegister <code>CLK_GPOUT3_DIV</code> writerBiRegister <code>CLK_REF_CTRL</code> writerBhRegister <code>CLK_REF_DIV</code> writerBiRegister <code>CLK_SYS_CTRL</code> writerBhRegister <code>CLK_SYS_DIV</code> writerBjRegister <code>CLK_PERI_CTRL</code> writerBiRegister <code>CLK_USB_CTRL</code> writerBhRegister <code>CLK_USB_DIV</code> writerBiRegister <code>CLK_ADC_CTRL</code> writerBhRegister <code>CLK_ADC_DIV</code> writerBiRegister <code>CLK_RTC_CTRL</code> writerBhRegister <code>CLK_RTC_DIV</code> writerBoRegister <code>CLK_SYS_RESUS_CTRL</code> writerBhRegister <code>FC0_REF_KHZ</code> writerBhRegister <code>FC0_MIN_KHZ</code> writerBhRegister <code>FC0_MAX_KHZ</code> writerBfRegister <code>FC0_DELAY</code> writerBiRegister <code>FC0_INTERVAL</code> writerBdRegister <code>FC0_SRC</code> writerBeRegister <code>WAKE_EN0</code> writerBeRegister <code>WAKE_EN1</code> writerBfRegister <code>SLEEP_EN0</code> writerBfRegister <code>SLEEP_EN1</code> writerBbRegister <code>WDSEL</code> writerBdRegister <code>FRCE_ON</code> writerBeRegister <code>FRCE_OFF</code> writerBfRegister <code>GPIO_CTRL</code> writerBcRegister <code>INTR%s</code> writerBiRegister <code>PROC0_INTE%s</code> writerBiRegister <code>PROC0_INTF%s</code> writerBiRegister <code>PROC1_INTE%s</code> writerBiRegister <code>PROC1_INTF%s</code> writerC`Register <code>DORMANT_WAKE_INTE%s</code> writerC`Register <code>DORMANT_WAKE_INTF%s</code> writerBaRegister <code>INTR</code> writerBgRegister <code>PROC0_INTE</code> writerBgRegister <code>PROC0_INTF</code> writerBgRegister <code>PROC1_INTE</code> writerBgRegister <code>PROC1_INTF</code> writerBnRegister <code>DORMANT_WAKE_INTE</code> writerBnRegister <code>DORMANT_WAKE_INTF</code> writer>BcRegister <code>GPIO%s</code> writerBkRegister <code>VOLTAGE_SELECT</code> writerBbRegister <code>SWCLK</code> writerB`Register <code>SWD</code> writer2BkRegister <code>GPIO_QSPI_SCLK</code> writerBjRegister <code>GPIO_QSPI_SD0</code> writerBjRegister <code>GPIO_QSPI_SD1</code> writerBjRegister <code>GPIO_QSPI_SD2</code> writerBjRegister <code>GPIO_QSPI_SD3</code> writerBiRegister <code>GPIO_QSPI_SS</code> writerBaRegister <code>CTRL</code> writerBcRegister <code>STATUS</code> writerBdRegister <code>DORMANT</code> writerBdRegister <code>STARTUP</code> writerB`Register <code>PWR</code> writerAoRegister <code>CS</code> writerBfRegister <code>FBDIV_INT</code> writerBaRegister <code>PRIM</code> writerBiRegister <code>BUS_PRIORITY</code> writerBeRegister <code>PERFCTR0</code> writerBeRegister <code>PERFSEL0</code> writerBeRegister <code>PERFCTR1</code> writerBeRegister <code>PERFSEL1</code> writerBeRegister <code>PERFCTR2</code> writerBeRegister <code>PERFSEL2</code> writerBeRegister <code>PERFCTR3</code> writerBeRegister <code>PERFSEL3</code> writerBcRegister <code>UARTDR</code> writerBdRegister <code>UARTRSR</code> writerBeRegister <code>UARTILPR</code> writerBeRegister <code>UARTIBRD</code> writerBeRegister <code>UARTFBRD</code> writerBfRegister <code>UARTLCR_H</code> writerBcRegister <code>UARTCR</code> writerBeRegister <code>UARTIFLS</code> writerBeRegister <code>UARTIMSC</code> writerBdRegister <code>UARTICR</code> writerBfRegister <code>UARTDMACR</code> writerBcRegister <code>SSPCR0</code> writerBcRegister <code>SSPCR1</code> writerBbRegister <code>SSPDR</code> writerBdRegister <code>SSPCPSR</code> writerBdRegister <code>SSPIMSC</code> writerBcRegister <code>SSPICR</code> writerBeRegister <code>SSPDMACR</code> writerBcRegister <code>IC_CON</code> writerBcRegister <code>IC_TAR</code> writerBcRegister <code>IC_SAR</code> writerBhRegister <code>IC_DATA_CMD</code> writerBkRegister <code>IC_SS_SCL_HCNT</code> writerBkRegister <code>IC_SS_SCL_LCNT</code> writerBkRegister <code>IC_FS_SCL_HCNT</code> writerBkRegister <code>IC_FS_SCL_LCNT</code> writerBiRegister <code>IC_INTR_MASK</code> writerBeRegister <code>IC_RX_TL</code> writerBeRegister <code>IC_TX_TL</code> writerBfRegister <code>IC_ENABLE</code> writerBhRegister <code>IC_SDA_HOLD</code> writerCbRegister <code>IC_SLV_DATA_NACK_ONLY</code> writerBfRegister <code>IC_DMA_CR</code> writerBhRegister <code>IC_DMA_TDLR</code> writerBhRegister <code>IC_DMA_RDLR</code> writerBiRegister <code>IC_SDA_SETUP</code> writerC`Register <code>IC_ACK_GENERAL_CALL</code> writerBiRegister <code>IC_FS_SPKLEN</code> writerBaRegister <code>INTE</code> writerBaRegister <code>INTR</code> writerBaRegister <code>INTF</code> writerB`Register <code>CTR</code> writerB`Register <code>DIV</code> writerAoRegister <code>CC</code> writerB`Register <code>CSR</code> writerB`Register <code>TOP</code> writerAoRegister <code>EN</code> writerBaRegister <code>LOAD</code> writerBaRegister <code>CTRL</code> writerBeRegister <code>SCRATCH0</code> writerBeRegister <code>SCRATCH1</code> writerBeRegister <code>SCRATCH2</code> writerBeRegister <code>SCRATCH3</code> writerBeRegister <code>SCRATCH4</code> writerBeRegister <code>SCRATCH5</code> writerBeRegister <code>SCRATCH6</code> writerBeRegister <code>SCRATCH7</code> writerBaRegister <code>TICK</code> writer?BbRegister <code>PHASE</code> writer:BdRegister <code>DORMANT</code> writerBbRegister <code>FREQA</code> writerBbRegister <code>FREQB</code> writerBaRegister <code>VREG</code> writerB`Register <code>BOD</code> writerBgRegister <code>CHIP_RESET</code> writerBmRegister <code>SETUP_PACKET_LOW</code> writerBnRegister <code>SETUP_PACKET_HIGH</code> writerBiRegister <code>EP_CONTROL%s</code> writerC`Register <code>EP_BUFFER_CONTROL%s</code> writerBhRegister <code>EPX_CONTROL</code> writerBaRegister <code>INTE</code> writerBaRegister <code>INTF</code> writerBfRegister <code>ADDR_ENDP</code> writerBmRegister <code>HOST_ADDR_ENDP%s</code> writerBfRegister <code>MAIN_CTRL</code> writerBcRegister <code>SOF_WR</code> writerBeRegister <code>SIE_CTRL</code> writerBgRegister <code>SIE_STATUS</code> writerBhRegister <code>INT_EP_CTRL</code> writerBhRegister <code>BUFF_STATUS</code> writerBeRegister <code>EP_ABORT</code> writerBjRegister <code>EP_ABORT_DONE</code> writerBiRegister <code>EP_STALL_ARM</code> writerBeRegister <code>NAK_POLL</code> writerC`Register <code>EP_STATUS_STALL_NAK</code> writerBgRegister <code>USB_MUXING</code> writerBdRegister <code>USB_PWR</code> writerBjRegister <code>USBPHY_DIRECT</code> writerCcRegister <code>USBPHY_DIRECT_OVERRIDE</code> writerBhRegister <code>USBPHY_TRIM</code> writerBaRegister <code>CTRL</code> writerBcRegister <code>FDEBUG</code> writerBbRegister <code>TXF%s</code> writerB`Register <code>IRQ</code> writerBfRegister <code>IRQ_FORCE</code> writerBnRegister <code>INPUT_SYNC_BYPASS</code> writerBhRegister <code>INSTR_MEM%s</code> writerBfRegister <code>SM_CLKDIV</code> writerBhRegister <code>SM_EXECCTRL</code> writerBiRegister <code>SM_SHIFTCTRL</code> writerBeRegister <code>SM_INSTR</code> writerBgRegister <code>SM_PINCTRL</code> writerBeRegister <code>IRQ_INTE</code> writerBeRegister <code>IRQ_INTF</code> writerBeRegister <code>GPIO_OUT</code> writerBiRegister <code>GPIO_OUT_SET</code> writerBiRegister <code>GPIO_OUT_CLR</code> writerBiRegister <code>GPIO_OUT_XOR</code> writerBdRegister <code>GPIO_OE</code> writerBhRegister <code>GPIO_OE_SET</code> writerBhRegister <code>GPIO_OE_CLR</code> writerBhRegister <code>GPIO_OE_XOR</code> writerBhRegister <code>GPIO_HI_OUT</code> writerBlRegister <code>GPIO_HI_OUT_SET</code> writerBlRegister <code>GPIO_HI_OUT_CLR</code> writerBlRegister <code>GPIO_HI_OUT_XOR</code> writerBgRegister <code>GPIO_HI_OE</code> writerBkRegister <code>GPIO_HI_OE_SET</code> writerBkRegister <code>GPIO_HI_OE_CLR</code> writerBkRegister <code>GPIO_HI_OE_XOR</code> writerBdRegister <code>FIFO_ST</code> writerBdRegister <code>FIFO_WR</code> writerBjRegister <code>DIV_UDIVIDEND</code> writerBiRegister <code>DIV_UDIVISOR</code> writerBjRegister <code>DIV_SDIVIDEND</code> writerBiRegister <code>DIV_SDIVISOR</code> writerBiRegister <code>DIV_QUOTIENT</code> writerBjRegister <code>DIV_REMAINDER</code> writerBkRegister <code>INTERP0_ACCUM0</code> writerBkRegister <code>INTERP0_ACCUM1</code> writerBjRegister <code>INTERP0_BASE0</code> writerBjRegister <code>INTERP0_BASE1</code> writerBjRegister <code>INTERP0_BASE2</code> writerBoRegister <code>INTERP0_CTRL_LANE0</code> writerBoRegister <code>INTERP0_CTRL_LANE1</code> writerBoRegister <code>INTERP0_ACCUM0_ADD</code> writerBoRegister <code>INTERP0_ACCUM1_ADD</code> writerBoRegister <code>INTERP0_BASE_1AND0</code> writerBkRegister <code>INTERP1_ACCUM0</code> writerBkRegister <code>INTERP1_ACCUM1</code> writerBjRegister <code>INTERP1_BASE0</code> writerBjRegister <code>INTERP1_BASE1</code> writerBjRegister <code>INTERP1_BASE2</code> writerBoRegister <code>INTERP1_CTRL_LANE0</code> writerBoRegister <code>INTERP1_CTRL_LANE1</code> writerBoRegister <code>INTERP1_ACCUM0_ADD</code> writerBoRegister <code>INTERP1_ACCUM1_ADD</code> writerBoRegister <code>INTERP1_BASE_1AND0</code> writerBgRegister <code>SPINLOCK%s</code> writerBeRegister <code>SYST_CSR</code> writerBeRegister <code>SYST_RVR</code> writerBeRegister <code>SYST_CVR</code> writerBfRegister <code>NVIC_ISER</code> writerBfRegister <code>NVIC_ICER</code> writerBfRegister <code>NVIC_ISPR</code> writerBfRegister <code>NVIC_ICPR</code> writerBfRegister <code>NVIC_IPR0</code> writerBfRegister <code>NVIC_IPR1</code> writerBfRegister <code>NVIC_IPR2</code> writerBfRegister <code>NVIC_IPR3</code> writerBfRegister <code>NVIC_IPR4</code> writerBfRegister <code>NVIC_IPR5</code> writerBfRegister <code>NVIC_IPR6</code> writerBfRegister <code>NVIC_IPR7</code> writerBaRegister <code>ICSR</code> writerBaRegister <code>VTOR</code> writerBbRegister <code>AIRCR</code> writerB`Register <code>SCR</code> writerBbRegister <code>SHPR2</code> writerBbRegister <code>SHPR3</code> writerBbRegister <code>SHCSR</code> writerBeRegister <code>MPU_CTRL</code> writerBdRegister <code>MPU_RNR</code> writerBeRegister <code>MPU_RBAR</code> writerBeRegister <code>MPU_RASR</code> writerBjBits 0:11 - A (slope definition) register.00000AgPin select for A signalAn0x04 - Pin select for A signaliBits 0:150AkBits 0:13 - B (y-intercept)00000AgPin select for B signalAn0x08 - Pin select for B signaljBits 16:310kComparatorsAbChannel Status bit0BgD+ forced high, D- forced low (J state)BgD+ forced low, D- forced high (K state)bL3AaInput parameter PAaInput parameter QAaInput parameter RBcBits 0:7 - T (segment end) register0000Aj7-bit counter (MSB to LSB)hUser bit0lValidity bit0Ab7-bit window valueCmBits 16:31 - Pacing Timer Dividend. Specifies the X value \xe2\x80\xa60000000CkBits 0:15 - Pacing Timer Divisor. Specifies the Y value \xe2\x80\xa60000000DfA0 (r) register accessor: an alias for <code>Reg&lt;A0_SPEC&gt;</code>DgA0 (rw) register accessor: an alias for <code>Reg&lt;A0_SPEC&gt;</code>DfA1 (r) register accessor: an alias for <code>Reg&lt;A1_SPEC&gt;</code>DgA1 (rw) register accessor: an alias for <code>Reg&lt;A1_SPEC&gt;</code>DfA2 (r) register accessor: an alias for <code>Reg&lt;A2_SPEC&gt;</code>DgA2 (rw) register accessor: an alias for <code>Reg&lt;A2_SPEC&gt;</code>DfA3 (r) register accessor: an alias for <code>Reg&lt;A3_SPEC&gt;</code>DgA3 (rw) register accessor: an alias for <code>Reg&lt;A3_SPEC&gt;</code>DfA4 (r) register accessor: an alias for <code>Reg&lt;A4_SPEC&gt;</code>DgA4 (rw) register accessor: an alias for <code>Reg&lt;A4_SPEC&gt;</code>mColor mode A40DfA5 (r) register accessor: an alias for <code>Reg&lt;A5_SPEC&gt;</code>DgA5 (rw) register accessor: an alias for <code>Reg&lt;A5_SPEC&gt;</code>mColor mode A80AdAM or 24-hour format0BhAsynchronous Schedule Status - Read OnlyA`address registero<code>as</code>n<code>@</code>DfB0 (r) register accessor: an alias for <code>Reg&lt;B0_SPEC&gt;</code>Ac1: Transmit \xe2\x80\x980\xe2\x80\x99DgB0 (rw) register accessor: an alias for <code>Reg&lt;B0_SPEC&gt;</code>DfB1 (r) register accessor: an alias for <code>Reg&lt;B1_SPEC&gt;</code>Ac0: Transmit \xe2\x80\x981\xe2\x80\x99DgB1 (rw) register accessor: an alias for <code>Reg&lt;B1_SPEC&gt;</code>DfB2 (r) register accessor: an alias for <code>Reg&lt;B2_SPEC&gt;</code>DgB2 (rw) register accessor: an alias for <code>Reg&lt;B2_SPEC&gt;</code>DfB3 (r) register accessor: an alias for <code>Reg&lt;B3_SPEC&gt;</code>DgB3 (rw) register accessor: an alias for <code>Reg&lt;B3_SPEC&gt;</code>DfB4 (r) register accessor: an alias for <code>Reg&lt;B4_SPEC&gt;</code>DgB4 (rw) register accessor: an alias for <code>Reg&lt;B4_SPEC&gt;</code>DfB5 (r) register accessor: an alias for <code>Reg&lt;B5_SPEC&gt;</code>DgB5 (rw) register accessor: an alias for <code>Reg&lt;B5_SPEC&gt;</code>BhA type alias for <code>BigEndian</code>.ChButton Interrupt Signal ipi_snvs_btn_int_b was asserted.DgCC (rw) register accessor: an alias for <code>Reg&lt;CC_SPEC&gt;</code>00CaCC (rw) register accessor: Counter compare valuesCjConfigure Flag Host software sets this bit as the last \xe2\x80\xa6kUnspecifiedkPPI ChannelnRegister block0CjCluster CH%s, containing CH*_CC, CH*_CSR, CH*_CTR, CH*_\xe2\x80\xa6CnCluster CH%s, containing CH?_READ_ADDR,CH??_READ_ADDR, CH?_\xe2\x80\xa622AfController Mode - R/WOA`Control Register0AdGPT Control Register01111BdWatchdog Control and Status Register0CiCS (rw) register accessor: Control and Status GENERAL \xe2\x80\xa6CaCS (rw) register accessor: ADC Control and StatusAfCompare value register0oCancel TransferCiChannel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registersClCluster CH%s, containing ?CR1, ?CR2, ?FRCR, ?SLOTR, ?IM, \xe2\x80\xa6A`control registerBlDMA channel configuration register (DMA_CCR)AeCEC control register.A`Control register33AfConfiguration registerAbcontrol register 1Aostream x configuration registerAfDMA2D control registerBaFLASH control register for bank 15AgLPTIM control register.AgLayerx Control RegisterAlMDIOS configuration register;;AfPSSI control register.Afclock control register=:::BcAsserting or deasserting CS failed.ClDevice Capable. Indicating whether device operation mode \xe2\x80\xa6CiDevice Capable When this bit is 1, this controller is \xe2\x80\xa6AeOnly PSSI_DE enabled.AiData Pulsing - Read/WriteAbGPIO data register0bDRAlStore output data in DR onlyhDeadtimeo<code>do</code>Bfgroup regular conversion data registermdata registerBaTemperature sensor data register.mData register2AcPSSI data register.mDate register2jGPT EnableoWatchdog EnableDfEN (w) register accessor: an alias for <code>Reg&lt;EN_SPEC&gt;</code>ChEN (rw) register accessor: This register aliases the \xe2\x80\xa6CeEmergency Off This bit is set when a power off is \xe2\x80\xa6DfER (r) register accessor: an alias for <code>Reg&lt;ER_SPEC&gt;</code>AeError Status Register0AjEndian Select - Read/WriteBgThe <code>==</code> operator (equality)n<code>=</code>AbFraming Error FlagjFIFO Reset0AmA free-standing function: \xe2\x80\xa6CcA foreign function in an <code>extern</code> block.ChAn associated function within the definition of a trait.BlAn associated function within an impl block.o<code>fn</code>AhGeneral control register0AcGlobal OTFAD EnableAgGeneral status register0CjThe <code>&gt;=</code> operator (greater than or equal to)Ab<code>&gt;=</code>BmThe <code>&gt;</code> operator (greater than)Aa<code>&gt;</code>BfControl register for hardware triggers0CkHost Capable. Indicating whether host operation mode is \xe2\x80\xa6CgHost Capable When this bit is 1, this controller is \xe2\x80\xa6AoStatus register for HW triggers0CeShorthand for creating a rate which represents hertz.0CiShorthand for creating a duration which represents hertz.011AgIdentification register0AdConfiguration numberBnUSB ID - Read Only. 0 = A device, 1 = B deviceAf1: Selects IN endpoint0DfIN (r) register accessor: an alias for <code>Reg&lt;IN_SPEC&gt;</code>AfGPT Interrupt Register0DfIR (r) register accessor: an alias for <code>Reg&lt;IR_SPEC&gt;</code>B`SDMMC IP identification registerAoFDCAN Interrupt Enable RegisterDkAn <code>if</code> expression with an optional <code>else</code> block: \xe2\x80\xa6o<code>if</code>AiInterrupt mask register 2o<code>in</code>AhFDCAN Interrupt RegisterAdinstruction registerlKey registermColor mode L40AdL8 (8-bit luminance)mColor mode L80BkA type alias for <code>LittleEndian</code>.AeLine Status-Read OnlyCgThe <code>&lt;=</code> operator (less than or equal to)Ab<code>&lt;=</code>BjThe <code>&lt;</code> operator (less than)Aa<code>&lt;</code>AkUse M0 to set the data bitsAa268435456: 1 Mbps0Aa536870912: 2 Mbps0Ab1073741824: 4 Mbps0Aa7-Bit Mode SelectAb2147483648: 8 Mbps0iMSB First0A`0: Not connected0jNoise FlagBkThe <code>!=</code> operator (not equal to)o<code>!=</code>A`Interrupt number0e1: On0000000000000000000000000000000000000000000000000000000000000000000AeReceiver Overrun FlagAlOTG Termination - Read/WriteCdThe type of successful values yielded by this future000AjContains the success value0AkComparator option register.BcTemperature sensor option register.oOption registerBiThe <code>||</code> operator (logical or)CaA pattern that matches any one of a set of cases.n<code>|</code>bP0kGPIO Port 1bP1kGPIO Port 2mParity EnableB`Port Enabled/Disabled-Read/WriteAaParity Error FlagClPeriodic Interrupt Indicates that periodic interrupt has \xe2\x80\xa6ClPort Indicators (P INDICATOR) This bit indicates whether \xe2\x80\xa6bPM0AePort Owner-Read/WriteBgPort Power (PP)-Read/Write or Read OnlyBj0: Single data line SPI. PP (opcode 0x02).AfGPT Prescaler Register0BdPort Reset - Read/Write or Read OnlyBdPeriodic Schedule Status - Read OnlykParity TypeAbPrescaler registerAh8196: QIxx - 73-pin aQFNBdData result register for HW triggers0DgRA (rw) register accessor: an alias for <code>Reg&lt;RA_SPEC&gt;</code>0Be0: 64 MHz internal oscillator (HFINT)Bb0: 32.768 kHz RC oscillator (LFRC)00oReceiver Enable0kReload FlagiRead-OnlyAbRead-Only registerDfRR (w) register accessor: an alias for <code>Reg&lt;RR_SPEC&gt;</code>AjRun/Stop (RS) - Read/WriteAcRead-Write registerBaUSB PHY Receiver Control Register0Ak3: RADIO is in the RX stateDgRX (rw) register accessor: an alias for <code>Reg&lt;RX_SPEC&gt;</code>AfSecure access register0Cm0: Single-ended, PSELN will be ignored, negative input to \xe2\x80\xa6Ad0: Single-ended modeCgCluster SM%s, containing SM?CNT, SM?INIT, SM?CTRL2, \xe2\x80\xa6B`Serial interface mode capabilityCjCluster SM%s, containing SM*_CLKDIV, SM*_EXECCTRL, SM*_\xe2\x80\xa6nRegister blockAcGPT Status Register0oStatus Register000nSoftware Reset0BiSR (r) register accessor: Status registerCiAfter a power-up request (pup_req assertion), the PGC \xe2\x80\xa6BlThere are two different silicon revisions: 1ClROMC AHB Multiple Address Comparator matches Indicator - \xe2\x80\xa6AkComparator status register.ostatus register0BcTemperature sensor status register.B`FLASH status register for bank 1oStatus registerBbFIFO status and interrupt register1AeMDIOS status register5AePSSI status register.633=3CjStream cluster: S?CR, S?NDTR, S?M0AR, S?M1AR and S?FCR \xe2\x80\xa6DfT0 (r) register accessor: an alias for <code>Reg&lt;T0_SPEC&gt;</code>DgT0 (rw) register accessor: an alias for <code>Reg&lt;T0_SPEC&gt;</code>DfT1 (r) register accessor: an alias for <code>Reg&lt;T1_SPEC&gt;</code>DgT1 (rw) register accessor: an alias for <code>Reg&lt;T1_SPEC&gt;</code>AlData protected by the mutex.00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DfT2 (r) register accessor: an alias for <code>Reg&lt;T2_SPEC&gt;</code>DgT2 (rw) register accessor: an alias for <code>Reg&lt;T2_SPEC&gt;</code>222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222DfT3 (r) register accessor: an alias for <code>Reg&lt;T3_SPEC&gt;</code>DgT3 (rw) register accessor: an alias for <code>Reg&lt;T3_SPEC&gt;</code>444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444DfT4 (r) register accessor: an alias for <code>Reg&lt;T4_SPEC&gt;</code>DgT4 (rw) register accessor: an alias for <code>Reg&lt;T4_SPEC&gt;</code>666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666AjTransmission Complete FlagAbTransmitter Enable0DgTH (rw) register accessor: an alias for <code>Reg&lt;TH_SPEC&gt;</code>oTI SPI protocolBdUSB PHY Transmitter Control Register0Al11: RADIO is in the TX statemTime registerClUSB Interrupt Enable When this bit is one and the UI bit \xe2\x80\xa6AmUSB Interrupt (USBINT) - R/WCBm1: Generate ANADETECT on upward crossing onlyBj0: Up counter, edge-aligned PWM duty cycleAiCounter used as upcounterDmRaw register type (<code>u8</code>, <code>u16</code>, <code>u32</code>, \xe2\x80\xa6).0DjRaw field type (<code>u8</code>, <code>u16</code>, <code>u32</code>, \xe2\x80\xa6).AhVBUS Charge - Read/WriteCmVBUS_Discharge - Read/Write. Setting this bit causes VBus \xe2\x80\xa6AaWord Addressable.DgWA (rw) register accessor: an alias for <code>Reg&lt;WA_SPEC&gt;</code>0AcWrite-Only registerbWTAcSlope definition A0Aj0x00 - Slope definition A0BgSlope of 1st piece wise linear functionBo0x520 - Slope of 1st piece wise linear functionCcBits 0:11 - Slope of 1st piece wise linear function0AcSlope definition A1Aj0x04 - Slope definition A1BgSlope of 2nd piece wise linear functionBo0x524 - Slope of 2nd piece wise linear functionCcBits 0:11 - Slope of 2nd piece wise linear function0AcSlope definition A2Aj0x08 - Slope definition A2BgSlope of 3rd piece wise linear functionBo0x528 - Slope of 3rd piece wise linear functionCcBits 0:11 - Slope of 3rd piece wise linear function0AcSlope definition A3Aj0x0c - Slope definition A3BgSlope of 4th piece wise linear functionBo0x52c - Slope of 4th piece wise linear functionCcBits 0:11 - Slope of 4th piece wise linear function0AcSlope definition A4Aj0x10 - Slope definition A4BgSlope of 5th piece wise linear functionBo0x530 - Slope of 5th piece wise linear functionCcBits 0:11 - Slope of 5th piece wise linear function0AcSlope definition A5Aj0x14 - Slope definition A5BgSlope of 6th piece wise linear functionBo0x534 - Slope of 6th piece wise linear functionCcBits 0:11 - Slope of 6th piece wise linear function0nAddress Enable0CnAlpha inverted. This bit inverts the alpha value. Once the \xe2\x80\xa600CnAlpha mode. These bits define which alpha channel value to \xe2\x80\xa6ClAlpha mode. These bits select the alpha channel value to \xe2\x80\xa6kAdd RequestnAccess RequestA`address registerAdApplication WatchdognY-intercept B0Ae0x18 - Y-intercept B0A`Transmit \xe2\x80\x980\xe2\x80\x99Bmy-intercept of 1st piece wise linear functionCe0x540 - y-intercept of 1st piece wise linear functionCiBits 0:13 - y-intercept of 1st piece wise linear function0nY-intercept B1Ae0x1c - Y-intercept B1A`Transmit \xe2\x80\x981\xe2\x80\x99Bmy-intercept of 2nd piece wise linear functionCe0x544 - y-intercept of 2nd piece wise linear functionCiBits 0:13 - y-intercept of 2nd piece wise linear function0nY-intercept B2Ae0x20 - Y-intercept B2Bmy-intercept of 3rd piece wise linear functionCe0x548 - y-intercept of 3rd piece wise linear functionCiBits 0:13 - y-intercept of 3rd piece wise linear function0nY-intercept B3Ae0x24 - Y-intercept B3Bmy-intercept of 4th piece wise linear functionCe0x54c - y-intercept of 4th piece wise linear functionCiBits 0:13 - y-intercept of 4th piece wise linear function0nY-intercept B4Ae0x28 - Y-intercept B4Bmy-intercept of 5th piece wise linear functionCe0x550 - y-intercept of 5th piece wise linear functionCiBits 0:13 - y-intercept of 5th piece wise linear function0nY-intercept B5Ae0x2c - Y-intercept B5Bmy-intercept of 6th piece wise linear functionCe0x554 - y-intercept of 6th piece wise linear functionCiBits 0:13 - y-intercept of 6th piece wise linear function0CgBit 14 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for BB event0ChBit 14 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for BB event0CiBit 10 - Break error. This bit is set to 1 if a break \xe2\x80\xa6ChBit 2 - Break error. This bit is set to 1 if a break \xe2\x80\xa60AhBreak x (x=1) generation0AjBreak x (x=1-2) generationnBack-Off LimitnBus_Off Status0AkPort x set bit y (y= 0..15)0ClBits 0:10 - Capture and compare value. Sample rate is 16 \xe2\x80\xa60CeDescription collection[n]: Capture/Compare register nCm0x540..0x550 - Description collection[n]: Capture/Compare \xe2\x80\xa6BaBits 0:31 - Capture/Compare value0BmDescription collection[n]: Compare register nCn0x540..0x550 - Description collection[n]: Compare register \xe2\x80\xa64Cm0x540..0x558 - Description collection[n]: Capture/Compare \xe2\x80\xa633AfCounter compare valuesAm0x0c - Counter compare valueskCycle CountAeCancellation FinishedBfCancellation Finished Interrupt EnableAj0x510..0x590 - UnspecifiedAj0x510..0x5b0 - PPI ChannelAcCluster UnspecifiedAcCluster PPI ChannelCn0x00..0xa0 - Cluster CH%s, containing CH*_CC, CH*_CSR, CH*_\xe2\x80\xa6Cm0x00..0x300 - Cluster CH%s, containing CH?_READ_ADDR,CH??_\xe2\x80\xa6CgCluster Cluster CH%s, containing CH?_READ_ADDR,CH??_\xe2\x80\xa6CnCluster Cluster CH%s, containing CH*_CC, CH*_CSR, CH*_CTR, \xe2\x80\xa6ClCluster CH%s, containing ?CR1, ?CR2, ?FRCR, ?SLOTR, ?IM, \xe2\x80\xa6CiChannel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registerslCapture modeCiColor mode. These bits define the color format of the \xe2\x80\xa600A`Control registerAgLPTIM control register.1AeCEC control register.A`control register0AlMDIOS configuration registerAdCancellation RequestAostream x configuration register3oCSR Clock RangeAbcontrol register 1AfPSSI control register.69AgLayerx Control Register:AfDMA2D control registerBaFLASH control register for bank 199<Afclock control registerBlDMA channel configuration register (DMA_CCR)AfConfiguration registerCkControl and Status GENERAL CONSTRAINTS: Reference clock \xe2\x80\xa6Cl0x00 - Control and Status GENERAL CONSTRAINTS: Reference \xe2\x80\xa6AfADC Control and StatusAm0x00 - ADC Control and StatusAlChannel A status informationCnCLUT size. These bits define the size of the CLUT used for \xe2\x80\xa60nCode selectionjCycle TimeBkCurrent target (only in double buffer mode)AoDMA Tx or Rx Arbitration SchemeAiDenominator ConfigurationnDeferral CheckCf31: 0]: Data length Number of data to be retrieved \xe2\x80\xa6kDuplex ModemDomain NumberBeBits 0:31 - First data register of 360A`Parity Error bit0jData valuemData registerBfgroup regular conversion data registermDisable Retrymdata registerAcPSSI data register.11mDate registerBaTemperature sensor data register.CjData size. These bits are set and cleared by software. \xe2\x80\xa6CnDead time. Dead time value in the AXI clock cycle inserted \xe2\x80\xa6AgDate tens in BCD format00AoDate units or day in BCD formatAhDate units in BCD format0kError LevelBnDescription cluster[n]: Enable channel group nCe0x00 - Description cluster[n]: Enable channel group neBit 0CgBit 0 - When 1, enable the cache. When the cache is \xe2\x80\xa60CmBit 0 - Power on ADC and enable its clock. 1 - enabled. 0 \xe2\x80\xa60CeBit 0 - If 1: write result to the FIFO after each \xe2\x80\xa60CkThis register aliases the CSR_EN bits for all channels. \xe2\x80\xa6Ch0xa0 - This register aliases the CSR_EN bits for all \xe2\x80\xa6AoBit 0 - Enable the PWM channel.0BgBit 0 - enable 0=not enabled, 1=enabled000ChBit 0 - DMA Channel Enable. When 1, the channel will \xe2\x80\xa60000000AfBit 0 - Enable sniffer0nchannel enableAaPeripheral enableBoStream enable / flag stream ready when read lowBlEnable. Enables the dead time functionality.CnEnable This bit enables the OCTOSPI. Note: The DMA request \xe2\x80\xa6fenableAjCOMP channel 1 enable bit.0CgTemperature sensor 1 enable bit This bit is set and \xe2\x80\xa6nChannel enableBfBits 0:2 - Select bulk endpoint number0BaBits 0:2 - Select endpoint numbermError Passive0CbDescription collection[n]: Encryption root, word nCl0x80..0x90 - Description collection[n]: Encryption root, \xe2\x80\xa6BcBits 0:31 - Encryption root, word nAgEarly Receive InterruptAhEarly Transmit InterruptnWarning Status0AbFixed Burst LengthjFIFO depthCkBit 8 - Framing error. When set to 1, it indicates that \xe2\x80\xa6CkBit 0 - Framing error. When set to 1, it indicates that \xe2\x80\xa60AhFraming error clear flagmFraming errornRx FIFO X FullnRx FIFO X SizekFIFO statusB`Bank 1 write forcing control bitBlDMA request generator channel enable/disableA`Guard time valuekGlobal TimeAfMAC Hash Table 32 BitsAgHour tens in BCD format00AhHour units in BCD format00B`SDMMC IP identification registerAdBit 6 - Input enable00000000000000000AoFDCAN Interrupt Enable RegisterA`Interrupt enableAiInterrupt mask register 2BbBit 7 - Selects IN or OUT endpoint00C`Description collection[n]: Identity Root, word nCj0x90..0xa0 - Description collection[n]: Identity Root, \xe2\x80\xa6BaBits 0:31 - Identity Root, word nAhFDCAN Interrupt RegisterAdinstruction registernJabber DisableAcJumbo Packet EnableBdgroup injected sequencer scan lengthlKey registermLoopback ModeC`Latency mode. This bit selects the Latency mode.CkLine offset used for the background image (expressed in \xe2\x80\xa6CnLine offset. Line offset used for the foreground expressed \xe2\x80\xa6CnLine offset. Line offset used for the output (expressed in \xe2\x80\xa6jLocal TimeCjLine watermark. These bits allow to configure the line \xe2\x80\xa6kWord lengthf1 Mbps01f2 Mbps0f4 Mbps0f8 Mbps0CiMemory address. Address of the data used for the CLUT \xe2\x80\xa6CdMemory address. Address of the data used for the \xe2\x80\xa6CiMemory Address. Address of the data used for the CLUT \xe2\x80\xa61CkMemory Address. Address of the data used for the output \xe2\x80\xa6kMixed BursthMII BusyhMII DataChBit 2 - Master or slave mode select. This bit can be \xe2\x80\xa60lMaster StateAhMonth tens in BCD format0AiMonth units in BCD format0AhNumber of internal banksmNot connected0AmNumber of column address bitsAiNew data (buffers 0 - 31)AjNew data (buffers 32 - 63)AfNoise error clear flagA`Noise error flagCfNumber of lines. Number of lines of the area to be \xe2\x80\xa6BoReturns the number associated with an interrupt0AjNumber of row address bitsCkBit 7 - Output disable. Has priority over output enable \xe2\x80\xa600000000000000000CkBit 11 - Overrun error. This bit is set to 1 if data is \xe2\x80\xa6CjBit 3 - Overrun error. This bit is set to 1 if data is \xe2\x80\xa60CmTrigger event overrun flag The flag is set when a trigger \xe2\x80\xa6ClCreate a future that is immediately ready with a success \xe2\x80\xa6nOperation ModebOn000000000000000000000000000000000000000000000000000000000000000Algeneral purpose option bits.BfLogical \xe2\x80\x9cor\xe2\x80\x9d with a boolean value.BhBitwise \xe2\x80\x9cor\xe2\x80\x9d with the current value.00000000000CkOption register 1 Note: Check Reference Manual to parse \xe2\x80\xa6000000AkComparator option register.oOption registerBcTemperature sensor option register.BePort x configuration bits (y = 0..15)kGPIO Port 1kGPIO Port 2AfPhysical Layer AddressCiBit 0 - PLL powerdown To save power set high when PLL \xe2\x80\xa60CnBit 9 - Parity error. When set to 1, it indicates that the \xe2\x80\xa6CnBit 1 - Parity error. When set to 1, it indicates that the \xe2\x80\xa60A`Parity Error bit0AgParity error clear flaglParity errorAaPeripheral enablelPixel FormatAiBank 1 program enable bitnPriority levelCnPixel per lines. Number of pixels per lines of the area to \xe2\x80\xa6AfChannel Priority levelAbPass All MulticastnAM/PM notation00BgSingle data line SPI. PP (opcode 0x02).nPriority ratioA`Promiscuous ModeA`Pending registerAbPrescaler registerAaPrescaler dividerA`Parity selectionmPreamble Type0jPause TimeAfBank 1 wait queue flagChDescription cluster[n]: Read access to region n detectedCj0x04 - Description cluster[n]: Read access to region n \xe2\x80\xa6eBit 00CnDescription cluster[n]: Read access to peripheral region n \xe2\x80\xa6Cl0x04 - Description cluster[n]: Read access to peripheral \xe2\x80\xa622A`Register AddresskReceive AllAcRebuild INCRx BurstAo32.768 kHz RC oscillator (LFRC)oReceiver enableoReceiver EnableAbRefresh error flagCmBit 8 - Ring indicator. This bit is the complement of the \xe2\x80\xa6AaReceive InterruptAmWatchdog counter reload valueAeReceive Error PassiveBkDescription collection[n]: Reload request nCj0x600..0x620 - Description collection[n]: Reload request nBcBits 0:31 - Reload request registerAjBit 0 - Radio ramp-up time0AdRead/Write IndicatorBkBit 1 - Stall status for EasyDMA RAM writes0AmResult of last incoming frameBd0x00 - Result of last incoming frameAgControl of Transmit PinnSource AddressAaRAM start addressjSwap BytesCjSingle-ended, PSELN will be ignored, negative input to \xe2\x80\xa6AaSingle-ended modeBiSynchronous operating mode enable/disableCj0xc8..0x128 - Cluster SM%s, containing SM*_CLKDIV, SM*_\xe2\x80\xa6CnCluster Cluster SM%s, containing SM*_CLKDIV, SM*_EXECCTRL, \xe2\x80\xa6B`Bits 0:1 - Speed and power modes0oSerial ProtocolB`group regular sequencer rank 1-4B`group regular sequencer rank 5-9Bbgroup regular sequencer rank 10-14Bbgroup regular sequencer rank 15-16oStatus registerAf0x28 - Status registerostatus register000000000oStatus Register31AeMDIOS status register4AmStart or Stop Receive Command3AePSSI status register.466B`FLASH status register for bank 1BbFIFO status and interrupt register6AkComparator status register.9BcTemperature sensor status register.AaSub seconds valueA`Sub second value0CjStream cluster: S?CR, S?NDTR, S?M0AR, S?M1AR and S?FCR \xe2\x80\xa6BbStart or Stop Transmission CommandAiSecond tens in BCD format00AjSecond units in BCD format00AcSystem clock switchnSegment end T0Ae0x30 - Segment end T0BkEnd point of 1st piece wise linear functionCc0x560 - End point of 1st piece wise linear functionCfBits 0:7 - End point of 1st piece wise linear function0CkEngineering value of the T0 temperature for temperature \xe2\x80\xa6nSegment end T1Ae0x34 - Segment end T1BkEnd point of 2nd piece wise linear functionCc0x564 - End point of 2nd piece wise linear functionCfBits 0:7 - End point of 2nd piece wise linear function0nSegment end T2Ae0x38 - Segment end T2BkEnd point of 3rd piece wise linear functionCc0x568 - End point of 3rd piece wise linear functionCfBits 0:7 - End point of 3rd piece wise linear function0nSegment end T3Ae0x3c - Segment end T3BkEnd point of 4th piece wise linear functionCc0x56c - End point of 4th piece wise linear functionCfBits 0:7 - End point of 4th piece wise linear function0nSegment end T4Ae0x40 - Segment end T4BkEnd point of 5th piece wise linear functionCc0x570 - End point of 5th piece wise linear functionCfBits 0:7 - End point of 5th piece wise linear function0B`Transmission complete clear flagAeTransmission completeAoTransfer Complete (master mode)AfTransmission CompletedAbTransmitter enableAbTransmitter EnableAbTrigger generation000BkThreshold configuration for hysteresis unitCc0x530 - Threshold configuration for hysteresis unitAbTransmit InterruptkTime MasteriTime MarkAeTransmission OccurredmTime registerAaTrigger selection0BjBit 0 - Stall status for EasyDMA RAM reads0nLoop Back modelUSART enableAaUpdate generation000000CfBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for UP event0CgBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for UP event0C`Bit 2 - Enable or disable interrupt for UP event02211BjGenerate ANADETECT on upward crossing onlyBgUp counter, edge-aligned PWM duty cycleCkCounter direction change down to up In Encoder mode, UP \xe2\x80\xa6AkUnicast Pause Packet DetectBgVLAN Tag Identifier for Receive PacketsCiDescription cluster[n]: Write access to region n detectedCk0x00 - Description cluster[n]: Write access to region n \xe2\x80\xa6eBit 00CmDescription cluster[n]: Write access to peripheral region \xe2\x80\xa6Cm0x00 - Description cluster[n]: Write access to peripheral \xe2\x80\xa622A`Watchdog DisableA`Write protectionmWatch TriggerCjBit 20 - Multiplies the startup_delay by 4. This is of \xe2\x80\xa60AgYear tens in BCD formatAhYear units in BCD formatCkAsync Advance Interrupt Enable When this bit is one and \xe2\x80\xa6BaInterrupt on Async Advance - R/WCcAARAlAccelerated Address ResolverDhACC (r) register accessor: an alias for <code>Reg&lt;ACC_SPEC&gt;</code>cACLkUnspecifiedAdAccess control listsnRegister blockAkAnalog-to-Digital ConverterCl64-bit Addressing Capability This bit is set \xe2\x80\x980b\xe2\x80\x99 in \xe2\x80\xa6cADCAj36: Select the ADC as TREQ000BeControl and data interface to SAR ADCh18 - ADCAfAES Decryption Enable.AeArbitration Lost FlagBa2: Erase all (flash command 0xC7)Am3: Send opcode, byte0, byte1.BiAnalog watchdog 1 enabled on all channelsAaAddress Not ValidAdAND/OR/INVERT moduleAa1: <code>1</code>000BiAsynchronous Schedule Enable - Read/WriteClAsynchronous Schedule Park Capability If this bit is set \xe2\x80\xa6CbAsynchronous Schedule Park Mode Count - Read/WriteCnA Session Valid - Read Only. Indicates VBus is above the A \xe2\x80\xa6AbAddress Valid FlagCkA VBus Valid - Read Only. Indicates VBus is above the A \xe2\x80\xa6ClField <code>A</code> reader - A (slope definition) register.00000AmField <code>A</code> reader -AmField <code>A</code> writer -DfThe binary interface of a function: <code>extern &quot;C&quot;</code>.Ahalternate bytes registerAgAccess control registerAkAnalog to Digital ConverterBfThe <code>+</code> operator (addition)ClGPIO alternate function register. This contains an array \xe2\x80\xa6BgFuture for the <code>all</code> method.CbThe <code>&amp;&amp;</code> operator (logical and)Ab<code>&amp;</code>BgFuture for the <code>any</code> method.EgOne arm of a <code>match</code> expression: <code>0..=10 =&gt; { return true; }</code>.AjLPTIM autoreload register.mBus Busy Flag0DiBCC (rw) register accessor: an alias for <code>Reg&lt;BCC_SPEC&gt;</code>AcBit Clock Direction0A`Bit Clock Enable0oBit Clock Input0AbBit Clock Polarity0nBit Clock Swap0nBit Error FlagBd1: Most significant bit on air firstCgBOD (rw) register accessor: brown-out detection controlClB Session End - Read Only. Indicates VBus is below the B \xe2\x80\xa6CnB Session Valid - Read Only. Indicates VBus is above the B \xe2\x80\xa6AmButton Value of the BTN inputAaBandwidth ControlBmField <code>B</code> reader - B (y-intercept)00000AmField <code>B</code> reader -AmField <code>B</code> writer -BoSRAM/NOR-Flash chip-select control register 2-4BcA trait to get or set a single bit.A`<code>box</code>AbBaud rate registerBjSRAM/NOR-Flash chip-select timing registerCkBus error occurred. e.g. A START or a STOP condition is \xe2\x80\xa60AjCalibration value register0kCalibrationAdColumn Address Size.cCBCCjCache and branch predictor maintenance operations. Not \xe2\x80\xa6CaCache and branch predictor maintenance operations1010cCCM0AgAES CCM Mode EncryptionAdCCM Control Register0AlClock Configuration Register0ClCCR (r) register accessor: The Configuration and Control \xe2\x80\xa6B`Current Connect Status-Read Onlyh94 - CECAfConfiguration register0AbChannel FIFO Reset0Beaips_tz1 clocks (aips_tz1_clk_enable)Balpspi1 clocks (lpspi1_clk_enable)Bhocram_exsc clock (ocram_exsc_clk_enable)Acsim_m7_clk_r_enableAjrom clock (rom_clk_enable)B`usboh3 clock (usboh3_clk_enable)Beaips_tz2 clocks (aips_tz2_clk_enable)Balpspi2 clocks (lpspi2_clk_enable)B`iomuxc clock (iomuxc_clk_enable)Bbflexio1 clock (flexio1_clk_enable)Bcmqs clock ( mqs_hmclk_clock_enable)Bjiomuxc_snvs clock (iomuxc_snvs_clk_enable)Bhiomuxc gpr clock (iomuxc_gpr_clk_enable)Anwdog3 clock (wdog3_clk_enable)Blflexspi_exsc clock (flexspi_exsc_clk_enable)B`lpi2c1 clock (lpi2c1_clk_enable)Ajdma clock (dma_clk_enable)Amdcdc clocks (dcdc_clk_enable)Afsim_m_clk_r_clk_enableB`lpi2c2 clock (lpi2c2_clk_enable)Alaoi1 clock (aoi1_clk_enable)B`sim_m7 clock (sim_m7_clk_enable)Ajkpp clock (kpp_clk_enable)Ajdcp clock (dcp_clk_enable)Anwdog2 clock (wdog2_clk_enable)Cjflexspi clocks (flexspi_clk_enable) sim_ems_clk_enable \xe2\x80\xa6Bblpuart3 clock (lpuart3_clk_enable)Akpit clocks (pit_clk_enable)BaOCOTP_CTRL clock (iim_clk_enable)Aosim_m clocks (sim_m_clk_enable)Altrng clock (trng_clk_enable)Akewm clocks (ewm_clk_enable)Bcsim_ems clocks (sim_ems_clk_enable)Anspdif clock (spdif_clk_enable)Aladc1 clock (adc1_clk_enable)Anwdog1 clock (wdog1_clk_enable)Ampwm1 clocks (pwm1_clk_enable)Bbflexram clock (flexram_clk_enable)Alsai1 clock (sai1_clk_enable)cCH00000000000000000000cCH10000000000000000000cCH20000000000000000000cCH30000000000000000000DiCHG (rw) register accessor: an alias for <code>Reg&lt;CHG_SPEC&gt;</code>jChain ModenWatchdog ClockDiCLK (rw) register accessor: an alias for <code>Reg&lt;CLK_SPEC&gt;</code>AdContinuous Link ModelCommand DataAcTimer Compare ValueAdGPT Counter Register0AeCounter Register BitsAiWatchdog Counter Register0DiCNT (rw) register accessor: an alias for <code>Reg&lt;CNT_SPEC&gt;</code>00AfChannel Priority ErrorAo1: Semaphore is assigned to CPUi144 - CRSDiCRV (rw) register accessor: an alias for <code>Reg&lt;CRV_SPEC&gt;</code>AjConnect Status Change-R/WCBdcsi_ker selected as peripheral clock000BnCSI selected for micro-controller clock outputB`CSI selected as peripheral clockAiCSI selected as PLL clock33BnCSI selected as wake up clock from system StopAlCSI selected as system clock55AnConfig security level register0DiCSN (rw) register accessor: an alias for <code>Reg&lt;CSN_SPEC&gt;</code>00AcCCM Status Register0CgCSR (rw) register accessor: Control and status registerh49 - CSU0mCSU registerskAES CounterChCTR (rw) register accessor: Direct access to the PWM \xe2\x80\xa6DiCTS (rw) register accessor: an alias for <code>Reg&lt;CTS_SPEC&gt;</code>0Ahno description availableoCompare Value 1oCompare Value 2AkADC common control registerAlcalibration control registerCkDMAMux - DMA request line multiplexer channel x control \xe2\x80\xa6BgFLASH clear control register for bank 1Bdcommunication configuration registerBeVREFBUF calibration control register.CjADC common regular data register for dual and triple modesdCEC.AfConfiguration registerA`Core ID registerAiLPTIM compare register 1.AgLPTIM counter register.AbControl register 10AfPWR control register 1AhConfiguration register 1Abcontrol register 1AbControl register 20CkThis register is not reset by wakeup from Standby mode, \xe2\x80\xa6AhConfiguration register 2Abcontrol register 2AbControl register 3ClReset only by POR only, not reset by wakeup from Standby \xe2\x80\xa6BhCyclic Redundancy Check calculation unitAeClock recovery systemAjADC Common status registerAlControl and status register.ClDMAMUX request line multiplexer interrupt channel status \xe2\x80\xa6AgControl/status registerBeRCC Clock Control and Status RegisterAgChannel Status registerBdVREFBUF control and status register.DiDAB (rw) register accessor: an alias for <code>Reg&lt;DAB_SPEC&gt;</code>AiDestination Address ErrorDhDAI (r) register accessor: an alias for <code>Reg&lt;DAI_SPEC&gt;</code>DiDAP (rw) register accessor: an alias for <code>Reg&lt;DAP_SPEC&gt;</code>AeDestination Bus ErrorlDebug EnableAgDelay Between TransfersAcDebug Control Block00000h50 - DCP0AlDCP register reference indexDiDEF (rw) register accessor: an alias for <code>Reg&lt;DEF_SPEC&gt;</code>CmDevice Endpoint Number This field indicates the number of \xe2\x80\xa6AcDMA Enable Register0DiDIN (rw) register accessor: an alias for <code>Reg&lt;DIN_SPEC&gt;</code>DiDIR (rw) register accessor: an alias for <code>Reg&lt;DIR_SPEC&gt;</code>CjROMC Disable \xe2\x80\x93 This bit, when set, disables all ROMC \xe2\x80\xa6DhDIS (w) register accessor: an alias for <code>Reg&lt;DIS_SPEC&gt;</code>A`Bit Clock Divide0CkDIV (rw) register accessor: Clock divider. If non-zero, \xe2\x80\xa6CcDIV (rw) register accessor: INT and FRAC form a \xe2\x80\xa6Ck0: Free-running counting at rate dictated by fractional \xe2\x80\xa6CgDIV (rw) register accessor: Controls the output dividercDMA0BhDMA with separate read and write mastersAnThe DMA is the flow controlleroData Match Flag0AhDestination Offset ErrorC`Disable Preempt Ability. This field resets to 0.000000000000000BcData Bus Pulsing Status - Read OnlyCcDR0 (rw) register accessor: Data Register 0 (of 36)AdDrive Strength Field00000000000000000000000000000000000000000000000DiDST (rw) register accessor: an alias for <code>Reg&lt;DST_SPEC&gt;</code>0i147 - DTSAnData Watchpoint and Trace unit00000AkDigital-to-analog converterAjDebug Information registerBfThe <code>/</code> operator (division)Addata length registernDMA controller0Alchannel data output registern<code>.</code>AkDigital temperature sensor.A`<code>dyn</code>cECB0h14 - ECBAgAES ECB Mode Encryptioni145 - ECCCbEnable Channel Preemption. This field resets to 0.000000000000000AeError Cancel TransferAaTransfer CanceledAoEnable Error Interrupt Register0A`2: Erase enabledDiEEP (rw) register accessor: an alias for <code>Reg&lt;EEP_SPEC&gt;</code>DiEND (rw) register accessor: an alias for <code>Reg&lt;END_SPEC&gt;</code>DhEND (r) register accessor: an alias for <code>Reg&lt;END_SPEC&gt;</code>AeEntropy Read Register0mEntropy ValueoEnd Packet FlagBgShows the compile options for the TRNG.AgEnable Request Register0nError Register0AbRead: Error statusB`Enable Scatter/Gather Processingh61 - ETHh44 - EWM0cEWMAlFDCAN Error Counter RegisterChPseudo-token used for peeking the end of a parse stream.AhContains the error value0AcEthernet PeripheralAaFirst Bit Shifted0AcFrame Complete FlagAeFIFO Control Register0CcFCS (rw) register accessor: FIFO control and statusoFIFO Error Flag000AgFault Interrupt EnablesAgWatchdog Interrupt Flagh48 - FMCgSee F030CgFO3 Force Output Compare Channel 3 FO2 Force Output \xe2\x80\xa6CjFlash Patch and Breakpoint unit. Not available on Armv6-M.AoFlash Patch and Breakpoint unit1010A`Fast PLL enable.AmForce Port Resume -Read/WriteAdFloating Point Unit.AcFloating Point Unit1h38 - FPU12h81 - FPUCmFrame List Rollover Interrupt Enable When this bit is one \xe2\x80\xa6AaFIFO Request Flag0AjFrame List Rollover - R/WCAhFree-Run or Restart modefFreezeAdFrame Sync Direction0A`Frame Sync Early0AcFrame Sync Polarity0AdFIFO Status Register0AaFIFO Warning Flag0BaFLASH ECC fail address for bank 1Anstream x FIFO control registerAcflag clear registerAjFlexible memory controllerA`<code>for</code>AaGeneral Call FlagAbGlobal Enable ModeCnValue of OTP Bank4 Word6 (General Purpose Customer Defined \xe2\x80\xa60CkStatus of shadow register and OTP write lock for gp1 regionCnValue of OTP Bank4 Word7 (General Purpose Customer Defined \xe2\x80\xa60CkStatus of shadow register and OTP write lock for gp2 regionBfValue of OTP Bank4 Word4 (MAC Address)0CkStatus of shadow register and OTP write lock for gp3 regionh66 - GPC0cGPCCnGeneral Purpose Register When GPR_SL or GPR_HL bit is set, \xe2\x80\xa600AgGlobal Control Register0AmGlobal configuration registerBjFDCAN Global Filter Configuration RegisterBfControl register for hardware triggers0AdHCHaIted - Read OnlymHalt On ErrorlHP0 register0AgHardware Revision LevelB`Hardware Request Status Register0B`HSE selected as peripheral clockBnHSE selected for micro-controller clock output01AiHSE selected as PLL clockCkHSE oscillator clock divided by a prescaler used as RTC \xe2\x80\xa633AlHSE selected as system clockBdhsi_ker selected as peripheral clock00BnHSI selected for micro-controller clock outputB`HSI selected as peripheral clockAiHSI selected as PLL clock333BnHSI selected as wake up clock from system StopAlHSI selected as system clock555AkHigh-Speed Port - Read OnlyAbHyst. Enable Field00000000000000000000000000000000000000000000000Be3: Connect to matching I2C peripheralcI2Sh37 - I2SAg0: Original I2S format.nInter-IC SoundmBlocking I2C.jAsync I2c.AhInter-integrated circuitC`Interrupt on Async Advance Doorbell - Read/WriteAmImplementation Control Block.000AlGPT Input Capture Register 10BjICR (r) register accessor: Interrupt clearCbIDR (r) register accessor: Identification registerCkCHAIN0 IE 2\xe2\x80\x99b00: Finished Interrupt on Done0 2\xe2\x80\x99b01: \xe2\x80\xa6000CkCHAIN1 IE 2\xe2\x80\x99b00: Finished Interrupt on Done0 2\xe2\x80\x99b01: \xe2\x80\xa6000iCHAIN2 IE000iCHAIN3 IE000iCHAIN4 IE000iCHAIN5 IE000iCHAIN6 IE000iCHAIN7 IE000AiInterrupt Enable Register0gSee IF2CmIF2 Input capture 2 Flag IF1 Input capture 1 Flag The IFn \xe2\x80\xa6AeIdle Line Type SelectgSee IM2ClIM2 (bits 19-18, Input Capture Channel 2 operating mode) \xe2\x80\xa6AlGPIO interrupt mask register0cIMRBjIMR (rw) register accessor: Interrupt maskAjInterrupt Request Register0AbWatchdog InterruptDiIO0 (rw) register accessor: an alias for <code>Reg&lt;IO0_SPEC&gt;</code>DiIO1 (rw) register accessor: an alias for <code>Reg&lt;IO1_SPEC&gt;</code>DiIO2 (rw) register accessor: an alias for <code>Reg&lt;IO2_SPEC&gt;</code>DiIO3 (rw) register accessor: an alias for <code>Reg&lt;IO3_SPEC&gt;</code>ChIndicates which channels have pending interrupt requests000CgIRQ (rw) register accessor: State machine IRQ flags \xe2\x80\xa6CkAfter a power-down request (pdn_req assertion), the PGC \xe2\x80\xa60AnGPIO interrupt status register0cISRBkISR (r) register accessor: Interrupt statusB`Isochronous Scheduling ThresholdBgInterrupt Threshold Control -Read/WriteCmInstrumentation Trace Macrocell. Not available on Armv6-M \xe2\x80\xa6AoInstrumentation Trace Macrocell1010Aminterrupt flag clear registerAhinterrupt clear registerAhInterrupt clear registerAoLPTIM interrupt clear register.AmInterrupt flag clear registerAhInterrupt Clear RegisterAnPSSI interrupt clear register.CnThe SDMMC_ICR register is a write-only register. Writing a \xe2\x80\xa6mIdentity codeAmGPIO port input data registerAiinterrupt enable registerAnCEC interrupt enable register.1B`LPTIM interrupt enable register.AiInterrupt Enable RegisterAoPSSI interrupt enable register.1BdFDCAN Interrupt Line Enable RegisterBdFDCAN Interrupt Line Select RegisterAgInterrupt mask registerChAn integer literal: <code>1</code> or <code>1u16</code>.Aminterrupt and status registerBgDMA interrupt status register (DMA_ISR)BbCEC Interrupt and Status Register.2AoDMA2D Interrupt Status RegisterAmInterrupt and Status registerBdLPTIM interrupt and status register.AoInterrupt &amp; status registerAiInterrupt Status RegisterBbInitialization and status registerAbinterrupt registerBhgroup injected sequencer rank 1 registerA`16: 16 kByte RAMA`32: 32 kByte RAMA`64: 64 kByte RAMAhKey Blob Processing DoneAbKeypad Column DataBfKeypad Column Strobe Open-Drain EnablemDCP key index0AnThe Key to lock or unlock LUT.gAES Keyh39 - KPP0mKPP RegistersoKeypad Row DataAaKeypad Row EnableDiLED (rw) register accessor: an alias for <code>Reg&lt;LED_SPEC&gt;</code>DiLEN (rw) register accessor: an alias for <code>Reg&lt;LEN_SPEC&gt;</code>Bk1: Channel map between 2360 MHZ .. 2460 MHzAo0: Active low (idle state high)Cm0: Task mode: Initial value of pin before task triggering \xe2\x80\xa6Aa0: Low-power modeAd0: Pin driver is low0000000000000000000000000000000Ac0: Pin input is low0000000000000000000000000000000Aj0: Read: pin driver is low000000000000000000000000000000000000000000000000000000000000000Af3: Sense for low levelAc2: drive output lowAg2: drive peri input lowAf2: drive interrupt low210Ao4004: <code>111110100100</code>CfSteady low value on CK pin outside transmission windowAgDE signal is active lowcLowBaUltra low power / ultra-low-powerCdThe pin is low when ALRAF/ALRBF/WUTF is asserted \xe2\x80\xa6AbInput is logic lowAgSet output to logic lowAfLow driving capabilitylLow priorityCmSetting the low power mode that system will enter on next \xe2\x80\xa6CjLP Section is Secured Indicates that the LP section is \xe2\x80\xa6AlLSB/right justified standardCgdata is transmitted/received with data bit 0 first, \xe2\x80\xa6BbLSE selected as SYNC signal sourceB`LSE selected as peripheral clock000BnLSE selected for micro-controller clock output1BfLSE oscillator clock used as RTC clock22B`LSI selected as peripheral clock00BnLSI selected for micro-controller clock output1BfLSI oscillator clock used as RTC clockA`Life Timer value0eLUT 00CiA <code>let</code> guard: <code>let Some(x) = opt</code>.A`<code>let</code>EbA literal in place of an expression: <code>1</code>, <code>&quot;foo&quot;</code>.BbA literal pattern: <code>0</code>.CfA Rust literal such as a string or integer or boolean.nLow pin state.AmDMA2D line watermark registerAb10-bit Mode selectAb167772160: 16 MbpsAb335544320: 32 MbpsoMatch Address 1oMatch Address 2AoAll bits set to <code>1</code>.A`Master Busy FlagA`Module Busy FlagDiMCK (rw) register accessor: an alias for <code>Reg&lt;MCK_SPEC&gt;</code>AgMaster Control Register0AkPIT Module Control Register0AjMonotonic Counter RollovermMaster EnablemModule EnableCiShorthand for creating a rate which represents megahertz.0CfShorthand for creating a duration which represents \xe2\x80\xa6011AkMaster Priviledge Registers0AfMemory Protection Unit00000AkMSB/left justified standardCldata is transmitted/received with MSB (bit 7/8/9) first, \xe2\x80\xa6AfMaster Status Register0cMWUh32 - MWUAaMemory Watch UnitCcReceiver and transmitter use 8-bit data characters.CcReceiver and transmitter use 9-bit data characters.BgFuture for the <code>map</code> method.BgStream for the <code>map</code> method.hMax-heapCdMarker for Max sorted <code>SortedLinkedList</code>.Aemode control registerhMin-heapCdMarker for Min sorted <code>SortedLinkedList</code>.B`masked interrupt status registerBfPSSI masked interrupt status register.EaA module or module declaration: <code>mod m</code> or <code>mod m { ... }</code>.A`<code>mod</code>B`MSP is the current stack pointerBlThe <code>*</code> operator (multiplication)A`<code>mut</code>AbTwo internal BanksAcFour internal BanksB`NBYTES/CITER Configuration ErrorA`NACK Detect FlagkUnspecifiedCd1: Operation as NFC antenna pins. Configures the \xe2\x80\xa6nRegister blockAhComplement version of IDlNo Op enable0000000Cn0: No action on data toggle when writing the register with \xe2\x80\xa6BhThe <code>-</code> operator for negationAmDMA2D number of line registerCaThe <code>!</code> operator for logical inversionn<code>!</code>AmOver-current Active-Read OnlyAhOver-current Change-R/WCAmGPT Output Compare Register 10BbReal divider value is I2SDIV*2 + 1jOdd parityAgOpen Drain Enable Field00000000000000000000000000000000000000000000000gSee OF30CkOF3 Output Compare 3 Flag OF2 Output Compare 2 Flag OF1 \xe2\x80\xa6f0: Off0000000000000000000000000000000f1: Off00000000000000000000000000000001111B`Offset correction value register0lOffset valuegSee OM30CjOM3 (bits 28-26) controls the Output Compare Channel 3 \xe2\x80\xa6Ch1: CRC length is one byte and CRC calculation is enabledo0: One stop bitBeThe lowest bit set to <code>1</code>.DiORC (rw) register accessor: an alias for <code>Reg&lt;ORC_SPEC&gt;</code>00AbOversampling RatioDiOUT (rw) register accessor: an alias for <code>Reg&lt;OUT_SPEC&gt;</code>Ag0: Selects OUT endpoint01AnGPIO port output data registerAhoffset number x registerAlDMA2D output offset registerBjUSB OTG core by Synopsys (more docs at \xe2\x80\xa6BgOffset trimming register in normal modeClPort Change Detect Interrupt Enable When this bit is one \xe2\x80\xa6AiPort Change Detect - R/WClPCM standardCmPower Control PCR must not change from power-down request \xe2\x80\xa60AfPeripheral Chip SelectcPDEnPin Data InputcPDMh29 - PDMCgPulse Density Modulation (Digital Microphone) InterfaceAoPort Enable/Disable Change-R/WCB`PER selected as peripheral clock00000ClProgrammable Frame List Flag If this bit is set to zero, \xe2\x80\xa6ClFeedback resistor connected to the OPAMP_VINM input (PGA \xe2\x80\xa6cPGCClPower Supply Glitch Detected 0 No power supply glitch. 1 \xe2\x80\xa6AkPower Glitch Detector ValueBcPort Indicator Control - Read/WriteAbPin State Register0jPin Numberh24 - PIT0cPITAhPull / Keep Enable Field00000000000000000000000000000000000000000000000h61 - PMU0cPMUcPORcPPB0ClPort Power Control This field indicates whether the host \xe2\x80\xa6cPPIBdProgrammable Peripheral InterconnectBdPeriodic Schedule Enable- Read/WritecPSM0AhGPIO pad status register0cPSRlPower status0AnPort Test Control - Read/WriteAmPointer to the register block000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DiPTR (rw) register accessor: an alias for <code>Reg&lt;PTR_SPEC&gt;</code>000000000000000000011111111111111111111111111111111111111111111111111ChParallel Transceiver Width This bit has no effect if \xe2\x80\xa6AhPull / Keep Select Field00000000000000000000000000000000000000000000000AlPull Up / Down Config. Field00000000000000000000000000000000000000000000000AkUSB PHY Power-Down Register0cPWM0Be4: Connect to matching PWM peripheraljSimple PWMCiPWR (rw) register accessor: Controls the PLL power modes.CkA pattern in a local binding, function signature, match \xe2\x80\xa6BcPC Card/NAND Flash control registerAipolling interval registerB`PSP is the current stack pointerAnFDCAN Protocol Status RegisterDaA raw pointer type: <code>*const T</code> or <code>*mut T</code>.A`<code>pub</code>cPWRAdReceiver Active FlagDhRAM (r) register accessor: an alias for <code>Reg&lt;RAM_SPEC&gt;</code>kUnspecifiednRegister blockg5 - RCCAfReceive Channel EnableAgReclamation - Read OnlyAgReceive Channel PointerAgReconfiguration SuccessAaReceive Data Flag00AeReceive Data Register0AiSAI Receive Data Register01AfOnly PSSI_RDY enabled.AbReceive Error FlagAaReload Error FlagAc0: Read only accessAaRead FIFO Pointer0AiSAI Receive FIFO Register0AfReceive FIFO WatermarkAiReceiver Interrupt EnableAgReload Interrupt EnableAiSAI Receive Mask Register0cRNGh13 - RNGAgRandom Number Generatorh80 - RNGAf19: <code>10011</code>000mRollover FlagAbReset Receive FIFO00AcRepeated Start FlagAgReceive Status Register0nSoftware Reset000BeController Reset (RESET) - Read/WriteClHP Real Time Counter The most-significant 15 bits of the \xe2\x80\xa6BnHP Real Time Counter least-significant 32 bitscRTCAmRegister block to control RTCAcReset Transmit FIFO00DiRTS (rw) register accessor: an alias for <code>Reg&lt;RTS_SPEC&gt;</code>0AfRegisters Updated FlagcRunCf1: Keep the watchdog running while the CPU is sleepingCk1: Keep the watchdog running while the CPU is halted by \xe2\x80\xa6AaReceive Word MaskAgReceiver Wakeup ControlCiRX Endpoint Data Sink - Read/Write 0 Dual Port Memory \xe2\x80\xa6DhRXD (r) register accessor: an alias for <code>Reg&lt;RXD_SPEC&gt;</code>DiRXD (rw) register accessor: an alias for <code>Reg&lt;RXD_SPEC&gt;</code>AcRXD EasyDMA channel120kUnspecified31100nRegister block000000CiRX Endpoint Enable 1 Enabled Endpoint0 is always enabled.ChRX Endpoint Enable 0 Disabled [Default] 1 Enabled An \xe2\x80\xa6CkRXF (r) register accessor: Direct read access to the RX \xe2\x80\xa6CnRX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This \xe2\x80\xa6CjRX Data Toggle Reset (WS) Write 1 - Reset PID Sequence \xe2\x80\xa6BmRX Endpoint Stall - Read/Write 0 End Point OK0CiRX Endpoint Type - Read/Write 00 Control Endpoint0 is \xe2\x80\xa6CnRX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 \xe2\x80\xa6A`<code>raw</code>AgReset and clock controlA`<code>ref</code>CeThis structure provides volatile access to registers.0BeThe <code>%</code> operator (modulus)Amraw interrupt status registerBcPSSI raw interrupt status register.oReload registerAgRandom number generatorA`Request registerAiRCC Reset Status RegisteroReal-time clockAkFDCAN RAM Watchdog RegisterAdSource Address ErrorAiSecurity Attribution Unit000A`Source Bus ErroroSlave Busy FlagjSend BreakAiBaud Rate Modulo Divisor.AdSystem Control Block00000DiSCK (rw) register accessor: an alias for <code>Reg&lt;SCK_SPEC&gt;</code>0000DiSCL (rw) register accessor: an alias for <code>Reg&lt;SCL_SPEC&gt;</code>00AfSlave Control Register0AlSPDIF Configuration Register0AdSRC Control Register0ClSCR (rw) register accessor: System Control Register. Use \xe2\x80\xa6BfSoftware Controllable Signals Register0DiSDA (rw) register accessor: an alias for <code>Reg&lt;SDA_SPEC&gt;</code>00A`STOP Detect Flag0f0: SE0f3: SE1AbScan Exit DetectedCnSystem Error Interrupt Enable When this bit is one and the \xe2\x80\xa6AcShifter Error FlagsoSync Error Flag0AbSystem Error- R/WClSlave EnablekUnspecifiednRegister blockBhSER (rw) register accessor: Slave enablei1: Enable0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000Ah1: Write: Enable channel0000000000000000000000000000000111111111111111111111111Bk1: Enable write access watch in this regionBj1: Enable read access watch in this region101010Bl1: Enable write access watch in this PREGIONBk1: Enable read access watch in this PREGION1055555555555555555555555555555Cl1: Write: writing a \xe2\x80\x981\xe2\x80\x99 sets the pin high; writing a \xe2\x80\xa60000000000000000000000000000000Cm1: Write: writing a \xe2\x80\x981\xe2\x80\x99 sets pin to output; writing a \xe2\x80\xa60000000000000000000000000000000DiSFD (rw) register accessor: an alias for <code>Reg&lt;SFD_SPEC&gt;</code>BbScatter/Gather Configuration ErrorAgInterruptClear Register0AdInterruptEn Register0cSIOC`5: Use as a GPIO pin (connect to SIO peripheral)ClSingle-cycle IO block Provides core-local and inter-core \xe2\x80\xa6CkSleep Interrupt Enable When this bit is one and the SLI \xe2\x80\xa6A`DCSuspend - R/WCAcSource Offset ErrornStart Of Frame0Be1: Connect to matching SPI peripheralCmSet Power Off The SPO bit is set when the power button is \xe2\x80\xa6h40 - SRC0cSRCDiSRC (rw) register accessor: an alias for <code>Reg&lt;SRC_SPEC&gt;</code>0oSlew Rate Field00000000000000000000000000000000000000000000000CnSOF Received Interrupt Enable When this bit is one and the \xe2\x80\xa6Cgsoftware reset extension, an option way to generate \xe2\x80\xa6AcSOF Received - R/WCAdSPDIFRxLeft Register0AcQchannelRx Register0AeSPDIFRxRight Register0cSRSAcUchannelRx Register0AcShifter Status FlagAeSlave Status Register0AcSPDIFTxClk Register0Cf0: Standard 1-bit SPI frame format; 1 bit per SCK, \xe2\x80\xa6AdSPDIFTxLeft Register0AeSPDIFTxRight Register0CjSerial Transceiver Select 1 Serial Interface Engine is \xe2\x80\xa6Cn15: Calculate a simple 32-bit checksum (addition with a 32 \xe2\x80\xa6CeSecurity Violation 0 security violation was detected.CeSecurity Violation 1 security violation was detected.CeSecurity Violation 2 security violation was detected.CeSecurity Violation 3 security violation was detected.CeSecurity Violation 4 security violation was detected.CeSecurity Violation 5 security violation was detected.C`SWD (rw) register accessor: Pad control registernSoftware resetBiSystem clock selected as peripheral clockCgSystem clock selected for micro-controller clock outputAfSerial audio interfaceBoThe <code>&lt;&lt;</code> operator (shift left)Ae<code>&lt;&lt;</code>C`The <code>&gt;&gt;</code> operator (shift right)Ae<code>&gt;&gt;</code>BbAn inner SPI bus operation failed.AkSerial peripheral interfaceAcSub second registerCeA UTF-8 string literal: <code>&quot;foo&quot;</code>.BiThe <code>-</code> operator (subtraction)AlData protected by the mutex.00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AaTransmit ACK FlagjPacket TagCkIndicates the tag from the last completed packet in the \xe2\x80\xa6000000000000000CiCluster TCD%s, containing TCD*_SADDR, TCD*_SOFF, TCD*_\xe2\x80\xa6AgTransmit Channel EnableAfTransfer Complete FlagAiTransmit Command Register0AbTransmit Data Flag00AfTransmit Data Register0AjSAI Transmit Data Register01AcTransmit Error FlaglTimer EnableDiTEP (rw) register accessor: an alias for <code>Reg&lt;TEP_SPEC&gt;</code>0CfTest Fail, Poker. If TFP=1, the Poker Test has failed.AjSAI Transmit FIFO Register0AgTransmit FIFO WatermarkCaGeneral Purpose Timer Interrupt 0(GPTINT0)\xe2\x80\x93R/WCCaGeneral Purpose Timer Interrupt 1(GPTINT1)\xe2\x80\x93R/WCCiCCx channel is configured as input, alternate mapping \xe2\x80\xa6CkCCx channel is configured as input, normal mapping: ICx \xe2\x80\xa6AiTransmit Interrupt EnableAfTimer Interrupt EnableAdTimer Interrupt FlagAjSAI Transmit Mask Register0AhTransmitter narrow pulseClTurn off System Power Asserting this bit causes a signal \xe2\x80\xa6BnTOP (rw) register accessor: Counter wrap valueBnAccesses from an untrusted master are allowed.000000000000000000000000000000000ClAccesses from an untrusted master are not allowed. If an \xe2\x80\xa6000000000000000000000000000000000ChCCx channel is configured as input, ICx is mapped on TRCCkTarget value of VDD_SOC, 25 mV each step 0x0: 0.8V 0xE: \xe2\x80\xa6BlSetting this bit will trigger an IP Command.AbTimer Status FlagsmWatchdog TestAaTimer Start ValueAcCurrent Timer ValueAbTransmit Word MaskCi2: CRC length is two bytes and CRC calculation is enabledA`1: Two stop bitsCkTX Endpoint Data Source - Read/Write 0 Dual Port Memory \xe2\x80\xa6DhTXD (w) register accessor: an alias for <code>Reg&lt;TXD_SPEC&gt;</code>DiTXD (rw) register accessor: an alias for <code>Reg&lt;TXD_SPEC&gt;</code>AcTXD EasyDMA channel110kUnspecified21100nRegister block000000CiTX Endpoint Enable 1 Enabled Endpoint0 is always enabled.ChTX Endpoint Enable 0 Disabled [Default] 1 Enabled An \xe2\x80\xa6ClTXF (w) register accessor: Direct write access to the TX \xe2\x80\xa6BoTX Data Toggle Inhibit 0 PID Sequencing EnabledCjTX Data Toggle Reset (WS) Write 1 - Reset PID Sequence \xe2\x80\xa6CmTX Endpoint Stall - Read/Write 0 End Point OK [Default] 1 \xe2\x80\xa6CmTX Endpoint Stall - Read/Write 0 End Point OK 1 End Point \xe2\x80\xa6CkTX Endpoint Type - Read/Write 00 - Control Endpoint0 is \xe2\x80\xa6CnTX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 \xe2\x80\xa6CfField <code>T</code> reader - T (segment end) register0000Amtiming configuration registerBeA try-expression: <code>expr?</code>.A`<code>try</code>CkUSB Error Interrupt Enable When this bit is one and the \xe2\x80\xa6BfUSB Error Interrupt (USBERRINT) - R/WCmUnlock statusAm1: Ultra-low power mode (ULP)0CkUSB Reset Interrupt Enable When this bit is one and the \xe2\x80\xa6AiUSB Reset Received - R/WCcUSBAl9: Connect to USB peripheralBfUSB SOF selected as SYNC signal sourceCiDevice Factory programmed 96-bit unique device identifierAfSYSCFG user register 0AfSYSCFG user register 2AfSYSCFG user register 3AfSYSCFG user register 4AfSYSCFG user register 5AfSYSCFG user register 6AfSYSCFG user register 7AfSYSCFG user register 8AfSYSCFG user register 9D`A use declaration: <code>use alloc::collections::HashMap</code>.A`<code>use</code>Ai4: Set threshold to 1.7 VAi5: Set threshold to 1.8 VAi6: Set threshold to 1.9 VAi7: Set threshold to 2.0 VAi8: Set threshold to 2.1 VAi9: Set threshold to 2.2 VAj10: Set threshold to 2.3 VAj11: Set threshold to 2.4 VAj12: Set threshold to 2.5 VAj13: Set threshold to 2.6 VAj14: Set threshold to 2.7 VAi0: Set threshold to 2.7 VAj15: Set threshold to 2.8 VAi1: Set threshold to 2.8 VAi2: Set threshold to 2.9 VAi3: Set threshold to 3.0 VAi4: Set threshold to 3.1 VAi5: Set threshold to 3.2 VAi6: Set threshold to 3.3 VAi7: Set threshold to 3.4 VAi8: Set threshold to 3.5 VAi9: Set threshold to 3.6 VAj10: Set threshold to 3.7 VAj11: Set threshold to 3.8 VAj12: Set threshold to 3.9 VAj13: Set threshold to 4.0 VAj14: Set threshold to 4.1 VAj15: Set threshold to 4.2 Vf9: VDD0m4: VREF = VDDcVLDeValidBbA fixed capacity <code>Vec</code>.AiSDMMC IP version registerlWord 0 Width0AbWord Complete FlagAeWrite Channel PointerAiWatchdog Control Register0cWDAcWDEcWDT0h16 - WDTnWatchdog TimercWDWA`1: Write enabledAbWrite FIFO Pointer0CnOTG1 Wake-up Interrupt Enable This bit enables or disables \xe2\x80\xa6cWIEAhWatchdog Window Register0oWatchdog WindowClOTG1 Wake-up Interrupt Request This bit indicates that a \xe2\x80\xa6lWord N Width0oWord Start Flag0AiWatchdog Service Register0cWSRAjwrite instruction registerAiWrite protection registerCfThe TIMx_CH1, CH2, CH3 pins are connected to TI1 inputDhField <code>X</code> reader - Pacing Timer Dividend. Specifies the X \xe2\x80\xa6000DhField <code>X</code> writer - Pacing Timer Dividend. Specifies the X \xe2\x80\xa6000DgField <code>Y</code> reader - Pacing Timer Divisor. Specifies the Y \xe2\x80\xa6000DgField <code>Y</code> writer - Pacing Timer Divisor. Specifies the Y \xe2\x80\xa6000CmZeroizable Master Key Each of these registers contains 32 \xe2\x80\xa6BgStream for the <code>zip</code> method.Ad1: Send opcode only.AaSend opcode only.Ba2: Send opcode, CINSTRDAT0.BYTE0.AnSend opcode, CINSTRDAT0.BYTE0.Ch3: Send opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT0.BYTE1.CeSend opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT0.BYTE1.Ch4: Send opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT0.BYTE2.Ad1: 4-bit instructionCeSend opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT0.BYTE2.Aa4-bit instructionCh5: Send opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT0.BYTE3.CeSend opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT0.BYTE3.Ch6: Send opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT1.BYTE4.CeSend opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT1.BYTE4.Ch7: Send opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT1.BYTE5.CeSend opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT1.BYTE5.Ch8: Send opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT1.BYTE6.Ad2: 8-bit instructionCeSend opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT1.BYTE6.Aa8-bit instructionCh9: Send opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT1.BYTE7.CeSend opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT1.BYTE7.CjAccumulated Active Height (in units of horizontal scan \xe2\x80\xa6AeAddress-Aligned BeatsAlAccelerated Address ResolverCiAccumulated Active Width (in units of pixel clock period)Ahalternate bytes registerBkRegister accumulating the valid transitionsCc0x514 - Register accumulating the valid transitionsClBits 0:31 - Register accumulating all valid samples (not \xe2\x80\xa6gI2C ACKBkACK response received/transmitted interruptAdAccess control listsAj0x800..0x880 - UnspecifiedAcCluster UnspecifiedAgAccess control registerAnAutomatic Pad or CRC StrippinghActivityBeControl and data interface to SAR ADCeBit 00000AfSelect the ADC as TREQ000AjAdds to the current value.00000000000AmThe <code>+</code> operation.AiAddress of the USART nodeAmalternate function register 10000Amalternate function register 2CeAuxiliary Feature (not present on Cortex-M0 variants)CmGPIO alternate function registers. The register described \xe2\x80\xa6CdAlternate function selection for one of the pins \xe2\x80\xa6BaAbnormal Interrupt Summary EnableAjAbnormal Interrupt SummaryDkExecute predicate over asynchronous stream, and return <code>true</code>\xe2\x80\xa60AnErase all (flash command 0xC7)AjSend opcode, byte0, byte1.CmAnalog voltage detector level selection These bits select \xe2\x80\xa6BgLogical \xe2\x80\x9cand\xe2\x80\x9d with a boolean value.BiBitwise \xe2\x80\x9cand\xe2\x80\x9d with the current value.00000000000BaThe <code>&amp;</code> operation.66AgAutomatic output enable0AlBits 0:7 - Address prefix 0.0AmBits 8:15 - Address prefix 1.0AnBits 16:23 - Address prefix 2.0AnBits 24:31 - Address prefix 3.0AlBits 0:7 - Address prefix 4.0AmBits 8:15 - Address prefix 5.0AnBits 16:23 - Address prefix 6.0AnBits 24:31 - Address prefix 7.0n<code>1</code>000BlAttribute used to declare a RTIC application0AjAccess to Reserved AddressAdauto-reload register000000000AaAuto-reload valueAjLPTIM autoreload register.CiAuto reload value ARR is the autoreload value for the \xe2\x80\xa6BcMiscellaneous assembly instructionsAmASM Restricted Operation ModeBeApplication Watchdog Interrupt EnableAjApplication Watchdog EventBcApplication Watchdog Interrupt LineAjApplication Watchdog LimitAcBit counter compareAk0x560 - Bit counter compareAoBits 0:31 - Bit counter compare0BoSRAM/NOR-Flash chip-select control register 2-4AdBank 1 erase requestAaBlending Factor 1AaBlending Factor 2AfBreak interrupt enable00AlBreak x (x=1) interrupt flag0AnBreak x (x=1,2) interrupt flagBaMost significant bit on air firstAaGet a single bit.AoValue of the field as raw bits.AgWrites bit to the field00000010000000AdBreak x (x=1) enableAfBreak x (x=1,2) enableAdBreak x (x=1) filterAfBreak x (x=1,2) filterAfBreak x (x=1) polarityAhBreak x (x=1,2) polaritycBKPfBackupiBank SwapAkbrown-out detection controlBb0x04 - brown-out detection controlAeBus_Off Status EnablenBus_Off StatusChRx-Bit Rising Error BRE is set by hardware in case a \xe2\x80\xa6ClBit 0 - Send break. If this bit is set to 1, a low-level \xe2\x80\xa60AbBaud rate register0hUSARTDIVAhFDCAN Bit Rate SwitchingCmBit 4 - PrimeCell SSP busy flag, RO: 0 SSP is idle. 1 SSP \xe2\x80\xa6AkBank 1 ongoing program flagAiBack to Back transactionsBnSRAM/NOR-Flash chip-select timing register 1-4CaReturns a reference to the underlying bus object.kCAS latencyCaCache and branch predictor maintenance operationsBeCapture/Compare x (x=1) output enable0BgCapture/Compare x (x=1-2) output enable0BgCapture/Compare x (x=1-6) output enableBgCapture/Compare x (x=1-4) output enableAkConfiguration Change EnableBbCapture/compare x (x=1) generation0BdCapture/compare x (x=1-2) generationBdCapture/compare x (x=1,2) generationBdCapture/compare x (x=1-4) generation0AgAES CCM Mode EncryptionoCycle Count MaxCkCLUT (color lookup table) color mode. These bits define \xe2\x80\xa6CmCLUT color mode. This bit defines the color format of the \xe2\x80\xa6BgCapture/Compare x (x=1) output Polarity0BiCapture/Compare x (x=1-2) output Polarity0BiCapture/Compare x (x=1-6) output PolarityBiCapture/Compare x (x=1-4) output PolarityAiConfiguration and ControlCnThe Configuration and Control Register permanently enables \xe2\x80\xa6Cc0xed14 - The Configuration and Control Register \xe2\x80\xa6B`capture/compare register x (x=1)0Bbcapture/compare register x (x=1-2)0Bbcapture/compare register x (x=1-4)00Bacapture/compare x (x=1-4,6) value0Alcalibration control registerCkDMAMux - DMA request line multiplexer channel x control \xe2\x80\xa6AkADC common control registerBgFLASH clear control register for bank 1Bdcommunication configuration registerBeVREFBUF calibration control register.AkCapture/Compare y selection0000AaCycle Count ValueAhContext Descriptor ErrorCjADC common regular data register for dual and triple modesAeClock error detectionA`AN Error LoggingnCounter enable00AnDAC channel calibration enableAnFrequency error counter enableAcConfiguration ErrorChDMAMUX request line multiplexer interrupt clear flag \xe2\x80\xa6AfConfiguration registerCoBits 12:15 - Control frame size Value of n -&gt; n+1 clocks \xe2\x80\xa60BcBit 0 - Enable or disable channel 00CnBit 0 - Channel 0 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has \xe2\x80\xa60ClBit 0 - Channel 0 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BdBit 0 - Include or exclude channel 00eBit 000000000BcBit 1 - Enable or disable channel 10CnBit 1 - Channel 1 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has \xe2\x80\xa60ClBit 1 - Channel 1 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BdBit 1 - Include or exclude channel 10eBit 100000000BcBit 2 - Enable or disable channel 20CnBit 2 - Channel 2 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has \xe2\x80\xa60ClBit 2 - Channel 2 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BdBit 2 - Include or exclude channel 20eBit 200000000BcBit 3 - Enable or disable channel 30CnBit 3 - Channel 3 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has \xe2\x80\xa60ClBit 3 - Channel 3 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BdBit 3 - Include or exclude channel 30eBit 300000000BcBit 4 - Enable or disable channel 40CnBit 4 - Channel 4 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has \xe2\x80\xa60ClBit 4 - Channel 4 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BdBit 4 - Include or exclude channel 40eBit 400000000BcBit 5 - Enable or disable channel 50CnBit 5 - Channel 5 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has \xe2\x80\xa60ClBit 5 - Channel 5 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BdBit 5 - Include or exclude channel 50eBit 500000000BcBit 6 - Enable or disable channel 60CnBit 6 - Channel 6 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has \xe2\x80\xa60ClBit 6 - Channel 6 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BdBit 6 - Include or exclude channel 60eBit 600000000BcBit 7 - Enable or disable channel 70CnBit 7 - Channel 7 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has \xe2\x80\xa60ClBit 7 - Channel 7 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BdBit 7 - Include or exclude channel 70eBit 700000000BcBit 8 - Enable or disable channel 80CnBit 8 - Channel 8 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has \xe2\x80\xa60ClBit 8 - Channel 8 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BdBit 8 - Include or exclude channel 80BcBit 9 - Enable or disable channel 90CnBit 9 - Channel 9 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has \xe2\x80\xa60ClBit 9 - Channel 9 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BdBit 9 - Include or exclude channel 90BjDescription collection[n]: Channel group nCi0x800..0x818 - Description collection[n]: Channel group nnChannel haltedA`Core ID registerAnCOMP channel 1 Interrupt Flag.nClock division0BkPin number configuration for PDM CLK signalCb0x00 - Pin number configuration for PDM CLK signalCjBit 8 - This bit controls whether a read or a write is \xe2\x80\xa60AjCharacter match clear flagAdcharacter match flagCgThis implementation deviates from the definition of \xe2\x80\xa60AiLPTIM compare register 1.CkCapture/compare 1 value If channel CC1 is configured as \xe2\x80\xa6AmCenter-aligned mode selectionCaBits 0:15 - Number of playbacks of pattern cycles0CmDescription cluster[n]: Number of values (duty cycles) in \xe2\x80\xa6Ci0x04 - Description cluster[n]: Number of values (duty \xe2\x80\xa6CkBits 0:14 - Number of values (duty cycles) in this sequence0ChBits 0:23 - Number of additional PWM periods between \xe2\x80\xa60ChBits 0:23 - Time added after the sequence in PWM periods0AdRead transfer lengthAk0x08 - Read transfer lengthClBits 0:20 - Read transfer length in number of bytes. The \xe2\x80\xa60AeWrite transfer lengthAl0x08 - Write transfer lengthCmBits 0:20 - Write transfer length in number of bytes. The \xe2\x80\xa60gcounter000000000mcounter valueAgLPTIM counter register.CcCounter value When the LPTIM is running with an \xe2\x80\xa6AiCalibration output enableClComplement bit. This bit is set and cleared by software. \xe2\x80\xa6Abcontrol register 10000000000AbControl register 100AhConfiguration register 1AfPWR control register 1Abcontrol register 20000000AbControl register 200AhConfiguration register 2CkThis register is not reset by wakeup from Standby mode, \xe2\x80\xa6AbControl register 30ClReset only by POR only, not reset by wakeup from Standby \xe2\x80\xa6AhClear Refresh error flagAdCounter reload valueAl0x504 - Counter reload valueCkBits 0:31 - Counter reload value in number of cycles of \xe2\x80\xa60AfClock Stop AcknowledgeCfEnable checksum correction during OST for PTP over \xe2\x80\xa6oCycle Sync MarkAnChange of Synchronization ModeAbPin select for CSNAi0x0c - Pin select for CSNAiPin select for CSN signalB`0x0c - Pin select for CSN signalBfPin select for chip select signal CSN.Bm0x04 - Pin select for chip select signal CSN.AbControl and StatusAkControl and status registerBb0x00 - Control and status registerAgChannel Status registerAgControl/status registerAbClock Stop RequestClDMAMUX request line multiplexer interrupt channel status \xe2\x80\xa6AjADC Common status registerAlControl and status register.BdVREFBUF control and status register.BeRCC Clock Control and Status RegisterAkCycle Start SynchronizationCeChroma Sub-Sampling. These bits define the chroma \xe2\x80\xa6AnCRC stripping for Type packetsAgCycle Time Target PhaseBfCache Type (only present on Cortex-M7)B`Direct access to the PWM counterBg0x08 - Direct access to the PWM counteriBits 0:150CgBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CTS event0ChBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CTS event0AbPin select for CTSAi0x08 - Pin select for CTS3322AiPin select for CTS signalB`0x08 - Pin select for CTS signalCaBit 0 - Enable or disable interrupt for CTS event0ClBit 0 - Clear to send. This bit is the complement of the \xe2\x80\xa6nCTS clear flaghCTS flagmCurrent ValueChDescription collection[n]: Device address base segment nCl0x600..0x620 - Description collection[n]: Device address \xe2\x80\xa6BiBits 0:31 - Device address base segment n0nDevice address0AjDevice address match indexBb0x410 - Device address match indexBeBits 0:2 - Device address match indexCbDescription collection[n]: Device address prefix nCl0x620..0x640 - Description collection[n]: Device address \xe2\x80\xa6BcBits 0:15 - Device address prefix n0B`Disable Automatic RetransmissionCdBits 0:7 - This register contains the data to be \xe2\x80\xa60BcBits 0:4 - Day of the month (1..31)0000mTimestamp DayA`DMA base addressAiDisable Broadcast PacketsA`DMA burst lengthAjDouble buffer mode enabledCnDisable backup domain write protection In reset state, the \xe2\x80\xa6AaDither Blue WidthAcDebug Control BlockCnBit 2 - Data carrier detect. This bit is the complement of \xe2\x80\xa6AdDMA control register0000CnData rate signaling selection This bit can only be written \xe2\x80\xa6CjDefault character. Character clocked out in case of an \xe2\x80\xa6Cl0x55c - Default character. Character clocked out in case \xe2\x80\xa6CjBits 0:7 - Default character. Character clocked out in \xe2\x80\xa60AbDriver enable modemDither EnableB`Driver enable polarity selectionCaDebug Feature (not present on Cortex-M0 variants)AjBits 0:3 - Data frame size0AbDither Green WidthB`channel 12-bit left-aligned data0Bachannel 12-bit right-aligned data0B`channel 8-bit right-aligned data0CkBit 18 - Reset due to wake up from System OFF mode when \xe2\x80\xa60BkPin number configuration for PDM DIN signalCb0x04 - Pin number configuration for PDM DIN signalChInput data received from MDIO Master during write framesAfDirection of GPIO pinsAn0x514 - Direction of GPIO pinsChBit 0 - Pin direction. Same physical register as DIR \xe2\x80\xa60iDirectionAjDebug Information registerB`Transfer direction (master mode)AoTransfer direction (Slave mode)AgData transfer direction0BoDescription cluster[n]: Disable channel group nCf0x04 - Description cluster[n]: Disable channel group neBit 0ChClock divider. If non-zero, CS_START_MANY will start \xe2\x80\xa6Ci0x10 - Clock divider. If non-zero, CS_START_MANY will \xe2\x80\xa6CfINT and FRAC form a fixed-point fractional number. \xe2\x80\xa6Cm0x04 - INT and FRAC form a fixed-point fractional number. \xe2\x80\xa6ChFree-running counting at rate dictated by fractional \xe2\x80\xa6AkControls the output dividerBb0x10 - Controls the output dividerCnBits 0:11 - set to 0xaa0 + div where div = 0 divides by 32 \xe2\x80\xa60Addata length registerBhDMA with separate read and write masterseBit 20000AcData Memory BarrierCeDual-memory configuration. This bit activates the \xe2\x80\xa6AdDigital noise filterAcDisable Receive OwnBdBit 1 - Reset from watchdog detected0Alchannel data output registerAcchannel data outputAfDisable Preamble CheckCiBit 2 - Deep power-down mode (DPM) status of external \xe2\x80\xa6AgData Register 0 (of 36)An0x60 - Data Register 0 (of 36)AjData register - byte sizedA`Dither Red WidthBeMessage stored to Dedicated Rx BufferBaBits 0:2 - Stage 0 drive strength0BaBits 4:6 - Stage 1 drive strength0BbBits 8:10 - Stage 2 drive strength0BcBits 12:14 - Stage 3 drive strength0BaBits 0:2 - Stage 4 drive strength0BaBits 4:6 - Stage 5 drive strength0BbBits 8:10 - Stage 6 drive strength0BcBits 12:14 - Stage 7 drive strength0AlData Synchronization BarrierAfDescriptor Skip LengthCmBit 1 - Data set ready. This bit is the complement of the \xe2\x80\xa6CiBits 0:3 - Data Size Select: 0000 Reserved, undefined \xe2\x80\xa60AgRAM destination addressAn0x04 - RAM destination addressCaBits 0:31 - Word-aligned RAM destination address.0AiFlash destination addressB`0x00 - Flash destination addressCcBits 0:31 - Word-aligned flash destination address.0AiDead-time generator setup0ClBit 10 - Data transmit ready. This bit is the complement \xe2\x80\xa60AkBits 8:9 - Default TX value0AnData Watchpoint and Trace unitmDuplex PacketAgAES ECB Mode EncryptionAhEnable Clock CalibrationAlECC computation result valueAlExternal clock mode 2 enableAlFDCAN Error Counter RegisterAnExternal Clock SynchronizationAbExtended data modeAcExtended data mode.mErase enabledCaDescription cluster[n]: Channel n event end-pointCh0x00 - Description cluster[n]: Channel n event end-pointCgBits 0:31 - Pointer to event register. Accepts only \xe2\x80\xa60oEvent FIFO FulloEvent FIFO SizeAoEvent generation enable/disableAievent generation register000000000AfError interrupt enable0AcError Level ChangedAfError Logging OverflowAaEnable Local TimeAcEvent mask registerCmEncoder mode enable The ENC bit controls the Encoder mode \xe2\x80\xa6CgBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for END event0ChBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for END event0CgBit 6 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for END event0ChBit 6 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for END event0CgBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for END event0ChBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for END event01100CaBit 1 - Enable or disable interrupt for END event0CgBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for END event0ChBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for END event0CgBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for END event0ChBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for END event0CaBit 2 - Enable or disable interrupt for END event0BoDescription cluster[n]: End address of region nCf0x04 - Description cluster[n]: End address of region nBbBits 0:31 - End address of region.0BoDescription cluster[n]: Reserved for future useCf0x04 - Description cluster[n]: Reserved for future useBcBits 0:31 - Reserved for future useBlgroup regular end of unitary conversion flagCnChecks whether the cursor is currently pointing at the end \xe2\x80\xa6AjBank 1 end-of-program flagBngroup regular end of sequence conversions flagoEnd Of TransferAdError Passive EnableAlError Passive Interrupt LineCkBit 2 - Even parity select. Controls the type of parity \xe2\x80\xa60CkCreate a future that is immediately ready with an error \xe2\x80\xa6CiBit 9 - The most recent ADC conversion encountered an \xe2\x80\xa6CjBit 2 - If 1: conversion error bit appears in the FIFO \xe2\x80\xa60CfBit 15 - 1 if this particular sample experienced a \xe2\x80\xa6AoEmbedded synchronization selectAgExternal trigger filterAiExternal trigger polarityAdEndiannes Test ValueBaEnable 12-Bit VLAN Tag ComparisonAeWarning Status EnableAfEarly wakeup interruptAmWarning Status Interrupt LineCjExtension traits to provide parsing methods on foreign \xe2\x80\xa6AkRx FIFO X Acknowledge IndexBaFLASH ECC fail address for bank 1oFatal Bus ErrorAnstream x FIFO control registerAcflag clear registerAgFIFO control and statusAn0x08 - FIFO control and statusAiRx FIFO X Data Field SizeAhFrame end delimiter codeCkBit 4 - Enable FIFOs: 0 = FIFOs are disabled (character \xe2\x80\xa60AeForward Error PacketsiMAC SpeedAjFrame end delimiter unmaskAdRx FIFO X Fill LevelAcRx FIFO X Get IndexjFinish GapBlFormat this value as an identifier fragment.kHour formatnFIFO not emptyAeFIFO X operation modeAoFlash Patch and Breakpoint unitAcRx FIFO X Put IndexAcFloating Point UnitAgBits 4:5 - Frame format0AhBits 4:5 - Frame format.0CmFrame length. These bits are set and cleared by software. \xe2\x80\xa6AgRx FIFO X Start AddressAjFrame start delimiter codeAlFrame start delimiter unmaskCnFIFO threshold flag In Indirect mode, this bit is set when \xe2\x80\xa6ChFIFO threshold. This bit is set and cleared by software.AhFIFO threshold selectionAdFlush Transmit QueueAoForward Undersized Good PacketsA`FIFO X WatermarkD`Determine greatest common divisor using <code>gcd_binary</code>.AmGlobal configuration registerAgGlobal Control Register0AbGap Control SelectBgReturns a pointer to the register blockCjReturns a reference to the value corresponding to the key.CmReturns a reference to the value in the set, if any, that \xe2\x80\xa6BkGets a reference to the value in the entry.BlReturns a reference to this entry\xe2\x80\x99s value.1CiGets a reference to the value that would be used when \xe2\x80\xa62CfReturns a reference to the element at the given index.ChGets a reference to the value associated with this entry660CcGets a reference to the entry\xe2\x80\x99s value in the map.0DiReturn a reference to the stored value for <code>key</code>, if it is \xe2\x80\xa61ClReturn a reference to the value stored in the set, if it \xe2\x80\xa6AiGet <code>*const T</code>BgBorrows the element at the given index.BeReturns a copy of the contained valueBjFDCAN Global Filter Configuration RegisterAfGap Finished IndicatorAoChannel 1 Global interrupt flagAeMII Operation CommandAeGap Started IndicatorAiGlobal Time DiscontinuityAaGlobal Time ErrorA`Global Time WrapCnBit 1 - high impedance mode select 0=not in high impedance \xe2\x80\xa60CnHigh impedance mode This bit controls the analog switch to \xe2\x80\xa6nHash MulticastAfHash or Perfect FilterAeHigh Priority MessageCmHorizontal Synchronization Width (in units of pixel clock \xe2\x80\xa6lHash UnicastAaBlocking I2C API.nAsync I2C API.Bl<code>I2c</code> shared bus implementations.BbConnect to matching I2C peripheralBjI2C bus sharing using <code>Arbiter</code>nInter-IC SoundAdOriginal I2S format.AlImplementation Control BlockAfInput capture y filter0oInterrupt clearAf0x48 - Interrupt clearBkBit 0 - Clear-on-read all active interruptsAoLPTIM interrupt clear register.AmInterrupt flag clear register0AhInterrupt clear registerAminterrupt flag clear registerAhinterrupt clear registerAnPSSI interrupt clear register.CnThe SDMMC_ICR register is a write-only register. Writing a \xe2\x80\xa6AhInterrupt Clear RegistermIdentity codeAgIdentification registerAn0x58 - Identification registerAiIndependent Data registerAmGPIO port input data registerAkPort input data (y = 0..15)AaEnable interrupt.B`LPTIM interrupt enable register.AiInterrupt Enable RegisterAnCEC interrupt enable register.Aiinterrupt enable register0AoPSSI interrupt enable register.3AmInterrupt falling edge statusBdFDCAN Interrupt Line Enable RegisterBdFDCAN Interrupt Line Select RegisterAkInterrupt high-level statusnInterrupt maskAe0x2c - Interrupt maskAgInterrupt mask registerA`Immediate Reload1CiBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[0] event0CjBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[0] event0AlBit 0 - Enable IN endpoint 00CiBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[1] event0CjBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[1] event0AlBit 1 - Enable IN endpoint 10CiBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[2] event0CjBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[2] event0AlBit 2 - Enable IN endpoint 20CiBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[3] event0CjBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[3] event0AlBit 3 - Enable IN endpoint 30CiBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[4] event0CjBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[4] event0AlBit 4 - Enable IN endpoint 40CiBit 5 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[5] event0CjBit 5 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[5] event0AlBit 5 - Enable IN endpoint 50CiBit 6 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[6] event0CjBit 6 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[6] event0AlBit 6 - Enable IN endpoint 60CiBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[7] event0CjBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[7] event0AlBit 7 - Enable IN endpoint 70AcSelects IN endpoint0nRead GPIO portAf0x510 - Read GPIO portD`Bits 8:31 - Integer component of the divisor, 0 -&gt; divide \xe2\x80\xa60000000CoBits 8:9 - Integer component of the divisor, 0 -&gt; divide \xe2\x80\xa6011000011BjBits 8:23 - Integer part of clock divisor.0iBits 4:110CeBits 16:31 - Effective frequency is sysclk/(int + \xe2\x80\xa60BdPin select for serial data MOSI/IO0.Bk0x0c - Pin select for serial data MOSI/IO0.BdPin select for serial data MISO/IO1.Bk0x10 - Pin select for serial data MISO/IO1.AoPin select for serial data IO2.Bf0x14 - Pin select for serial data IO2.AoPin select for serial data IO3.Bf0x18 - Pin select for serial data IO3.A`Checksum OffloadA`Inter-Packet GapAbInterrupt PriorityCmState machine IRQ flags register. Write 1 to clear. There \xe2\x80\xa6Cn0x30 - State machine IRQ flags register. Write 1 to clear. \xe2\x80\xa6hBits 0:70AlInterrupt rising edge statusBcInstruction Synchronization BarrierA`Interrupt statusAg0x30 - Interrupt statusBdLPTIM interrupt and status register.AoInterrupt &amp; status register0AmInterrupt and Status registerBbCEC Interrupt and Status Register.Aminterrupt and status registerAmlow interrupt status register1AiInterrupt Status RegisterAoDMA2D interrupt status registerBbInitialization and status registerBgDMA interrupt status register (DMA_ISR)AoInstrumentation Trace Macrocell0Bjgroup injected sequencer rank 1-4 registerBbgroup injected contexts queue modeBagroup injected sequencer rank 1-4CiShorthand for creating a rate which represents kilohertz.0CfShorthand for creating a duration which represents \xe2\x80\xa6011BjReturns a reference to this entry\xe2\x80\x99s key.BiGets a reference to the key in the entry.CgGets a reference to the key that would be used when \xe2\x80\xa6202CkGets a reference to the key that this entity corresponds toBfGet the key associated with this entry10CaGets a reference to the entry\xe2\x80\x99s key in the map.CiGets a reference to the key that was used to find the \xe2\x80\xa6ClGets a reference to the entry\xe2\x80\x99s key, either within the \xe2\x80\xa622AdWrite protection keyBbKey value (write only, read 0000h)iBits 5:29kLock Access000AnLIN break detection clear flagAhLIN break detection flagClBit 7 - Loopback enable. If this bit is set to 1 and the \xe2\x80\xa60CjBit 0 - Loop back mode: 0 Normal serial port operation \xe2\x80\xa60AiPort configuration lockedCnBits 0:2 - Lifecycle state value. This field is write-once \xe2\x80\xa60oLast Error CodeAgLine end delimiter codeAiPin select for LED signalB`0x00 - Pin select for LED signalBjReturns the number of elements in the map.BjReturns the number of elements in the set.BlReturns the number of elements in the table.BfReturns the length of the binary heap.CfReturns the number of elements currently in the deque.0BmReturns the current fill level of the buffer.C`Return the number of key-value pairs in the map.5BkReturns the number of elements in this map.BlReturns the number of elements in the queue.00CfReturn the number of key-value pairs in the map slice.3BoReturn the number of elements in the set slice.BiReturn the number of elements in the set.BiBits 0:1 - CRC length in number of bytes.0AkSize of block to be erased.Bb0x04 - Size of block to be erased.nBits 0:1 - LEN0lLayer EnableAmReturns the number of fields.CnReturns the number of syntax tree nodes in this punctuated \xe2\x80\xa6AiLine end delimiter unmaskAeLine Interrupt EnableAcLine Interrupt flagCmLine offset mode. This bit configures how the line offset \xe2\x80\xa6BhChannel map between 2360 MHZ .. 2460 MHzAlActive low (idle state high)CmTask mode: Initial value of pin before task triggering is \xe2\x80\xa6AkBits 0:15 - Low level limit0nLow-power modeAaPin driver is low0000000000000000000000000000000AcSense for low levelA`drive output lowAddrive peri input lowAcdrive interrupt low210Ai<code>111110100100</code>AiLine start delimiter codeAbList Size ExtendedAaLog Sync IntervalkLock Status000AbList Size StandardlLPI LS TimerAkLine start delimiter unmaskAmDMA2D line watermark registerg16 Mbpsg32 MbpsCmMap this future\xe2\x80\x99s output to a different type, returning \xe2\x80\xa60CmMaps this stream\xe2\x80\x99s items to a different type, returning \xe2\x80\xa60Dj<code>IndexMap</code> is a hash table where the iteration order of the \xe2\x80\xa6AnBit 8 - Channel map selection.0BeDMA channel 1 memory address registerAaMask Byte ControlA`Master baud rateAjPin select for MCK signal.Ba0x00 - Pin select for MCK signal.Aemode control registerAiBit 1 - Microwire control0AkFlash mass erase enable bitAgDropped Packet CountersAmBit 2 - Microwire handshaking0AcBits 8:13 - Minutes0000B`masked interrupt status registerBfPSSI masked interrupt status register.A`Mute mode enableAeMaster mode selection0000AiMinute tens in BCD format00AjMinute units in BCD format00AbMain output enable0AcBus Monitoring ModeoTimestamp MonthAfMemory Protection UnitAhMode Register definitionAiMessage Storage IndicatorAaMaster/Slave mode0AbMain Stack PointerAdMaximum Segment SizeAaMemory Watch UnitAoNAK response received interruptAfNumerator Actual ValueAfNMOS compensation codekTime PresetAkNumerator Configuration LowAgNMOS compensation valueBaBits 0:15 - Number of data frames0B`Number of data items to transferAjNumber of data to transferClNegates the current value, and sets the new value to the \xe2\x80\xa600000000000B`Creates a critical section tokenAcCreates a new mutexAhCreates a new peripheralCjConfigures the system timer (SysTick) as a delay provider.32AdCreates a new mutex.BaCreates a critical section token.BhCreate a new <code>RefCellDevice</code>.C`Create a new <code>CriticalSectionDevice</code>.BgCreate a new <code>AtomicDevice</code>.BjCreate a new <code>ExclusiveDevice</code>.312BdCreate a new <code>AtomicCell</code>DcCreate a <code>LocalFutureObj</code> from a custom trait object \xe2\x80\xa6CnCreate a <code>FutureObj</code> from a custom trait object \xe2\x80\xa610BcCreate an <code>AtomicWaker</code>.An<code>const</code> constructorBhCreates an empty <code>HashTable</code>.DfConstructs a new, empty vector with a fixed capacity of <code>N</code>0CfCreates an empty <code>BinaryHeap</code> as a $K-heap.0ClCreates a new C-compatible string with a terminating nul \xe2\x80\xa6DeConstructs a new, empty deque with a fixed capacity of <code>N</code>0B`Constructs a new history buffer.0BgCreates an empty <code>IndexMap</code>.BfCreates an empty <code>IndexSet</code>BhCreates an empty <code>LinearMap</code>.0EgConstructs a new, empty <code>String</code> with a fixed capacity of <code>N</code> \xe2\x80\xa60AgCreates an empty queue.000DkCreate an arbitrary <code>Instance</code> from a pointer to <code>T</code>.AgReturns an empty slice.BfCreate a new map. (Does not allocate.)1BfCreate a new set. (Does not allocate.)BfCreates a new <code>AtomicBool</code>.BeCreates a new <code>AtomicPtr</code>.AmCreates a new atomic integer.00000000000DdReturns an empty <code>TokenStream</code> containing no token trees.DgCreates a new <code>Group</code> with the given delimiter and token \xe2\x80\xa6DfCreates a new <code>Punct</code> from the given character and spacing.EfCreates a new <code>Ident</code> with the given <code>string</code> as well as the \xe2\x80\xa6CbCreate a new diagnostic message that points to \xe2\x80\xa6AnCreate a <code>RacyCell</code>BdMake a new droppper given a closure.AiCreate a new linked list.AbCreate a new link.B`Create a new waker registration.AeCreate a new arbiter.C`Create a new <code>ArbiterDevice</code> for I2C.ChCreate a new <code>BlockingArbiterDevice</code> for I2C.BhCreate a new <code>ArbiterDevice</code>.C`Create a new <code>BlockingArbiterDevice</code>.AeCreate a new channel.AdCreate a new signal.AcCreate a new watch.AaMake a new queue.DcUsually the <code>ParseStream::error</code> method will be used \xe2\x80\xa6EfCreates a new <code>Ident</code> with the given <code>string</code> as well as the \xe2\x80\xa6fPanicsCcInterpret a Syn literal from a proc-macro2 literal.DiCreates a <code>TokenBuffer</code> containing all the tokens from the \xe2\x80\xa6BeCreates an empty punctuated sequence.CnCreates a punctuated pair out of a syntax tree node and an \xe2\x80\xa6DbCreates a new <code>VolatileCell</code> containing the given valueAj0x450..0x460 - UnspecifiedClOperation as NFC antenna pins. Configures the protection \xe2\x80\xa6CmBit 19 - Reset due to wake up from System OFF mode by NFC \xe2\x80\xa60AcCluster UnspecifiedAoNormal Interrupt Summary EnablekNext is GapAhNormal Interrupt SummaryAmDMA2D number of line registerClA no-operation. Useful to prevent delay loops from being \xe2\x80\xa6CkNo action on data toggle when writing the register with \xe2\x80\xa6BgLogical \xe2\x80\x9cnot\xe2\x80\x9d with a boolean value.CmLogical negates the current value, and sets the new value \xe2\x80\xa600000000000AeGet the current time.000000000CbForwards the <code>Monotonic::now()</code> method.Db<code>Monotonic</code> implementations for the nRF series of MCUs.AiNumber of Training ClocksAaInterface address0CgOwn addresses configuration The OAR bits are set by \xe2\x80\xa6AmOutput compare x (x=5,6) modeAeOutput compare y mode00AlOdd factor for the prescalerAnGPIO port output data registerAlPort output data (y = 0..15)cOff000000000000000000000000000000000000000000000000000000000000000CkBit 16 - Reset due to wake up from System OFF mode when \xe2\x80\xa60Ajoffset number 1-4 registerBiInterrupt enable at trigger event overrunAiOutput Idle state x (x=1)AkOutput Idle state x (x=1,2)AkOutput Idle state x (x=1-6)CeCRC length is one byte and CRC calculation is enabledlOne stop bitAhMask for bits of width 1AlDMA2D output offset registerAfOne-pulse mode enbaled00CeByte transmitted after TXD.MAXCNT bytes have been \xe2\x80\xa6Cm0x5c0 - Byte transmitted after TXD.MAXCNT bytes have been \xe2\x80\xa6CkBits 0:7 - Byte transmitted after TXD.MAXCNT bytes have \xe2\x80\xa60AcOver-read characterAk0x5c0 - Over-read characterCiBits 0:7 - Over-read character. Character clocked out \xe2\x80\xa60CiOver-read character. Character sent out in case of an \xe2\x80\xa6Cn0x5c0 - Over-read character. Character sent out in case of \xe2\x80\xa6CnBits 0:7 - Over-read character. Character sent out in case \xe2\x80\xa60AhOverrun error clear flagmOverrun errorAhOperate on Second PacketBcOversampling ratio for master clockBgOffset trimming register in normal modeChDescription collection[n]: Output pin select for PWM \xe2\x80\xa6Cm0x00..0x10 - Description collection[n]: Output pin select \xe2\x80\xa6AdSelects OUT endpoint0oWrite GPIO portAg0x504 - Write GPIO portgOverrun9AmOverrun/Underrun (slave mode)Ajgroup regular overrun flagBdstream x peripheral address registerBiDMA channel 1 peripheral address registerAfPMOS compensation codeAeParity control enableAdPass Control PacketsBcPC Card/NAND Flash control registerAgPMOS compensation valueAhBit 2 - Pull down enable00000000000000000CgPulse Density Modulation (Digital Microphone) InterfaceClProtocol Error in Arbitration Phase (Nominal Bit Time is \xe2\x80\xa6AnPacket error checking registerCdProtocol Error in Data Phase (Data Bit Time is used)ChBit 1 - Parity enable: 0 = parity is disabled and no \xe2\x80\xa60CeProcessor Feature (not present on Cortex-M0 variants)CjBits 0:4 - Pin number of PORT onto which nRESET is exposed0AeBits 0:4 - Pin number0000000000000000000000000000000000000000000000000000000000000000000000000000000000000Aipolling interval registergPackageAfPrivate key programmedoPHY Link StatusClProgrammable voltage detector level selection These bits \xe2\x80\xa6AcPause Low ThresholdClPolling match mode. This bit indicates which method must \xe2\x80\xa6BoBit 0 - Enable or disable power failure warning0nCRC polynomialoOutput polarityCmRemoves the last element from a vector and returns it, or \xe2\x80\xa6CoRemoves the <em>top</em> (greatest if max-heap, smallest if \xe2\x80\xa6CfRemoves the peeked value from the heap and returns it.CiRemoves the last character from the string buffer and \xe2\x80\xa6BcPops the first element in the list.BhThis will pop the element from the list.AnRemove the last key-value pairAeRemove the last valueBcPop the first element in the queue.CkRemoves the last punctuated pair from this sequence, or \xe2\x80\xa6cPPBBdProgrammable Peripheral Interconnectiprescaler000000000oPrescaler valueAkPreamble Suppression EnablecPSMAeProcess Stack PointerAnFDCAN Protocol Status RegisterBgReturns a pointer to the register block000000000000BhReturn the pointer to the register block11111111111100000000000000000000000000000000000000000000000000000000000000000000000lData pointerAc0x00 - Data pointerAhBits 0:31 - Data pointer0210021002100A`RXD data pointerAg0x00 - RXD data pointerAlBits 0:31 - RXD data pointer0A`TXD data pointerAg0x00 - TXD data pointerAlBits 0:31 - TXD data pointer087668766A`RXD Data pointerAg0x00 - RXD Data pointerAlBits 0:31 - RXD Data pointer0A`TXD Data pointerAg0x00 - TXD Data pointerAlBits 0:31 - TXD Data pointer0CnBits 0:31 - Packet pointer for TXD and RXD data storage in \xe2\x80\xa60?>==ClDescription cluster[n]: Beginning address in RAM of this \xe2\x80\xa6Cn0x00 - Description cluster[n]: Beginning address in RAM of \xe2\x80\xa6CeBits 0:31 - Beginning address in RAM of this sequence0CdRAM address pointer to write samples to with EasyDMACk0x00 - RAM address pointer to write samples to with EasyDMABaReceive buffer RAM start address.Bh0x00 - Receive buffer RAM start address.CkBits 0:31 - Receive buffer Data RAM start address. When \xe2\x80\xa60BbTransmit buffer RAM start address.Bi0x00 - Transmit buffer RAM start address.ClBits 0:31 - Transmit buffer Data RAM start address. When \xe2\x80\xa60lData pointerAc0x00 - Data pointerCjBits 0:31 - Data pointer. Accepts any address in Data RAM.02100BdDescription cluster[n]: Data pointerBk0x00 - Description cluster[n]: Data pointer221022BiStart address of flash block to be erasedC`0x00 - Start address of flash block to be erasedCiBits 0:31 - Word-aligned start address of block to be \xe2\x80\xa60BhReturn the pointer to the register block0BgReturns a pointer to the register block00000000001111111111111111111111111111111111110AfBit 3 - Pull up enable00000000000000000AoWatchdog prescaler value updateAlProgrammable Watchdog EnableBdPulse Width Modulation (PWM) traits.jSimple PWMfBit 140000BbConnect to matching PWM peripheralAmControls the PLL power modes.Bd0x04 - Controls the PLL power modes.AhProtocol Exception EventAfQuality of Clock SpeedkRAM variantAb0x0c - RAM variantAgBits 0:31 - RAM variantAcCluster UnspecifiedAaFDCAN Message RAMBoExtract the raw value from a <code>Rate</code>.0CiRed blue swap. This bit allows to swap the R and B to \xe2\x80\xa600AjReceive Buffer UnavailableAkrepetition counter register00AgRegister/Device AddressBeRead flags for MDIO registers 0 to 31BkReadout protection level option status byteCbReadout protection level option configuration byteAbReadout protectionAeReceive data register0AoReceive Descriptor Tail PointerCkBit 1 - Value is 1 if this core\xe2\x80\x99s TX FIFO is not full \xe2\x80\xa6AlCompensation cell ready flagCmTemperature sensor 1 ready flag This bit is set and reset \xe2\x80\xa6AaRx DMA Error BitsAeReceive Error CounteriRed valueClRed value. These bits define the red value for the A4 or \xe2\x80\xa6ClRed Value. These bits define the red value for the A4 or \xe2\x80\xa6lCore releaseA`Read only accessAhRepetition counter value0odata resolutionCmRead data (contents of the Y output buffer at the address \xe2\x80\xa6CmThreshold for Activating Flow Control (in half-duplex and \xe2\x80\xa6CkThreshold for Deactivating Flow Control (in half-duplex \xe2\x80\xa6AkReceive Flow Control EnableAiBit 4 - Receive FIFO fullCnBit 3 - Receive FIFO full, RO: 0 Receive FIFO is not full. \xe2\x80\xa6CjBit 4 - Receive FIFO Completely Full. When the receive \xe2\x80\xa6nRx FIFO X FullAfRx FIFO X Message Lost0AeRx FIFO X New MessageBaBits 0:7 - Receive FIFO threshold0AkRx FIFO X Watermark ReachedAdReference IdentifierAhReceive Interrupt EnableAmraw interrupt status registerBcPSSI raw interrupt status register.oReload registerCiBit 2 - Receive FIFO not empty, RO: 0 Receive FIFO is \xe2\x80\xa6AgRandom Number GeneratormRegion NumberClBit 3 - Sticky flag indicating the RX FIFO was read when \xe2\x80\xa60ChBit 12 - regulation status 0=not in regulation, 1=in \xe2\x80\xa6eBit 70eBit 5000000Ab<code>10011</code>000AkDMA Rx Channel Packet FlushAgReceive Process StoppedA`Request register0AbReceive Queue SizeBiBit 0 - Request status for RR[0] registerBhBit 0 - Enable or disable RR[0] register0BiBit 1 - Request status for RR[1] registerBhBit 1 - Enable or disable RR[1] register0BiBit 2 - Request status for RR[2] registerBhBit 2 - Enable or disable RR[2] register0BiBit 3 - Request status for RR[3] registerBhBit 3 - Enable or disable RR[3] register0BiBit 4 - Request status for RR[4] registerBhBit 4 - Enable or disable RR[4] register0BiBit 5 - Request status for RR[5] registerBhBit 5 - Enable or disable RR[5] register0BiBit 6 - Request status for RR[6] registerBhBit 6 - Enable or disable RR[6] register0BiBit 7 - Request status for RR[7] registerBhBit 7 - Enable or disable RR[7] register0BlBits 0:7 - RXD sample delay (in SCLK cycles)0AfReceive Stopped EnableAoReceive Queue Store and ForwardAnRegisters synchronization flagAiRCC Reset Status RegisterAmRegister block to control RTCfBit 150000eBit 000000Df<code>Monotonic</code> implementation for the nRF Real Time Clocks \xe2\x80\xa6AoReceive Queue Threshold ControlAfRTC stop in debug modeAfReceiver timeout valueAhReference Trigger OffsetAbPin select for RTSAi0x00 - Pin select for RTSAiPin select for RTS signalB`0x00 - Pin select for RTS signalCkBit 11 - Request to send. This bit is the complement of \xe2\x80\xa60CcKeep the watchdog running while the CPU is sleepingClKeep the watchdog running while the CPU is halted by the \xe2\x80\xa6lReload ValueBdWatchdog counter reload value updateAkFDCAN RAM Watchdog RegisterBfReceive Interrupt Watchdog Timer CountAhReceive Watchdog Timeout0AnReceiver wakeup from Mute modehBits 4:7jBits 12:15jBits 20:23jBits 28:31lRXD registerAd0x518 - RXD registerAbPin select for RXDAi0x0c - Pin select for RXDCmBits 0:7 - RX data received in previous transfers, double \xe2\x80\xa6Bb0x534..0x540 - RXD EasyDMA channelAiPin select for RXD signalB`0x0c - Pin select for RXD signal76BlBits 0:7 - RX data received. Double bufferedBb0x534..0x544 - RXD EasyDMA channelAj0x534..0x540 - Unspecified:9AgBits 0:7 - RXD register26Aj0x520..0x528 - UnspecifiedAc0x538 - UnspecifiedAkCluster RXD EasyDMA channel0AcCluster Unspecified1100ClRx Data register. RXD is read-only and contains the last \xe2\x80\xa6ChBit 9 - Receive enable. If this bit is set to 1, the \xe2\x80\xa60CmDirect read access to the RX FIFO for this state machine. \xe2\x80\xa6Ck0x20..0x30 - Direct read access to the RX FIFO for this \xe2\x80\xa6AcRx-Packet availableAlSource Address Filter EnableAeSaturation error flagAbSlave byte controlAdStart of Basic CycleAnSynchronization Block DetectedCgSystem Standby flag This bit is set by hardware and \xe2\x80\xa6AdSystem Control BlockAbPin select for SCKAi0x00 - Pin select for SCK1010AjPin select for SCK signal.Ba0x04 - Pin select for SCK signal.AoPin select for serial clock SCKBf0x00 - Pin select for serial clock SCKAbPin select for SCLAi0x00 - Pin select for SCLAiPin select for SCL signalB`0x00 - Pin select for SCL signal10nSystem ControlCkBits 8:15 - Serial clock rate. The value SCR is used to \xe2\x80\xa60ClSystem Control Register. Use the System Control Register \xe2\x80\xa6Cl0xed10 - System Control Register. Use the System Control \xe2\x80\xa6AbPin select for SDAAi0x04 - Pin select for SDAAiPin select for SDA signalB`0x04 - Pin select for SDA signal10AbScheduling Error 1AbScheduling Error 2AbBits 0:5 - Seconds0000AcCluster UnspecifiedlSlave enableAc0x10 - Slave enableDbBit 0 - For each bit: 0 -&gt; slave not selected 1 -&gt; slave \xe2\x80\xa60AkBank 1 sector erase requestCbA hash set implemented using <code>IndexMap</code>fEnable0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AeWrite: Enable channel0000000000000000000000000000000111111111111111111111111BhEnable write access watch in this regionBgEnable read access watch in this region101010BiEnable write access watch in this PREGIONBhEnable read access watch in this PREGION1055555555555555555555555555555CmWrite: writing a \xe2\x80\x981\xe2\x80\x99 sets the pin high; writing a \xe2\x80\x980\xe2\x80\xa60000000000000000000000000000000CnWrite: writing a \xe2\x80\x981\xe2\x80\x99 sets pin to output; writing a \xe2\x80\x980\xe2\x80\xa60000000000000000000000000000000AhSets the contained valuejSend EventBfIEEE 802.15.4 start of frame delimiterBn0x660 - IEEE 802.15.4 start of frame delimiterCaBits 0:7 - IEEE 802.15.4 start of frame delimiter0CiSignal Free Time SFT bits are set by software. In the \xe2\x80\xa6oSet Global timeClSingle-cycle IO block Provides core-local and inter-core \xe2\x80\xa6fBit 14000000BmUse as a GPIO pin (connect to SIO peripheral)eBit 800000eBit 900000fBit 1000000fBit 1100000AeStart of Matrix CycleCcStatus match flag. This bit is set in Automatic \xe2\x80\xa6B`channel n * 10 + x sampling timeAdSlave mode selection0BdBank 1 sector erase selection numbernStart Of BlockCkBit 3 - Slave-mode output disable. This bit is relevant \xe2\x80\xa60BhBit 2 - SoF expected or not in RX frames0BfBit 2 - Adding SoF or not in TX frames0ChBit 21 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SOF event0CiBit 21 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SOF event0CbBit 21 - Enable or disable interrupt for SOF event0BbSynchronization overrun event flagnStart of framelStart of GapAhSerial Peripheral EnableCmBit 7 - SSPCLKOUT phase, applicable to Motorola SPI frame \xe2\x80\xa60B`Blocking SPI master mode traits.AgSPI master mode traits.Bg<code>SpiDevice</code> implementations.BbConnect to matching SPI peripheralBjSPI bus sharing using <code>Arbiter</code>AcSchedule Phase LockCjBit 6 - SSPCLKOUT polarity, applicable to Motorola SPI \xe2\x80\xa60CmBit 7 - Stick parity select. 0 = stick parity is disabled \xe2\x80\xa60ChBit 0 - Subregion 0 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000C`Bit 0 - Include or exclude subregion 0 in region0ChBit 1 - Subregion 1 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000C`Bit 1 - Include or exclude subregion 1 in region0ChBit 2 - Subregion 2 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000C`Bit 2 - Include or exclude subregion 2 in region0ChBit 3 - Subregion 3 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000C`Bit 3 - Include or exclude subregion 3 in region0ChBit 4 - Subregion 4 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000C`Bit 4 - Include or exclude subregion 4 in region0ChBit 5 - Subregion 5 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000C`Bit 5 - Include or exclude subregion 5 in region0ChBit 6 - Subregion 6 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000C`Bit 6 - Include or exclude subregion 6 in region0ChBit 7 - Subregion 7 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000C`Bit 7 - Include or exclude subregion 7 in region0ChBit 8 - Subregion 8 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000C`Bit 8 - Include or exclude subregion 8 in region0ChBit 9 - Subregion 9 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000C`Bit 9 - Include or exclude subregion 9 in region0AgBit 0 - Source of HFCLKAjBits 0:1 - Source of LFCLKAgBits 0:1 - Clock source00AkFlash memory source addressBb0x00 - Flash memory source addressCeBits 0:31 - Word-aligned flash memory source address.0AbRAM source addressAi0x04 - RAM source addressBlBits 0:31 - Word-aligned RAM source address.0ClBits 0:1 - Selects the clock source glitchlessly, can be \xe2\x80\xa60CiBit 0 - Selects the clock source glitchlessly, can be \xe2\x80\xa60CnBits 8:15 - Subregion Disable. For regions of 256 bytes or \xe2\x80\xa60BhBit 11 - Shift register loop (test mode)0oSession requestCkBit 1 - Synchronous serial port enable: 0 SSP operation \xe2\x80\xa60AnInternal SS signal input levelBfSoftware management of SS signal inputAcSub second registerCkStandard 1-bit SPI frame format; 1 bit per SCK, full-duplexDmReturns the difference of <code>self</code> and <code>rhs</code> as a new \xe2\x80\xa6CbReturns the set difference, cloned into a new set.BaSubtracts from the current value.00000000000CnCalculate a simple 32-bit checksum (addition with a 32 bit \xe2\x80\xa6AdPad control registerAk0x80 - Pad control registerA`Stop Watch EventAcStop Watch PolaritynSoftware ResetAaStop Watch SourceAjSystem clock switch statusA`Stop Watch ValueAlgithub\xe2\x80\x82crates-io\xe2\x80\x82docs-rsAeSynchronization StateoALE to RE delayAkTransmit Buffer UnavailableAmTransmission Completed EnableBbTransmission Cancellation FinishedClTransfer complete flag. This bit is set in Indirect mode \xe2\x80\xa6BeTransmission Completed Interrupt LineAkTimestamp Counter PrescalermTrace ControlAhTransfer Complete ReloadAmtiming configuration registerAnTransceiver Delay CompensationAiBits 0:7 - TXD drive edge0AjTrigger DMA request enable00AfTransmit data register0B`Transmit Descriptor Tail PointerAaTx DMA Error BitsAfTransmit Error CountermTx FIFO EmptyCnTransfer error flag. This bit is set in Indirect mode when \xe2\x80\xa6Afchannel trigger enableC`Description cluster[n]: Channel n task end-pointCg0x04 - Description cluster[n]: Channel n task end-pointCfBits 0:31 - Pointer to task register. Accepts only \xe2\x80\xa602Cg0x00 - Description cluster[n]: Channel n task end-pointBdBits 0:31 - Pointer to task register0lTrace EnableAkBit 2 - Transmit FIFO emptyCkBit 0 - Transmit FIFO empty, RO: 0 Transmit FIFO is not \xe2\x80\xa6CmBit 2 - Transmit FIFO Completely Empty. When the transmit \xe2\x80\xa6AlTransmit Flow Control EnableBbBits 0:7 - Transmit FIFO threshold0nThreshold HIGHAhTrigger interrupt enable000AmTransmission Interrupt EnableAiTransmit Interrupt EnableAfTrigger interrupt flag000AgTransmit Jabber TimeoutmThreshold LOWAjRegister Time Mark CompareAgTrigger Memory ElementsmTime Mark GapAdTime Master PriorityCjBit 1 - Transmit FIFO not full, RO: 0 Transmit FIFO is \xe2\x80\xa6oTimeout CountercTOCClTimeout flag. This bit is set when timeout occurs. It is \xe2\x80\xa6CbTimeout condition mask (Non-isochronous endpoints)A`Timeout OccurredAbCounter wrap valueAi0x10 - Counter wrap valueiBits 0:150nTimeout PeriodnTimeout SelectoTrace PrivilegeAhTransmit Process StoppedAcTransmit Queue SizeoRow cycle delayAlTransmission Request PendingAcRow precharge delayAaTimestamp CounterAhTCP Segmentation EnabledA`Timestamp enableAjTransmit Store and ForwardnTimestamp flagA`Timestamp SelectA`Timestamp SecondAaTimestamp SecondsAdTimestamp WraparoundAjTransmit Threshold ControlCfCRC length is two bytes and CRC calculation is enabledmTwo stop bitsnRecovery delaylLPI TW TimerhBits 0:3iBits 8:11jBits 16:19jBits 24:27AlTxFIFO transmission completelTXD registerAd0x51c - TXD registerAbPin select for TXDAi0x04 - Pin select for TXDBdBits 0:7 - TX data to be transferredBb0x544..0x550 - TXD EasyDMA channelAiPin select for TXD signalB`0x04 - Pin select for TXD signal76BkBits 0:7 - TX data to send. Double buffered0Bb0x544..0x554 - TXD EasyDMA channelAj0x544..0x550 - Unspecified:9AgBits 0:7 - TXD register026Aj0x518..0x520 - UnspecifiedAc0x540 - UnspecifiedAkCluster TXD EasyDMA channel0AcCluster Unspecified1100CmTx Data register. TXD is a write-only register containing \xe2\x80\xa6AjBit 5 - Transmission errorCiBit 8 - Transmit enable. If this bit is set to 1, the \xe2\x80\xa60AlTransmit data register emptyBkTransmit data register empty (transmitters)CnDirect write access to the TX FIFO for this state machine. \xe2\x80\xa6Cl0x10..0x20 - Direct write access to the TX FIFO for this \xe2\x80\xa6AaTx Count OverflowAiTx-Packet space availablecTXPAbTx Count UnderflowBdBits 8:15 - Unique identifier byte 1BeBits 16:23 - Unique identifier byte 2BeBits 24:31 - Unique identifier byte 3BcBits 0:7 - Unique identifier byte 4BdBits 8:15 - Unique identifier byte 5BeBits 16:23 - Unique identifier byte 6BeBits 24:31 - Unique identifier byte 7BcBits 0:7 - Unique identifier byte 8BdBits 8:15 - Unique identifier byte 9AiUpdate DMA request enable0000BlGenerate an Undefined Instruction exception.BcUnderrun at slave transmission modeCiFactory programmed 96-bit unique device identifier word 0AgUpdate interrupt enable0000000AeUpdate interrupt flag000000AjUltra-low power mode (ULP)0AfSYSCFG user register 0AfSYSCFG user register 2AfSYSCFG user register 3AfSYSCFG user register 4AfSYSCFG user register 5AfSYSCFG user register 6AfSYSCFG user register 7AfSYSCFG user register 8AfSYSCFG user register 9AeUpdate request source00eBit 60AiConnect to USB peripheralBcUnicast Slow Protocol Packet DetectAeUser data informationAfSet threshold to 1.7 VAfSet threshold to 1.8 VAfSet threshold to 1.9 VAfSet threshold to 2.0 VAfSet threshold to 2.1 VAfSet threshold to 2.2 VAfSet threshold to 2.3 VAfSet threshold to 2.4 VAfSet threshold to 2.5 VAfSet threshold to 2.6 VAfSet threshold to 2.7 V0AfSet threshold to 2.8 V0AfSet threshold to 2.9 VAfSet threshold to 3.0 VAfSet threshold to 3.1 VAfSet threshold to 3.2 VAfSet threshold to 3.3 VAfSet threshold to 3.4 VAfSet threshold to 3.5 VAfSet threshold to 3.6 VAfSet threshold to 3.7 VAfSet threshold to 3.8 VAfSet threshold to 3.9 VAfSet threshold to 4.0 VAfSet threshold to 4.1 VAfSet threshold to 4.2 VAmBits 0:2 - Set the resolution0iBits 0:11AdVBAT charging enableAhVertical Blanking ReloadcVDD0jVREF = VDDBbA fixed capacity <code>Vec</code>.AiSDMMC IP version registerBdVLAN Tag Control in Transmit Packets0ClBit 0 - Value is 1 if this core\xe2\x80\x99s RX FIFO is not empty \xe2\x80\xa6AeVLAN Priority Control0AmVLAN Tag for Transmit Packets0ClVoltage scaling selection according to performance These \xe2\x80\xa6AoVoltage reference buffer ready.CgVoltage reference scale These bits select the value \xe2\x80\xa6CkVertical Synchronization Height (in units of horizontal \xe2\x80\xa6AiVertical start line countAfWatchdog configurationAbWatchdog InterruptnWatchdog TimernWeek day units0nWatchdog valueCiBits 0:1 - Program memory access mode. It is strongly \xe2\x80\xa60mWrite enabledAaWait For ActivitynWait For EventnWait for EventAbWait For InterruptAmWatchdog counter window valueAjwrite instruction registerCjBit 2 - Sticky flag indicating the TX FIFO was written \xe2\x80\xa60AiWrite protection registerBfWrite flags for MDIO registers 0 to 31AnWatch Trigger Interrupt EnableAlWatch Trigger Interrupt LineA`Watchdog TimeoutB`Wakeup from Stop mode clear flagAjWakeup from Stop mode flagBnWakeup from Stop mode interrupt flag selectionAmWakeup auto-reload value bitsBdWatchdog counter window value updateCnWrite zero latency. This bit enables zero latency on write \xe2\x80\xa6fBit 12000000BgLogical \xe2\x80\x9cxor\xe2\x80\x9d with a boolean value.BiBitwise \xe2\x80\x9cxor\xe2\x80\x9d with the current value.00000000000AmThe <code>^</code> operation.AcExtended IdentifierBlAn adapter for zipping two streams together.0DfField <code>A0</code> reader - Slope of 1st piece wise linear functionDfField <code>A0</code> writer - Slope of 1st piece wise linear functionDfField <code>A1</code> reader - Slope of 2nd piece wise linear functionDfField <code>A1</code> writer - Slope of 2nd piece wise linear functionDfField <code>A2</code> reader - Slope of 3rd piece wise linear functionDfField <code>A2</code> writer - Slope of 3rd piece wise linear functionDfField <code>A3</code> reader - Slope of 4th piece wise linear functionDfField <code>A3</code> writer - Slope of 4th piece wise linear functionDfField <code>A4</code> reader - Slope of 5th piece wise linear functionDfField <code>A4</code> writer - Slope of 5th piece wise linear functionDfField <code>A5</code> reader - Slope of 6th piece wise linear functionDfField <code>A5</code> writer - Slope of 6th piece wise linear functionA`1094795585: AAAAA`1094795586: AAABA`1094795841: AABAA`1094795842: AABBA`1094796097: AACAA`AC\xe2\x80\x9997 protocolAgCompare Function Enablei67 - ADC10j127 - ADC3AdInput Channel Select0AlContinuous Conversion EnableAgContext pointer addressAeNext pointer registerAmSource buffer address pointerBbDestination buffer address pointerCmThis regiser reflects the payload pointer for the current \xe2\x80\xa6CkPointer to the descriptor structure to be processed for \xe2\x80\xa6000BjOTP write and read access address register000DkADDR (rw) register accessor: an alias for <code>Reg&lt;ADDR_SPEC&gt;</code>AcClock Divide SelectCdConversion Complete Interrupt Enable/Disable Control0BcAL44 (4-bit alpha, 4-bit luminance)oColor mode AL440BcAL88 (8-bit alpha, 8-bit luminance)oColor mode AL880oA-Law algorithmBaArbitration Lost Interrupt EnableCkSelect mux mode: ALT0 mux port: LPI2C1_SCL of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LPI2C1_SDA of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LPSPI2_SCK of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: LPSPI2_PCS0 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LPSPI2_SDO of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LPSPI2_SDI of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LPI2C2_SCL of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LPI2C2_SDA of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LPSPI1_SCK of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: LPSPI1_PCS0 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LPSPI1_SDO of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LPSPI1_SDI of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: LPUART4_TXD of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: LPUART4_RXD of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: LPUART2_TXD of instance: \xe2\x80\xa6CnSelect mux mode: ALT0 mux port: FLEXSPI_A_DQS of instance: \xe2\x80\xa6CeSelect mux mode: ALT0 mux port: FLEXSPI_B_SCLK of \xe2\x80\xa61CfSelect mux mode: ALT0 mux port: FLEXSPI_A_DATA3 of \xe2\x80\xa6CeSelect mux mode: ALT0 mux port: FLEXSPI_A_SCLK of \xe2\x80\xa6CfSelect mux mode: ALT0 mux port: FLEXSPI_A_DATA0 of \xe2\x80\xa6CfSelect mux mode: ALT0 mux port: FLEXSPI_A_DATA2 of \xe2\x80\xa6CfSelect mux mode: ALT0 mux port: FLEXSPI_A_DATA1 of \xe2\x80\xa6CfSelect mux mode: ALT0 mux port: FLEXSPI_A_SS0_B of \xe2\x80\xa6CfSelect mux mode: ALT0 mux port: FLEXSPI_A_SS1_B of \xe2\x80\xa6CgSelect mux mode: ALT0 mux port: FLEXSPI_B_DATA03 of \xe2\x80\xa6CgSelect mux mode: ALT0 mux port: FLEXSPI_B_DATA00 of \xe2\x80\xa6CgSelect mux mode: ALT0 mux port: FLEXSPI_B_DATA02 of \xe2\x80\xa6CgSelect mux mode: ALT0 mux port: FLEXSPI_B_DATA01 of \xe2\x80\xa6CfSelect mux mode: ALT0 mux port: FLEXSPI_B_SS0_B of \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: LPUART2_RXD of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: LPUART3_TXD of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: LPUART3_RXD of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: LPUART1_TXD of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: LPUART1_RXD of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: SAI1_MCLK of instance: SAI1CmSelect mux mode: ALT0 mux port: SAI1_TX_SYNC of instance: \xe2\x80\xa6CmSelect mux mode: ALT0 mux port: SAI1_TX_BCLK of instance: \xe2\x80\xa6CeSelect mux mode: ALT0 mux port: SAI1_TX_DATA01 of \xe2\x80\xa6CeSelect mux mode: ALT0 mux port: SAI1_TX_DATA00 of \xe2\x80\xa6CeSelect mux mode: ALT0 mux port: SAI1_RX_DATA00 of \xe2\x80\xa6CmSelect mux mode: ALT0 mux port: SAI1_RX_SYNC of instance: \xe2\x80\xa6CmSelect mux mode: ALT0 mux port: SAI1_RX_BCLK of instance: \xe2\x80\xa6CnSelect mux mode: ALT0 mux port: FLEXSPI_B_DQS of instance: \xe2\x80\xa6CjSelect mux mode: ALT0 mux port: SNVS_LP_PMIC_ON_REQ of \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: LPUART3_CTS_B of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: LPUART3_RTS_B of instance: \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM1_PWM0_X of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM1_PWM1_X of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM1_PWM2_X of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM1_PWM3_X of \xe2\x80\xa6ClSelect mux mode: ALT1 mux port: LPUART3_TXD of instance: \xe2\x80\xa6ClSelect mux mode: ALT1 mux port: LPUART3_RXD of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: PIT_TRIGGER00 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: PIT_TRIGGER01 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: PIT_TRIGGER02 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: PIT_TRIGGER03 of instance: \xe2\x80\xa6ClSelect mux mode: ALT1 mux port: LPSPI1_PCS1 of instance: \xe2\x80\xa6ClSelect mux mode: ALT1 mux port: LPSPI2_PCS1 of instance: \xe2\x80\xa6ClSelect mux mode: ALT1 mux port: LPSPI1_PCS2 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: FLEXSPI_B_DQS of instance: \xe2\x80\xa6CmSelect mux mode: ALT1 mux port: SAI3_RX_BCLK of instance: \xe2\x80\xa6ClSelect mux mode: ALT1 mux port: LPSPI2_PCS0 of instance: \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: LPSPI2_SCK of instance: \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: LPSPI2_SDO of instance: \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: LPSPI2_SDI of instance: \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: LPI2C2_SCL of instance: \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: LPI2C2_SDA of instance: \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: LPI2C1_SCL of instance: \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: LPI2C1_SDA of instance: \xe2\x80\xa6CmSelect mux mode: ALT1 mux port: SAI3_RX_SYNC of instance: \xe2\x80\xa6CmSelect mux mode: ALT1 mux port: SAI3_RX_DATA of instance: \xe2\x80\xa6CmSelect mux mode: ALT1 mux port: SAI3_TX_DATA of instance: \xe2\x80\xa6CmSelect mux mode: ALT1 mux port: SAI3_TX_BCLK of instance: \xe2\x80\xa6CmSelect mux mode: ALT1 mux port: SAI3_TX_SYNC of instance: \xe2\x80\xa6ClSelect mux mode: ALT1 mux port: LPSPI2_PCS2 of instance: \xe2\x80\xa676ClSelect mux mode: ALT1 mux port: LPI2C1_HREQ of instance: \xe2\x80\xa6CjSelect mux mode: ALT1 mux port: WDOG1_B of instance: WDOG1CjSelect mux mode: ALT1 mux port: GPT1_CLK of instance: GPT1CnSelect mux mode: ALT1 mux port: GPT1_COMPARE1 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: GPT1_CAPTURE1 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: GPT1_COMPARE2 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: GPT1_CAPTURE2 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: GPT1_COMPARE3 of instance: \xe2\x80\xa6CjSelect mux mode: ALT1 mux port: WDOG2_B of instance: WDOG2CjSelect mux mode: ALT1 mux port: WDOG1_ANY of instance: \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: SAI3_MCLK of instance: SAI3CjSelect mux mode: ALT2 mux port: KPP_COL00 of instance: KPPCjSelect mux mode: ALT2 mux port: KPP_ROW00 of instance: KPPCjSelect mux mode: ALT2 mux port: KPP_COL01 of instance: KPPCjSelect mux mode: ALT2 mux port: KPP_ROW01 of instance: KPPCjSelect mux mode: ALT2 mux port: KPP_COL02 of instance: KPPCjSelect mux mode: ALT2 mux port: KPP_ROW02 of instance: KPPCmSelect mux mode: ALT2 mux port: ARM_CM7_TXEV of instance: \xe2\x80\xa6CmSelect mux mode: ALT2 mux port: ARM_CM7_RXEV of instance: \xe2\x80\xa6CfSelect mux mode: ALT2 mux port: FLEXPWM1_PWM3_A of \xe2\x80\xa6CfSelect mux mode: ALT2 mux port: FLEXPWM1_PWM3_B of \xe2\x80\xa6CfSelect mux mode: ALT2 mux port: FLEXPWM1_PWM2_A of \xe2\x80\xa6CfSelect mux mode: ALT2 mux port: FLEXPWM1_PWM2_B of \xe2\x80\xa6CjSelect mux mode: ALT2 mux port: WDOG2_B of instance: WDOG2CjSelect mux mode: ALT2 mux port: WDOG1_ANY of instance: \xe2\x80\xa6CjSelect mux mode: ALT2 mux port: KPP_COL03 of instance: KPP8ClSelect mux mode: ALT2 mux port: LPUART1_TXD of instance: \xe2\x80\xa6ClSelect mux mode: ALT2 mux port: LPUART1_RXD of instance: \xe2\x80\xa6ClSelect mux mode: ALT2 mux port: LPUART2_TXD of instance: \xe2\x80\xa6ClSelect mux mode: ALT2 mux port: LPUART2_RXD of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPSPI1_SCK of instance: \xe2\x80\xa6ClSelect mux mode: ALT2 mux port: LPSPI1_PCS0 of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPSPI1_SDO of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPSPI1_SDI of instance: \xe2\x80\xa6CfSelect mux mode: ALT2 mux port: FLEXPWM1_PWM1_A of \xe2\x80\xa6CfSelect mux mode: ALT2 mux port: FLEXPWM1_PWM1_B of \xe2\x80\xa6CfSelect mux mode: ALT2 mux port: FLEXPWM1_PWM0_A of \xe2\x80\xa6CfSelect mux mode: ALT2 mux port: FLEXPWM1_PWM0_B of \xe2\x80\xa6CmSelect mux mode: ALT2 mux port: ARM_CM7_RXEV of instance: \xe2\x80\xa6CjSelect mux mode: ALT2 mux port: KPP_ROW03 of instance: KPPCjSelect mux mode: ALT2 mux port: KPP_COL00 of instance: KPPCjSelect mux mode: ALT2 mux port: KPP_ROW00 of instance: KPPCjSelect mux mode: ALT2 mux port: EWM_OUT_B of instance: EWMCfSelect mux mode: ALT2 mux port: FLEXSPI_A_SS1_B of \xe2\x80\xa6CfSelect mux mode: ALT2 mux port: FLEXPWM1_PWM3_A of \xe2\x80\xa6CfSelect mux mode: ALT2 mux port: FLEXPWM1_PWM3_B of \xe2\x80\xa6CfSelect mux mode: ALT2 mux port: FLEXPWM1_PWM2_A of \xe2\x80\xa6CfSelect mux mode: ALT2 mux port: FLEXPWM1_PWM2_B of \xe2\x80\xa6=<;:ClSelect mux mode: ALT2 mux port: LPSPI2_PCS3 of instance: \xe2\x80\xa6CnSelect mux mode: ALT3 mux port: LPUART4_CTS_B of instance: \xe2\x80\xa6CnSelect mux mode: ALT3 mux port: LPUART4_RTS_B of instance: \xe2\x80\xa6CnSelect mux mode: ALT3 mux port: PIT_TRIGGER01 of instance: \xe2\x80\xa6CnSelect mux mode: ALT3 mux port: PIT_TRIGGER02 of instance: \xe2\x80\xa6CnSelect mux mode: ALT3 mux port: PIT_TRIGGER03 of instance: \xe2\x80\xa6CnSelect mux mode: ALT3 mux port: ARM_TRACE_SWO of instance: \xe2\x80\xa6CnSelect mux mode: ALT3 mux port: LPUART2_CTS_B of instance: \xe2\x80\xa6CnSelect mux mode: ALT3 mux port: LPUART2_RTS_B of instance: \xe2\x80\xa6CjSelect mux mode: ALT3 mux port: KPP_COL01 of instance: KPPCjSelect mux mode: ALT3 mux port: KPP_ROW01 of instance: KPPCjSelect mux mode: ALT3 mux port: KPP_COL02 of instance: KPPCjSelect mux mode: ALT3 mux port: KPP_ROW02 of instance: KPPCkSelect mux mode: ALT3 mux port: LPI2C2_SCL of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: LPI2C2_SDA of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: USB_OTG1_PWR of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: CCM_PMIC_RDY of instance: \xe2\x80\xa6CiSelect mux mode: ALT3 mux port: CCM_WAIT of instance: CCMCmSelect mux mode: ALT3 mux port: CCM_REF_EN_B of instance: \xe2\x80\xa6CjSelect mux mode: ALT3 mux port: CCM_CLKO1 of instance: CCMCjSelect mux mode: ALT3 mux port: CCM_CLKO2 of instance: CCMCiSelect mux mode: ALT3 mux port: CCM_STOP of instance: CCMCkSelect mux mode: ALT3 mux port: OTG1_ID of instance: anatopClSelect mux mode: ALT3 mux port: USB_OTG1_OC of instance: \xe2\x80\xa6CfSelect mux mode: ALT3 mux port: FLEXSPI_B_SS1_B of \xe2\x80\xa6;:ClSelect mux mode: ALT3 mux port: LPUART3_TXD of instance: \xe2\x80\xa6ClSelect mux mode: ALT3 mux port: LPUART3_RXD of instance: \xe2\x80\xa6ClSelect mux mode: ALT3 mux port: LPUART4_TXD of instance: \xe2\x80\xa6ClSelect mux mode: ALT3 mux port: LPUART4_RXD of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: LPI2C1_SCL of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: LPI2C1_SDA of instance: \xe2\x80\xa6ClSelect mux mode: ALT3 mux port: LPSPI1_PCS3 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO26 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO25 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO24 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO23 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO22 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO21 of instance: \xe2\x80\xa6CnSelect mux mode: ALT4 mux port: GPT2_COMPARE3 of instance: \xe2\x80\xa6CnSelect mux mode: ALT4 mux port: GPT2_CAPTURE2 of instance: \xe2\x80\xa6CnSelect mux mode: ALT4 mux port: GPT2_COMPARE2 of instance: \xe2\x80\xa6CnSelect mux mode: ALT4 mux port: GPT2_CAPTURE1 of instance: \xe2\x80\xa6CnSelect mux mode: ALT4 mux port: GPT2_COMPARE1 of instance: \xe2\x80\xa6CjSelect mux mode: ALT4 mux port: GPT2_CLK of instance: GPT2CjSelect mux mode: ALT4 mux port: MQS_RIGHT of instance: MQSCiSelect mux mode: ALT4 mux port: MQS_LEFT of instance: MQSCmSelect mux mode: ALT4 mux port: FLEXIO1_IO20 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO19 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO18 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO17 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO16 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO15 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO14 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO13 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO12 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO11 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO10 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO09 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO08 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO07 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO06 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO05 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO04 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO03 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO02 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO01 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXIO1_IO00 of instance: \xe2\x80\xa6CkSelect mux mode: ALT4 mux port: SPDIF_LOCK of instance: \xe2\x80\xa6CnSelect mux mode: ALT4 mux port: SPDIF_EXT_CLK of instance: \xe2\x80\xa6CjSelect mux mode: ALT4 mux port: SPDIF_OUT of instance: \xe2\x80\xa6CkSelect mux mode: ALT4 mux port: SPDIF_IN of instance: SPDIFCmSelect mux mode: ALT4 mux port: SPDIF_SR_CLK of instance: \xe2\x80\xa6CjSelect mux mode: ALT4 mux port: KPP_COL03 of instance: KPPCjSelect mux mode: ALT4 mux port: KPP_ROW03 of instance: KPPCnSelect mux mode: ALT4 mux port: PIT_TRIGGER00 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO28 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO27 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO26 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO25 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO24 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO23 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO22 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO21 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO20 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO19 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO18 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO17 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO16 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO15 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO14 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO13 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO12 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO11 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO10 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO09 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO08 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO07 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO06 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO05 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO04 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO03 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO02 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO01 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO00 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO13 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO12 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO11 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO10 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO09 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO08 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO07 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO06 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO05 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO04 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO03 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO02 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO01 of instance: \xe2\x80\xa6CmSelect mux mode: ALT5 mux port: GPIOMUX_IO00 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO5_IO00 of instance: \xe2\x80\xa6ClSelect mux mode: ALT6 mux port: REF_CLK_24M of instance: \xe2\x80\xa6CmSelect mux mode: ALT6 mux port: NMI_GLUE_NMI of instance: \xe2\x80\xa6CmSelect mux mode: ALT6 mux port: USB_OTG1_PWR of instance: \xe2\x80\xa6CjSelect mux mode: ALT6 mux port: WDOG1_B of instance: WDOG1CkSelect mux mode: ALT6 mux port: OTG1_ID of instance: anatopClSelect mux mode: ALT6 mux port: REF_32K_OUT of instance: \xe2\x80\xa6CjSelect mux mode: ALT6 mux port: EWM_OUT_B of instance: EWMCiSelect mux mode: ALT6 mux port: OCOTP_FUSE_LATCHED of \xe2\x80\xa6ClSelect mux mode: ALT6 mux port: LPI2C1_HREQ of instance: \xe2\x80\xa6ChSelect mux mode: ALT6 mux port: SNVS_HP_VIO_5_CTL of \xe2\x80\xa6CfSelect mux mode: ALT6 mux port: SNVS_HP_VIO_5_B of \xe2\x80\xa6ClSelect mux mode: ALT6 mux port: USB_OTG1_OC of instance: \xe2\x80\xa6:CmSelect mux mode: ALT6 mux port: SRC_BT_CFG03 of instance: \xe2\x80\xa6CfSelect mux mode: ALT6 mux port: WDOG2_RST_B_DEB of \xe2\x80\xa6CfSelect mux mode: ALT6 mux port: WDOG1_RST_B_DEB of \xe2\x80\xa6CfSelect mux mode: ALT6 mux port: SRC_BOOT_MODE00 of \xe2\x80\xa6CfSelect mux mode: ALT6 mux port: SRC_BOOT_MODE01 of \xe2\x80\xa6CmSelect mux mode: ALT6 mux port: SRC_BT_CFG00 of instance: \xe2\x80\xa6CmSelect mux mode: ALT6 mux port: SRC_BT_CFG01 of instance: \xe2\x80\xa6CmSelect mux mode: ALT6 mux port: SRC_BT_CFG02 of instance: \xe2\x80\xa6CkSelect mux mode: ALT6 mux port: SPDIF_LOCK of instance: \xe2\x80\xa6CnSelect mux mode: ALT6 mux port: SPDIF_EXT_CLK of instance: \xe2\x80\xa6CjSelect mux mode: ALT6 mux port: SPDIF_OUT of instance: \xe2\x80\xa6CkSelect mux mode: ALT6 mux port: SPDIF_IN of instance: SPDIFCmSelect mux mode: ALT6 mux port: SPDIF_SR_CLK of instance: \xe2\x80\xa6CnSelect mux mode: ALT6 mux port: LPUART1_CTS_B of instance: \xe2\x80\xa6CnSelect mux mode: ALT6 mux port: LPUART1_RTS_B of instance: \xe2\x80\xa6CnSelect mux mode: ALT7 mux port: XBAR1_INOUT02 of instance: \xe2\x80\xa6CjSelect mux mode: ALT7 mux port: JTAG_TMS of instance: JTAGCjSelect mux mode: ALT7 mux port: JTAG_TCK of instance: JTAGCjSelect mux mode: ALT7 mux port: JTAG_MOD of instance: JTAGCjSelect mux mode: ALT7 mux port: JTAG_TDI of instance: JTAGCjSelect mux mode: ALT7 mux port: JTAG_TDO of instance: JTAGCkSelect mux mode: ALT7 mux port: JTAG_TRSTB of instance: \xe2\x80\xa6CnSelect mux mode: ALT7 mux port: XBAR1_INOUT03 of instance: \xe2\x80\xa6CkSelect mux mode: ALT7 mux port: JTAG_DE_B of instance: JTAGChSelect mux mode: ALT7 mux port: ARM_CM7_TRACE_CLK of \xe2\x80\xa6ChSelect mux mode: ALT7 mux port: ARM_CM7_TRACE_SWO of \xe2\x80\xa6CfSelect mux mode: ALT7 mux port: ARM_CM7_TRACE00 of \xe2\x80\xa6CfSelect mux mode: ALT7 mux port: ARM_CM7_TRACE01 of \xe2\x80\xa6CfSelect mux mode: ALT7 mux port: ARM_CM7_TRACE02 of \xe2\x80\xa6CfSelect mux mode: ALT7 mux port: ARM_CM7_TRACE03 of \xe2\x80\xa6AdAddress Match 0 FlagAdAddress Match 1 FlagBgValue of OTP Bank1 Word5 (Analog Info.)0BgValue of OTP Bank1 Word6 (Analog Info.)0BgValue of OTP Bank1 Word7 (Analog Info.)0Bm5: VREF = AREF (VDD &gt;= VREF &gt;= AREFMIN)Be7: External analog reference selectedeArm AeArm BeArm XCcAsynchronous Schedule Park Mode Enable - Read/WriteAhAddress Valid DMA EnableAgHardware average enableAgHardware Average selectAnAddress Valid Interrupt EnableAiDMA Channel Always EnableCeThe SDMMC_ARGR register contains a 32-bit command \xe2\x80\xa6Aa<code>auto</code>BcActive Width Configuration RegisterDgField <code>B0</code> reader - y-intercept of 1st piece wise linear \xe2\x80\xa6DgField <code>B0</code> writer - y-intercept of 1st piece wise linear \xe2\x80\xa6DgField <code>B1</code> reader - y-intercept of 2nd piece wise linear \xe2\x80\xa6DgField <code>B1</code> writer - y-intercept of 2nd piece wise linear \xe2\x80\xa6CjCHAIN0 B2B 1\xe2\x80\x99b0: Disable B2B, wait until interval is \xe2\x80\xa6000CjCHAIN1 B2B 1\xe2\x80\x99b0: Disable B2B, wait until interval is \xe2\x80\xa6000jCHAIN2 B2B000jCHAIN3 B2B000jCHAIN4 B2B000jCHAIN5 B2B000jCHAIN6 B2B000jCHAIN7 B2B000DgField <code>B2</code> reader - y-intercept of 3rd piece wise linear \xe2\x80\xa6DgField <code>B2</code> writer - y-intercept of 3rd piece wise linear \xe2\x80\xa6DgField <code>B3</code> reader - y-intercept of 4th piece wise linear \xe2\x80\xa6DgField <code>B3</code> writer - y-intercept of 4th piece wise linear \xe2\x80\xa6DgField <code>B4</code> reader - y-intercept of 5th piece wise linear \xe2\x80\xa6DgField <code>B4</code> writer - y-intercept of 5th piece wise linear \xe2\x80\xa6DgField <code>B5</code> reader - y-intercept of 6th piece wise linear \xe2\x80\xa6DgField <code>B5</code> writer - y-intercept of 6th piece wise linear \xe2\x80\xa6A`1111572801: BAAAAgPage table base addressAiLPUART Baud Rate Register0BoWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for BB eventBnWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for BB eventDiField <code>BB</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DkField <code>BB</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for BB \xe2\x80\xa6DiField <code>BB</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DkField <code>BB</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for BB \xe2\x80\xa6AjBit Error Interrupt EnableDiField <code>BE</code> reader - Break error. This bit is set to 1 if a \xe2\x80\xa60DiField <code>BE</code> writer - Break error. This bit is set to 1 if a \xe2\x80\xa6Ag4-bit address detectionAg7-bit address detectionBe1 start bit, 7 data bits, n stop bitsAe7-bit addressing modeBe1 start bit, 8 data bits, n stop bitsf8 bitsBe1 start bit, 9 data bits, n stop bitsCgThis register contains 32 bits of the Unique ID and \xe2\x80\xa60CbReflects value of OTP Bank 0, word 3 (ADDR = 0x03)CbReflects value of OTP Bank 0, word 4 (ADDR = 0x04)CbReflects value of OTP Bank 0, word 5 (ADDR = 0x05)CbReflects value of OTP Bank 0, word 6 (ADDR = 0x06)CbReflects value of OTP Bank 0, word 7 (ADDR = 0x07)CbReflects value of OTP bank 1, word 0 (ADDR = 0x08)CbReflects value of OTP bank 1, word 1 (ADDR = 0x09)CbReflects value of OTP bank 1, word 2 (ADDR = 0x0A)CbReflects value of OTP bank 1, word 3 (ADDR = 0x0B)CbReflects value of OTP bank 1, word 4 (ADDR = 0x0C)CbReflects value of OTP bank 1, word 5 (ADDR = 0x0D)CbReflects value of OTP bank 1, word 6 (ADDR = 0x0E)CbReflects value of OTP bank 1, word 7 (ADDR = 0x0F)ClShadow register for the hash of the Super Root Key word0 \xe2\x80\xa6ClShadow register for the hash of the Super Root Key word1 \xe2\x80\xa6ClShadow register for the hash of the Super Root Key word2 \xe2\x80\xa6ClShadow register for the hash of the Super Root Key word3 \xe2\x80\xa6ClShadow register for the hash of the Super Root Key word4 \xe2\x80\xa6ClShadow register for the hash of the Super Root Key word5 \xe2\x80\xa6ClShadow register for the hash of the Super Root Key word6 \xe2\x80\xa6ClShadow register for the hash of the Super Root Key word7 \xe2\x80\xa6CkShadow register for the SJC_RESP Key word0 (Copy of OTP \xe2\x80\xa6CkShadow register for the SJC_RESP Key word1 (Copy of OTP \xe2\x80\xa6CcReflects value of OTP Bank 4, word 2 (ADDR = 0x22).CcReflects value of OTP Bank 4, word 3 (ADDR = 0x23).CcReflects value of OTP Bank 4, word 4 (ADDR = 0x24).CcReflects value of OTP Bank 4, word 6 (ADDR = 0x26).CcReflects value of OTP Bank 4, word 7 (ADDR = 0x27).CcReflects value of OTP Bank 5, word 0 (ADDR = 0x28).CcReflects value of OTP Bank 5, word 1 (ADDR = 0x29).CcReflects value of OTP Bank 5, word 2 (ADDR = 0x2a).CcReflects value of OTP Bank 5, word 3 (ADDR = 0x2b).CcReflects value of OTP Bank 5, word 4 (ADDR = 0x2c).CcReflects value of OTP Bank 5, word 5 (ADDR = 0x2d).CcReflects value of OTP Bank 5, word 6 (ADDR = 0x2e).CcReflects value of OTP Bank 5, word 7 (ADDR = 0x2f).DhBit size of the timer. Does not need to be a multiple of <code>8</code>.CkBMOD[1:0] shows the latched state of the BOOT_MODE1 and \xe2\x80\xa6Ciboth edges are active edges. When both external clock \xe2\x80\xa6Ab2: <code>10</code>0AiOTP controller status bit000Bi1: SAADC is busy. Conversion in progress.Cc0: NVMC is busy (on-going write or erase operation)Bi0: NVMC cannot accept any write operationCl0: QSPI peripheral is busy. It is not allowed to trigger \xe2\x80\xa6iByte SwapAiBit reversal done by byteCeCluster BANK%s, containing KEYR?, CR?, SR?, CCR?, \xe2\x80\xa6BgBackground Color Configuration RegisterBmSRAM/NOR-Flash chip-select control register 1BbRCC Backup Domain Control RegisterBnLayerx Blending Factors Configuration RegisterB`DMA2D background offset registeroBackup registerCkA boolean literal: <code>true</code> or <code>false</code>.BaBack Porch Configuration RegisterB`GPIO port bit set/reset registerClThis error is returned if the I2C bus was already in use \xe2\x80\xa6ClThis error is returned if the SPI bus was already in use \xe2\x80\xa6BeSRAM/NOR-Flash write timing registersBjA byte literal: <code>b&#39;f&#39;</code>.A`1128350017: CAAAAdClears All DONE BitsBaClear All Enable Error InterruptsAjClear All Error IndicatorsAiClear All Enable RequestsAlClear All Interrupt RequestsAgCalibration Failed FlagmCapture ValueAkCCM Clock Switcher Register0DiField <code>CC</code> reader - Capture and compare value. Sample rate \xe2\x80\xa6CdField <code>CC</code> reader - Capture/Compare value0DiField <code>CC</code> writer - Capture and compare value. Sample rate \xe2\x80\xa6CdField <code>CC</code> writer - Capture/Compare value0AnClear DONE Status Bit Register0nClear DONE BitBeClear Enable Error Interrupt Register0AlClear Enable Error InterruptAmClear Enable Request Register0AdClear Enable RequestAdClear Error Register0AeClear Error IndicatoroCapture Flag A0oCapture Flag A1oCapture Flag B0oCapture Flag B1CmValue of OTP Bank0 Word1 (Configuration and Manufacturing \xe2\x80\xa60CmValue of OTP Bank0 Word2 (Configuration and Manufacturing \xe2\x80\xa60CmValue of OTP Bank0 Word3 (Configuration and Manufacturing \xe2\x80\xa60CmValue of OTP Bank0 Word4 (Configuration and Manufacturing \xe2\x80\xa60CmValue of OTP Bank0 Word5 (Configuration and Manufacturing \xe2\x80\xa60CmValue of OTP Bank0 Word6 (Configuration and Manufacturing \xe2\x80\xa60CmValue of OTP Bank0 Word7 (Configuration and Manufacturing \xe2\x80\xa60oCapture Flag X0oCapture Flag X1CmPort routing control logic default-routes each port to an \xe2\x80\xa6CjPort routing control logic default-routes all ports to \xe2\x80\xa6Aogpt1 bus clock (gpt_clk_enable)Bbsim_per clock (sim_per_clk_enable)Antrace clock (trace_clk_enable)Bigpt1 serial clock (gpt_serial_clk_enable)Anxbar1 clock (xbar1_clk_enable)Alsai3 clock (sai3_clk_enable)Baanadig clocks (anadig_clk_enable)Begpt2 bus clocks (gpt2_bus_clk_enable)Bblpuart4 clock (lpuart4_clk_enable)Bblpuart1 clock (lpuart1_clk_enable)Bkgpt2 serial clocks (gpt2_serial_clk_enable)Angpio1 clock (gpio1_clk_enable)Bblpuart2 clock (lpuart2_clk_enable)Ajcsu clock (csu_clk_enable)CmThe OCRAM clock cannot be turned off when the CM cache is \xe2\x80\xa6Bbsnvs_hp clock (snvs_hp_clk_enable)Aogpio2_clocks (gpio2_clk_enable)Angpio5 clock (gpio5_clk_enable)Cbiomuxc_snvs_gpr clock (iomuxc_snvs_gpr_clk_enable)Badma_ps clocks (dma_ps_clk_enable)Bbsnvs_lp clock (snvs_lp_clk_enable)AlCCM General Purpose Register0DkCHEN (rw) register accessor: an alias for <code>Reg&lt;CHEN_SPEC&gt;</code>AkCCM Interrupt Mask Register0B`Clear Interrupt Request Register0AgClear Interrupt RequestAmCCM Interrupt Status Register0mCompare FlagsAeCompare High Register0AdCompare Low Register0BjIdle [Default for combination host/device]CfDevice Controller [Default for device only controller]CbHost Controller [Default for host only controller]C`SPDIF receive change in value of control channel0AnGPC Interface control register0mCompare ValuedCOMPjComparatorj137 - COMPAcContinuous TransferkClock PhasenClock PolarityDaA nul-terminated C-string literal: <code>c&quot;foo&quot;</code>.DkCTIV (rw) register accessor: an alias for <code>Reg&lt;CTIV_SPEC&gt;</code>AoADC_ETC Global Control Register0AfDCP control register 00A`Control Register0AgFlexIO Control Register0AgLPUART Control Register0AoOTP Controller Control Register0B`USB PHY General Control Register0BjCTRL (rw) register accessor: Cache controlCgCTRL (rw) register accessor: Crystal Oscillator ControlCeCTRL (rw) register accessor: Watchdog control The \xe2\x80\xa6CcCTRL (rw) register accessor: RTC Control and statusCdCTRL (rw) register accessor: Ring Oscillator controlCaCTRL (rw) register accessor: PIO control registerAlCurrent Timer Value Register0A`Normal operationCjCancel the remaining data transfer. Stop the executing \xe2\x80\xa6ChThe HRTIM prescaler clock source is the CPU clock (c_ck)BlLayerx Constant Alpha Configuration RegisterCfA function call expression: <code>invoke(a, b)</code>.AdCalibration registerBkA cast expression: <code>foo as f64</code>.AiFDCAN CC Control RegisterBfSYSCFG compensation cell code registerBgSYSCFG compensation cell value registerCgADC x common regular data register for 32-bit dual modeAoCurrent Display Status RegisterAhconfiguration register 1Ahconfiguration register 21CcThis register is used to configure the HDMI-CEC \xe2\x80\xa6Afconfiguration registerAmLPTIM configuration register.B`RCC Clock Configuration RegisterBnA character literal: <code>&#39;a&#39;</code>.BiRCC Clock Source Interrupt Clear RegisterBjRCC Clock Source Interrupt Enable RegisterBhRCC Clock Source Interrupt Flag RegisterBjLayerx Color Keying Configuration RegisterCjThe SDMMC_CMDR register contains the command index and \xe2\x80\xa6fCOMP1.AcCore-provided clock0B`Current Position Status RegisterAkFDCAN Core Release RegisterAmPWR control status register 1Cl5: Disconnect \xe2\x80\x980\xe2\x80\x99, high drive \xe2\x80\x981\xe2\x80\x99 (normally used \xe2\x80\xa6Cm4: Disconnect \xe2\x80\x980\xe2\x80\x99 standard \xe2\x80\x981\xe2\x80\x99 (normally used for \xe2\x80\xa6CnThis register allows controlling D3 domain power.Following \xe2\x80\xa6CjWord 0 data for the key. This is the least-significant \xe2\x80\xa6jDebug datamTransmit DatalReceive Data1010AdLPUART Data Register0BbOTP Controller Write Data Register0AoUsed to initiate a write to OTPAfThe data read from OTPlDebug Enable00AlPWMX Double Switching Enablei69 - DCDC0dDCDCmNot supportediSupportedAhDMA Enable for XBAR_OUT0AhDMA Enable for XBAR_OUT1AhDMA Enable for XBAR_OUT2AhDMA Enable for XBAR_OUT3o1: DifferentialAd1: Differential modeA`t_DTS = t_CK_INTmPrescaler OFFAginput clock not dividedAladc_ker_ck_input not dividedBdCounter clock (PCLK1 div 4096) div 1Absys_ck not dividedkNo divisionkDivide by 1Adrcc_hclk not dividedAet_DTS = 2 \xc3\x97 t_CK_INTAkETRP frequency divided by 2A`f_spi_ker_ck / 2Ahinput clock divided by 2Amadc_ker_ck_input divided by 2BdCounter clock (PCLK1 div 4096) div 2AnSDCLK period = 2 x HCLK periodAgRTC/2 clock is selectedAcsys_ck divided by 2mDivision by 2kDivide by 2Aercc_hclk divided by 2AnSDCLK period = 3 x HCLK periodkDivide by 3Aet_DTS = 4 \xc3\x97 t_CK_INTAkETRP frequency divided by 4A`f_spi_ker_ck / 4Ahinput clock divided by 4Amadc_ker_ck_input divided by 4BdCounter clock (PCLK1 div 4096) div 4AgRTC/4 clock is selectedAcsys_ck divided by 4mDivision by 4kDivide by 4Aercc_hclk divided by 4kDivide by 5Ahinput clock divided by 6Amadc_ker_ck_input divided by 6kDivide by 6kDivide by 7AkETRP frequency divided by 8A`f_spi_ker_ck / 8Ahinput clock divided by 8Amadc_ker_ck_input divided by 8BdCounter clock (PCLK1 div 4096) div 8AgRTC/8 clock is selectedAcsys_ck divided by 8mDivision by 8kDivide by 8Aercc_hclk divided by 8kDivide by 9h0 - DMA00h1 - DMA10h2 - DMA20h3 - DMA30h4 - DMA40h5 - DMA50h6 - DMA60h7 - DMA70h8 - DMA80h9 - DMA90AkData Match Interrupt Enable0AjDestination Address ModuloAeData Match Register 00AeData Match Register 10BaDestination Address Signed OffsetlChannel DoneBa3141677471: Production tests doneClDONE (r) register accessor: Indicates the peripheral\xe2\x80\x99s \xe2\x80\xa6Bo2: Generate ANADETECT on downward crossing onlyAkCounter used as downcounterAkData Pulse Interrupt EnableCaData Pulse Interrupt Status - Read/Write to ClearoDisable RequestChField <code>DR</code> reader - First data register of 36ChField <code>DR</code> writer - First data register of 36Cg1: Dual-SPI frame format; two bits per SCK, half-duplexCjThe device did not acknowledge the data. It may not be \xe2\x80\xa60CfThe storage of a struct, enum or union data structure.BlFDCAN Data Bit Timing and Prescaler RegisterBkLayerx Default Color Configuration RegisterAmDevice configuration registerAhDigital camera interfaceAodevice configuration register 1Aodevice configuration register 2Aodevice configuration register 3Aodevice configuration register 4AgDevice control registerAlMDIOS input data register %sBbThe output of the completed future0AfDevice status registerBfType for the <code>duty</code> methodsBlEnable Asynchronous Request in Stop Register0lEnable DebugBhFalling edge to falling edge measurementBbEHCI Extended Capabilities PointerAhEnable Error Interrupt 0AhEnable Error Interrupt 1AhEnable Error Interrupt 2AhEnable Error Interrupt 3AhEnable Error Interrupt 4AhEnable Error Interrupt 5AhEnable Error Interrupt 6AhEnable Error Interrupt 7AhEnable Error Interrupt 8AhEnable Error Interrupt 9dEGU0AfEvent Generator Unit 0dEGU1AfEvent Generator Unit 1dEGU2AfEvent Generator Unit 2dEGU3AfEvent Generator Unit 3dEGU4AfEvent Generator Unit 4dEGU5AfEvent Generator Unit 5AiEnable Minor Loop MappingAfDMA Mux Channel EnableA`GPT is disabled.AbWatchdog disabled.oGPT is enabled.AaWatchdog enabled.AmControl the charger detector.000DkField <code>EN</code> reader - When 1, enable the cache. When the cache \xe2\x80\xa6DiField <code>EN</code> reader - Power on ADC and enable its clock. 1 - \xe2\x80\xa6DgField <code>EN</code> reader - If 1: write result to the FIFO after \xe2\x80\xa6CfField <code>EN</code> reader - Enable the PWM channel.CnField <code>EN</code> reader - enable 0=not enabled, 1=enabled0DjField <code>EN</code> reader - DMA Channel Enable. When 1, the channel \xe2\x80\xa6000BmField <code>EN</code> reader - Enable snifferAnField <code>EN</code> writer -DkField <code>EN</code> writer - When 1, enable the cache. When the cache \xe2\x80\xa6DiField <code>EN</code> writer - Power on ADC and enable its clock. 1 - \xe2\x80\xa6DgField <code>EN</code> writer - If 1: write result to the FIFO after \xe2\x80\xa6CfField <code>EN</code> writer - Enable the PWM channel.CnField <code>EN</code> writer - enable 0=not enabled, 1=enabled0DjField <code>EN</code> writer - DMA Channel Enable. When 1, the channel \xe2\x80\xa6000BmField <code>EN</code> writer - Enable snifferAoEmergency off was not detected.AkEmergency off was detected.AkEnd Packet Interrupt EnablekUnspecifiedDjEPIN (r) register accessor: an alias for <code>Reg&lt;EPIN_SPEC&gt;</code>nRegister blockAfRX Endpoint NAK - R/WCAfTX Endpoint NAK - R/WCCjField <code>EP</code> reader - Select bulk endpoint numberCjField <code>EP</code> writer - Select bulk endpoint numberCeField <code>EP</code> writer - Select endpoint numberBkEndpoint Receive Buffer Ready \xe2\x80\x93 Read OnlyBfEnable Round Robin Channel ArbitrationBfEndpoint Receive Complete Event - RW/CAdEnable DMA Request 0AdEnable DMA Request 1AdEnable DMA Request 2AdEnable DMA Request 3AdEnable DMA Request 4AdEnable DMA Request 5AdEnable DMA Request 6AdEnable DMA Request 7AdEnable DMA Request 8AdEnable DMA Request 9AbError In Channel 0AbError In Channel 1AbError In Channel 2AbError In Channel 3AbError In Channel 4AbError In Channel 5AbError In Channel 6AbError In Channel 7AbError In Channel 8AbError In Channel 9CfField <code>ER</code> reader - Encryption root, word nCiExternal Security Violation Detected Indicates that a \xe2\x80\xa6AgLittle Endian [Default]jBig EndianAmExternal Tampering 1 DetectedCeExternal Tampering 1 Polarity This bit is used to \xe2\x80\xa6BlEndpoint Transmit Buffer Ready \xe2\x80\x93 Read OnlyBgEndpoint Transmit Complete Event - R/WCAfExternal Trigger inputCh14: XOR reduction over all data. == 1 if the total 1 \xe2\x80\xa6AnReal divider value is I2SDIV*2kEven parityl0: Exit DPM.AcECC result registerAa<code>else</code>AkFDCAN Core Release RegisterDeAn enum definition: <code>enum Foo&lt;A, B&gt; { A(A), B(B) }</code>.Aa<code>enum</code>o<code>==</code>Bfembedded synchronization code registerBhembedded synchronization unmask registerBoExpression, with or without trailing semicolon.AbA Rust expression.BcExternal interrupt/event controllerCk3: Counter advances with each falling edge of the PWM B \xe2\x80\xa6AjFIFO Watermark AND ControlCn1: Fast ramp-up (tRXEN,FAST), see electrical specification \xe2\x80\xa6Bf2: Fast or Fast Plus mode of operationAoFrame Complete Interrupt EnableAkFIFO Error Interrupt Enable0AnFraming Error Interrupt Enable11BdFlush Endpoint Receive Buffer - R/WSkForce ErrorBeFlush Endpoint Transmit Buffer - R/WSCjNo framing error detected. This does not guarantee the \xe2\x80\xa6nFraming error.DcField <code>FE</code> reader - Framing error. When set to 1, it \xe2\x80\xa60DcField <code>FE</code> writer - Framing error. When set to 1, it \xe2\x80\xa6dFICRBkFactory information configuration registersAdLPUART FIFO Register0iFIFO SizeCbFIFO (r) register accessor: Conversion result FIFOAaTx FIFO operationAiFill level of IP RX FIFO.AiFill level of IP TX FIFO.AmForce Logically Disabled ModekFault Levelj153 - FMACdForknRegister blockAgFIFO Request DMA Enable0Ad0: Semaphore is freeCkFree protocol. Free protocol allows to use the powerful \xe2\x80\xa6AmFIFO Request Interrupt Enable0jFrame sizejFrame SizejNo effect.0kFIFO reset.0AmForce Security Violation ModeAiSee description at bit 15BkFrame List Size - (Read/Write or Read Only)AaFull Cycle ReloadAb0: Tx FIFO is fullAb1: Rx FIFO is fulliFIFO full0lFIFO is fulliFull FIFOAgFIFO Warning DMA Enable0AmFIFO Warning Interrupt Enable0B`DMA2D foreground offset registermFIFO registerBdA complete file of Rust source code.AgFilter math acceleratorBhFuture for the <code>fold</code> method.CbWhether context floating-point is currently activeChThis register has no meaning in AC97 and SPDIF audio \xe2\x80\xa6AbFIFO size registerBcError state when the queue is full.BhFuture for the <code>fuse</code> method.BhStream for the <code>fuse</code> method.AcGeneral Call EnableAmGeneral Call Interrupt EnableAgGPIO direction register0dGDIRCjOTFAD has decryption disabled. All data fetched by the \xe2\x80\xa6ClOTFAD has decryption enabled, and processes data fetched \xe2\x80\xa6A`Global InterruptCl0: No trace signals routed to pins. All pins can be used \xe2\x80\xa6CcCluster GPIO%s, containing GPIO*_STATUS, GPIO*_CTRLCaGPIO (rw) register accessor: Pad control registernRegister blockBcGPIO selected as SYNC signal sourceAmGPR0 General Purpose Register0AmGPR1 General Purpose Register00AnSRC General Purpose Register 10AmGPR2 General Purpose Register00AnSRC General Purpose Register 20AmGPR3 General Purpose Register000AnSRC General Purpose Register 3AmGPR4 General Purpose Register0AnSRC General Purpose Register 4AmGPR5 General Purpose Register0AnSRC General Purpose Register 5AmGPR6 General Purpose Register0AnSRC General Purpose Register 6AmGPR7 General Purpose Register0AnSRC General Purpose Register 7AmGPR8 General Purpose Register0AnSRC General Purpose Register 8AmGPR9 General Purpose RegisterAnSRC General Purpose Register 9i30 - GPT10cGPTi31 - GPT201AkFault Glitch Stretch EnableCiA glob import in a <code>use</code> item: <code>*</code>.DkThe empty variant after the result of a <code>MaybeDone</code> has been \xe2\x80\xa6DiThe empty variant after the result of a <code>TryMaybeDone</code> has \xe2\x80\xa6AdGeneral-purpose I/OsBaGuard time and prescaler registerCl7: High drive \xe2\x80\x980\xe2\x80\x99, disconnect \xe2\x80\x981\xe2\x80\x99 (normally used \xe2\x80\xa6Bo3: High drive \xe2\x80\x980\xe2\x80\x99, high \xe2\x80\x99drive \xe2\x80\x981\xe2\x80\x99\xe2\x80\x99Bg1: High drive \xe2\x80\x980\xe2\x80\x99, standard \xe2\x80\x981\xe2\x80\x99AaHalf Cycle Reloadm1/2 full FIFOAcHalt DMA OperationsmNot supportediSupportedBo1: High voltage mode. Voltage supplied on VDDH.Ao1: Active high (idle state low)Cm1: Task mode: Initial value of pin before task triggering \xe2\x80\xa6Ab2: High-speed modeAe1: Pin driver is high0000000000000000000000000000000Ad1: Pin input is high0000000000000000000000000000000Ak1: Read: pin driver is high000000000000000000000000000000000000000000000000000000000000000Ag2: Sense for high levelAd3: drive output highAh3: drive peri input highAg3: drive interrupt high210Ao3: High Speed mode of operationAo4007: <code>111110100111</code>CgSteady high value on CK pin outside transmission windowAhDE signal is active highdHighAgHigh speed / full powerCeThe pin is high when ALRAF/ALRBF/WUTF is asserted \xe2\x80\xa6AcInput is logic highAhSet output to logic highAgHigh driving capabilitymHigh priorityAhSNVS_HP Control Register0AeSNVS_HP Lock Register0AgSNVS_HP Status Register0CfHP Time Alarm Indicates that the HP Time Alarm has \xe2\x80\xa6AcHost Request Enable0BaHardware Request Status Channel 0BaHardware Request Status Channel 1BaHardware Request Status Channel 2BaHardware Request Status Channel 3BaHardware Request Status Channel 4BaHardware Request Status Channel 5BaHardware Request Status Channel 6BaHardware Request Status Channel 7BaHardware Request Status Channel 8BaHardware Request Status Channel 9BfHalf Speed Serial Flash access Enable.DkHYST (rw) register accessor: an alias for <code>Reg&lt;HYST_SPEC&gt;</code>0AkHost configuration registerAlHost frame interval registeroHigh pin state.BoOCTOSPI HyperBus latency configuration registerBkFDCAN High Priority Message Status RegisterBeHost port control and status registerBdanalog watchdog 2 threshold registerBdwatchdog higher threshold register 2Bdwatchdog higher threshold register 3dI2C0AhDW_apb_i2c address blockdI2C11dICR0BfGPIO interrupt configuration register10dICR1BfGPIO interrupt configuration register20dICR2dICR3dICR4dICR5dICR6dICR7dICR8dICR9CjICSR (rw) register accessor: Use the Interrupt Control \xe2\x80\xa6CjUSB ID Interrupt Enable - Read/Write. Setting this bit \xe2\x80\xa6BdUSB ID Interrupt Status - Read/WritenIdle Line Flagg3: IdleAa0: State is IDLE.Aa0: Master is idleA`0: Slave is idleClID Pullup - Read/Write This bit provide control over the \xe2\x80\xa6AnInterrupt Enable for XBAR_OUT0AnInterrupt Enable for XBAR_OUT1AnInterrupt Enable for XBAR_OUT2AnInterrupt Enable for XBAR_OUT3BkField <code>IE</code> reader - Input enable00000000BkField <code>IE</code> writer - Input enable00000000DkIHIT (rw) register accessor: an alias for <code>Reg&lt;IHIT_SPEC&gt;</code>AjIdle Line Interrupt EnableAfIRQ masking register 10CiIRQ[31:0] masking bits: 1-irq masked, 0-irq is not maskedAfIRQ masking register 20CjIRQ[63:32] masking bits: 1-irq masked, 0-irq is not maskedAfIRQ masking register 30CjIRQ[95:64] masking bits: 1-irq masked, 0-irq is not maskedAfIRQ masking register 40CkIRQ[127:96] masking bits: 1-irq masked, 0-irq is not maskedAfIRQ masking register 50CiIRQ[159:128] masking bits: 1-irq masked, 0-irq is not \xe2\x80\xa6mInput Enable.kDevice infonRegister blockAkInitial Count Register BitsBbINM0 connected to OPAMP_VINM inputBbINM1 connected to OPAMP_VINM inputAcInterrupt Request 0AcInterrupt Request 1AcInterrupt Request 2AcInterrupt Request 3AcInterrupt Request 4AcInterrupt Request 5AcInterrupt Request 6AcInterrupt Request 7AcInterrupt Request 8AcInterrupt Request 9BmINTE (rw) register accessor: Interrupt Enable00000BlINTF (rw) register accessor: Interrupt Force00000AbInterrupt Register0BjINTR (r) register accessor: Raw InterruptsBkINTR (rw) register accessor: Raw Interrupts01001CcINTR (rw) register accessor: Interrupt Status (raw)22CnINTS (r) register accessor: Interrupt status after masking \xe2\x80\xa600000AjSelects IN or OUT endpointCiField <code>IO</code> reader - Selects IN or OUT endpointCiField <code>IO</code> writer - Selects IN or OUT endpoint0A`Current PolarityoInfrared enabledIRQECdField <code>IR</code> reader - Identity Root, word nAeIRQ status resister 10AkIRQ[31:0] status, read onlyAeIRQ status resister 20AlIRQ[63:32] status, read onlyAeIRQ status resister 30AlIRQ[95:64] status, read onlyAeIRQ status resister 40AmIRQ[127:96] status, read onlyAnIRQ[159:128] status, read onlyAeIRQ status resister 50AbInternal Trigger 0AbInternal Trigger 1AbInternal Trigger 2AbInternal Trigger 3AbInternal Trigger 4AbInternal Trigger 5AbInternal Trigger 6AbInternal Trigger 7AbInternal Trigger 8AbInternal Trigger 9BiComparator interrupt clear flag register.BcDMA2D interrupt flag clear registerAmInterrupt Flag Clear registerBeInterrupt/Status Flags Clear RegisterCgMethods required for a critical section implementation.CfAn impl block providing trait or associated items: \xe2\x80\xa6Aa<code>impl</code>AmValues yielded by the stream.0AcAn item definition.CiThings that can appear directly inside of a module or \xe2\x80\xa6BjStream for the <code>iter</code> function.DgAn iterator over the entries of a <code>HashMap</code> in arbitrary \xe2\x80\xa6CeAn iterator over the items of a <code>HashSet</code>.DiAn iterator over the entries of a <code>HashTable</code> in arbitrary \xe2\x80\xa6CbIterator over the contents of a <code>Deque</code>CfAn iterator over the items of a <code>IndexMap</code>.CfAn iterator over the items of a <code>IndexSet</code>.CfAn iterator over the items of a <code>LinearMap</code>BfAn iterator over the items of a queue.CiAn iterator over the entries of an <code>IndexMap</code>.CgAn iterator over the items of an <code>IndexSet</code>.CmAn iterator over borrowed values of type <code>&amp;T</code>.CbTemperature sensor interrupt threshold register 1.AdIndependent watchdogAm0: Connect to JTAG peripheralBjFuture for the <code>join</code> function.Bagroup injected sequencer registerAb26738688: 100 kbps0Ab33554432: 125 kbps0Ab128: 128 kByte RAMAd128: 128 kByte FLASHAb67108864: 250 kbps000Ab256: 256 kByte RAMAd256: 256 kByte FLASHBn107479040: 400 kbps (actual rate 410.256 kbps)Ac104857600: 400 kbpsAc134217728: 500 kbps0Ad512: 512 kByte FLASHAcKey Blob CRC EnableAjKey Blob Processing Enable0AhKey Blob Scramble EnableBeKeypad Column Data Direction RegisterAnKeypad Data Direction Register0BcKeypad Key Depress Interrupt EnableAnKey Depress Synchronizer CleardKEY0dKEY1dKEY2dKEY3AgKeypad Control Register0AdKeypad Data Register0AbKeypad Key DepressAbKeypad Key ReleaseAfKeypad Status Register0AiKeypad Row Data DirectionAoKeypad Release Interrupt EnableAlKey Release Synchronizer SetCk0: Use device root key K_DR from CRYPTOCELL AO power domainDkAn iterator over the keys of a <code>HashMap</code> in arbitrary order. \xe2\x80\xa6CeAn iterator over the keys of a <code>IndexMap</code>.CfAn iterator over the keys of an <code>IndexMap</code>.BjThe binary heap kind: min-heap or max-heapBjThe linked list kind: min-list or max-listnLoad FrequencyiLoad OkayA`0: Left-aligned.m1: Left only.jLength = 8DkLIST (rw) register accessor: an alias for <code>Reg&lt;LIST_SPEC&gt;</code>000ClLOAD (w) register accessor: Load the watchdog timer. The \xe2\x80\xa6Ci1 - PLL is currently locked. 0 - PLL is not currently \xe2\x80\xa6000Ci1 - PLL is currently locked; 0 - PLL is not currently \xe2\x80\xa600011110000hLock LUTBhValue of OTP Bank0 Word0 (Lock controls)0CmWhen set, all of the bits in this register are locked and \xe2\x80\xa6000CkLOCK bit to show that the internal DPLL is locked, read \xe2\x80\xa6BaSPDIF receiver\xe2\x80\x99s DPLL is locked0AnLong PCM frame synchronizationDkLOOP (rw) register accessor: an alias for <code>Reg&lt;LOOP_SPEC&gt;</code>AhSNVS_LP Control Register0AeSNVS_LP Lock Register0CkLP Section is Non-Secured Indicates that LP section was \xe2\x80\xa6AgSNVS_LP Status Register0mLP Time AlarmCkLP Time Alarm This register can be programmed only when \xe2\x80\xa6DkLRCK (rw) register accessor: an alias for <code>Reg&lt;LRCK_SPEC&gt;</code>iLSB FirstcSE0gK-stategJ-stateiUndefinedCeBoost mode used when 12.5 MHz &lt; clock \xe2\x89\xa4 25.0 MHzCeBoost mode used when 25.0 MHz &lt; clock \xe2\x89\xa4 50.0 MHzi88 - LTDCBjFuture for the <code>lazy</code> function.BeGPIO port configuration lock registerAhFirst branch of the typeAfPoll the first stream.AjA link in the linked list.BoA structured list within an attribute, like \xe2\x80\xa6BnConditionless loop: <code>loop { ... }</code>.Aa<code>loop</code>Ajlow-power timeout registerAbLCD-TFT ControllerBdanalog watchdog 1 threshold registerBcwatchdog lower threshold register 2Bcwatchdog lower threshold register 3CeReceiver and transmitter use 8-bit to 10-bit data \xe2\x80\xa6CcReceiver and transmitter use 7-bit data characters.lMatch 1 FlaglMatch 2 FlagBfValue of OTP Bank4 Word2 (MAC Address)0BfValue of OTP Bank4 Word3 (MAC Address)0mMask Register0AiModule Control Register 00AiModule Control Register 10AiModule Control Register 20AnMiscellaneous Control Register0AjMaster DMA Enable Register0nModule DisableAfModule Disable for PITj122 - MDMAAjMaster Data Match Register0BoValue of OTP Bank1 Word0 (Memory Related Info.)0BoValue of OTP Bank1 Word1 (Memory Related Info.)0BoValue of OTP Bank1 Word2 (Memory Related Info.)0BoValue of OTP Bank1 Word3 (Memory Related Info.)0BoValue of OTP Bank1 Word4 (Memory Related Info.)0AlMaster FIFO Control Register0AkMaster FIFO Status Register0AiLSB is transmitted first.AfLSB is received first.AiMSB is transmitted first.AfMSB is received first.B`Master Interrupt Enable Register0DkMISO (rw) register accessor: an alias for <code>Reg&lt;MISO_SPEC&gt;</code>00AiConversion Mode SelectionnOperating ModeDkMODE (rw) register accessor: an alias for <code>Reg&lt;MODE_SPEC&gt;</code>0000000Ck1: Sample and store two successive Left samples (16 bit \xe2\x80\xa6iMono modeDkMOSI (rw) register accessor: an alias for <code>Reg&lt;MOSI_SPEC&gt;</code>00CeAccesses from this master are forced to user-mode \xe2\x80\xa60000CnAccesses from this master are not forced to user-mode. The \xe2\x80\xa60000AlMaster Receive Data Register0iMSB FirstkMCLK Select0DhField <code>MS</code> reader - Master or slave mode select. This bit \xe2\x80\xa6DhField <code>MS</code> writer - Master or slave mode select. This bit \xe2\x80\xa6AmMaster Transmit Data Register0AeReceiver in mute modeBnMWCR (rw) register accessor: Microwire ControlBoContent of a compile-time structured attribute.iSPI mode.0Aa<code>move</code>CnNAK Interrupt Enable When this bit is one and the NAKI bit \xe2\x80\xa6AfNAK Interrupt Bit\xe2\x80\x93ROAbNumber of ContextsAlNACK Detect Interrupt EnableAlNoise Error Interrupt EnabledNFCTh5 - NFCTAfNFC-A compatible radioAbNo noise detected.ChNoise detected in the received character in the DATA \xe2\x80\xa6DkNIRK (rw) register accessor: an alias for <code>Reg&lt;NIRK_SPEC&gt;</code>dNone000Cj0: Task mode: No effect on pin from OUT[n] task. Event \xe2\x80\xa6Aa0: No instructionAbNo alternate byteshNo shiftAa0: <code>0</code>Af31: Connect to nothingAf31: <code>11111</code>n1 input/outputn2 input/outputBbNested Vector Interrupt Controller00000dNVMCAnNon Volatile Memory ControllerBeNumber of Companion Controller (N_CC)BhNumber of Transaction Translators (N_TT)DhAn identifier imported by a <code>use</code> item: <code>HashMap</code>.BoFDCAN Nominal Bit Timing and Prescaler RegisterBeDMA channel 1 number of data registerB`stream x number of data registerBhFuture for the <code>next</code> method.BlA node in the <code>SortedLinkedList</code>.Ah<code>\xe2\x88\x85 ... \xe2\x88\x85</code>DkField <code>OD</code> reader - Output disable. Has priority over output \xe2\x80\xa600000000DkField <code>OD</code> writer - Output disable. Has priority over output \xe2\x80\xa600000000DiField <code>OE</code> reader - Overrun error. This bit is set to 1 if \xe2\x80\xa60DiField <code>OE</code> writer - Overrun error. This bit is set to 1 if \xe2\x80\xa6AhOverrun Interrupt EnablekNo overrun.BgReceive overrun (new LPUART data lost).CjOscillator Bypass When OSCB=1 the osc_bypass signal is \xe2\x80\xa6AfOwn address register 1AfOwn address register 2BdDMA2D output memory address registerCaA stream which emits single element and then EOF.o<code>|=</code>o<code>||</code>C`OctoSPI IO Manager Port 1 Configuration RegisterC`OctoSPI IO Manager Port 2 Configuration RegisterBaPALL (All Bank Precharge) commandDjPART (r) register accessor: an alias for <code>Reg&lt;PART_SPEC&gt;</code>Ao2720: <code>101010100000</code>Bd38550: <code>1001011010010110</code>0DgField <code>PD</code> reader - PLL powerdown To save power set high \xe2\x80\xa6DgField <code>PD</code> writer - PLL powerdown To save power set high \xe2\x80\xa6AmParity Error Interrupt EnableBdPrime Endpoint Receive Buffer - R/WSDkPERM (rw) register accessor: an alias for <code>Reg&lt;PERM_SPEC&gt;</code>BePrime Endpoint Transmit Buffer - R/WSBjNo hardware parity generation or checking.oParity enabled.DbField <code>PE</code> reader - Parity error. When set to 1, it \xe2\x80\xa60DbField <code>PE</code> writer - Parity error. When set to 1, it \xe2\x80\xa6BjPort Force Full Speed Connect - Read/WriteA`No parity error.mParity error.CkPHY Low Power Suspend - Clock Disable (PLPSCD) - Read/WriteA`Transciever typeCmData width of the transciever connected to the controller \xe2\x80\xa6dPIO0Am6: Connect to PIO0 peripheralAeProgrammable IO blockdPIO1Am7: Connect to PIO1 peripheral2AoNo periodic interrupt occurred.AnA periodic interrupt occurred.AdPin Low Timeout FlagAePWM_A Output PolarityAePWM_B Output PolarityAePWM_X Output PolarityBj1: Dual data line SPI. PP2O (opcode 0xA2).Bj2: Quad data line SPI. PP4O (opcode 0x32).AbWatchdog prescalerAgProgramming Mode SelectCfPRIM (rw) register accessor: Controls the PLL post \xe2\x80\xa6iPrescalerkUnspecified00000000DkPSEL (rw) register accessor: an alias for <code>Reg&lt;PSEL_SPEC&gt;</code>01111nRegister block000000000000CmPort Speed - Read Only. This register field indicates the \xe2\x80\xa6lEven parity.kOdd parity.dPWM0i28 - PWM0AmPulse width modulation unit 0dPWM1i33 - PWM1AmPulse width modulation unit 1dPWM2i34 - PWM2AmPulse width modulation unit 2dPWM3i45 - PWM3AmPulse width modulation unit 3DdA single syntax tree node of type <code>T</code> followed by its \xe2\x80\xa6DkA path like <code>core::mem::replace</code> possibly containing generic \xe2\x80\xa6DlA path prefix of imports in a <code>use</code> item: <code>core::...</code>.DhA path pattern like <code>Color::Red</code>, optionally qualified with aDkA path like <code>core::slice::Iter</code>, optionally qualified with a \xe2\x80\xa6CbA path at which a named item is exported (e.g. \xe2\x80\xa6BfAttribute memory space timing registerlPEC registerCbFuture for the <code>Peekable::peek</code> method.CfTypes that can be parsed by looking at just one token.BjLayerx Pixel Format Configuration RegisterAgSYSCFG package registern<code>+</code>Bfperipheral mode configuration registerBcCommon memory space timing registerAbPrescaler registerAa<code>priv</code>BeParallel synchronous slave interface.dQDECi18 - QDECAbQuadrature DecoderdQSPIi41 - QSPIAhExternal flash interfaceCh2: Quad-SPI frame format; four bits per SCK, half-duplexdR0T0dR1T1dR2T2dR3T3dR4T4dR5T5dR6T6dR7T7dR8T8AnReceive Bit 8 / Transmit Bit 9AnReceive Bit 9 / Transmit Bit 8dR9T9AnField <code>RA</code> reader -0AnField <code>RA</code> writer -0BdSAI Receive Configuration 1 Register0BdSAI Receive Configuration 2 Register0BdSAI Receive Configuration 3 Register0BdSAI Receive Configuration 4 Register0BdSAI Receive Configuration 5 Register0AlSAI Receive Control Register0AgReceive Data DMA Enable00AmReceive Data Interrupt Enable00AgReceive Data Match Only0AoReceive Data Register Full FlagkUnspecifiednRegister blockAf1: Master Read CommandBlRead transfer, slave enters transmitter modeoDCDC Register 00oDCDC Register 10oDCDC Register 20oDCDC Register 30AnReceive Error Interrupt EnableAmReload Error Interrupt EnableAbReceiver disabled.AeReceiver is disabled.AaReceiver enabled.CnReceiver is enabled, or receiver has been disabled and has \xe2\x80\xa6AjIP RX FIFO Data Register 00BoNo new reload cycle since last STS[RF] clearingBlNew reload cycle since last STS[RF] clearingCk2: Counter advances with each rising edge of the PWM B pin.C`RISR (r) register accessor: Raw interrupt statusDbField <code>RI</code> reader - Ring indicator. This bit is the \xe2\x80\xa6dRMIIdROMCdROSC0CnThe context registers can be accessed normally (as defined \xe2\x80\xa6CkThe context registers are read-only and accesses may be \xe2\x80\xa6BaRestricted Register Access EnableAoRestricted Register Access ModeDkRREN (rw) register accessor: an alias for <code>Reg&lt;RREN_SPEC&gt;</code>CfField <code>RR</code> writer - Reload request registerAoRepeated Start Interrupt EnableAfReceiver Source SelectdRTC0i11 - RTC0AcReal time counter 0dRTC1i17 - RTC1AcReal time counter 1dRTC2i36 - RTC2AcReal time counter 2AbRadio ramp-up timeCaField <code>RU</code> reader - Radio ramp-up timeCaField <code>RU</code> writer - Radio ramp-up timeDkRXEN (rw) register accessor: an alias for <code>Reg&lt;RXEN_SPEC&gt;</code>AcReceive FIFO EnableAbWUF active on RXNEAnReceiver Buffer Underflow FlagBcStall status for EasyDMA RAM writesDbField <code>RX</code> reader - Stall status for EasyDMA RAM writesDbField <code>RX</code> writer - Stall status for EasyDMA RAM writesAgRepresents a frequency.AhMDIOS read flag registerBcRead data into the provided buffer.000CnThe dots in a tuple or slice pattern: <code>[0, 1, ..]</code>.CiDMAMux - DMA request generator channel x control registerBnDMAMux - DMA request generator status registerAiReceiver timeout registerBfFDCAN Rx Buffer Configuration RegisterAeCEC Rx Data Register.AeReceive data registerBbCAN Rx FIFO X Acknowledge RegisterBfFDCAN Rx FIFO X Configuration RegisterAoFDCAN Rx FIFO X Status RegisterCn6: Standard \xe2\x80\x980\xe2\x80\x99. disconnect \xe2\x80\x981\xe2\x80\x99 (normally used for \xe2\x80\xa6Bg2: Standard \xe2\x80\x980\xe2\x80\x99, high drive \xe2\x80\x981\xe2\x80\x99Be0: Standard \xe2\x80\x980\xe2\x80\x99, standard \xe2\x80\x981\xe2\x80\x99B`Sets All Enable Error InterruptsAbSMBus Alert EnableAgSet All Enable Requestsi56 - SAI10cI2Si87 - SAI11j146 - SAI4AlSlave Address Match Register0AiSMBus Alert Response FlagAmSlave Address Status Register0BkSet All START Bits (activates all channels)AfStop Bit Number SelectBhStatistical Check Monobit Limit Register0AiSlave DMA Enable Register0AlSTOP Detect Interrupt Enable0DkSDIN (rw) register accessor: an alias for <code>Reg&lt;SDIN_SPEC&gt;</code>AcStream Disable ModeBcSet Enable Error Interrupt Register0AjSet Enable Error InterruptAnShifter Error Interrupt EnableAkSync Error Interrupt Enable0AlCrossbar A Select Register 00CiInput (XBARA_INn) to be muxed to XBARA_OUT0 (refer to \xe2\x80\xa6AlCrossbar A Select Register 10CiInput (XBARA_INn) to be muxed to XBARA_OUT1 (refer to \xe2\x80\xa6AlCrossbar A Select Register 20CiInput (XBARA_INn) to be muxed to XBARA_OUT2 (refer to \xe2\x80\xa6AlCrossbar A Select Register 30CiInput (XBARA_INn) to be muxed to XBARA_OUT3 (refer to \xe2\x80\xa6AlCrossbar A Select Register 40CiInput (XBARA_INn) to be muxed to XBARA_OUT4 (refer to \xe2\x80\xa6AlCrossbar A Select Register 50CiInput (XBARA_INn) to be muxed to XBARA_OUT5 (refer to \xe2\x80\xa6AlCrossbar A Select Register 60CiInput (XBARA_INn) to be muxed to XBARA_OUT6 (refer to \xe2\x80\xa6AlCrossbar A Select Register 70CiInput (XBARA_INn) to be muxed to XBARA_OUT7 (refer to \xe2\x80\xa6AlCrossbar A Select Register 80CiInput (XBARA_INn) to be muxed to XBARA_OUT8 (refer to \xe2\x80\xa6AlCrossbar A Select Register 90CiInput (XBARA_INn) to be muxed to XBARA_OUT9 (refer to \xe2\x80\xa6AkSet Enable Request Register0AbSet Enable RequestA`Service Register0BdSerial Flash Address for IP command.dSFTWdSHA10AoSlave Interrupt Enable Register0hSign bitnSine function.AhSoftware Input On Field.00000000000000000000000000000000000000000000DkSIZE (rw) register accessor: an alias for <code>Reg&lt;SIZE_SPEC&gt;</code>kUnspecifiednRegister blockAiStart key blob processingCn1: CRC calculation does not include address field. The CRC \xe2\x80\xa6AbSetup Lockout ModeAeSource Address ModulolShifter ModeCaNo Serial Engine, always use parallel signalling.CkSerial Engine present, always use serial signalling for \xe2\x80\xa6ClSoftware programmable - Reset to use parallel signalling \xe2\x80\xa6CnSoftware programmable - Reset to use serial signalling for \xe2\x80\xa6dSNVSAlSource address signed offsetBf1: SoF symbol is expected in RX framesAc1: SoF symbol addeddSPI0AmSerial Peripheral Interface 011dSPI1AmSerial Peripheral Interface 111i35 - SPI1dSPI2AmSerial Peripheral Interface 2i36 - SPI2i51 - SPI3i84 - SPI4i85 - SPI5i86 - SPI6Be2: Semaphore is assigned to SPI slaveAeSpeed and power modesCdField <code>SP</code> reader - Speed and power modesCdField <code>SP</code> writer - Speed and power modesA`SRAM memory typeAgCDText Control Register0AkSlave Receive Data Register0AaFreqMeas Register0BnShadow Register for OTP Bank3 Word0 (SRK Hash)0BnShadow Register for OTP Bank3 Word1 (SRK Hash)0BnShadow Register for OTP Bank3 Word2 (SRK Hash)0BnShadow Register for OTP Bank3 Word3 (SRK Hash)0BnShadow Register for OTP Bank3 Word4 (SRK Hash)0BnShadow Register for OTP Bank3 Word5 (SRK Hash)0BnShadow Register for OTP Bank3 Word6 (SRK Hash)0BnShadow Register for OTP Bank3 Word7 (SRK Hash)0AdPhaseConfig Register0AiSRC Reset Status Register0ClLP Secure Real Time Counter The most-significant 15 bits \xe2\x80\xa6CnLP Secure Real Time Counter least-significant 32 bits This \xe2\x80\xa6jNo effect.0oSoftware reset.0AiShifter Status DMA EnableAoShifter Status Interrupt EnableAfSet START Bit Register0mSet START BitAkSlave Transmit ACK Register0AcDCP status register0AfLPUART Status Register0BhSTAT (r) register accessor: Cache StatusAlSlave Transmit Data Register0ClFrequency change step = step/CCM_ANALOG_PLL_SYS_DENOM[B]*\xe2\x80\xa6ChFixed read-only value reflecting the stepping of the \xe2\x80\xa6ClFixed read-only value reflecting the stepping of the RTL \xe2\x80\xa60CjFrequency change = stop/CCM_ANALOG_PLL_SYS_DENOM[B]*24MHz.kStop EnableBeDo not start the measurement process.000g1: StopAjStop conversion of channelAaStatus Register 00BcEdge detection status for XBAR_OUT0AaStatus Register 10BcEdge detection status for XBAR_OUT1AaStatus Register 20BcEdge detection status for XBAR_OUT2BcEdge detection status for XBAR_OUT3DkSUBS (rw) register accessor: an alias for <code>Reg&lt;SUBS_SPEC&gt;</code>BaSuspend - Read/Write or Read OnlyAkSetup TripWire - Read/WriteAkRed blue swap (BGR or ABGR)Akred blue swap (BGR or ABGR)1dSWI0AdSoftware interrupt 0dSWI1AdSoftware interrupt 1dSWI2AdSoftware interrupt 2dSWI3AdSoftware interrupt 3dSWI4AdSoftware interrupt 4dSWI5AdSoftware interrupt 5Bano event or comparator collisionsAha collision has occurredA`Synchronous Mode0CiThe effect of an event on the trigger input (TRGI) is \xe2\x80\xa6AeSysTick: System Timer000000jSync Width0BhStream for the <code>scan</code> method.AfSDRAM Control RegisterAeSDRAM Status registerAeSDRAM Timing registern<code>;</code>Bbsample and hold hold time registerBesample and hold refresh time registerBdsample and hold sample time registerBhStream for the <code>skip</code> method.Ahsampling time register nCgA region of source code, along with macro expansion \xe2\x80\xa6Bhgroup regular sequencer ranks register 1Bhgroup regular sequencer ranks register 2Bhgroup regular sequencer ranks register 3Bhgroup regular sequencer ranks register 4BdShadow Reload Configuration RegisterBkSynchronization Size Configuration RegisterCgThe SDMMC_STAR register is a read-only register. It \xe2\x80\xa6n<code>*</code>mStimulus PortBkA statement, usually ending in a semicolon.DeField <code>T0</code> reader - End point of 1st piece wise linear \xe2\x80\xa6DeField <code>T0</code> writer - End point of 1st piece wise linear \xe2\x80\xa6DeField <code>T1</code> reader - End point of 2nd piece wise linear \xe2\x80\xa6DeField <code>T1</code> writer - End point of 2nd piece wise linear \xe2\x80\xa6DeField <code>T2</code> reader - End point of 3rd piece wise linear \xe2\x80\xa6DeField <code>T2</code> writer - End point of 3rd piece wise linear \xe2\x80\xa6DeField <code>T3</code> reader - End point of 4th piece wise linear \xe2\x80\xa6DeField <code>T3</code> writer - End point of 4th piece wise linear \xe2\x80\xa6DeField <code>T4</code> reader - End point of 5th piece wise linear \xe2\x80\xa6DeField <code>T4</code> writer - End point of 5th piece wise linear \xe2\x80\xa6AmTransmit ACK Interrupt Enablel3: Task modeBf0: Rate is controlled from SAMPLE taskBbTransfer Complete Interrupt EnableBjTransmission Complete Interrupt Enable forBeSAI Transmit Configuration 1 Register0BeSAI Transmit Configuration 2 Register0BeSAI Transmit Configuration 3 Register0BeSAI Transmit Configuration 4 Register0BeSAI Transmit Configuration 5 Register0AjSerial Flash CS Hold time.AmSAI Transmit Control Register0AkSerial Flash CS setup time.CjTransmitter active (sending data, a preamble, or a break).CbTransmitter idle (transmission activity complete).AhTransmit Data DMA Enable00AnTransmit Data Interrupt Enable00BaTransmit Data Register Empty FlagAmTimer Status Interrupt EnableAoTransmit Error Interrupt EnabledTEMPi12 - TEMPCgRegisters storing factory TEMP module linearization \xe2\x80\xa6DjTEMP (r) register accessor: an alias for <code>Reg&lt;TEMP_SPEC&gt;</code>AbTemperature SensornRegister blockoTest Status BitAeTransmitter disabled.AhTransmitter is disabled.AdTransmitter enabled.ClTransmitter is enabled, or transmitter has been disabled \xe2\x80\xa6")