<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="image_add.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="memrw.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="memrw.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="memrw.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="memrw.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memrw.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="memrw.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="memrw.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="memrw.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memrw_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memrw_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="memrw_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memrw_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="memrw_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memrw_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1603799292" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1603799292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603891222" xil_pn:in_ck="-2489804744032244725" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1603891222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="image_adder_module.v"/>
    </transform>
    <transform xil_pn:end_ts="1603799299" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-253701393275564897" xil_pn:start_ts="1603799299">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603799299" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-9161700942562852271" xil_pn:start_ts="1603799299">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603801547" xil_pn:in_ck="5881393189948964486" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5297789199257217562" xil_pn:start_ts="1603801547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/block_ram_1.ngc"/>
      <outfile xil_pn:name="ipcore_dir/block_ram_1.v"/>
      <outfile xil_pn:name="ipcore_dir/block_ram_2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/block_ram_2.v"/>
      <outfile xil_pn:name="ipcore_dir/block_ram_3.ngc"/>
      <outfile xil_pn:name="ipcore_dir/block_ram_3.v"/>
    </transform>
    <transform xil_pn:end_ts="1603891222" xil_pn:in_ck="-2489804744032244725" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1603891222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="image_adder_module.v"/>
    </transform>
    <transform xil_pn:end_ts="1603891226" xil_pn:in_ck="816512392430413045" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6359495278623951545" xil_pn:start_ts="1603891222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="memrw_beh.prj"/>
      <outfile xil_pn:name="memrw_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1603891226" xil_pn:in_ck="5190634559871489303" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7594103936500095658" xil_pn:start_ts="1603891226">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="memrw_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1603889811" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1603889811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603889811" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2898938026785839" xil_pn:start_ts="1603889811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603889811" xil_pn:in_ck="5881393189948964486" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5297789199257217562" xil_pn:start_ts="1603889811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/block_ram_1.ngc"/>
      <outfile xil_pn:name="ipcore_dir/block_ram_1.v"/>
      <outfile xil_pn:name="ipcore_dir/block_ram_2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/block_ram_2.v"/>
      <outfile xil_pn:name="ipcore_dir/block_ram_3.ngc"/>
      <outfile xil_pn:name="ipcore_dir/block_ram_3.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603889811" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-253701393275564897" xil_pn:start_ts="1603889811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603889811" xil_pn:in_ck="4684598854929694451" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7782322491054787537" xil_pn:start_ts="1603889811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603889811" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5951951510612080" xil_pn:start_ts="1603889811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603889828" xil_pn:in_ck="816512392430413045" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-1172564185564614723" xil_pn:start_ts="1603889811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="memrw.lso"/>
      <outfile xil_pn:name="memrw.ngc"/>
      <outfile xil_pn:name="memrw.ngr"/>
      <outfile xil_pn:name="memrw.prj"/>
      <outfile xil_pn:name="memrw.stx"/>
      <outfile xil_pn:name="memrw.syr"/>
      <outfile xil_pn:name="memrw.xst"/>
      <outfile xil_pn:name="memrw_beh.prj"/>
      <outfile xil_pn:name="memrw_stx_beh.prj"/>
      <outfile xil_pn:name="memrw_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
