// q_sys_mm_interconnect_1.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 18.1 625

`timescale 1 ps / 1 ps
module q_sys_mm_interconnect_1 (
		input  wire        sll_hyperbus_controller_top_0_o_av_out_clk_clk,       //     sll_hyperbus_controller_top_0_o_av_out_clk.clk
		input  wire        descriptor_memory_reset1_reset_bridge_in_reset_reset, // descriptor_memory_reset1_reset_bridge_in_reset.reset
		input  wire        msgdma_rx_reset_n_reset_bridge_in_reset_reset,        //        msgdma_rx_reset_n_reset_bridge_in_reset.reset
		input  wire [14:0] mm_bridge_0_m0_address,                               //                                 mm_bridge_0_m0.address
		output wire        mm_bridge_0_m0_waitrequest,                           //                                               .waitrequest
		input  wire [0:0]  mm_bridge_0_m0_burstcount,                            //                                               .burstcount
		input  wire [3:0]  mm_bridge_0_m0_byteenable,                            //                                               .byteenable
		input  wire        mm_bridge_0_m0_read,                                  //                                               .read
		output wire [31:0] mm_bridge_0_m0_readdata,                              //                                               .readdata
		output wire        mm_bridge_0_m0_readdatavalid,                         //                                               .readdatavalid
		input  wire        mm_bridge_0_m0_write,                                 //                                               .write
		input  wire [31:0] mm_bridge_0_m0_writedata,                             //                                               .writedata
		input  wire        mm_bridge_0_m0_debugaccess,                           //                                               .debugaccess
		input  wire [14:0] msgdma_rx_descriptor_read_master_address,             //               msgdma_rx_descriptor_read_master.address
		output wire        msgdma_rx_descriptor_read_master_waitrequest,         //                                               .waitrequest
		input  wire        msgdma_rx_descriptor_read_master_read,                //                                               .read
		output wire [31:0] msgdma_rx_descriptor_read_master_readdata,            //                                               .readdata
		output wire        msgdma_rx_descriptor_read_master_readdatavalid,       //                                               .readdatavalid
		input  wire [14:0] msgdma_rx_descriptor_write_master_address,            //              msgdma_rx_descriptor_write_master.address
		output wire        msgdma_rx_descriptor_write_master_waitrequest,        //                                               .waitrequest
		input  wire [3:0]  msgdma_rx_descriptor_write_master_byteenable,         //                                               .byteenable
		input  wire        msgdma_rx_descriptor_write_master_write,              //                                               .write
		input  wire [31:0] msgdma_rx_descriptor_write_master_writedata,          //                                               .writedata
		output wire [1:0]  msgdma_rx_descriptor_write_master_response,           //                                               .response
		output wire        msgdma_rx_descriptor_write_master_writeresponsevalid, //                                               .writeresponsevalid
		input  wire [14:0] msgdma_tx_descriptor_read_master_address,             //               msgdma_tx_descriptor_read_master.address
		output wire        msgdma_tx_descriptor_read_master_waitrequest,         //                                               .waitrequest
		input  wire        msgdma_tx_descriptor_read_master_read,                //                                               .read
		output wire [31:0] msgdma_tx_descriptor_read_master_readdata,            //                                               .readdata
		output wire        msgdma_tx_descriptor_read_master_readdatavalid,       //                                               .readdatavalid
		input  wire [14:0] msgdma_tx_descriptor_write_master_address,            //              msgdma_tx_descriptor_write_master.address
		output wire        msgdma_tx_descriptor_write_master_waitrequest,        //                                               .waitrequest
		input  wire [3:0]  msgdma_tx_descriptor_write_master_byteenable,         //                                               .byteenable
		input  wire        msgdma_tx_descriptor_write_master_write,              //                                               .write
		input  wire [31:0] msgdma_tx_descriptor_write_master_writedata,          //                                               .writedata
		output wire [1:0]  msgdma_tx_descriptor_write_master_response,           //                                               .response
		output wire        msgdma_tx_descriptor_write_master_writeresponsevalid, //                                               .writeresponsevalid
		output wire [10:0] descriptor_memory_s1_address,                         //                           descriptor_memory_s1.address
		output wire        descriptor_memory_s1_write,                           //                                               .write
		input  wire [31:0] descriptor_memory_s1_readdata,                        //                                               .readdata
		output wire [31:0] descriptor_memory_s1_writedata,                       //                                               .writedata
		output wire [3:0]  descriptor_memory_s1_byteenable,                      //                                               .byteenable
		output wire        descriptor_memory_s1_chipselect,                      //                                               .chipselect
		output wire        descriptor_memory_s1_clken,                           //                                               .clken
		output wire [7:0]  eth_tse_control_port_address,                         //                           eth_tse_control_port.address
		output wire        eth_tse_control_port_write,                           //                                               .write
		output wire        eth_tse_control_port_read,                            //                                               .read
		input  wire [31:0] eth_tse_control_port_readdata,                        //                                               .readdata
		output wire [31:0] eth_tse_control_port_writedata,                       //                                               .writedata
		input  wire        eth_tse_control_port_waitrequest,                     //                                               .waitrequest
		output wire [0:0]  jtag_uart_avalon_jtag_slave_address,                  //                    jtag_uart_avalon_jtag_slave.address
		output wire        jtag_uart_avalon_jtag_slave_write,                    //                                               .write
		output wire        jtag_uart_avalon_jtag_slave_read,                     //                                               .read
		input  wire [31:0] jtag_uart_avalon_jtag_slave_readdata,                 //                                               .readdata
		output wire [31:0] jtag_uart_avalon_jtag_slave_writedata,                //                                               .writedata
		input  wire        jtag_uart_avalon_jtag_slave_waitrequest,              //                                               .waitrequest
		output wire        jtag_uart_avalon_jtag_slave_chipselect,               //                                               .chipselect
		output wire [1:0]  led_pio_s1_address,                                   //                                     led_pio_s1.address
		output wire        led_pio_s1_write,                                     //                                               .write
		input  wire [31:0] led_pio_s1_readdata,                                  //                                               .readdata
		output wire [31:0] led_pio_s1_writedata,                                 //                                               .writedata
		output wire        led_pio_s1_chipselect,                                //                                               .chipselect
		output wire [2:0]  msgdma_rx_csr_address,                                //                                  msgdma_rx_csr.address
		output wire        msgdma_rx_csr_write,                                  //                                               .write
		output wire        msgdma_rx_csr_read,                                   //                                               .read
		input  wire [31:0] msgdma_rx_csr_readdata,                               //                                               .readdata
		output wire [31:0] msgdma_rx_csr_writedata,                              //                                               .writedata
		output wire [3:0]  msgdma_rx_csr_byteenable,                             //                                               .byteenable
		output wire [2:0]  msgdma_rx_prefetcher_csr_address,                     //                       msgdma_rx_prefetcher_csr.address
		output wire        msgdma_rx_prefetcher_csr_write,                       //                                               .write
		output wire        msgdma_rx_prefetcher_csr_read,                        //                                               .read
		input  wire [31:0] msgdma_rx_prefetcher_csr_readdata,                    //                                               .readdata
		output wire [31:0] msgdma_rx_prefetcher_csr_writedata,                   //                                               .writedata
		output wire [2:0]  msgdma_tx_csr_address,                                //                                  msgdma_tx_csr.address
		output wire        msgdma_tx_csr_write,                                  //                                               .write
		output wire        msgdma_tx_csr_read,                                   //                                               .read
		input  wire [31:0] msgdma_tx_csr_readdata,                               //                                               .readdata
		output wire [31:0] msgdma_tx_csr_writedata,                              //                                               .writedata
		output wire [3:0]  msgdma_tx_csr_byteenable,                             //                                               .byteenable
		output wire [2:0]  msgdma_tx_prefetcher_csr_address,                     //                       msgdma_tx_prefetcher_csr.address
		output wire        msgdma_tx_prefetcher_csr_write,                       //                                               .write
		output wire        msgdma_tx_prefetcher_csr_read,                        //                                               .read
		input  wire [31:0] msgdma_tx_prefetcher_csr_readdata,                    //                                               .readdata
		output wire [31:0] msgdma_tx_prefetcher_csr_writedata,                   //                                               .writedata
		output wire [2:0]  opencores_i2c_0_avalon_slave_0_address,               //                 opencores_i2c_0_avalon_slave_0.address
		output wire        opencores_i2c_0_avalon_slave_0_write,                 //                                               .write
		input  wire [7:0]  opencores_i2c_0_avalon_slave_0_readdata,              //                                               .readdata
		output wire [7:0]  opencores_i2c_0_avalon_slave_0_writedata,             //                                               .writedata
		input  wire        opencores_i2c_0_avalon_slave_0_waitrequest,           //                                               .waitrequest
		output wire        opencores_i2c_0_avalon_slave_0_chipselect,            //                                               .chipselect
		output wire [2:0]  sys_clk_timer_s1_address,                             //                               sys_clk_timer_s1.address
		output wire        sys_clk_timer_s1_write,                               //                                               .write
		input  wire [15:0] sys_clk_timer_s1_readdata,                            //                                               .readdata
		output wire [15:0] sys_clk_timer_s1_writedata,                           //                                               .writedata
		output wire        sys_clk_timer_s1_chipselect,                          //                                               .chipselect
		output wire [0:0]  sysid_control_slave_address,                          //                            sysid_control_slave.address
		input  wire [31:0] sysid_control_slave_readdata,                         //                                               .readdata
		output wire [1:0]  user_dipsw_s1_address,                                //                                  user_dipsw_s1.address
		input  wire [31:0] user_dipsw_s1_readdata,                               //                                               .readdata
		output wire [1:0]  user_pb_s1_address,                                   //                                     user_pb_s1.address
		input  wire [31:0] user_pb_s1_readdata,                                  //                                               .readdata
		output wire [2:0]  userhw_0_avalon_slave_0_address,                      //                        userhw_0_avalon_slave_0.address
		output wire        userhw_0_avalon_slave_0_write,                        //                                               .write
		output wire        userhw_0_avalon_slave_0_read,                         //                                               .read
		input  wire [31:0] userhw_0_avalon_slave_0_readdata,                     //                                               .readdata
		output wire [31:0] userhw_0_avalon_slave_0_writedata                     //                                               .writedata
	);

	wire         msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_waitrequest;         // msgdma_rx_descriptor_read_master_agent:av_waitrequest -> msgdma_rx_descriptor_read_master_translator:uav_waitrequest
	wire  [31:0] msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_readdata;            // msgdma_rx_descriptor_read_master_agent:av_readdata -> msgdma_rx_descriptor_read_master_translator:uav_readdata
	wire         msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_debugaccess;         // msgdma_rx_descriptor_read_master_translator:uav_debugaccess -> msgdma_rx_descriptor_read_master_agent:av_debugaccess
	wire  [14:0] msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_address;             // msgdma_rx_descriptor_read_master_translator:uav_address -> msgdma_rx_descriptor_read_master_agent:av_address
	wire         msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_read;                // msgdma_rx_descriptor_read_master_translator:uav_read -> msgdma_rx_descriptor_read_master_agent:av_read
	wire   [3:0] msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_byteenable;          // msgdma_rx_descriptor_read_master_translator:uav_byteenable -> msgdma_rx_descriptor_read_master_agent:av_byteenable
	wire         msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_readdatavalid;       // msgdma_rx_descriptor_read_master_agent:av_readdatavalid -> msgdma_rx_descriptor_read_master_translator:uav_readdatavalid
	wire         msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_lock;                // msgdma_rx_descriptor_read_master_translator:uav_lock -> msgdma_rx_descriptor_read_master_agent:av_lock
	wire         msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_write;               // msgdma_rx_descriptor_read_master_translator:uav_write -> msgdma_rx_descriptor_read_master_agent:av_write
	wire  [31:0] msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_writedata;           // msgdma_rx_descriptor_read_master_translator:uav_writedata -> msgdma_rx_descriptor_read_master_agent:av_writedata
	wire   [2:0] msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_burstcount;          // msgdma_rx_descriptor_read_master_translator:uav_burstcount -> msgdma_rx_descriptor_read_master_agent:av_burstcount
	wire         rsp_mux_src_valid;                                                                         // rsp_mux:src_valid -> msgdma_rx_descriptor_read_master_agent:rp_valid
	wire  [90:0] rsp_mux_src_data;                                                                          // rsp_mux:src_data -> msgdma_rx_descriptor_read_master_agent:rp_data
	wire         rsp_mux_src_ready;                                                                         // msgdma_rx_descriptor_read_master_agent:rp_ready -> rsp_mux:src_ready
	wire  [13:0] rsp_mux_src_channel;                                                                       // rsp_mux:src_channel -> msgdma_rx_descriptor_read_master_agent:rp_channel
	wire         rsp_mux_src_startofpacket;                                                                 // rsp_mux:src_startofpacket -> msgdma_rx_descriptor_read_master_agent:rp_startofpacket
	wire         rsp_mux_src_endofpacket;                                                                   // rsp_mux:src_endofpacket -> msgdma_rx_descriptor_read_master_agent:rp_endofpacket
	wire         msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_waitrequest;         // msgdma_tx_descriptor_read_master_agent:av_waitrequest -> msgdma_tx_descriptor_read_master_translator:uav_waitrequest
	wire  [31:0] msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_readdata;            // msgdma_tx_descriptor_read_master_agent:av_readdata -> msgdma_tx_descriptor_read_master_translator:uav_readdata
	wire         msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_debugaccess;         // msgdma_tx_descriptor_read_master_translator:uav_debugaccess -> msgdma_tx_descriptor_read_master_agent:av_debugaccess
	wire  [14:0] msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_address;             // msgdma_tx_descriptor_read_master_translator:uav_address -> msgdma_tx_descriptor_read_master_agent:av_address
	wire         msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_read;                // msgdma_tx_descriptor_read_master_translator:uav_read -> msgdma_tx_descriptor_read_master_agent:av_read
	wire   [3:0] msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_byteenable;          // msgdma_tx_descriptor_read_master_translator:uav_byteenable -> msgdma_tx_descriptor_read_master_agent:av_byteenable
	wire         msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_readdatavalid;       // msgdma_tx_descriptor_read_master_agent:av_readdatavalid -> msgdma_tx_descriptor_read_master_translator:uav_readdatavalid
	wire         msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_lock;                // msgdma_tx_descriptor_read_master_translator:uav_lock -> msgdma_tx_descriptor_read_master_agent:av_lock
	wire         msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_write;               // msgdma_tx_descriptor_read_master_translator:uav_write -> msgdma_tx_descriptor_read_master_agent:av_write
	wire  [31:0] msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_writedata;           // msgdma_tx_descriptor_read_master_translator:uav_writedata -> msgdma_tx_descriptor_read_master_agent:av_writedata
	wire   [2:0] msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_burstcount;          // msgdma_tx_descriptor_read_master_translator:uav_burstcount -> msgdma_tx_descriptor_read_master_agent:av_burstcount
	wire         rsp_mux_001_src_valid;                                                                     // rsp_mux_001:src_valid -> msgdma_tx_descriptor_read_master_agent:rp_valid
	wire  [90:0] rsp_mux_001_src_data;                                                                      // rsp_mux_001:src_data -> msgdma_tx_descriptor_read_master_agent:rp_data
	wire         rsp_mux_001_src_ready;                                                                     // msgdma_tx_descriptor_read_master_agent:rp_ready -> rsp_mux_001:src_ready
	wire  [13:0] rsp_mux_001_src_channel;                                                                   // rsp_mux_001:src_channel -> msgdma_tx_descriptor_read_master_agent:rp_channel
	wire         rsp_mux_001_src_startofpacket;                                                             // rsp_mux_001:src_startofpacket -> msgdma_tx_descriptor_read_master_agent:rp_startofpacket
	wire         rsp_mux_001_src_endofpacket;                                                               // rsp_mux_001:src_endofpacket -> msgdma_tx_descriptor_read_master_agent:rp_endofpacket
	wire         msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_debugaccess;        // msgdma_rx_descriptor_write_master_translator:uav_debugaccess -> msgdma_rx_descriptor_write_master_agent:av_debugaccess
	wire  [14:0] msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_address;            // msgdma_rx_descriptor_write_master_translator:uav_address -> msgdma_rx_descriptor_write_master_agent:av_address
	wire         msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_read;               // msgdma_rx_descriptor_write_master_translator:uav_read -> msgdma_rx_descriptor_write_master_agent:av_read
	wire   [3:0] msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_byteenable;         // msgdma_rx_descriptor_write_master_translator:uav_byteenable -> msgdma_rx_descriptor_write_master_agent:av_byteenable
	wire         msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_readdatavalid;      // msgdma_rx_descriptor_write_master_agent:av_readdatavalid -> msgdma_rx_descriptor_write_master_translator:uav_readdatavalid
	wire         msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_waitrequest;        // msgdma_rx_descriptor_write_master_agent:av_waitrequest -> msgdma_rx_descriptor_write_master_translator:uav_waitrequest
	wire  [31:0] msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_readdata;           // msgdma_rx_descriptor_write_master_agent:av_readdata -> msgdma_rx_descriptor_write_master_translator:uav_readdata
	wire   [1:0] msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_response;           // msgdma_rx_descriptor_write_master_agent:av_response -> msgdma_rx_descriptor_write_master_translator:uav_response
	wire         msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_lock;               // msgdma_rx_descriptor_write_master_translator:uav_lock -> msgdma_rx_descriptor_write_master_agent:av_lock
	wire         msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_write;              // msgdma_rx_descriptor_write_master_translator:uav_write -> msgdma_rx_descriptor_write_master_agent:av_write
	wire  [31:0] msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_writedata;          // msgdma_rx_descriptor_write_master_translator:uav_writedata -> msgdma_rx_descriptor_write_master_agent:av_writedata
	wire         msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_writeresponsevalid; // msgdma_rx_descriptor_write_master_agent:av_writeresponsevalid -> msgdma_rx_descriptor_write_master_translator:uav_writeresponsevalid
	wire   [2:0] msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_burstcount;         // msgdma_rx_descriptor_write_master_translator:uav_burstcount -> msgdma_rx_descriptor_write_master_agent:av_burstcount
	wire         rsp_mux_002_src_valid;                                                                     // rsp_mux_002:src_valid -> msgdma_rx_descriptor_write_master_agent:rp_valid
	wire  [90:0] rsp_mux_002_src_data;                                                                      // rsp_mux_002:src_data -> msgdma_rx_descriptor_write_master_agent:rp_data
	wire         rsp_mux_002_src_ready;                                                                     // msgdma_rx_descriptor_write_master_agent:rp_ready -> rsp_mux_002:src_ready
	wire  [13:0] rsp_mux_002_src_channel;                                                                   // rsp_mux_002:src_channel -> msgdma_rx_descriptor_write_master_agent:rp_channel
	wire         rsp_mux_002_src_startofpacket;                                                             // rsp_mux_002:src_startofpacket -> msgdma_rx_descriptor_write_master_agent:rp_startofpacket
	wire         rsp_mux_002_src_endofpacket;                                                               // rsp_mux_002:src_endofpacket -> msgdma_rx_descriptor_write_master_agent:rp_endofpacket
	wire         msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_debugaccess;        // msgdma_tx_descriptor_write_master_translator:uav_debugaccess -> msgdma_tx_descriptor_write_master_agent:av_debugaccess
	wire  [14:0] msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_address;            // msgdma_tx_descriptor_write_master_translator:uav_address -> msgdma_tx_descriptor_write_master_agent:av_address
	wire         msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_read;               // msgdma_tx_descriptor_write_master_translator:uav_read -> msgdma_tx_descriptor_write_master_agent:av_read
	wire   [3:0] msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_byteenable;         // msgdma_tx_descriptor_write_master_translator:uav_byteenable -> msgdma_tx_descriptor_write_master_agent:av_byteenable
	wire         msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_readdatavalid;      // msgdma_tx_descriptor_write_master_agent:av_readdatavalid -> msgdma_tx_descriptor_write_master_translator:uav_readdatavalid
	wire         msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_waitrequest;        // msgdma_tx_descriptor_write_master_agent:av_waitrequest -> msgdma_tx_descriptor_write_master_translator:uav_waitrequest
	wire  [31:0] msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_readdata;           // msgdma_tx_descriptor_write_master_agent:av_readdata -> msgdma_tx_descriptor_write_master_translator:uav_readdata
	wire   [1:0] msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_response;           // msgdma_tx_descriptor_write_master_agent:av_response -> msgdma_tx_descriptor_write_master_translator:uav_response
	wire         msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_lock;               // msgdma_tx_descriptor_write_master_translator:uav_lock -> msgdma_tx_descriptor_write_master_agent:av_lock
	wire         msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_write;              // msgdma_tx_descriptor_write_master_translator:uav_write -> msgdma_tx_descriptor_write_master_agent:av_write
	wire  [31:0] msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_writedata;          // msgdma_tx_descriptor_write_master_translator:uav_writedata -> msgdma_tx_descriptor_write_master_agent:av_writedata
	wire         msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_writeresponsevalid; // msgdma_tx_descriptor_write_master_agent:av_writeresponsevalid -> msgdma_tx_descriptor_write_master_translator:uav_writeresponsevalid
	wire   [2:0] msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_burstcount;         // msgdma_tx_descriptor_write_master_translator:uav_burstcount -> msgdma_tx_descriptor_write_master_agent:av_burstcount
	wire         rsp_mux_003_src_valid;                                                                     // rsp_mux_003:src_valid -> msgdma_tx_descriptor_write_master_agent:rp_valid
	wire  [90:0] rsp_mux_003_src_data;                                                                      // rsp_mux_003:src_data -> msgdma_tx_descriptor_write_master_agent:rp_data
	wire         rsp_mux_003_src_ready;                                                                     // msgdma_tx_descriptor_write_master_agent:rp_ready -> rsp_mux_003:src_ready
	wire  [13:0] rsp_mux_003_src_channel;                                                                   // rsp_mux_003:src_channel -> msgdma_tx_descriptor_write_master_agent:rp_channel
	wire         rsp_mux_003_src_startofpacket;                                                             // rsp_mux_003:src_startofpacket -> msgdma_tx_descriptor_write_master_agent:rp_startofpacket
	wire         rsp_mux_003_src_endofpacket;                                                               // rsp_mux_003:src_endofpacket -> msgdma_tx_descriptor_write_master_agent:rp_endofpacket
	wire         mm_bridge_0_m0_translator_avalon_universal_master_0_waitrequest;                           // mm_bridge_0_m0_agent:av_waitrequest -> mm_bridge_0_m0_translator:uav_waitrequest
	wire  [31:0] mm_bridge_0_m0_translator_avalon_universal_master_0_readdata;                              // mm_bridge_0_m0_agent:av_readdata -> mm_bridge_0_m0_translator:uav_readdata
	wire         mm_bridge_0_m0_translator_avalon_universal_master_0_debugaccess;                           // mm_bridge_0_m0_translator:uav_debugaccess -> mm_bridge_0_m0_agent:av_debugaccess
	wire  [14:0] mm_bridge_0_m0_translator_avalon_universal_master_0_address;                               // mm_bridge_0_m0_translator:uav_address -> mm_bridge_0_m0_agent:av_address
	wire         mm_bridge_0_m0_translator_avalon_universal_master_0_read;                                  // mm_bridge_0_m0_translator:uav_read -> mm_bridge_0_m0_agent:av_read
	wire   [3:0] mm_bridge_0_m0_translator_avalon_universal_master_0_byteenable;                            // mm_bridge_0_m0_translator:uav_byteenable -> mm_bridge_0_m0_agent:av_byteenable
	wire         mm_bridge_0_m0_translator_avalon_universal_master_0_readdatavalid;                         // mm_bridge_0_m0_agent:av_readdatavalid -> mm_bridge_0_m0_translator:uav_readdatavalid
	wire         mm_bridge_0_m0_translator_avalon_universal_master_0_lock;                                  // mm_bridge_0_m0_translator:uav_lock -> mm_bridge_0_m0_agent:av_lock
	wire         mm_bridge_0_m0_translator_avalon_universal_master_0_write;                                 // mm_bridge_0_m0_translator:uav_write -> mm_bridge_0_m0_agent:av_write
	wire  [31:0] mm_bridge_0_m0_translator_avalon_universal_master_0_writedata;                             // mm_bridge_0_m0_translator:uav_writedata -> mm_bridge_0_m0_agent:av_writedata
	wire   [2:0] mm_bridge_0_m0_translator_avalon_universal_master_0_burstcount;                            // mm_bridge_0_m0_translator:uav_burstcount -> mm_bridge_0_m0_agent:av_burstcount
	wire  [31:0] descriptor_memory_s1_agent_m0_readdata;                                                    // descriptor_memory_s1_translator:uav_readdata -> descriptor_memory_s1_agent:m0_readdata
	wire         descriptor_memory_s1_agent_m0_waitrequest;                                                 // descriptor_memory_s1_translator:uav_waitrequest -> descriptor_memory_s1_agent:m0_waitrequest
	wire         descriptor_memory_s1_agent_m0_debugaccess;                                                 // descriptor_memory_s1_agent:m0_debugaccess -> descriptor_memory_s1_translator:uav_debugaccess
	wire  [14:0] descriptor_memory_s1_agent_m0_address;                                                     // descriptor_memory_s1_agent:m0_address -> descriptor_memory_s1_translator:uav_address
	wire   [3:0] descriptor_memory_s1_agent_m0_byteenable;                                                  // descriptor_memory_s1_agent:m0_byteenable -> descriptor_memory_s1_translator:uav_byteenable
	wire         descriptor_memory_s1_agent_m0_read;                                                        // descriptor_memory_s1_agent:m0_read -> descriptor_memory_s1_translator:uav_read
	wire         descriptor_memory_s1_agent_m0_readdatavalid;                                               // descriptor_memory_s1_translator:uav_readdatavalid -> descriptor_memory_s1_agent:m0_readdatavalid
	wire         descriptor_memory_s1_agent_m0_lock;                                                        // descriptor_memory_s1_agent:m0_lock -> descriptor_memory_s1_translator:uav_lock
	wire  [31:0] descriptor_memory_s1_agent_m0_writedata;                                                   // descriptor_memory_s1_agent:m0_writedata -> descriptor_memory_s1_translator:uav_writedata
	wire         descriptor_memory_s1_agent_m0_write;                                                       // descriptor_memory_s1_agent:m0_write -> descriptor_memory_s1_translator:uav_write
	wire   [2:0] descriptor_memory_s1_agent_m0_burstcount;                                                  // descriptor_memory_s1_agent:m0_burstcount -> descriptor_memory_s1_translator:uav_burstcount
	wire         descriptor_memory_s1_agent_rf_source_valid;                                                // descriptor_memory_s1_agent:rf_source_valid -> descriptor_memory_s1_agent_rsp_fifo:in_valid
	wire  [91:0] descriptor_memory_s1_agent_rf_source_data;                                                 // descriptor_memory_s1_agent:rf_source_data -> descriptor_memory_s1_agent_rsp_fifo:in_data
	wire         descriptor_memory_s1_agent_rf_source_ready;                                                // descriptor_memory_s1_agent_rsp_fifo:in_ready -> descriptor_memory_s1_agent:rf_source_ready
	wire         descriptor_memory_s1_agent_rf_source_startofpacket;                                        // descriptor_memory_s1_agent:rf_source_startofpacket -> descriptor_memory_s1_agent_rsp_fifo:in_startofpacket
	wire         descriptor_memory_s1_agent_rf_source_endofpacket;                                          // descriptor_memory_s1_agent:rf_source_endofpacket -> descriptor_memory_s1_agent_rsp_fifo:in_endofpacket
	wire         descriptor_memory_s1_agent_rsp_fifo_out_valid;                                             // descriptor_memory_s1_agent_rsp_fifo:out_valid -> descriptor_memory_s1_agent:rf_sink_valid
	wire  [91:0] descriptor_memory_s1_agent_rsp_fifo_out_data;                                              // descriptor_memory_s1_agent_rsp_fifo:out_data -> descriptor_memory_s1_agent:rf_sink_data
	wire         descriptor_memory_s1_agent_rsp_fifo_out_ready;                                             // descriptor_memory_s1_agent:rf_sink_ready -> descriptor_memory_s1_agent_rsp_fifo:out_ready
	wire         descriptor_memory_s1_agent_rsp_fifo_out_startofpacket;                                     // descriptor_memory_s1_agent_rsp_fifo:out_startofpacket -> descriptor_memory_s1_agent:rf_sink_startofpacket
	wire         descriptor_memory_s1_agent_rsp_fifo_out_endofpacket;                                       // descriptor_memory_s1_agent_rsp_fifo:out_endofpacket -> descriptor_memory_s1_agent:rf_sink_endofpacket
	wire         cmd_mux_src_valid;                                                                         // cmd_mux:src_valid -> descriptor_memory_s1_agent:cp_valid
	wire  [90:0] cmd_mux_src_data;                                                                          // cmd_mux:src_data -> descriptor_memory_s1_agent:cp_data
	wire         cmd_mux_src_ready;                                                                         // descriptor_memory_s1_agent:cp_ready -> cmd_mux:src_ready
	wire  [13:0] cmd_mux_src_channel;                                                                       // cmd_mux:src_channel -> descriptor_memory_s1_agent:cp_channel
	wire         cmd_mux_src_startofpacket;                                                                 // cmd_mux:src_startofpacket -> descriptor_memory_s1_agent:cp_startofpacket
	wire         cmd_mux_src_endofpacket;                                                                   // cmd_mux:src_endofpacket -> descriptor_memory_s1_agent:cp_endofpacket
	wire  [31:0] jtag_uart_avalon_jtag_slave_agent_m0_readdata;                                             // jtag_uart_avalon_jtag_slave_translator:uav_readdata -> jtag_uart_avalon_jtag_slave_agent:m0_readdata
	wire         jtag_uart_avalon_jtag_slave_agent_m0_waitrequest;                                          // jtag_uart_avalon_jtag_slave_translator:uav_waitrequest -> jtag_uart_avalon_jtag_slave_agent:m0_waitrequest
	wire         jtag_uart_avalon_jtag_slave_agent_m0_debugaccess;                                          // jtag_uart_avalon_jtag_slave_agent:m0_debugaccess -> jtag_uart_avalon_jtag_slave_translator:uav_debugaccess
	wire  [14:0] jtag_uart_avalon_jtag_slave_agent_m0_address;                                              // jtag_uart_avalon_jtag_slave_agent:m0_address -> jtag_uart_avalon_jtag_slave_translator:uav_address
	wire   [3:0] jtag_uart_avalon_jtag_slave_agent_m0_byteenable;                                           // jtag_uart_avalon_jtag_slave_agent:m0_byteenable -> jtag_uart_avalon_jtag_slave_translator:uav_byteenable
	wire         jtag_uart_avalon_jtag_slave_agent_m0_read;                                                 // jtag_uart_avalon_jtag_slave_agent:m0_read -> jtag_uart_avalon_jtag_slave_translator:uav_read
	wire         jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid;                                        // jtag_uart_avalon_jtag_slave_translator:uav_readdatavalid -> jtag_uart_avalon_jtag_slave_agent:m0_readdatavalid
	wire         jtag_uart_avalon_jtag_slave_agent_m0_lock;                                                 // jtag_uart_avalon_jtag_slave_agent:m0_lock -> jtag_uart_avalon_jtag_slave_translator:uav_lock
	wire  [31:0] jtag_uart_avalon_jtag_slave_agent_m0_writedata;                                            // jtag_uart_avalon_jtag_slave_agent:m0_writedata -> jtag_uart_avalon_jtag_slave_translator:uav_writedata
	wire         jtag_uart_avalon_jtag_slave_agent_m0_write;                                                // jtag_uart_avalon_jtag_slave_agent:m0_write -> jtag_uart_avalon_jtag_slave_translator:uav_write
	wire   [2:0] jtag_uart_avalon_jtag_slave_agent_m0_burstcount;                                           // jtag_uart_avalon_jtag_slave_agent:m0_burstcount -> jtag_uart_avalon_jtag_slave_translator:uav_burstcount
	wire         jtag_uart_avalon_jtag_slave_agent_rf_source_valid;                                         // jtag_uart_avalon_jtag_slave_agent:rf_source_valid -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_valid
	wire  [91:0] jtag_uart_avalon_jtag_slave_agent_rf_source_data;                                          // jtag_uart_avalon_jtag_slave_agent:rf_source_data -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_data
	wire         jtag_uart_avalon_jtag_slave_agent_rf_source_ready;                                         // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_ready -> jtag_uart_avalon_jtag_slave_agent:rf_source_ready
	wire         jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket;                                 // jtag_uart_avalon_jtag_slave_agent:rf_source_startofpacket -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_startofpacket
	wire         jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket;                                   // jtag_uart_avalon_jtag_slave_agent:rf_source_endofpacket -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_endofpacket
	wire         jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid;                                      // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_valid -> jtag_uart_avalon_jtag_slave_agent:rf_sink_valid
	wire  [91:0] jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data;                                       // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_data -> jtag_uart_avalon_jtag_slave_agent:rf_sink_data
	wire         jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready;                                      // jtag_uart_avalon_jtag_slave_agent:rf_sink_ready -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_ready
	wire         jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket;                              // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_startofpacket -> jtag_uart_avalon_jtag_slave_agent:rf_sink_startofpacket
	wire         jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket;                                // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_endofpacket -> jtag_uart_avalon_jtag_slave_agent:rf_sink_endofpacket
	wire         cmd_mux_001_src_valid;                                                                     // cmd_mux_001:src_valid -> jtag_uart_avalon_jtag_slave_agent:cp_valid
	wire  [90:0] cmd_mux_001_src_data;                                                                      // cmd_mux_001:src_data -> jtag_uart_avalon_jtag_slave_agent:cp_data
	wire         cmd_mux_001_src_ready;                                                                     // jtag_uart_avalon_jtag_slave_agent:cp_ready -> cmd_mux_001:src_ready
	wire  [13:0] cmd_mux_001_src_channel;                                                                   // cmd_mux_001:src_channel -> jtag_uart_avalon_jtag_slave_agent:cp_channel
	wire         cmd_mux_001_src_startofpacket;                                                             // cmd_mux_001:src_startofpacket -> jtag_uart_avalon_jtag_slave_agent:cp_startofpacket
	wire         cmd_mux_001_src_endofpacket;                                                               // cmd_mux_001:src_endofpacket -> jtag_uart_avalon_jtag_slave_agent:cp_endofpacket
	wire  [31:0] opencores_i2c_0_avalon_slave_0_agent_m0_readdata;                                          // opencores_i2c_0_avalon_slave_0_translator:uav_readdata -> opencores_i2c_0_avalon_slave_0_agent:m0_readdata
	wire         opencores_i2c_0_avalon_slave_0_agent_m0_waitrequest;                                       // opencores_i2c_0_avalon_slave_0_translator:uav_waitrequest -> opencores_i2c_0_avalon_slave_0_agent:m0_waitrequest
	wire         opencores_i2c_0_avalon_slave_0_agent_m0_debugaccess;                                       // opencores_i2c_0_avalon_slave_0_agent:m0_debugaccess -> opencores_i2c_0_avalon_slave_0_translator:uav_debugaccess
	wire  [14:0] opencores_i2c_0_avalon_slave_0_agent_m0_address;                                           // opencores_i2c_0_avalon_slave_0_agent:m0_address -> opencores_i2c_0_avalon_slave_0_translator:uav_address
	wire   [3:0] opencores_i2c_0_avalon_slave_0_agent_m0_byteenable;                                        // opencores_i2c_0_avalon_slave_0_agent:m0_byteenable -> opencores_i2c_0_avalon_slave_0_translator:uav_byteenable
	wire         opencores_i2c_0_avalon_slave_0_agent_m0_read;                                              // opencores_i2c_0_avalon_slave_0_agent:m0_read -> opencores_i2c_0_avalon_slave_0_translator:uav_read
	wire         opencores_i2c_0_avalon_slave_0_agent_m0_readdatavalid;                                     // opencores_i2c_0_avalon_slave_0_translator:uav_readdatavalid -> opencores_i2c_0_avalon_slave_0_agent:m0_readdatavalid
	wire         opencores_i2c_0_avalon_slave_0_agent_m0_lock;                                              // opencores_i2c_0_avalon_slave_0_agent:m0_lock -> opencores_i2c_0_avalon_slave_0_translator:uav_lock
	wire  [31:0] opencores_i2c_0_avalon_slave_0_agent_m0_writedata;                                         // opencores_i2c_0_avalon_slave_0_agent:m0_writedata -> opencores_i2c_0_avalon_slave_0_translator:uav_writedata
	wire         opencores_i2c_0_avalon_slave_0_agent_m0_write;                                             // opencores_i2c_0_avalon_slave_0_agent:m0_write -> opencores_i2c_0_avalon_slave_0_translator:uav_write
	wire   [2:0] opencores_i2c_0_avalon_slave_0_agent_m0_burstcount;                                        // opencores_i2c_0_avalon_slave_0_agent:m0_burstcount -> opencores_i2c_0_avalon_slave_0_translator:uav_burstcount
	wire         opencores_i2c_0_avalon_slave_0_agent_rf_source_valid;                                      // opencores_i2c_0_avalon_slave_0_agent:rf_source_valid -> opencores_i2c_0_avalon_slave_0_agent_rsp_fifo:in_valid
	wire  [91:0] opencores_i2c_0_avalon_slave_0_agent_rf_source_data;                                       // opencores_i2c_0_avalon_slave_0_agent:rf_source_data -> opencores_i2c_0_avalon_slave_0_agent_rsp_fifo:in_data
	wire         opencores_i2c_0_avalon_slave_0_agent_rf_source_ready;                                      // opencores_i2c_0_avalon_slave_0_agent_rsp_fifo:in_ready -> opencores_i2c_0_avalon_slave_0_agent:rf_source_ready
	wire         opencores_i2c_0_avalon_slave_0_agent_rf_source_startofpacket;                              // opencores_i2c_0_avalon_slave_0_agent:rf_source_startofpacket -> opencores_i2c_0_avalon_slave_0_agent_rsp_fifo:in_startofpacket
	wire         opencores_i2c_0_avalon_slave_0_agent_rf_source_endofpacket;                                // opencores_i2c_0_avalon_slave_0_agent:rf_source_endofpacket -> opencores_i2c_0_avalon_slave_0_agent_rsp_fifo:in_endofpacket
	wire         opencores_i2c_0_avalon_slave_0_agent_rsp_fifo_out_valid;                                   // opencores_i2c_0_avalon_slave_0_agent_rsp_fifo:out_valid -> opencores_i2c_0_avalon_slave_0_agent:rf_sink_valid
	wire  [91:0] opencores_i2c_0_avalon_slave_0_agent_rsp_fifo_out_data;                                    // opencores_i2c_0_avalon_slave_0_agent_rsp_fifo:out_data -> opencores_i2c_0_avalon_slave_0_agent:rf_sink_data
	wire         opencores_i2c_0_avalon_slave_0_agent_rsp_fifo_out_ready;                                   // opencores_i2c_0_avalon_slave_0_agent:rf_sink_ready -> opencores_i2c_0_avalon_slave_0_agent_rsp_fifo:out_ready
	wire         opencores_i2c_0_avalon_slave_0_agent_rsp_fifo_out_startofpacket;                           // opencores_i2c_0_avalon_slave_0_agent_rsp_fifo:out_startofpacket -> opencores_i2c_0_avalon_slave_0_agent:rf_sink_startofpacket
	wire         opencores_i2c_0_avalon_slave_0_agent_rsp_fifo_out_endofpacket;                             // opencores_i2c_0_avalon_slave_0_agent_rsp_fifo:out_endofpacket -> opencores_i2c_0_avalon_slave_0_agent:rf_sink_endofpacket
	wire         cmd_mux_002_src_valid;                                                                     // cmd_mux_002:src_valid -> opencores_i2c_0_avalon_slave_0_agent:cp_valid
	wire  [90:0] cmd_mux_002_src_data;                                                                      // cmd_mux_002:src_data -> opencores_i2c_0_avalon_slave_0_agent:cp_data
	wire         cmd_mux_002_src_ready;                                                                     // opencores_i2c_0_avalon_slave_0_agent:cp_ready -> cmd_mux_002:src_ready
	wire  [13:0] cmd_mux_002_src_channel;                                                                   // cmd_mux_002:src_channel -> opencores_i2c_0_avalon_slave_0_agent:cp_channel
	wire         cmd_mux_002_src_startofpacket;                                                             // cmd_mux_002:src_startofpacket -> opencores_i2c_0_avalon_slave_0_agent:cp_startofpacket
	wire         cmd_mux_002_src_endofpacket;                                                               // cmd_mux_002:src_endofpacket -> opencores_i2c_0_avalon_slave_0_agent:cp_endofpacket
	wire  [31:0] userhw_0_avalon_slave_0_agent_m0_readdata;                                                 // userhw_0_avalon_slave_0_translator:uav_readdata -> userhw_0_avalon_slave_0_agent:m0_readdata
	wire         userhw_0_avalon_slave_0_agent_m0_waitrequest;                                              // userhw_0_avalon_slave_0_translator:uav_waitrequest -> userhw_0_avalon_slave_0_agent:m0_waitrequest
	wire         userhw_0_avalon_slave_0_agent_m0_debugaccess;                                              // userhw_0_avalon_slave_0_agent:m0_debugaccess -> userhw_0_avalon_slave_0_translator:uav_debugaccess
	wire  [14:0] userhw_0_avalon_slave_0_agent_m0_address;                                                  // userhw_0_avalon_slave_0_agent:m0_address -> userhw_0_avalon_slave_0_translator:uav_address
	wire   [3:0] userhw_0_avalon_slave_0_agent_m0_byteenable;                                               // userhw_0_avalon_slave_0_agent:m0_byteenable -> userhw_0_avalon_slave_0_translator:uav_byteenable
	wire         userhw_0_avalon_slave_0_agent_m0_read;                                                     // userhw_0_avalon_slave_0_agent:m0_read -> userhw_0_avalon_slave_0_translator:uav_read
	wire         userhw_0_avalon_slave_0_agent_m0_readdatavalid;                                            // userhw_0_avalon_slave_0_translator:uav_readdatavalid -> userhw_0_avalon_slave_0_agent:m0_readdatavalid
	wire         userhw_0_avalon_slave_0_agent_m0_lock;                                                     // userhw_0_avalon_slave_0_agent:m0_lock -> userhw_0_avalon_slave_0_translator:uav_lock
	wire  [31:0] userhw_0_avalon_slave_0_agent_m0_writedata;                                                // userhw_0_avalon_slave_0_agent:m0_writedata -> userhw_0_avalon_slave_0_translator:uav_writedata
	wire         userhw_0_avalon_slave_0_agent_m0_write;                                                    // userhw_0_avalon_slave_0_agent:m0_write -> userhw_0_avalon_slave_0_translator:uav_write
	wire   [2:0] userhw_0_avalon_slave_0_agent_m0_burstcount;                                               // userhw_0_avalon_slave_0_agent:m0_burstcount -> userhw_0_avalon_slave_0_translator:uav_burstcount
	wire         userhw_0_avalon_slave_0_agent_rf_source_valid;                                             // userhw_0_avalon_slave_0_agent:rf_source_valid -> userhw_0_avalon_slave_0_agent_rsp_fifo:in_valid
	wire  [91:0] userhw_0_avalon_slave_0_agent_rf_source_data;                                              // userhw_0_avalon_slave_0_agent:rf_source_data -> userhw_0_avalon_slave_0_agent_rsp_fifo:in_data
	wire         userhw_0_avalon_slave_0_agent_rf_source_ready;                                             // userhw_0_avalon_slave_0_agent_rsp_fifo:in_ready -> userhw_0_avalon_slave_0_agent:rf_source_ready
	wire         userhw_0_avalon_slave_0_agent_rf_source_startofpacket;                                     // userhw_0_avalon_slave_0_agent:rf_source_startofpacket -> userhw_0_avalon_slave_0_agent_rsp_fifo:in_startofpacket
	wire         userhw_0_avalon_slave_0_agent_rf_source_endofpacket;                                       // userhw_0_avalon_slave_0_agent:rf_source_endofpacket -> userhw_0_avalon_slave_0_agent_rsp_fifo:in_endofpacket
	wire         userhw_0_avalon_slave_0_agent_rsp_fifo_out_valid;                                          // userhw_0_avalon_slave_0_agent_rsp_fifo:out_valid -> userhw_0_avalon_slave_0_agent:rf_sink_valid
	wire  [91:0] userhw_0_avalon_slave_0_agent_rsp_fifo_out_data;                                           // userhw_0_avalon_slave_0_agent_rsp_fifo:out_data -> userhw_0_avalon_slave_0_agent:rf_sink_data
	wire         userhw_0_avalon_slave_0_agent_rsp_fifo_out_ready;                                          // userhw_0_avalon_slave_0_agent:rf_sink_ready -> userhw_0_avalon_slave_0_agent_rsp_fifo:out_ready
	wire         userhw_0_avalon_slave_0_agent_rsp_fifo_out_startofpacket;                                  // userhw_0_avalon_slave_0_agent_rsp_fifo:out_startofpacket -> userhw_0_avalon_slave_0_agent:rf_sink_startofpacket
	wire         userhw_0_avalon_slave_0_agent_rsp_fifo_out_endofpacket;                                    // userhw_0_avalon_slave_0_agent_rsp_fifo:out_endofpacket -> userhw_0_avalon_slave_0_agent:rf_sink_endofpacket
	wire         cmd_mux_003_src_valid;                                                                     // cmd_mux_003:src_valid -> userhw_0_avalon_slave_0_agent:cp_valid
	wire  [90:0] cmd_mux_003_src_data;                                                                      // cmd_mux_003:src_data -> userhw_0_avalon_slave_0_agent:cp_data
	wire         cmd_mux_003_src_ready;                                                                     // userhw_0_avalon_slave_0_agent:cp_ready -> cmd_mux_003:src_ready
	wire  [13:0] cmd_mux_003_src_channel;                                                                   // cmd_mux_003:src_channel -> userhw_0_avalon_slave_0_agent:cp_channel
	wire         cmd_mux_003_src_startofpacket;                                                             // cmd_mux_003:src_startofpacket -> userhw_0_avalon_slave_0_agent:cp_startofpacket
	wire         cmd_mux_003_src_endofpacket;                                                               // cmd_mux_003:src_endofpacket -> userhw_0_avalon_slave_0_agent:cp_endofpacket
	wire  [31:0] eth_tse_control_port_agent_m0_readdata;                                                    // eth_tse_control_port_translator:uav_readdata -> eth_tse_control_port_agent:m0_readdata
	wire         eth_tse_control_port_agent_m0_waitrequest;                                                 // eth_tse_control_port_translator:uav_waitrequest -> eth_tse_control_port_agent:m0_waitrequest
	wire         eth_tse_control_port_agent_m0_debugaccess;                                                 // eth_tse_control_port_agent:m0_debugaccess -> eth_tse_control_port_translator:uav_debugaccess
	wire  [14:0] eth_tse_control_port_agent_m0_address;                                                     // eth_tse_control_port_agent:m0_address -> eth_tse_control_port_translator:uav_address
	wire   [3:0] eth_tse_control_port_agent_m0_byteenable;                                                  // eth_tse_control_port_agent:m0_byteenable -> eth_tse_control_port_translator:uav_byteenable
	wire         eth_tse_control_port_agent_m0_read;                                                        // eth_tse_control_port_agent:m0_read -> eth_tse_control_port_translator:uav_read
	wire         eth_tse_control_port_agent_m0_readdatavalid;                                               // eth_tse_control_port_translator:uav_readdatavalid -> eth_tse_control_port_agent:m0_readdatavalid
	wire         eth_tse_control_port_agent_m0_lock;                                                        // eth_tse_control_port_agent:m0_lock -> eth_tse_control_port_translator:uav_lock
	wire  [31:0] eth_tse_control_port_agent_m0_writedata;                                                   // eth_tse_control_port_agent:m0_writedata -> eth_tse_control_port_translator:uav_writedata
	wire         eth_tse_control_port_agent_m0_write;                                                       // eth_tse_control_port_agent:m0_write -> eth_tse_control_port_translator:uav_write
	wire   [2:0] eth_tse_control_port_agent_m0_burstcount;                                                  // eth_tse_control_port_agent:m0_burstcount -> eth_tse_control_port_translator:uav_burstcount
	wire         eth_tse_control_port_agent_rf_source_valid;                                                // eth_tse_control_port_agent:rf_source_valid -> eth_tse_control_port_agent_rsp_fifo:in_valid
	wire  [91:0] eth_tse_control_port_agent_rf_source_data;                                                 // eth_tse_control_port_agent:rf_source_data -> eth_tse_control_port_agent_rsp_fifo:in_data
	wire         eth_tse_control_port_agent_rf_source_ready;                                                // eth_tse_control_port_agent_rsp_fifo:in_ready -> eth_tse_control_port_agent:rf_source_ready
	wire         eth_tse_control_port_agent_rf_source_startofpacket;                                        // eth_tse_control_port_agent:rf_source_startofpacket -> eth_tse_control_port_agent_rsp_fifo:in_startofpacket
	wire         eth_tse_control_port_agent_rf_source_endofpacket;                                          // eth_tse_control_port_agent:rf_source_endofpacket -> eth_tse_control_port_agent_rsp_fifo:in_endofpacket
	wire         eth_tse_control_port_agent_rsp_fifo_out_valid;                                             // eth_tse_control_port_agent_rsp_fifo:out_valid -> eth_tse_control_port_agent:rf_sink_valid
	wire  [91:0] eth_tse_control_port_agent_rsp_fifo_out_data;                                              // eth_tse_control_port_agent_rsp_fifo:out_data -> eth_tse_control_port_agent:rf_sink_data
	wire         eth_tse_control_port_agent_rsp_fifo_out_ready;                                             // eth_tse_control_port_agent:rf_sink_ready -> eth_tse_control_port_agent_rsp_fifo:out_ready
	wire         eth_tse_control_port_agent_rsp_fifo_out_startofpacket;                                     // eth_tse_control_port_agent_rsp_fifo:out_startofpacket -> eth_tse_control_port_agent:rf_sink_startofpacket
	wire         eth_tse_control_port_agent_rsp_fifo_out_endofpacket;                                       // eth_tse_control_port_agent_rsp_fifo:out_endofpacket -> eth_tse_control_port_agent:rf_sink_endofpacket
	wire         cmd_mux_004_src_valid;                                                                     // cmd_mux_004:src_valid -> eth_tse_control_port_agent:cp_valid
	wire  [90:0] cmd_mux_004_src_data;                                                                      // cmd_mux_004:src_data -> eth_tse_control_port_agent:cp_data
	wire         cmd_mux_004_src_ready;                                                                     // eth_tse_control_port_agent:cp_ready -> cmd_mux_004:src_ready
	wire  [13:0] cmd_mux_004_src_channel;                                                                   // cmd_mux_004:src_channel -> eth_tse_control_port_agent:cp_channel
	wire         cmd_mux_004_src_startofpacket;                                                             // cmd_mux_004:src_startofpacket -> eth_tse_control_port_agent:cp_startofpacket
	wire         cmd_mux_004_src_endofpacket;                                                               // cmd_mux_004:src_endofpacket -> eth_tse_control_port_agent:cp_endofpacket
	wire  [31:0] sysid_control_slave_agent_m0_readdata;                                                     // sysid_control_slave_translator:uav_readdata -> sysid_control_slave_agent:m0_readdata
	wire         sysid_control_slave_agent_m0_waitrequest;                                                  // sysid_control_slave_translator:uav_waitrequest -> sysid_control_slave_agent:m0_waitrequest
	wire         sysid_control_slave_agent_m0_debugaccess;                                                  // sysid_control_slave_agent:m0_debugaccess -> sysid_control_slave_translator:uav_debugaccess
	wire  [14:0] sysid_control_slave_agent_m0_address;                                                      // sysid_control_slave_agent:m0_address -> sysid_control_slave_translator:uav_address
	wire   [3:0] sysid_control_slave_agent_m0_byteenable;                                                   // sysid_control_slave_agent:m0_byteenable -> sysid_control_slave_translator:uav_byteenable
	wire         sysid_control_slave_agent_m0_read;                                                         // sysid_control_slave_agent:m0_read -> sysid_control_slave_translator:uav_read
	wire         sysid_control_slave_agent_m0_readdatavalid;                                                // sysid_control_slave_translator:uav_readdatavalid -> sysid_control_slave_agent:m0_readdatavalid
	wire         sysid_control_slave_agent_m0_lock;                                                         // sysid_control_slave_agent:m0_lock -> sysid_control_slave_translator:uav_lock
	wire  [31:0] sysid_control_slave_agent_m0_writedata;                                                    // sysid_control_slave_agent:m0_writedata -> sysid_control_slave_translator:uav_writedata
	wire         sysid_control_slave_agent_m0_write;                                                        // sysid_control_slave_agent:m0_write -> sysid_control_slave_translator:uav_write
	wire   [2:0] sysid_control_slave_agent_m0_burstcount;                                                   // sysid_control_slave_agent:m0_burstcount -> sysid_control_slave_translator:uav_burstcount
	wire         sysid_control_slave_agent_rf_source_valid;                                                 // sysid_control_slave_agent:rf_source_valid -> sysid_control_slave_agent_rsp_fifo:in_valid
	wire  [91:0] sysid_control_slave_agent_rf_source_data;                                                  // sysid_control_slave_agent:rf_source_data -> sysid_control_slave_agent_rsp_fifo:in_data
	wire         sysid_control_slave_agent_rf_source_ready;                                                 // sysid_control_slave_agent_rsp_fifo:in_ready -> sysid_control_slave_agent:rf_source_ready
	wire         sysid_control_slave_agent_rf_source_startofpacket;                                         // sysid_control_slave_agent:rf_source_startofpacket -> sysid_control_slave_agent_rsp_fifo:in_startofpacket
	wire         sysid_control_slave_agent_rf_source_endofpacket;                                           // sysid_control_slave_agent:rf_source_endofpacket -> sysid_control_slave_agent_rsp_fifo:in_endofpacket
	wire         sysid_control_slave_agent_rsp_fifo_out_valid;                                              // sysid_control_slave_agent_rsp_fifo:out_valid -> sysid_control_slave_agent:rf_sink_valid
	wire  [91:0] sysid_control_slave_agent_rsp_fifo_out_data;                                               // sysid_control_slave_agent_rsp_fifo:out_data -> sysid_control_slave_agent:rf_sink_data
	wire         sysid_control_slave_agent_rsp_fifo_out_ready;                                              // sysid_control_slave_agent:rf_sink_ready -> sysid_control_slave_agent_rsp_fifo:out_ready
	wire         sysid_control_slave_agent_rsp_fifo_out_startofpacket;                                      // sysid_control_slave_agent_rsp_fifo:out_startofpacket -> sysid_control_slave_agent:rf_sink_startofpacket
	wire         sysid_control_slave_agent_rsp_fifo_out_endofpacket;                                        // sysid_control_slave_agent_rsp_fifo:out_endofpacket -> sysid_control_slave_agent:rf_sink_endofpacket
	wire         cmd_mux_005_src_valid;                                                                     // cmd_mux_005:src_valid -> sysid_control_slave_agent:cp_valid
	wire  [90:0] cmd_mux_005_src_data;                                                                      // cmd_mux_005:src_data -> sysid_control_slave_agent:cp_data
	wire         cmd_mux_005_src_ready;                                                                     // sysid_control_slave_agent:cp_ready -> cmd_mux_005:src_ready
	wire  [13:0] cmd_mux_005_src_channel;                                                                   // cmd_mux_005:src_channel -> sysid_control_slave_agent:cp_channel
	wire         cmd_mux_005_src_startofpacket;                                                             // cmd_mux_005:src_startofpacket -> sysid_control_slave_agent:cp_startofpacket
	wire         cmd_mux_005_src_endofpacket;                                                               // cmd_mux_005:src_endofpacket -> sysid_control_slave_agent:cp_endofpacket
	wire  [31:0] msgdma_rx_csr_agent_m0_readdata;                                                           // msgdma_rx_csr_translator:uav_readdata -> msgdma_rx_csr_agent:m0_readdata
	wire         msgdma_rx_csr_agent_m0_waitrequest;                                                        // msgdma_rx_csr_translator:uav_waitrequest -> msgdma_rx_csr_agent:m0_waitrequest
	wire         msgdma_rx_csr_agent_m0_debugaccess;                                                        // msgdma_rx_csr_agent:m0_debugaccess -> msgdma_rx_csr_translator:uav_debugaccess
	wire  [14:0] msgdma_rx_csr_agent_m0_address;                                                            // msgdma_rx_csr_agent:m0_address -> msgdma_rx_csr_translator:uav_address
	wire   [3:0] msgdma_rx_csr_agent_m0_byteenable;                                                         // msgdma_rx_csr_agent:m0_byteenable -> msgdma_rx_csr_translator:uav_byteenable
	wire         msgdma_rx_csr_agent_m0_read;                                                               // msgdma_rx_csr_agent:m0_read -> msgdma_rx_csr_translator:uav_read
	wire         msgdma_rx_csr_agent_m0_readdatavalid;                                                      // msgdma_rx_csr_translator:uav_readdatavalid -> msgdma_rx_csr_agent:m0_readdatavalid
	wire         msgdma_rx_csr_agent_m0_lock;                                                               // msgdma_rx_csr_agent:m0_lock -> msgdma_rx_csr_translator:uav_lock
	wire  [31:0] msgdma_rx_csr_agent_m0_writedata;                                                          // msgdma_rx_csr_agent:m0_writedata -> msgdma_rx_csr_translator:uav_writedata
	wire         msgdma_rx_csr_agent_m0_write;                                                              // msgdma_rx_csr_agent:m0_write -> msgdma_rx_csr_translator:uav_write
	wire   [2:0] msgdma_rx_csr_agent_m0_burstcount;                                                         // msgdma_rx_csr_agent:m0_burstcount -> msgdma_rx_csr_translator:uav_burstcount
	wire         msgdma_rx_csr_agent_rf_source_valid;                                                       // msgdma_rx_csr_agent:rf_source_valid -> msgdma_rx_csr_agent_rsp_fifo:in_valid
	wire  [91:0] msgdma_rx_csr_agent_rf_source_data;                                                        // msgdma_rx_csr_agent:rf_source_data -> msgdma_rx_csr_agent_rsp_fifo:in_data
	wire         msgdma_rx_csr_agent_rf_source_ready;                                                       // msgdma_rx_csr_agent_rsp_fifo:in_ready -> msgdma_rx_csr_agent:rf_source_ready
	wire         msgdma_rx_csr_agent_rf_source_startofpacket;                                               // msgdma_rx_csr_agent:rf_source_startofpacket -> msgdma_rx_csr_agent_rsp_fifo:in_startofpacket
	wire         msgdma_rx_csr_agent_rf_source_endofpacket;                                                 // msgdma_rx_csr_agent:rf_source_endofpacket -> msgdma_rx_csr_agent_rsp_fifo:in_endofpacket
	wire         msgdma_rx_csr_agent_rsp_fifo_out_valid;                                                    // msgdma_rx_csr_agent_rsp_fifo:out_valid -> msgdma_rx_csr_agent:rf_sink_valid
	wire  [91:0] msgdma_rx_csr_agent_rsp_fifo_out_data;                                                     // msgdma_rx_csr_agent_rsp_fifo:out_data -> msgdma_rx_csr_agent:rf_sink_data
	wire         msgdma_rx_csr_agent_rsp_fifo_out_ready;                                                    // msgdma_rx_csr_agent:rf_sink_ready -> msgdma_rx_csr_agent_rsp_fifo:out_ready
	wire         msgdma_rx_csr_agent_rsp_fifo_out_startofpacket;                                            // msgdma_rx_csr_agent_rsp_fifo:out_startofpacket -> msgdma_rx_csr_agent:rf_sink_startofpacket
	wire         msgdma_rx_csr_agent_rsp_fifo_out_endofpacket;                                              // msgdma_rx_csr_agent_rsp_fifo:out_endofpacket -> msgdma_rx_csr_agent:rf_sink_endofpacket
	wire         cmd_mux_006_src_valid;                                                                     // cmd_mux_006:src_valid -> msgdma_rx_csr_agent:cp_valid
	wire  [90:0] cmd_mux_006_src_data;                                                                      // cmd_mux_006:src_data -> msgdma_rx_csr_agent:cp_data
	wire         cmd_mux_006_src_ready;                                                                     // msgdma_rx_csr_agent:cp_ready -> cmd_mux_006:src_ready
	wire  [13:0] cmd_mux_006_src_channel;                                                                   // cmd_mux_006:src_channel -> msgdma_rx_csr_agent:cp_channel
	wire         cmd_mux_006_src_startofpacket;                                                             // cmd_mux_006:src_startofpacket -> msgdma_rx_csr_agent:cp_startofpacket
	wire         cmd_mux_006_src_endofpacket;                                                               // cmd_mux_006:src_endofpacket -> msgdma_rx_csr_agent:cp_endofpacket
	wire  [31:0] msgdma_tx_csr_agent_m0_readdata;                                                           // msgdma_tx_csr_translator:uav_readdata -> msgdma_tx_csr_agent:m0_readdata
	wire         msgdma_tx_csr_agent_m0_waitrequest;                                                        // msgdma_tx_csr_translator:uav_waitrequest -> msgdma_tx_csr_agent:m0_waitrequest
	wire         msgdma_tx_csr_agent_m0_debugaccess;                                                        // msgdma_tx_csr_agent:m0_debugaccess -> msgdma_tx_csr_translator:uav_debugaccess
	wire  [14:0] msgdma_tx_csr_agent_m0_address;                                                            // msgdma_tx_csr_agent:m0_address -> msgdma_tx_csr_translator:uav_address
	wire   [3:0] msgdma_tx_csr_agent_m0_byteenable;                                                         // msgdma_tx_csr_agent:m0_byteenable -> msgdma_tx_csr_translator:uav_byteenable
	wire         msgdma_tx_csr_agent_m0_read;                                                               // msgdma_tx_csr_agent:m0_read -> msgdma_tx_csr_translator:uav_read
	wire         msgdma_tx_csr_agent_m0_readdatavalid;                                                      // msgdma_tx_csr_translator:uav_readdatavalid -> msgdma_tx_csr_agent:m0_readdatavalid
	wire         msgdma_tx_csr_agent_m0_lock;                                                               // msgdma_tx_csr_agent:m0_lock -> msgdma_tx_csr_translator:uav_lock
	wire  [31:0] msgdma_tx_csr_agent_m0_writedata;                                                          // msgdma_tx_csr_agent:m0_writedata -> msgdma_tx_csr_translator:uav_writedata
	wire         msgdma_tx_csr_agent_m0_write;                                                              // msgdma_tx_csr_agent:m0_write -> msgdma_tx_csr_translator:uav_write
	wire   [2:0] msgdma_tx_csr_agent_m0_burstcount;                                                         // msgdma_tx_csr_agent:m0_burstcount -> msgdma_tx_csr_translator:uav_burstcount
	wire         msgdma_tx_csr_agent_rf_source_valid;                                                       // msgdma_tx_csr_agent:rf_source_valid -> msgdma_tx_csr_agent_rsp_fifo:in_valid
	wire  [91:0] msgdma_tx_csr_agent_rf_source_data;                                                        // msgdma_tx_csr_agent:rf_source_data -> msgdma_tx_csr_agent_rsp_fifo:in_data
	wire         msgdma_tx_csr_agent_rf_source_ready;                                                       // msgdma_tx_csr_agent_rsp_fifo:in_ready -> msgdma_tx_csr_agent:rf_source_ready
	wire         msgdma_tx_csr_agent_rf_source_startofpacket;                                               // msgdma_tx_csr_agent:rf_source_startofpacket -> msgdma_tx_csr_agent_rsp_fifo:in_startofpacket
	wire         msgdma_tx_csr_agent_rf_source_endofpacket;                                                 // msgdma_tx_csr_agent:rf_source_endofpacket -> msgdma_tx_csr_agent_rsp_fifo:in_endofpacket
	wire         msgdma_tx_csr_agent_rsp_fifo_out_valid;                                                    // msgdma_tx_csr_agent_rsp_fifo:out_valid -> msgdma_tx_csr_agent:rf_sink_valid
	wire  [91:0] msgdma_tx_csr_agent_rsp_fifo_out_data;                                                     // msgdma_tx_csr_agent_rsp_fifo:out_data -> msgdma_tx_csr_agent:rf_sink_data
	wire         msgdma_tx_csr_agent_rsp_fifo_out_ready;                                                    // msgdma_tx_csr_agent:rf_sink_ready -> msgdma_tx_csr_agent_rsp_fifo:out_ready
	wire         msgdma_tx_csr_agent_rsp_fifo_out_startofpacket;                                            // msgdma_tx_csr_agent_rsp_fifo:out_startofpacket -> msgdma_tx_csr_agent:rf_sink_startofpacket
	wire         msgdma_tx_csr_agent_rsp_fifo_out_endofpacket;                                              // msgdma_tx_csr_agent_rsp_fifo:out_endofpacket -> msgdma_tx_csr_agent:rf_sink_endofpacket
	wire         cmd_mux_007_src_valid;                                                                     // cmd_mux_007:src_valid -> msgdma_tx_csr_agent:cp_valid
	wire  [90:0] cmd_mux_007_src_data;                                                                      // cmd_mux_007:src_data -> msgdma_tx_csr_agent:cp_data
	wire         cmd_mux_007_src_ready;                                                                     // msgdma_tx_csr_agent:cp_ready -> cmd_mux_007:src_ready
	wire  [13:0] cmd_mux_007_src_channel;                                                                   // cmd_mux_007:src_channel -> msgdma_tx_csr_agent:cp_channel
	wire         cmd_mux_007_src_startofpacket;                                                             // cmd_mux_007:src_startofpacket -> msgdma_tx_csr_agent:cp_startofpacket
	wire         cmd_mux_007_src_endofpacket;                                                               // cmd_mux_007:src_endofpacket -> msgdma_tx_csr_agent:cp_endofpacket
	wire  [31:0] msgdma_tx_prefetcher_csr_agent_m0_readdata;                                                // msgdma_tx_prefetcher_csr_translator:uav_readdata -> msgdma_tx_prefetcher_csr_agent:m0_readdata
	wire         msgdma_tx_prefetcher_csr_agent_m0_waitrequest;                                             // msgdma_tx_prefetcher_csr_translator:uav_waitrequest -> msgdma_tx_prefetcher_csr_agent:m0_waitrequest
	wire         msgdma_tx_prefetcher_csr_agent_m0_debugaccess;                                             // msgdma_tx_prefetcher_csr_agent:m0_debugaccess -> msgdma_tx_prefetcher_csr_translator:uav_debugaccess
	wire  [14:0] msgdma_tx_prefetcher_csr_agent_m0_address;                                                 // msgdma_tx_prefetcher_csr_agent:m0_address -> msgdma_tx_prefetcher_csr_translator:uav_address
	wire   [3:0] msgdma_tx_prefetcher_csr_agent_m0_byteenable;                                              // msgdma_tx_prefetcher_csr_agent:m0_byteenable -> msgdma_tx_prefetcher_csr_translator:uav_byteenable
	wire         msgdma_tx_prefetcher_csr_agent_m0_read;                                                    // msgdma_tx_prefetcher_csr_agent:m0_read -> msgdma_tx_prefetcher_csr_translator:uav_read
	wire         msgdma_tx_prefetcher_csr_agent_m0_readdatavalid;                                           // msgdma_tx_prefetcher_csr_translator:uav_readdatavalid -> msgdma_tx_prefetcher_csr_agent:m0_readdatavalid
	wire         msgdma_tx_prefetcher_csr_agent_m0_lock;                                                    // msgdma_tx_prefetcher_csr_agent:m0_lock -> msgdma_tx_prefetcher_csr_translator:uav_lock
	wire  [31:0] msgdma_tx_prefetcher_csr_agent_m0_writedata;                                               // msgdma_tx_prefetcher_csr_agent:m0_writedata -> msgdma_tx_prefetcher_csr_translator:uav_writedata
	wire         msgdma_tx_prefetcher_csr_agent_m0_write;                                                   // msgdma_tx_prefetcher_csr_agent:m0_write -> msgdma_tx_prefetcher_csr_translator:uav_write
	wire   [2:0] msgdma_tx_prefetcher_csr_agent_m0_burstcount;                                              // msgdma_tx_prefetcher_csr_agent:m0_burstcount -> msgdma_tx_prefetcher_csr_translator:uav_burstcount
	wire         msgdma_tx_prefetcher_csr_agent_rf_source_valid;                                            // msgdma_tx_prefetcher_csr_agent:rf_source_valid -> msgdma_tx_prefetcher_csr_agent_rsp_fifo:in_valid
	wire  [91:0] msgdma_tx_prefetcher_csr_agent_rf_source_data;                                             // msgdma_tx_prefetcher_csr_agent:rf_source_data -> msgdma_tx_prefetcher_csr_agent_rsp_fifo:in_data
	wire         msgdma_tx_prefetcher_csr_agent_rf_source_ready;                                            // msgdma_tx_prefetcher_csr_agent_rsp_fifo:in_ready -> msgdma_tx_prefetcher_csr_agent:rf_source_ready
	wire         msgdma_tx_prefetcher_csr_agent_rf_source_startofpacket;                                    // msgdma_tx_prefetcher_csr_agent:rf_source_startofpacket -> msgdma_tx_prefetcher_csr_agent_rsp_fifo:in_startofpacket
	wire         msgdma_tx_prefetcher_csr_agent_rf_source_endofpacket;                                      // msgdma_tx_prefetcher_csr_agent:rf_source_endofpacket -> msgdma_tx_prefetcher_csr_agent_rsp_fifo:in_endofpacket
	wire         msgdma_tx_prefetcher_csr_agent_rsp_fifo_out_valid;                                         // msgdma_tx_prefetcher_csr_agent_rsp_fifo:out_valid -> msgdma_tx_prefetcher_csr_agent:rf_sink_valid
	wire  [91:0] msgdma_tx_prefetcher_csr_agent_rsp_fifo_out_data;                                          // msgdma_tx_prefetcher_csr_agent_rsp_fifo:out_data -> msgdma_tx_prefetcher_csr_agent:rf_sink_data
	wire         msgdma_tx_prefetcher_csr_agent_rsp_fifo_out_ready;                                         // msgdma_tx_prefetcher_csr_agent:rf_sink_ready -> msgdma_tx_prefetcher_csr_agent_rsp_fifo:out_ready
	wire         msgdma_tx_prefetcher_csr_agent_rsp_fifo_out_startofpacket;                                 // msgdma_tx_prefetcher_csr_agent_rsp_fifo:out_startofpacket -> msgdma_tx_prefetcher_csr_agent:rf_sink_startofpacket
	wire         msgdma_tx_prefetcher_csr_agent_rsp_fifo_out_endofpacket;                                   // msgdma_tx_prefetcher_csr_agent_rsp_fifo:out_endofpacket -> msgdma_tx_prefetcher_csr_agent:rf_sink_endofpacket
	wire         cmd_mux_008_src_valid;                                                                     // cmd_mux_008:src_valid -> msgdma_tx_prefetcher_csr_agent:cp_valid
	wire  [90:0] cmd_mux_008_src_data;                                                                      // cmd_mux_008:src_data -> msgdma_tx_prefetcher_csr_agent:cp_data
	wire         cmd_mux_008_src_ready;                                                                     // msgdma_tx_prefetcher_csr_agent:cp_ready -> cmd_mux_008:src_ready
	wire  [13:0] cmd_mux_008_src_channel;                                                                   // cmd_mux_008:src_channel -> msgdma_tx_prefetcher_csr_agent:cp_channel
	wire         cmd_mux_008_src_startofpacket;                                                             // cmd_mux_008:src_startofpacket -> msgdma_tx_prefetcher_csr_agent:cp_startofpacket
	wire         cmd_mux_008_src_endofpacket;                                                               // cmd_mux_008:src_endofpacket -> msgdma_tx_prefetcher_csr_agent:cp_endofpacket
	wire  [31:0] msgdma_rx_prefetcher_csr_agent_m0_readdata;                                                // msgdma_rx_prefetcher_csr_translator:uav_readdata -> msgdma_rx_prefetcher_csr_agent:m0_readdata
	wire         msgdma_rx_prefetcher_csr_agent_m0_waitrequest;                                             // msgdma_rx_prefetcher_csr_translator:uav_waitrequest -> msgdma_rx_prefetcher_csr_agent:m0_waitrequest
	wire         msgdma_rx_prefetcher_csr_agent_m0_debugaccess;                                             // msgdma_rx_prefetcher_csr_agent:m0_debugaccess -> msgdma_rx_prefetcher_csr_translator:uav_debugaccess
	wire  [14:0] msgdma_rx_prefetcher_csr_agent_m0_address;                                                 // msgdma_rx_prefetcher_csr_agent:m0_address -> msgdma_rx_prefetcher_csr_translator:uav_address
	wire   [3:0] msgdma_rx_prefetcher_csr_agent_m0_byteenable;                                              // msgdma_rx_prefetcher_csr_agent:m0_byteenable -> msgdma_rx_prefetcher_csr_translator:uav_byteenable
	wire         msgdma_rx_prefetcher_csr_agent_m0_read;                                                    // msgdma_rx_prefetcher_csr_agent:m0_read -> msgdma_rx_prefetcher_csr_translator:uav_read
	wire         msgdma_rx_prefetcher_csr_agent_m0_readdatavalid;                                           // msgdma_rx_prefetcher_csr_translator:uav_readdatavalid -> msgdma_rx_prefetcher_csr_agent:m0_readdatavalid
	wire         msgdma_rx_prefetcher_csr_agent_m0_lock;                                                    // msgdma_rx_prefetcher_csr_agent:m0_lock -> msgdma_rx_prefetcher_csr_translator:uav_lock
	wire  [31:0] msgdma_rx_prefetcher_csr_agent_m0_writedata;                                               // msgdma_rx_prefetcher_csr_agent:m0_writedata -> msgdma_rx_prefetcher_csr_translator:uav_writedata
	wire         msgdma_rx_prefetcher_csr_agent_m0_write;                                                   // msgdma_rx_prefetcher_csr_agent:m0_write -> msgdma_rx_prefetcher_csr_translator:uav_write
	wire   [2:0] msgdma_rx_prefetcher_csr_agent_m0_burstcount;                                              // msgdma_rx_prefetcher_csr_agent:m0_burstcount -> msgdma_rx_prefetcher_csr_translator:uav_burstcount
	wire         msgdma_rx_prefetcher_csr_agent_rf_source_valid;                                            // msgdma_rx_prefetcher_csr_agent:rf_source_valid -> msgdma_rx_prefetcher_csr_agent_rsp_fifo:in_valid
	wire  [91:0] msgdma_rx_prefetcher_csr_agent_rf_source_data;                                             // msgdma_rx_prefetcher_csr_agent:rf_source_data -> msgdma_rx_prefetcher_csr_agent_rsp_fifo:in_data
	wire         msgdma_rx_prefetcher_csr_agent_rf_source_ready;                                            // msgdma_rx_prefetcher_csr_agent_rsp_fifo:in_ready -> msgdma_rx_prefetcher_csr_agent:rf_source_ready
	wire         msgdma_rx_prefetcher_csr_agent_rf_source_startofpacket;                                    // msgdma_rx_prefetcher_csr_agent:rf_source_startofpacket -> msgdma_rx_prefetcher_csr_agent_rsp_fifo:in_startofpacket
	wire         msgdma_rx_prefetcher_csr_agent_rf_source_endofpacket;                                      // msgdma_rx_prefetcher_csr_agent:rf_source_endofpacket -> msgdma_rx_prefetcher_csr_agent_rsp_fifo:in_endofpacket
	wire         msgdma_rx_prefetcher_csr_agent_rsp_fifo_out_valid;                                         // msgdma_rx_prefetcher_csr_agent_rsp_fifo:out_valid -> msgdma_rx_prefetcher_csr_agent:rf_sink_valid
	wire  [91:0] msgdma_rx_prefetcher_csr_agent_rsp_fifo_out_data;                                          // msgdma_rx_prefetcher_csr_agent_rsp_fifo:out_data -> msgdma_rx_prefetcher_csr_agent:rf_sink_data
	wire         msgdma_rx_prefetcher_csr_agent_rsp_fifo_out_ready;                                         // msgdma_rx_prefetcher_csr_agent:rf_sink_ready -> msgdma_rx_prefetcher_csr_agent_rsp_fifo:out_ready
	wire         msgdma_rx_prefetcher_csr_agent_rsp_fifo_out_startofpacket;                                 // msgdma_rx_prefetcher_csr_agent_rsp_fifo:out_startofpacket -> msgdma_rx_prefetcher_csr_agent:rf_sink_startofpacket
	wire         msgdma_rx_prefetcher_csr_agent_rsp_fifo_out_endofpacket;                                   // msgdma_rx_prefetcher_csr_agent_rsp_fifo:out_endofpacket -> msgdma_rx_prefetcher_csr_agent:rf_sink_endofpacket
	wire         cmd_mux_009_src_valid;                                                                     // cmd_mux_009:src_valid -> msgdma_rx_prefetcher_csr_agent:cp_valid
	wire  [90:0] cmd_mux_009_src_data;                                                                      // cmd_mux_009:src_data -> msgdma_rx_prefetcher_csr_agent:cp_data
	wire         cmd_mux_009_src_ready;                                                                     // msgdma_rx_prefetcher_csr_agent:cp_ready -> cmd_mux_009:src_ready
	wire  [13:0] cmd_mux_009_src_channel;                                                                   // cmd_mux_009:src_channel -> msgdma_rx_prefetcher_csr_agent:cp_channel
	wire         cmd_mux_009_src_startofpacket;                                                             // cmd_mux_009:src_startofpacket -> msgdma_rx_prefetcher_csr_agent:cp_startofpacket
	wire         cmd_mux_009_src_endofpacket;                                                               // cmd_mux_009:src_endofpacket -> msgdma_rx_prefetcher_csr_agent:cp_endofpacket
	wire  [31:0] sys_clk_timer_s1_agent_m0_readdata;                                                        // sys_clk_timer_s1_translator:uav_readdata -> sys_clk_timer_s1_agent:m0_readdata
	wire         sys_clk_timer_s1_agent_m0_waitrequest;                                                     // sys_clk_timer_s1_translator:uav_waitrequest -> sys_clk_timer_s1_agent:m0_waitrequest
	wire         sys_clk_timer_s1_agent_m0_debugaccess;                                                     // sys_clk_timer_s1_agent:m0_debugaccess -> sys_clk_timer_s1_translator:uav_debugaccess
	wire  [14:0] sys_clk_timer_s1_agent_m0_address;                                                         // sys_clk_timer_s1_agent:m0_address -> sys_clk_timer_s1_translator:uav_address
	wire   [3:0] sys_clk_timer_s1_agent_m0_byteenable;                                                      // sys_clk_timer_s1_agent:m0_byteenable -> sys_clk_timer_s1_translator:uav_byteenable
	wire         sys_clk_timer_s1_agent_m0_read;                                                            // sys_clk_timer_s1_agent:m0_read -> sys_clk_timer_s1_translator:uav_read
	wire         sys_clk_timer_s1_agent_m0_readdatavalid;                                                   // sys_clk_timer_s1_translator:uav_readdatavalid -> sys_clk_timer_s1_agent:m0_readdatavalid
	wire         sys_clk_timer_s1_agent_m0_lock;                                                            // sys_clk_timer_s1_agent:m0_lock -> sys_clk_timer_s1_translator:uav_lock
	wire  [31:0] sys_clk_timer_s1_agent_m0_writedata;                                                       // sys_clk_timer_s1_agent:m0_writedata -> sys_clk_timer_s1_translator:uav_writedata
	wire         sys_clk_timer_s1_agent_m0_write;                                                           // sys_clk_timer_s1_agent:m0_write -> sys_clk_timer_s1_translator:uav_write
	wire   [2:0] sys_clk_timer_s1_agent_m0_burstcount;                                                      // sys_clk_timer_s1_agent:m0_burstcount -> sys_clk_timer_s1_translator:uav_burstcount
	wire         sys_clk_timer_s1_agent_rf_source_valid;                                                    // sys_clk_timer_s1_agent:rf_source_valid -> sys_clk_timer_s1_agent_rsp_fifo:in_valid
	wire  [91:0] sys_clk_timer_s1_agent_rf_source_data;                                                     // sys_clk_timer_s1_agent:rf_source_data -> sys_clk_timer_s1_agent_rsp_fifo:in_data
	wire         sys_clk_timer_s1_agent_rf_source_ready;                                                    // sys_clk_timer_s1_agent_rsp_fifo:in_ready -> sys_clk_timer_s1_agent:rf_source_ready
	wire         sys_clk_timer_s1_agent_rf_source_startofpacket;                                            // sys_clk_timer_s1_agent:rf_source_startofpacket -> sys_clk_timer_s1_agent_rsp_fifo:in_startofpacket
	wire         sys_clk_timer_s1_agent_rf_source_endofpacket;                                              // sys_clk_timer_s1_agent:rf_source_endofpacket -> sys_clk_timer_s1_agent_rsp_fifo:in_endofpacket
	wire         sys_clk_timer_s1_agent_rsp_fifo_out_valid;                                                 // sys_clk_timer_s1_agent_rsp_fifo:out_valid -> sys_clk_timer_s1_agent:rf_sink_valid
	wire  [91:0] sys_clk_timer_s1_agent_rsp_fifo_out_data;                                                  // sys_clk_timer_s1_agent_rsp_fifo:out_data -> sys_clk_timer_s1_agent:rf_sink_data
	wire         sys_clk_timer_s1_agent_rsp_fifo_out_ready;                                                 // sys_clk_timer_s1_agent:rf_sink_ready -> sys_clk_timer_s1_agent_rsp_fifo:out_ready
	wire         sys_clk_timer_s1_agent_rsp_fifo_out_startofpacket;                                         // sys_clk_timer_s1_agent_rsp_fifo:out_startofpacket -> sys_clk_timer_s1_agent:rf_sink_startofpacket
	wire         sys_clk_timer_s1_agent_rsp_fifo_out_endofpacket;                                           // sys_clk_timer_s1_agent_rsp_fifo:out_endofpacket -> sys_clk_timer_s1_agent:rf_sink_endofpacket
	wire         cmd_mux_010_src_valid;                                                                     // cmd_mux_010:src_valid -> sys_clk_timer_s1_agent:cp_valid
	wire  [90:0] cmd_mux_010_src_data;                                                                      // cmd_mux_010:src_data -> sys_clk_timer_s1_agent:cp_data
	wire         cmd_mux_010_src_ready;                                                                     // sys_clk_timer_s1_agent:cp_ready -> cmd_mux_010:src_ready
	wire  [13:0] cmd_mux_010_src_channel;                                                                   // cmd_mux_010:src_channel -> sys_clk_timer_s1_agent:cp_channel
	wire         cmd_mux_010_src_startofpacket;                                                             // cmd_mux_010:src_startofpacket -> sys_clk_timer_s1_agent:cp_startofpacket
	wire         cmd_mux_010_src_endofpacket;                                                               // cmd_mux_010:src_endofpacket -> sys_clk_timer_s1_agent:cp_endofpacket
	wire  [31:0] led_pio_s1_agent_m0_readdata;                                                              // led_pio_s1_translator:uav_readdata -> led_pio_s1_agent:m0_readdata
	wire         led_pio_s1_agent_m0_waitrequest;                                                           // led_pio_s1_translator:uav_waitrequest -> led_pio_s1_agent:m0_waitrequest
	wire         led_pio_s1_agent_m0_debugaccess;                                                           // led_pio_s1_agent:m0_debugaccess -> led_pio_s1_translator:uav_debugaccess
	wire  [14:0] led_pio_s1_agent_m0_address;                                                               // led_pio_s1_agent:m0_address -> led_pio_s1_translator:uav_address
	wire   [3:0] led_pio_s1_agent_m0_byteenable;                                                            // led_pio_s1_agent:m0_byteenable -> led_pio_s1_translator:uav_byteenable
	wire         led_pio_s1_agent_m0_read;                                                                  // led_pio_s1_agent:m0_read -> led_pio_s1_translator:uav_read
	wire         led_pio_s1_agent_m0_readdatavalid;                                                         // led_pio_s1_translator:uav_readdatavalid -> led_pio_s1_agent:m0_readdatavalid
	wire         led_pio_s1_agent_m0_lock;                                                                  // led_pio_s1_agent:m0_lock -> led_pio_s1_translator:uav_lock
	wire  [31:0] led_pio_s1_agent_m0_writedata;                                                             // led_pio_s1_agent:m0_writedata -> led_pio_s1_translator:uav_writedata
	wire         led_pio_s1_agent_m0_write;                                                                 // led_pio_s1_agent:m0_write -> led_pio_s1_translator:uav_write
	wire   [2:0] led_pio_s1_agent_m0_burstcount;                                                            // led_pio_s1_agent:m0_burstcount -> led_pio_s1_translator:uav_burstcount
	wire         led_pio_s1_agent_rf_source_valid;                                                          // led_pio_s1_agent:rf_source_valid -> led_pio_s1_agent_rsp_fifo:in_valid
	wire  [91:0] led_pio_s1_agent_rf_source_data;                                                           // led_pio_s1_agent:rf_source_data -> led_pio_s1_agent_rsp_fifo:in_data
	wire         led_pio_s1_agent_rf_source_ready;                                                          // led_pio_s1_agent_rsp_fifo:in_ready -> led_pio_s1_agent:rf_source_ready
	wire         led_pio_s1_agent_rf_source_startofpacket;                                                  // led_pio_s1_agent:rf_source_startofpacket -> led_pio_s1_agent_rsp_fifo:in_startofpacket
	wire         led_pio_s1_agent_rf_source_endofpacket;                                                    // led_pio_s1_agent:rf_source_endofpacket -> led_pio_s1_agent_rsp_fifo:in_endofpacket
	wire         led_pio_s1_agent_rsp_fifo_out_valid;                                                       // led_pio_s1_agent_rsp_fifo:out_valid -> led_pio_s1_agent:rf_sink_valid
	wire  [91:0] led_pio_s1_agent_rsp_fifo_out_data;                                                        // led_pio_s1_agent_rsp_fifo:out_data -> led_pio_s1_agent:rf_sink_data
	wire         led_pio_s1_agent_rsp_fifo_out_ready;                                                       // led_pio_s1_agent:rf_sink_ready -> led_pio_s1_agent_rsp_fifo:out_ready
	wire         led_pio_s1_agent_rsp_fifo_out_startofpacket;                                               // led_pio_s1_agent_rsp_fifo:out_startofpacket -> led_pio_s1_agent:rf_sink_startofpacket
	wire         led_pio_s1_agent_rsp_fifo_out_endofpacket;                                                 // led_pio_s1_agent_rsp_fifo:out_endofpacket -> led_pio_s1_agent:rf_sink_endofpacket
	wire         cmd_mux_011_src_valid;                                                                     // cmd_mux_011:src_valid -> led_pio_s1_agent:cp_valid
	wire  [90:0] cmd_mux_011_src_data;                                                                      // cmd_mux_011:src_data -> led_pio_s1_agent:cp_data
	wire         cmd_mux_011_src_ready;                                                                     // led_pio_s1_agent:cp_ready -> cmd_mux_011:src_ready
	wire  [13:0] cmd_mux_011_src_channel;                                                                   // cmd_mux_011:src_channel -> led_pio_s1_agent:cp_channel
	wire         cmd_mux_011_src_startofpacket;                                                             // cmd_mux_011:src_startofpacket -> led_pio_s1_agent:cp_startofpacket
	wire         cmd_mux_011_src_endofpacket;                                                               // cmd_mux_011:src_endofpacket -> led_pio_s1_agent:cp_endofpacket
	wire  [31:0] user_dipsw_s1_agent_m0_readdata;                                                           // user_dipsw_s1_translator:uav_readdata -> user_dipsw_s1_agent:m0_readdata
	wire         user_dipsw_s1_agent_m0_waitrequest;                                                        // user_dipsw_s1_translator:uav_waitrequest -> user_dipsw_s1_agent:m0_waitrequest
	wire         user_dipsw_s1_agent_m0_debugaccess;                                                        // user_dipsw_s1_agent:m0_debugaccess -> user_dipsw_s1_translator:uav_debugaccess
	wire  [14:0] user_dipsw_s1_agent_m0_address;                                                            // user_dipsw_s1_agent:m0_address -> user_dipsw_s1_translator:uav_address
	wire   [3:0] user_dipsw_s1_agent_m0_byteenable;                                                         // user_dipsw_s1_agent:m0_byteenable -> user_dipsw_s1_translator:uav_byteenable
	wire         user_dipsw_s1_agent_m0_read;                                                               // user_dipsw_s1_agent:m0_read -> user_dipsw_s1_translator:uav_read
	wire         user_dipsw_s1_agent_m0_readdatavalid;                                                      // user_dipsw_s1_translator:uav_readdatavalid -> user_dipsw_s1_agent:m0_readdatavalid
	wire         user_dipsw_s1_agent_m0_lock;                                                               // user_dipsw_s1_agent:m0_lock -> user_dipsw_s1_translator:uav_lock
	wire  [31:0] user_dipsw_s1_agent_m0_writedata;                                                          // user_dipsw_s1_agent:m0_writedata -> user_dipsw_s1_translator:uav_writedata
	wire         user_dipsw_s1_agent_m0_write;                                                              // user_dipsw_s1_agent:m0_write -> user_dipsw_s1_translator:uav_write
	wire   [2:0] user_dipsw_s1_agent_m0_burstcount;                                                         // user_dipsw_s1_agent:m0_burstcount -> user_dipsw_s1_translator:uav_burstcount
	wire         user_dipsw_s1_agent_rf_source_valid;                                                       // user_dipsw_s1_agent:rf_source_valid -> user_dipsw_s1_agent_rsp_fifo:in_valid
	wire  [91:0] user_dipsw_s1_agent_rf_source_data;                                                        // user_dipsw_s1_agent:rf_source_data -> user_dipsw_s1_agent_rsp_fifo:in_data
	wire         user_dipsw_s1_agent_rf_source_ready;                                                       // user_dipsw_s1_agent_rsp_fifo:in_ready -> user_dipsw_s1_agent:rf_source_ready
	wire         user_dipsw_s1_agent_rf_source_startofpacket;                                               // user_dipsw_s1_agent:rf_source_startofpacket -> user_dipsw_s1_agent_rsp_fifo:in_startofpacket
	wire         user_dipsw_s1_agent_rf_source_endofpacket;                                                 // user_dipsw_s1_agent:rf_source_endofpacket -> user_dipsw_s1_agent_rsp_fifo:in_endofpacket
	wire         user_dipsw_s1_agent_rsp_fifo_out_valid;                                                    // user_dipsw_s1_agent_rsp_fifo:out_valid -> user_dipsw_s1_agent:rf_sink_valid
	wire  [91:0] user_dipsw_s1_agent_rsp_fifo_out_data;                                                     // user_dipsw_s1_agent_rsp_fifo:out_data -> user_dipsw_s1_agent:rf_sink_data
	wire         user_dipsw_s1_agent_rsp_fifo_out_ready;                                                    // user_dipsw_s1_agent:rf_sink_ready -> user_dipsw_s1_agent_rsp_fifo:out_ready
	wire         user_dipsw_s1_agent_rsp_fifo_out_startofpacket;                                            // user_dipsw_s1_agent_rsp_fifo:out_startofpacket -> user_dipsw_s1_agent:rf_sink_startofpacket
	wire         user_dipsw_s1_agent_rsp_fifo_out_endofpacket;                                              // user_dipsw_s1_agent_rsp_fifo:out_endofpacket -> user_dipsw_s1_agent:rf_sink_endofpacket
	wire         cmd_mux_012_src_valid;                                                                     // cmd_mux_012:src_valid -> user_dipsw_s1_agent:cp_valid
	wire  [90:0] cmd_mux_012_src_data;                                                                      // cmd_mux_012:src_data -> user_dipsw_s1_agent:cp_data
	wire         cmd_mux_012_src_ready;                                                                     // user_dipsw_s1_agent:cp_ready -> cmd_mux_012:src_ready
	wire  [13:0] cmd_mux_012_src_channel;                                                                   // cmd_mux_012:src_channel -> user_dipsw_s1_agent:cp_channel
	wire         cmd_mux_012_src_startofpacket;                                                             // cmd_mux_012:src_startofpacket -> user_dipsw_s1_agent:cp_startofpacket
	wire         cmd_mux_012_src_endofpacket;                                                               // cmd_mux_012:src_endofpacket -> user_dipsw_s1_agent:cp_endofpacket
	wire  [31:0] user_pb_s1_agent_m0_readdata;                                                              // user_pb_s1_translator:uav_readdata -> user_pb_s1_agent:m0_readdata
	wire         user_pb_s1_agent_m0_waitrequest;                                                           // user_pb_s1_translator:uav_waitrequest -> user_pb_s1_agent:m0_waitrequest
	wire         user_pb_s1_agent_m0_debugaccess;                                                           // user_pb_s1_agent:m0_debugaccess -> user_pb_s1_translator:uav_debugaccess
	wire  [14:0] user_pb_s1_agent_m0_address;                                                               // user_pb_s1_agent:m0_address -> user_pb_s1_translator:uav_address
	wire   [3:0] user_pb_s1_agent_m0_byteenable;                                                            // user_pb_s1_agent:m0_byteenable -> user_pb_s1_translator:uav_byteenable
	wire         user_pb_s1_agent_m0_read;                                                                  // user_pb_s1_agent:m0_read -> user_pb_s1_translator:uav_read
	wire         user_pb_s1_agent_m0_readdatavalid;                                                         // user_pb_s1_translator:uav_readdatavalid -> user_pb_s1_agent:m0_readdatavalid
	wire         user_pb_s1_agent_m0_lock;                                                                  // user_pb_s1_agent:m0_lock -> user_pb_s1_translator:uav_lock
	wire  [31:0] user_pb_s1_agent_m0_writedata;                                                             // user_pb_s1_agent:m0_writedata -> user_pb_s1_translator:uav_writedata
	wire         user_pb_s1_agent_m0_write;                                                                 // user_pb_s1_agent:m0_write -> user_pb_s1_translator:uav_write
	wire   [2:0] user_pb_s1_agent_m0_burstcount;                                                            // user_pb_s1_agent:m0_burstcount -> user_pb_s1_translator:uav_burstcount
	wire         user_pb_s1_agent_rf_source_valid;                                                          // user_pb_s1_agent:rf_source_valid -> user_pb_s1_agent_rsp_fifo:in_valid
	wire  [91:0] user_pb_s1_agent_rf_source_data;                                                           // user_pb_s1_agent:rf_source_data -> user_pb_s1_agent_rsp_fifo:in_data
	wire         user_pb_s1_agent_rf_source_ready;                                                          // user_pb_s1_agent_rsp_fifo:in_ready -> user_pb_s1_agent:rf_source_ready
	wire         user_pb_s1_agent_rf_source_startofpacket;                                                  // user_pb_s1_agent:rf_source_startofpacket -> user_pb_s1_agent_rsp_fifo:in_startofpacket
	wire         user_pb_s1_agent_rf_source_endofpacket;                                                    // user_pb_s1_agent:rf_source_endofpacket -> user_pb_s1_agent_rsp_fifo:in_endofpacket
	wire         user_pb_s1_agent_rsp_fifo_out_valid;                                                       // user_pb_s1_agent_rsp_fifo:out_valid -> user_pb_s1_agent:rf_sink_valid
	wire  [91:0] user_pb_s1_agent_rsp_fifo_out_data;                                                        // user_pb_s1_agent_rsp_fifo:out_data -> user_pb_s1_agent:rf_sink_data
	wire         user_pb_s1_agent_rsp_fifo_out_ready;                                                       // user_pb_s1_agent:rf_sink_ready -> user_pb_s1_agent_rsp_fifo:out_ready
	wire         user_pb_s1_agent_rsp_fifo_out_startofpacket;                                               // user_pb_s1_agent_rsp_fifo:out_startofpacket -> user_pb_s1_agent:rf_sink_startofpacket
	wire         user_pb_s1_agent_rsp_fifo_out_endofpacket;                                                 // user_pb_s1_agent_rsp_fifo:out_endofpacket -> user_pb_s1_agent:rf_sink_endofpacket
	wire         cmd_mux_013_src_valid;                                                                     // cmd_mux_013:src_valid -> user_pb_s1_agent:cp_valid
	wire  [90:0] cmd_mux_013_src_data;                                                                      // cmd_mux_013:src_data -> user_pb_s1_agent:cp_data
	wire         cmd_mux_013_src_ready;                                                                     // user_pb_s1_agent:cp_ready -> cmd_mux_013:src_ready
	wire  [13:0] cmd_mux_013_src_channel;                                                                   // cmd_mux_013:src_channel -> user_pb_s1_agent:cp_channel
	wire         cmd_mux_013_src_startofpacket;                                                             // cmd_mux_013:src_startofpacket -> user_pb_s1_agent:cp_startofpacket
	wire         cmd_mux_013_src_endofpacket;                                                               // cmd_mux_013:src_endofpacket -> user_pb_s1_agent:cp_endofpacket
	wire         msgdma_rx_descriptor_read_master_agent_cp_valid;                                           // msgdma_rx_descriptor_read_master_agent:cp_valid -> router:sink_valid
	wire  [90:0] msgdma_rx_descriptor_read_master_agent_cp_data;                                            // msgdma_rx_descriptor_read_master_agent:cp_data -> router:sink_data
	wire         msgdma_rx_descriptor_read_master_agent_cp_ready;                                           // router:sink_ready -> msgdma_rx_descriptor_read_master_agent:cp_ready
	wire         msgdma_rx_descriptor_read_master_agent_cp_startofpacket;                                   // msgdma_rx_descriptor_read_master_agent:cp_startofpacket -> router:sink_startofpacket
	wire         msgdma_rx_descriptor_read_master_agent_cp_endofpacket;                                     // msgdma_rx_descriptor_read_master_agent:cp_endofpacket -> router:sink_endofpacket
	wire         router_src_valid;                                                                          // router:src_valid -> cmd_demux:sink_valid
	wire  [90:0] router_src_data;                                                                           // router:src_data -> cmd_demux:sink_data
	wire         router_src_ready;                                                                          // cmd_demux:sink_ready -> router:src_ready
	wire  [13:0] router_src_channel;                                                                        // router:src_channel -> cmd_demux:sink_channel
	wire         router_src_startofpacket;                                                                  // router:src_startofpacket -> cmd_demux:sink_startofpacket
	wire         router_src_endofpacket;                                                                    // router:src_endofpacket -> cmd_demux:sink_endofpacket
	wire         msgdma_tx_descriptor_read_master_agent_cp_valid;                                           // msgdma_tx_descriptor_read_master_agent:cp_valid -> router_001:sink_valid
	wire  [90:0] msgdma_tx_descriptor_read_master_agent_cp_data;                                            // msgdma_tx_descriptor_read_master_agent:cp_data -> router_001:sink_data
	wire         msgdma_tx_descriptor_read_master_agent_cp_ready;                                           // router_001:sink_ready -> msgdma_tx_descriptor_read_master_agent:cp_ready
	wire         msgdma_tx_descriptor_read_master_agent_cp_startofpacket;                                   // msgdma_tx_descriptor_read_master_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire         msgdma_tx_descriptor_read_master_agent_cp_endofpacket;                                     // msgdma_tx_descriptor_read_master_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire         router_001_src_valid;                                                                      // router_001:src_valid -> cmd_demux_001:sink_valid
	wire  [90:0] router_001_src_data;                                                                       // router_001:src_data -> cmd_demux_001:sink_data
	wire         router_001_src_ready;                                                                      // cmd_demux_001:sink_ready -> router_001:src_ready
	wire  [13:0] router_001_src_channel;                                                                    // router_001:src_channel -> cmd_demux_001:sink_channel
	wire         router_001_src_startofpacket;                                                              // router_001:src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire         router_001_src_endofpacket;                                                                // router_001:src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire         msgdma_rx_descriptor_write_master_agent_cp_valid;                                          // msgdma_rx_descriptor_write_master_agent:cp_valid -> router_002:sink_valid
	wire  [90:0] msgdma_rx_descriptor_write_master_agent_cp_data;                                           // msgdma_rx_descriptor_write_master_agent:cp_data -> router_002:sink_data
	wire         msgdma_rx_descriptor_write_master_agent_cp_ready;                                          // router_002:sink_ready -> msgdma_rx_descriptor_write_master_agent:cp_ready
	wire         msgdma_rx_descriptor_write_master_agent_cp_startofpacket;                                  // msgdma_rx_descriptor_write_master_agent:cp_startofpacket -> router_002:sink_startofpacket
	wire         msgdma_rx_descriptor_write_master_agent_cp_endofpacket;                                    // msgdma_rx_descriptor_write_master_agent:cp_endofpacket -> router_002:sink_endofpacket
	wire         router_002_src_valid;                                                                      // router_002:src_valid -> cmd_demux_002:sink_valid
	wire  [90:0] router_002_src_data;                                                                       // router_002:src_data -> cmd_demux_002:sink_data
	wire         router_002_src_ready;                                                                      // cmd_demux_002:sink_ready -> router_002:src_ready
	wire  [13:0] router_002_src_channel;                                                                    // router_002:src_channel -> cmd_demux_002:sink_channel
	wire         router_002_src_startofpacket;                                                              // router_002:src_startofpacket -> cmd_demux_002:sink_startofpacket
	wire         router_002_src_endofpacket;                                                                // router_002:src_endofpacket -> cmd_demux_002:sink_endofpacket
	wire         msgdma_tx_descriptor_write_master_agent_cp_valid;                                          // msgdma_tx_descriptor_write_master_agent:cp_valid -> router_003:sink_valid
	wire  [90:0] msgdma_tx_descriptor_write_master_agent_cp_data;                                           // msgdma_tx_descriptor_write_master_agent:cp_data -> router_003:sink_data
	wire         msgdma_tx_descriptor_write_master_agent_cp_ready;                                          // router_003:sink_ready -> msgdma_tx_descriptor_write_master_agent:cp_ready
	wire         msgdma_tx_descriptor_write_master_agent_cp_startofpacket;                                  // msgdma_tx_descriptor_write_master_agent:cp_startofpacket -> router_003:sink_startofpacket
	wire         msgdma_tx_descriptor_write_master_agent_cp_endofpacket;                                    // msgdma_tx_descriptor_write_master_agent:cp_endofpacket -> router_003:sink_endofpacket
	wire         router_003_src_valid;                                                                      // router_003:src_valid -> cmd_demux_003:sink_valid
	wire  [90:0] router_003_src_data;                                                                       // router_003:src_data -> cmd_demux_003:sink_data
	wire         router_003_src_ready;                                                                      // cmd_demux_003:sink_ready -> router_003:src_ready
	wire  [13:0] router_003_src_channel;                                                                    // router_003:src_channel -> cmd_demux_003:sink_channel
	wire         router_003_src_startofpacket;                                                              // router_003:src_startofpacket -> cmd_demux_003:sink_startofpacket
	wire         router_003_src_endofpacket;                                                                // router_003:src_endofpacket -> cmd_demux_003:sink_endofpacket
	wire         mm_bridge_0_m0_agent_cp_valid;                                                             // mm_bridge_0_m0_agent:cp_valid -> router_004:sink_valid
	wire  [90:0] mm_bridge_0_m0_agent_cp_data;                                                              // mm_bridge_0_m0_agent:cp_data -> router_004:sink_data
	wire         mm_bridge_0_m0_agent_cp_ready;                                                             // router_004:sink_ready -> mm_bridge_0_m0_agent:cp_ready
	wire         mm_bridge_0_m0_agent_cp_startofpacket;                                                     // mm_bridge_0_m0_agent:cp_startofpacket -> router_004:sink_startofpacket
	wire         mm_bridge_0_m0_agent_cp_endofpacket;                                                       // mm_bridge_0_m0_agent:cp_endofpacket -> router_004:sink_endofpacket
	wire         descriptor_memory_s1_agent_rp_valid;                                                       // descriptor_memory_s1_agent:rp_valid -> router_005:sink_valid
	wire  [90:0] descriptor_memory_s1_agent_rp_data;                                                        // descriptor_memory_s1_agent:rp_data -> router_005:sink_data
	wire         descriptor_memory_s1_agent_rp_ready;                                                       // router_005:sink_ready -> descriptor_memory_s1_agent:rp_ready
	wire         descriptor_memory_s1_agent_rp_startofpacket;                                               // descriptor_memory_s1_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire         descriptor_memory_s1_agent_rp_endofpacket;                                                 // descriptor_memory_s1_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire         router_005_src_valid;                                                                      // router_005:src_valid -> rsp_demux:sink_valid
	wire  [90:0] router_005_src_data;                                                                       // router_005:src_data -> rsp_demux:sink_data
	wire         router_005_src_ready;                                                                      // rsp_demux:sink_ready -> router_005:src_ready
	wire  [13:0] router_005_src_channel;                                                                    // router_005:src_channel -> rsp_demux:sink_channel
	wire         router_005_src_startofpacket;                                                              // router_005:src_startofpacket -> rsp_demux:sink_startofpacket
	wire         router_005_src_endofpacket;                                                                // router_005:src_endofpacket -> rsp_demux:sink_endofpacket
	wire         jtag_uart_avalon_jtag_slave_agent_rp_valid;                                                // jtag_uart_avalon_jtag_slave_agent:rp_valid -> router_006:sink_valid
	wire  [90:0] jtag_uart_avalon_jtag_slave_agent_rp_data;                                                 // jtag_uart_avalon_jtag_slave_agent:rp_data -> router_006:sink_data
	wire         jtag_uart_avalon_jtag_slave_agent_rp_ready;                                                // router_006:sink_ready -> jtag_uart_avalon_jtag_slave_agent:rp_ready
	wire         jtag_uart_avalon_jtag_slave_agent_rp_startofpacket;                                        // jtag_uart_avalon_jtag_slave_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire         jtag_uart_avalon_jtag_slave_agent_rp_endofpacket;                                          // jtag_uart_avalon_jtag_slave_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire         router_006_src_valid;                                                                      // router_006:src_valid -> rsp_demux_001:sink_valid
	wire  [90:0] router_006_src_data;                                                                       // router_006:src_data -> rsp_demux_001:sink_data
	wire         router_006_src_ready;                                                                      // rsp_demux_001:sink_ready -> router_006:src_ready
	wire  [13:0] router_006_src_channel;                                                                    // router_006:src_channel -> rsp_demux_001:sink_channel
	wire         router_006_src_startofpacket;                                                              // router_006:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire         router_006_src_endofpacket;                                                                // router_006:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire         opencores_i2c_0_avalon_slave_0_agent_rp_valid;                                             // opencores_i2c_0_avalon_slave_0_agent:rp_valid -> router_007:sink_valid
	wire  [90:0] opencores_i2c_0_avalon_slave_0_agent_rp_data;                                              // opencores_i2c_0_avalon_slave_0_agent:rp_data -> router_007:sink_data
	wire         opencores_i2c_0_avalon_slave_0_agent_rp_ready;                                             // router_007:sink_ready -> opencores_i2c_0_avalon_slave_0_agent:rp_ready
	wire         opencores_i2c_0_avalon_slave_0_agent_rp_startofpacket;                                     // opencores_i2c_0_avalon_slave_0_agent:rp_startofpacket -> router_007:sink_startofpacket
	wire         opencores_i2c_0_avalon_slave_0_agent_rp_endofpacket;                                       // opencores_i2c_0_avalon_slave_0_agent:rp_endofpacket -> router_007:sink_endofpacket
	wire         router_007_src_valid;                                                                      // router_007:src_valid -> rsp_demux_002:sink_valid
	wire  [90:0] router_007_src_data;                                                                       // router_007:src_data -> rsp_demux_002:sink_data
	wire         router_007_src_ready;                                                                      // rsp_demux_002:sink_ready -> router_007:src_ready
	wire  [13:0] router_007_src_channel;                                                                    // router_007:src_channel -> rsp_demux_002:sink_channel
	wire         router_007_src_startofpacket;                                                              // router_007:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire         router_007_src_endofpacket;                                                                // router_007:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire         userhw_0_avalon_slave_0_agent_rp_valid;                                                    // userhw_0_avalon_slave_0_agent:rp_valid -> router_008:sink_valid
	wire  [90:0] userhw_0_avalon_slave_0_agent_rp_data;                                                     // userhw_0_avalon_slave_0_agent:rp_data -> router_008:sink_data
	wire         userhw_0_avalon_slave_0_agent_rp_ready;                                                    // router_008:sink_ready -> userhw_0_avalon_slave_0_agent:rp_ready
	wire         userhw_0_avalon_slave_0_agent_rp_startofpacket;                                            // userhw_0_avalon_slave_0_agent:rp_startofpacket -> router_008:sink_startofpacket
	wire         userhw_0_avalon_slave_0_agent_rp_endofpacket;                                              // userhw_0_avalon_slave_0_agent:rp_endofpacket -> router_008:sink_endofpacket
	wire         router_008_src_valid;                                                                      // router_008:src_valid -> rsp_demux_003:sink_valid
	wire  [90:0] router_008_src_data;                                                                       // router_008:src_data -> rsp_demux_003:sink_data
	wire         router_008_src_ready;                                                                      // rsp_demux_003:sink_ready -> router_008:src_ready
	wire  [13:0] router_008_src_channel;                                                                    // router_008:src_channel -> rsp_demux_003:sink_channel
	wire         router_008_src_startofpacket;                                                              // router_008:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire         router_008_src_endofpacket;                                                                // router_008:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire         eth_tse_control_port_agent_rp_valid;                                                       // eth_tse_control_port_agent:rp_valid -> router_009:sink_valid
	wire  [90:0] eth_tse_control_port_agent_rp_data;                                                        // eth_tse_control_port_agent:rp_data -> router_009:sink_data
	wire         eth_tse_control_port_agent_rp_ready;                                                       // router_009:sink_ready -> eth_tse_control_port_agent:rp_ready
	wire         eth_tse_control_port_agent_rp_startofpacket;                                               // eth_tse_control_port_agent:rp_startofpacket -> router_009:sink_startofpacket
	wire         eth_tse_control_port_agent_rp_endofpacket;                                                 // eth_tse_control_port_agent:rp_endofpacket -> router_009:sink_endofpacket
	wire         router_009_src_valid;                                                                      // router_009:src_valid -> rsp_demux_004:sink_valid
	wire  [90:0] router_009_src_data;                                                                       // router_009:src_data -> rsp_demux_004:sink_data
	wire         router_009_src_ready;                                                                      // rsp_demux_004:sink_ready -> router_009:src_ready
	wire  [13:0] router_009_src_channel;                                                                    // router_009:src_channel -> rsp_demux_004:sink_channel
	wire         router_009_src_startofpacket;                                                              // router_009:src_startofpacket -> rsp_demux_004:sink_startofpacket
	wire         router_009_src_endofpacket;                                                                // router_009:src_endofpacket -> rsp_demux_004:sink_endofpacket
	wire         sysid_control_slave_agent_rp_valid;                                                        // sysid_control_slave_agent:rp_valid -> router_010:sink_valid
	wire  [90:0] sysid_control_slave_agent_rp_data;                                                         // sysid_control_slave_agent:rp_data -> router_010:sink_data
	wire         sysid_control_slave_agent_rp_ready;                                                        // router_010:sink_ready -> sysid_control_slave_agent:rp_ready
	wire         sysid_control_slave_agent_rp_startofpacket;                                                // sysid_control_slave_agent:rp_startofpacket -> router_010:sink_startofpacket
	wire         sysid_control_slave_agent_rp_endofpacket;                                                  // sysid_control_slave_agent:rp_endofpacket -> router_010:sink_endofpacket
	wire         router_010_src_valid;                                                                      // router_010:src_valid -> rsp_demux_005:sink_valid
	wire  [90:0] router_010_src_data;                                                                       // router_010:src_data -> rsp_demux_005:sink_data
	wire         router_010_src_ready;                                                                      // rsp_demux_005:sink_ready -> router_010:src_ready
	wire  [13:0] router_010_src_channel;                                                                    // router_010:src_channel -> rsp_demux_005:sink_channel
	wire         router_010_src_startofpacket;                                                              // router_010:src_startofpacket -> rsp_demux_005:sink_startofpacket
	wire         router_010_src_endofpacket;                                                                // router_010:src_endofpacket -> rsp_demux_005:sink_endofpacket
	wire         msgdma_rx_csr_agent_rp_valid;                                                              // msgdma_rx_csr_agent:rp_valid -> router_011:sink_valid
	wire  [90:0] msgdma_rx_csr_agent_rp_data;                                                               // msgdma_rx_csr_agent:rp_data -> router_011:sink_data
	wire         msgdma_rx_csr_agent_rp_ready;                                                              // router_011:sink_ready -> msgdma_rx_csr_agent:rp_ready
	wire         msgdma_rx_csr_agent_rp_startofpacket;                                                      // msgdma_rx_csr_agent:rp_startofpacket -> router_011:sink_startofpacket
	wire         msgdma_rx_csr_agent_rp_endofpacket;                                                        // msgdma_rx_csr_agent:rp_endofpacket -> router_011:sink_endofpacket
	wire         router_011_src_valid;                                                                      // router_011:src_valid -> rsp_demux_006:sink_valid
	wire  [90:0] router_011_src_data;                                                                       // router_011:src_data -> rsp_demux_006:sink_data
	wire         router_011_src_ready;                                                                      // rsp_demux_006:sink_ready -> router_011:src_ready
	wire  [13:0] router_011_src_channel;                                                                    // router_011:src_channel -> rsp_demux_006:sink_channel
	wire         router_011_src_startofpacket;                                                              // router_011:src_startofpacket -> rsp_demux_006:sink_startofpacket
	wire         router_011_src_endofpacket;                                                                // router_011:src_endofpacket -> rsp_demux_006:sink_endofpacket
	wire         msgdma_tx_csr_agent_rp_valid;                                                              // msgdma_tx_csr_agent:rp_valid -> router_012:sink_valid
	wire  [90:0] msgdma_tx_csr_agent_rp_data;                                                               // msgdma_tx_csr_agent:rp_data -> router_012:sink_data
	wire         msgdma_tx_csr_agent_rp_ready;                                                              // router_012:sink_ready -> msgdma_tx_csr_agent:rp_ready
	wire         msgdma_tx_csr_agent_rp_startofpacket;                                                      // msgdma_tx_csr_agent:rp_startofpacket -> router_012:sink_startofpacket
	wire         msgdma_tx_csr_agent_rp_endofpacket;                                                        // msgdma_tx_csr_agent:rp_endofpacket -> router_012:sink_endofpacket
	wire         router_012_src_valid;                                                                      // router_012:src_valid -> rsp_demux_007:sink_valid
	wire  [90:0] router_012_src_data;                                                                       // router_012:src_data -> rsp_demux_007:sink_data
	wire         router_012_src_ready;                                                                      // rsp_demux_007:sink_ready -> router_012:src_ready
	wire  [13:0] router_012_src_channel;                                                                    // router_012:src_channel -> rsp_demux_007:sink_channel
	wire         router_012_src_startofpacket;                                                              // router_012:src_startofpacket -> rsp_demux_007:sink_startofpacket
	wire         router_012_src_endofpacket;                                                                // router_012:src_endofpacket -> rsp_demux_007:sink_endofpacket
	wire         msgdma_tx_prefetcher_csr_agent_rp_valid;                                                   // msgdma_tx_prefetcher_csr_agent:rp_valid -> router_013:sink_valid
	wire  [90:0] msgdma_tx_prefetcher_csr_agent_rp_data;                                                    // msgdma_tx_prefetcher_csr_agent:rp_data -> router_013:sink_data
	wire         msgdma_tx_prefetcher_csr_agent_rp_ready;                                                   // router_013:sink_ready -> msgdma_tx_prefetcher_csr_agent:rp_ready
	wire         msgdma_tx_prefetcher_csr_agent_rp_startofpacket;                                           // msgdma_tx_prefetcher_csr_agent:rp_startofpacket -> router_013:sink_startofpacket
	wire         msgdma_tx_prefetcher_csr_agent_rp_endofpacket;                                             // msgdma_tx_prefetcher_csr_agent:rp_endofpacket -> router_013:sink_endofpacket
	wire         router_013_src_valid;                                                                      // router_013:src_valid -> rsp_demux_008:sink_valid
	wire  [90:0] router_013_src_data;                                                                       // router_013:src_data -> rsp_demux_008:sink_data
	wire         router_013_src_ready;                                                                      // rsp_demux_008:sink_ready -> router_013:src_ready
	wire  [13:0] router_013_src_channel;                                                                    // router_013:src_channel -> rsp_demux_008:sink_channel
	wire         router_013_src_startofpacket;                                                              // router_013:src_startofpacket -> rsp_demux_008:sink_startofpacket
	wire         router_013_src_endofpacket;                                                                // router_013:src_endofpacket -> rsp_demux_008:sink_endofpacket
	wire         msgdma_rx_prefetcher_csr_agent_rp_valid;                                                   // msgdma_rx_prefetcher_csr_agent:rp_valid -> router_014:sink_valid
	wire  [90:0] msgdma_rx_prefetcher_csr_agent_rp_data;                                                    // msgdma_rx_prefetcher_csr_agent:rp_data -> router_014:sink_data
	wire         msgdma_rx_prefetcher_csr_agent_rp_ready;                                                   // router_014:sink_ready -> msgdma_rx_prefetcher_csr_agent:rp_ready
	wire         msgdma_rx_prefetcher_csr_agent_rp_startofpacket;                                           // msgdma_rx_prefetcher_csr_agent:rp_startofpacket -> router_014:sink_startofpacket
	wire         msgdma_rx_prefetcher_csr_agent_rp_endofpacket;                                             // msgdma_rx_prefetcher_csr_agent:rp_endofpacket -> router_014:sink_endofpacket
	wire         router_014_src_valid;                                                                      // router_014:src_valid -> rsp_demux_009:sink_valid
	wire  [90:0] router_014_src_data;                                                                       // router_014:src_data -> rsp_demux_009:sink_data
	wire         router_014_src_ready;                                                                      // rsp_demux_009:sink_ready -> router_014:src_ready
	wire  [13:0] router_014_src_channel;                                                                    // router_014:src_channel -> rsp_demux_009:sink_channel
	wire         router_014_src_startofpacket;                                                              // router_014:src_startofpacket -> rsp_demux_009:sink_startofpacket
	wire         router_014_src_endofpacket;                                                                // router_014:src_endofpacket -> rsp_demux_009:sink_endofpacket
	wire         sys_clk_timer_s1_agent_rp_valid;                                                           // sys_clk_timer_s1_agent:rp_valid -> router_015:sink_valid
	wire  [90:0] sys_clk_timer_s1_agent_rp_data;                                                            // sys_clk_timer_s1_agent:rp_data -> router_015:sink_data
	wire         sys_clk_timer_s1_agent_rp_ready;                                                           // router_015:sink_ready -> sys_clk_timer_s1_agent:rp_ready
	wire         sys_clk_timer_s1_agent_rp_startofpacket;                                                   // sys_clk_timer_s1_agent:rp_startofpacket -> router_015:sink_startofpacket
	wire         sys_clk_timer_s1_agent_rp_endofpacket;                                                     // sys_clk_timer_s1_agent:rp_endofpacket -> router_015:sink_endofpacket
	wire         router_015_src_valid;                                                                      // router_015:src_valid -> rsp_demux_010:sink_valid
	wire  [90:0] router_015_src_data;                                                                       // router_015:src_data -> rsp_demux_010:sink_data
	wire         router_015_src_ready;                                                                      // rsp_demux_010:sink_ready -> router_015:src_ready
	wire  [13:0] router_015_src_channel;                                                                    // router_015:src_channel -> rsp_demux_010:sink_channel
	wire         router_015_src_startofpacket;                                                              // router_015:src_startofpacket -> rsp_demux_010:sink_startofpacket
	wire         router_015_src_endofpacket;                                                                // router_015:src_endofpacket -> rsp_demux_010:sink_endofpacket
	wire         led_pio_s1_agent_rp_valid;                                                                 // led_pio_s1_agent:rp_valid -> router_016:sink_valid
	wire  [90:0] led_pio_s1_agent_rp_data;                                                                  // led_pio_s1_agent:rp_data -> router_016:sink_data
	wire         led_pio_s1_agent_rp_ready;                                                                 // router_016:sink_ready -> led_pio_s1_agent:rp_ready
	wire         led_pio_s1_agent_rp_startofpacket;                                                         // led_pio_s1_agent:rp_startofpacket -> router_016:sink_startofpacket
	wire         led_pio_s1_agent_rp_endofpacket;                                                           // led_pio_s1_agent:rp_endofpacket -> router_016:sink_endofpacket
	wire         router_016_src_valid;                                                                      // router_016:src_valid -> rsp_demux_011:sink_valid
	wire  [90:0] router_016_src_data;                                                                       // router_016:src_data -> rsp_demux_011:sink_data
	wire         router_016_src_ready;                                                                      // rsp_demux_011:sink_ready -> router_016:src_ready
	wire  [13:0] router_016_src_channel;                                                                    // router_016:src_channel -> rsp_demux_011:sink_channel
	wire         router_016_src_startofpacket;                                                              // router_016:src_startofpacket -> rsp_demux_011:sink_startofpacket
	wire         router_016_src_endofpacket;                                                                // router_016:src_endofpacket -> rsp_demux_011:sink_endofpacket
	wire         user_dipsw_s1_agent_rp_valid;                                                              // user_dipsw_s1_agent:rp_valid -> router_017:sink_valid
	wire  [90:0] user_dipsw_s1_agent_rp_data;                                                               // user_dipsw_s1_agent:rp_data -> router_017:sink_data
	wire         user_dipsw_s1_agent_rp_ready;                                                              // router_017:sink_ready -> user_dipsw_s1_agent:rp_ready
	wire         user_dipsw_s1_agent_rp_startofpacket;                                                      // user_dipsw_s1_agent:rp_startofpacket -> router_017:sink_startofpacket
	wire         user_dipsw_s1_agent_rp_endofpacket;                                                        // user_dipsw_s1_agent:rp_endofpacket -> router_017:sink_endofpacket
	wire         router_017_src_valid;                                                                      // router_017:src_valid -> rsp_demux_012:sink_valid
	wire  [90:0] router_017_src_data;                                                                       // router_017:src_data -> rsp_demux_012:sink_data
	wire         router_017_src_ready;                                                                      // rsp_demux_012:sink_ready -> router_017:src_ready
	wire  [13:0] router_017_src_channel;                                                                    // router_017:src_channel -> rsp_demux_012:sink_channel
	wire         router_017_src_startofpacket;                                                              // router_017:src_startofpacket -> rsp_demux_012:sink_startofpacket
	wire         router_017_src_endofpacket;                                                                // router_017:src_endofpacket -> rsp_demux_012:sink_endofpacket
	wire         user_pb_s1_agent_rp_valid;                                                                 // user_pb_s1_agent:rp_valid -> router_018:sink_valid
	wire  [90:0] user_pb_s1_agent_rp_data;                                                                  // user_pb_s1_agent:rp_data -> router_018:sink_data
	wire         user_pb_s1_agent_rp_ready;                                                                 // router_018:sink_ready -> user_pb_s1_agent:rp_ready
	wire         user_pb_s1_agent_rp_startofpacket;                                                         // user_pb_s1_agent:rp_startofpacket -> router_018:sink_startofpacket
	wire         user_pb_s1_agent_rp_endofpacket;                                                           // user_pb_s1_agent:rp_endofpacket -> router_018:sink_endofpacket
	wire         router_018_src_valid;                                                                      // router_018:src_valid -> rsp_demux_013:sink_valid
	wire  [90:0] router_018_src_data;                                                                       // router_018:src_data -> rsp_demux_013:sink_data
	wire         router_018_src_ready;                                                                      // rsp_demux_013:sink_ready -> router_018:src_ready
	wire  [13:0] router_018_src_channel;                                                                    // router_018:src_channel -> rsp_demux_013:sink_channel
	wire         router_018_src_startofpacket;                                                              // router_018:src_startofpacket -> rsp_demux_013:sink_startofpacket
	wire         router_018_src_endofpacket;                                                                // router_018:src_endofpacket -> rsp_demux_013:sink_endofpacket
	wire         router_004_src_valid;                                                                      // router_004:src_valid -> mm_bridge_0_m0_limiter:cmd_sink_valid
	wire  [90:0] router_004_src_data;                                                                       // router_004:src_data -> mm_bridge_0_m0_limiter:cmd_sink_data
	wire         router_004_src_ready;                                                                      // mm_bridge_0_m0_limiter:cmd_sink_ready -> router_004:src_ready
	wire  [13:0] router_004_src_channel;                                                                    // router_004:src_channel -> mm_bridge_0_m0_limiter:cmd_sink_channel
	wire         router_004_src_startofpacket;                                                              // router_004:src_startofpacket -> mm_bridge_0_m0_limiter:cmd_sink_startofpacket
	wire         router_004_src_endofpacket;                                                                // router_004:src_endofpacket -> mm_bridge_0_m0_limiter:cmd_sink_endofpacket
	wire  [90:0] mm_bridge_0_m0_limiter_cmd_src_data;                                                       // mm_bridge_0_m0_limiter:cmd_src_data -> cmd_demux_004:sink_data
	wire         mm_bridge_0_m0_limiter_cmd_src_ready;                                                      // cmd_demux_004:sink_ready -> mm_bridge_0_m0_limiter:cmd_src_ready
	wire  [13:0] mm_bridge_0_m0_limiter_cmd_src_channel;                                                    // mm_bridge_0_m0_limiter:cmd_src_channel -> cmd_demux_004:sink_channel
	wire         mm_bridge_0_m0_limiter_cmd_src_startofpacket;                                              // mm_bridge_0_m0_limiter:cmd_src_startofpacket -> cmd_demux_004:sink_startofpacket
	wire         mm_bridge_0_m0_limiter_cmd_src_endofpacket;                                                // mm_bridge_0_m0_limiter:cmd_src_endofpacket -> cmd_demux_004:sink_endofpacket
	wire         rsp_mux_004_src_valid;                                                                     // rsp_mux_004:src_valid -> mm_bridge_0_m0_limiter:rsp_sink_valid
	wire  [90:0] rsp_mux_004_src_data;                                                                      // rsp_mux_004:src_data -> mm_bridge_0_m0_limiter:rsp_sink_data
	wire         rsp_mux_004_src_ready;                                                                     // mm_bridge_0_m0_limiter:rsp_sink_ready -> rsp_mux_004:src_ready
	wire  [13:0] rsp_mux_004_src_channel;                                                                   // rsp_mux_004:src_channel -> mm_bridge_0_m0_limiter:rsp_sink_channel
	wire         rsp_mux_004_src_startofpacket;                                                             // rsp_mux_004:src_startofpacket -> mm_bridge_0_m0_limiter:rsp_sink_startofpacket
	wire         rsp_mux_004_src_endofpacket;                                                               // rsp_mux_004:src_endofpacket -> mm_bridge_0_m0_limiter:rsp_sink_endofpacket
	wire         mm_bridge_0_m0_limiter_rsp_src_valid;                                                      // mm_bridge_0_m0_limiter:rsp_src_valid -> mm_bridge_0_m0_agent:rp_valid
	wire  [90:0] mm_bridge_0_m0_limiter_rsp_src_data;                                                       // mm_bridge_0_m0_limiter:rsp_src_data -> mm_bridge_0_m0_agent:rp_data
	wire         mm_bridge_0_m0_limiter_rsp_src_ready;                                                      // mm_bridge_0_m0_agent:rp_ready -> mm_bridge_0_m0_limiter:rsp_src_ready
	wire  [13:0] mm_bridge_0_m0_limiter_rsp_src_channel;                                                    // mm_bridge_0_m0_limiter:rsp_src_channel -> mm_bridge_0_m0_agent:rp_channel
	wire         mm_bridge_0_m0_limiter_rsp_src_startofpacket;                                              // mm_bridge_0_m0_limiter:rsp_src_startofpacket -> mm_bridge_0_m0_agent:rp_startofpacket
	wire         mm_bridge_0_m0_limiter_rsp_src_endofpacket;                                                // mm_bridge_0_m0_limiter:rsp_src_endofpacket -> mm_bridge_0_m0_agent:rp_endofpacket
	wire         cmd_demux_src0_valid;                                                                      // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [90:0] cmd_demux_src0_data;                                                                       // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire         cmd_demux_src0_ready;                                                                      // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire  [13:0] cmd_demux_src0_channel;                                                                    // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire         cmd_demux_src0_startofpacket;                                                              // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire         cmd_demux_src0_endofpacket;                                                                // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire         cmd_demux_001_src0_valid;                                                                  // cmd_demux_001:src0_valid -> cmd_mux:sink1_valid
	wire  [90:0] cmd_demux_001_src0_data;                                                                   // cmd_demux_001:src0_data -> cmd_mux:sink1_data
	wire         cmd_demux_001_src0_ready;                                                                  // cmd_mux:sink1_ready -> cmd_demux_001:src0_ready
	wire  [13:0] cmd_demux_001_src0_channel;                                                                // cmd_demux_001:src0_channel -> cmd_mux:sink1_channel
	wire         cmd_demux_001_src0_startofpacket;                                                          // cmd_demux_001:src0_startofpacket -> cmd_mux:sink1_startofpacket
	wire         cmd_demux_001_src0_endofpacket;                                                            // cmd_demux_001:src0_endofpacket -> cmd_mux:sink1_endofpacket
	wire         cmd_demux_002_src0_valid;                                                                  // cmd_demux_002:src0_valid -> cmd_mux:sink2_valid
	wire  [90:0] cmd_demux_002_src0_data;                                                                   // cmd_demux_002:src0_data -> cmd_mux:sink2_data
	wire         cmd_demux_002_src0_ready;                                                                  // cmd_mux:sink2_ready -> cmd_demux_002:src0_ready
	wire  [13:0] cmd_demux_002_src0_channel;                                                                // cmd_demux_002:src0_channel -> cmd_mux:sink2_channel
	wire         cmd_demux_002_src0_startofpacket;                                                          // cmd_demux_002:src0_startofpacket -> cmd_mux:sink2_startofpacket
	wire         cmd_demux_002_src0_endofpacket;                                                            // cmd_demux_002:src0_endofpacket -> cmd_mux:sink2_endofpacket
	wire         cmd_demux_003_src0_valid;                                                                  // cmd_demux_003:src0_valid -> cmd_mux:sink3_valid
	wire  [90:0] cmd_demux_003_src0_data;                                                                   // cmd_demux_003:src0_data -> cmd_mux:sink3_data
	wire         cmd_demux_003_src0_ready;                                                                  // cmd_mux:sink3_ready -> cmd_demux_003:src0_ready
	wire  [13:0] cmd_demux_003_src0_channel;                                                                // cmd_demux_003:src0_channel -> cmd_mux:sink3_channel
	wire         cmd_demux_003_src0_startofpacket;                                                          // cmd_demux_003:src0_startofpacket -> cmd_mux:sink3_startofpacket
	wire         cmd_demux_003_src0_endofpacket;                                                            // cmd_demux_003:src0_endofpacket -> cmd_mux:sink3_endofpacket
	wire         cmd_demux_004_src0_valid;                                                                  // cmd_demux_004:src0_valid -> cmd_mux:sink4_valid
	wire  [90:0] cmd_demux_004_src0_data;                                                                   // cmd_demux_004:src0_data -> cmd_mux:sink4_data
	wire         cmd_demux_004_src0_ready;                                                                  // cmd_mux:sink4_ready -> cmd_demux_004:src0_ready
	wire  [13:0] cmd_demux_004_src0_channel;                                                                // cmd_demux_004:src0_channel -> cmd_mux:sink4_channel
	wire         cmd_demux_004_src0_startofpacket;                                                          // cmd_demux_004:src0_startofpacket -> cmd_mux:sink4_startofpacket
	wire         cmd_demux_004_src0_endofpacket;                                                            // cmd_demux_004:src0_endofpacket -> cmd_mux:sink4_endofpacket
	wire         cmd_demux_004_src1_valid;                                                                  // cmd_demux_004:src1_valid -> cmd_mux_001:sink0_valid
	wire  [90:0] cmd_demux_004_src1_data;                                                                   // cmd_demux_004:src1_data -> cmd_mux_001:sink0_data
	wire         cmd_demux_004_src1_ready;                                                                  // cmd_mux_001:sink0_ready -> cmd_demux_004:src1_ready
	wire  [13:0] cmd_demux_004_src1_channel;                                                                // cmd_demux_004:src1_channel -> cmd_mux_001:sink0_channel
	wire         cmd_demux_004_src1_startofpacket;                                                          // cmd_demux_004:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire         cmd_demux_004_src1_endofpacket;                                                            // cmd_demux_004:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire         cmd_demux_004_src2_valid;                                                                  // cmd_demux_004:src2_valid -> cmd_mux_002:sink0_valid
	wire  [90:0] cmd_demux_004_src2_data;                                                                   // cmd_demux_004:src2_data -> cmd_mux_002:sink0_data
	wire         cmd_demux_004_src2_ready;                                                                  // cmd_mux_002:sink0_ready -> cmd_demux_004:src2_ready
	wire  [13:0] cmd_demux_004_src2_channel;                                                                // cmd_demux_004:src2_channel -> cmd_mux_002:sink0_channel
	wire         cmd_demux_004_src2_startofpacket;                                                          // cmd_demux_004:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire         cmd_demux_004_src2_endofpacket;                                                            // cmd_demux_004:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire         cmd_demux_004_src3_valid;                                                                  // cmd_demux_004:src3_valid -> cmd_mux_003:sink0_valid
	wire  [90:0] cmd_demux_004_src3_data;                                                                   // cmd_demux_004:src3_data -> cmd_mux_003:sink0_data
	wire         cmd_demux_004_src3_ready;                                                                  // cmd_mux_003:sink0_ready -> cmd_demux_004:src3_ready
	wire  [13:0] cmd_demux_004_src3_channel;                                                                // cmd_demux_004:src3_channel -> cmd_mux_003:sink0_channel
	wire         cmd_demux_004_src3_startofpacket;                                                          // cmd_demux_004:src3_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire         cmd_demux_004_src3_endofpacket;                                                            // cmd_demux_004:src3_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire         cmd_demux_004_src4_valid;                                                                  // cmd_demux_004:src4_valid -> cmd_mux_004:sink0_valid
	wire  [90:0] cmd_demux_004_src4_data;                                                                   // cmd_demux_004:src4_data -> cmd_mux_004:sink0_data
	wire         cmd_demux_004_src4_ready;                                                                  // cmd_mux_004:sink0_ready -> cmd_demux_004:src4_ready
	wire  [13:0] cmd_demux_004_src4_channel;                                                                // cmd_demux_004:src4_channel -> cmd_mux_004:sink0_channel
	wire         cmd_demux_004_src4_startofpacket;                                                          // cmd_demux_004:src4_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire         cmd_demux_004_src4_endofpacket;                                                            // cmd_demux_004:src4_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire         cmd_demux_004_src5_valid;                                                                  // cmd_demux_004:src5_valid -> cmd_mux_005:sink0_valid
	wire  [90:0] cmd_demux_004_src5_data;                                                                   // cmd_demux_004:src5_data -> cmd_mux_005:sink0_data
	wire         cmd_demux_004_src5_ready;                                                                  // cmd_mux_005:sink0_ready -> cmd_demux_004:src5_ready
	wire  [13:0] cmd_demux_004_src5_channel;                                                                // cmd_demux_004:src5_channel -> cmd_mux_005:sink0_channel
	wire         cmd_demux_004_src5_startofpacket;                                                          // cmd_demux_004:src5_startofpacket -> cmd_mux_005:sink0_startofpacket
	wire         cmd_demux_004_src5_endofpacket;                                                            // cmd_demux_004:src5_endofpacket -> cmd_mux_005:sink0_endofpacket
	wire         cmd_demux_004_src6_valid;                                                                  // cmd_demux_004:src6_valid -> cmd_mux_006:sink0_valid
	wire  [90:0] cmd_demux_004_src6_data;                                                                   // cmd_demux_004:src6_data -> cmd_mux_006:sink0_data
	wire         cmd_demux_004_src6_ready;                                                                  // cmd_mux_006:sink0_ready -> cmd_demux_004:src6_ready
	wire  [13:0] cmd_demux_004_src6_channel;                                                                // cmd_demux_004:src6_channel -> cmd_mux_006:sink0_channel
	wire         cmd_demux_004_src6_startofpacket;                                                          // cmd_demux_004:src6_startofpacket -> cmd_mux_006:sink0_startofpacket
	wire         cmd_demux_004_src6_endofpacket;                                                            // cmd_demux_004:src6_endofpacket -> cmd_mux_006:sink0_endofpacket
	wire         cmd_demux_004_src7_valid;                                                                  // cmd_demux_004:src7_valid -> cmd_mux_007:sink0_valid
	wire  [90:0] cmd_demux_004_src7_data;                                                                   // cmd_demux_004:src7_data -> cmd_mux_007:sink0_data
	wire         cmd_demux_004_src7_ready;                                                                  // cmd_mux_007:sink0_ready -> cmd_demux_004:src7_ready
	wire  [13:0] cmd_demux_004_src7_channel;                                                                // cmd_demux_004:src7_channel -> cmd_mux_007:sink0_channel
	wire         cmd_demux_004_src7_startofpacket;                                                          // cmd_demux_004:src7_startofpacket -> cmd_mux_007:sink0_startofpacket
	wire         cmd_demux_004_src7_endofpacket;                                                            // cmd_demux_004:src7_endofpacket -> cmd_mux_007:sink0_endofpacket
	wire         cmd_demux_004_src8_valid;                                                                  // cmd_demux_004:src8_valid -> cmd_mux_008:sink0_valid
	wire  [90:0] cmd_demux_004_src8_data;                                                                   // cmd_demux_004:src8_data -> cmd_mux_008:sink0_data
	wire         cmd_demux_004_src8_ready;                                                                  // cmd_mux_008:sink0_ready -> cmd_demux_004:src8_ready
	wire  [13:0] cmd_demux_004_src8_channel;                                                                // cmd_demux_004:src8_channel -> cmd_mux_008:sink0_channel
	wire         cmd_demux_004_src8_startofpacket;                                                          // cmd_demux_004:src8_startofpacket -> cmd_mux_008:sink0_startofpacket
	wire         cmd_demux_004_src8_endofpacket;                                                            // cmd_demux_004:src8_endofpacket -> cmd_mux_008:sink0_endofpacket
	wire         cmd_demux_004_src9_valid;                                                                  // cmd_demux_004:src9_valid -> cmd_mux_009:sink0_valid
	wire  [90:0] cmd_demux_004_src9_data;                                                                   // cmd_demux_004:src9_data -> cmd_mux_009:sink0_data
	wire         cmd_demux_004_src9_ready;                                                                  // cmd_mux_009:sink0_ready -> cmd_demux_004:src9_ready
	wire  [13:0] cmd_demux_004_src9_channel;                                                                // cmd_demux_004:src9_channel -> cmd_mux_009:sink0_channel
	wire         cmd_demux_004_src9_startofpacket;                                                          // cmd_demux_004:src9_startofpacket -> cmd_mux_009:sink0_startofpacket
	wire         cmd_demux_004_src9_endofpacket;                                                            // cmd_demux_004:src9_endofpacket -> cmd_mux_009:sink0_endofpacket
	wire         cmd_demux_004_src10_valid;                                                                 // cmd_demux_004:src10_valid -> cmd_mux_010:sink0_valid
	wire  [90:0] cmd_demux_004_src10_data;                                                                  // cmd_demux_004:src10_data -> cmd_mux_010:sink0_data
	wire         cmd_demux_004_src10_ready;                                                                 // cmd_mux_010:sink0_ready -> cmd_demux_004:src10_ready
	wire  [13:0] cmd_demux_004_src10_channel;                                                               // cmd_demux_004:src10_channel -> cmd_mux_010:sink0_channel
	wire         cmd_demux_004_src10_startofpacket;                                                         // cmd_demux_004:src10_startofpacket -> cmd_mux_010:sink0_startofpacket
	wire         cmd_demux_004_src10_endofpacket;                                                           // cmd_demux_004:src10_endofpacket -> cmd_mux_010:sink0_endofpacket
	wire         cmd_demux_004_src11_valid;                                                                 // cmd_demux_004:src11_valid -> cmd_mux_011:sink0_valid
	wire  [90:0] cmd_demux_004_src11_data;                                                                  // cmd_demux_004:src11_data -> cmd_mux_011:sink0_data
	wire         cmd_demux_004_src11_ready;                                                                 // cmd_mux_011:sink0_ready -> cmd_demux_004:src11_ready
	wire  [13:0] cmd_demux_004_src11_channel;                                                               // cmd_demux_004:src11_channel -> cmd_mux_011:sink0_channel
	wire         cmd_demux_004_src11_startofpacket;                                                         // cmd_demux_004:src11_startofpacket -> cmd_mux_011:sink0_startofpacket
	wire         cmd_demux_004_src11_endofpacket;                                                           // cmd_demux_004:src11_endofpacket -> cmd_mux_011:sink0_endofpacket
	wire         cmd_demux_004_src12_valid;                                                                 // cmd_demux_004:src12_valid -> cmd_mux_012:sink0_valid
	wire  [90:0] cmd_demux_004_src12_data;                                                                  // cmd_demux_004:src12_data -> cmd_mux_012:sink0_data
	wire         cmd_demux_004_src12_ready;                                                                 // cmd_mux_012:sink0_ready -> cmd_demux_004:src12_ready
	wire  [13:0] cmd_demux_004_src12_channel;                                                               // cmd_demux_004:src12_channel -> cmd_mux_012:sink0_channel
	wire         cmd_demux_004_src12_startofpacket;                                                         // cmd_demux_004:src12_startofpacket -> cmd_mux_012:sink0_startofpacket
	wire         cmd_demux_004_src12_endofpacket;                                                           // cmd_demux_004:src12_endofpacket -> cmd_mux_012:sink0_endofpacket
	wire         cmd_demux_004_src13_valid;                                                                 // cmd_demux_004:src13_valid -> cmd_mux_013:sink0_valid
	wire  [90:0] cmd_demux_004_src13_data;                                                                  // cmd_demux_004:src13_data -> cmd_mux_013:sink0_data
	wire         cmd_demux_004_src13_ready;                                                                 // cmd_mux_013:sink0_ready -> cmd_demux_004:src13_ready
	wire  [13:0] cmd_demux_004_src13_channel;                                                               // cmd_demux_004:src13_channel -> cmd_mux_013:sink0_channel
	wire         cmd_demux_004_src13_startofpacket;                                                         // cmd_demux_004:src13_startofpacket -> cmd_mux_013:sink0_startofpacket
	wire         cmd_demux_004_src13_endofpacket;                                                           // cmd_demux_004:src13_endofpacket -> cmd_mux_013:sink0_endofpacket
	wire         rsp_demux_src0_valid;                                                                      // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [90:0] rsp_demux_src0_data;                                                                       // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire         rsp_demux_src0_ready;                                                                      // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire  [13:0] rsp_demux_src0_channel;                                                                    // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire         rsp_demux_src0_startofpacket;                                                              // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire         rsp_demux_src0_endofpacket;                                                                // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire         rsp_demux_src1_valid;                                                                      // rsp_demux:src1_valid -> rsp_mux_001:sink0_valid
	wire  [90:0] rsp_demux_src1_data;                                                                       // rsp_demux:src1_data -> rsp_mux_001:sink0_data
	wire         rsp_demux_src1_ready;                                                                      // rsp_mux_001:sink0_ready -> rsp_demux:src1_ready
	wire  [13:0] rsp_demux_src1_channel;                                                                    // rsp_demux:src1_channel -> rsp_mux_001:sink0_channel
	wire         rsp_demux_src1_startofpacket;                                                              // rsp_demux:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire         rsp_demux_src1_endofpacket;                                                                // rsp_demux:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire         rsp_demux_src2_valid;                                                                      // rsp_demux:src2_valid -> rsp_mux_002:sink0_valid
	wire  [90:0] rsp_demux_src2_data;                                                                       // rsp_demux:src2_data -> rsp_mux_002:sink0_data
	wire         rsp_demux_src2_ready;                                                                      // rsp_mux_002:sink0_ready -> rsp_demux:src2_ready
	wire  [13:0] rsp_demux_src2_channel;                                                                    // rsp_demux:src2_channel -> rsp_mux_002:sink0_channel
	wire         rsp_demux_src2_startofpacket;                                                              // rsp_demux:src2_startofpacket -> rsp_mux_002:sink0_startofpacket
	wire         rsp_demux_src2_endofpacket;                                                                // rsp_demux:src2_endofpacket -> rsp_mux_002:sink0_endofpacket
	wire         rsp_demux_src3_valid;                                                                      // rsp_demux:src3_valid -> rsp_mux_003:sink0_valid
	wire  [90:0] rsp_demux_src3_data;                                                                       // rsp_demux:src3_data -> rsp_mux_003:sink0_data
	wire         rsp_demux_src3_ready;                                                                      // rsp_mux_003:sink0_ready -> rsp_demux:src3_ready
	wire  [13:0] rsp_demux_src3_channel;                                                                    // rsp_demux:src3_channel -> rsp_mux_003:sink0_channel
	wire         rsp_demux_src3_startofpacket;                                                              // rsp_demux:src3_startofpacket -> rsp_mux_003:sink0_startofpacket
	wire         rsp_demux_src3_endofpacket;                                                                // rsp_demux:src3_endofpacket -> rsp_mux_003:sink0_endofpacket
	wire         rsp_demux_src4_valid;                                                                      // rsp_demux:src4_valid -> rsp_mux_004:sink0_valid
	wire  [90:0] rsp_demux_src4_data;                                                                       // rsp_demux:src4_data -> rsp_mux_004:sink0_data
	wire         rsp_demux_src4_ready;                                                                      // rsp_mux_004:sink0_ready -> rsp_demux:src4_ready
	wire  [13:0] rsp_demux_src4_channel;                                                                    // rsp_demux:src4_channel -> rsp_mux_004:sink0_channel
	wire         rsp_demux_src4_startofpacket;                                                              // rsp_demux:src4_startofpacket -> rsp_mux_004:sink0_startofpacket
	wire         rsp_demux_src4_endofpacket;                                                                // rsp_demux:src4_endofpacket -> rsp_mux_004:sink0_endofpacket
	wire         rsp_demux_001_src0_valid;                                                                  // rsp_demux_001:src0_valid -> rsp_mux_004:sink1_valid
	wire  [90:0] rsp_demux_001_src0_data;                                                                   // rsp_demux_001:src0_data -> rsp_mux_004:sink1_data
	wire         rsp_demux_001_src0_ready;                                                                  // rsp_mux_004:sink1_ready -> rsp_demux_001:src0_ready
	wire  [13:0] rsp_demux_001_src0_channel;                                                                // rsp_demux_001:src0_channel -> rsp_mux_004:sink1_channel
	wire         rsp_demux_001_src0_startofpacket;                                                          // rsp_demux_001:src0_startofpacket -> rsp_mux_004:sink1_startofpacket
	wire         rsp_demux_001_src0_endofpacket;                                                            // rsp_demux_001:src0_endofpacket -> rsp_mux_004:sink1_endofpacket
	wire         rsp_demux_002_src0_valid;                                                                  // rsp_demux_002:src0_valid -> rsp_mux_004:sink2_valid
	wire  [90:0] rsp_demux_002_src0_data;                                                                   // rsp_demux_002:src0_data -> rsp_mux_004:sink2_data
	wire         rsp_demux_002_src0_ready;                                                                  // rsp_mux_004:sink2_ready -> rsp_demux_002:src0_ready
	wire  [13:0] rsp_demux_002_src0_channel;                                                                // rsp_demux_002:src0_channel -> rsp_mux_004:sink2_channel
	wire         rsp_demux_002_src0_startofpacket;                                                          // rsp_demux_002:src0_startofpacket -> rsp_mux_004:sink2_startofpacket
	wire         rsp_demux_002_src0_endofpacket;                                                            // rsp_demux_002:src0_endofpacket -> rsp_mux_004:sink2_endofpacket
	wire         rsp_demux_003_src0_valid;                                                                  // rsp_demux_003:src0_valid -> rsp_mux_004:sink3_valid
	wire  [90:0] rsp_demux_003_src0_data;                                                                   // rsp_demux_003:src0_data -> rsp_mux_004:sink3_data
	wire         rsp_demux_003_src0_ready;                                                                  // rsp_mux_004:sink3_ready -> rsp_demux_003:src0_ready
	wire  [13:0] rsp_demux_003_src0_channel;                                                                // rsp_demux_003:src0_channel -> rsp_mux_004:sink3_channel
	wire         rsp_demux_003_src0_startofpacket;                                                          // rsp_demux_003:src0_startofpacket -> rsp_mux_004:sink3_startofpacket
	wire         rsp_demux_003_src0_endofpacket;                                                            // rsp_demux_003:src0_endofpacket -> rsp_mux_004:sink3_endofpacket
	wire         rsp_demux_004_src0_valid;                                                                  // rsp_demux_004:src0_valid -> rsp_mux_004:sink4_valid
	wire  [90:0] rsp_demux_004_src0_data;                                                                   // rsp_demux_004:src0_data -> rsp_mux_004:sink4_data
	wire         rsp_demux_004_src0_ready;                                                                  // rsp_mux_004:sink4_ready -> rsp_demux_004:src0_ready
	wire  [13:0] rsp_demux_004_src0_channel;                                                                // rsp_demux_004:src0_channel -> rsp_mux_004:sink4_channel
	wire         rsp_demux_004_src0_startofpacket;                                                          // rsp_demux_004:src0_startofpacket -> rsp_mux_004:sink4_startofpacket
	wire         rsp_demux_004_src0_endofpacket;                                                            // rsp_demux_004:src0_endofpacket -> rsp_mux_004:sink4_endofpacket
	wire         rsp_demux_005_src0_valid;                                                                  // rsp_demux_005:src0_valid -> rsp_mux_004:sink5_valid
	wire  [90:0] rsp_demux_005_src0_data;                                                                   // rsp_demux_005:src0_data -> rsp_mux_004:sink5_data
	wire         rsp_demux_005_src0_ready;                                                                  // rsp_mux_004:sink5_ready -> rsp_demux_005:src0_ready
	wire  [13:0] rsp_demux_005_src0_channel;                                                                // rsp_demux_005:src0_channel -> rsp_mux_004:sink5_channel
	wire         rsp_demux_005_src0_startofpacket;                                                          // rsp_demux_005:src0_startofpacket -> rsp_mux_004:sink5_startofpacket
	wire         rsp_demux_005_src0_endofpacket;                                                            // rsp_demux_005:src0_endofpacket -> rsp_mux_004:sink5_endofpacket
	wire         rsp_demux_006_src0_valid;                                                                  // rsp_demux_006:src0_valid -> rsp_mux_004:sink6_valid
	wire  [90:0] rsp_demux_006_src0_data;                                                                   // rsp_demux_006:src0_data -> rsp_mux_004:sink6_data
	wire         rsp_demux_006_src0_ready;                                                                  // rsp_mux_004:sink6_ready -> rsp_demux_006:src0_ready
	wire  [13:0] rsp_demux_006_src0_channel;                                                                // rsp_demux_006:src0_channel -> rsp_mux_004:sink6_channel
	wire         rsp_demux_006_src0_startofpacket;                                                          // rsp_demux_006:src0_startofpacket -> rsp_mux_004:sink6_startofpacket
	wire         rsp_demux_006_src0_endofpacket;                                                            // rsp_demux_006:src0_endofpacket -> rsp_mux_004:sink6_endofpacket
	wire         rsp_demux_007_src0_valid;                                                                  // rsp_demux_007:src0_valid -> rsp_mux_004:sink7_valid
	wire  [90:0] rsp_demux_007_src0_data;                                                                   // rsp_demux_007:src0_data -> rsp_mux_004:sink7_data
	wire         rsp_demux_007_src0_ready;                                                                  // rsp_mux_004:sink7_ready -> rsp_demux_007:src0_ready
	wire  [13:0] rsp_demux_007_src0_channel;                                                                // rsp_demux_007:src0_channel -> rsp_mux_004:sink7_channel
	wire         rsp_demux_007_src0_startofpacket;                                                          // rsp_demux_007:src0_startofpacket -> rsp_mux_004:sink7_startofpacket
	wire         rsp_demux_007_src0_endofpacket;                                                            // rsp_demux_007:src0_endofpacket -> rsp_mux_004:sink7_endofpacket
	wire         rsp_demux_008_src0_valid;                                                                  // rsp_demux_008:src0_valid -> rsp_mux_004:sink8_valid
	wire  [90:0] rsp_demux_008_src0_data;                                                                   // rsp_demux_008:src0_data -> rsp_mux_004:sink8_data
	wire         rsp_demux_008_src0_ready;                                                                  // rsp_mux_004:sink8_ready -> rsp_demux_008:src0_ready
	wire  [13:0] rsp_demux_008_src0_channel;                                                                // rsp_demux_008:src0_channel -> rsp_mux_004:sink8_channel
	wire         rsp_demux_008_src0_startofpacket;                                                          // rsp_demux_008:src0_startofpacket -> rsp_mux_004:sink8_startofpacket
	wire         rsp_demux_008_src0_endofpacket;                                                            // rsp_demux_008:src0_endofpacket -> rsp_mux_004:sink8_endofpacket
	wire         rsp_demux_009_src0_valid;                                                                  // rsp_demux_009:src0_valid -> rsp_mux_004:sink9_valid
	wire  [90:0] rsp_demux_009_src0_data;                                                                   // rsp_demux_009:src0_data -> rsp_mux_004:sink9_data
	wire         rsp_demux_009_src0_ready;                                                                  // rsp_mux_004:sink9_ready -> rsp_demux_009:src0_ready
	wire  [13:0] rsp_demux_009_src0_channel;                                                                // rsp_demux_009:src0_channel -> rsp_mux_004:sink9_channel
	wire         rsp_demux_009_src0_startofpacket;                                                          // rsp_demux_009:src0_startofpacket -> rsp_mux_004:sink9_startofpacket
	wire         rsp_demux_009_src0_endofpacket;                                                            // rsp_demux_009:src0_endofpacket -> rsp_mux_004:sink9_endofpacket
	wire         rsp_demux_010_src0_valid;                                                                  // rsp_demux_010:src0_valid -> rsp_mux_004:sink10_valid
	wire  [90:0] rsp_demux_010_src0_data;                                                                   // rsp_demux_010:src0_data -> rsp_mux_004:sink10_data
	wire         rsp_demux_010_src0_ready;                                                                  // rsp_mux_004:sink10_ready -> rsp_demux_010:src0_ready
	wire  [13:0] rsp_demux_010_src0_channel;                                                                // rsp_demux_010:src0_channel -> rsp_mux_004:sink10_channel
	wire         rsp_demux_010_src0_startofpacket;                                                          // rsp_demux_010:src0_startofpacket -> rsp_mux_004:sink10_startofpacket
	wire         rsp_demux_010_src0_endofpacket;                                                            // rsp_demux_010:src0_endofpacket -> rsp_mux_004:sink10_endofpacket
	wire         rsp_demux_011_src0_valid;                                                                  // rsp_demux_011:src0_valid -> rsp_mux_004:sink11_valid
	wire  [90:0] rsp_demux_011_src0_data;                                                                   // rsp_demux_011:src0_data -> rsp_mux_004:sink11_data
	wire         rsp_demux_011_src0_ready;                                                                  // rsp_mux_004:sink11_ready -> rsp_demux_011:src0_ready
	wire  [13:0] rsp_demux_011_src0_channel;                                                                // rsp_demux_011:src0_channel -> rsp_mux_004:sink11_channel
	wire         rsp_demux_011_src0_startofpacket;                                                          // rsp_demux_011:src0_startofpacket -> rsp_mux_004:sink11_startofpacket
	wire         rsp_demux_011_src0_endofpacket;                                                            // rsp_demux_011:src0_endofpacket -> rsp_mux_004:sink11_endofpacket
	wire         rsp_demux_012_src0_valid;                                                                  // rsp_demux_012:src0_valid -> rsp_mux_004:sink12_valid
	wire  [90:0] rsp_demux_012_src0_data;                                                                   // rsp_demux_012:src0_data -> rsp_mux_004:sink12_data
	wire         rsp_demux_012_src0_ready;                                                                  // rsp_mux_004:sink12_ready -> rsp_demux_012:src0_ready
	wire  [13:0] rsp_demux_012_src0_channel;                                                                // rsp_demux_012:src0_channel -> rsp_mux_004:sink12_channel
	wire         rsp_demux_012_src0_startofpacket;                                                          // rsp_demux_012:src0_startofpacket -> rsp_mux_004:sink12_startofpacket
	wire         rsp_demux_012_src0_endofpacket;                                                            // rsp_demux_012:src0_endofpacket -> rsp_mux_004:sink12_endofpacket
	wire         rsp_demux_013_src0_valid;                                                                  // rsp_demux_013:src0_valid -> rsp_mux_004:sink13_valid
	wire  [90:0] rsp_demux_013_src0_data;                                                                   // rsp_demux_013:src0_data -> rsp_mux_004:sink13_data
	wire         rsp_demux_013_src0_ready;                                                                  // rsp_mux_004:sink13_ready -> rsp_demux_013:src0_ready
	wire  [13:0] rsp_demux_013_src0_channel;                                                                // rsp_demux_013:src0_channel -> rsp_mux_004:sink13_channel
	wire         rsp_demux_013_src0_startofpacket;                                                          // rsp_demux_013:src0_startofpacket -> rsp_mux_004:sink13_startofpacket
	wire         rsp_demux_013_src0_endofpacket;                                                            // rsp_demux_013:src0_endofpacket -> rsp_mux_004:sink13_endofpacket
	wire  [13:0] mm_bridge_0_m0_limiter_cmd_valid_data;                                                     // mm_bridge_0_m0_limiter:cmd_src_valid -> cmd_demux_004:sink_valid
	wire         descriptor_memory_s1_agent_rdata_fifo_src_valid;                                           // descriptor_memory_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter:in_0_valid
	wire  [33:0] descriptor_memory_s1_agent_rdata_fifo_src_data;                                            // descriptor_memory_s1_agent:rdata_fifo_src_data -> avalon_st_adapter:in_0_data
	wire         descriptor_memory_s1_agent_rdata_fifo_src_ready;                                           // avalon_st_adapter:in_0_ready -> descriptor_memory_s1_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_out_0_valid;                                                             // avalon_st_adapter:out_0_valid -> descriptor_memory_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_out_0_data;                                                              // avalon_st_adapter:out_0_data -> descriptor_memory_s1_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_out_0_ready;                                                             // descriptor_memory_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire   [0:0] avalon_st_adapter_out_0_error;                                                             // avalon_st_adapter:out_0_error -> descriptor_memory_s1_agent:rdata_fifo_sink_error
	wire         jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid;                                    // jtag_uart_avalon_jtag_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_001:in_0_valid
	wire  [33:0] jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data;                                     // jtag_uart_avalon_jtag_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_001:in_0_data
	wire         jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready;                                    // avalon_st_adapter_001:in_0_ready -> jtag_uart_avalon_jtag_slave_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_001_out_0_valid;                                                         // avalon_st_adapter_001:out_0_valid -> jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_001_out_0_data;                                                          // avalon_st_adapter_001:out_0_data -> jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_001_out_0_ready;                                                         // jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_001:out_0_ready
	wire   [0:0] avalon_st_adapter_001_out_0_error;                                                         // avalon_st_adapter_001:out_0_error -> jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_error
	wire         opencores_i2c_0_avalon_slave_0_agent_rdata_fifo_src_valid;                                 // opencores_i2c_0_avalon_slave_0_agent:rdata_fifo_src_valid -> avalon_st_adapter_002:in_0_valid
	wire  [33:0] opencores_i2c_0_avalon_slave_0_agent_rdata_fifo_src_data;                                  // opencores_i2c_0_avalon_slave_0_agent:rdata_fifo_src_data -> avalon_st_adapter_002:in_0_data
	wire         opencores_i2c_0_avalon_slave_0_agent_rdata_fifo_src_ready;                                 // avalon_st_adapter_002:in_0_ready -> opencores_i2c_0_avalon_slave_0_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_002_out_0_valid;                                                         // avalon_st_adapter_002:out_0_valid -> opencores_i2c_0_avalon_slave_0_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_002_out_0_data;                                                          // avalon_st_adapter_002:out_0_data -> opencores_i2c_0_avalon_slave_0_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_002_out_0_ready;                                                         // opencores_i2c_0_avalon_slave_0_agent:rdata_fifo_sink_ready -> avalon_st_adapter_002:out_0_ready
	wire   [0:0] avalon_st_adapter_002_out_0_error;                                                         // avalon_st_adapter_002:out_0_error -> opencores_i2c_0_avalon_slave_0_agent:rdata_fifo_sink_error
	wire         userhw_0_avalon_slave_0_agent_rdata_fifo_src_valid;                                        // userhw_0_avalon_slave_0_agent:rdata_fifo_src_valid -> avalon_st_adapter_003:in_0_valid
	wire  [33:0] userhw_0_avalon_slave_0_agent_rdata_fifo_src_data;                                         // userhw_0_avalon_slave_0_agent:rdata_fifo_src_data -> avalon_st_adapter_003:in_0_data
	wire         userhw_0_avalon_slave_0_agent_rdata_fifo_src_ready;                                        // avalon_st_adapter_003:in_0_ready -> userhw_0_avalon_slave_0_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_003_out_0_valid;                                                         // avalon_st_adapter_003:out_0_valid -> userhw_0_avalon_slave_0_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_003_out_0_data;                                                          // avalon_st_adapter_003:out_0_data -> userhw_0_avalon_slave_0_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_003_out_0_ready;                                                         // userhw_0_avalon_slave_0_agent:rdata_fifo_sink_ready -> avalon_st_adapter_003:out_0_ready
	wire   [0:0] avalon_st_adapter_003_out_0_error;                                                         // avalon_st_adapter_003:out_0_error -> userhw_0_avalon_slave_0_agent:rdata_fifo_sink_error
	wire         eth_tse_control_port_agent_rdata_fifo_src_valid;                                           // eth_tse_control_port_agent:rdata_fifo_src_valid -> avalon_st_adapter_004:in_0_valid
	wire  [33:0] eth_tse_control_port_agent_rdata_fifo_src_data;                                            // eth_tse_control_port_agent:rdata_fifo_src_data -> avalon_st_adapter_004:in_0_data
	wire         eth_tse_control_port_agent_rdata_fifo_src_ready;                                           // avalon_st_adapter_004:in_0_ready -> eth_tse_control_port_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_004_out_0_valid;                                                         // avalon_st_adapter_004:out_0_valid -> eth_tse_control_port_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_004_out_0_data;                                                          // avalon_st_adapter_004:out_0_data -> eth_tse_control_port_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_004_out_0_ready;                                                         // eth_tse_control_port_agent:rdata_fifo_sink_ready -> avalon_st_adapter_004:out_0_ready
	wire   [0:0] avalon_st_adapter_004_out_0_error;                                                         // avalon_st_adapter_004:out_0_error -> eth_tse_control_port_agent:rdata_fifo_sink_error
	wire         sysid_control_slave_agent_rdata_fifo_src_valid;                                            // sysid_control_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_005:in_0_valid
	wire  [33:0] sysid_control_slave_agent_rdata_fifo_src_data;                                             // sysid_control_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_005:in_0_data
	wire         sysid_control_slave_agent_rdata_fifo_src_ready;                                            // avalon_st_adapter_005:in_0_ready -> sysid_control_slave_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_005_out_0_valid;                                                         // avalon_st_adapter_005:out_0_valid -> sysid_control_slave_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_005_out_0_data;                                                          // avalon_st_adapter_005:out_0_data -> sysid_control_slave_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_005_out_0_ready;                                                         // sysid_control_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_005:out_0_ready
	wire   [0:0] avalon_st_adapter_005_out_0_error;                                                         // avalon_st_adapter_005:out_0_error -> sysid_control_slave_agent:rdata_fifo_sink_error
	wire         msgdma_rx_csr_agent_rdata_fifo_src_valid;                                                  // msgdma_rx_csr_agent:rdata_fifo_src_valid -> avalon_st_adapter_006:in_0_valid
	wire  [33:0] msgdma_rx_csr_agent_rdata_fifo_src_data;                                                   // msgdma_rx_csr_agent:rdata_fifo_src_data -> avalon_st_adapter_006:in_0_data
	wire         msgdma_rx_csr_agent_rdata_fifo_src_ready;                                                  // avalon_st_adapter_006:in_0_ready -> msgdma_rx_csr_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_006_out_0_valid;                                                         // avalon_st_adapter_006:out_0_valid -> msgdma_rx_csr_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_006_out_0_data;                                                          // avalon_st_adapter_006:out_0_data -> msgdma_rx_csr_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_006_out_0_ready;                                                         // msgdma_rx_csr_agent:rdata_fifo_sink_ready -> avalon_st_adapter_006:out_0_ready
	wire   [0:0] avalon_st_adapter_006_out_0_error;                                                         // avalon_st_adapter_006:out_0_error -> msgdma_rx_csr_agent:rdata_fifo_sink_error
	wire         msgdma_tx_csr_agent_rdata_fifo_src_valid;                                                  // msgdma_tx_csr_agent:rdata_fifo_src_valid -> avalon_st_adapter_007:in_0_valid
	wire  [33:0] msgdma_tx_csr_agent_rdata_fifo_src_data;                                                   // msgdma_tx_csr_agent:rdata_fifo_src_data -> avalon_st_adapter_007:in_0_data
	wire         msgdma_tx_csr_agent_rdata_fifo_src_ready;                                                  // avalon_st_adapter_007:in_0_ready -> msgdma_tx_csr_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_007_out_0_valid;                                                         // avalon_st_adapter_007:out_0_valid -> msgdma_tx_csr_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_007_out_0_data;                                                          // avalon_st_adapter_007:out_0_data -> msgdma_tx_csr_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_007_out_0_ready;                                                         // msgdma_tx_csr_agent:rdata_fifo_sink_ready -> avalon_st_adapter_007:out_0_ready
	wire   [0:0] avalon_st_adapter_007_out_0_error;                                                         // avalon_st_adapter_007:out_0_error -> msgdma_tx_csr_agent:rdata_fifo_sink_error
	wire         msgdma_tx_prefetcher_csr_agent_rdata_fifo_src_valid;                                       // msgdma_tx_prefetcher_csr_agent:rdata_fifo_src_valid -> avalon_st_adapter_008:in_0_valid
	wire  [33:0] msgdma_tx_prefetcher_csr_agent_rdata_fifo_src_data;                                        // msgdma_tx_prefetcher_csr_agent:rdata_fifo_src_data -> avalon_st_adapter_008:in_0_data
	wire         msgdma_tx_prefetcher_csr_agent_rdata_fifo_src_ready;                                       // avalon_st_adapter_008:in_0_ready -> msgdma_tx_prefetcher_csr_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_008_out_0_valid;                                                         // avalon_st_adapter_008:out_0_valid -> msgdma_tx_prefetcher_csr_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_008_out_0_data;                                                          // avalon_st_adapter_008:out_0_data -> msgdma_tx_prefetcher_csr_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_008_out_0_ready;                                                         // msgdma_tx_prefetcher_csr_agent:rdata_fifo_sink_ready -> avalon_st_adapter_008:out_0_ready
	wire   [0:0] avalon_st_adapter_008_out_0_error;                                                         // avalon_st_adapter_008:out_0_error -> msgdma_tx_prefetcher_csr_agent:rdata_fifo_sink_error
	wire         msgdma_rx_prefetcher_csr_agent_rdata_fifo_src_valid;                                       // msgdma_rx_prefetcher_csr_agent:rdata_fifo_src_valid -> avalon_st_adapter_009:in_0_valid
	wire  [33:0] msgdma_rx_prefetcher_csr_agent_rdata_fifo_src_data;                                        // msgdma_rx_prefetcher_csr_agent:rdata_fifo_src_data -> avalon_st_adapter_009:in_0_data
	wire         msgdma_rx_prefetcher_csr_agent_rdata_fifo_src_ready;                                       // avalon_st_adapter_009:in_0_ready -> msgdma_rx_prefetcher_csr_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_009_out_0_valid;                                                         // avalon_st_adapter_009:out_0_valid -> msgdma_rx_prefetcher_csr_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_009_out_0_data;                                                          // avalon_st_adapter_009:out_0_data -> msgdma_rx_prefetcher_csr_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_009_out_0_ready;                                                         // msgdma_rx_prefetcher_csr_agent:rdata_fifo_sink_ready -> avalon_st_adapter_009:out_0_ready
	wire   [0:0] avalon_st_adapter_009_out_0_error;                                                         // avalon_st_adapter_009:out_0_error -> msgdma_rx_prefetcher_csr_agent:rdata_fifo_sink_error
	wire         sys_clk_timer_s1_agent_rdata_fifo_src_valid;                                               // sys_clk_timer_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_010:in_0_valid
	wire  [33:0] sys_clk_timer_s1_agent_rdata_fifo_src_data;                                                // sys_clk_timer_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_010:in_0_data
	wire         sys_clk_timer_s1_agent_rdata_fifo_src_ready;                                               // avalon_st_adapter_010:in_0_ready -> sys_clk_timer_s1_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_010_out_0_valid;                                                         // avalon_st_adapter_010:out_0_valid -> sys_clk_timer_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_010_out_0_data;                                                          // avalon_st_adapter_010:out_0_data -> sys_clk_timer_s1_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_010_out_0_ready;                                                         // sys_clk_timer_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_010:out_0_ready
	wire   [0:0] avalon_st_adapter_010_out_0_error;                                                         // avalon_st_adapter_010:out_0_error -> sys_clk_timer_s1_agent:rdata_fifo_sink_error
	wire         led_pio_s1_agent_rdata_fifo_src_valid;                                                     // led_pio_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_011:in_0_valid
	wire  [33:0] led_pio_s1_agent_rdata_fifo_src_data;                                                      // led_pio_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_011:in_0_data
	wire         led_pio_s1_agent_rdata_fifo_src_ready;                                                     // avalon_st_adapter_011:in_0_ready -> led_pio_s1_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_011_out_0_valid;                                                         // avalon_st_adapter_011:out_0_valid -> led_pio_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_011_out_0_data;                                                          // avalon_st_adapter_011:out_0_data -> led_pio_s1_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_011_out_0_ready;                                                         // led_pio_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_011:out_0_ready
	wire   [0:0] avalon_st_adapter_011_out_0_error;                                                         // avalon_st_adapter_011:out_0_error -> led_pio_s1_agent:rdata_fifo_sink_error
	wire         user_dipsw_s1_agent_rdata_fifo_src_valid;                                                  // user_dipsw_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_012:in_0_valid
	wire  [33:0] user_dipsw_s1_agent_rdata_fifo_src_data;                                                   // user_dipsw_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_012:in_0_data
	wire         user_dipsw_s1_agent_rdata_fifo_src_ready;                                                  // avalon_st_adapter_012:in_0_ready -> user_dipsw_s1_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_012_out_0_valid;                                                         // avalon_st_adapter_012:out_0_valid -> user_dipsw_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_012_out_0_data;                                                          // avalon_st_adapter_012:out_0_data -> user_dipsw_s1_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_012_out_0_ready;                                                         // user_dipsw_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_012:out_0_ready
	wire   [0:0] avalon_st_adapter_012_out_0_error;                                                         // avalon_st_adapter_012:out_0_error -> user_dipsw_s1_agent:rdata_fifo_sink_error
	wire         user_pb_s1_agent_rdata_fifo_src_valid;                                                     // user_pb_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_013:in_0_valid
	wire  [33:0] user_pb_s1_agent_rdata_fifo_src_data;                                                      // user_pb_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_013:in_0_data
	wire         user_pb_s1_agent_rdata_fifo_src_ready;                                                     // avalon_st_adapter_013:in_0_ready -> user_pb_s1_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_013_out_0_valid;                                                         // avalon_st_adapter_013:out_0_valid -> user_pb_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_013_out_0_data;                                                          // avalon_st_adapter_013:out_0_data -> user_pb_s1_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_013_out_0_ready;                                                         // user_pb_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_013:out_0_ready
	wire   [0:0] avalon_st_adapter_013_out_0_error;                                                         // avalon_st_adapter_013:out_0_error -> user_pb_s1_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (15),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (15),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) msgdma_rx_descriptor_read_master_translator (
		.clk                    (sll_hyperbus_controller_top_0_o_av_out_clk_clk),                                      //                       clk.clk
		.reset                  (msgdma_rx_reset_n_reset_bridge_in_reset_reset),                                       //                     reset.reset
		.uav_address            (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (msgdma_rx_descriptor_read_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (msgdma_rx_descriptor_read_master_waitrequest),                                        //                          .waitrequest
		.av_read                (msgdma_rx_descriptor_read_master_read),                                               //                          .read
		.av_readdata            (msgdma_rx_descriptor_read_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (msgdma_rx_descriptor_read_master_readdatavalid),                                      //                          .readdatavalid
		.av_burstcount          (1'b1),                                                                                //               (terminated)
		.av_byteenable          (4'b1111),                                                                             //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                                //               (terminated)
		.av_begintransfer       (1'b0),                                                                                //               (terminated)
		.av_chipselect          (1'b0),                                                                                //               (terminated)
		.av_write               (1'b0),                                                                                //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                                //               (terminated)
		.av_lock                (1'b0),                                                                                //               (terminated)
		.av_debugaccess         (1'b0),                                                                                //               (terminated)
		.uav_clken              (),                                                                                    //               (terminated)
		.av_clken               (1'b1),                                                                                //               (terminated)
		.uav_response           (2'b00),                                                                               //               (terminated)
		.av_response            (),                                                                                    //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                                //               (terminated)
		.av_writeresponsevalid  ()                                                                                     //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (15),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (15),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) msgdma_tx_descriptor_read_master_translator (
		.clk                    (sll_hyperbus_controller_top_0_o_av_out_clk_clk),                                      //                       clk.clk
		.reset                  (msgdma_rx_reset_n_reset_bridge_in_reset_reset),                                       //                     reset.reset
		.uav_address            (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (msgdma_tx_descriptor_read_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (msgdma_tx_descriptor_read_master_waitrequest),                                        //                          .waitrequest
		.av_read                (msgdma_tx_descriptor_read_master_read),                                               //                          .read
		.av_readdata            (msgdma_tx_descriptor_read_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (msgdma_tx_descriptor_read_master_readdatavalid),                                      //                          .readdatavalid
		.av_burstcount          (1'b1),                                                                                //               (terminated)
		.av_byteenable          (4'b1111),                                                                             //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                                //               (terminated)
		.av_begintransfer       (1'b0),                                                                                //               (terminated)
		.av_chipselect          (1'b0),                                                                                //               (terminated)
		.av_write               (1'b0),                                                                                //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                                //               (terminated)
		.av_lock                (1'b0),                                                                                //               (terminated)
		.av_debugaccess         (1'b0),                                                                                //               (terminated)
		.uav_clken              (),                                                                                    //               (terminated)
		.av_clken               (1'b1),                                                                                //               (terminated)
		.uav_response           (2'b00),                                                                               //               (terminated)
		.av_response            (),                                                                                    //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                                //               (terminated)
		.av_writeresponsevalid  ()                                                                                     //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (15),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (15),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (0),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (1),
		.USE_WRITERESPONSE           (1),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) msgdma_rx_descriptor_write_master_translator (
		.clk                    (sll_hyperbus_controller_top_0_o_av_out_clk_clk),                                            //                       clk.clk
		.reset                  (msgdma_rx_reset_n_reset_bridge_in_reset_reset),                                             //                     reset.reset
		.uav_address            (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_address),            // avalon_universal_master_0.address
		.uav_burstcount         (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_burstcount),         //                          .burstcount
		.uav_read               (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_read),               //                          .read
		.uav_write              (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_write),              //                          .write
		.uav_waitrequest        (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_waitrequest),        //                          .waitrequest
		.uav_readdatavalid      (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_readdatavalid),      //                          .readdatavalid
		.uav_byteenable         (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_byteenable),         //                          .byteenable
		.uav_readdata           (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_readdata),           //                          .readdata
		.uav_writedata          (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_writedata),          //                          .writedata
		.uav_lock               (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_lock),               //                          .lock
		.uav_debugaccess        (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_debugaccess),        //                          .debugaccess
		.uav_response           (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_response),           //                          .response
		.uav_writeresponsevalid (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_writeresponsevalid), //                          .writeresponsevalid
		.av_address             (msgdma_rx_descriptor_write_master_address),                                                 //      avalon_anti_master_0.address
		.av_waitrequest         (msgdma_rx_descriptor_write_master_waitrequest),                                             //                          .waitrequest
		.av_byteenable          (msgdma_rx_descriptor_write_master_byteenable),                                              //                          .byteenable
		.av_write               (msgdma_rx_descriptor_write_master_write),                                                   //                          .write
		.av_writedata           (msgdma_rx_descriptor_write_master_writedata),                                               //                          .writedata
		.av_response            (msgdma_rx_descriptor_write_master_response),                                                //                          .response
		.av_writeresponsevalid  (msgdma_rx_descriptor_write_master_writeresponsevalid),                                      //                          .writeresponsevalid
		.av_burstcount          (1'b1),                                                                                      //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                                      //               (terminated)
		.av_begintransfer       (1'b0),                                                                                      //               (terminated)
		.av_chipselect          (1'b0),                                                                                      //               (terminated)
		.av_read                (1'b0),                                                                                      //               (terminated)
		.av_readdata            (),                                                                                          //               (terminated)
		.av_readdatavalid       (),                                                                                          //               (terminated)
		.av_lock                (1'b0),                                                                                      //               (terminated)
		.av_debugaccess         (1'b0),                                                                                      //               (terminated)
		.uav_clken              (),                                                                                          //               (terminated)
		.av_clken               (1'b1)                                                                                       //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (15),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (15),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (0),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (1),
		.USE_WRITERESPONSE           (1),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) msgdma_tx_descriptor_write_master_translator (
		.clk                    (sll_hyperbus_controller_top_0_o_av_out_clk_clk),                                            //                       clk.clk
		.reset                  (msgdma_rx_reset_n_reset_bridge_in_reset_reset),                                             //                     reset.reset
		.uav_address            (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_address),            // avalon_universal_master_0.address
		.uav_burstcount         (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_burstcount),         //                          .burstcount
		.uav_read               (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_read),               //                          .read
		.uav_write              (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_write),              //                          .write
		.uav_waitrequest        (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_waitrequest),        //                          .waitrequest
		.uav_readdatavalid      (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_readdatavalid),      //                          .readdatavalid
		.uav_byteenable         (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_byteenable),         //                          .byteenable
		.uav_readdata           (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_readdata),           //                          .readdata
		.uav_writedata          (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_writedata),          //                          .writedata
		.uav_lock               (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_lock),               //                          .lock
		.uav_debugaccess        (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_debugaccess),        //                          .debugaccess
		.uav_response           (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_response),           //                          .response
		.uav_writeresponsevalid (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_writeresponsevalid), //                          .writeresponsevalid
		.av_address             (msgdma_tx_descriptor_write_master_address),                                                 //      avalon_anti_master_0.address
		.av_waitrequest         (msgdma_tx_descriptor_write_master_waitrequest),                                             //                          .waitrequest
		.av_byteenable          (msgdma_tx_descriptor_write_master_byteenable),                                              //                          .byteenable
		.av_write               (msgdma_tx_descriptor_write_master_write),                                                   //                          .write
		.av_writedata           (msgdma_tx_descriptor_write_master_writedata),                                               //                          .writedata
		.av_response            (msgdma_tx_descriptor_write_master_response),                                                //                          .response
		.av_writeresponsevalid  (msgdma_tx_descriptor_write_master_writeresponsevalid),                                      //                          .writeresponsevalid
		.av_burstcount          (1'b1),                                                                                      //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                                      //               (terminated)
		.av_begintransfer       (1'b0),                                                                                      //               (terminated)
		.av_chipselect          (1'b0),                                                                                      //               (terminated)
		.av_read                (1'b0),                                                                                      //               (terminated)
		.av_readdata            (),                                                                                          //               (terminated)
		.av_readdatavalid       (),                                                                                          //               (terminated)
		.av_lock                (1'b0),                                                                                      //               (terminated)
		.av_debugaccess         (1'b0),                                                                                      //               (terminated)
		.uav_clken              (),                                                                                          //               (terminated)
		.av_clken               (1'b1)                                                                                       //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (15),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (15),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) mm_bridge_0_m0_translator (
		.clk                    (sll_hyperbus_controller_top_0_o_av_out_clk_clk),                    //                       clk.clk
		.reset                  (msgdma_rx_reset_n_reset_bridge_in_reset_reset),                     //                     reset.reset
		.uav_address            (mm_bridge_0_m0_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (mm_bridge_0_m0_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (mm_bridge_0_m0_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (mm_bridge_0_m0_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (mm_bridge_0_m0_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (mm_bridge_0_m0_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (mm_bridge_0_m0_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (mm_bridge_0_m0_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (mm_bridge_0_m0_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (mm_bridge_0_m0_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (mm_bridge_0_m0_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (mm_bridge_0_m0_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (mm_bridge_0_m0_waitrequest),                                        //                          .waitrequest
		.av_burstcount          (mm_bridge_0_m0_burstcount),                                         //                          .burstcount
		.av_byteenable          (mm_bridge_0_m0_byteenable),                                         //                          .byteenable
		.av_read                (mm_bridge_0_m0_read),                                               //                          .read
		.av_readdata            (mm_bridge_0_m0_readdata),                                           //                          .readdata
		.av_readdatavalid       (mm_bridge_0_m0_readdatavalid),                                      //                          .readdatavalid
		.av_write               (mm_bridge_0_m0_write),                                              //                          .write
		.av_writedata           (mm_bridge_0_m0_writedata),                                          //                          .writedata
		.av_debugaccess         (mm_bridge_0_m0_debugaccess),                                        //                          .debugaccess
		.av_beginbursttransfer  (1'b0),                                                              //               (terminated)
		.av_begintransfer       (1'b0),                                                              //               (terminated)
		.av_chipselect          (1'b0),                                                              //               (terminated)
		.av_lock                (1'b0),                                                              //               (terminated)
		.uav_clken              (),                                                                  //               (terminated)
		.av_clken               (1'b1),                                                              //               (terminated)
		.uav_response           (2'b00),                                                             //               (terminated)
		.av_response            (),                                                                  //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                              //               (terminated)
		.av_writeresponsevalid  ()                                                                   //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (11),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) descriptor_memory_s1_translator (
		.clk                    (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //                      clk.clk
		.reset                  (descriptor_memory_reset1_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (descriptor_memory_s1_agent_m0_address),                // avalon_universal_slave_0.address
		.uav_burstcount         (descriptor_memory_s1_agent_m0_burstcount),             //                         .burstcount
		.uav_read               (descriptor_memory_s1_agent_m0_read),                   //                         .read
		.uav_write              (descriptor_memory_s1_agent_m0_write),                  //                         .write
		.uav_waitrequest        (descriptor_memory_s1_agent_m0_waitrequest),            //                         .waitrequest
		.uav_readdatavalid      (descriptor_memory_s1_agent_m0_readdatavalid),          //                         .readdatavalid
		.uav_byteenable         (descriptor_memory_s1_agent_m0_byteenable),             //                         .byteenable
		.uav_readdata           (descriptor_memory_s1_agent_m0_readdata),               //                         .readdata
		.uav_writedata          (descriptor_memory_s1_agent_m0_writedata),              //                         .writedata
		.uav_lock               (descriptor_memory_s1_agent_m0_lock),                   //                         .lock
		.uav_debugaccess        (descriptor_memory_s1_agent_m0_debugaccess),            //                         .debugaccess
		.av_address             (descriptor_memory_s1_address),                         //      avalon_anti_slave_0.address
		.av_write               (descriptor_memory_s1_write),                           //                         .write
		.av_readdata            (descriptor_memory_s1_readdata),                        //                         .readdata
		.av_writedata           (descriptor_memory_s1_writedata),                       //                         .writedata
		.av_byteenable          (descriptor_memory_s1_byteenable),                      //                         .byteenable
		.av_chipselect          (descriptor_memory_s1_chipselect),                      //                         .chipselect
		.av_clken               (descriptor_memory_s1_clken),                           //                         .clken
		.av_read                (),                                                     //              (terminated)
		.av_begintransfer       (),                                                     //              (terminated)
		.av_beginbursttransfer  (),                                                     //              (terminated)
		.av_burstcount          (),                                                     //              (terminated)
		.av_readdatavalid       (1'b0),                                                 //              (terminated)
		.av_waitrequest         (1'b0),                                                 //              (terminated)
		.av_writebyteenable     (),                                                     //              (terminated)
		.av_lock                (),                                                     //              (terminated)
		.uav_clken              (1'b0),                                                 //              (terminated)
		.av_debugaccess         (),                                                     //              (terminated)
		.av_outputenable        (),                                                     //              (terminated)
		.uav_response           (),                                                     //              (terminated)
		.av_response            (2'b00),                                                //              (terminated)
		.uav_writeresponsevalid (),                                                     //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                  //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) jtag_uart_avalon_jtag_slave_translator (
		.clk                    (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //                      clk.clk
		.reset                  (descriptor_memory_reset1_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (jtag_uart_avalon_jtag_slave_agent_m0_address),         // avalon_universal_slave_0.address
		.uav_burstcount         (jtag_uart_avalon_jtag_slave_agent_m0_burstcount),      //                         .burstcount
		.uav_read               (jtag_uart_avalon_jtag_slave_agent_m0_read),            //                         .read
		.uav_write              (jtag_uart_avalon_jtag_slave_agent_m0_write),           //                         .write
		.uav_waitrequest        (jtag_uart_avalon_jtag_slave_agent_m0_waitrequest),     //                         .waitrequest
		.uav_readdatavalid      (jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid),   //                         .readdatavalid
		.uav_byteenable         (jtag_uart_avalon_jtag_slave_agent_m0_byteenable),      //                         .byteenable
		.uav_readdata           (jtag_uart_avalon_jtag_slave_agent_m0_readdata),        //                         .readdata
		.uav_writedata          (jtag_uart_avalon_jtag_slave_agent_m0_writedata),       //                         .writedata
		.uav_lock               (jtag_uart_avalon_jtag_slave_agent_m0_lock),            //                         .lock
		.uav_debugaccess        (jtag_uart_avalon_jtag_slave_agent_m0_debugaccess),     //                         .debugaccess
		.av_address             (jtag_uart_avalon_jtag_slave_address),                  //      avalon_anti_slave_0.address
		.av_write               (jtag_uart_avalon_jtag_slave_write),                    //                         .write
		.av_read                (jtag_uart_avalon_jtag_slave_read),                     //                         .read
		.av_readdata            (jtag_uart_avalon_jtag_slave_readdata),                 //                         .readdata
		.av_writedata           (jtag_uart_avalon_jtag_slave_writedata),                //                         .writedata
		.av_waitrequest         (jtag_uart_avalon_jtag_slave_waitrequest),              //                         .waitrequest
		.av_chipselect          (jtag_uart_avalon_jtag_slave_chipselect),               //                         .chipselect
		.av_begintransfer       (),                                                     //              (terminated)
		.av_beginbursttransfer  (),                                                     //              (terminated)
		.av_burstcount          (),                                                     //              (terminated)
		.av_byteenable          (),                                                     //              (terminated)
		.av_readdatavalid       (1'b0),                                                 //              (terminated)
		.av_writebyteenable     (),                                                     //              (terminated)
		.av_lock                (),                                                     //              (terminated)
		.av_clken               (),                                                     //              (terminated)
		.uav_clken              (1'b0),                                                 //              (terminated)
		.av_debugaccess         (),                                                     //              (terminated)
		.av_outputenable        (),                                                     //              (terminated)
		.uav_response           (),                                                     //              (terminated)
		.av_response            (2'b00),                                                //              (terminated)
		.uav_writeresponsevalid (),                                                     //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                  //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (8),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) opencores_i2c_0_avalon_slave_0_translator (
		.clk                    (sll_hyperbus_controller_top_0_o_av_out_clk_clk),        //                      clk.clk
		.reset                  (msgdma_rx_reset_n_reset_bridge_in_reset_reset),         //                    reset.reset
		.uav_address            (opencores_i2c_0_avalon_slave_0_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (opencores_i2c_0_avalon_slave_0_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (opencores_i2c_0_avalon_slave_0_agent_m0_read),          //                         .read
		.uav_write              (opencores_i2c_0_avalon_slave_0_agent_m0_write),         //                         .write
		.uav_waitrequest        (opencores_i2c_0_avalon_slave_0_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (opencores_i2c_0_avalon_slave_0_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (opencores_i2c_0_avalon_slave_0_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (opencores_i2c_0_avalon_slave_0_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (opencores_i2c_0_avalon_slave_0_agent_m0_writedata),     //                         .writedata
		.uav_lock               (opencores_i2c_0_avalon_slave_0_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (opencores_i2c_0_avalon_slave_0_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (opencores_i2c_0_avalon_slave_0_address),                //      avalon_anti_slave_0.address
		.av_write               (opencores_i2c_0_avalon_slave_0_write),                  //                         .write
		.av_readdata            (opencores_i2c_0_avalon_slave_0_readdata),               //                         .readdata
		.av_writedata           (opencores_i2c_0_avalon_slave_0_writedata),              //                         .writedata
		.av_waitrequest         (opencores_i2c_0_avalon_slave_0_waitrequest),            //                         .waitrequest
		.av_chipselect          (opencores_i2c_0_avalon_slave_0_chipselect),             //                         .chipselect
		.av_read                (),                                                      //              (terminated)
		.av_begintransfer       (),                                                      //              (terminated)
		.av_beginbursttransfer  (),                                                      //              (terminated)
		.av_burstcount          (),                                                      //              (terminated)
		.av_byteenable          (),                                                      //              (terminated)
		.av_readdatavalid       (1'b0),                                                  //              (terminated)
		.av_writebyteenable     (),                                                      //              (terminated)
		.av_lock                (),                                                      //              (terminated)
		.av_clken               (),                                                      //              (terminated)
		.uav_clken              (1'b0),                                                  //              (terminated)
		.av_debugaccess         (),                                                      //              (terminated)
		.av_outputenable        (),                                                      //              (terminated)
		.uav_response           (),                                                      //              (terminated)
		.av_response            (2'b00),                                                 //              (terminated)
		.uav_writeresponsevalid (),                                                      //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                   //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) userhw_0_avalon_slave_0_translator (
		.clk                    (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //                      clk.clk
		.reset                  (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  //                    reset.reset
		.uav_address            (userhw_0_avalon_slave_0_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (userhw_0_avalon_slave_0_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (userhw_0_avalon_slave_0_agent_m0_read),          //                         .read
		.uav_write              (userhw_0_avalon_slave_0_agent_m0_write),         //                         .write
		.uav_waitrequest        (userhw_0_avalon_slave_0_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (userhw_0_avalon_slave_0_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (userhw_0_avalon_slave_0_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (userhw_0_avalon_slave_0_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (userhw_0_avalon_slave_0_agent_m0_writedata),     //                         .writedata
		.uav_lock               (userhw_0_avalon_slave_0_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (userhw_0_avalon_slave_0_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (userhw_0_avalon_slave_0_address),                //      avalon_anti_slave_0.address
		.av_write               (userhw_0_avalon_slave_0_write),                  //                         .write
		.av_read                (userhw_0_avalon_slave_0_read),                   //                         .read
		.av_readdata            (userhw_0_avalon_slave_0_readdata),               //                         .readdata
		.av_writedata           (userhw_0_avalon_slave_0_writedata),              //                         .writedata
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_byteenable          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.av_chipselect          (),                                               //              (terminated)
		.av_clken               (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (8),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (1),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) eth_tse_control_port_translator (
		.clk                    (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //                      clk.clk
		.reset                  (descriptor_memory_reset1_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (eth_tse_control_port_agent_m0_address),                // avalon_universal_slave_0.address
		.uav_burstcount         (eth_tse_control_port_agent_m0_burstcount),             //                         .burstcount
		.uav_read               (eth_tse_control_port_agent_m0_read),                   //                         .read
		.uav_write              (eth_tse_control_port_agent_m0_write),                  //                         .write
		.uav_waitrequest        (eth_tse_control_port_agent_m0_waitrequest),            //                         .waitrequest
		.uav_readdatavalid      (eth_tse_control_port_agent_m0_readdatavalid),          //                         .readdatavalid
		.uav_byteenable         (eth_tse_control_port_agent_m0_byteenable),             //                         .byteenable
		.uav_readdata           (eth_tse_control_port_agent_m0_readdata),               //                         .readdata
		.uav_writedata          (eth_tse_control_port_agent_m0_writedata),              //                         .writedata
		.uav_lock               (eth_tse_control_port_agent_m0_lock),                   //                         .lock
		.uav_debugaccess        (eth_tse_control_port_agent_m0_debugaccess),            //                         .debugaccess
		.av_address             (eth_tse_control_port_address),                         //      avalon_anti_slave_0.address
		.av_write               (eth_tse_control_port_write),                           //                         .write
		.av_read                (eth_tse_control_port_read),                            //                         .read
		.av_readdata            (eth_tse_control_port_readdata),                        //                         .readdata
		.av_writedata           (eth_tse_control_port_writedata),                       //                         .writedata
		.av_waitrequest         (eth_tse_control_port_waitrequest),                     //                         .waitrequest
		.av_begintransfer       (),                                                     //              (terminated)
		.av_beginbursttransfer  (),                                                     //              (terminated)
		.av_burstcount          (),                                                     //              (terminated)
		.av_byteenable          (),                                                     //              (terminated)
		.av_readdatavalid       (1'b0),                                                 //              (terminated)
		.av_writebyteenable     (),                                                     //              (terminated)
		.av_lock                (),                                                     //              (terminated)
		.av_chipselect          (),                                                     //              (terminated)
		.av_clken               (),                                                     //              (terminated)
		.uav_clken              (1'b0),                                                 //              (terminated)
		.av_debugaccess         (),                                                     //              (terminated)
		.av_outputenable        (),                                                     //              (terminated)
		.uav_response           (),                                                     //              (terminated)
		.av_response            (2'b00),                                                //              (terminated)
		.uav_writeresponsevalid (),                                                     //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                  //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) sysid_control_slave_translator (
		.clk                    (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //                      clk.clk
		.reset                  (descriptor_memory_reset1_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (sysid_control_slave_agent_m0_address),                 // avalon_universal_slave_0.address
		.uav_burstcount         (sysid_control_slave_agent_m0_burstcount),              //                         .burstcount
		.uav_read               (sysid_control_slave_agent_m0_read),                    //                         .read
		.uav_write              (sysid_control_slave_agent_m0_write),                   //                         .write
		.uav_waitrequest        (sysid_control_slave_agent_m0_waitrequest),             //                         .waitrequest
		.uav_readdatavalid      (sysid_control_slave_agent_m0_readdatavalid),           //                         .readdatavalid
		.uav_byteenable         (sysid_control_slave_agent_m0_byteenable),              //                         .byteenable
		.uav_readdata           (sysid_control_slave_agent_m0_readdata),                //                         .readdata
		.uav_writedata          (sysid_control_slave_agent_m0_writedata),               //                         .writedata
		.uav_lock               (sysid_control_slave_agent_m0_lock),                    //                         .lock
		.uav_debugaccess        (sysid_control_slave_agent_m0_debugaccess),             //                         .debugaccess
		.av_address             (sysid_control_slave_address),                          //      avalon_anti_slave_0.address
		.av_readdata            (sysid_control_slave_readdata),                         //                         .readdata
		.av_write               (),                                                     //              (terminated)
		.av_read                (),                                                     //              (terminated)
		.av_writedata           (),                                                     //              (terminated)
		.av_begintransfer       (),                                                     //              (terminated)
		.av_beginbursttransfer  (),                                                     //              (terminated)
		.av_burstcount          (),                                                     //              (terminated)
		.av_byteenable          (),                                                     //              (terminated)
		.av_readdatavalid       (1'b0),                                                 //              (terminated)
		.av_waitrequest         (1'b0),                                                 //              (terminated)
		.av_writebyteenable     (),                                                     //              (terminated)
		.av_lock                (),                                                     //              (terminated)
		.av_chipselect          (),                                                     //              (terminated)
		.av_clken               (),                                                     //              (terminated)
		.uav_clken              (1'b0),                                                 //              (terminated)
		.av_debugaccess         (),                                                     //              (terminated)
		.av_outputenable        (),                                                     //              (terminated)
		.uav_response           (),                                                     //              (terminated)
		.av_response            (2'b00),                                                //              (terminated)
		.uav_writeresponsevalid (),                                                     //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                  //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) msgdma_rx_csr_translator (
		.clk                    (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //                      clk.clk
		.reset                  (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  //                    reset.reset
		.uav_address            (msgdma_rx_csr_agent_m0_address),                 // avalon_universal_slave_0.address
		.uav_burstcount         (msgdma_rx_csr_agent_m0_burstcount),              //                         .burstcount
		.uav_read               (msgdma_rx_csr_agent_m0_read),                    //                         .read
		.uav_write              (msgdma_rx_csr_agent_m0_write),                   //                         .write
		.uav_waitrequest        (msgdma_rx_csr_agent_m0_waitrequest),             //                         .waitrequest
		.uav_readdatavalid      (msgdma_rx_csr_agent_m0_readdatavalid),           //                         .readdatavalid
		.uav_byteenable         (msgdma_rx_csr_agent_m0_byteenable),              //                         .byteenable
		.uav_readdata           (msgdma_rx_csr_agent_m0_readdata),                //                         .readdata
		.uav_writedata          (msgdma_rx_csr_agent_m0_writedata),               //                         .writedata
		.uav_lock               (msgdma_rx_csr_agent_m0_lock),                    //                         .lock
		.uav_debugaccess        (msgdma_rx_csr_agent_m0_debugaccess),             //                         .debugaccess
		.av_address             (msgdma_rx_csr_address),                          //      avalon_anti_slave_0.address
		.av_write               (msgdma_rx_csr_write),                            //                         .write
		.av_read                (msgdma_rx_csr_read),                             //                         .read
		.av_readdata            (msgdma_rx_csr_readdata),                         //                         .readdata
		.av_writedata           (msgdma_rx_csr_writedata),                        //                         .writedata
		.av_byteenable          (msgdma_rx_csr_byteenable),                       //                         .byteenable
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.av_chipselect          (),                                               //              (terminated)
		.av_clken               (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) msgdma_tx_csr_translator (
		.clk                    (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //                      clk.clk
		.reset                  (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  //                    reset.reset
		.uav_address            (msgdma_tx_csr_agent_m0_address),                 // avalon_universal_slave_0.address
		.uav_burstcount         (msgdma_tx_csr_agent_m0_burstcount),              //                         .burstcount
		.uav_read               (msgdma_tx_csr_agent_m0_read),                    //                         .read
		.uav_write              (msgdma_tx_csr_agent_m0_write),                   //                         .write
		.uav_waitrequest        (msgdma_tx_csr_agent_m0_waitrequest),             //                         .waitrequest
		.uav_readdatavalid      (msgdma_tx_csr_agent_m0_readdatavalid),           //                         .readdatavalid
		.uav_byteenable         (msgdma_tx_csr_agent_m0_byteenable),              //                         .byteenable
		.uav_readdata           (msgdma_tx_csr_agent_m0_readdata),                //                         .readdata
		.uav_writedata          (msgdma_tx_csr_agent_m0_writedata),               //                         .writedata
		.uav_lock               (msgdma_tx_csr_agent_m0_lock),                    //                         .lock
		.uav_debugaccess        (msgdma_tx_csr_agent_m0_debugaccess),             //                         .debugaccess
		.av_address             (msgdma_tx_csr_address),                          //      avalon_anti_slave_0.address
		.av_write               (msgdma_tx_csr_write),                            //                         .write
		.av_read                (msgdma_tx_csr_read),                             //                         .read
		.av_readdata            (msgdma_tx_csr_readdata),                         //                         .readdata
		.av_writedata           (msgdma_tx_csr_writedata),                        //                         .writedata
		.av_byteenable          (msgdma_tx_csr_byteenable),                       //                         .byteenable
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.av_chipselect          (),                                               //              (terminated)
		.av_clken               (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) msgdma_tx_prefetcher_csr_translator (
		.clk                    (sll_hyperbus_controller_top_0_o_av_out_clk_clk),  //                      clk.clk
		.reset                  (msgdma_rx_reset_n_reset_bridge_in_reset_reset),   //                    reset.reset
		.uav_address            (msgdma_tx_prefetcher_csr_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (msgdma_tx_prefetcher_csr_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (msgdma_tx_prefetcher_csr_agent_m0_read),          //                         .read
		.uav_write              (msgdma_tx_prefetcher_csr_agent_m0_write),         //                         .write
		.uav_waitrequest        (msgdma_tx_prefetcher_csr_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (msgdma_tx_prefetcher_csr_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (msgdma_tx_prefetcher_csr_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (msgdma_tx_prefetcher_csr_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (msgdma_tx_prefetcher_csr_agent_m0_writedata),     //                         .writedata
		.uav_lock               (msgdma_tx_prefetcher_csr_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (msgdma_tx_prefetcher_csr_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (msgdma_tx_prefetcher_csr_address),                //      avalon_anti_slave_0.address
		.av_write               (msgdma_tx_prefetcher_csr_write),                  //                         .write
		.av_read                (msgdma_tx_prefetcher_csr_read),                   //                         .read
		.av_readdata            (msgdma_tx_prefetcher_csr_readdata),               //                         .readdata
		.av_writedata           (msgdma_tx_prefetcher_csr_writedata),              //                         .writedata
		.av_begintransfer       (),                                                //              (terminated)
		.av_beginbursttransfer  (),                                                //              (terminated)
		.av_burstcount          (),                                                //              (terminated)
		.av_byteenable          (),                                                //              (terminated)
		.av_readdatavalid       (1'b0),                                            //              (terminated)
		.av_waitrequest         (1'b0),                                            //              (terminated)
		.av_writebyteenable     (),                                                //              (terminated)
		.av_lock                (),                                                //              (terminated)
		.av_chipselect          (),                                                //              (terminated)
		.av_clken               (),                                                //              (terminated)
		.uav_clken              (1'b0),                                            //              (terminated)
		.av_debugaccess         (),                                                //              (terminated)
		.av_outputenable        (),                                                //              (terminated)
		.uav_response           (),                                                //              (terminated)
		.av_response            (2'b00),                                           //              (terminated)
		.uav_writeresponsevalid (),                                                //              (terminated)
		.av_writeresponsevalid  (1'b0)                                             //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) msgdma_rx_prefetcher_csr_translator (
		.clk                    (sll_hyperbus_controller_top_0_o_av_out_clk_clk),  //                      clk.clk
		.reset                  (msgdma_rx_reset_n_reset_bridge_in_reset_reset),   //                    reset.reset
		.uav_address            (msgdma_rx_prefetcher_csr_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (msgdma_rx_prefetcher_csr_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (msgdma_rx_prefetcher_csr_agent_m0_read),          //                         .read
		.uav_write              (msgdma_rx_prefetcher_csr_agent_m0_write),         //                         .write
		.uav_waitrequest        (msgdma_rx_prefetcher_csr_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (msgdma_rx_prefetcher_csr_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (msgdma_rx_prefetcher_csr_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (msgdma_rx_prefetcher_csr_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (msgdma_rx_prefetcher_csr_agent_m0_writedata),     //                         .writedata
		.uav_lock               (msgdma_rx_prefetcher_csr_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (msgdma_rx_prefetcher_csr_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (msgdma_rx_prefetcher_csr_address),                //      avalon_anti_slave_0.address
		.av_write               (msgdma_rx_prefetcher_csr_write),                  //                         .write
		.av_read                (msgdma_rx_prefetcher_csr_read),                   //                         .read
		.av_readdata            (msgdma_rx_prefetcher_csr_readdata),               //                         .readdata
		.av_writedata           (msgdma_rx_prefetcher_csr_writedata),              //                         .writedata
		.av_begintransfer       (),                                                //              (terminated)
		.av_beginbursttransfer  (),                                                //              (terminated)
		.av_burstcount          (),                                                //              (terminated)
		.av_byteenable          (),                                                //              (terminated)
		.av_readdatavalid       (1'b0),                                            //              (terminated)
		.av_waitrequest         (1'b0),                                            //              (terminated)
		.av_writebyteenable     (),                                                //              (terminated)
		.av_lock                (),                                                //              (terminated)
		.av_chipselect          (),                                                //              (terminated)
		.av_clken               (),                                                //              (terminated)
		.uav_clken              (1'b0),                                            //              (terminated)
		.av_debugaccess         (),                                                //              (terminated)
		.av_outputenable        (),                                                //              (terminated)
		.uav_response           (),                                                //              (terminated)
		.av_response            (2'b00),                                           //              (terminated)
		.uav_writeresponsevalid (),                                                //              (terminated)
		.av_writeresponsevalid  (1'b0)                                             //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) sys_clk_timer_s1_translator (
		.clk                    (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //                      clk.clk
		.reset                  (descriptor_memory_reset1_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (sys_clk_timer_s1_agent_m0_address),                    // avalon_universal_slave_0.address
		.uav_burstcount         (sys_clk_timer_s1_agent_m0_burstcount),                 //                         .burstcount
		.uav_read               (sys_clk_timer_s1_agent_m0_read),                       //                         .read
		.uav_write              (sys_clk_timer_s1_agent_m0_write),                      //                         .write
		.uav_waitrequest        (sys_clk_timer_s1_agent_m0_waitrequest),                //                         .waitrequest
		.uav_readdatavalid      (sys_clk_timer_s1_agent_m0_readdatavalid),              //                         .readdatavalid
		.uav_byteenable         (sys_clk_timer_s1_agent_m0_byteenable),                 //                         .byteenable
		.uav_readdata           (sys_clk_timer_s1_agent_m0_readdata),                   //                         .readdata
		.uav_writedata          (sys_clk_timer_s1_agent_m0_writedata),                  //                         .writedata
		.uav_lock               (sys_clk_timer_s1_agent_m0_lock),                       //                         .lock
		.uav_debugaccess        (sys_clk_timer_s1_agent_m0_debugaccess),                //                         .debugaccess
		.av_address             (sys_clk_timer_s1_address),                             //      avalon_anti_slave_0.address
		.av_write               (sys_clk_timer_s1_write),                               //                         .write
		.av_readdata            (sys_clk_timer_s1_readdata),                            //                         .readdata
		.av_writedata           (sys_clk_timer_s1_writedata),                           //                         .writedata
		.av_chipselect          (sys_clk_timer_s1_chipselect),                          //                         .chipselect
		.av_read                (),                                                     //              (terminated)
		.av_begintransfer       (),                                                     //              (terminated)
		.av_beginbursttransfer  (),                                                     //              (terminated)
		.av_burstcount          (),                                                     //              (terminated)
		.av_byteenable          (),                                                     //              (terminated)
		.av_readdatavalid       (1'b0),                                                 //              (terminated)
		.av_waitrequest         (1'b0),                                                 //              (terminated)
		.av_writebyteenable     (),                                                     //              (terminated)
		.av_lock                (),                                                     //              (terminated)
		.av_clken               (),                                                     //              (terminated)
		.uav_clken              (1'b0),                                                 //              (terminated)
		.av_debugaccess         (),                                                     //              (terminated)
		.av_outputenable        (),                                                     //              (terminated)
		.uav_response           (),                                                     //              (terminated)
		.av_response            (2'b00),                                                //              (terminated)
		.uav_writeresponsevalid (),                                                     //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                  //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) led_pio_s1_translator (
		.clk                    (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //                      clk.clk
		.reset                  (descriptor_memory_reset1_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (led_pio_s1_agent_m0_address),                          // avalon_universal_slave_0.address
		.uav_burstcount         (led_pio_s1_agent_m0_burstcount),                       //                         .burstcount
		.uav_read               (led_pio_s1_agent_m0_read),                             //                         .read
		.uav_write              (led_pio_s1_agent_m0_write),                            //                         .write
		.uav_waitrequest        (led_pio_s1_agent_m0_waitrequest),                      //                         .waitrequest
		.uav_readdatavalid      (led_pio_s1_agent_m0_readdatavalid),                    //                         .readdatavalid
		.uav_byteenable         (led_pio_s1_agent_m0_byteenable),                       //                         .byteenable
		.uav_readdata           (led_pio_s1_agent_m0_readdata),                         //                         .readdata
		.uav_writedata          (led_pio_s1_agent_m0_writedata),                        //                         .writedata
		.uav_lock               (led_pio_s1_agent_m0_lock),                             //                         .lock
		.uav_debugaccess        (led_pio_s1_agent_m0_debugaccess),                      //                         .debugaccess
		.av_address             (led_pio_s1_address),                                   //      avalon_anti_slave_0.address
		.av_write               (led_pio_s1_write),                                     //                         .write
		.av_readdata            (led_pio_s1_readdata),                                  //                         .readdata
		.av_writedata           (led_pio_s1_writedata),                                 //                         .writedata
		.av_chipselect          (led_pio_s1_chipselect),                                //                         .chipselect
		.av_read                (),                                                     //              (terminated)
		.av_begintransfer       (),                                                     //              (terminated)
		.av_beginbursttransfer  (),                                                     //              (terminated)
		.av_burstcount          (),                                                     //              (terminated)
		.av_byteenable          (),                                                     //              (terminated)
		.av_readdatavalid       (1'b0),                                                 //              (terminated)
		.av_waitrequest         (1'b0),                                                 //              (terminated)
		.av_writebyteenable     (),                                                     //              (terminated)
		.av_lock                (),                                                     //              (terminated)
		.av_clken               (),                                                     //              (terminated)
		.uav_clken              (1'b0),                                                 //              (terminated)
		.av_debugaccess         (),                                                     //              (terminated)
		.av_outputenable        (),                                                     //              (terminated)
		.uav_response           (),                                                     //              (terminated)
		.av_response            (2'b00),                                                //              (terminated)
		.uav_writeresponsevalid (),                                                     //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                  //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) user_dipsw_s1_translator (
		.clk                    (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //                      clk.clk
		.reset                  (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  //                    reset.reset
		.uav_address            (user_dipsw_s1_agent_m0_address),                 // avalon_universal_slave_0.address
		.uav_burstcount         (user_dipsw_s1_agent_m0_burstcount),              //                         .burstcount
		.uav_read               (user_dipsw_s1_agent_m0_read),                    //                         .read
		.uav_write              (user_dipsw_s1_agent_m0_write),                   //                         .write
		.uav_waitrequest        (user_dipsw_s1_agent_m0_waitrequest),             //                         .waitrequest
		.uav_readdatavalid      (user_dipsw_s1_agent_m0_readdatavalid),           //                         .readdatavalid
		.uav_byteenable         (user_dipsw_s1_agent_m0_byteenable),              //                         .byteenable
		.uav_readdata           (user_dipsw_s1_agent_m0_readdata),                //                         .readdata
		.uav_writedata          (user_dipsw_s1_agent_m0_writedata),               //                         .writedata
		.uav_lock               (user_dipsw_s1_agent_m0_lock),                    //                         .lock
		.uav_debugaccess        (user_dipsw_s1_agent_m0_debugaccess),             //                         .debugaccess
		.av_address             (user_dipsw_s1_address),                          //      avalon_anti_slave_0.address
		.av_readdata            (user_dipsw_s1_readdata),                         //                         .readdata
		.av_write               (),                                               //              (terminated)
		.av_read                (),                                               //              (terminated)
		.av_writedata           (),                                               //              (terminated)
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_byteenable          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.av_chipselect          (),                                               //              (terminated)
		.av_clken               (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) user_pb_s1_translator (
		.clk                    (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //                      clk.clk
		.reset                  (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  //                    reset.reset
		.uav_address            (user_pb_s1_agent_m0_address),                    // avalon_universal_slave_0.address
		.uav_burstcount         (user_pb_s1_agent_m0_burstcount),                 //                         .burstcount
		.uav_read               (user_pb_s1_agent_m0_read),                       //                         .read
		.uav_write              (user_pb_s1_agent_m0_write),                      //                         .write
		.uav_waitrequest        (user_pb_s1_agent_m0_waitrequest),                //                         .waitrequest
		.uav_readdatavalid      (user_pb_s1_agent_m0_readdatavalid),              //                         .readdatavalid
		.uav_byteenable         (user_pb_s1_agent_m0_byteenable),                 //                         .byteenable
		.uav_readdata           (user_pb_s1_agent_m0_readdata),                   //                         .readdata
		.uav_writedata          (user_pb_s1_agent_m0_writedata),                  //                         .writedata
		.uav_lock               (user_pb_s1_agent_m0_lock),                       //                         .lock
		.uav_debugaccess        (user_pb_s1_agent_m0_debugaccess),                //                         .debugaccess
		.av_address             (user_pb_s1_address),                             //      avalon_anti_slave_0.address
		.av_readdata            (user_pb_s1_readdata),                            //                         .readdata
		.av_write               (),                                               //              (terminated)
		.av_read                (),                                               //              (terminated)
		.av_writedata           (),                                               //              (terminated)
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_byteenable          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.av_chipselect          (),                                               //              (terminated)
		.av_clken               (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (90),
		.PKT_ORI_BURST_SIZE_L      (88),
		.PKT_RESPONSE_STATUS_H     (87),
		.PKT_RESPONSE_STATUS_L     (86),
		.PKT_QOS_H                 (69),
		.PKT_QOS_L                 (69),
		.PKT_DATA_SIDEBAND_H       (67),
		.PKT_DATA_SIDEBAND_L       (67),
		.PKT_ADDR_SIDEBAND_H       (66),
		.PKT_ADDR_SIDEBAND_L       (66),
		.PKT_BURST_TYPE_H          (65),
		.PKT_BURST_TYPE_L          (64),
		.PKT_CACHE_H               (85),
		.PKT_CACHE_L               (82),
		.PKT_THREAD_ID_H           (78),
		.PKT_THREAD_ID_L           (78),
		.PKT_BURST_SIZE_H          (63),
		.PKT_BURST_SIZE_L          (61),
		.PKT_TRANS_EXCLUSIVE       (56),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (68),
		.PKT_PROTECTION_H          (81),
		.PKT_PROTECTION_L          (79),
		.PKT_BURSTWRAP_H           (60),
		.PKT_BURSTWRAP_L           (60),
		.PKT_BYTE_CNT_H            (59),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (70),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (74),
		.ST_DATA_W                 (91),
		.ST_CHANNEL_W              (14),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (1),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) msgdma_rx_descriptor_read_master_agent (
		.clk                   (sll_hyperbus_controller_top_0_o_av_out_clk_clk),                                      //       clk.clk
		.reset                 (msgdma_rx_reset_n_reset_bridge_in_reset_reset),                                       // clk_reset.reset
		.av_address            (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (msgdma_rx_descriptor_read_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (msgdma_rx_descriptor_read_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (msgdma_rx_descriptor_read_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (msgdma_rx_descriptor_read_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (msgdma_rx_descriptor_read_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_src_valid),                                                                   //        rp.valid
		.rp_data               (rsp_mux_src_data),                                                                    //          .data
		.rp_channel            (rsp_mux_src_channel),                                                                 //          .channel
		.rp_startofpacket      (rsp_mux_src_startofpacket),                                                           //          .startofpacket
		.rp_endofpacket        (rsp_mux_src_endofpacket),                                                             //          .endofpacket
		.rp_ready              (rsp_mux_src_ready),                                                                   //          .ready
		.av_response           (),                                                                                    // (terminated)
		.av_writeresponsevalid ()                                                                                     // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (90),
		.PKT_ORI_BURST_SIZE_L      (88),
		.PKT_RESPONSE_STATUS_H     (87),
		.PKT_RESPONSE_STATUS_L     (86),
		.PKT_QOS_H                 (69),
		.PKT_QOS_L                 (69),
		.PKT_DATA_SIDEBAND_H       (67),
		.PKT_DATA_SIDEBAND_L       (67),
		.PKT_ADDR_SIDEBAND_H       (66),
		.PKT_ADDR_SIDEBAND_L       (66),
		.PKT_BURST_TYPE_H          (65),
		.PKT_BURST_TYPE_L          (64),
		.PKT_CACHE_H               (85),
		.PKT_CACHE_L               (82),
		.PKT_THREAD_ID_H           (78),
		.PKT_THREAD_ID_L           (78),
		.PKT_BURST_SIZE_H          (63),
		.PKT_BURST_SIZE_L          (61),
		.PKT_TRANS_EXCLUSIVE       (56),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (68),
		.PKT_PROTECTION_H          (81),
		.PKT_PROTECTION_L          (79),
		.PKT_BURSTWRAP_H           (60),
		.PKT_BURSTWRAP_L           (60),
		.PKT_BYTE_CNT_H            (59),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (70),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (74),
		.ST_DATA_W                 (91),
		.ST_CHANNEL_W              (14),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (3),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) msgdma_tx_descriptor_read_master_agent (
		.clk                   (sll_hyperbus_controller_top_0_o_av_out_clk_clk),                                      //       clk.clk
		.reset                 (msgdma_rx_reset_n_reset_bridge_in_reset_reset),                                       // clk_reset.reset
		.av_address            (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (msgdma_tx_descriptor_read_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (msgdma_tx_descriptor_read_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (msgdma_tx_descriptor_read_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (msgdma_tx_descriptor_read_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (msgdma_tx_descriptor_read_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_001_src_valid),                                                               //        rp.valid
		.rp_data               (rsp_mux_001_src_data),                                                                //          .data
		.rp_channel            (rsp_mux_001_src_channel),                                                             //          .channel
		.rp_startofpacket      (rsp_mux_001_src_startofpacket),                                                       //          .startofpacket
		.rp_endofpacket        (rsp_mux_001_src_endofpacket),                                                         //          .endofpacket
		.rp_ready              (rsp_mux_001_src_ready),                                                               //          .ready
		.av_response           (),                                                                                    // (terminated)
		.av_writeresponsevalid ()                                                                                     // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (90),
		.PKT_ORI_BURST_SIZE_L      (88),
		.PKT_RESPONSE_STATUS_H     (87),
		.PKT_RESPONSE_STATUS_L     (86),
		.PKT_QOS_H                 (69),
		.PKT_QOS_L                 (69),
		.PKT_DATA_SIDEBAND_H       (67),
		.PKT_DATA_SIDEBAND_L       (67),
		.PKT_ADDR_SIDEBAND_H       (66),
		.PKT_ADDR_SIDEBAND_L       (66),
		.PKT_BURST_TYPE_H          (65),
		.PKT_BURST_TYPE_L          (64),
		.PKT_CACHE_H               (85),
		.PKT_CACHE_L               (82),
		.PKT_THREAD_ID_H           (78),
		.PKT_THREAD_ID_L           (78),
		.PKT_BURST_SIZE_H          (63),
		.PKT_BURST_SIZE_L          (61),
		.PKT_TRANS_EXCLUSIVE       (56),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (68),
		.PKT_PROTECTION_H          (81),
		.PKT_PROTECTION_L          (79),
		.PKT_BURSTWRAP_H           (60),
		.PKT_BURSTWRAP_L           (60),
		.PKT_BYTE_CNT_H            (59),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (70),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (74),
		.ST_DATA_W                 (91),
		.ST_CHANNEL_W              (14),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (2),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (1),
		.USE_WRITERESPONSE         (1)
	) msgdma_rx_descriptor_write_master_agent (
		.clk                   (sll_hyperbus_controller_top_0_o_av_out_clk_clk),                                            //       clk.clk
		.reset                 (msgdma_rx_reset_n_reset_bridge_in_reset_reset),                                             // clk_reset.reset
		.av_address            (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_address),            //        av.address
		.av_write              (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_write),              //          .write
		.av_read               (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_read),               //          .read
		.av_writedata          (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_writedata),          //          .writedata
		.av_readdata           (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_readdata),           //          .readdata
		.av_waitrequest        (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_waitrequest),        //          .waitrequest
		.av_readdatavalid      (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_readdatavalid),      //          .readdatavalid
		.av_byteenable         (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_byteenable),         //          .byteenable
		.av_burstcount         (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_burstcount),         //          .burstcount
		.av_debugaccess        (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_debugaccess),        //          .debugaccess
		.av_lock               (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_lock),               //          .lock
		.av_response           (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_response),           //          .response
		.av_writeresponsevalid (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_writeresponsevalid), //          .writeresponsevalid
		.cp_valid              (msgdma_rx_descriptor_write_master_agent_cp_valid),                                          //        cp.valid
		.cp_data               (msgdma_rx_descriptor_write_master_agent_cp_data),                                           //          .data
		.cp_startofpacket      (msgdma_rx_descriptor_write_master_agent_cp_startofpacket),                                  //          .startofpacket
		.cp_endofpacket        (msgdma_rx_descriptor_write_master_agent_cp_endofpacket),                                    //          .endofpacket
		.cp_ready              (msgdma_rx_descriptor_write_master_agent_cp_ready),                                          //          .ready
		.rp_valid              (rsp_mux_002_src_valid),                                                                     //        rp.valid
		.rp_data               (rsp_mux_002_src_data),                                                                      //          .data
		.rp_channel            (rsp_mux_002_src_channel),                                                                   //          .channel
		.rp_startofpacket      (rsp_mux_002_src_startofpacket),                                                             //          .startofpacket
		.rp_endofpacket        (rsp_mux_002_src_endofpacket),                                                               //          .endofpacket
		.rp_ready              (rsp_mux_002_src_ready)                                                                      //          .ready
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (90),
		.PKT_ORI_BURST_SIZE_L      (88),
		.PKT_RESPONSE_STATUS_H     (87),
		.PKT_RESPONSE_STATUS_L     (86),
		.PKT_QOS_H                 (69),
		.PKT_QOS_L                 (69),
		.PKT_DATA_SIDEBAND_H       (67),
		.PKT_DATA_SIDEBAND_L       (67),
		.PKT_ADDR_SIDEBAND_H       (66),
		.PKT_ADDR_SIDEBAND_L       (66),
		.PKT_BURST_TYPE_H          (65),
		.PKT_BURST_TYPE_L          (64),
		.PKT_CACHE_H               (85),
		.PKT_CACHE_L               (82),
		.PKT_THREAD_ID_H           (78),
		.PKT_THREAD_ID_L           (78),
		.PKT_BURST_SIZE_H          (63),
		.PKT_BURST_SIZE_L          (61),
		.PKT_TRANS_EXCLUSIVE       (56),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (68),
		.PKT_PROTECTION_H          (81),
		.PKT_PROTECTION_L          (79),
		.PKT_BURSTWRAP_H           (60),
		.PKT_BURSTWRAP_L           (60),
		.PKT_BYTE_CNT_H            (59),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (70),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (74),
		.ST_DATA_W                 (91),
		.ST_CHANNEL_W              (14),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (4),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (1),
		.USE_WRITERESPONSE         (1)
	) msgdma_tx_descriptor_write_master_agent (
		.clk                   (sll_hyperbus_controller_top_0_o_av_out_clk_clk),                                            //       clk.clk
		.reset                 (msgdma_rx_reset_n_reset_bridge_in_reset_reset),                                             // clk_reset.reset
		.av_address            (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_address),            //        av.address
		.av_write              (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_write),              //          .write
		.av_read               (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_read),               //          .read
		.av_writedata          (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_writedata),          //          .writedata
		.av_readdata           (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_readdata),           //          .readdata
		.av_waitrequest        (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_waitrequest),        //          .waitrequest
		.av_readdatavalid      (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_readdatavalid),      //          .readdatavalid
		.av_byteenable         (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_byteenable),         //          .byteenable
		.av_burstcount         (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_burstcount),         //          .burstcount
		.av_debugaccess        (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_debugaccess),        //          .debugaccess
		.av_lock               (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_lock),               //          .lock
		.av_response           (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_response),           //          .response
		.av_writeresponsevalid (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_writeresponsevalid), //          .writeresponsevalid
		.cp_valid              (msgdma_tx_descriptor_write_master_agent_cp_valid),                                          //        cp.valid
		.cp_data               (msgdma_tx_descriptor_write_master_agent_cp_data),                                           //          .data
		.cp_startofpacket      (msgdma_tx_descriptor_write_master_agent_cp_startofpacket),                                  //          .startofpacket
		.cp_endofpacket        (msgdma_tx_descriptor_write_master_agent_cp_endofpacket),                                    //          .endofpacket
		.cp_ready              (msgdma_tx_descriptor_write_master_agent_cp_ready),                                          //          .ready
		.rp_valid              (rsp_mux_003_src_valid),                                                                     //        rp.valid
		.rp_data               (rsp_mux_003_src_data),                                                                      //          .data
		.rp_channel            (rsp_mux_003_src_channel),                                                                   //          .channel
		.rp_startofpacket      (rsp_mux_003_src_startofpacket),                                                             //          .startofpacket
		.rp_endofpacket        (rsp_mux_003_src_endofpacket),                                                               //          .endofpacket
		.rp_ready              (rsp_mux_003_src_ready)                                                                      //          .ready
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (90),
		.PKT_ORI_BURST_SIZE_L      (88),
		.PKT_RESPONSE_STATUS_H     (87),
		.PKT_RESPONSE_STATUS_L     (86),
		.PKT_QOS_H                 (69),
		.PKT_QOS_L                 (69),
		.PKT_DATA_SIDEBAND_H       (67),
		.PKT_DATA_SIDEBAND_L       (67),
		.PKT_ADDR_SIDEBAND_H       (66),
		.PKT_ADDR_SIDEBAND_L       (66),
		.PKT_BURST_TYPE_H          (65),
		.PKT_BURST_TYPE_L          (64),
		.PKT_CACHE_H               (85),
		.PKT_CACHE_L               (82),
		.PKT_THREAD_ID_H           (78),
		.PKT_THREAD_ID_L           (78),
		.PKT_BURST_SIZE_H          (63),
		.PKT_BURST_SIZE_L          (61),
		.PKT_TRANS_EXCLUSIVE       (56),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (68),
		.PKT_PROTECTION_H          (81),
		.PKT_PROTECTION_L          (79),
		.PKT_BURSTWRAP_H           (60),
		.PKT_BURSTWRAP_L           (60),
		.PKT_BYTE_CNT_H            (59),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (70),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (74),
		.ST_DATA_W                 (91),
		.ST_CHANNEL_W              (14),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) mm_bridge_0_m0_agent (
		.clk                   (sll_hyperbus_controller_top_0_o_av_out_clk_clk),                    //       clk.clk
		.reset                 (msgdma_rx_reset_n_reset_bridge_in_reset_reset),                     // clk_reset.reset
		.av_address            (mm_bridge_0_m0_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (mm_bridge_0_m0_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (mm_bridge_0_m0_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (mm_bridge_0_m0_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (mm_bridge_0_m0_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (mm_bridge_0_m0_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (mm_bridge_0_m0_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (mm_bridge_0_m0_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (mm_bridge_0_m0_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (mm_bridge_0_m0_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (mm_bridge_0_m0_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (mm_bridge_0_m0_agent_cp_valid),                                     //        cp.valid
		.cp_data               (mm_bridge_0_m0_agent_cp_data),                                      //          .data
		.cp_startofpacket      (mm_bridge_0_m0_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (mm_bridge_0_m0_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (mm_bridge_0_m0_agent_cp_ready),                                     //          .ready
		.rp_valid              (mm_bridge_0_m0_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (mm_bridge_0_m0_limiter_rsp_src_data),                               //          .data
		.rp_channel            (mm_bridge_0_m0_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (mm_bridge_0_m0_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (mm_bridge_0_m0_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (mm_bridge_0_m0_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                  // (terminated)
		.av_writeresponsevalid ()                                                                   // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (90),
		.PKT_ORI_BURST_SIZE_L      (88),
		.PKT_RESPONSE_STATUS_H     (87),
		.PKT_RESPONSE_STATUS_L     (86),
		.PKT_BURST_SIZE_H          (63),
		.PKT_BURST_SIZE_L          (61),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (68),
		.PKT_PROTECTION_H          (81),
		.PKT_PROTECTION_L          (79),
		.PKT_BURSTWRAP_H           (60),
		.PKT_BURSTWRAP_L           (60),
		.PKT_BYTE_CNT_H            (59),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (70),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (74),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (91),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) descriptor_memory_s1_agent (
		.clk                     (sll_hyperbus_controller_top_0_o_av_out_clk_clk),        //             clk.clk
		.reset                   (descriptor_memory_reset1_reset_bridge_in_reset_reset),  //       clk_reset.reset
		.m0_address              (descriptor_memory_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (descriptor_memory_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (descriptor_memory_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (descriptor_memory_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (descriptor_memory_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (descriptor_memory_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (descriptor_memory_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (descriptor_memory_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (descriptor_memory_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (descriptor_memory_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (descriptor_memory_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (descriptor_memory_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (descriptor_memory_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (descriptor_memory_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (descriptor_memory_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (descriptor_memory_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                     //              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                     //                .valid
		.cp_data                 (cmd_mux_src_data),                                      //                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                             //                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                               //                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                                   //                .channel
		.rf_sink_ready           (descriptor_memory_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (descriptor_memory_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (descriptor_memory_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (descriptor_memory_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (descriptor_memory_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (descriptor_memory_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (descriptor_memory_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (descriptor_memory_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (descriptor_memory_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (descriptor_memory_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                         // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                         //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                          //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                         //                .error
		.rdata_fifo_src_ready    (descriptor_memory_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (descriptor_memory_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (descriptor_memory_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (92),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) descriptor_memory_s1_agent_rsp_fifo (
		.clk               (sll_hyperbus_controller_top_0_o_av_out_clk_clk),        //       clk.clk
		.reset             (descriptor_memory_reset1_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_data           (descriptor_memory_s1_agent_rf_source_data),             //        in.data
		.in_valid          (descriptor_memory_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (descriptor_memory_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (descriptor_memory_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (descriptor_memory_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (descriptor_memory_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (descriptor_memory_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (descriptor_memory_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (descriptor_memory_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (descriptor_memory_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated)
		.csr_read          (1'b0),                                                  // (terminated)
		.csr_write         (1'b0),                                                  // (terminated)
		.csr_readdata      (),                                                      // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated)
		.almost_full_data  (),                                                      // (terminated)
		.almost_empty_data (),                                                      // (terminated)
		.in_empty          (1'b0),                                                  // (terminated)
		.out_empty         (),                                                      // (terminated)
		.in_error          (1'b0),                                                  // (terminated)
		.out_error         (),                                                      // (terminated)
		.in_channel        (1'b0),                                                  // (terminated)
		.out_channel       ()                                                       // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (90),
		.PKT_ORI_BURST_SIZE_L      (88),
		.PKT_RESPONSE_STATUS_H     (87),
		.PKT_RESPONSE_STATUS_L     (86),
		.PKT_BURST_SIZE_H          (63),
		.PKT_BURST_SIZE_L          (61),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (68),
		.PKT_PROTECTION_H          (81),
		.PKT_PROTECTION_L          (79),
		.PKT_BURSTWRAP_H           (60),
		.PKT_BURSTWRAP_L           (60),
		.PKT_BYTE_CNT_H            (59),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (70),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (74),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (91),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) jtag_uart_avalon_jtag_slave_agent (
		.clk                     (sll_hyperbus_controller_top_0_o_av_out_clk_clk),               //             clk.clk
		.reset                   (descriptor_memory_reset1_reset_bridge_in_reset_reset),         //       clk_reset.reset
		.m0_address              (jtag_uart_avalon_jtag_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (jtag_uart_avalon_jtag_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (jtag_uart_avalon_jtag_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (jtag_uart_avalon_jtag_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (jtag_uart_avalon_jtag_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (jtag_uart_avalon_jtag_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (jtag_uart_avalon_jtag_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (jtag_uart_avalon_jtag_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (jtag_uart_avalon_jtag_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (jtag_uart_avalon_jtag_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (jtag_uart_avalon_jtag_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (jtag_uart_avalon_jtag_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (jtag_uart_avalon_jtag_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (jtag_uart_avalon_jtag_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (jtag_uart_avalon_jtag_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_001_src_ready),                                        //              cp.ready
		.cp_valid                (cmd_mux_001_src_valid),                                        //                .valid
		.cp_data                 (cmd_mux_001_src_data),                                         //                .data
		.cp_startofpacket        (cmd_mux_001_src_startofpacket),                                //                .startofpacket
		.cp_endofpacket          (cmd_mux_001_src_endofpacket),                                  //                .endofpacket
		.cp_channel              (cmd_mux_001_src_channel),                                      //                .channel
		.rf_sink_ready           (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (jtag_uart_avalon_jtag_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (jtag_uart_avalon_jtag_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (jtag_uart_avalon_jtag_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                            //                .error
		.rdata_fifo_src_ready    (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (92),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) jtag_uart_avalon_jtag_slave_agent_rsp_fifo (
		.clk               (sll_hyperbus_controller_top_0_o_av_out_clk_clk),               //       clk.clk
		.reset             (descriptor_memory_reset1_reset_bridge_in_reset_reset),         // clk_reset.reset
		.in_data           (jtag_uart_avalon_jtag_slave_agent_rf_source_data),             //        in.data
		.in_valid          (jtag_uart_avalon_jtag_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (jtag_uart_avalon_jtag_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                        // (terminated)
		.csr_read          (1'b0),                                                         // (terminated)
		.csr_write         (1'b0),                                                         // (terminated)
		.csr_readdata      (),                                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                         // (terminated)
		.almost_full_data  (),                                                             // (terminated)
		.almost_empty_data (),                                                             // (terminated)
		.in_empty          (1'b0),                                                         // (terminated)
		.out_empty         (),                                                             // (terminated)
		.in_error          (1'b0),                                                         // (terminated)
		.out_error         (),                                                             // (terminated)
		.in_channel        (1'b0),                                                         // (terminated)
		.out_channel       ()                                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (90),
		.PKT_ORI_BURST_SIZE_L      (88),
		.PKT_RESPONSE_STATUS_H     (87),
		.PKT_RESPONSE_STATUS_L     (86),
		.PKT_BURST_SIZE_H          (63),
		.PKT_BURST_SIZE_L          (61),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (68),
		.PKT_PROTECTION_H          (81),
		.PKT_PROTECTION_L          (79),
		.PKT_BURSTWRAP_H           (60),
		.PKT_BURSTWRAP_L           (60),
		.PKT_BYTE_CNT_H            (59),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (70),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (74),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (91),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) opencores_i2c_0_avalon_slave_0_agent (
		.clk                     (sll_hyperbus_controller_top_0_o_av_out_clk_clk),                  //             clk.clk
		.reset                   (msgdma_rx_reset_n_reset_bridge_in_reset_reset),                   //       clk_reset.reset
		.m0_address              (opencores_i2c_0_avalon_slave_0_agent_m0_address),                 //              m0.address
		.m0_burstcount           (opencores_i2c_0_avalon_slave_0_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (opencores_i2c_0_avalon_slave_0_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (opencores_i2c_0_avalon_slave_0_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (opencores_i2c_0_avalon_slave_0_agent_m0_lock),                    //                .lock
		.m0_readdata             (opencores_i2c_0_avalon_slave_0_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (opencores_i2c_0_avalon_slave_0_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (opencores_i2c_0_avalon_slave_0_agent_m0_read),                    //                .read
		.m0_waitrequest          (opencores_i2c_0_avalon_slave_0_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (opencores_i2c_0_avalon_slave_0_agent_m0_writedata),               //                .writedata
		.m0_write                (opencores_i2c_0_avalon_slave_0_agent_m0_write),                   //                .write
		.rp_endofpacket          (opencores_i2c_0_avalon_slave_0_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (opencores_i2c_0_avalon_slave_0_agent_rp_ready),                   //                .ready
		.rp_valid                (opencores_i2c_0_avalon_slave_0_agent_rp_valid),                   //                .valid
		.rp_data                 (opencores_i2c_0_avalon_slave_0_agent_rp_data),                    //                .data
		.rp_startofpacket        (opencores_i2c_0_avalon_slave_0_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                                           //              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                                           //                .valid
		.cp_data                 (cmd_mux_002_src_data),                                            //                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                                   //                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                                     //                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                                         //                .channel
		.rf_sink_ready           (opencores_i2c_0_avalon_slave_0_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (opencores_i2c_0_avalon_slave_0_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (opencores_i2c_0_avalon_slave_0_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (opencores_i2c_0_avalon_slave_0_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (opencores_i2c_0_avalon_slave_0_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (opencores_i2c_0_avalon_slave_0_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (opencores_i2c_0_avalon_slave_0_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (opencores_i2c_0_avalon_slave_0_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (opencores_i2c_0_avalon_slave_0_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (opencores_i2c_0_avalon_slave_0_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),                               // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),                               //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),                                //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),                               //                .error
		.rdata_fifo_src_ready    (opencores_i2c_0_avalon_slave_0_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (opencores_i2c_0_avalon_slave_0_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (opencores_i2c_0_avalon_slave_0_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                           //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                             //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (92),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) opencores_i2c_0_avalon_slave_0_agent_rsp_fifo (
		.clk               (sll_hyperbus_controller_top_0_o_av_out_clk_clk),                  //       clk.clk
		.reset             (msgdma_rx_reset_n_reset_bridge_in_reset_reset),                   // clk_reset.reset
		.in_data           (opencores_i2c_0_avalon_slave_0_agent_rf_source_data),             //        in.data
		.in_valid          (opencores_i2c_0_avalon_slave_0_agent_rf_source_valid),            //          .valid
		.in_ready          (opencores_i2c_0_avalon_slave_0_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (opencores_i2c_0_avalon_slave_0_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (opencores_i2c_0_avalon_slave_0_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (opencores_i2c_0_avalon_slave_0_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (opencores_i2c_0_avalon_slave_0_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (opencores_i2c_0_avalon_slave_0_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (opencores_i2c_0_avalon_slave_0_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (opencores_i2c_0_avalon_slave_0_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                           // (terminated)
		.csr_read          (1'b0),                                                            // (terminated)
		.csr_write         (1'b0),                                                            // (terminated)
		.csr_readdata      (),                                                                // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                            // (terminated)
		.almost_full_data  (),                                                                // (terminated)
		.almost_empty_data (),                                                                // (terminated)
		.in_empty          (1'b0),                                                            // (terminated)
		.out_empty         (),                                                                // (terminated)
		.in_error          (1'b0),                                                            // (terminated)
		.out_error         (),                                                                // (terminated)
		.in_channel        (1'b0),                                                            // (terminated)
		.out_channel       ()                                                                 // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (90),
		.PKT_ORI_BURST_SIZE_L      (88),
		.PKT_RESPONSE_STATUS_H     (87),
		.PKT_RESPONSE_STATUS_L     (86),
		.PKT_BURST_SIZE_H          (63),
		.PKT_BURST_SIZE_L          (61),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (68),
		.PKT_PROTECTION_H          (81),
		.PKT_PROTECTION_L          (79),
		.PKT_BURSTWRAP_H           (60),
		.PKT_BURSTWRAP_L           (60),
		.PKT_BYTE_CNT_H            (59),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (70),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (74),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (91),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) userhw_0_avalon_slave_0_agent (
		.clk                     (sll_hyperbus_controller_top_0_o_av_out_clk_clk),           //             clk.clk
		.reset                   (msgdma_rx_reset_n_reset_bridge_in_reset_reset),            //       clk_reset.reset
		.m0_address              (userhw_0_avalon_slave_0_agent_m0_address),                 //              m0.address
		.m0_burstcount           (userhw_0_avalon_slave_0_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (userhw_0_avalon_slave_0_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (userhw_0_avalon_slave_0_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (userhw_0_avalon_slave_0_agent_m0_lock),                    //                .lock
		.m0_readdata             (userhw_0_avalon_slave_0_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (userhw_0_avalon_slave_0_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (userhw_0_avalon_slave_0_agent_m0_read),                    //                .read
		.m0_waitrequest          (userhw_0_avalon_slave_0_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (userhw_0_avalon_slave_0_agent_m0_writedata),               //                .writedata
		.m0_write                (userhw_0_avalon_slave_0_agent_m0_write),                   //                .write
		.rp_endofpacket          (userhw_0_avalon_slave_0_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (userhw_0_avalon_slave_0_agent_rp_ready),                   //                .ready
		.rp_valid                (userhw_0_avalon_slave_0_agent_rp_valid),                   //                .valid
		.rp_data                 (userhw_0_avalon_slave_0_agent_rp_data),                    //                .data
		.rp_startofpacket        (userhw_0_avalon_slave_0_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_003_src_ready),                                    //              cp.ready
		.cp_valid                (cmd_mux_003_src_valid),                                    //                .valid
		.cp_data                 (cmd_mux_003_src_data),                                     //                .data
		.cp_startofpacket        (cmd_mux_003_src_startofpacket),                            //                .startofpacket
		.cp_endofpacket          (cmd_mux_003_src_endofpacket),                              //                .endofpacket
		.cp_channel              (cmd_mux_003_src_channel),                                  //                .channel
		.rf_sink_ready           (userhw_0_avalon_slave_0_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (userhw_0_avalon_slave_0_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (userhw_0_avalon_slave_0_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (userhw_0_avalon_slave_0_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (userhw_0_avalon_slave_0_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (userhw_0_avalon_slave_0_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (userhw_0_avalon_slave_0_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (userhw_0_avalon_slave_0_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (userhw_0_avalon_slave_0_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (userhw_0_avalon_slave_0_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),                        // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),                        //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),                         //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),                        //                .error
		.rdata_fifo_src_ready    (userhw_0_avalon_slave_0_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (userhw_0_avalon_slave_0_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (userhw_0_avalon_slave_0_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                    //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                      //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (92),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) userhw_0_avalon_slave_0_agent_rsp_fifo (
		.clk               (sll_hyperbus_controller_top_0_o_av_out_clk_clk),           //       clk.clk
		.reset             (msgdma_rx_reset_n_reset_bridge_in_reset_reset),            // clk_reset.reset
		.in_data           (userhw_0_avalon_slave_0_agent_rf_source_data),             //        in.data
		.in_valid          (userhw_0_avalon_slave_0_agent_rf_source_valid),            //          .valid
		.in_ready          (userhw_0_avalon_slave_0_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (userhw_0_avalon_slave_0_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (userhw_0_avalon_slave_0_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (userhw_0_avalon_slave_0_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (userhw_0_avalon_slave_0_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (userhw_0_avalon_slave_0_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (userhw_0_avalon_slave_0_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (userhw_0_avalon_slave_0_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                    // (terminated)
		.csr_read          (1'b0),                                                     // (terminated)
		.csr_write         (1'b0),                                                     // (terminated)
		.csr_readdata      (),                                                         // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated)
		.almost_full_data  (),                                                         // (terminated)
		.almost_empty_data (),                                                         // (terminated)
		.in_empty          (1'b0),                                                     // (terminated)
		.out_empty         (),                                                         // (terminated)
		.in_error          (1'b0),                                                     // (terminated)
		.out_error         (),                                                         // (terminated)
		.in_channel        (1'b0),                                                     // (terminated)
		.out_channel       ()                                                          // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (90),
		.PKT_ORI_BURST_SIZE_L      (88),
		.PKT_RESPONSE_STATUS_H     (87),
		.PKT_RESPONSE_STATUS_L     (86),
		.PKT_BURST_SIZE_H          (63),
		.PKT_BURST_SIZE_L          (61),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (68),
		.PKT_PROTECTION_H          (81),
		.PKT_PROTECTION_L          (79),
		.PKT_BURSTWRAP_H           (60),
		.PKT_BURSTWRAP_L           (60),
		.PKT_BYTE_CNT_H            (59),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (70),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (74),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (91),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) eth_tse_control_port_agent (
		.clk                     (sll_hyperbus_controller_top_0_o_av_out_clk_clk),        //             clk.clk
		.reset                   (descriptor_memory_reset1_reset_bridge_in_reset_reset),  //       clk_reset.reset
		.m0_address              (eth_tse_control_port_agent_m0_address),                 //              m0.address
		.m0_burstcount           (eth_tse_control_port_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (eth_tse_control_port_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (eth_tse_control_port_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (eth_tse_control_port_agent_m0_lock),                    //                .lock
		.m0_readdata             (eth_tse_control_port_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (eth_tse_control_port_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (eth_tse_control_port_agent_m0_read),                    //                .read
		.m0_waitrequest          (eth_tse_control_port_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (eth_tse_control_port_agent_m0_writedata),               //                .writedata
		.m0_write                (eth_tse_control_port_agent_m0_write),                   //                .write
		.rp_endofpacket          (eth_tse_control_port_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (eth_tse_control_port_agent_rp_ready),                   //                .ready
		.rp_valid                (eth_tse_control_port_agent_rp_valid),                   //                .valid
		.rp_data                 (eth_tse_control_port_agent_rp_data),                    //                .data
		.rp_startofpacket        (eth_tse_control_port_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_004_src_ready),                                 //              cp.ready
		.cp_valid                (cmd_mux_004_src_valid),                                 //                .valid
		.cp_data                 (cmd_mux_004_src_data),                                  //                .data
		.cp_startofpacket        (cmd_mux_004_src_startofpacket),                         //                .startofpacket
		.cp_endofpacket          (cmd_mux_004_src_endofpacket),                           //                .endofpacket
		.cp_channel              (cmd_mux_004_src_channel),                               //                .channel
		.rf_sink_ready           (eth_tse_control_port_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (eth_tse_control_port_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (eth_tse_control_port_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (eth_tse_control_port_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (eth_tse_control_port_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (eth_tse_control_port_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (eth_tse_control_port_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (eth_tse_control_port_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (eth_tse_control_port_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (eth_tse_control_port_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_004_out_0_ready),                     // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_004_out_0_valid),                     //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_004_out_0_data),                      //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_004_out_0_error),                     //                .error
		.rdata_fifo_src_ready    (eth_tse_control_port_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (eth_tse_control_port_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (eth_tse_control_port_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (92),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) eth_tse_control_port_agent_rsp_fifo (
		.clk               (sll_hyperbus_controller_top_0_o_av_out_clk_clk),        //       clk.clk
		.reset             (descriptor_memory_reset1_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_data           (eth_tse_control_port_agent_rf_source_data),             //        in.data
		.in_valid          (eth_tse_control_port_agent_rf_source_valid),            //          .valid
		.in_ready          (eth_tse_control_port_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (eth_tse_control_port_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (eth_tse_control_port_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (eth_tse_control_port_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (eth_tse_control_port_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (eth_tse_control_port_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (eth_tse_control_port_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (eth_tse_control_port_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated)
		.csr_read          (1'b0),                                                  // (terminated)
		.csr_write         (1'b0),                                                  // (terminated)
		.csr_readdata      (),                                                      // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated)
		.almost_full_data  (),                                                      // (terminated)
		.almost_empty_data (),                                                      // (terminated)
		.in_empty          (1'b0),                                                  // (terminated)
		.out_empty         (),                                                      // (terminated)
		.in_error          (1'b0),                                                  // (terminated)
		.out_error         (),                                                      // (terminated)
		.in_channel        (1'b0),                                                  // (terminated)
		.out_channel       ()                                                       // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (90),
		.PKT_ORI_BURST_SIZE_L      (88),
		.PKT_RESPONSE_STATUS_H     (87),
		.PKT_RESPONSE_STATUS_L     (86),
		.PKT_BURST_SIZE_H          (63),
		.PKT_BURST_SIZE_L          (61),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (68),
		.PKT_PROTECTION_H          (81),
		.PKT_PROTECTION_L          (79),
		.PKT_BURSTWRAP_H           (60),
		.PKT_BURSTWRAP_L           (60),
		.PKT_BYTE_CNT_H            (59),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (70),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (74),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (91),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) sysid_control_slave_agent (
		.clk                     (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //             clk.clk
		.reset                   (descriptor_memory_reset1_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (sysid_control_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (sysid_control_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (sysid_control_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (sysid_control_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (sysid_control_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (sysid_control_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (sysid_control_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (sysid_control_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (sysid_control_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (sysid_control_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (sysid_control_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (sysid_control_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (sysid_control_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (sysid_control_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (sysid_control_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (sysid_control_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_005_src_ready),                                //              cp.ready
		.cp_valid                (cmd_mux_005_src_valid),                                //                .valid
		.cp_data                 (cmd_mux_005_src_data),                                 //                .data
		.cp_startofpacket        (cmd_mux_005_src_startofpacket),                        //                .startofpacket
		.cp_endofpacket          (cmd_mux_005_src_endofpacket),                          //                .endofpacket
		.cp_channel              (cmd_mux_005_src_channel),                              //                .channel
		.rf_sink_ready           (sysid_control_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (sysid_control_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (sysid_control_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (sysid_control_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (sysid_control_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (sysid_control_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (sysid_control_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (sysid_control_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (sysid_control_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (sysid_control_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_005_out_0_ready),                    // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_005_out_0_valid),                    //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_005_out_0_data),                     //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_005_out_0_error),                    //                .error
		.rdata_fifo_src_ready    (sysid_control_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (sysid_control_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (sysid_control_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                  //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (92),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sysid_control_slave_agent_rsp_fifo (
		.clk               (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //       clk.clk
		.reset             (descriptor_memory_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (sysid_control_slave_agent_rf_source_data),             //        in.data
		.in_valid          (sysid_control_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (sysid_control_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (sysid_control_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (sysid_control_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (sysid_control_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (sysid_control_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (sysid_control_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (sysid_control_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (sysid_control_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                // (terminated)
		.csr_read          (1'b0),                                                 // (terminated)
		.csr_write         (1'b0),                                                 // (terminated)
		.csr_readdata      (),                                                     // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated)
		.almost_full_data  (),                                                     // (terminated)
		.almost_empty_data (),                                                     // (terminated)
		.in_empty          (1'b0),                                                 // (terminated)
		.out_empty         (),                                                     // (terminated)
		.in_error          (1'b0),                                                 // (terminated)
		.out_error         (),                                                     // (terminated)
		.in_channel        (1'b0),                                                 // (terminated)
		.out_channel       ()                                                      // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (90),
		.PKT_ORI_BURST_SIZE_L      (88),
		.PKT_RESPONSE_STATUS_H     (87),
		.PKT_RESPONSE_STATUS_L     (86),
		.PKT_BURST_SIZE_H          (63),
		.PKT_BURST_SIZE_L          (61),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (68),
		.PKT_PROTECTION_H          (81),
		.PKT_PROTECTION_L          (79),
		.PKT_BURSTWRAP_H           (60),
		.PKT_BURSTWRAP_L           (60),
		.PKT_BYTE_CNT_H            (59),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (70),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (74),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (91),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) msgdma_rx_csr_agent (
		.clk                     (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //             clk.clk
		.reset                   (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  //       clk_reset.reset
		.m0_address              (msgdma_rx_csr_agent_m0_address),                 //              m0.address
		.m0_burstcount           (msgdma_rx_csr_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (msgdma_rx_csr_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (msgdma_rx_csr_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (msgdma_rx_csr_agent_m0_lock),                    //                .lock
		.m0_readdata             (msgdma_rx_csr_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (msgdma_rx_csr_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (msgdma_rx_csr_agent_m0_read),                    //                .read
		.m0_waitrequest          (msgdma_rx_csr_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (msgdma_rx_csr_agent_m0_writedata),               //                .writedata
		.m0_write                (msgdma_rx_csr_agent_m0_write),                   //                .write
		.rp_endofpacket          (msgdma_rx_csr_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (msgdma_rx_csr_agent_rp_ready),                   //                .ready
		.rp_valid                (msgdma_rx_csr_agent_rp_valid),                   //                .valid
		.rp_data                 (msgdma_rx_csr_agent_rp_data),                    //                .data
		.rp_startofpacket        (msgdma_rx_csr_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_006_src_ready),                          //              cp.ready
		.cp_valid                (cmd_mux_006_src_valid),                          //                .valid
		.cp_data                 (cmd_mux_006_src_data),                           //                .data
		.cp_startofpacket        (cmd_mux_006_src_startofpacket),                  //                .startofpacket
		.cp_endofpacket          (cmd_mux_006_src_endofpacket),                    //                .endofpacket
		.cp_channel              (cmd_mux_006_src_channel),                        //                .channel
		.rf_sink_ready           (msgdma_rx_csr_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (msgdma_rx_csr_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (msgdma_rx_csr_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (msgdma_rx_csr_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (msgdma_rx_csr_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (msgdma_rx_csr_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (msgdma_rx_csr_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (msgdma_rx_csr_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (msgdma_rx_csr_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (msgdma_rx_csr_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_006_out_0_ready),              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_006_out_0_valid),              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_006_out_0_data),               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_006_out_0_error),              //                .error
		.rdata_fifo_src_ready    (msgdma_rx_csr_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (msgdma_rx_csr_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (msgdma_rx_csr_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (92),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) msgdma_rx_csr_agent_rsp_fifo (
		.clk               (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset             (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_data           (msgdma_rx_csr_agent_rf_source_data),             //        in.data
		.in_valid          (msgdma_rx_csr_agent_rf_source_valid),            //          .valid
		.in_ready          (msgdma_rx_csr_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (msgdma_rx_csr_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (msgdma_rx_csr_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (msgdma_rx_csr_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (msgdma_rx_csr_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (msgdma_rx_csr_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (msgdma_rx_csr_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (msgdma_rx_csr_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (90),
		.PKT_ORI_BURST_SIZE_L      (88),
		.PKT_RESPONSE_STATUS_H     (87),
		.PKT_RESPONSE_STATUS_L     (86),
		.PKT_BURST_SIZE_H          (63),
		.PKT_BURST_SIZE_L          (61),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (68),
		.PKT_PROTECTION_H          (81),
		.PKT_PROTECTION_L          (79),
		.PKT_BURSTWRAP_H           (60),
		.PKT_BURSTWRAP_L           (60),
		.PKT_BYTE_CNT_H            (59),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (70),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (74),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (91),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) msgdma_tx_csr_agent (
		.clk                     (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //             clk.clk
		.reset                   (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  //       clk_reset.reset
		.m0_address              (msgdma_tx_csr_agent_m0_address),                 //              m0.address
		.m0_burstcount           (msgdma_tx_csr_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (msgdma_tx_csr_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (msgdma_tx_csr_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (msgdma_tx_csr_agent_m0_lock),                    //                .lock
		.m0_readdata             (msgdma_tx_csr_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (msgdma_tx_csr_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (msgdma_tx_csr_agent_m0_read),                    //                .read
		.m0_waitrequest          (msgdma_tx_csr_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (msgdma_tx_csr_agent_m0_writedata),               //                .writedata
		.m0_write                (msgdma_tx_csr_agent_m0_write),                   //                .write
		.rp_endofpacket          (msgdma_tx_csr_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (msgdma_tx_csr_agent_rp_ready),                   //                .ready
		.rp_valid                (msgdma_tx_csr_agent_rp_valid),                   //                .valid
		.rp_data                 (msgdma_tx_csr_agent_rp_data),                    //                .data
		.rp_startofpacket        (msgdma_tx_csr_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_007_src_ready),                          //              cp.ready
		.cp_valid                (cmd_mux_007_src_valid),                          //                .valid
		.cp_data                 (cmd_mux_007_src_data),                           //                .data
		.cp_startofpacket        (cmd_mux_007_src_startofpacket),                  //                .startofpacket
		.cp_endofpacket          (cmd_mux_007_src_endofpacket),                    //                .endofpacket
		.cp_channel              (cmd_mux_007_src_channel),                        //                .channel
		.rf_sink_ready           (msgdma_tx_csr_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (msgdma_tx_csr_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (msgdma_tx_csr_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (msgdma_tx_csr_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (msgdma_tx_csr_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (msgdma_tx_csr_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (msgdma_tx_csr_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (msgdma_tx_csr_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (msgdma_tx_csr_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (msgdma_tx_csr_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_007_out_0_ready),              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_007_out_0_valid),              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_007_out_0_data),               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_007_out_0_error),              //                .error
		.rdata_fifo_src_ready    (msgdma_tx_csr_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (msgdma_tx_csr_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (msgdma_tx_csr_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (92),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) msgdma_tx_csr_agent_rsp_fifo (
		.clk               (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset             (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_data           (msgdma_tx_csr_agent_rf_source_data),             //        in.data
		.in_valid          (msgdma_tx_csr_agent_rf_source_valid),            //          .valid
		.in_ready          (msgdma_tx_csr_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (msgdma_tx_csr_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (msgdma_tx_csr_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (msgdma_tx_csr_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (msgdma_tx_csr_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (msgdma_tx_csr_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (msgdma_tx_csr_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (msgdma_tx_csr_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (90),
		.PKT_ORI_BURST_SIZE_L      (88),
		.PKT_RESPONSE_STATUS_H     (87),
		.PKT_RESPONSE_STATUS_L     (86),
		.PKT_BURST_SIZE_H          (63),
		.PKT_BURST_SIZE_L          (61),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (68),
		.PKT_PROTECTION_H          (81),
		.PKT_PROTECTION_L          (79),
		.PKT_BURSTWRAP_H           (60),
		.PKT_BURSTWRAP_L           (60),
		.PKT_BYTE_CNT_H            (59),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (70),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (74),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (91),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) msgdma_tx_prefetcher_csr_agent (
		.clk                     (sll_hyperbus_controller_top_0_o_av_out_clk_clk),            //             clk.clk
		.reset                   (msgdma_rx_reset_n_reset_bridge_in_reset_reset),             //       clk_reset.reset
		.m0_address              (msgdma_tx_prefetcher_csr_agent_m0_address),                 //              m0.address
		.m0_burstcount           (msgdma_tx_prefetcher_csr_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (msgdma_tx_prefetcher_csr_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (msgdma_tx_prefetcher_csr_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (msgdma_tx_prefetcher_csr_agent_m0_lock),                    //                .lock
		.m0_readdata             (msgdma_tx_prefetcher_csr_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (msgdma_tx_prefetcher_csr_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (msgdma_tx_prefetcher_csr_agent_m0_read),                    //                .read
		.m0_waitrequest          (msgdma_tx_prefetcher_csr_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (msgdma_tx_prefetcher_csr_agent_m0_writedata),               //                .writedata
		.m0_write                (msgdma_tx_prefetcher_csr_agent_m0_write),                   //                .write
		.rp_endofpacket          (msgdma_tx_prefetcher_csr_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (msgdma_tx_prefetcher_csr_agent_rp_ready),                   //                .ready
		.rp_valid                (msgdma_tx_prefetcher_csr_agent_rp_valid),                   //                .valid
		.rp_data                 (msgdma_tx_prefetcher_csr_agent_rp_data),                    //                .data
		.rp_startofpacket        (msgdma_tx_prefetcher_csr_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_008_src_ready),                                     //              cp.ready
		.cp_valid                (cmd_mux_008_src_valid),                                     //                .valid
		.cp_data                 (cmd_mux_008_src_data),                                      //                .data
		.cp_startofpacket        (cmd_mux_008_src_startofpacket),                             //                .startofpacket
		.cp_endofpacket          (cmd_mux_008_src_endofpacket),                               //                .endofpacket
		.cp_channel              (cmd_mux_008_src_channel),                                   //                .channel
		.rf_sink_ready           (msgdma_tx_prefetcher_csr_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (msgdma_tx_prefetcher_csr_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (msgdma_tx_prefetcher_csr_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (msgdma_tx_prefetcher_csr_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (msgdma_tx_prefetcher_csr_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (msgdma_tx_prefetcher_csr_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (msgdma_tx_prefetcher_csr_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (msgdma_tx_prefetcher_csr_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (msgdma_tx_prefetcher_csr_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (msgdma_tx_prefetcher_csr_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_008_out_0_ready),                         // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_008_out_0_valid),                         //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_008_out_0_data),                          //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_008_out_0_error),                         //                .error
		.rdata_fifo_src_ready    (msgdma_tx_prefetcher_csr_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (msgdma_tx_prefetcher_csr_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (msgdma_tx_prefetcher_csr_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                     //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                       //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (92),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) msgdma_tx_prefetcher_csr_agent_rsp_fifo (
		.clk               (sll_hyperbus_controller_top_0_o_av_out_clk_clk),            //       clk.clk
		.reset             (msgdma_rx_reset_n_reset_bridge_in_reset_reset),             // clk_reset.reset
		.in_data           (msgdma_tx_prefetcher_csr_agent_rf_source_data),             //        in.data
		.in_valid          (msgdma_tx_prefetcher_csr_agent_rf_source_valid),            //          .valid
		.in_ready          (msgdma_tx_prefetcher_csr_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (msgdma_tx_prefetcher_csr_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (msgdma_tx_prefetcher_csr_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (msgdma_tx_prefetcher_csr_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (msgdma_tx_prefetcher_csr_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (msgdma_tx_prefetcher_csr_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (msgdma_tx_prefetcher_csr_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (msgdma_tx_prefetcher_csr_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                     // (terminated)
		.csr_read          (1'b0),                                                      // (terminated)
		.csr_write         (1'b0),                                                      // (terminated)
		.csr_readdata      (),                                                          // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                      // (terminated)
		.almost_full_data  (),                                                          // (terminated)
		.almost_empty_data (),                                                          // (terminated)
		.in_empty          (1'b0),                                                      // (terminated)
		.out_empty         (),                                                          // (terminated)
		.in_error          (1'b0),                                                      // (terminated)
		.out_error         (),                                                          // (terminated)
		.in_channel        (1'b0),                                                      // (terminated)
		.out_channel       ()                                                           // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (90),
		.PKT_ORI_BURST_SIZE_L      (88),
		.PKT_RESPONSE_STATUS_H     (87),
		.PKT_RESPONSE_STATUS_L     (86),
		.PKT_BURST_SIZE_H          (63),
		.PKT_BURST_SIZE_L          (61),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (68),
		.PKT_PROTECTION_H          (81),
		.PKT_PROTECTION_L          (79),
		.PKT_BURSTWRAP_H           (60),
		.PKT_BURSTWRAP_L           (60),
		.PKT_BYTE_CNT_H            (59),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (70),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (74),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (91),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) msgdma_rx_prefetcher_csr_agent (
		.clk                     (sll_hyperbus_controller_top_0_o_av_out_clk_clk),            //             clk.clk
		.reset                   (msgdma_rx_reset_n_reset_bridge_in_reset_reset),             //       clk_reset.reset
		.m0_address              (msgdma_rx_prefetcher_csr_agent_m0_address),                 //              m0.address
		.m0_burstcount           (msgdma_rx_prefetcher_csr_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (msgdma_rx_prefetcher_csr_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (msgdma_rx_prefetcher_csr_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (msgdma_rx_prefetcher_csr_agent_m0_lock),                    //                .lock
		.m0_readdata             (msgdma_rx_prefetcher_csr_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (msgdma_rx_prefetcher_csr_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (msgdma_rx_prefetcher_csr_agent_m0_read),                    //                .read
		.m0_waitrequest          (msgdma_rx_prefetcher_csr_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (msgdma_rx_prefetcher_csr_agent_m0_writedata),               //                .writedata
		.m0_write                (msgdma_rx_prefetcher_csr_agent_m0_write),                   //                .write
		.rp_endofpacket          (msgdma_rx_prefetcher_csr_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (msgdma_rx_prefetcher_csr_agent_rp_ready),                   //                .ready
		.rp_valid                (msgdma_rx_prefetcher_csr_agent_rp_valid),                   //                .valid
		.rp_data                 (msgdma_rx_prefetcher_csr_agent_rp_data),                    //                .data
		.rp_startofpacket        (msgdma_rx_prefetcher_csr_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_009_src_ready),                                     //              cp.ready
		.cp_valid                (cmd_mux_009_src_valid),                                     //                .valid
		.cp_data                 (cmd_mux_009_src_data),                                      //                .data
		.cp_startofpacket        (cmd_mux_009_src_startofpacket),                             //                .startofpacket
		.cp_endofpacket          (cmd_mux_009_src_endofpacket),                               //                .endofpacket
		.cp_channel              (cmd_mux_009_src_channel),                                   //                .channel
		.rf_sink_ready           (msgdma_rx_prefetcher_csr_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (msgdma_rx_prefetcher_csr_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (msgdma_rx_prefetcher_csr_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (msgdma_rx_prefetcher_csr_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (msgdma_rx_prefetcher_csr_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (msgdma_rx_prefetcher_csr_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (msgdma_rx_prefetcher_csr_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (msgdma_rx_prefetcher_csr_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (msgdma_rx_prefetcher_csr_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (msgdma_rx_prefetcher_csr_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_009_out_0_ready),                         // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_009_out_0_valid),                         //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_009_out_0_data),                          //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_009_out_0_error),                         //                .error
		.rdata_fifo_src_ready    (msgdma_rx_prefetcher_csr_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (msgdma_rx_prefetcher_csr_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (msgdma_rx_prefetcher_csr_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                     //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                       //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (92),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) msgdma_rx_prefetcher_csr_agent_rsp_fifo (
		.clk               (sll_hyperbus_controller_top_0_o_av_out_clk_clk),            //       clk.clk
		.reset             (msgdma_rx_reset_n_reset_bridge_in_reset_reset),             // clk_reset.reset
		.in_data           (msgdma_rx_prefetcher_csr_agent_rf_source_data),             //        in.data
		.in_valid          (msgdma_rx_prefetcher_csr_agent_rf_source_valid),            //          .valid
		.in_ready          (msgdma_rx_prefetcher_csr_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (msgdma_rx_prefetcher_csr_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (msgdma_rx_prefetcher_csr_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (msgdma_rx_prefetcher_csr_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (msgdma_rx_prefetcher_csr_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (msgdma_rx_prefetcher_csr_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (msgdma_rx_prefetcher_csr_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (msgdma_rx_prefetcher_csr_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                     // (terminated)
		.csr_read          (1'b0),                                                      // (terminated)
		.csr_write         (1'b0),                                                      // (terminated)
		.csr_readdata      (),                                                          // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                      // (terminated)
		.almost_full_data  (),                                                          // (terminated)
		.almost_empty_data (),                                                          // (terminated)
		.in_empty          (1'b0),                                                      // (terminated)
		.out_empty         (),                                                          // (terminated)
		.in_error          (1'b0),                                                      // (terminated)
		.out_error         (),                                                          // (terminated)
		.in_channel        (1'b0),                                                      // (terminated)
		.out_channel       ()                                                           // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (90),
		.PKT_ORI_BURST_SIZE_L      (88),
		.PKT_RESPONSE_STATUS_H     (87),
		.PKT_RESPONSE_STATUS_L     (86),
		.PKT_BURST_SIZE_H          (63),
		.PKT_BURST_SIZE_L          (61),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (68),
		.PKT_PROTECTION_H          (81),
		.PKT_PROTECTION_L          (79),
		.PKT_BURSTWRAP_H           (60),
		.PKT_BURSTWRAP_L           (60),
		.PKT_BYTE_CNT_H            (59),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (70),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (74),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (91),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) sys_clk_timer_s1_agent (
		.clk                     (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //             clk.clk
		.reset                   (descriptor_memory_reset1_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (sys_clk_timer_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (sys_clk_timer_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (sys_clk_timer_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (sys_clk_timer_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (sys_clk_timer_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (sys_clk_timer_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (sys_clk_timer_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (sys_clk_timer_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (sys_clk_timer_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (sys_clk_timer_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (sys_clk_timer_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (sys_clk_timer_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (sys_clk_timer_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (sys_clk_timer_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (sys_clk_timer_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (sys_clk_timer_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (cmd_mux_010_src_ready),                                //              cp.ready
		.cp_valid                (cmd_mux_010_src_valid),                                //                .valid
		.cp_data                 (cmd_mux_010_src_data),                                 //                .data
		.cp_startofpacket        (cmd_mux_010_src_startofpacket),                        //                .startofpacket
		.cp_endofpacket          (cmd_mux_010_src_endofpacket),                          //                .endofpacket
		.cp_channel              (cmd_mux_010_src_channel),                              //                .channel
		.rf_sink_ready           (sys_clk_timer_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (sys_clk_timer_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (sys_clk_timer_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (sys_clk_timer_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (sys_clk_timer_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (sys_clk_timer_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (sys_clk_timer_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (sys_clk_timer_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (sys_clk_timer_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (sys_clk_timer_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_010_out_0_ready),                    // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_010_out_0_valid),                    //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_010_out_0_data),                     //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_010_out_0_error),                    //                .error
		.rdata_fifo_src_ready    (sys_clk_timer_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (sys_clk_timer_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (sys_clk_timer_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                  //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (92),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sys_clk_timer_s1_agent_rsp_fifo (
		.clk               (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //       clk.clk
		.reset             (descriptor_memory_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (sys_clk_timer_s1_agent_rf_source_data),                //        in.data
		.in_valid          (sys_clk_timer_s1_agent_rf_source_valid),               //          .valid
		.in_ready          (sys_clk_timer_s1_agent_rf_source_ready),               //          .ready
		.in_startofpacket  (sys_clk_timer_s1_agent_rf_source_startofpacket),       //          .startofpacket
		.in_endofpacket    (sys_clk_timer_s1_agent_rf_source_endofpacket),         //          .endofpacket
		.out_data          (sys_clk_timer_s1_agent_rsp_fifo_out_data),             //       out.data
		.out_valid         (sys_clk_timer_s1_agent_rsp_fifo_out_valid),            //          .valid
		.out_ready         (sys_clk_timer_s1_agent_rsp_fifo_out_ready),            //          .ready
		.out_startofpacket (sys_clk_timer_s1_agent_rsp_fifo_out_startofpacket),    //          .startofpacket
		.out_endofpacket   (sys_clk_timer_s1_agent_rsp_fifo_out_endofpacket),      //          .endofpacket
		.csr_address       (2'b00),                                                // (terminated)
		.csr_read          (1'b0),                                                 // (terminated)
		.csr_write         (1'b0),                                                 // (terminated)
		.csr_readdata      (),                                                     // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated)
		.almost_full_data  (),                                                     // (terminated)
		.almost_empty_data (),                                                     // (terminated)
		.in_empty          (1'b0),                                                 // (terminated)
		.out_empty         (),                                                     // (terminated)
		.in_error          (1'b0),                                                 // (terminated)
		.out_error         (),                                                     // (terminated)
		.in_channel        (1'b0),                                                 // (terminated)
		.out_channel       ()                                                      // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (90),
		.PKT_ORI_BURST_SIZE_L      (88),
		.PKT_RESPONSE_STATUS_H     (87),
		.PKT_RESPONSE_STATUS_L     (86),
		.PKT_BURST_SIZE_H          (63),
		.PKT_BURST_SIZE_L          (61),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (68),
		.PKT_PROTECTION_H          (81),
		.PKT_PROTECTION_L          (79),
		.PKT_BURSTWRAP_H           (60),
		.PKT_BURSTWRAP_L           (60),
		.PKT_BYTE_CNT_H            (59),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (70),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (74),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (91),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) led_pio_s1_agent (
		.clk                     (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //             clk.clk
		.reset                   (descriptor_memory_reset1_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (led_pio_s1_agent_m0_address),                          //              m0.address
		.m0_burstcount           (led_pio_s1_agent_m0_burstcount),                       //                .burstcount
		.m0_byteenable           (led_pio_s1_agent_m0_byteenable),                       //                .byteenable
		.m0_debugaccess          (led_pio_s1_agent_m0_debugaccess),                      //                .debugaccess
		.m0_lock                 (led_pio_s1_agent_m0_lock),                             //                .lock
		.m0_readdata             (led_pio_s1_agent_m0_readdata),                         //                .readdata
		.m0_readdatavalid        (led_pio_s1_agent_m0_readdatavalid),                    //                .readdatavalid
		.m0_read                 (led_pio_s1_agent_m0_read),                             //                .read
		.m0_waitrequest          (led_pio_s1_agent_m0_waitrequest),                      //                .waitrequest
		.m0_writedata            (led_pio_s1_agent_m0_writedata),                        //                .writedata
		.m0_write                (led_pio_s1_agent_m0_write),                            //                .write
		.rp_endofpacket          (led_pio_s1_agent_rp_endofpacket),                      //              rp.endofpacket
		.rp_ready                (led_pio_s1_agent_rp_ready),                            //                .ready
		.rp_valid                (led_pio_s1_agent_rp_valid),                            //                .valid
		.rp_data                 (led_pio_s1_agent_rp_data),                             //                .data
		.rp_startofpacket        (led_pio_s1_agent_rp_startofpacket),                    //                .startofpacket
		.cp_ready                (cmd_mux_011_src_ready),                                //              cp.ready
		.cp_valid                (cmd_mux_011_src_valid),                                //                .valid
		.cp_data                 (cmd_mux_011_src_data),                                 //                .data
		.cp_startofpacket        (cmd_mux_011_src_startofpacket),                        //                .startofpacket
		.cp_endofpacket          (cmd_mux_011_src_endofpacket),                          //                .endofpacket
		.cp_channel              (cmd_mux_011_src_channel),                              //                .channel
		.rf_sink_ready           (led_pio_s1_agent_rsp_fifo_out_ready),                  //         rf_sink.ready
		.rf_sink_valid           (led_pio_s1_agent_rsp_fifo_out_valid),                  //                .valid
		.rf_sink_startofpacket   (led_pio_s1_agent_rsp_fifo_out_startofpacket),          //                .startofpacket
		.rf_sink_endofpacket     (led_pio_s1_agent_rsp_fifo_out_endofpacket),            //                .endofpacket
		.rf_sink_data            (led_pio_s1_agent_rsp_fifo_out_data),                   //                .data
		.rf_source_ready         (led_pio_s1_agent_rf_source_ready),                     //       rf_source.ready
		.rf_source_valid         (led_pio_s1_agent_rf_source_valid),                     //                .valid
		.rf_source_startofpacket (led_pio_s1_agent_rf_source_startofpacket),             //                .startofpacket
		.rf_source_endofpacket   (led_pio_s1_agent_rf_source_endofpacket),               //                .endofpacket
		.rf_source_data          (led_pio_s1_agent_rf_source_data),                      //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_011_out_0_ready),                    // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_011_out_0_valid),                    //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_011_out_0_data),                     //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_011_out_0_error),                    //                .error
		.rdata_fifo_src_ready    (led_pio_s1_agent_rdata_fifo_src_ready),                //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (led_pio_s1_agent_rdata_fifo_src_valid),                //                .valid
		.rdata_fifo_src_data     (led_pio_s1_agent_rdata_fifo_src_data),                 //                .data
		.m0_response             (2'b00),                                                //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                  //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (92),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) led_pio_s1_agent_rsp_fifo (
		.clk               (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //       clk.clk
		.reset             (descriptor_memory_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (led_pio_s1_agent_rf_source_data),                      //        in.data
		.in_valid          (led_pio_s1_agent_rf_source_valid),                     //          .valid
		.in_ready          (led_pio_s1_agent_rf_source_ready),                     //          .ready
		.in_startofpacket  (led_pio_s1_agent_rf_source_startofpacket),             //          .startofpacket
		.in_endofpacket    (led_pio_s1_agent_rf_source_endofpacket),               //          .endofpacket
		.out_data          (led_pio_s1_agent_rsp_fifo_out_data),                   //       out.data
		.out_valid         (led_pio_s1_agent_rsp_fifo_out_valid),                  //          .valid
		.out_ready         (led_pio_s1_agent_rsp_fifo_out_ready),                  //          .ready
		.out_startofpacket (led_pio_s1_agent_rsp_fifo_out_startofpacket),          //          .startofpacket
		.out_endofpacket   (led_pio_s1_agent_rsp_fifo_out_endofpacket),            //          .endofpacket
		.csr_address       (2'b00),                                                // (terminated)
		.csr_read          (1'b0),                                                 // (terminated)
		.csr_write         (1'b0),                                                 // (terminated)
		.csr_readdata      (),                                                     // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated)
		.almost_full_data  (),                                                     // (terminated)
		.almost_empty_data (),                                                     // (terminated)
		.in_empty          (1'b0),                                                 // (terminated)
		.out_empty         (),                                                     // (terminated)
		.in_error          (1'b0),                                                 // (terminated)
		.out_error         (),                                                     // (terminated)
		.in_channel        (1'b0),                                                 // (terminated)
		.out_channel       ()                                                      // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (90),
		.PKT_ORI_BURST_SIZE_L      (88),
		.PKT_RESPONSE_STATUS_H     (87),
		.PKT_RESPONSE_STATUS_L     (86),
		.PKT_BURST_SIZE_H          (63),
		.PKT_BURST_SIZE_L          (61),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (68),
		.PKT_PROTECTION_H          (81),
		.PKT_PROTECTION_L          (79),
		.PKT_BURSTWRAP_H           (60),
		.PKT_BURSTWRAP_L           (60),
		.PKT_BYTE_CNT_H            (59),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (70),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (74),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (91),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) user_dipsw_s1_agent (
		.clk                     (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //             clk.clk
		.reset                   (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  //       clk_reset.reset
		.m0_address              (user_dipsw_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (user_dipsw_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (user_dipsw_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (user_dipsw_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (user_dipsw_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (user_dipsw_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (user_dipsw_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (user_dipsw_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (user_dipsw_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (user_dipsw_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (user_dipsw_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (user_dipsw_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (user_dipsw_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (user_dipsw_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (user_dipsw_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (user_dipsw_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_012_src_ready),                          //              cp.ready
		.cp_valid                (cmd_mux_012_src_valid),                          //                .valid
		.cp_data                 (cmd_mux_012_src_data),                           //                .data
		.cp_startofpacket        (cmd_mux_012_src_startofpacket),                  //                .startofpacket
		.cp_endofpacket          (cmd_mux_012_src_endofpacket),                    //                .endofpacket
		.cp_channel              (cmd_mux_012_src_channel),                        //                .channel
		.rf_sink_ready           (user_dipsw_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (user_dipsw_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (user_dipsw_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (user_dipsw_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (user_dipsw_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (user_dipsw_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (user_dipsw_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (user_dipsw_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (user_dipsw_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (user_dipsw_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_012_out_0_ready),              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_012_out_0_valid),              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_012_out_0_data),               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_012_out_0_error),              //                .error
		.rdata_fifo_src_ready    (user_dipsw_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (user_dipsw_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (user_dipsw_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (92),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) user_dipsw_s1_agent_rsp_fifo (
		.clk               (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset             (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_data           (user_dipsw_s1_agent_rf_source_data),             //        in.data
		.in_valid          (user_dipsw_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (user_dipsw_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (user_dipsw_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (user_dipsw_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (user_dipsw_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (user_dipsw_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (user_dipsw_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (user_dipsw_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (user_dipsw_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (90),
		.PKT_ORI_BURST_SIZE_L      (88),
		.PKT_RESPONSE_STATUS_H     (87),
		.PKT_RESPONSE_STATUS_L     (86),
		.PKT_BURST_SIZE_H          (63),
		.PKT_BURST_SIZE_L          (61),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (68),
		.PKT_PROTECTION_H          (81),
		.PKT_PROTECTION_L          (79),
		.PKT_BURSTWRAP_H           (60),
		.PKT_BURSTWRAP_L           (60),
		.PKT_BYTE_CNT_H            (59),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (70),
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (74),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (91),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) user_pb_s1_agent (
		.clk                     (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //             clk.clk
		.reset                   (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  //       clk_reset.reset
		.m0_address              (user_pb_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (user_pb_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (user_pb_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (user_pb_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (user_pb_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (user_pb_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (user_pb_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (user_pb_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (user_pb_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (user_pb_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (user_pb_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (user_pb_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (user_pb_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (user_pb_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (user_pb_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (user_pb_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (cmd_mux_013_src_ready),                          //              cp.ready
		.cp_valid                (cmd_mux_013_src_valid),                          //                .valid
		.cp_data                 (cmd_mux_013_src_data),                           //                .data
		.cp_startofpacket        (cmd_mux_013_src_startofpacket),                  //                .startofpacket
		.cp_endofpacket          (cmd_mux_013_src_endofpacket),                    //                .endofpacket
		.cp_channel              (cmd_mux_013_src_channel),                        //                .channel
		.rf_sink_ready           (user_pb_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (user_pb_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (user_pb_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (user_pb_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (user_pb_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (user_pb_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (user_pb_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (user_pb_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (user_pb_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (user_pb_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_013_out_0_ready),              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_013_out_0_valid),              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_013_out_0_data),               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_013_out_0_error),              //                .error
		.rdata_fifo_src_ready    (user_pb_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (user_pb_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (user_pb_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (92),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) user_pb_s1_agent_rsp_fifo (
		.clk               (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset             (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_data           (user_pb_s1_agent_rf_source_data),                //        in.data
		.in_valid          (user_pb_s1_agent_rf_source_valid),               //          .valid
		.in_ready          (user_pb_s1_agent_rf_source_ready),               //          .ready
		.in_startofpacket  (user_pb_s1_agent_rf_source_startofpacket),       //          .startofpacket
		.in_endofpacket    (user_pb_s1_agent_rf_source_endofpacket),         //          .endofpacket
		.out_data          (user_pb_s1_agent_rsp_fifo_out_data),             //       out.data
		.out_valid         (user_pb_s1_agent_rsp_fifo_out_valid),            //          .valid
		.out_ready         (user_pb_s1_agent_rsp_fifo_out_ready),            //          .ready
		.out_startofpacket (user_pb_s1_agent_rsp_fifo_out_startofpacket),    //          .startofpacket
		.out_endofpacket   (user_pb_s1_agent_rsp_fifo_out_endofpacket),      //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	q_sys_mm_interconnect_1_router router (
		.sink_ready         (msgdma_rx_descriptor_read_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (msgdma_rx_descriptor_read_master_agent_cp_valid),         //          .valid
		.sink_data          (msgdma_rx_descriptor_read_master_agent_cp_data),          //          .data
		.sink_startofpacket (msgdma_rx_descriptor_read_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (msgdma_rx_descriptor_read_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk),          //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),           // clk_reset.reset
		.src_ready          (router_src_ready),                                        //       src.ready
		.src_valid          (router_src_valid),                                        //          .valid
		.src_data           (router_src_data),                                         //          .data
		.src_channel        (router_src_channel),                                      //          .channel
		.src_startofpacket  (router_src_startofpacket),                                //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                   //          .endofpacket
	);

	q_sys_mm_interconnect_1_router router_001 (
		.sink_ready         (msgdma_tx_descriptor_read_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (msgdma_tx_descriptor_read_master_agent_cp_valid),         //          .valid
		.sink_data          (msgdma_tx_descriptor_read_master_agent_cp_data),          //          .data
		.sink_startofpacket (msgdma_tx_descriptor_read_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (msgdma_tx_descriptor_read_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk),          //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),           // clk_reset.reset
		.src_ready          (router_001_src_ready),                                    //       src.ready
		.src_valid          (router_001_src_valid),                                    //          .valid
		.src_data           (router_001_src_data),                                     //          .data
		.src_channel        (router_001_src_channel),                                  //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                            //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                               //          .endofpacket
	);

	q_sys_mm_interconnect_1_router router_002 (
		.sink_ready         (msgdma_rx_descriptor_write_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (msgdma_rx_descriptor_write_master_agent_cp_valid),         //          .valid
		.sink_data          (msgdma_rx_descriptor_write_master_agent_cp_data),          //          .data
		.sink_startofpacket (msgdma_rx_descriptor_write_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (msgdma_rx_descriptor_write_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk),           //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),            // clk_reset.reset
		.src_ready          (router_002_src_ready),                                     //       src.ready
		.src_valid          (router_002_src_valid),                                     //          .valid
		.src_data           (router_002_src_data),                                      //          .data
		.src_channel        (router_002_src_channel),                                   //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                             //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                                //          .endofpacket
	);

	q_sys_mm_interconnect_1_router router_003 (
		.sink_ready         (msgdma_tx_descriptor_write_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (msgdma_tx_descriptor_write_master_agent_cp_valid),         //          .valid
		.sink_data          (msgdma_tx_descriptor_write_master_agent_cp_data),          //          .data
		.sink_startofpacket (msgdma_tx_descriptor_write_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (msgdma_tx_descriptor_write_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk),           //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),            // clk_reset.reset
		.src_ready          (router_003_src_ready),                                     //       src.ready
		.src_valid          (router_003_src_valid),                                     //          .valid
		.src_data           (router_003_src_data),                                      //          .data
		.src_channel        (router_003_src_channel),                                   //          .channel
		.src_startofpacket  (router_003_src_startofpacket),                             //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                                //          .endofpacket
	);

	q_sys_mm_interconnect_1_router_004 router_004 (
		.sink_ready         (mm_bridge_0_m0_agent_cp_ready),                  //      sink.ready
		.sink_valid         (mm_bridge_0_m0_agent_cp_valid),                  //          .valid
		.sink_data          (mm_bridge_0_m0_agent_cp_data),                   //          .data
		.sink_startofpacket (mm_bridge_0_m0_agent_cp_startofpacket),          //          .startofpacket
		.sink_endofpacket   (mm_bridge_0_m0_agent_cp_endofpacket),            //          .endofpacket
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready          (router_004_src_ready),                           //       src.ready
		.src_valid          (router_004_src_valid),                           //          .valid
		.src_data           (router_004_src_data),                            //          .data
		.src_channel        (router_004_src_channel),                         //          .channel
		.src_startofpacket  (router_004_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                      //          .endofpacket
	);

	q_sys_mm_interconnect_1_router_005 router_005 (
		.sink_ready         (descriptor_memory_s1_agent_rp_ready),                  //      sink.ready
		.sink_valid         (descriptor_memory_s1_agent_rp_valid),                  //          .valid
		.sink_data          (descriptor_memory_s1_agent_rp_data),                   //          .data
		.sink_startofpacket (descriptor_memory_s1_agent_rp_startofpacket),          //          .startofpacket
		.sink_endofpacket   (descriptor_memory_s1_agent_rp_endofpacket),            //          .endofpacket
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //       clk.clk
		.reset              (descriptor_memory_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_005_src_ready),                                 //       src.ready
		.src_valid          (router_005_src_valid),                                 //          .valid
		.src_data           (router_005_src_data),                                  //          .data
		.src_channel        (router_005_src_channel),                               //          .channel
		.src_startofpacket  (router_005_src_startofpacket),                         //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                            //          .endofpacket
	);

	q_sys_mm_interconnect_1_router_006 router_006 (
		.sink_ready         (jtag_uart_avalon_jtag_slave_agent_rp_ready),           //      sink.ready
		.sink_valid         (jtag_uart_avalon_jtag_slave_agent_rp_valid),           //          .valid
		.sink_data          (jtag_uart_avalon_jtag_slave_agent_rp_data),            //          .data
		.sink_startofpacket (jtag_uart_avalon_jtag_slave_agent_rp_startofpacket),   //          .startofpacket
		.sink_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rp_endofpacket),     //          .endofpacket
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //       clk.clk
		.reset              (descriptor_memory_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_006_src_ready),                                 //       src.ready
		.src_valid          (router_006_src_valid),                                 //          .valid
		.src_data           (router_006_src_data),                                  //          .data
		.src_channel        (router_006_src_channel),                               //          .channel
		.src_startofpacket  (router_006_src_startofpacket),                         //          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                            //          .endofpacket
	);

	q_sys_mm_interconnect_1_router_006 router_007 (
		.sink_ready         (opencores_i2c_0_avalon_slave_0_agent_rp_ready),         //      sink.ready
		.sink_valid         (opencores_i2c_0_avalon_slave_0_agent_rp_valid),         //          .valid
		.sink_data          (opencores_i2c_0_avalon_slave_0_agent_rp_data),          //          .data
		.sink_startofpacket (opencores_i2c_0_avalon_slave_0_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (opencores_i2c_0_avalon_slave_0_agent_rp_endofpacket),   //          .endofpacket
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk),        //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),         // clk_reset.reset
		.src_ready          (router_007_src_ready),                                  //       src.ready
		.src_valid          (router_007_src_valid),                                  //          .valid
		.src_data           (router_007_src_data),                                   //          .data
		.src_channel        (router_007_src_channel),                                //          .channel
		.src_startofpacket  (router_007_src_startofpacket),                          //          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)                             //          .endofpacket
	);

	q_sys_mm_interconnect_1_router_006 router_008 (
		.sink_ready         (userhw_0_avalon_slave_0_agent_rp_ready),         //      sink.ready
		.sink_valid         (userhw_0_avalon_slave_0_agent_rp_valid),         //          .valid
		.sink_data          (userhw_0_avalon_slave_0_agent_rp_data),          //          .data
		.sink_startofpacket (userhw_0_avalon_slave_0_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (userhw_0_avalon_slave_0_agent_rp_endofpacket),   //          .endofpacket
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready          (router_008_src_ready),                           //       src.ready
		.src_valid          (router_008_src_valid),                           //          .valid
		.src_data           (router_008_src_data),                            //          .data
		.src_channel        (router_008_src_channel),                         //          .channel
		.src_startofpacket  (router_008_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_008_src_endofpacket)                      //          .endofpacket
	);

	q_sys_mm_interconnect_1_router_006 router_009 (
		.sink_ready         (eth_tse_control_port_agent_rp_ready),                  //      sink.ready
		.sink_valid         (eth_tse_control_port_agent_rp_valid),                  //          .valid
		.sink_data          (eth_tse_control_port_agent_rp_data),                   //          .data
		.sink_startofpacket (eth_tse_control_port_agent_rp_startofpacket),          //          .startofpacket
		.sink_endofpacket   (eth_tse_control_port_agent_rp_endofpacket),            //          .endofpacket
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //       clk.clk
		.reset              (descriptor_memory_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_009_src_ready),                                 //       src.ready
		.src_valid          (router_009_src_valid),                                 //          .valid
		.src_data           (router_009_src_data),                                  //          .data
		.src_channel        (router_009_src_channel),                               //          .channel
		.src_startofpacket  (router_009_src_startofpacket),                         //          .startofpacket
		.src_endofpacket    (router_009_src_endofpacket)                            //          .endofpacket
	);

	q_sys_mm_interconnect_1_router_006 router_010 (
		.sink_ready         (sysid_control_slave_agent_rp_ready),                   //      sink.ready
		.sink_valid         (sysid_control_slave_agent_rp_valid),                   //          .valid
		.sink_data          (sysid_control_slave_agent_rp_data),                    //          .data
		.sink_startofpacket (sysid_control_slave_agent_rp_startofpacket),           //          .startofpacket
		.sink_endofpacket   (sysid_control_slave_agent_rp_endofpacket),             //          .endofpacket
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //       clk.clk
		.reset              (descriptor_memory_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_010_src_ready),                                 //       src.ready
		.src_valid          (router_010_src_valid),                                 //          .valid
		.src_data           (router_010_src_data),                                  //          .data
		.src_channel        (router_010_src_channel),                               //          .channel
		.src_startofpacket  (router_010_src_startofpacket),                         //          .startofpacket
		.src_endofpacket    (router_010_src_endofpacket)                            //          .endofpacket
	);

	q_sys_mm_interconnect_1_router_006 router_011 (
		.sink_ready         (msgdma_rx_csr_agent_rp_ready),                   //      sink.ready
		.sink_valid         (msgdma_rx_csr_agent_rp_valid),                   //          .valid
		.sink_data          (msgdma_rx_csr_agent_rp_data),                    //          .data
		.sink_startofpacket (msgdma_rx_csr_agent_rp_startofpacket),           //          .startofpacket
		.sink_endofpacket   (msgdma_rx_csr_agent_rp_endofpacket),             //          .endofpacket
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready          (router_011_src_ready),                           //       src.ready
		.src_valid          (router_011_src_valid),                           //          .valid
		.src_data           (router_011_src_data),                            //          .data
		.src_channel        (router_011_src_channel),                         //          .channel
		.src_startofpacket  (router_011_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_011_src_endofpacket)                      //          .endofpacket
	);

	q_sys_mm_interconnect_1_router_006 router_012 (
		.sink_ready         (msgdma_tx_csr_agent_rp_ready),                   //      sink.ready
		.sink_valid         (msgdma_tx_csr_agent_rp_valid),                   //          .valid
		.sink_data          (msgdma_tx_csr_agent_rp_data),                    //          .data
		.sink_startofpacket (msgdma_tx_csr_agent_rp_startofpacket),           //          .startofpacket
		.sink_endofpacket   (msgdma_tx_csr_agent_rp_endofpacket),             //          .endofpacket
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready          (router_012_src_ready),                           //       src.ready
		.src_valid          (router_012_src_valid),                           //          .valid
		.src_data           (router_012_src_data),                            //          .data
		.src_channel        (router_012_src_channel),                         //          .channel
		.src_startofpacket  (router_012_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_012_src_endofpacket)                      //          .endofpacket
	);

	q_sys_mm_interconnect_1_router_006 router_013 (
		.sink_ready         (msgdma_tx_prefetcher_csr_agent_rp_ready),         //      sink.ready
		.sink_valid         (msgdma_tx_prefetcher_csr_agent_rp_valid),         //          .valid
		.sink_data          (msgdma_tx_prefetcher_csr_agent_rp_data),          //          .data
		.sink_startofpacket (msgdma_tx_prefetcher_csr_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (msgdma_tx_prefetcher_csr_agent_rp_endofpacket),   //          .endofpacket
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk),  //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),   // clk_reset.reset
		.src_ready          (router_013_src_ready),                            //       src.ready
		.src_valid          (router_013_src_valid),                            //          .valid
		.src_data           (router_013_src_data),                             //          .data
		.src_channel        (router_013_src_channel),                          //          .channel
		.src_startofpacket  (router_013_src_startofpacket),                    //          .startofpacket
		.src_endofpacket    (router_013_src_endofpacket)                       //          .endofpacket
	);

	q_sys_mm_interconnect_1_router_006 router_014 (
		.sink_ready         (msgdma_rx_prefetcher_csr_agent_rp_ready),         //      sink.ready
		.sink_valid         (msgdma_rx_prefetcher_csr_agent_rp_valid),         //          .valid
		.sink_data          (msgdma_rx_prefetcher_csr_agent_rp_data),          //          .data
		.sink_startofpacket (msgdma_rx_prefetcher_csr_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (msgdma_rx_prefetcher_csr_agent_rp_endofpacket),   //          .endofpacket
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk),  //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),   // clk_reset.reset
		.src_ready          (router_014_src_ready),                            //       src.ready
		.src_valid          (router_014_src_valid),                            //          .valid
		.src_data           (router_014_src_data),                             //          .data
		.src_channel        (router_014_src_channel),                          //          .channel
		.src_startofpacket  (router_014_src_startofpacket),                    //          .startofpacket
		.src_endofpacket    (router_014_src_endofpacket)                       //          .endofpacket
	);

	q_sys_mm_interconnect_1_router_006 router_015 (
		.sink_ready         (sys_clk_timer_s1_agent_rp_ready),                      //      sink.ready
		.sink_valid         (sys_clk_timer_s1_agent_rp_valid),                      //          .valid
		.sink_data          (sys_clk_timer_s1_agent_rp_data),                       //          .data
		.sink_startofpacket (sys_clk_timer_s1_agent_rp_startofpacket),              //          .startofpacket
		.sink_endofpacket   (sys_clk_timer_s1_agent_rp_endofpacket),                //          .endofpacket
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //       clk.clk
		.reset              (descriptor_memory_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_015_src_ready),                                 //       src.ready
		.src_valid          (router_015_src_valid),                                 //          .valid
		.src_data           (router_015_src_data),                                  //          .data
		.src_channel        (router_015_src_channel),                               //          .channel
		.src_startofpacket  (router_015_src_startofpacket),                         //          .startofpacket
		.src_endofpacket    (router_015_src_endofpacket)                            //          .endofpacket
	);

	q_sys_mm_interconnect_1_router_006 router_016 (
		.sink_ready         (led_pio_s1_agent_rp_ready),                            //      sink.ready
		.sink_valid         (led_pio_s1_agent_rp_valid),                            //          .valid
		.sink_data          (led_pio_s1_agent_rp_data),                             //          .data
		.sink_startofpacket (led_pio_s1_agent_rp_startofpacket),                    //          .startofpacket
		.sink_endofpacket   (led_pio_s1_agent_rp_endofpacket),                      //          .endofpacket
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //       clk.clk
		.reset              (descriptor_memory_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_016_src_ready),                                 //       src.ready
		.src_valid          (router_016_src_valid),                                 //          .valid
		.src_data           (router_016_src_data),                                  //          .data
		.src_channel        (router_016_src_channel),                               //          .channel
		.src_startofpacket  (router_016_src_startofpacket),                         //          .startofpacket
		.src_endofpacket    (router_016_src_endofpacket)                            //          .endofpacket
	);

	q_sys_mm_interconnect_1_router_006 router_017 (
		.sink_ready         (user_dipsw_s1_agent_rp_ready),                   //      sink.ready
		.sink_valid         (user_dipsw_s1_agent_rp_valid),                   //          .valid
		.sink_data          (user_dipsw_s1_agent_rp_data),                    //          .data
		.sink_startofpacket (user_dipsw_s1_agent_rp_startofpacket),           //          .startofpacket
		.sink_endofpacket   (user_dipsw_s1_agent_rp_endofpacket),             //          .endofpacket
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready          (router_017_src_ready),                           //       src.ready
		.src_valid          (router_017_src_valid),                           //          .valid
		.src_data           (router_017_src_data),                            //          .data
		.src_channel        (router_017_src_channel),                         //          .channel
		.src_startofpacket  (router_017_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_017_src_endofpacket)                      //          .endofpacket
	);

	q_sys_mm_interconnect_1_router_006 router_018 (
		.sink_ready         (user_pb_s1_agent_rp_ready),                      //      sink.ready
		.sink_valid         (user_pb_s1_agent_rp_valid),                      //          .valid
		.sink_data          (user_pb_s1_agent_rp_data),                       //          .data
		.sink_startofpacket (user_pb_s1_agent_rp_startofpacket),              //          .startofpacket
		.sink_endofpacket   (user_pb_s1_agent_rp_endofpacket),                //          .endofpacket
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready          (router_018_src_ready),                           //       src.ready
		.src_valid          (router_018_src_valid),                           //          .valid
		.src_data           (router_018_src_data),                            //          .data
		.src_channel        (router_018_src_channel),                         //          .channel
		.src_startofpacket  (router_018_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_018_src_endofpacket)                      //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (77),
		.PKT_DEST_ID_L             (74),
		.PKT_SRC_ID_H              (73),
		.PKT_SRC_ID_L              (70),
		.PKT_BYTE_CNT_H            (59),
		.PKT_BYTE_CNT_L            (57),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.MAX_OUTSTANDING_RESPONSES (1),
		.PIPELINED                 (0),
		.ST_DATA_W                 (91),
		.ST_CHANNEL_W              (14),
		.VALID_WIDTH               (14),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) mm_bridge_0_m0_limiter (
		.clk                    (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset                  (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.cmd_sink_ready         (router_004_src_ready),                           //  cmd_sink.ready
		.cmd_sink_valid         (router_004_src_valid),                           //          .valid
		.cmd_sink_data          (router_004_src_data),                            //          .data
		.cmd_sink_channel       (router_004_src_channel),                         //          .channel
		.cmd_sink_startofpacket (router_004_src_startofpacket),                   //          .startofpacket
		.cmd_sink_endofpacket   (router_004_src_endofpacket),                     //          .endofpacket
		.cmd_src_ready          (mm_bridge_0_m0_limiter_cmd_src_ready),           //   cmd_src.ready
		.cmd_src_data           (mm_bridge_0_m0_limiter_cmd_src_data),            //          .data
		.cmd_src_channel        (mm_bridge_0_m0_limiter_cmd_src_channel),         //          .channel
		.cmd_src_startofpacket  (mm_bridge_0_m0_limiter_cmd_src_startofpacket),   //          .startofpacket
		.cmd_src_endofpacket    (mm_bridge_0_m0_limiter_cmd_src_endofpacket),     //          .endofpacket
		.rsp_sink_ready         (rsp_mux_004_src_ready),                          //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_004_src_valid),                          //          .valid
		.rsp_sink_channel       (rsp_mux_004_src_channel),                        //          .channel
		.rsp_sink_data          (rsp_mux_004_src_data),                           //          .data
		.rsp_sink_startofpacket (rsp_mux_004_src_startofpacket),                  //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_004_src_endofpacket),                    //          .endofpacket
		.rsp_src_ready          (mm_bridge_0_m0_limiter_rsp_src_ready),           //   rsp_src.ready
		.rsp_src_valid          (mm_bridge_0_m0_limiter_rsp_src_valid),           //          .valid
		.rsp_src_data           (mm_bridge_0_m0_limiter_rsp_src_data),            //          .data
		.rsp_src_channel        (mm_bridge_0_m0_limiter_rsp_src_channel),         //          .channel
		.rsp_src_startofpacket  (mm_bridge_0_m0_limiter_rsp_src_startofpacket),   //          .startofpacket
		.rsp_src_endofpacket    (mm_bridge_0_m0_limiter_rsp_src_endofpacket),     //          .endofpacket
		.cmd_src_valid          (mm_bridge_0_m0_limiter_cmd_valid_data)           // cmd_valid.data
	);

	q_sys_mm_interconnect_1_cmd_demux cmd_demux (
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.sink_ready         (router_src_ready),                               //      sink.ready
		.sink_channel       (router_src_channel),                             //          .channel
		.sink_data          (router_src_data),                                //          .data
		.sink_startofpacket (router_src_startofpacket),                       //          .startofpacket
		.sink_endofpacket   (router_src_endofpacket),                         //          .endofpacket
		.sink_valid         (router_src_valid),                               //          .valid
		.src0_ready         (cmd_demux_src0_ready),                           //      src0.ready
		.src0_valid         (cmd_demux_src0_valid),                           //          .valid
		.src0_data          (cmd_demux_src0_data),                            //          .data
		.src0_channel       (cmd_demux_src0_channel),                         //          .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                   //          .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket)                      //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_demux cmd_demux_001 (
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.sink_ready         (router_001_src_ready),                           //      sink.ready
		.sink_channel       (router_001_src_channel),                         //          .channel
		.sink_data          (router_001_src_data),                            //          .data
		.sink_startofpacket (router_001_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_001_src_valid),                           //          .valid
		.src0_ready         (cmd_demux_001_src0_ready),                       //      src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                       //          .valid
		.src0_data          (cmd_demux_001_src0_data),                        //          .data
		.src0_channel       (cmd_demux_001_src0_channel),                     //          .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket)                  //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_demux cmd_demux_002 (
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.sink_ready         (router_002_src_ready),                           //      sink.ready
		.sink_channel       (router_002_src_channel),                         //          .channel
		.sink_data          (router_002_src_data),                            //          .data
		.sink_startofpacket (router_002_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_002_src_valid),                           //          .valid
		.src0_ready         (cmd_demux_002_src0_ready),                       //      src0.ready
		.src0_valid         (cmd_demux_002_src0_valid),                       //          .valid
		.src0_data          (cmd_demux_002_src0_data),                        //          .data
		.src0_channel       (cmd_demux_002_src0_channel),                     //          .channel
		.src0_startofpacket (cmd_demux_002_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (cmd_demux_002_src0_endofpacket)                  //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_demux cmd_demux_003 (
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.sink_ready         (router_003_src_ready),                           //      sink.ready
		.sink_channel       (router_003_src_channel),                         //          .channel
		.sink_data          (router_003_src_data),                            //          .data
		.sink_startofpacket (router_003_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_003_src_valid),                           //          .valid
		.src0_ready         (cmd_demux_003_src0_ready),                       //      src0.ready
		.src0_valid         (cmd_demux_003_src0_valid),                       //          .valid
		.src0_data          (cmd_demux_003_src0_data),                        //          .data
		.src0_channel       (cmd_demux_003_src0_channel),                     //          .channel
		.src0_startofpacket (cmd_demux_003_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (cmd_demux_003_src0_endofpacket)                  //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_demux_004 cmd_demux_004 (
		.clk                 (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //        clk.clk
		.reset               (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  //  clk_reset.reset
		.sink_ready          (mm_bridge_0_m0_limiter_cmd_src_ready),           //       sink.ready
		.sink_channel        (mm_bridge_0_m0_limiter_cmd_src_channel),         //           .channel
		.sink_data           (mm_bridge_0_m0_limiter_cmd_src_data),            //           .data
		.sink_startofpacket  (mm_bridge_0_m0_limiter_cmd_src_startofpacket),   //           .startofpacket
		.sink_endofpacket    (mm_bridge_0_m0_limiter_cmd_src_endofpacket),     //           .endofpacket
		.sink_valid          (mm_bridge_0_m0_limiter_cmd_valid_data),          // sink_valid.data
		.src0_ready          (cmd_demux_004_src0_ready),                       //       src0.ready
		.src0_valid          (cmd_demux_004_src0_valid),                       //           .valid
		.src0_data           (cmd_demux_004_src0_data),                        //           .data
		.src0_channel        (cmd_demux_004_src0_channel),                     //           .channel
		.src0_startofpacket  (cmd_demux_004_src0_startofpacket),               //           .startofpacket
		.src0_endofpacket    (cmd_demux_004_src0_endofpacket),                 //           .endofpacket
		.src1_ready          (cmd_demux_004_src1_ready),                       //       src1.ready
		.src1_valid          (cmd_demux_004_src1_valid),                       //           .valid
		.src1_data           (cmd_demux_004_src1_data),                        //           .data
		.src1_channel        (cmd_demux_004_src1_channel),                     //           .channel
		.src1_startofpacket  (cmd_demux_004_src1_startofpacket),               //           .startofpacket
		.src1_endofpacket    (cmd_demux_004_src1_endofpacket),                 //           .endofpacket
		.src2_ready          (cmd_demux_004_src2_ready),                       //       src2.ready
		.src2_valid          (cmd_demux_004_src2_valid),                       //           .valid
		.src2_data           (cmd_demux_004_src2_data),                        //           .data
		.src2_channel        (cmd_demux_004_src2_channel),                     //           .channel
		.src2_startofpacket  (cmd_demux_004_src2_startofpacket),               //           .startofpacket
		.src2_endofpacket    (cmd_demux_004_src2_endofpacket),                 //           .endofpacket
		.src3_ready          (cmd_demux_004_src3_ready),                       //       src3.ready
		.src3_valid          (cmd_demux_004_src3_valid),                       //           .valid
		.src3_data           (cmd_demux_004_src3_data),                        //           .data
		.src3_channel        (cmd_demux_004_src3_channel),                     //           .channel
		.src3_startofpacket  (cmd_demux_004_src3_startofpacket),               //           .startofpacket
		.src3_endofpacket    (cmd_demux_004_src3_endofpacket),                 //           .endofpacket
		.src4_ready          (cmd_demux_004_src4_ready),                       //       src4.ready
		.src4_valid          (cmd_demux_004_src4_valid),                       //           .valid
		.src4_data           (cmd_demux_004_src4_data),                        //           .data
		.src4_channel        (cmd_demux_004_src4_channel),                     //           .channel
		.src4_startofpacket  (cmd_demux_004_src4_startofpacket),               //           .startofpacket
		.src4_endofpacket    (cmd_demux_004_src4_endofpacket),                 //           .endofpacket
		.src5_ready          (cmd_demux_004_src5_ready),                       //       src5.ready
		.src5_valid          (cmd_demux_004_src5_valid),                       //           .valid
		.src5_data           (cmd_demux_004_src5_data),                        //           .data
		.src5_channel        (cmd_demux_004_src5_channel),                     //           .channel
		.src5_startofpacket  (cmd_demux_004_src5_startofpacket),               //           .startofpacket
		.src5_endofpacket    (cmd_demux_004_src5_endofpacket),                 //           .endofpacket
		.src6_ready          (cmd_demux_004_src6_ready),                       //       src6.ready
		.src6_valid          (cmd_demux_004_src6_valid),                       //           .valid
		.src6_data           (cmd_demux_004_src6_data),                        //           .data
		.src6_channel        (cmd_demux_004_src6_channel),                     //           .channel
		.src6_startofpacket  (cmd_demux_004_src6_startofpacket),               //           .startofpacket
		.src6_endofpacket    (cmd_demux_004_src6_endofpacket),                 //           .endofpacket
		.src7_ready          (cmd_demux_004_src7_ready),                       //       src7.ready
		.src7_valid          (cmd_demux_004_src7_valid),                       //           .valid
		.src7_data           (cmd_demux_004_src7_data),                        //           .data
		.src7_channel        (cmd_demux_004_src7_channel),                     //           .channel
		.src7_startofpacket  (cmd_demux_004_src7_startofpacket),               //           .startofpacket
		.src7_endofpacket    (cmd_demux_004_src7_endofpacket),                 //           .endofpacket
		.src8_ready          (cmd_demux_004_src8_ready),                       //       src8.ready
		.src8_valid          (cmd_demux_004_src8_valid),                       //           .valid
		.src8_data           (cmd_demux_004_src8_data),                        //           .data
		.src8_channel        (cmd_demux_004_src8_channel),                     //           .channel
		.src8_startofpacket  (cmd_demux_004_src8_startofpacket),               //           .startofpacket
		.src8_endofpacket    (cmd_demux_004_src8_endofpacket),                 //           .endofpacket
		.src9_ready          (cmd_demux_004_src9_ready),                       //       src9.ready
		.src9_valid          (cmd_demux_004_src9_valid),                       //           .valid
		.src9_data           (cmd_demux_004_src9_data),                        //           .data
		.src9_channel        (cmd_demux_004_src9_channel),                     //           .channel
		.src9_startofpacket  (cmd_demux_004_src9_startofpacket),               //           .startofpacket
		.src9_endofpacket    (cmd_demux_004_src9_endofpacket),                 //           .endofpacket
		.src10_ready         (cmd_demux_004_src10_ready),                      //      src10.ready
		.src10_valid         (cmd_demux_004_src10_valid),                      //           .valid
		.src10_data          (cmd_demux_004_src10_data),                       //           .data
		.src10_channel       (cmd_demux_004_src10_channel),                    //           .channel
		.src10_startofpacket (cmd_demux_004_src10_startofpacket),              //           .startofpacket
		.src10_endofpacket   (cmd_demux_004_src10_endofpacket),                //           .endofpacket
		.src11_ready         (cmd_demux_004_src11_ready),                      //      src11.ready
		.src11_valid         (cmd_demux_004_src11_valid),                      //           .valid
		.src11_data          (cmd_demux_004_src11_data),                       //           .data
		.src11_channel       (cmd_demux_004_src11_channel),                    //           .channel
		.src11_startofpacket (cmd_demux_004_src11_startofpacket),              //           .startofpacket
		.src11_endofpacket   (cmd_demux_004_src11_endofpacket),                //           .endofpacket
		.src12_ready         (cmd_demux_004_src12_ready),                      //      src12.ready
		.src12_valid         (cmd_demux_004_src12_valid),                      //           .valid
		.src12_data          (cmd_demux_004_src12_data),                       //           .data
		.src12_channel       (cmd_demux_004_src12_channel),                    //           .channel
		.src12_startofpacket (cmd_demux_004_src12_startofpacket),              //           .startofpacket
		.src12_endofpacket   (cmd_demux_004_src12_endofpacket),                //           .endofpacket
		.src13_ready         (cmd_demux_004_src13_ready),                      //      src13.ready
		.src13_valid         (cmd_demux_004_src13_valid),                      //           .valid
		.src13_data          (cmd_demux_004_src13_data),                       //           .data
		.src13_channel       (cmd_demux_004_src13_channel),                    //           .channel
		.src13_startofpacket (cmd_demux_004_src13_startofpacket),              //           .startofpacket
		.src13_endofpacket   (cmd_demux_004_src13_endofpacket)                 //           .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_mux cmd_mux (
		.clk                 (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //       clk.clk
		.reset               (descriptor_memory_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                    //       src.ready
		.src_valid           (cmd_mux_src_valid),                                    //          .valid
		.src_data            (cmd_mux_src_data),                                     //          .data
		.src_channel         (cmd_mux_src_channel),                                  //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                            //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                              //          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                                 //     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                                 //          .valid
		.sink0_channel       (cmd_demux_src0_channel),                               //          .channel
		.sink0_data          (cmd_demux_src0_data),                                  //          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                         //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket),                           //          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),                             //     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),                             //          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),                           //          .channel
		.sink1_data          (cmd_demux_001_src0_data),                              //          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),                     //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket),                       //          .endofpacket
		.sink2_ready         (cmd_demux_002_src0_ready),                             //     sink2.ready
		.sink2_valid         (cmd_demux_002_src0_valid),                             //          .valid
		.sink2_channel       (cmd_demux_002_src0_channel),                           //          .channel
		.sink2_data          (cmd_demux_002_src0_data),                              //          .data
		.sink2_startofpacket (cmd_demux_002_src0_startofpacket),                     //          .startofpacket
		.sink2_endofpacket   (cmd_demux_002_src0_endofpacket),                       //          .endofpacket
		.sink3_ready         (cmd_demux_003_src0_ready),                             //     sink3.ready
		.sink3_valid         (cmd_demux_003_src0_valid),                             //          .valid
		.sink3_channel       (cmd_demux_003_src0_channel),                           //          .channel
		.sink3_data          (cmd_demux_003_src0_data),                              //          .data
		.sink3_startofpacket (cmd_demux_003_src0_startofpacket),                     //          .startofpacket
		.sink3_endofpacket   (cmd_demux_003_src0_endofpacket),                       //          .endofpacket
		.sink4_ready         (cmd_demux_004_src0_ready),                             //     sink4.ready
		.sink4_valid         (cmd_demux_004_src0_valid),                             //          .valid
		.sink4_channel       (cmd_demux_004_src0_channel),                           //          .channel
		.sink4_data          (cmd_demux_004_src0_data),                              //          .data
		.sink4_startofpacket (cmd_demux_004_src0_startofpacket),                     //          .startofpacket
		.sink4_endofpacket   (cmd_demux_004_src0_endofpacket)                        //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_mux_001 cmd_mux_001 (
		.clk                 (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //       clk.clk
		.reset               (descriptor_memory_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                                //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                                //          .valid
		.src_data            (cmd_mux_001_src_data),                                 //          .data
		.src_channel         (cmd_mux_001_src_channel),                              //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                        //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                          //          .endofpacket
		.sink0_ready         (cmd_demux_004_src1_ready),                             //     sink0.ready
		.sink0_valid         (cmd_demux_004_src1_valid),                             //          .valid
		.sink0_channel       (cmd_demux_004_src1_channel),                           //          .channel
		.sink0_data          (cmd_demux_004_src1_data),                              //          .data
		.sink0_startofpacket (cmd_demux_004_src1_startofpacket),                     //          .startofpacket
		.sink0_endofpacket   (cmd_demux_004_src1_endofpacket)                        //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_mux_001 cmd_mux_002 (
		.clk                 (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset               (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                          //          .valid
		.src_data            (cmd_mux_002_src_data),                           //          .data
		.src_channel         (cmd_mux_002_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (cmd_demux_004_src2_ready),                       //     sink0.ready
		.sink0_valid         (cmd_demux_004_src2_valid),                       //          .valid
		.sink0_channel       (cmd_demux_004_src2_channel),                     //          .channel
		.sink0_data          (cmd_demux_004_src2_data),                        //          .data
		.sink0_startofpacket (cmd_demux_004_src2_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (cmd_demux_004_src2_endofpacket)                  //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_mux_001 cmd_mux_003 (
		.clk                 (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset               (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_003_src_valid),                          //          .valid
		.src_data            (cmd_mux_003_src_data),                           //          .data
		.src_channel         (cmd_mux_003_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (cmd_demux_004_src3_ready),                       //     sink0.ready
		.sink0_valid         (cmd_demux_004_src3_valid),                       //          .valid
		.sink0_channel       (cmd_demux_004_src3_channel),                     //          .channel
		.sink0_data          (cmd_demux_004_src3_data),                        //          .data
		.sink0_startofpacket (cmd_demux_004_src3_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (cmd_demux_004_src3_endofpacket)                  //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_mux_001 cmd_mux_004 (
		.clk                 (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //       clk.clk
		.reset               (descriptor_memory_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                                //       src.ready
		.src_valid           (cmd_mux_004_src_valid),                                //          .valid
		.src_data            (cmd_mux_004_src_data),                                 //          .data
		.src_channel         (cmd_mux_004_src_channel),                              //          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),                        //          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),                          //          .endofpacket
		.sink0_ready         (cmd_demux_004_src4_ready),                             //     sink0.ready
		.sink0_valid         (cmd_demux_004_src4_valid),                             //          .valid
		.sink0_channel       (cmd_demux_004_src4_channel),                           //          .channel
		.sink0_data          (cmd_demux_004_src4_data),                              //          .data
		.sink0_startofpacket (cmd_demux_004_src4_startofpacket),                     //          .startofpacket
		.sink0_endofpacket   (cmd_demux_004_src4_endofpacket)                        //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_mux_001 cmd_mux_005 (
		.clk                 (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //       clk.clk
		.reset               (descriptor_memory_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_005_src_ready),                                //       src.ready
		.src_valid           (cmd_mux_005_src_valid),                                //          .valid
		.src_data            (cmd_mux_005_src_data),                                 //          .data
		.src_channel         (cmd_mux_005_src_channel),                              //          .channel
		.src_startofpacket   (cmd_mux_005_src_startofpacket),                        //          .startofpacket
		.src_endofpacket     (cmd_mux_005_src_endofpacket),                          //          .endofpacket
		.sink0_ready         (cmd_demux_004_src5_ready),                             //     sink0.ready
		.sink0_valid         (cmd_demux_004_src5_valid),                             //          .valid
		.sink0_channel       (cmd_demux_004_src5_channel),                           //          .channel
		.sink0_data          (cmd_demux_004_src5_data),                              //          .data
		.sink0_startofpacket (cmd_demux_004_src5_startofpacket),                     //          .startofpacket
		.sink0_endofpacket   (cmd_demux_004_src5_endofpacket)                        //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_mux_001 cmd_mux_006 (
		.clk                 (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset               (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready           (cmd_mux_006_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_006_src_valid),                          //          .valid
		.src_data            (cmd_mux_006_src_data),                           //          .data
		.src_channel         (cmd_mux_006_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_006_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_006_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (cmd_demux_004_src6_ready),                       //     sink0.ready
		.sink0_valid         (cmd_demux_004_src6_valid),                       //          .valid
		.sink0_channel       (cmd_demux_004_src6_channel),                     //          .channel
		.sink0_data          (cmd_demux_004_src6_data),                        //          .data
		.sink0_startofpacket (cmd_demux_004_src6_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (cmd_demux_004_src6_endofpacket)                  //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_mux_001 cmd_mux_007 (
		.clk                 (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset               (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready           (cmd_mux_007_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_007_src_valid),                          //          .valid
		.src_data            (cmd_mux_007_src_data),                           //          .data
		.src_channel         (cmd_mux_007_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_007_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_007_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (cmd_demux_004_src7_ready),                       //     sink0.ready
		.sink0_valid         (cmd_demux_004_src7_valid),                       //          .valid
		.sink0_channel       (cmd_demux_004_src7_channel),                     //          .channel
		.sink0_data          (cmd_demux_004_src7_data),                        //          .data
		.sink0_startofpacket (cmd_demux_004_src7_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (cmd_demux_004_src7_endofpacket)                  //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_mux_001 cmd_mux_008 (
		.clk                 (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset               (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready           (cmd_mux_008_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_008_src_valid),                          //          .valid
		.src_data            (cmd_mux_008_src_data),                           //          .data
		.src_channel         (cmd_mux_008_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_008_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_008_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (cmd_demux_004_src8_ready),                       //     sink0.ready
		.sink0_valid         (cmd_demux_004_src8_valid),                       //          .valid
		.sink0_channel       (cmd_demux_004_src8_channel),                     //          .channel
		.sink0_data          (cmd_demux_004_src8_data),                        //          .data
		.sink0_startofpacket (cmd_demux_004_src8_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (cmd_demux_004_src8_endofpacket)                  //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_mux_001 cmd_mux_009 (
		.clk                 (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset               (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready           (cmd_mux_009_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_009_src_valid),                          //          .valid
		.src_data            (cmd_mux_009_src_data),                           //          .data
		.src_channel         (cmd_mux_009_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_009_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_009_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (cmd_demux_004_src9_ready),                       //     sink0.ready
		.sink0_valid         (cmd_demux_004_src9_valid),                       //          .valid
		.sink0_channel       (cmd_demux_004_src9_channel),                     //          .channel
		.sink0_data          (cmd_demux_004_src9_data),                        //          .data
		.sink0_startofpacket (cmd_demux_004_src9_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (cmd_demux_004_src9_endofpacket)                  //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_mux_001 cmd_mux_010 (
		.clk                 (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //       clk.clk
		.reset               (descriptor_memory_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_010_src_ready),                                //       src.ready
		.src_valid           (cmd_mux_010_src_valid),                                //          .valid
		.src_data            (cmd_mux_010_src_data),                                 //          .data
		.src_channel         (cmd_mux_010_src_channel),                              //          .channel
		.src_startofpacket   (cmd_mux_010_src_startofpacket),                        //          .startofpacket
		.src_endofpacket     (cmd_mux_010_src_endofpacket),                          //          .endofpacket
		.sink0_ready         (cmd_demux_004_src10_ready),                            //     sink0.ready
		.sink0_valid         (cmd_demux_004_src10_valid),                            //          .valid
		.sink0_channel       (cmd_demux_004_src10_channel),                          //          .channel
		.sink0_data          (cmd_demux_004_src10_data),                             //          .data
		.sink0_startofpacket (cmd_demux_004_src10_startofpacket),                    //          .startofpacket
		.sink0_endofpacket   (cmd_demux_004_src10_endofpacket)                       //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_mux_001 cmd_mux_011 (
		.clk                 (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //       clk.clk
		.reset               (descriptor_memory_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_011_src_ready),                                //       src.ready
		.src_valid           (cmd_mux_011_src_valid),                                //          .valid
		.src_data            (cmd_mux_011_src_data),                                 //          .data
		.src_channel         (cmd_mux_011_src_channel),                              //          .channel
		.src_startofpacket   (cmd_mux_011_src_startofpacket),                        //          .startofpacket
		.src_endofpacket     (cmd_mux_011_src_endofpacket),                          //          .endofpacket
		.sink0_ready         (cmd_demux_004_src11_ready),                            //     sink0.ready
		.sink0_valid         (cmd_demux_004_src11_valid),                            //          .valid
		.sink0_channel       (cmd_demux_004_src11_channel),                          //          .channel
		.sink0_data          (cmd_demux_004_src11_data),                             //          .data
		.sink0_startofpacket (cmd_demux_004_src11_startofpacket),                    //          .startofpacket
		.sink0_endofpacket   (cmd_demux_004_src11_endofpacket)                       //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_mux_001 cmd_mux_012 (
		.clk                 (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset               (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready           (cmd_mux_012_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_012_src_valid),                          //          .valid
		.src_data            (cmd_mux_012_src_data),                           //          .data
		.src_channel         (cmd_mux_012_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_012_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_012_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (cmd_demux_004_src12_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_004_src12_valid),                      //          .valid
		.sink0_channel       (cmd_demux_004_src12_channel),                    //          .channel
		.sink0_data          (cmd_demux_004_src12_data),                       //          .data
		.sink0_startofpacket (cmd_demux_004_src12_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_004_src12_endofpacket)                 //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_mux_001 cmd_mux_013 (
		.clk                 (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset               (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready           (cmd_mux_013_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_013_src_valid),                          //          .valid
		.src_data            (cmd_mux_013_src_data),                           //          .data
		.src_channel         (cmd_mux_013_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_013_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_013_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (cmd_demux_004_src13_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_004_src13_valid),                      //          .valid
		.sink0_channel       (cmd_demux_004_src13_channel),                    //          .channel
		.sink0_data          (cmd_demux_004_src13_data),                       //          .data
		.sink0_startofpacket (cmd_demux_004_src13_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_004_src13_endofpacket)                 //          .endofpacket
	);

	q_sys_mm_interconnect_1_rsp_demux rsp_demux (
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //       clk.clk
		.reset              (descriptor_memory_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_005_src_ready),                                 //      sink.ready
		.sink_channel       (router_005_src_channel),                               //          .channel
		.sink_data          (router_005_src_data),                                  //          .data
		.sink_startofpacket (router_005_src_startofpacket),                         //          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),                           //          .endofpacket
		.sink_valid         (router_005_src_valid),                                 //          .valid
		.src0_ready         (rsp_demux_src0_ready),                                 //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                 //          .valid
		.src0_data          (rsp_demux_src0_data),                                  //          .data
		.src0_channel       (rsp_demux_src0_channel),                               //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                         //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                           //          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                                 //      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                                 //          .valid
		.src1_data          (rsp_demux_src1_data),                                  //          .data
		.src1_channel       (rsp_demux_src1_channel),                               //          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),                         //          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket),                           //          .endofpacket
		.src2_ready         (rsp_demux_src2_ready),                                 //      src2.ready
		.src2_valid         (rsp_demux_src2_valid),                                 //          .valid
		.src2_data          (rsp_demux_src2_data),                                  //          .data
		.src2_channel       (rsp_demux_src2_channel),                               //          .channel
		.src2_startofpacket (rsp_demux_src2_startofpacket),                         //          .startofpacket
		.src2_endofpacket   (rsp_demux_src2_endofpacket),                           //          .endofpacket
		.src3_ready         (rsp_demux_src3_ready),                                 //      src3.ready
		.src3_valid         (rsp_demux_src3_valid),                                 //          .valid
		.src3_data          (rsp_demux_src3_data),                                  //          .data
		.src3_channel       (rsp_demux_src3_channel),                               //          .channel
		.src3_startofpacket (rsp_demux_src3_startofpacket),                         //          .startofpacket
		.src3_endofpacket   (rsp_demux_src3_endofpacket),                           //          .endofpacket
		.src4_ready         (rsp_demux_src4_ready),                                 //      src4.ready
		.src4_valid         (rsp_demux_src4_valid),                                 //          .valid
		.src4_data          (rsp_demux_src4_data),                                  //          .data
		.src4_channel       (rsp_demux_src4_channel),                               //          .channel
		.src4_startofpacket (rsp_demux_src4_startofpacket),                         //          .startofpacket
		.src4_endofpacket   (rsp_demux_src4_endofpacket)                            //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_demux rsp_demux_001 (
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //       clk.clk
		.reset              (descriptor_memory_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_006_src_ready),                                 //      sink.ready
		.sink_channel       (router_006_src_channel),                               //          .channel
		.sink_data          (router_006_src_data),                                  //          .data
		.sink_startofpacket (router_006_src_startofpacket),                         //          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),                           //          .endofpacket
		.sink_valid         (router_006_src_valid),                                 //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                             //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                             //          .valid
		.src0_data          (rsp_demux_001_src0_data),                              //          .data
		.src0_channel       (rsp_demux_001_src0_channel),                           //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                     //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket)                        //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_demux rsp_demux_002 (
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.sink_ready         (router_007_src_ready),                           //      sink.ready
		.sink_channel       (router_007_src_channel),                         //          .channel
		.sink_data          (router_007_src_data),                            //          .data
		.sink_startofpacket (router_007_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_007_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_007_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_002_src0_data),                        //          .data
		.src0_channel       (rsp_demux_002_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket)                  //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_demux rsp_demux_003 (
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.sink_ready         (router_008_src_ready),                           //      sink.ready
		.sink_channel       (router_008_src_channel),                         //          .channel
		.sink_data          (router_008_src_data),                            //          .data
		.sink_startofpacket (router_008_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_008_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_008_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_003_src0_data),                        //          .data
		.src0_channel       (rsp_demux_003_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket)                  //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_demux rsp_demux_004 (
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //       clk.clk
		.reset              (descriptor_memory_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_009_src_ready),                                 //      sink.ready
		.sink_channel       (router_009_src_channel),                               //          .channel
		.sink_data          (router_009_src_data),                                  //          .data
		.sink_startofpacket (router_009_src_startofpacket),                         //          .startofpacket
		.sink_endofpacket   (router_009_src_endofpacket),                           //          .endofpacket
		.sink_valid         (router_009_src_valid),                                 //          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                             //      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                             //          .valid
		.src0_data          (rsp_demux_004_src0_data),                              //          .data
		.src0_channel       (rsp_demux_004_src0_channel),                           //          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),                     //          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket)                        //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_demux rsp_demux_005 (
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //       clk.clk
		.reset              (descriptor_memory_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_010_src_ready),                                 //      sink.ready
		.sink_channel       (router_010_src_channel),                               //          .channel
		.sink_data          (router_010_src_data),                                  //          .data
		.sink_startofpacket (router_010_src_startofpacket),                         //          .startofpacket
		.sink_endofpacket   (router_010_src_endofpacket),                           //          .endofpacket
		.sink_valid         (router_010_src_valid),                                 //          .valid
		.src0_ready         (rsp_demux_005_src0_ready),                             //      src0.ready
		.src0_valid         (rsp_demux_005_src0_valid),                             //          .valid
		.src0_data          (rsp_demux_005_src0_data),                              //          .data
		.src0_channel       (rsp_demux_005_src0_channel),                           //          .channel
		.src0_startofpacket (rsp_demux_005_src0_startofpacket),                     //          .startofpacket
		.src0_endofpacket   (rsp_demux_005_src0_endofpacket)                        //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_demux rsp_demux_006 (
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.sink_ready         (router_011_src_ready),                           //      sink.ready
		.sink_channel       (router_011_src_channel),                         //          .channel
		.sink_data          (router_011_src_data),                            //          .data
		.sink_startofpacket (router_011_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_011_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_011_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_006_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_006_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_006_src0_data),                        //          .data
		.src0_channel       (rsp_demux_006_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_006_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_006_src0_endofpacket)                  //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_demux rsp_demux_007 (
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.sink_ready         (router_012_src_ready),                           //      sink.ready
		.sink_channel       (router_012_src_channel),                         //          .channel
		.sink_data          (router_012_src_data),                            //          .data
		.sink_startofpacket (router_012_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_012_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_012_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_007_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_007_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_007_src0_data),                        //          .data
		.src0_channel       (rsp_demux_007_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_007_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_007_src0_endofpacket)                  //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_demux rsp_demux_008 (
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.sink_ready         (router_013_src_ready),                           //      sink.ready
		.sink_channel       (router_013_src_channel),                         //          .channel
		.sink_data          (router_013_src_data),                            //          .data
		.sink_startofpacket (router_013_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_013_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_013_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_008_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_008_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_008_src0_data),                        //          .data
		.src0_channel       (rsp_demux_008_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_008_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_008_src0_endofpacket)                  //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_demux rsp_demux_009 (
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.sink_ready         (router_014_src_ready),                           //      sink.ready
		.sink_channel       (router_014_src_channel),                         //          .channel
		.sink_data          (router_014_src_data),                            //          .data
		.sink_startofpacket (router_014_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_014_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_014_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_009_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_009_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_009_src0_data),                        //          .data
		.src0_channel       (rsp_demux_009_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_009_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_009_src0_endofpacket)                  //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_demux rsp_demux_010 (
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //       clk.clk
		.reset              (descriptor_memory_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_015_src_ready),                                 //      sink.ready
		.sink_channel       (router_015_src_channel),                               //          .channel
		.sink_data          (router_015_src_data),                                  //          .data
		.sink_startofpacket (router_015_src_startofpacket),                         //          .startofpacket
		.sink_endofpacket   (router_015_src_endofpacket),                           //          .endofpacket
		.sink_valid         (router_015_src_valid),                                 //          .valid
		.src0_ready         (rsp_demux_010_src0_ready),                             //      src0.ready
		.src0_valid         (rsp_demux_010_src0_valid),                             //          .valid
		.src0_data          (rsp_demux_010_src0_data),                              //          .data
		.src0_channel       (rsp_demux_010_src0_channel),                           //          .channel
		.src0_startofpacket (rsp_demux_010_src0_startofpacket),                     //          .startofpacket
		.src0_endofpacket   (rsp_demux_010_src0_endofpacket)                        //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_demux rsp_demux_011 (
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       //       clk.clk
		.reset              (descriptor_memory_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_016_src_ready),                                 //      sink.ready
		.sink_channel       (router_016_src_channel),                               //          .channel
		.sink_data          (router_016_src_data),                                  //          .data
		.sink_startofpacket (router_016_src_startofpacket),                         //          .startofpacket
		.sink_endofpacket   (router_016_src_endofpacket),                           //          .endofpacket
		.sink_valid         (router_016_src_valid),                                 //          .valid
		.src0_ready         (rsp_demux_011_src0_ready),                             //      src0.ready
		.src0_valid         (rsp_demux_011_src0_valid),                             //          .valid
		.src0_data          (rsp_demux_011_src0_data),                              //          .data
		.src0_channel       (rsp_demux_011_src0_channel),                           //          .channel
		.src0_startofpacket (rsp_demux_011_src0_startofpacket),                     //          .startofpacket
		.src0_endofpacket   (rsp_demux_011_src0_endofpacket)                        //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_demux rsp_demux_012 (
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.sink_ready         (router_017_src_ready),                           //      sink.ready
		.sink_channel       (router_017_src_channel),                         //          .channel
		.sink_data          (router_017_src_data),                            //          .data
		.sink_startofpacket (router_017_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_017_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_017_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_012_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_012_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_012_src0_data),                        //          .data
		.src0_channel       (rsp_demux_012_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_012_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_012_src0_endofpacket)                  //          .endofpacket
	);

	q_sys_mm_interconnect_1_cmd_demux rsp_demux_013 (
		.clk                (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset              (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.sink_ready         (router_018_src_ready),                           //      sink.ready
		.sink_channel       (router_018_src_channel),                         //          .channel
		.sink_data          (router_018_src_data),                            //          .data
		.sink_startofpacket (router_018_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_018_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_018_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_013_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_013_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_013_src0_data),                        //          .data
		.src0_channel       (rsp_demux_013_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_013_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_013_src0_endofpacket)                  //          .endofpacket
	);

	q_sys_mm_interconnect_1_rsp_mux rsp_mux (
		.clk                 (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset               (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                              //       src.ready
		.src_valid           (rsp_mux_src_valid),                              //          .valid
		.src_data            (rsp_mux_src_data),                               //          .data
		.src_channel         (rsp_mux_src_channel),                            //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                      //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                        //          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                           //     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                           //          .valid
		.sink0_channel       (rsp_demux_src0_channel),                         //          .channel
		.sink0_data          (rsp_demux_src0_data),                            //          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                   //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket)                      //          .endofpacket
	);

	q_sys_mm_interconnect_1_rsp_mux rsp_mux_001 (
		.clk                 (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset               (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                          //       src.ready
		.src_valid           (rsp_mux_001_src_valid),                          //          .valid
		.src_data            (rsp_mux_001_src_data),                           //          .data
		.src_channel         (rsp_mux_001_src_channel),                        //          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (rsp_demux_src1_ready),                           //     sink0.ready
		.sink0_valid         (rsp_demux_src1_valid),                           //          .valid
		.sink0_channel       (rsp_demux_src1_channel),                         //          .channel
		.sink0_data          (rsp_demux_src1_data),                            //          .data
		.sink0_startofpacket (rsp_demux_src1_startofpacket),                   //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src1_endofpacket)                      //          .endofpacket
	);

	q_sys_mm_interconnect_1_rsp_mux rsp_mux_002 (
		.clk                 (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset               (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready           (rsp_mux_002_src_ready),                          //       src.ready
		.src_valid           (rsp_mux_002_src_valid),                          //          .valid
		.src_data            (rsp_mux_002_src_data),                           //          .data
		.src_channel         (rsp_mux_002_src_channel),                        //          .channel
		.src_startofpacket   (rsp_mux_002_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (rsp_mux_002_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (rsp_demux_src2_ready),                           //     sink0.ready
		.sink0_valid         (rsp_demux_src2_valid),                           //          .valid
		.sink0_channel       (rsp_demux_src2_channel),                         //          .channel
		.sink0_data          (rsp_demux_src2_data),                            //          .data
		.sink0_startofpacket (rsp_demux_src2_startofpacket),                   //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src2_endofpacket)                      //          .endofpacket
	);

	q_sys_mm_interconnect_1_rsp_mux rsp_mux_003 (
		.clk                 (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset               (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready           (rsp_mux_003_src_ready),                          //       src.ready
		.src_valid           (rsp_mux_003_src_valid),                          //          .valid
		.src_data            (rsp_mux_003_src_data),                           //          .data
		.src_channel         (rsp_mux_003_src_channel),                        //          .channel
		.src_startofpacket   (rsp_mux_003_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (rsp_mux_003_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (rsp_demux_src3_ready),                           //     sink0.ready
		.sink0_valid         (rsp_demux_src3_valid),                           //          .valid
		.sink0_channel       (rsp_demux_src3_channel),                         //          .channel
		.sink0_data          (rsp_demux_src3_data),                            //          .data
		.sink0_startofpacket (rsp_demux_src3_startofpacket),                   //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src3_endofpacket)                      //          .endofpacket
	);

	q_sys_mm_interconnect_1_rsp_mux_004 rsp_mux_004 (
		.clk                  (sll_hyperbus_controller_top_0_o_av_out_clk_clk), //       clk.clk
		.reset                (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready            (rsp_mux_004_src_ready),                          //       src.ready
		.src_valid            (rsp_mux_004_src_valid),                          //          .valid
		.src_data             (rsp_mux_004_src_data),                           //          .data
		.src_channel          (rsp_mux_004_src_channel),                        //          .channel
		.src_startofpacket    (rsp_mux_004_src_startofpacket),                  //          .startofpacket
		.src_endofpacket      (rsp_mux_004_src_endofpacket),                    //          .endofpacket
		.sink0_ready          (rsp_demux_src4_ready),                           //     sink0.ready
		.sink0_valid          (rsp_demux_src4_valid),                           //          .valid
		.sink0_channel        (rsp_demux_src4_channel),                         //          .channel
		.sink0_data           (rsp_demux_src4_data),                            //          .data
		.sink0_startofpacket  (rsp_demux_src4_startofpacket),                   //          .startofpacket
		.sink0_endofpacket    (rsp_demux_src4_endofpacket),                     //          .endofpacket
		.sink1_ready          (rsp_demux_001_src0_ready),                       //     sink1.ready
		.sink1_valid          (rsp_demux_001_src0_valid),                       //          .valid
		.sink1_channel        (rsp_demux_001_src0_channel),                     //          .channel
		.sink1_data           (rsp_demux_001_src0_data),                        //          .data
		.sink1_startofpacket  (rsp_demux_001_src0_startofpacket),               //          .startofpacket
		.sink1_endofpacket    (rsp_demux_001_src0_endofpacket),                 //          .endofpacket
		.sink2_ready          (rsp_demux_002_src0_ready),                       //     sink2.ready
		.sink2_valid          (rsp_demux_002_src0_valid),                       //          .valid
		.sink2_channel        (rsp_demux_002_src0_channel),                     //          .channel
		.sink2_data           (rsp_demux_002_src0_data),                        //          .data
		.sink2_startofpacket  (rsp_demux_002_src0_startofpacket),               //          .startofpacket
		.sink2_endofpacket    (rsp_demux_002_src0_endofpacket),                 //          .endofpacket
		.sink3_ready          (rsp_demux_003_src0_ready),                       //     sink3.ready
		.sink3_valid          (rsp_demux_003_src0_valid),                       //          .valid
		.sink3_channel        (rsp_demux_003_src0_channel),                     //          .channel
		.sink3_data           (rsp_demux_003_src0_data),                        //          .data
		.sink3_startofpacket  (rsp_demux_003_src0_startofpacket),               //          .startofpacket
		.sink3_endofpacket    (rsp_demux_003_src0_endofpacket),                 //          .endofpacket
		.sink4_ready          (rsp_demux_004_src0_ready),                       //     sink4.ready
		.sink4_valid          (rsp_demux_004_src0_valid),                       //          .valid
		.sink4_channel        (rsp_demux_004_src0_channel),                     //          .channel
		.sink4_data           (rsp_demux_004_src0_data),                        //          .data
		.sink4_startofpacket  (rsp_demux_004_src0_startofpacket),               //          .startofpacket
		.sink4_endofpacket    (rsp_demux_004_src0_endofpacket),                 //          .endofpacket
		.sink5_ready          (rsp_demux_005_src0_ready),                       //     sink5.ready
		.sink5_valid          (rsp_demux_005_src0_valid),                       //          .valid
		.sink5_channel        (rsp_demux_005_src0_channel),                     //          .channel
		.sink5_data           (rsp_demux_005_src0_data),                        //          .data
		.sink5_startofpacket  (rsp_demux_005_src0_startofpacket),               //          .startofpacket
		.sink5_endofpacket    (rsp_demux_005_src0_endofpacket),                 //          .endofpacket
		.sink6_ready          (rsp_demux_006_src0_ready),                       //     sink6.ready
		.sink6_valid          (rsp_demux_006_src0_valid),                       //          .valid
		.sink6_channel        (rsp_demux_006_src0_channel),                     //          .channel
		.sink6_data           (rsp_demux_006_src0_data),                        //          .data
		.sink6_startofpacket  (rsp_demux_006_src0_startofpacket),               //          .startofpacket
		.sink6_endofpacket    (rsp_demux_006_src0_endofpacket),                 //          .endofpacket
		.sink7_ready          (rsp_demux_007_src0_ready),                       //     sink7.ready
		.sink7_valid          (rsp_demux_007_src0_valid),                       //          .valid
		.sink7_channel        (rsp_demux_007_src0_channel),                     //          .channel
		.sink7_data           (rsp_demux_007_src0_data),                        //          .data
		.sink7_startofpacket  (rsp_demux_007_src0_startofpacket),               //          .startofpacket
		.sink7_endofpacket    (rsp_demux_007_src0_endofpacket),                 //          .endofpacket
		.sink8_ready          (rsp_demux_008_src0_ready),                       //     sink8.ready
		.sink8_valid          (rsp_demux_008_src0_valid),                       //          .valid
		.sink8_channel        (rsp_demux_008_src0_channel),                     //          .channel
		.sink8_data           (rsp_demux_008_src0_data),                        //          .data
		.sink8_startofpacket  (rsp_demux_008_src0_startofpacket),               //          .startofpacket
		.sink8_endofpacket    (rsp_demux_008_src0_endofpacket),                 //          .endofpacket
		.sink9_ready          (rsp_demux_009_src0_ready),                       //     sink9.ready
		.sink9_valid          (rsp_demux_009_src0_valid),                       //          .valid
		.sink9_channel        (rsp_demux_009_src0_channel),                     //          .channel
		.sink9_data           (rsp_demux_009_src0_data),                        //          .data
		.sink9_startofpacket  (rsp_demux_009_src0_startofpacket),               //          .startofpacket
		.sink9_endofpacket    (rsp_demux_009_src0_endofpacket),                 //          .endofpacket
		.sink10_ready         (rsp_demux_010_src0_ready),                       //    sink10.ready
		.sink10_valid         (rsp_demux_010_src0_valid),                       //          .valid
		.sink10_channel       (rsp_demux_010_src0_channel),                     //          .channel
		.sink10_data          (rsp_demux_010_src0_data),                        //          .data
		.sink10_startofpacket (rsp_demux_010_src0_startofpacket),               //          .startofpacket
		.sink10_endofpacket   (rsp_demux_010_src0_endofpacket),                 //          .endofpacket
		.sink11_ready         (rsp_demux_011_src0_ready),                       //    sink11.ready
		.sink11_valid         (rsp_demux_011_src0_valid),                       //          .valid
		.sink11_channel       (rsp_demux_011_src0_channel),                     //          .channel
		.sink11_data          (rsp_demux_011_src0_data),                        //          .data
		.sink11_startofpacket (rsp_demux_011_src0_startofpacket),               //          .startofpacket
		.sink11_endofpacket   (rsp_demux_011_src0_endofpacket),                 //          .endofpacket
		.sink12_ready         (rsp_demux_012_src0_ready),                       //    sink12.ready
		.sink12_valid         (rsp_demux_012_src0_valid),                       //          .valid
		.sink12_channel       (rsp_demux_012_src0_channel),                     //          .channel
		.sink12_data          (rsp_demux_012_src0_data),                        //          .data
		.sink12_startofpacket (rsp_demux_012_src0_startofpacket),               //          .startofpacket
		.sink12_endofpacket   (rsp_demux_012_src0_endofpacket),                 //          .endofpacket
		.sink13_ready         (rsp_demux_013_src0_ready),                       //    sink13.ready
		.sink13_valid         (rsp_demux_013_src0_valid),                       //          .valid
		.sink13_channel       (rsp_demux_013_src0_channel),                     //          .channel
		.sink13_data          (rsp_demux_013_src0_data),                        //          .data
		.sink13_startofpacket (rsp_demux_013_src0_startofpacket),               //          .startofpacket
		.sink13_endofpacket   (rsp_demux_013_src0_endofpacket)                  //          .endofpacket
	);

	q_sys_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       // in_clk_0.clk
		.in_rst_0_reset (descriptor_memory_reset1_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (descriptor_memory_s1_agent_rdata_fifo_src_data),       //     in_0.data
		.in_0_valid     (descriptor_memory_s1_agent_rdata_fifo_src_valid),      //         .valid
		.in_0_ready     (descriptor_memory_s1_agent_rdata_fifo_src_ready),      //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                         //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),                        //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),                        //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                         //         .error
	);

	q_sys_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk   (sll_hyperbus_controller_top_0_o_av_out_clk_clk),         // in_clk_0.clk
		.in_rst_0_reset (descriptor_memory_reset1_reset_bridge_in_reset_reset),   // in_rst_0.reset
		.in_0_data      (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_001_out_0_data),                       //    out_0.data
		.out_0_valid    (avalon_st_adapter_001_out_0_valid),                      //         .valid
		.out_0_ready    (avalon_st_adapter_001_out_0_ready),                      //         .ready
		.out_0_error    (avalon_st_adapter_001_out_0_error)                       //         .error
	);

	q_sys_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_002 (
		.in_clk_0_clk   (sll_hyperbus_controller_top_0_o_av_out_clk_clk),            // in_clk_0.clk
		.in_rst_0_reset (msgdma_rx_reset_n_reset_bridge_in_reset_reset),             // in_rst_0.reset
		.in_0_data      (opencores_i2c_0_avalon_slave_0_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (opencores_i2c_0_avalon_slave_0_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (opencores_i2c_0_avalon_slave_0_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_002_out_0_data),                          //    out_0.data
		.out_0_valid    (avalon_st_adapter_002_out_0_valid),                         //         .valid
		.out_0_ready    (avalon_st_adapter_002_out_0_ready),                         //         .ready
		.out_0_error    (avalon_st_adapter_002_out_0_error)                          //         .error
	);

	q_sys_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_003 (
		.in_clk_0_clk   (sll_hyperbus_controller_top_0_o_av_out_clk_clk),     // in_clk_0.clk
		.in_rst_0_reset (msgdma_rx_reset_n_reset_bridge_in_reset_reset),      // in_rst_0.reset
		.in_0_data      (userhw_0_avalon_slave_0_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (userhw_0_avalon_slave_0_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (userhw_0_avalon_slave_0_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_003_out_0_data),                   //    out_0.data
		.out_0_valid    (avalon_st_adapter_003_out_0_valid),                  //         .valid
		.out_0_ready    (avalon_st_adapter_003_out_0_ready),                  //         .ready
		.out_0_error    (avalon_st_adapter_003_out_0_error)                   //         .error
	);

	q_sys_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_004 (
		.in_clk_0_clk   (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       // in_clk_0.clk
		.in_rst_0_reset (descriptor_memory_reset1_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (eth_tse_control_port_agent_rdata_fifo_src_data),       //     in_0.data
		.in_0_valid     (eth_tse_control_port_agent_rdata_fifo_src_valid),      //         .valid
		.in_0_ready     (eth_tse_control_port_agent_rdata_fifo_src_ready),      //         .ready
		.out_0_data     (avalon_st_adapter_004_out_0_data),                     //    out_0.data
		.out_0_valid    (avalon_st_adapter_004_out_0_valid),                    //         .valid
		.out_0_ready    (avalon_st_adapter_004_out_0_ready),                    //         .ready
		.out_0_error    (avalon_st_adapter_004_out_0_error)                     //         .error
	);

	q_sys_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_005 (
		.in_clk_0_clk   (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       // in_clk_0.clk
		.in_rst_0_reset (descriptor_memory_reset1_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (sysid_control_slave_agent_rdata_fifo_src_data),        //     in_0.data
		.in_0_valid     (sysid_control_slave_agent_rdata_fifo_src_valid),       //         .valid
		.in_0_ready     (sysid_control_slave_agent_rdata_fifo_src_ready),       //         .ready
		.out_0_data     (avalon_st_adapter_005_out_0_data),                     //    out_0.data
		.out_0_valid    (avalon_st_adapter_005_out_0_valid),                    //         .valid
		.out_0_ready    (avalon_st_adapter_005_out_0_ready),                    //         .ready
		.out_0_error    (avalon_st_adapter_005_out_0_error)                     //         .error
	);

	q_sys_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_006 (
		.in_clk_0_clk   (sll_hyperbus_controller_top_0_o_av_out_clk_clk), // in_clk_0.clk
		.in_rst_0_reset (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // in_rst_0.reset
		.in_0_data      (msgdma_rx_csr_agent_rdata_fifo_src_data),        //     in_0.data
		.in_0_valid     (msgdma_rx_csr_agent_rdata_fifo_src_valid),       //         .valid
		.in_0_ready     (msgdma_rx_csr_agent_rdata_fifo_src_ready),       //         .ready
		.out_0_data     (avalon_st_adapter_006_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_006_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_006_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_006_out_0_error)               //         .error
	);

	q_sys_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_007 (
		.in_clk_0_clk   (sll_hyperbus_controller_top_0_o_av_out_clk_clk), // in_clk_0.clk
		.in_rst_0_reset (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // in_rst_0.reset
		.in_0_data      (msgdma_tx_csr_agent_rdata_fifo_src_data),        //     in_0.data
		.in_0_valid     (msgdma_tx_csr_agent_rdata_fifo_src_valid),       //         .valid
		.in_0_ready     (msgdma_tx_csr_agent_rdata_fifo_src_ready),       //         .ready
		.out_0_data     (avalon_st_adapter_007_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_007_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_007_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_007_out_0_error)               //         .error
	);

	q_sys_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_008 (
		.in_clk_0_clk   (sll_hyperbus_controller_top_0_o_av_out_clk_clk),      // in_clk_0.clk
		.in_rst_0_reset (msgdma_rx_reset_n_reset_bridge_in_reset_reset),       // in_rst_0.reset
		.in_0_data      (msgdma_tx_prefetcher_csr_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (msgdma_tx_prefetcher_csr_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (msgdma_tx_prefetcher_csr_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_008_out_0_data),                    //    out_0.data
		.out_0_valid    (avalon_st_adapter_008_out_0_valid),                   //         .valid
		.out_0_ready    (avalon_st_adapter_008_out_0_ready),                   //         .ready
		.out_0_error    (avalon_st_adapter_008_out_0_error)                    //         .error
	);

	q_sys_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_009 (
		.in_clk_0_clk   (sll_hyperbus_controller_top_0_o_av_out_clk_clk),      // in_clk_0.clk
		.in_rst_0_reset (msgdma_rx_reset_n_reset_bridge_in_reset_reset),       // in_rst_0.reset
		.in_0_data      (msgdma_rx_prefetcher_csr_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (msgdma_rx_prefetcher_csr_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (msgdma_rx_prefetcher_csr_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_009_out_0_data),                    //    out_0.data
		.out_0_valid    (avalon_st_adapter_009_out_0_valid),                   //         .valid
		.out_0_ready    (avalon_st_adapter_009_out_0_ready),                   //         .ready
		.out_0_error    (avalon_st_adapter_009_out_0_error)                    //         .error
	);

	q_sys_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_010 (
		.in_clk_0_clk   (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       // in_clk_0.clk
		.in_rst_0_reset (descriptor_memory_reset1_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (sys_clk_timer_s1_agent_rdata_fifo_src_data),           //     in_0.data
		.in_0_valid     (sys_clk_timer_s1_agent_rdata_fifo_src_valid),          //         .valid
		.in_0_ready     (sys_clk_timer_s1_agent_rdata_fifo_src_ready),          //         .ready
		.out_0_data     (avalon_st_adapter_010_out_0_data),                     //    out_0.data
		.out_0_valid    (avalon_st_adapter_010_out_0_valid),                    //         .valid
		.out_0_ready    (avalon_st_adapter_010_out_0_ready),                    //         .ready
		.out_0_error    (avalon_st_adapter_010_out_0_error)                     //         .error
	);

	q_sys_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_011 (
		.in_clk_0_clk   (sll_hyperbus_controller_top_0_o_av_out_clk_clk),       // in_clk_0.clk
		.in_rst_0_reset (descriptor_memory_reset1_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (led_pio_s1_agent_rdata_fifo_src_data),                 //     in_0.data
		.in_0_valid     (led_pio_s1_agent_rdata_fifo_src_valid),                //         .valid
		.in_0_ready     (led_pio_s1_agent_rdata_fifo_src_ready),                //         .ready
		.out_0_data     (avalon_st_adapter_011_out_0_data),                     //    out_0.data
		.out_0_valid    (avalon_st_adapter_011_out_0_valid),                    //         .valid
		.out_0_ready    (avalon_st_adapter_011_out_0_ready),                    //         .ready
		.out_0_error    (avalon_st_adapter_011_out_0_error)                     //         .error
	);

	q_sys_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_012 (
		.in_clk_0_clk   (sll_hyperbus_controller_top_0_o_av_out_clk_clk), // in_clk_0.clk
		.in_rst_0_reset (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // in_rst_0.reset
		.in_0_data      (user_dipsw_s1_agent_rdata_fifo_src_data),        //     in_0.data
		.in_0_valid     (user_dipsw_s1_agent_rdata_fifo_src_valid),       //         .valid
		.in_0_ready     (user_dipsw_s1_agent_rdata_fifo_src_ready),       //         .ready
		.out_0_data     (avalon_st_adapter_012_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_012_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_012_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_012_out_0_error)               //         .error
	);

	q_sys_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_013 (
		.in_clk_0_clk   (sll_hyperbus_controller_top_0_o_av_out_clk_clk), // in_clk_0.clk
		.in_rst_0_reset (msgdma_rx_reset_n_reset_bridge_in_reset_reset),  // in_rst_0.reset
		.in_0_data      (user_pb_s1_agent_rdata_fifo_src_data),           //     in_0.data
		.in_0_valid     (user_pb_s1_agent_rdata_fifo_src_valid),          //         .valid
		.in_0_ready     (user_pb_s1_agent_rdata_fifo_src_ready),          //         .ready
		.out_0_data     (avalon_st_adapter_013_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_013_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_013_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_013_out_0_error)               //         .error
	);

endmodule
