B3.5.2 Register support for PMSAv7 in the SCS 
<P></P>
<P>Table B3-44 on page B3-765 summarizes the register support for a Memory Protection Unit (MPU) in the System Control Space. In common with the general policy, all registers are byte, halfword, and word accessible unless stated otherwise. All MPU register addresses are mapped as little endian.</P>
<P><FONT class=extract>MPU registers require privileged memory accesses for reads and writes. Any unprivileged access generates a BusFault fault.</FONT></P>
<P><FONT class=extract>There are three general MPU registers:<BR>&#8226; The MPU Type Register specified in MPU Type Register, MPU_TYPE on page B3-766. This register can be used to determine if an MPU exists, and the number of regions supported.<BR>&#8226; The MPU Control Register specified in MPU Control Register, MPU_CTRL on page B3-767. The MPU Control register includes a global enable bit that must be set to 1 to enable the MPU.<BR>&#8226; The MPU Region Number Register specified in MPU Region Number Register, MPU_RNR on page B3-769.</FONT></P>
<P><FONT class=extract>The MPU Region Number Register selects the associated region registers:<BR>&#8226; The MPU Region Base Address Register specified in MPU Region Base Address Register, MPU_RBAR on page B3-770.<BR>&#8226; The MPU Region Attribute and Size Register to control the region size, sub-region access, access permissions, memory type and other properties of the memory region in MPU Region Attribute and Size Register, MPU_RASR on page B3-771.</FONT></P>
<P><FONT class=extract>Each set of region registers includes its own region enable bit.</FONT></P>
<P><FONT class=extract>If an ARMv7-M implementation does not support PMSAv7, only the MPU Type Register is required. The MPU Control Register is RAZ/WI, and all other registers in this region are reserved, UNK/SBZP.</FONT></P>
<P>Table B3-44 MPU register summary<BR>Address&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp; Name&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;&nbsp; Type&nbsp;&nbsp; &nbsp;Reset&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Description<BR>0xE000ED90&nbsp; MPU_TYPE&nbsp;&nbsp;&nbsp; RO&nbsp;&nbsp;&nbsp; IMPLEMENTATION DEFINED MPU Type Register, MPU_TYPE on page B3-766<BR>0xE000ED94&nbsp; MPU_CTRL&nbsp;&nbsp;&nbsp; RW&nbsp;&nbsp;&nbsp; 0x00000000&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; MPU Control Register, MPU_CTRL on page B3-767<BR>0xE000ED98&nbsp; MPU_RNR&nbsp;&nbsp;&nbsp;&nbsp; RW&nbsp;&nbsp;&nbsp; UNKNOWN&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; MPU Region Number Register, MPU_RNR on page B3-769<BR>0xE000ED9C&nbsp; MPU_RBAR&nbsp;&nbsp;&nbsp; RW&nbsp;&nbsp;&nbsp; UNKNOWN&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; MPU Region Base Address Register, MPU_RBAR on page B3-770<BR>0xE000EDA0&nbsp; MPU_RASR&nbsp;&nbsp;&nbsp; RW&nbsp;&nbsp;&nbsp; UNKNOWN&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; MPU Region Attribute and Size Register, MPU_RASR on page B3-771<BR>0xE000EDA4&nbsp; MPU_RBAR_A1 RW&nbsp;&nbsp;&nbsp; -&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Alias 1 of MPU_RBAR, see MPU alias register support on page B3-775<BR>0xE000EDA8&nbsp; MPU_RASR_A1 RW&nbsp;&nbsp;&nbsp; -&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Alias 1 of MPU_RASR, see MPU alias register support on page B3-775<BR>0xE000EDAC&nbsp; MPU_RBAR_A2 RW&nbsp;&nbsp;&nbsp; -&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Alias 2 of MPU_RBAR, see MPU alias register support on page B3-775<BR>0xE000EDB0&nbsp; MPU_RASR_A2 RW&nbsp;&nbsp;&nbsp; -&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Alias 2 of MPU_RASR, see MPU alias register support on page B3-775<BR>0xE000EDB4&nbsp; MPU_RBAR_A3 RW&nbsp;&nbsp;&nbsp; -&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Alias 3 of MPU_RBAR, see MPU alias register support on page B3-775<BR>0xE000EDB8&nbsp; MPU_RASR_A3 RW&nbsp;&nbsp;&nbsp; -&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Alias 3 of MPU_RASR, see MPU alias register support on page B3-775<BR>0xE000EDBC- -&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &#8230;&nbsp;&nbsp;&nbsp;&nbsp; -&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Reserved.<BR>0xE000EDEC