

================================================================
== Vivado HLS Report for 'Loop_1_proc58'
================================================================
* Date:           Mon Jul 10 04:29:36 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.234 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7113|     7113| 35.565 us | 35.565 us |  7113|  7113|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     7112|     7112|       254|          -|          -|    28|    no    |
        | + Loop 1.1  |      252|      252|         9|          -|          -|    28|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%is_last_1 = alloca i1"   --->   Operation 12 'alloca' 'is_last_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ctype_data_V = alloca i448"   --->   Operation 13 'alloca' 'ctype_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_last_V, float* %in_data, [5 x i8]* @p_str21, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_local_V_data_V_029 = alloca i16, align 2"   --->   Operation 15 'alloca' 'in_local_V_data_V_029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_local_V_data_V_130 = alloca i16, align 2"   --->   Operation 16 'alloca' 'in_local_V_data_V_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_local_V_data_V_231 = alloca i16, align 2"   --->   Operation 17 'alloca' 'in_local_V_data_V_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_local_V_data_V_332 = alloca i16, align 2"   --->   Operation 18 'alloca' 'in_local_V_data_V_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_local_V_data_V_433 = alloca i16, align 2"   --->   Operation 19 'alloca' 'in_local_V_data_V_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_local_V_data_V_534 = alloca i16, align 2"   --->   Operation 20 'alloca' 'in_local_V_data_V_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_local_V_data_V_635 = alloca i16, align 2"   --->   Operation 21 'alloca' 'in_local_V_data_V_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_local_V_data_V_736 = alloca i16, align 2"   --->   Operation 22 'alloca' 'in_local_V_data_V_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_local_V_data_V_837 = alloca i16, align 2"   --->   Operation 23 'alloca' 'in_local_V_data_V_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_local_V_data_V_938 = alloca i16, align 2"   --->   Operation 24 'alloca' 'in_local_V_data_V_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_local_V_data_V_1039 = alloca i16, align 2"   --->   Operation 25 'alloca' 'in_local_V_data_V_1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_local_V_data_V_1140 = alloca i16, align 2"   --->   Operation 26 'alloca' 'in_local_V_data_V_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%in_local_V_data_V_1241 = alloca i16, align 2"   --->   Operation 27 'alloca' 'in_local_V_data_V_1241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_local_V_data_V_1342 = alloca i16, align 2"   --->   Operation 28 'alloca' 'in_local_V_data_V_1342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_local_V_data_V_1443 = alloca i16, align 2"   --->   Operation 29 'alloca' 'in_local_V_data_V_1443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in_local_V_data_V_1544 = alloca i16, align 2"   --->   Operation 30 'alloca' 'in_local_V_data_V_1544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%in_local_V_data_V_1645 = alloca i16, align 2"   --->   Operation 31 'alloca' 'in_local_V_data_V_1645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%in_local_V_data_V_1746 = alloca i16, align 2"   --->   Operation 32 'alloca' 'in_local_V_data_V_1746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%in_local_V_data_V_1847 = alloca i16, align 2"   --->   Operation 33 'alloca' 'in_local_V_data_V_1847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%in_local_V_data_V_1948 = alloca i16, align 2"   --->   Operation 34 'alloca' 'in_local_V_data_V_1948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%in_local_V_data_V_2049 = alloca i16, align 2"   --->   Operation 35 'alloca' 'in_local_V_data_V_2049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%in_local_V_data_V_2150 = alloca i16, align 2"   --->   Operation 36 'alloca' 'in_local_V_data_V_2150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%in_local_V_data_V_2251 = alloca i16, align 2"   --->   Operation 37 'alloca' 'in_local_V_data_V_2251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%in_local_V_data_V_2352 = alloca i16, align 2"   --->   Operation 38 'alloca' 'in_local_V_data_V_2352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%in_local_V_data_V_2453 = alloca i16, align 2"   --->   Operation 39 'alloca' 'in_local_V_data_V_2453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%in_local_V_data_V_2554 = alloca i16, align 2"   --->   Operation 40 'alloca' 'in_local_V_data_V_2554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%in_local_V_data_V_2655 = alloca i16, align 2"   --->   Operation 41 'alloca' 'in_local_V_data_V_2655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%in_local_V_data_V_2756 = alloca i16, align 2"   --->   Operation 42 'alloca' 'in_local_V_data_V_2756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.76ns)   --->   "store i1 false, i1* %is_last_1"   --->   Operation 43 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 44 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 44 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ 0, %newFuncRoot ], [ %i, %hls_label_0_end ]"   --->   Operation 45 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.36ns)   --->   "%icmp_ln17 = icmp eq i5 %i_0_i, -4" [firmware/myproject_axi.cpp:17]   --->   Operation 46 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.78ns)   --->   "%i = add i5 %i_0_i, 1" [firmware/myproject_axi.cpp:17]   --->   Operation 48 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %myproject_axi_.exit.exitStub, label %hls_label_0_begin" [firmware/myproject_axi.cpp:17]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str625)" [firmware/myproject_axi.cpp:17]   --->   Operation 50 'specregionbegin' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.76ns)   --->   "br label %1" [firmware/myproject_axi.cpp:20]   --->   Operation 51 'br' <Predicate = (!icmp_ln17)> <Delay = 1.76>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%is_last_1_load = load i1* %is_last_1"   --->   Operation 52 'load' 'is_last_1_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "ret i1 %is_last_1_load"   --->   Operation 53 'ret' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.69>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%j_0_i = phi i5 [ 0, %hls_label_0_begin ], [ %j, %_ifconv ]"   --->   Operation 54 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.36ns)   --->   "%icmp_ln20 = icmp eq i5 %j_0_i, -4" [firmware/myproject_axi.cpp:20]   --->   Operation 55 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 56 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.78ns)   --->   "%j = add i5 %j_0_i, 1" [firmware/myproject_axi.cpp:20]   --->   Operation 57 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %hls_label_0_end, label %_ifconv" [firmware/myproject_axi.cpp:20]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%is_last_1_load_1 = load i1* %is_last_1" [firmware/myproject_axi.cpp:22]   --->   Operation 59 'load' 'is_last_1_load_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty_82 = call { i1, float } @_ssdm_op_Read.axis.volatile.i1P.floatP(i1* %in_last_V, float* %in_data)" [firmware/myproject_axi.cpp:22]   --->   Operation 60 'read' 'empty_82' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node is_last)   --->   "%in_last_V_tmp = extractvalue { i1, float } %empty_82, 0" [firmware/myproject_axi.cpp:22]   --->   Operation 61 'extractvalue' 'in_last_V_tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%in_data_tmp = extractvalue { i1, float } %empty_82, 1" [firmware/myproject_axi.cpp:22]   --->   Operation 62 'extractvalue' 'in_data_tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 63 [3/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21]   --->   Operation 63 'fpext' 'd_assign' <Predicate = (!icmp_ln20)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%is_last = or i1 %in_last_V_tmp, %is_last_1_load_1" [firmware/myproject_axi.cpp:22]   --->   Operation 64 'or' 'is_last' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.76ns)   --->   "store i1 %is_last, i1* %is_last_1" [firmware/myproject_axi.cpp:20]   --->   Operation 65 'store' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%ctype_data_V_load = load i448* %ctype_data_V" [firmware/myproject_axi.cpp:24]   --->   Operation 66 'load' 'ctype_data_V_load' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_data_0_V = trunc i448 %ctype_data_V_load to i16" [firmware/myproject_axi.cpp:24]   --->   Operation 67 'trunc' 'tmp_data_0_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_data_1_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 16, i32 31)" [firmware/myproject_axi.cpp:24]   --->   Operation 68 'partselect' 'tmp_data_1_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_data_2_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 32, i32 47)" [firmware/myproject_axi.cpp:24]   --->   Operation 69 'partselect' 'tmp_data_2_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_data_3_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 48, i32 63)" [firmware/myproject_axi.cpp:24]   --->   Operation 70 'partselect' 'tmp_data_3_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_data_4_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 64, i32 79)" [firmware/myproject_axi.cpp:24]   --->   Operation 71 'partselect' 'tmp_data_4_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_data_5_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 80, i32 95)" [firmware/myproject_axi.cpp:24]   --->   Operation 72 'partselect' 'tmp_data_5_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_data_6_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 96, i32 111)" [firmware/myproject_axi.cpp:24]   --->   Operation 73 'partselect' 'tmp_data_6_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_data_7_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 112, i32 127)" [firmware/myproject_axi.cpp:24]   --->   Operation 74 'partselect' 'tmp_data_7_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_data_8_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 128, i32 143)" [firmware/myproject_axi.cpp:24]   --->   Operation 75 'partselect' 'tmp_data_8_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_data_9_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 144, i32 159)" [firmware/myproject_axi.cpp:24]   --->   Operation 76 'partselect' 'tmp_data_9_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_data_10_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 160, i32 175)" [firmware/myproject_axi.cpp:24]   --->   Operation 77 'partselect' 'tmp_data_10_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_data_11_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 176, i32 191)" [firmware/myproject_axi.cpp:24]   --->   Operation 78 'partselect' 'tmp_data_11_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_data_12_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 192, i32 207)" [firmware/myproject_axi.cpp:24]   --->   Operation 79 'partselect' 'tmp_data_12_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_data_13_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 208, i32 223)" [firmware/myproject_axi.cpp:24]   --->   Operation 80 'partselect' 'tmp_data_13_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_data_14_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 224, i32 239)" [firmware/myproject_axi.cpp:24]   --->   Operation 81 'partselect' 'tmp_data_14_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_data_15_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 240, i32 255)" [firmware/myproject_axi.cpp:24]   --->   Operation 82 'partselect' 'tmp_data_15_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_data_16_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 256, i32 271)" [firmware/myproject_axi.cpp:24]   --->   Operation 83 'partselect' 'tmp_data_16_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_data_17_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 272, i32 287)" [firmware/myproject_axi.cpp:24]   --->   Operation 84 'partselect' 'tmp_data_17_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_data_18_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 288, i32 303)" [firmware/myproject_axi.cpp:24]   --->   Operation 85 'partselect' 'tmp_data_18_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_data_19_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 304, i32 319)" [firmware/myproject_axi.cpp:24]   --->   Operation 86 'partselect' 'tmp_data_19_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_data_20_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 320, i32 335)" [firmware/myproject_axi.cpp:24]   --->   Operation 87 'partselect' 'tmp_data_20_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_data_21_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 336, i32 351)" [firmware/myproject_axi.cpp:24]   --->   Operation 88 'partselect' 'tmp_data_21_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_data_22_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 352, i32 367)" [firmware/myproject_axi.cpp:24]   --->   Operation 89 'partselect' 'tmp_data_22_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_data_23_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 368, i32 383)" [firmware/myproject_axi.cpp:24]   --->   Operation 90 'partselect' 'tmp_data_23_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_data_24_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 384, i32 399)" [firmware/myproject_axi.cpp:24]   --->   Operation 91 'partselect' 'tmp_data_24_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_data_25_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 400, i32 415)" [firmware/myproject_axi.cpp:24]   --->   Operation 92 'partselect' 'tmp_data_25_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_data_26_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 416, i32 431)" [firmware/myproject_axi.cpp:24]   --->   Operation 93 'partselect' 'tmp_data_26_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_data_27_V = call i16 @_ssdm_op_PartSelect.i16.i448.i32.i32(i448 %ctype_data_V_load, i32 432, i32 447)" [firmware/myproject_axi.cpp:24]   --->   Operation 94 'partselect' 'tmp_data_27_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %in_local_V_data_V_029, i16* %in_local_V_data_V_130, i16* %in_local_V_data_V_231, i16* %in_local_V_data_V_332, i16* %in_local_V_data_V_433, i16* %in_local_V_data_V_534, i16* %in_local_V_data_V_635, i16* %in_local_V_data_V_736, i16* %in_local_V_data_V_837, i16* %in_local_V_data_V_938, i16* %in_local_V_data_V_1039, i16* %in_local_V_data_V_1140, i16* %in_local_V_data_V_1241, i16* %in_local_V_data_V_1342, i16* %in_local_V_data_V_1443, i16* %in_local_V_data_V_1544, i16* %in_local_V_data_V_1645, i16* %in_local_V_data_V_1746, i16* %in_local_V_data_V_1847, i16* %in_local_V_data_V_1948, i16* %in_local_V_data_V_2049, i16* %in_local_V_data_V_2150, i16* %in_local_V_data_V_2251, i16* %in_local_V_data_V_2352, i16* %in_local_V_data_V_2453, i16* %in_local_V_data_V_2554, i16* %in_local_V_data_V_2655, i16* %in_local_V_data_V_2756, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V, i16 %tmp_data_8_V, i16 %tmp_data_9_V, i16 %tmp_data_10_V, i16 %tmp_data_11_V, i16 %tmp_data_12_V, i16 %tmp_data_13_V, i16 %tmp_data_14_V, i16 %tmp_data_15_V, i16 %tmp_data_16_V, i16 %tmp_data_17_V, i16 %tmp_data_18_V, i16 %tmp_data_19_V, i16 %tmp_data_20_V, i16 %tmp_data_21_V, i16 %tmp_data_22_V, i16 %tmp_data_23_V, i16 %tmp_data_24_V, i16 %tmp_data_25_V, i16 %tmp_data_26_V, i16 %tmp_data_27_V)" [firmware/myproject_axi.cpp:24]   --->   Operation 95 'write' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str625, i32 %tmp)" [firmware/myproject_axi.cpp:25]   --->   Operation 96 'specregionend' 'empty_80' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:17]   --->   Operation 97 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.69>
ST_4 : Operation 98 [2/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21]   --->   Operation 98 'fpext' 'd_assign' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.69>
ST_5 : Operation 99 [1/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21]   --->   Operation 99 'fpext' 'd_assign' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [firmware/myproject_axi.cpp:21]   --->   Operation 100 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [firmware/myproject_axi.cpp:21]   --->   Operation 101 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [firmware/myproject_axi.cpp:21]   --->   Operation 102 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [firmware/myproject_axi.cpp:21]   --->   Operation 103 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [firmware/myproject_axi.cpp:21]   --->   Operation 104 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.23>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [firmware/myproject_axi.cpp:21]   --->   Operation 105 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [firmware/myproject_axi.cpp:21]   --->   Operation 106 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_9 = zext i53 %tmp_s to i54" [firmware/myproject_axi.cpp:21]   --->   Operation 107 'zext' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_9" [firmware/myproject_axi.cpp:21]   --->   Operation 108 'sub' 'man_V_1' <Predicate = (p_Result_s)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %p_Result_9" [firmware/myproject_axi.cpp:21]   --->   Operation 109 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [firmware/myproject_axi.cpp:21]   --->   Operation 110 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [firmware/myproject_axi.cpp:21]   --->   Operation 111 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 10" [firmware/myproject_axi.cpp:21]   --->   Operation 112 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -10, %F2" [firmware/myproject_axi.cpp:21]   --->   Operation 113 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 10, %F2" [firmware/myproject_axi.cpp:21]   --->   Operation 114 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [firmware/myproject_axi.cpp:21]   --->   Operation 115 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 10" [firmware/myproject_axi.cpp:21]   --->   Operation 116 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i16" [firmware/myproject_axi.cpp:21]   --->   Operation 117 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [firmware/myproject_axi.cpp:21]   --->   Operation 118 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.96>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [firmware/myproject_axi.cpp:21]   --->   Operation 119 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [firmware/myproject_axi.cpp:21]   --->   Operation 120 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (1.55ns)   --->   "%icmp_ln603 = icmp eq i8 %tmp_4, 0" [firmware/myproject_axi.cpp:21]   --->   Operation 121 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [firmware/myproject_axi.cpp:21]   --->   Operation 122 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [2/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [firmware/myproject_axi.cpp:21]   --->   Operation 123 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %in_data_tmp to i32" [firmware/myproject_axi.cpp:21]   --->   Operation 124 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [firmware/myproject_axi.cpp:21]   --->   Operation 125 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_5, i16 -1, i16 0" [firmware/myproject_axi.cpp:21]   --->   Operation 126 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [firmware/myproject_axi.cpp:21]   --->   Operation 127 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [firmware/myproject_axi.cpp:21]   --->   Operation 128 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [firmware/myproject_axi.cpp:21]   --->   Operation 129 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [firmware/myproject_axi.cpp:21]   --->   Operation 130 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [firmware/myproject_axi.cpp:21]   --->   Operation 131 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [firmware/myproject_axi.cpp:21]   --->   Operation 132 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [firmware/myproject_axi.cpp:21]   --->   Operation 133 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [firmware/myproject_axi.cpp:21]   --->   Operation 134 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [firmware/myproject_axi.cpp:21]   --->   Operation 135 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [firmware/myproject_axi.cpp:21]   --->   Operation 136 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i16 %select_ln588, i16 %trunc_ln583" [firmware/myproject_axi.cpp:21]   --->   Operation 137 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.88>
ST_8 : Operation 138 [1/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [firmware/myproject_axi.cpp:21]   --->   Operation 138 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [firmware/myproject_axi.cpp:21]   --->   Operation 139 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [firmware/myproject_axi.cpp:21]   --->   Operation 140 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [firmware/myproject_axi.cpp:21]   --->   Operation 141 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [firmware/myproject_axi.cpp:21]   --->   Operation 142 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.98>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%sext_ln581_1 = sext i12 %sh_amt to i16" [firmware/myproject_axi.cpp:21]   --->   Operation 143 'sext' 'sext_ln581_1' <Predicate = (and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i16" [firmware/myproject_axi.cpp:21]   --->   Operation 144 'trunc' 'trunc_ln586' <Predicate = (!and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%shl_ln604 = shl i16 %trunc_ln583, %sext_ln581_1" [firmware/myproject_axi.cpp:21]   --->   Operation 145 'shl' 'shl_ln604' <Predicate = (and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%select_ln603 = select i1 %and_ln603, i16 %shl_ln604, i16 %trunc_ln586" [firmware/myproject_axi.cpp:21]   --->   Operation 146 'select' 'select_ln603' <Predicate = (or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (3.98ns) (out node of the LUT)   --->   "%select_ln603_2 = select i1 %or_ln603, i16 %select_ln603, i16 %select_ln603_1" [firmware/myproject_axi.cpp:21]   --->   Operation 147 'select' 'select_ln603_2' <Predicate = (or_ln603_2)> <Delay = 3.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %j_0_i, i4 0)" [firmware/myproject_axi.cpp:21]   --->   Operation 148 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%empty_83 = or i9 %shl_ln, 15" [firmware/myproject_axi.cpp:21]   --->   Operation 149 'or' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (1.66ns)   --->   "%icmp_ln203 = icmp ugt i9 %shl_ln, %empty_83" [firmware/myproject_axi.cpp:21]   --->   Operation 150 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (1.82ns)   --->   "%sub_ln203 = sub i9 -65, %shl_ln" [firmware/myproject_axi.cpp:21]   --->   Operation 151 'sub' 'sub_ln203' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_1)   --->   "%select_ln203 = select i1 %icmp_ln203, i9 %shl_ln, i9 %empty_83" [firmware/myproject_axi.cpp:21]   --->   Operation 152 'select' 'select_ln203' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln203_1 = sub i9 -65, %select_ln203" [firmware/myproject_axi.cpp:21]   --->   Operation 153 'sub' 'sub_ln203_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.98>
ST_10 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i16 %select_ln603_2, i16 0" [firmware/myproject_axi.cpp:21]   --->   Operation 154 'select' 'select_ln603_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%zext_ln203 = zext i16 %select_ln603_3 to i448" [firmware/myproject_axi.cpp:21]   --->   Operation 155 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%select_ln203_1 = select i1 %icmp_ln203, i9 %empty_83, i9 %shl_ln" [firmware/myproject_axi.cpp:21]   --->   Operation 156 'select' 'select_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%select_ln203_2 = select i1 %icmp_ln203, i9 %sub_ln203, i9 %shl_ln" [firmware/myproject_axi.cpp:21]   --->   Operation 157 'select' 'select_ln203_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%zext_ln203_1 = zext i9 %select_ln203_2 to i448" [firmware/myproject_axi.cpp:21]   --->   Operation 158 'zext' 'zext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_2 = zext i9 %select_ln203_1 to i448" [firmware/myproject_axi.cpp:21]   --->   Operation 159 'zext' 'zext_ln203_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_3 = zext i9 %sub_ln203_1 to i448" [firmware/myproject_axi.cpp:21]   --->   Operation 160 'zext' 'zext_ln203_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (3.98ns) (out node of the LUT)   --->   "%shl_ln203 = shl i448 %zext_ln203, %zext_ln203_1" [firmware/myproject_axi.cpp:21]   --->   Operation 161 'shl' 'shl_ln203' <Predicate = true> <Delay = 3.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%shl_ln203_1 = shl i448 -1, %zext_ln203_2" [firmware/myproject_axi.cpp:21]   --->   Operation 162 'shl' 'shl_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%lshr_ln203 = lshr i448 -1, %zext_ln203_3" [firmware/myproject_axi.cpp:21]   --->   Operation 163 'lshr' 'lshr_ln203' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (3.25ns) (out node of the LUT)   --->   "%and_ln203 = and i448 %shl_ln203_1, %lshr_ln203" [firmware/myproject_axi.cpp:21]   --->   Operation 164 'and' 'and_ln203' <Predicate = true> <Delay = 3.25> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.66>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%ctype_data_V_load_1 = load i448* %ctype_data_V" [firmware/myproject_axi.cpp:21]   --->   Operation 165 'load' 'ctype_data_V_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%tmp_6 = call i448 @llvm.part.select.i448(i448 %shl_ln203, i32 447, i32 0)" [firmware/myproject_axi.cpp:21]   --->   Operation 166 'partselect' 'tmp_6' <Predicate = (icmp_ln203)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%select_ln203_3 = select i1 %icmp_ln203, i448 %tmp_6, i448 %shl_ln203" [firmware/myproject_axi.cpp:21]   --->   Operation 167 'select' 'select_ln203_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%xor_ln203 = xor i448 %and_ln203, -1" [firmware/myproject_axi.cpp:21]   --->   Operation 168 'xor' 'xor_ln203' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%and_ln203_1 = and i448 %ctype_data_V_load_1, %xor_ln203" [firmware/myproject_axi.cpp:21]   --->   Operation 169 'and' 'and_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%and_ln203_2 = and i448 %select_ln203_3, %and_ln203" [firmware/myproject_axi.cpp:21]   --->   Operation 170 'and' 'and_ln203_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (1.66ns) (out node of the LUT)   --->   "%ctype_data_V_1 = or i448 %and_ln203_1, %and_ln203_2" [firmware/myproject_axi.cpp:21]   --->   Operation 171 'or' 'ctype_data_V_1' <Predicate = true> <Delay = 1.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "store i448 %ctype_data_V_1, i448* %ctype_data_V" [firmware/myproject_axi.cpp:20]   --->   Operation 172 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "br label %1" [firmware/myproject_axi.cpp:20]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('is_last') [3]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'is_last' [34]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/myproject_axi.cpp:17) [37]  (0 ns)
	'add' operation ('i', firmware/myproject_axi.cpp:17) [40]  (1.78 ns)

 <State 3>: 3.7ns
The critical path consists of the following:
	axis read on port 'in_last_V' (firmware/myproject_axi.cpp:22) [54]  (0 ns)
	'fpext' operation ('d', firmware/myproject_axi.cpp:21) [57]  (3.7 ns)

 <State 4>: 3.7ns
The critical path consists of the following:
	'fpext' operation ('d', firmware/myproject_axi.cpp:21) [57]  (3.7 ns)

 <State 5>: 3.7ns
The critical path consists of the following:
	'fpext' operation ('d', firmware/myproject_axi.cpp:21) [57]  (3.7 ns)

 <State 6>: 4.23ns
The critical path consists of the following:
	'sub' operation ('F2', firmware/myproject_axi.cpp:21) [69]  (1.55 ns)
	'icmp' operation ('icmp_ln581', firmware/myproject_axi.cpp:21) [70]  (1.99 ns)
	'select' operation ('sh_amt', firmware/myproject_axi.cpp:21) [73]  (0.697 ns)

 <State 7>: 3.96ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln585', firmware/myproject_axi.cpp:21) [78]  (1.99 ns)
	'xor' operation ('xor_ln585', firmware/myproject_axi.cpp:21) [93]  (0 ns)
	'and' operation ('and_ln585', firmware/myproject_axi.cpp:21) [94]  (0.978 ns)
	'select' operation ('select_ln603_1', firmware/myproject_axi.cpp:21) [101]  (0.993 ns)

 <State 8>: 3.88ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln586', firmware/myproject_axi.cpp:21) [82]  (3.88 ns)

 <State 9>: 3.99ns
The critical path consists of the following:
	'shl' operation ('shl_ln604', firmware/myproject_axi.cpp:21) [87]  (0 ns)
	'select' operation ('select_ln603', firmware/myproject_axi.cpp:21) [99]  (0 ns)
	'select' operation ('select_ln603_2', firmware/myproject_axi.cpp:21) [103]  (3.99 ns)

 <State 10>: 3.99ns
The critical path consists of the following:
	'select' operation ('select_ln603_3', firmware/myproject_axi.cpp:21) [105]  (0 ns)
	'shl' operation ('shl_ln203', firmware/myproject_axi.cpp:21) [118]  (3.99 ns)

 <State 11>: 1.66ns
The critical path consists of the following:
	'load' operation ('ctype_data_V_load_1', firmware/myproject_axi.cpp:21) on local variable 'ctype.data.V' [53]  (0 ns)
	'and' operation ('and_ln203_1', firmware/myproject_axi.cpp:21) [125]  (0 ns)
	'or' operation ('ctype.data.V', firmware/myproject_axi.cpp:21) [127]  (1.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
