// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku115-flvb2104-2-i,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.319813,HLS_SYN_LAT=324,HLS_SYN_TPT=308,HLS_SYN_MEM=98,HLS_SYN_DSP=5847,HLS_SYN_FF=147207,HLS_SYN_LUT=270212,HLS_VERSION=2019_2}" *)

module myproject (
        input_1_0_V_address0,
        input_1_0_V_ce0,
        input_1_0_V_d0,
        input_1_0_V_q0,
        input_1_0_V_we0,
        input_1_0_V_address1,
        input_1_0_V_ce1,
        input_1_0_V_d1,
        input_1_0_V_q1,
        input_1_0_V_we1,
        input_1_1_V_address0,
        input_1_1_V_ce0,
        input_1_1_V_d0,
        input_1_1_V_q0,
        input_1_1_V_we0,
        input_1_1_V_address1,
        input_1_1_V_ce1,
        input_1_1_V_d1,
        input_1_1_V_q1,
        input_1_1_V_we1,
        input_1_2_V_address0,
        input_1_2_V_ce0,
        input_1_2_V_d0,
        input_1_2_V_q0,
        input_1_2_V_we0,
        input_1_2_V_address1,
        input_1_2_V_ce1,
        input_1_2_V_d1,
        input_1_2_V_q1,
        input_1_2_V_we1,
        input_1_3_V_address0,
        input_1_3_V_ce0,
        input_1_3_V_d0,
        input_1_3_V_q0,
        input_1_3_V_we0,
        input_1_3_V_address1,
        input_1_3_V_ce1,
        input_1_3_V_d1,
        input_1_3_V_q1,
        input_1_3_V_we1,
        input_1_4_V_address0,
        input_1_4_V_ce0,
        input_1_4_V_d0,
        input_1_4_V_q0,
        input_1_4_V_we0,
        input_1_4_V_address1,
        input_1_4_V_ce1,
        input_1_4_V_d1,
        input_1_4_V_q1,
        input_1_4_V_we1,
        input_1_5_V_address0,
        input_1_5_V_ce0,
        input_1_5_V_d0,
        input_1_5_V_q0,
        input_1_5_V_we0,
        input_1_5_V_address1,
        input_1_5_V_ce1,
        input_1_5_V_d1,
        input_1_5_V_q1,
        input_1_5_V_we1,
        input_1_6_V_address0,
        input_1_6_V_ce0,
        input_1_6_V_d0,
        input_1_6_V_q0,
        input_1_6_V_we0,
        input_1_6_V_address1,
        input_1_6_V_ce1,
        input_1_6_V_d1,
        input_1_6_V_q1,
        input_1_6_V_we1,
        input_1_7_V_address0,
        input_1_7_V_ce0,
        input_1_7_V_d0,
        input_1_7_V_q0,
        input_1_7_V_we0,
        input_1_7_V_address1,
        input_1_7_V_ce1,
        input_1_7_V_d1,
        input_1_7_V_q1,
        input_1_7_V_we1,
        input_1_8_V_address0,
        input_1_8_V_ce0,
        input_1_8_V_d0,
        input_1_8_V_q0,
        input_1_8_V_we0,
        input_1_8_V_address1,
        input_1_8_V_ce1,
        input_1_8_V_d1,
        input_1_8_V_q1,
        input_1_8_V_we1,
        input_1_9_V_address0,
        input_1_9_V_ce0,
        input_1_9_V_d0,
        input_1_9_V_q0,
        input_1_9_V_we0,
        input_1_9_V_address1,
        input_1_9_V_ce1,
        input_1_9_V_d1,
        input_1_9_V_q1,
        input_1_9_V_we1,
        input_1_10_V_address0,
        input_1_10_V_ce0,
        input_1_10_V_d0,
        input_1_10_V_q0,
        input_1_10_V_we0,
        input_1_10_V_address1,
        input_1_10_V_ce1,
        input_1_10_V_d1,
        input_1_10_V_q1,
        input_1_10_V_we1,
        input_1_11_V_address0,
        input_1_11_V_ce0,
        input_1_11_V_d0,
        input_1_11_V_q0,
        input_1_11_V_we0,
        input_1_11_V_address1,
        input_1_11_V_ce1,
        input_1_11_V_d1,
        input_1_11_V_q1,
        input_1_11_V_we1,
        input_1_12_V_address0,
        input_1_12_V_ce0,
        input_1_12_V_d0,
        input_1_12_V_q0,
        input_1_12_V_we0,
        input_1_12_V_address1,
        input_1_12_V_ce1,
        input_1_12_V_d1,
        input_1_12_V_q1,
        input_1_12_V_we1,
        input_1_13_V_address0,
        input_1_13_V_ce0,
        input_1_13_V_d0,
        input_1_13_V_q0,
        input_1_13_V_we0,
        input_1_13_V_address1,
        input_1_13_V_ce1,
        input_1_13_V_d1,
        input_1_13_V_q1,
        input_1_13_V_we1,
        input_1_14_V_address0,
        input_1_14_V_ce0,
        input_1_14_V_d0,
        input_1_14_V_q0,
        input_1_14_V_we0,
        input_1_14_V_address1,
        input_1_14_V_ce1,
        input_1_14_V_d1,
        input_1_14_V_q1,
        input_1_14_V_we1,
        input_1_15_V_address0,
        input_1_15_V_ce0,
        input_1_15_V_d0,
        input_1_15_V_q0,
        input_1_15_V_we0,
        input_1_15_V_address1,
        input_1_15_V_ce1,
        input_1_15_V_d1,
        input_1_15_V_q1,
        input_1_15_V_we1,
        input_1_16_V_address0,
        input_1_16_V_ce0,
        input_1_16_V_d0,
        input_1_16_V_q0,
        input_1_16_V_we0,
        input_1_16_V_address1,
        input_1_16_V_ce1,
        input_1_16_V_d1,
        input_1_16_V_q1,
        input_1_16_V_we1,
        input_1_17_V_address0,
        input_1_17_V_ce0,
        input_1_17_V_d0,
        input_1_17_V_q0,
        input_1_17_V_we0,
        input_1_17_V_address1,
        input_1_17_V_ce1,
        input_1_17_V_d1,
        input_1_17_V_q1,
        input_1_17_V_we1,
        input_1_18_V_address0,
        input_1_18_V_ce0,
        input_1_18_V_d0,
        input_1_18_V_q0,
        input_1_18_V_we0,
        input_1_18_V_address1,
        input_1_18_V_ce1,
        input_1_18_V_d1,
        input_1_18_V_q1,
        input_1_18_V_we1,
        input_1_19_V_address0,
        input_1_19_V_ce0,
        input_1_19_V_d0,
        input_1_19_V_q0,
        input_1_19_V_we0,
        input_1_19_V_address1,
        input_1_19_V_ce1,
        input_1_19_V_d1,
        input_1_19_V_q1,
        input_1_19_V_we1,
        input_1_20_V_address0,
        input_1_20_V_ce0,
        input_1_20_V_d0,
        input_1_20_V_q0,
        input_1_20_V_we0,
        input_1_20_V_address1,
        input_1_20_V_ce1,
        input_1_20_V_d1,
        input_1_20_V_q1,
        input_1_20_V_we1,
        input_1_21_V_address0,
        input_1_21_V_ce0,
        input_1_21_V_d0,
        input_1_21_V_q0,
        input_1_21_V_we0,
        input_1_21_V_address1,
        input_1_21_V_ce1,
        input_1_21_V_d1,
        input_1_21_V_q1,
        input_1_21_V_we1,
        input_1_22_V_address0,
        input_1_22_V_ce0,
        input_1_22_V_d0,
        input_1_22_V_q0,
        input_1_22_V_we0,
        input_1_22_V_address1,
        input_1_22_V_ce1,
        input_1_22_V_d1,
        input_1_22_V_q1,
        input_1_22_V_we1,
        input_1_23_V_address0,
        input_1_23_V_ce0,
        input_1_23_V_d0,
        input_1_23_V_q0,
        input_1_23_V_we0,
        input_1_23_V_address1,
        input_1_23_V_ce1,
        input_1_23_V_d1,
        input_1_23_V_q1,
        input_1_23_V_we1,
        input_1_24_V_address0,
        input_1_24_V_ce0,
        input_1_24_V_d0,
        input_1_24_V_q0,
        input_1_24_V_we0,
        input_1_24_V_address1,
        input_1_24_V_ce1,
        input_1_24_V_d1,
        input_1_24_V_q1,
        input_1_24_V_we1,
        input_1_25_V_address0,
        input_1_25_V_ce0,
        input_1_25_V_d0,
        input_1_25_V_q0,
        input_1_25_V_we0,
        input_1_25_V_address1,
        input_1_25_V_ce1,
        input_1_25_V_d1,
        input_1_25_V_q1,
        input_1_25_V_we1,
        input_1_26_V_address0,
        input_1_26_V_ce0,
        input_1_26_V_d0,
        input_1_26_V_q0,
        input_1_26_V_we0,
        input_1_26_V_address1,
        input_1_26_V_ce1,
        input_1_26_V_d1,
        input_1_26_V_q1,
        input_1_26_V_we1,
        input_1_27_V_address0,
        input_1_27_V_ce0,
        input_1_27_V_d0,
        input_1_27_V_q0,
        input_1_27_V_we0,
        input_1_27_V_address1,
        input_1_27_V_ce1,
        input_1_27_V_d1,
        input_1_27_V_q1,
        input_1_27_V_we1,
        layer5_out_0_V,
        layer5_out_1_V,
        layer5_out_2_V,
        layer5_out_3_V,
        layer5_out_4_V,
        layer5_out_5_V,
        layer5_out_6_V,
        layer5_out_7_V,
        layer5_out_8_V,
        layer5_out_9_V,
        const_size_in_1,
        const_size_out_1,
        ap_clk,
        ap_rst,
        const_size_in_1_ap_vld,
        const_size_out_1_ap_vld,
        ap_start,
        ap_done,
        layer5_out_0_V_ap_vld,
        layer5_out_1_V_ap_vld,
        layer5_out_2_V_ap_vld,
        layer5_out_3_V_ap_vld,
        layer5_out_4_V_ap_vld,
        layer5_out_5_V_ap_vld,
        layer5_out_6_V_ap_vld,
        layer5_out_7_V_ap_vld,
        layer5_out_8_V_ap_vld,
        layer5_out_9_V_ap_vld,
        ap_ready,
        ap_idle
);


output  [4:0] input_1_0_V_address0;
output   input_1_0_V_ce0;
output  [15:0] input_1_0_V_d0;
input  [15:0] input_1_0_V_q0;
output   input_1_0_V_we0;
output  [4:0] input_1_0_V_address1;
output   input_1_0_V_ce1;
output  [15:0] input_1_0_V_d1;
input  [15:0] input_1_0_V_q1;
output   input_1_0_V_we1;
output  [4:0] input_1_1_V_address0;
output   input_1_1_V_ce0;
output  [15:0] input_1_1_V_d0;
input  [15:0] input_1_1_V_q0;
output   input_1_1_V_we0;
output  [4:0] input_1_1_V_address1;
output   input_1_1_V_ce1;
output  [15:0] input_1_1_V_d1;
input  [15:0] input_1_1_V_q1;
output   input_1_1_V_we1;
output  [4:0] input_1_2_V_address0;
output   input_1_2_V_ce0;
output  [15:0] input_1_2_V_d0;
input  [15:0] input_1_2_V_q0;
output   input_1_2_V_we0;
output  [4:0] input_1_2_V_address1;
output   input_1_2_V_ce1;
output  [15:0] input_1_2_V_d1;
input  [15:0] input_1_2_V_q1;
output   input_1_2_V_we1;
output  [4:0] input_1_3_V_address0;
output   input_1_3_V_ce0;
output  [15:0] input_1_3_V_d0;
input  [15:0] input_1_3_V_q0;
output   input_1_3_V_we0;
output  [4:0] input_1_3_V_address1;
output   input_1_3_V_ce1;
output  [15:0] input_1_3_V_d1;
input  [15:0] input_1_3_V_q1;
output   input_1_3_V_we1;
output  [4:0] input_1_4_V_address0;
output   input_1_4_V_ce0;
output  [15:0] input_1_4_V_d0;
input  [15:0] input_1_4_V_q0;
output   input_1_4_V_we0;
output  [4:0] input_1_4_V_address1;
output   input_1_4_V_ce1;
output  [15:0] input_1_4_V_d1;
input  [15:0] input_1_4_V_q1;
output   input_1_4_V_we1;
output  [4:0] input_1_5_V_address0;
output   input_1_5_V_ce0;
output  [15:0] input_1_5_V_d0;
input  [15:0] input_1_5_V_q0;
output   input_1_5_V_we0;
output  [4:0] input_1_5_V_address1;
output   input_1_5_V_ce1;
output  [15:0] input_1_5_V_d1;
input  [15:0] input_1_5_V_q1;
output   input_1_5_V_we1;
output  [4:0] input_1_6_V_address0;
output   input_1_6_V_ce0;
output  [15:0] input_1_6_V_d0;
input  [15:0] input_1_6_V_q0;
output   input_1_6_V_we0;
output  [4:0] input_1_6_V_address1;
output   input_1_6_V_ce1;
output  [15:0] input_1_6_V_d1;
input  [15:0] input_1_6_V_q1;
output   input_1_6_V_we1;
output  [4:0] input_1_7_V_address0;
output   input_1_7_V_ce0;
output  [15:0] input_1_7_V_d0;
input  [15:0] input_1_7_V_q0;
output   input_1_7_V_we0;
output  [4:0] input_1_7_V_address1;
output   input_1_7_V_ce1;
output  [15:0] input_1_7_V_d1;
input  [15:0] input_1_7_V_q1;
output   input_1_7_V_we1;
output  [4:0] input_1_8_V_address0;
output   input_1_8_V_ce0;
output  [15:0] input_1_8_V_d0;
input  [15:0] input_1_8_V_q0;
output   input_1_8_V_we0;
output  [4:0] input_1_8_V_address1;
output   input_1_8_V_ce1;
output  [15:0] input_1_8_V_d1;
input  [15:0] input_1_8_V_q1;
output   input_1_8_V_we1;
output  [4:0] input_1_9_V_address0;
output   input_1_9_V_ce0;
output  [15:0] input_1_9_V_d0;
input  [15:0] input_1_9_V_q0;
output   input_1_9_V_we0;
output  [4:0] input_1_9_V_address1;
output   input_1_9_V_ce1;
output  [15:0] input_1_9_V_d1;
input  [15:0] input_1_9_V_q1;
output   input_1_9_V_we1;
output  [4:0] input_1_10_V_address0;
output   input_1_10_V_ce0;
output  [15:0] input_1_10_V_d0;
input  [15:0] input_1_10_V_q0;
output   input_1_10_V_we0;
output  [4:0] input_1_10_V_address1;
output   input_1_10_V_ce1;
output  [15:0] input_1_10_V_d1;
input  [15:0] input_1_10_V_q1;
output   input_1_10_V_we1;
output  [4:0] input_1_11_V_address0;
output   input_1_11_V_ce0;
output  [15:0] input_1_11_V_d0;
input  [15:0] input_1_11_V_q0;
output   input_1_11_V_we0;
output  [4:0] input_1_11_V_address1;
output   input_1_11_V_ce1;
output  [15:0] input_1_11_V_d1;
input  [15:0] input_1_11_V_q1;
output   input_1_11_V_we1;
output  [4:0] input_1_12_V_address0;
output   input_1_12_V_ce0;
output  [15:0] input_1_12_V_d0;
input  [15:0] input_1_12_V_q0;
output   input_1_12_V_we0;
output  [4:0] input_1_12_V_address1;
output   input_1_12_V_ce1;
output  [15:0] input_1_12_V_d1;
input  [15:0] input_1_12_V_q1;
output   input_1_12_V_we1;
output  [4:0] input_1_13_V_address0;
output   input_1_13_V_ce0;
output  [15:0] input_1_13_V_d0;
input  [15:0] input_1_13_V_q0;
output   input_1_13_V_we0;
output  [4:0] input_1_13_V_address1;
output   input_1_13_V_ce1;
output  [15:0] input_1_13_V_d1;
input  [15:0] input_1_13_V_q1;
output   input_1_13_V_we1;
output  [4:0] input_1_14_V_address0;
output   input_1_14_V_ce0;
output  [15:0] input_1_14_V_d0;
input  [15:0] input_1_14_V_q0;
output   input_1_14_V_we0;
output  [4:0] input_1_14_V_address1;
output   input_1_14_V_ce1;
output  [15:0] input_1_14_V_d1;
input  [15:0] input_1_14_V_q1;
output   input_1_14_V_we1;
output  [4:0] input_1_15_V_address0;
output   input_1_15_V_ce0;
output  [15:0] input_1_15_V_d0;
input  [15:0] input_1_15_V_q0;
output   input_1_15_V_we0;
output  [4:0] input_1_15_V_address1;
output   input_1_15_V_ce1;
output  [15:0] input_1_15_V_d1;
input  [15:0] input_1_15_V_q1;
output   input_1_15_V_we1;
output  [4:0] input_1_16_V_address0;
output   input_1_16_V_ce0;
output  [15:0] input_1_16_V_d0;
input  [15:0] input_1_16_V_q0;
output   input_1_16_V_we0;
output  [4:0] input_1_16_V_address1;
output   input_1_16_V_ce1;
output  [15:0] input_1_16_V_d1;
input  [15:0] input_1_16_V_q1;
output   input_1_16_V_we1;
output  [4:0] input_1_17_V_address0;
output   input_1_17_V_ce0;
output  [15:0] input_1_17_V_d0;
input  [15:0] input_1_17_V_q0;
output   input_1_17_V_we0;
output  [4:0] input_1_17_V_address1;
output   input_1_17_V_ce1;
output  [15:0] input_1_17_V_d1;
input  [15:0] input_1_17_V_q1;
output   input_1_17_V_we1;
output  [4:0] input_1_18_V_address0;
output   input_1_18_V_ce0;
output  [15:0] input_1_18_V_d0;
input  [15:0] input_1_18_V_q0;
output   input_1_18_V_we0;
output  [4:0] input_1_18_V_address1;
output   input_1_18_V_ce1;
output  [15:0] input_1_18_V_d1;
input  [15:0] input_1_18_V_q1;
output   input_1_18_V_we1;
output  [4:0] input_1_19_V_address0;
output   input_1_19_V_ce0;
output  [15:0] input_1_19_V_d0;
input  [15:0] input_1_19_V_q0;
output   input_1_19_V_we0;
output  [4:0] input_1_19_V_address1;
output   input_1_19_V_ce1;
output  [15:0] input_1_19_V_d1;
input  [15:0] input_1_19_V_q1;
output   input_1_19_V_we1;
output  [4:0] input_1_20_V_address0;
output   input_1_20_V_ce0;
output  [15:0] input_1_20_V_d0;
input  [15:0] input_1_20_V_q0;
output   input_1_20_V_we0;
output  [4:0] input_1_20_V_address1;
output   input_1_20_V_ce1;
output  [15:0] input_1_20_V_d1;
input  [15:0] input_1_20_V_q1;
output   input_1_20_V_we1;
output  [4:0] input_1_21_V_address0;
output   input_1_21_V_ce0;
output  [15:0] input_1_21_V_d0;
input  [15:0] input_1_21_V_q0;
output   input_1_21_V_we0;
output  [4:0] input_1_21_V_address1;
output   input_1_21_V_ce1;
output  [15:0] input_1_21_V_d1;
input  [15:0] input_1_21_V_q1;
output   input_1_21_V_we1;
output  [4:0] input_1_22_V_address0;
output   input_1_22_V_ce0;
output  [15:0] input_1_22_V_d0;
input  [15:0] input_1_22_V_q0;
output   input_1_22_V_we0;
output  [4:0] input_1_22_V_address1;
output   input_1_22_V_ce1;
output  [15:0] input_1_22_V_d1;
input  [15:0] input_1_22_V_q1;
output   input_1_22_V_we1;
output  [4:0] input_1_23_V_address0;
output   input_1_23_V_ce0;
output  [15:0] input_1_23_V_d0;
input  [15:0] input_1_23_V_q0;
output   input_1_23_V_we0;
output  [4:0] input_1_23_V_address1;
output   input_1_23_V_ce1;
output  [15:0] input_1_23_V_d1;
input  [15:0] input_1_23_V_q1;
output   input_1_23_V_we1;
output  [4:0] input_1_24_V_address0;
output   input_1_24_V_ce0;
output  [15:0] input_1_24_V_d0;
input  [15:0] input_1_24_V_q0;
output   input_1_24_V_we0;
output  [4:0] input_1_24_V_address1;
output   input_1_24_V_ce1;
output  [15:0] input_1_24_V_d1;
input  [15:0] input_1_24_V_q1;
output   input_1_24_V_we1;
output  [4:0] input_1_25_V_address0;
output   input_1_25_V_ce0;
output  [15:0] input_1_25_V_d0;
input  [15:0] input_1_25_V_q0;
output   input_1_25_V_we0;
output  [4:0] input_1_25_V_address1;
output   input_1_25_V_ce1;
output  [15:0] input_1_25_V_d1;
input  [15:0] input_1_25_V_q1;
output   input_1_25_V_we1;
output  [4:0] input_1_26_V_address0;
output   input_1_26_V_ce0;
output  [15:0] input_1_26_V_d0;
input  [15:0] input_1_26_V_q0;
output   input_1_26_V_we0;
output  [4:0] input_1_26_V_address1;
output   input_1_26_V_ce1;
output  [15:0] input_1_26_V_d1;
input  [15:0] input_1_26_V_q1;
output   input_1_26_V_we1;
output  [4:0] input_1_27_V_address0;
output   input_1_27_V_ce0;
output  [15:0] input_1_27_V_d0;
input  [15:0] input_1_27_V_q0;
output   input_1_27_V_we0;
output  [4:0] input_1_27_V_address1;
output   input_1_27_V_ce1;
output  [15:0] input_1_27_V_d1;
input  [15:0] input_1_27_V_q1;
output   input_1_27_V_we1;
output  [15:0] layer5_out_0_V;
output  [15:0] layer5_out_1_V;
output  [15:0] layer5_out_2_V;
output  [15:0] layer5_out_3_V;
output  [15:0] layer5_out_4_V;
output  [15:0] layer5_out_5_V;
output  [15:0] layer5_out_6_V;
output  [15:0] layer5_out_7_V;
output  [15:0] layer5_out_8_V;
output  [15:0] layer5_out_9_V;
output  [15:0] const_size_in_1;
output  [15:0] const_size_out_1;
input   ap_clk;
input   ap_rst;
output   const_size_in_1_ap_vld;
output   const_size_out_1_ap_vld;
input   ap_start;
output   ap_done;
output   layer5_out_0_V_ap_vld;
output   layer5_out_1_V_ap_vld;
output   layer5_out_2_V_ap_vld;
output   layer5_out_3_V_ap_vld;
output   layer5_out_4_V_ap_vld;
output   layer5_out_5_V_ap_vld;
output   layer5_out_6_V_ap_vld;
output   layer5_out_7_V_ap_vld;
output   layer5_out_8_V_ap_vld;
output   layer5_out_9_V_ap_vld;
output   ap_ready;
output   ap_idle;

wire    Block_preheader139_U0_ap_start;
wire    Block_preheader139_U0_ap_done;
wire    Block_preheader139_U0_ap_continue;
wire    Block_preheader139_U0_ap_idle;
wire    Block_preheader139_U0_ap_ready;
wire   [15:0] Block_preheader139_U0_const_size_in_1;
wire    Block_preheader139_U0_const_size_in_1_ap_vld;
wire   [15:0] Block_preheader139_U0_const_size_out_1;
wire    Block_preheader139_U0_const_size_out_1_ap_vld;
wire    ap_sync_continue;
wire    Loop_LSTM_TS_proc234_U0_ap_start;
wire    Loop_LSTM_TS_proc234_U0_ap_done;
wire    Loop_LSTM_TS_proc234_U0_ap_continue;
wire    Loop_LSTM_TS_proc234_U0_ap_idle;
wire    Loop_LSTM_TS_proc234_U0_ap_ready;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_0_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_0_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_1_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_1_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_2_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_2_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_3_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_3_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_4_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_4_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_5_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_5_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_6_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_6_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_7_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_7_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_8_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_8_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_9_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_9_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_10_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_10_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_11_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_11_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_12_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_12_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_13_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_13_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_14_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_14_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_15_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_15_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_16_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_16_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_17_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_17_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_18_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_18_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_19_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_19_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_20_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_20_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_21_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_21_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_22_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_22_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_23_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_23_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_24_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_24_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_25_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_25_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_26_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_26_V_ce0;
wire   [4:0] Loop_LSTM_TS_proc234_U0_input_1_27_V_address0;
wire    Loop_LSTM_TS_proc234_U0_input_1_27_V_ce0;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_0;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_1;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_2;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_3;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_4;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_5;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_6;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_7;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_8;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_9;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_10;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_11;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_12;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_13;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_14;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_15;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_16;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_17;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_18;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_19;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_20;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_21;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_22;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_23;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_24;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_25;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_26;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_27;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_28;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_29;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_30;
wire   [15:0] Loop_LSTM_TS_proc234_U0_ap_return_31;
wire    ap_channel_done_h_pre_V_0_0_loc_chan;
wire    h_pre_V_0_0_loc_chan_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_0_0_loc_chan;
wire    ap_sync_channel_write_h_pre_V_0_0_loc_chan;
wire    ap_channel_done_h_pre_V_1_0_loc_chan;
wire    h_pre_V_1_0_loc_chan_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_1_0_loc_chan;
wire    ap_sync_channel_write_h_pre_V_1_0_loc_chan;
wire    ap_channel_done_h_pre_V_2_0_loc_chan;
wire    h_pre_V_2_0_loc_chan_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_2_0_loc_chan;
wire    ap_sync_channel_write_h_pre_V_2_0_loc_chan;
wire    ap_channel_done_h_pre_V_3_0_loc_chan;
wire    h_pre_V_3_0_loc_chan_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_3_0_loc_chan;
wire    ap_sync_channel_write_h_pre_V_3_0_loc_chan;
wire    ap_channel_done_h_pre_V_4_0_loc_chan;
wire    h_pre_V_4_0_loc_chan_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_4_0_loc_chan;
wire    ap_sync_channel_write_h_pre_V_4_0_loc_chan;
wire    ap_channel_done_h_pre_V_5_0_loc_chan;
wire    h_pre_V_5_0_loc_chan_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_5_0_loc_chan;
wire    ap_sync_channel_write_h_pre_V_5_0_loc_chan;
wire    ap_channel_done_h_pre_V_6_0_loc_chan;
wire    h_pre_V_6_0_loc_chan_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_6_0_loc_chan;
wire    ap_sync_channel_write_h_pre_V_6_0_loc_chan;
wire    ap_channel_done_h_pre_V_7_0_loc_chan;
wire    h_pre_V_7_0_loc_chan_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_7_0_loc_chan;
wire    ap_sync_channel_write_h_pre_V_7_0_loc_chan;
wire    ap_channel_done_h_pre_V_8_0_loc_chan;
wire    h_pre_V_8_0_loc_chan_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_8_0_loc_chan;
wire    ap_sync_channel_write_h_pre_V_8_0_loc_chan;
wire    ap_channel_done_h_pre_V_9_0_loc_chan;
wire    h_pre_V_9_0_loc_chan_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_9_0_loc_chan;
wire    ap_sync_channel_write_h_pre_V_9_0_loc_chan;
wire    ap_channel_done_h_pre_V_10_0_loc_cha;
wire    h_pre_V_10_0_loc_cha_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_10_0_loc_cha;
wire    ap_sync_channel_write_h_pre_V_10_0_loc_cha;
wire    ap_channel_done_h_pre_V_11_0_loc_cha;
wire    h_pre_V_11_0_loc_cha_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_11_0_loc_cha;
wire    ap_sync_channel_write_h_pre_V_11_0_loc_cha;
wire    ap_channel_done_h_pre_V_12_0_loc_cha;
wire    h_pre_V_12_0_loc_cha_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_12_0_loc_cha;
wire    ap_sync_channel_write_h_pre_V_12_0_loc_cha;
wire    ap_channel_done_h_pre_V_13_0_loc_cha;
wire    h_pre_V_13_0_loc_cha_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_13_0_loc_cha;
wire    ap_sync_channel_write_h_pre_V_13_0_loc_cha;
wire    ap_channel_done_h_pre_V_14_0_loc_cha;
wire    h_pre_V_14_0_loc_cha_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_14_0_loc_cha;
wire    ap_sync_channel_write_h_pre_V_14_0_loc_cha;
wire    ap_channel_done_h_pre_V_15_0_loc_cha;
wire    h_pre_V_15_0_loc_cha_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_15_0_loc_cha;
wire    ap_sync_channel_write_h_pre_V_15_0_loc_cha;
wire    ap_channel_done_h_pre_V_16_0_loc_cha;
wire    h_pre_V_16_0_loc_cha_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_16_0_loc_cha;
wire    ap_sync_channel_write_h_pre_V_16_0_loc_cha;
wire    ap_channel_done_h_pre_V_17_0_loc_cha;
wire    h_pre_V_17_0_loc_cha_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_17_0_loc_cha;
wire    ap_sync_channel_write_h_pre_V_17_0_loc_cha;
wire    ap_channel_done_h_pre_V_18_0_loc_cha;
wire    h_pre_V_18_0_loc_cha_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_18_0_loc_cha;
wire    ap_sync_channel_write_h_pre_V_18_0_loc_cha;
wire    ap_channel_done_h_pre_V_19_0_loc_cha;
wire    h_pre_V_19_0_loc_cha_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_19_0_loc_cha;
wire    ap_sync_channel_write_h_pre_V_19_0_loc_cha;
wire    ap_channel_done_h_pre_V_20_0_loc_cha;
wire    h_pre_V_20_0_loc_cha_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_20_0_loc_cha;
wire    ap_sync_channel_write_h_pre_V_20_0_loc_cha;
wire    ap_channel_done_h_pre_V_21_0_loc_cha;
wire    h_pre_V_21_0_loc_cha_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_21_0_loc_cha;
wire    ap_sync_channel_write_h_pre_V_21_0_loc_cha;
wire    ap_channel_done_h_pre_V_22_0_loc_cha;
wire    h_pre_V_22_0_loc_cha_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_22_0_loc_cha;
wire    ap_sync_channel_write_h_pre_V_22_0_loc_cha;
wire    ap_channel_done_h_pre_V_23_0_loc_cha;
wire    h_pre_V_23_0_loc_cha_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_23_0_loc_cha;
wire    ap_sync_channel_write_h_pre_V_23_0_loc_cha;
wire    ap_channel_done_h_pre_V_24_0_loc_cha;
wire    h_pre_V_24_0_loc_cha_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_24_0_loc_cha;
wire    ap_sync_channel_write_h_pre_V_24_0_loc_cha;
wire    ap_channel_done_h_pre_V_25_0_loc_cha;
wire    h_pre_V_25_0_loc_cha_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_25_0_loc_cha;
wire    ap_sync_channel_write_h_pre_V_25_0_loc_cha;
wire    ap_channel_done_h_pre_V_26_0_loc_cha;
wire    h_pre_V_26_0_loc_cha_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_26_0_loc_cha;
wire    ap_sync_channel_write_h_pre_V_26_0_loc_cha;
wire    ap_channel_done_h_pre_V_27_0_loc_cha;
wire    h_pre_V_27_0_loc_cha_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_27_0_loc_cha;
wire    ap_sync_channel_write_h_pre_V_27_0_loc_cha;
wire    ap_channel_done_h_pre_V_28_0_loc_cha;
wire    h_pre_V_28_0_loc_cha_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_28_0_loc_cha;
wire    ap_sync_channel_write_h_pre_V_28_0_loc_cha;
wire    ap_channel_done_h_pre_V_29_0_loc_cha;
wire    h_pre_V_29_0_loc_cha_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_29_0_loc_cha;
wire    ap_sync_channel_write_h_pre_V_29_0_loc_cha;
wire    ap_channel_done_h_pre_V_30_0_loc_cha;
wire    h_pre_V_30_0_loc_cha_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_30_0_loc_cha;
wire    ap_sync_channel_write_h_pre_V_30_0_loc_cha;
wire    ap_channel_done_h_pre_V_31_0_loc_cha;
wire    h_pre_V_31_0_loc_cha_full_n;
reg    ap_sync_reg_channel_write_h_pre_V_31_0_loc_cha;
wire    ap_sync_channel_write_h_pre_V_31_0_loc_cha;
wire    Block_preheader_i_0_U0_ap_start;
wire    Block_preheader_i_0_U0_ap_done;
wire    Block_preheader_i_0_U0_ap_continue;
wire    Block_preheader_i_0_U0_ap_idle;
wire    Block_preheader_i_0_U0_ap_ready;
wire   [15:0] Block_preheader_i_0_U0_ap_return_0;
wire   [15:0] Block_preheader_i_0_U0_ap_return_1;
wire   [15:0] Block_preheader_i_0_U0_ap_return_2;
wire   [15:0] Block_preheader_i_0_U0_ap_return_3;
wire   [15:0] Block_preheader_i_0_U0_ap_return_4;
wire   [15:0] Block_preheader_i_0_U0_ap_return_5;
wire   [15:0] Block_preheader_i_0_U0_ap_return_6;
wire   [15:0] Block_preheader_i_0_U0_ap_return_7;
wire   [15:0] Block_preheader_i_0_U0_ap_return_8;
wire   [15:0] Block_preheader_i_0_U0_ap_return_9;
wire   [15:0] Block_preheader_i_0_U0_ap_return_10;
wire   [15:0] Block_preheader_i_0_U0_ap_return_11;
wire   [15:0] Block_preheader_i_0_U0_ap_return_12;
wire   [15:0] Block_preheader_i_0_U0_ap_return_13;
wire   [15:0] Block_preheader_i_0_U0_ap_return_14;
wire   [15:0] Block_preheader_i_0_U0_ap_return_15;
wire   [15:0] Block_preheader_i_0_U0_ap_return_16;
wire   [15:0] Block_preheader_i_0_U0_ap_return_17;
wire   [15:0] Block_preheader_i_0_U0_ap_return_18;
wire   [15:0] Block_preheader_i_0_U0_ap_return_19;
wire   [15:0] Block_preheader_i_0_U0_ap_return_20;
wire   [15:0] Block_preheader_i_0_U0_ap_return_21;
wire   [15:0] Block_preheader_i_0_U0_ap_return_22;
wire   [15:0] Block_preheader_i_0_U0_ap_return_23;
wire   [15:0] Block_preheader_i_0_U0_ap_return_24;
wire   [15:0] Block_preheader_i_0_U0_ap_return_25;
wire   [15:0] Block_preheader_i_0_U0_ap_return_26;
wire   [15:0] Block_preheader_i_0_U0_ap_return_27;
wire   [15:0] Block_preheader_i_0_U0_ap_return_28;
wire   [15:0] Block_preheader_i_0_U0_ap_return_29;
wire   [15:0] Block_preheader_i_0_U0_ap_return_30;
wire   [15:0] Block_preheader_i_0_U0_ap_return_31;
wire    ap_channel_done_layer2_out_31_V;
wire    layer2_out_31_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_31_V;
wire    ap_sync_channel_write_layer2_out_31_V;
wire    ap_channel_done_layer2_out_30_V;
wire    layer2_out_30_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_30_V;
wire    ap_sync_channel_write_layer2_out_30_V;
wire    ap_channel_done_layer2_out_29_V;
wire    layer2_out_29_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_29_V;
wire    ap_sync_channel_write_layer2_out_29_V;
wire    ap_channel_done_layer2_out_28_V;
wire    layer2_out_28_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_28_V;
wire    ap_sync_channel_write_layer2_out_28_V;
wire    ap_channel_done_layer2_out_27_V;
wire    layer2_out_27_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_27_V;
wire    ap_sync_channel_write_layer2_out_27_V;
wire    ap_channel_done_layer2_out_26_V;
wire    layer2_out_26_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_26_V;
wire    ap_sync_channel_write_layer2_out_26_V;
wire    ap_channel_done_layer2_out_25_V;
wire    layer2_out_25_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_25_V;
wire    ap_sync_channel_write_layer2_out_25_V;
wire    ap_channel_done_layer2_out_24_V;
wire    layer2_out_24_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_24_V;
wire    ap_sync_channel_write_layer2_out_24_V;
wire    ap_channel_done_layer2_out_23_V;
wire    layer2_out_23_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_23_V;
wire    ap_sync_channel_write_layer2_out_23_V;
wire    ap_channel_done_layer2_out_22_V;
wire    layer2_out_22_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_22_V;
wire    ap_sync_channel_write_layer2_out_22_V;
wire    ap_channel_done_layer2_out_21_V;
wire    layer2_out_21_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_21_V;
wire    ap_sync_channel_write_layer2_out_21_V;
wire    ap_channel_done_layer2_out_20_V;
wire    layer2_out_20_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_20_V;
wire    ap_sync_channel_write_layer2_out_20_V;
wire    ap_channel_done_layer2_out_19_V;
wire    layer2_out_19_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_19_V;
wire    ap_sync_channel_write_layer2_out_19_V;
wire    ap_channel_done_layer2_out_18_V;
wire    layer2_out_18_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_18_V;
wire    ap_sync_channel_write_layer2_out_18_V;
wire    ap_channel_done_layer2_out_17_V;
wire    layer2_out_17_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_17_V;
wire    ap_sync_channel_write_layer2_out_17_V;
wire    ap_channel_done_layer2_out_16_V;
wire    layer2_out_16_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_16_V;
wire    ap_sync_channel_write_layer2_out_16_V;
wire    ap_channel_done_layer2_out_15_V;
wire    layer2_out_15_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_15_V;
wire    ap_sync_channel_write_layer2_out_15_V;
wire    ap_channel_done_layer2_out_14_V;
wire    layer2_out_14_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_14_V;
wire    ap_sync_channel_write_layer2_out_14_V;
wire    ap_channel_done_layer2_out_13_V;
wire    layer2_out_13_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_13_V;
wire    ap_sync_channel_write_layer2_out_13_V;
wire    ap_channel_done_layer2_out_12_V;
wire    layer2_out_12_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_12_V;
wire    ap_sync_channel_write_layer2_out_12_V;
wire    ap_channel_done_layer2_out_11_V;
wire    layer2_out_11_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_11_V;
wire    ap_sync_channel_write_layer2_out_11_V;
wire    ap_channel_done_layer2_out_10_V;
wire    layer2_out_10_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_10_V;
wire    ap_sync_channel_write_layer2_out_10_V;
wire    ap_channel_done_layer2_out_9_V;
wire    layer2_out_9_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_9_V;
wire    ap_sync_channel_write_layer2_out_9_V;
wire    ap_channel_done_layer2_out_8_V;
wire    layer2_out_8_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_8_V;
wire    ap_sync_channel_write_layer2_out_8_V;
wire    ap_channel_done_layer2_out_7_V;
wire    layer2_out_7_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_7_V;
wire    ap_sync_channel_write_layer2_out_7_V;
wire    ap_channel_done_layer2_out_6_V;
wire    layer2_out_6_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_6_V;
wire    ap_sync_channel_write_layer2_out_6_V;
wire    ap_channel_done_layer2_out_5_V;
wire    layer2_out_5_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_5_V;
wire    ap_sync_channel_write_layer2_out_5_V;
wire    ap_channel_done_layer2_out_4_V;
wire    layer2_out_4_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_4_V;
wire    ap_sync_channel_write_layer2_out_4_V;
wire    ap_channel_done_layer2_out_3_V;
wire    layer2_out_3_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_3_V;
wire    ap_sync_channel_write_layer2_out_3_V;
wire    ap_channel_done_layer2_out_2_V;
wire    layer2_out_2_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_2_V;
wire    ap_sync_channel_write_layer2_out_2_V;
wire    ap_channel_done_layer2_out_1_V;
wire    layer2_out_1_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_1_V;
wire    ap_sync_channel_write_layer2_out_1_V;
wire    ap_channel_done_layer2_out_0_V;
wire    layer2_out_0_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_0_V;
wire    ap_sync_channel_write_layer2_out_0_V;
wire    dense_simple_0_0_1_U0_ap_start;
wire    dense_simple_0_0_1_U0_ap_done;
wire    dense_simple_0_0_1_U0_ap_continue;
wire    dense_simple_0_0_1_U0_ap_idle;
wire    dense_simple_0_0_1_U0_ap_ready;
wire   [15:0] dense_simple_0_0_1_U0_ap_return_0;
wire   [15:0] dense_simple_0_0_1_U0_ap_return_1;
wire   [15:0] dense_simple_0_0_1_U0_ap_return_2;
wire   [15:0] dense_simple_0_0_1_U0_ap_return_3;
wire   [15:0] dense_simple_0_0_1_U0_ap_return_4;
wire   [15:0] dense_simple_0_0_1_U0_ap_return_5;
wire   [15:0] dense_simple_0_0_1_U0_ap_return_6;
wire   [15:0] dense_simple_0_0_1_U0_ap_return_7;
wire   [15:0] dense_simple_0_0_1_U0_ap_return_8;
wire   [15:0] dense_simple_0_0_1_U0_ap_return_9;
wire    ap_channel_done_layer3_out_9_V;
wire    layer3_out_9_V_full_n;
reg    ap_sync_reg_channel_write_layer3_out_9_V;
wire    ap_sync_channel_write_layer3_out_9_V;
wire    ap_channel_done_layer3_out_8_V;
wire    layer3_out_8_V_full_n;
reg    ap_sync_reg_channel_write_layer3_out_8_V;
wire    ap_sync_channel_write_layer3_out_8_V;
wire    ap_channel_done_layer3_out_7_V;
wire    layer3_out_7_V_full_n;
reg    ap_sync_reg_channel_write_layer3_out_7_V;
wire    ap_sync_channel_write_layer3_out_7_V;
wire    ap_channel_done_layer3_out_6_V;
wire    layer3_out_6_V_full_n;
reg    ap_sync_reg_channel_write_layer3_out_6_V;
wire    ap_sync_channel_write_layer3_out_6_V;
wire    ap_channel_done_layer3_out_5_V;
wire    layer3_out_5_V_full_n;
reg    ap_sync_reg_channel_write_layer3_out_5_V;
wire    ap_sync_channel_write_layer3_out_5_V;
wire    ap_channel_done_layer3_out_4_V;
wire    layer3_out_4_V_full_n;
reg    ap_sync_reg_channel_write_layer3_out_4_V;
wire    ap_sync_channel_write_layer3_out_4_V;
wire    ap_channel_done_layer3_out_3_V;
wire    layer3_out_3_V_full_n;
reg    ap_sync_reg_channel_write_layer3_out_3_V;
wire    ap_sync_channel_write_layer3_out_3_V;
wire    ap_channel_done_layer3_out_2_V;
wire    layer3_out_2_V_full_n;
reg    ap_sync_reg_channel_write_layer3_out_2_V;
wire    ap_sync_channel_write_layer3_out_2_V;
wire    ap_channel_done_layer3_out_1_V;
wire    layer3_out_1_V_full_n;
reg    ap_sync_reg_channel_write_layer3_out_1_V;
wire    ap_sync_channel_write_layer3_out_1_V;
wire    ap_channel_done_layer3_out_0_V;
wire    layer3_out_0_V_full_n;
reg    ap_sync_reg_channel_write_layer3_out_0_V;
wire    ap_sync_channel_write_layer3_out_0_V;
wire    softmax_U0_ap_start;
wire    softmax_U0_ap_done;
wire    softmax_U0_ap_continue;
wire    softmax_U0_ap_idle;
wire    softmax_U0_ap_ready;
wire   [15:0] softmax_U0_res_0_V;
wire    softmax_U0_res_0_V_ap_vld;
wire   [15:0] softmax_U0_res_1_V;
wire    softmax_U0_res_1_V_ap_vld;
wire   [15:0] softmax_U0_res_2_V;
wire    softmax_U0_res_2_V_ap_vld;
wire   [15:0] softmax_U0_res_3_V;
wire    softmax_U0_res_3_V_ap_vld;
wire   [15:0] softmax_U0_res_4_V;
wire    softmax_U0_res_4_V_ap_vld;
wire   [15:0] softmax_U0_res_5_V;
wire    softmax_U0_res_5_V_ap_vld;
wire   [15:0] softmax_U0_res_6_V;
wire    softmax_U0_res_6_V_ap_vld;
wire   [15:0] softmax_U0_res_7_V;
wire    softmax_U0_res_7_V_ap_vld;
wire   [15:0] softmax_U0_res_8_V;
wire    softmax_U0_res_8_V_ap_vld;
wire   [15:0] softmax_U0_res_9_V;
wire    softmax_U0_res_9_V_ap_vld;
wire   [15:0] h_pre_V_31_0_loc_cha_dout;
wire    h_pre_V_31_0_loc_cha_empty_n;
wire   [15:0] h_pre_V_30_0_loc_cha_dout;
wire    h_pre_V_30_0_loc_cha_empty_n;
wire   [15:0] h_pre_V_29_0_loc_cha_dout;
wire    h_pre_V_29_0_loc_cha_empty_n;
wire   [15:0] h_pre_V_28_0_loc_cha_dout;
wire    h_pre_V_28_0_loc_cha_empty_n;
wire   [15:0] h_pre_V_27_0_loc_cha_dout;
wire    h_pre_V_27_0_loc_cha_empty_n;
wire   [15:0] h_pre_V_26_0_loc_cha_dout;
wire    h_pre_V_26_0_loc_cha_empty_n;
wire   [15:0] h_pre_V_25_0_loc_cha_dout;
wire    h_pre_V_25_0_loc_cha_empty_n;
wire   [15:0] h_pre_V_24_0_loc_cha_dout;
wire    h_pre_V_24_0_loc_cha_empty_n;
wire   [15:0] h_pre_V_23_0_loc_cha_dout;
wire    h_pre_V_23_0_loc_cha_empty_n;
wire   [15:0] h_pre_V_22_0_loc_cha_dout;
wire    h_pre_V_22_0_loc_cha_empty_n;
wire   [15:0] h_pre_V_21_0_loc_cha_dout;
wire    h_pre_V_21_0_loc_cha_empty_n;
wire   [15:0] h_pre_V_20_0_loc_cha_dout;
wire    h_pre_V_20_0_loc_cha_empty_n;
wire   [15:0] h_pre_V_19_0_loc_cha_dout;
wire    h_pre_V_19_0_loc_cha_empty_n;
wire   [15:0] h_pre_V_18_0_loc_cha_dout;
wire    h_pre_V_18_0_loc_cha_empty_n;
wire   [15:0] h_pre_V_17_0_loc_cha_dout;
wire    h_pre_V_17_0_loc_cha_empty_n;
wire   [15:0] h_pre_V_16_0_loc_cha_dout;
wire    h_pre_V_16_0_loc_cha_empty_n;
wire   [15:0] h_pre_V_15_0_loc_cha_dout;
wire    h_pre_V_15_0_loc_cha_empty_n;
wire   [15:0] h_pre_V_14_0_loc_cha_dout;
wire    h_pre_V_14_0_loc_cha_empty_n;
wire   [15:0] h_pre_V_13_0_loc_cha_dout;
wire    h_pre_V_13_0_loc_cha_empty_n;
wire   [15:0] h_pre_V_12_0_loc_cha_dout;
wire    h_pre_V_12_0_loc_cha_empty_n;
wire   [15:0] h_pre_V_11_0_loc_cha_dout;
wire    h_pre_V_11_0_loc_cha_empty_n;
wire   [15:0] h_pre_V_10_0_loc_cha_dout;
wire    h_pre_V_10_0_loc_cha_empty_n;
wire   [15:0] h_pre_V_9_0_loc_chan_dout;
wire    h_pre_V_9_0_loc_chan_empty_n;
wire   [15:0] h_pre_V_8_0_loc_chan_dout;
wire    h_pre_V_8_0_loc_chan_empty_n;
wire   [15:0] h_pre_V_7_0_loc_chan_dout;
wire    h_pre_V_7_0_loc_chan_empty_n;
wire   [15:0] h_pre_V_6_0_loc_chan_dout;
wire    h_pre_V_6_0_loc_chan_empty_n;
wire   [15:0] h_pre_V_5_0_loc_chan_dout;
wire    h_pre_V_5_0_loc_chan_empty_n;
wire   [15:0] h_pre_V_4_0_loc_chan_dout;
wire    h_pre_V_4_0_loc_chan_empty_n;
wire   [15:0] h_pre_V_3_0_loc_chan_dout;
wire    h_pre_V_3_0_loc_chan_empty_n;
wire   [15:0] h_pre_V_2_0_loc_chan_dout;
wire    h_pre_V_2_0_loc_chan_empty_n;
wire   [15:0] h_pre_V_1_0_loc_chan_dout;
wire    h_pre_V_1_0_loc_chan_empty_n;
wire   [15:0] h_pre_V_0_0_loc_chan_dout;
wire    h_pre_V_0_0_loc_chan_empty_n;
wire   [15:0] layer2_out_0_V_dout;
wire    layer2_out_0_V_empty_n;
wire   [15:0] layer2_out_1_V_dout;
wire    layer2_out_1_V_empty_n;
wire   [15:0] layer2_out_2_V_dout;
wire    layer2_out_2_V_empty_n;
wire   [15:0] layer2_out_3_V_dout;
wire    layer2_out_3_V_empty_n;
wire   [15:0] layer2_out_4_V_dout;
wire    layer2_out_4_V_empty_n;
wire   [15:0] layer2_out_5_V_dout;
wire    layer2_out_5_V_empty_n;
wire   [15:0] layer2_out_6_V_dout;
wire    layer2_out_6_V_empty_n;
wire   [15:0] layer2_out_7_V_dout;
wire    layer2_out_7_V_empty_n;
wire   [15:0] layer2_out_8_V_dout;
wire    layer2_out_8_V_empty_n;
wire   [15:0] layer2_out_9_V_dout;
wire    layer2_out_9_V_empty_n;
wire   [15:0] layer2_out_10_V_dout;
wire    layer2_out_10_V_empty_n;
wire   [15:0] layer2_out_11_V_dout;
wire    layer2_out_11_V_empty_n;
wire   [15:0] layer2_out_12_V_dout;
wire    layer2_out_12_V_empty_n;
wire   [15:0] layer2_out_13_V_dout;
wire    layer2_out_13_V_empty_n;
wire   [15:0] layer2_out_14_V_dout;
wire    layer2_out_14_V_empty_n;
wire   [15:0] layer2_out_15_V_dout;
wire    layer2_out_15_V_empty_n;
wire   [15:0] layer2_out_16_V_dout;
wire    layer2_out_16_V_empty_n;
wire   [15:0] layer2_out_17_V_dout;
wire    layer2_out_17_V_empty_n;
wire   [15:0] layer2_out_18_V_dout;
wire    layer2_out_18_V_empty_n;
wire   [15:0] layer2_out_19_V_dout;
wire    layer2_out_19_V_empty_n;
wire   [15:0] layer2_out_20_V_dout;
wire    layer2_out_20_V_empty_n;
wire   [15:0] layer2_out_21_V_dout;
wire    layer2_out_21_V_empty_n;
wire   [15:0] layer2_out_22_V_dout;
wire    layer2_out_22_V_empty_n;
wire   [15:0] layer2_out_23_V_dout;
wire    layer2_out_23_V_empty_n;
wire   [15:0] layer2_out_24_V_dout;
wire    layer2_out_24_V_empty_n;
wire   [15:0] layer2_out_25_V_dout;
wire    layer2_out_25_V_empty_n;
wire   [15:0] layer2_out_26_V_dout;
wire    layer2_out_26_V_empty_n;
wire   [15:0] layer2_out_27_V_dout;
wire    layer2_out_27_V_empty_n;
wire   [15:0] layer2_out_28_V_dout;
wire    layer2_out_28_V_empty_n;
wire   [15:0] layer2_out_29_V_dout;
wire    layer2_out_29_V_empty_n;
wire   [15:0] layer2_out_30_V_dout;
wire    layer2_out_30_V_empty_n;
wire   [15:0] layer2_out_31_V_dout;
wire    layer2_out_31_V_empty_n;
wire   [15:0] layer3_out_0_V_dout;
wire    layer3_out_0_V_empty_n;
wire   [15:0] layer3_out_1_V_dout;
wire    layer3_out_1_V_empty_n;
wire   [15:0] layer3_out_2_V_dout;
wire    layer3_out_2_V_empty_n;
wire   [15:0] layer3_out_3_V_dout;
wire    layer3_out_3_V_empty_n;
wire   [15:0] layer3_out_4_V_dout;
wire    layer3_out_4_V_empty_n;
wire   [15:0] layer3_out_5_V_dout;
wire    layer3_out_5_V_empty_n;
wire   [15:0] layer3_out_6_V_dout;
wire    layer3_out_6_V_empty_n;
wire   [15:0] layer3_out_7_V_dout;
wire    layer3_out_7_V_empty_n;
wire   [15:0] layer3_out_8_V_dout;
wire    layer3_out_8_V_empty_n;
wire   [15:0] layer3_out_9_V_dout;
wire    layer3_out_9_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_Block_preheader139_U0_ap_ready;
wire    ap_sync_Block_preheader139_U0_ap_ready;
reg   [1:0] Block_preheader139_U0_ap_ready_count;
reg    ap_sync_reg_Loop_LSTM_TS_proc234_U0_ap_ready;
wire    ap_sync_Loop_LSTM_TS_proc234_U0_ap_ready;
reg   [1:0] Loop_LSTM_TS_proc234_U0_ap_ready_count;
wire    Block_preheader139_U0_start_full_n;
wire    Block_preheader139_U0_start_write;
wire    Loop_LSTM_TS_proc234_U0_start_full_n;
wire    Loop_LSTM_TS_proc234_U0_start_write;
wire    Block_preheader_i_0_U0_start_full_n;
wire    Block_preheader_i_0_U0_start_write;
wire    dense_simple_0_0_1_U0_start_full_n;
wire    dense_simple_0_0_1_U0_start_write;
wire    softmax_U0_start_full_n;
wire    softmax_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_h_pre_V_0_0_loc_chan = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_1_0_loc_chan = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_2_0_loc_chan = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_3_0_loc_chan = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_4_0_loc_chan = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_5_0_loc_chan = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_6_0_loc_chan = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_7_0_loc_chan = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_8_0_loc_chan = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_9_0_loc_chan = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_10_0_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_11_0_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_12_0_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_13_0_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_14_0_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_15_0_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_16_0_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_17_0_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_18_0_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_19_0_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_20_0_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_21_0_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_22_0_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_23_0_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_24_0_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_25_0_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_26_0_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_27_0_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_28_0_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_29_0_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_30_0_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_h_pre_V_31_0_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_31_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_30_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_29_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_28_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_27_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_26_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_25_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_24_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_23_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_22_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_21_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_20_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_19_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_18_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_17_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_16_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_15_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_14_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_13_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_12_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_11_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_10_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_9_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_8_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_7_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_6_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_5_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_4_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_3_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_2_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_1_V = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_0_V = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_9_V = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_8_V = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_7_V = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_6_V = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_5_V = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_4_V = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_3_V = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_2_V = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_1_V = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_0_V = 1'b0;
#0 ap_sync_reg_Block_preheader139_U0_ap_ready = 1'b0;
#0 Block_preheader139_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_Loop_LSTM_TS_proc234_U0_ap_ready = 1'b0;
#0 Loop_LSTM_TS_proc234_U0_ap_ready_count = 2'd0;
end

Block_preheader139_s Block_preheader139_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Block_preheader139_U0_ap_start),
    .ap_done(Block_preheader139_U0_ap_done),
    .ap_continue(Block_preheader139_U0_ap_continue),
    .ap_idle(Block_preheader139_U0_ap_idle),
    .ap_ready(Block_preheader139_U0_ap_ready),
    .const_size_in_1(Block_preheader139_U0_const_size_in_1),
    .const_size_in_1_ap_vld(Block_preheader139_U0_const_size_in_1_ap_vld),
    .const_size_out_1(Block_preheader139_U0_const_size_out_1),
    .const_size_out_1_ap_vld(Block_preheader139_U0_const_size_out_1_ap_vld)
);

Loop_LSTM_TS_proc234 Loop_LSTM_TS_proc234_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Loop_LSTM_TS_proc234_U0_ap_start),
    .ap_done(Loop_LSTM_TS_proc234_U0_ap_done),
    .ap_continue(Loop_LSTM_TS_proc234_U0_ap_continue),
    .ap_idle(Loop_LSTM_TS_proc234_U0_ap_idle),
    .ap_ready(Loop_LSTM_TS_proc234_U0_ap_ready),
    .input_1_0_V_address0(Loop_LSTM_TS_proc234_U0_input_1_0_V_address0),
    .input_1_0_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_0_V_ce0),
    .input_1_0_V_q0(input_1_0_V_q0),
    .input_1_1_V_address0(Loop_LSTM_TS_proc234_U0_input_1_1_V_address0),
    .input_1_1_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_1_V_ce0),
    .input_1_1_V_q0(input_1_1_V_q0),
    .input_1_2_V_address0(Loop_LSTM_TS_proc234_U0_input_1_2_V_address0),
    .input_1_2_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_2_V_ce0),
    .input_1_2_V_q0(input_1_2_V_q0),
    .input_1_3_V_address0(Loop_LSTM_TS_proc234_U0_input_1_3_V_address0),
    .input_1_3_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_3_V_ce0),
    .input_1_3_V_q0(input_1_3_V_q0),
    .input_1_4_V_address0(Loop_LSTM_TS_proc234_U0_input_1_4_V_address0),
    .input_1_4_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_4_V_ce0),
    .input_1_4_V_q0(input_1_4_V_q0),
    .input_1_5_V_address0(Loop_LSTM_TS_proc234_U0_input_1_5_V_address0),
    .input_1_5_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_5_V_ce0),
    .input_1_5_V_q0(input_1_5_V_q0),
    .input_1_6_V_address0(Loop_LSTM_TS_proc234_U0_input_1_6_V_address0),
    .input_1_6_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_6_V_ce0),
    .input_1_6_V_q0(input_1_6_V_q0),
    .input_1_7_V_address0(Loop_LSTM_TS_proc234_U0_input_1_7_V_address0),
    .input_1_7_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_7_V_ce0),
    .input_1_7_V_q0(input_1_7_V_q0),
    .input_1_8_V_address0(Loop_LSTM_TS_proc234_U0_input_1_8_V_address0),
    .input_1_8_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_8_V_ce0),
    .input_1_8_V_q0(input_1_8_V_q0),
    .input_1_9_V_address0(Loop_LSTM_TS_proc234_U0_input_1_9_V_address0),
    .input_1_9_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_9_V_ce0),
    .input_1_9_V_q0(input_1_9_V_q0),
    .input_1_10_V_address0(Loop_LSTM_TS_proc234_U0_input_1_10_V_address0),
    .input_1_10_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_10_V_ce0),
    .input_1_10_V_q0(input_1_10_V_q0),
    .input_1_11_V_address0(Loop_LSTM_TS_proc234_U0_input_1_11_V_address0),
    .input_1_11_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_11_V_ce0),
    .input_1_11_V_q0(input_1_11_V_q0),
    .input_1_12_V_address0(Loop_LSTM_TS_proc234_U0_input_1_12_V_address0),
    .input_1_12_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_12_V_ce0),
    .input_1_12_V_q0(input_1_12_V_q0),
    .input_1_13_V_address0(Loop_LSTM_TS_proc234_U0_input_1_13_V_address0),
    .input_1_13_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_13_V_ce0),
    .input_1_13_V_q0(input_1_13_V_q0),
    .input_1_14_V_address0(Loop_LSTM_TS_proc234_U0_input_1_14_V_address0),
    .input_1_14_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_14_V_ce0),
    .input_1_14_V_q0(input_1_14_V_q0),
    .input_1_15_V_address0(Loop_LSTM_TS_proc234_U0_input_1_15_V_address0),
    .input_1_15_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_15_V_ce0),
    .input_1_15_V_q0(input_1_15_V_q0),
    .input_1_16_V_address0(Loop_LSTM_TS_proc234_U0_input_1_16_V_address0),
    .input_1_16_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_16_V_ce0),
    .input_1_16_V_q0(input_1_16_V_q0),
    .input_1_17_V_address0(Loop_LSTM_TS_proc234_U0_input_1_17_V_address0),
    .input_1_17_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_17_V_ce0),
    .input_1_17_V_q0(input_1_17_V_q0),
    .input_1_18_V_address0(Loop_LSTM_TS_proc234_U0_input_1_18_V_address0),
    .input_1_18_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_18_V_ce0),
    .input_1_18_V_q0(input_1_18_V_q0),
    .input_1_19_V_address0(Loop_LSTM_TS_proc234_U0_input_1_19_V_address0),
    .input_1_19_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_19_V_ce0),
    .input_1_19_V_q0(input_1_19_V_q0),
    .input_1_20_V_address0(Loop_LSTM_TS_proc234_U0_input_1_20_V_address0),
    .input_1_20_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_20_V_ce0),
    .input_1_20_V_q0(input_1_20_V_q0),
    .input_1_21_V_address0(Loop_LSTM_TS_proc234_U0_input_1_21_V_address0),
    .input_1_21_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_21_V_ce0),
    .input_1_21_V_q0(input_1_21_V_q0),
    .input_1_22_V_address0(Loop_LSTM_TS_proc234_U0_input_1_22_V_address0),
    .input_1_22_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_22_V_ce0),
    .input_1_22_V_q0(input_1_22_V_q0),
    .input_1_23_V_address0(Loop_LSTM_TS_proc234_U0_input_1_23_V_address0),
    .input_1_23_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_23_V_ce0),
    .input_1_23_V_q0(input_1_23_V_q0),
    .input_1_24_V_address0(Loop_LSTM_TS_proc234_U0_input_1_24_V_address0),
    .input_1_24_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_24_V_ce0),
    .input_1_24_V_q0(input_1_24_V_q0),
    .input_1_25_V_address0(Loop_LSTM_TS_proc234_U0_input_1_25_V_address0),
    .input_1_25_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_25_V_ce0),
    .input_1_25_V_q0(input_1_25_V_q0),
    .input_1_26_V_address0(Loop_LSTM_TS_proc234_U0_input_1_26_V_address0),
    .input_1_26_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_26_V_ce0),
    .input_1_26_V_q0(input_1_26_V_q0),
    .input_1_27_V_address0(Loop_LSTM_TS_proc234_U0_input_1_27_V_address0),
    .input_1_27_V_ce0(Loop_LSTM_TS_proc234_U0_input_1_27_V_ce0),
    .input_1_27_V_q0(input_1_27_V_q0),
    .ap_return_0(Loop_LSTM_TS_proc234_U0_ap_return_0),
    .ap_return_1(Loop_LSTM_TS_proc234_U0_ap_return_1),
    .ap_return_2(Loop_LSTM_TS_proc234_U0_ap_return_2),
    .ap_return_3(Loop_LSTM_TS_proc234_U0_ap_return_3),
    .ap_return_4(Loop_LSTM_TS_proc234_U0_ap_return_4),
    .ap_return_5(Loop_LSTM_TS_proc234_U0_ap_return_5),
    .ap_return_6(Loop_LSTM_TS_proc234_U0_ap_return_6),
    .ap_return_7(Loop_LSTM_TS_proc234_U0_ap_return_7),
    .ap_return_8(Loop_LSTM_TS_proc234_U0_ap_return_8),
    .ap_return_9(Loop_LSTM_TS_proc234_U0_ap_return_9),
    .ap_return_10(Loop_LSTM_TS_proc234_U0_ap_return_10),
    .ap_return_11(Loop_LSTM_TS_proc234_U0_ap_return_11),
    .ap_return_12(Loop_LSTM_TS_proc234_U0_ap_return_12),
    .ap_return_13(Loop_LSTM_TS_proc234_U0_ap_return_13),
    .ap_return_14(Loop_LSTM_TS_proc234_U0_ap_return_14),
    .ap_return_15(Loop_LSTM_TS_proc234_U0_ap_return_15),
    .ap_return_16(Loop_LSTM_TS_proc234_U0_ap_return_16),
    .ap_return_17(Loop_LSTM_TS_proc234_U0_ap_return_17),
    .ap_return_18(Loop_LSTM_TS_proc234_U0_ap_return_18),
    .ap_return_19(Loop_LSTM_TS_proc234_U0_ap_return_19),
    .ap_return_20(Loop_LSTM_TS_proc234_U0_ap_return_20),
    .ap_return_21(Loop_LSTM_TS_proc234_U0_ap_return_21),
    .ap_return_22(Loop_LSTM_TS_proc234_U0_ap_return_22),
    .ap_return_23(Loop_LSTM_TS_proc234_U0_ap_return_23),
    .ap_return_24(Loop_LSTM_TS_proc234_U0_ap_return_24),
    .ap_return_25(Loop_LSTM_TS_proc234_U0_ap_return_25),
    .ap_return_26(Loop_LSTM_TS_proc234_U0_ap_return_26),
    .ap_return_27(Loop_LSTM_TS_proc234_U0_ap_return_27),
    .ap_return_28(Loop_LSTM_TS_proc234_U0_ap_return_28),
    .ap_return_29(Loop_LSTM_TS_proc234_U0_ap_return_29),
    .ap_return_30(Loop_LSTM_TS_proc234_U0_ap_return_30),
    .ap_return_31(Loop_LSTM_TS_proc234_U0_ap_return_31)
);

Block_preheader_i_0 Block_preheader_i_0_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Block_preheader_i_0_U0_ap_start),
    .ap_done(Block_preheader_i_0_U0_ap_done),
    .ap_continue(Block_preheader_i_0_U0_ap_continue),
    .ap_idle(Block_preheader_i_0_U0_ap_idle),
    .ap_ready(Block_preheader_i_0_U0_ap_ready),
    .p_read(h_pre_V_0_0_loc_chan_dout),
    .p_read2(h_pre_V_1_0_loc_chan_dout),
    .p_read6(h_pre_V_2_0_loc_chan_dout),
    .p_read10(h_pre_V_3_0_loc_chan_dout),
    .p_read14(h_pre_V_4_0_loc_chan_dout),
    .p_read18(h_pre_V_5_0_loc_chan_dout),
    .p_read22(h_pre_V_6_0_loc_chan_dout),
    .p_read26(h_pre_V_7_0_loc_chan_dout),
    .p_read30(h_pre_V_8_0_loc_chan_dout),
    .p_read34(h_pre_V_9_0_loc_chan_dout),
    .p_read38(h_pre_V_10_0_loc_cha_dout),
    .p_read42(h_pre_V_11_0_loc_cha_dout),
    .p_read46(h_pre_V_12_0_loc_cha_dout),
    .p_read50(h_pre_V_13_0_loc_cha_dout),
    .p_read54(h_pre_V_14_0_loc_cha_dout),
    .p_read58(h_pre_V_15_0_loc_cha_dout),
    .p_read62(h_pre_V_16_0_loc_cha_dout),
    .p_read66(h_pre_V_17_0_loc_cha_dout),
    .p_read70(h_pre_V_18_0_loc_cha_dout),
    .p_read74(h_pre_V_19_0_loc_cha_dout),
    .p_read78(h_pre_V_20_0_loc_cha_dout),
    .p_read82(h_pre_V_21_0_loc_cha_dout),
    .p_read86(h_pre_V_22_0_loc_cha_dout),
    .p_read90(h_pre_V_23_0_loc_cha_dout),
    .p_read94(h_pre_V_24_0_loc_cha_dout),
    .p_read98(h_pre_V_25_0_loc_cha_dout),
    .p_read102(h_pre_V_26_0_loc_cha_dout),
    .p_read106(h_pre_V_27_0_loc_cha_dout),
    .p_read110(h_pre_V_28_0_loc_cha_dout),
    .p_read114(h_pre_V_29_0_loc_cha_dout),
    .p_read118(h_pre_V_30_0_loc_cha_dout),
    .p_read122(h_pre_V_31_0_loc_cha_dout),
    .ap_return_0(Block_preheader_i_0_U0_ap_return_0),
    .ap_return_1(Block_preheader_i_0_U0_ap_return_1),
    .ap_return_2(Block_preheader_i_0_U0_ap_return_2),
    .ap_return_3(Block_preheader_i_0_U0_ap_return_3),
    .ap_return_4(Block_preheader_i_0_U0_ap_return_4),
    .ap_return_5(Block_preheader_i_0_U0_ap_return_5),
    .ap_return_6(Block_preheader_i_0_U0_ap_return_6),
    .ap_return_7(Block_preheader_i_0_U0_ap_return_7),
    .ap_return_8(Block_preheader_i_0_U0_ap_return_8),
    .ap_return_9(Block_preheader_i_0_U0_ap_return_9),
    .ap_return_10(Block_preheader_i_0_U0_ap_return_10),
    .ap_return_11(Block_preheader_i_0_U0_ap_return_11),
    .ap_return_12(Block_preheader_i_0_U0_ap_return_12),
    .ap_return_13(Block_preheader_i_0_U0_ap_return_13),
    .ap_return_14(Block_preheader_i_0_U0_ap_return_14),
    .ap_return_15(Block_preheader_i_0_U0_ap_return_15),
    .ap_return_16(Block_preheader_i_0_U0_ap_return_16),
    .ap_return_17(Block_preheader_i_0_U0_ap_return_17),
    .ap_return_18(Block_preheader_i_0_U0_ap_return_18),
    .ap_return_19(Block_preheader_i_0_U0_ap_return_19),
    .ap_return_20(Block_preheader_i_0_U0_ap_return_20),
    .ap_return_21(Block_preheader_i_0_U0_ap_return_21),
    .ap_return_22(Block_preheader_i_0_U0_ap_return_22),
    .ap_return_23(Block_preheader_i_0_U0_ap_return_23),
    .ap_return_24(Block_preheader_i_0_U0_ap_return_24),
    .ap_return_25(Block_preheader_i_0_U0_ap_return_25),
    .ap_return_26(Block_preheader_i_0_U0_ap_return_26),
    .ap_return_27(Block_preheader_i_0_U0_ap_return_27),
    .ap_return_28(Block_preheader_i_0_U0_ap_return_28),
    .ap_return_29(Block_preheader_i_0_U0_ap_return_29),
    .ap_return_30(Block_preheader_i_0_U0_ap_return_30),
    .ap_return_31(Block_preheader_i_0_U0_ap_return_31)
);

dense_simple_0_0_1 dense_simple_0_0_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_simple_0_0_1_U0_ap_start),
    .ap_done(dense_simple_0_0_1_U0_ap_done),
    .ap_continue(dense_simple_0_0_1_U0_ap_continue),
    .ap_idle(dense_simple_0_0_1_U0_ap_idle),
    .ap_ready(dense_simple_0_0_1_U0_ap_ready),
    .p_read(layer2_out_0_V_dout),
    .p_read1(layer2_out_1_V_dout),
    .p_read2(layer2_out_2_V_dout),
    .p_read3(layer2_out_3_V_dout),
    .p_read4(layer2_out_4_V_dout),
    .p_read5(layer2_out_5_V_dout),
    .p_read6(layer2_out_6_V_dout),
    .p_read7(layer2_out_7_V_dout),
    .p_read8(layer2_out_8_V_dout),
    .p_read9(layer2_out_9_V_dout),
    .p_read10(layer2_out_10_V_dout),
    .p_read11(layer2_out_11_V_dout),
    .p_read12(layer2_out_12_V_dout),
    .p_read13(layer2_out_13_V_dout),
    .p_read14(layer2_out_14_V_dout),
    .p_read15(layer2_out_15_V_dout),
    .p_read16(layer2_out_16_V_dout),
    .p_read17(layer2_out_17_V_dout),
    .p_read18(layer2_out_18_V_dout),
    .p_read19(layer2_out_19_V_dout),
    .p_read20(layer2_out_20_V_dout),
    .p_read21(layer2_out_21_V_dout),
    .p_read22(layer2_out_22_V_dout),
    .p_read23(layer2_out_23_V_dout),
    .p_read24(layer2_out_24_V_dout),
    .p_read25(layer2_out_25_V_dout),
    .p_read26(layer2_out_26_V_dout),
    .p_read27(layer2_out_27_V_dout),
    .p_read28(layer2_out_28_V_dout),
    .p_read29(layer2_out_29_V_dout),
    .p_read30(layer2_out_30_V_dout),
    .p_read31(layer2_out_31_V_dout),
    .ap_return_0(dense_simple_0_0_1_U0_ap_return_0),
    .ap_return_1(dense_simple_0_0_1_U0_ap_return_1),
    .ap_return_2(dense_simple_0_0_1_U0_ap_return_2),
    .ap_return_3(dense_simple_0_0_1_U0_ap_return_3),
    .ap_return_4(dense_simple_0_0_1_U0_ap_return_4),
    .ap_return_5(dense_simple_0_0_1_U0_ap_return_5),
    .ap_return_6(dense_simple_0_0_1_U0_ap_return_6),
    .ap_return_7(dense_simple_0_0_1_U0_ap_return_7),
    .ap_return_8(dense_simple_0_0_1_U0_ap_return_8),
    .ap_return_9(dense_simple_0_0_1_U0_ap_return_9)
);

softmax softmax_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(softmax_U0_ap_start),
    .ap_done(softmax_U0_ap_done),
    .ap_continue(softmax_U0_ap_continue),
    .ap_idle(softmax_U0_ap_idle),
    .ap_ready(softmax_U0_ap_ready),
    .data_0_V_read(layer3_out_0_V_dout),
    .data_1_V_read(layer3_out_1_V_dout),
    .data_2_V_read(layer3_out_2_V_dout),
    .data_3_V_read(layer3_out_3_V_dout),
    .data_4_V_read(layer3_out_4_V_dout),
    .data_5_V_read(layer3_out_5_V_dout),
    .data_6_V_read(layer3_out_6_V_dout),
    .data_7_V_read(layer3_out_7_V_dout),
    .data_8_V_read(layer3_out_8_V_dout),
    .data_9_V_read(layer3_out_9_V_dout),
    .res_0_V(softmax_U0_res_0_V),
    .res_0_V_ap_vld(softmax_U0_res_0_V_ap_vld),
    .res_1_V(softmax_U0_res_1_V),
    .res_1_V_ap_vld(softmax_U0_res_1_V_ap_vld),
    .res_2_V(softmax_U0_res_2_V),
    .res_2_V_ap_vld(softmax_U0_res_2_V_ap_vld),
    .res_3_V(softmax_U0_res_3_V),
    .res_3_V_ap_vld(softmax_U0_res_3_V_ap_vld),
    .res_4_V(softmax_U0_res_4_V),
    .res_4_V_ap_vld(softmax_U0_res_4_V_ap_vld),
    .res_5_V(softmax_U0_res_5_V),
    .res_5_V_ap_vld(softmax_U0_res_5_V_ap_vld),
    .res_6_V(softmax_U0_res_6_V),
    .res_6_V_ap_vld(softmax_U0_res_6_V_ap_vld),
    .res_7_V(softmax_U0_res_7_V),
    .res_7_V_ap_vld(softmax_U0_res_7_V_ap_vld),
    .res_8_V(softmax_U0_res_8_V),
    .res_8_V_ap_vld(softmax_U0_res_8_V_ap_vld),
    .res_9_V(softmax_U0_res_9_V),
    .res_9_V_ap_vld(softmax_U0_res_9_V_ap_vld)
);

fifo_w16_d2_A h_pre_V_31_0_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_0),
    .if_full_n(h_pre_V_31_0_loc_cha_full_n),
    .if_write(ap_channel_done_h_pre_V_31_0_loc_cha),
    .if_dout(h_pre_V_31_0_loc_cha_dout),
    .if_empty_n(h_pre_V_31_0_loc_cha_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_30_0_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_1),
    .if_full_n(h_pre_V_30_0_loc_cha_full_n),
    .if_write(ap_channel_done_h_pre_V_30_0_loc_cha),
    .if_dout(h_pre_V_30_0_loc_cha_dout),
    .if_empty_n(h_pre_V_30_0_loc_cha_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_29_0_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_2),
    .if_full_n(h_pre_V_29_0_loc_cha_full_n),
    .if_write(ap_channel_done_h_pre_V_29_0_loc_cha),
    .if_dout(h_pre_V_29_0_loc_cha_dout),
    .if_empty_n(h_pre_V_29_0_loc_cha_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_28_0_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_3),
    .if_full_n(h_pre_V_28_0_loc_cha_full_n),
    .if_write(ap_channel_done_h_pre_V_28_0_loc_cha),
    .if_dout(h_pre_V_28_0_loc_cha_dout),
    .if_empty_n(h_pre_V_28_0_loc_cha_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_27_0_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_4),
    .if_full_n(h_pre_V_27_0_loc_cha_full_n),
    .if_write(ap_channel_done_h_pre_V_27_0_loc_cha),
    .if_dout(h_pre_V_27_0_loc_cha_dout),
    .if_empty_n(h_pre_V_27_0_loc_cha_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_26_0_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_5),
    .if_full_n(h_pre_V_26_0_loc_cha_full_n),
    .if_write(ap_channel_done_h_pre_V_26_0_loc_cha),
    .if_dout(h_pre_V_26_0_loc_cha_dout),
    .if_empty_n(h_pre_V_26_0_loc_cha_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_25_0_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_6),
    .if_full_n(h_pre_V_25_0_loc_cha_full_n),
    .if_write(ap_channel_done_h_pre_V_25_0_loc_cha),
    .if_dout(h_pre_V_25_0_loc_cha_dout),
    .if_empty_n(h_pre_V_25_0_loc_cha_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_24_0_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_7),
    .if_full_n(h_pre_V_24_0_loc_cha_full_n),
    .if_write(ap_channel_done_h_pre_V_24_0_loc_cha),
    .if_dout(h_pre_V_24_0_loc_cha_dout),
    .if_empty_n(h_pre_V_24_0_loc_cha_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_23_0_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_8),
    .if_full_n(h_pre_V_23_0_loc_cha_full_n),
    .if_write(ap_channel_done_h_pre_V_23_0_loc_cha),
    .if_dout(h_pre_V_23_0_loc_cha_dout),
    .if_empty_n(h_pre_V_23_0_loc_cha_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_22_0_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_9),
    .if_full_n(h_pre_V_22_0_loc_cha_full_n),
    .if_write(ap_channel_done_h_pre_V_22_0_loc_cha),
    .if_dout(h_pre_V_22_0_loc_cha_dout),
    .if_empty_n(h_pre_V_22_0_loc_cha_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_21_0_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_10),
    .if_full_n(h_pre_V_21_0_loc_cha_full_n),
    .if_write(ap_channel_done_h_pre_V_21_0_loc_cha),
    .if_dout(h_pre_V_21_0_loc_cha_dout),
    .if_empty_n(h_pre_V_21_0_loc_cha_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_20_0_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_11),
    .if_full_n(h_pre_V_20_0_loc_cha_full_n),
    .if_write(ap_channel_done_h_pre_V_20_0_loc_cha),
    .if_dout(h_pre_V_20_0_loc_cha_dout),
    .if_empty_n(h_pre_V_20_0_loc_cha_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_19_0_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_12),
    .if_full_n(h_pre_V_19_0_loc_cha_full_n),
    .if_write(ap_channel_done_h_pre_V_19_0_loc_cha),
    .if_dout(h_pre_V_19_0_loc_cha_dout),
    .if_empty_n(h_pre_V_19_0_loc_cha_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_18_0_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_13),
    .if_full_n(h_pre_V_18_0_loc_cha_full_n),
    .if_write(ap_channel_done_h_pre_V_18_0_loc_cha),
    .if_dout(h_pre_V_18_0_loc_cha_dout),
    .if_empty_n(h_pre_V_18_0_loc_cha_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_17_0_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_14),
    .if_full_n(h_pre_V_17_0_loc_cha_full_n),
    .if_write(ap_channel_done_h_pre_V_17_0_loc_cha),
    .if_dout(h_pre_V_17_0_loc_cha_dout),
    .if_empty_n(h_pre_V_17_0_loc_cha_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_16_0_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_15),
    .if_full_n(h_pre_V_16_0_loc_cha_full_n),
    .if_write(ap_channel_done_h_pre_V_16_0_loc_cha),
    .if_dout(h_pre_V_16_0_loc_cha_dout),
    .if_empty_n(h_pre_V_16_0_loc_cha_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_15_0_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_16),
    .if_full_n(h_pre_V_15_0_loc_cha_full_n),
    .if_write(ap_channel_done_h_pre_V_15_0_loc_cha),
    .if_dout(h_pre_V_15_0_loc_cha_dout),
    .if_empty_n(h_pre_V_15_0_loc_cha_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_14_0_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_17),
    .if_full_n(h_pre_V_14_0_loc_cha_full_n),
    .if_write(ap_channel_done_h_pre_V_14_0_loc_cha),
    .if_dout(h_pre_V_14_0_loc_cha_dout),
    .if_empty_n(h_pre_V_14_0_loc_cha_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_13_0_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_18),
    .if_full_n(h_pre_V_13_0_loc_cha_full_n),
    .if_write(ap_channel_done_h_pre_V_13_0_loc_cha),
    .if_dout(h_pre_V_13_0_loc_cha_dout),
    .if_empty_n(h_pre_V_13_0_loc_cha_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_12_0_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_19),
    .if_full_n(h_pre_V_12_0_loc_cha_full_n),
    .if_write(ap_channel_done_h_pre_V_12_0_loc_cha),
    .if_dout(h_pre_V_12_0_loc_cha_dout),
    .if_empty_n(h_pre_V_12_0_loc_cha_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_11_0_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_20),
    .if_full_n(h_pre_V_11_0_loc_cha_full_n),
    .if_write(ap_channel_done_h_pre_V_11_0_loc_cha),
    .if_dout(h_pre_V_11_0_loc_cha_dout),
    .if_empty_n(h_pre_V_11_0_loc_cha_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_10_0_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_21),
    .if_full_n(h_pre_V_10_0_loc_cha_full_n),
    .if_write(ap_channel_done_h_pre_V_10_0_loc_cha),
    .if_dout(h_pre_V_10_0_loc_cha_dout),
    .if_empty_n(h_pre_V_10_0_loc_cha_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_9_0_loc_chan_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_22),
    .if_full_n(h_pre_V_9_0_loc_chan_full_n),
    .if_write(ap_channel_done_h_pre_V_9_0_loc_chan),
    .if_dout(h_pre_V_9_0_loc_chan_dout),
    .if_empty_n(h_pre_V_9_0_loc_chan_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_8_0_loc_chan_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_23),
    .if_full_n(h_pre_V_8_0_loc_chan_full_n),
    .if_write(ap_channel_done_h_pre_V_8_0_loc_chan),
    .if_dout(h_pre_V_8_0_loc_chan_dout),
    .if_empty_n(h_pre_V_8_0_loc_chan_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_7_0_loc_chan_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_24),
    .if_full_n(h_pre_V_7_0_loc_chan_full_n),
    .if_write(ap_channel_done_h_pre_V_7_0_loc_chan),
    .if_dout(h_pre_V_7_0_loc_chan_dout),
    .if_empty_n(h_pre_V_7_0_loc_chan_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_6_0_loc_chan_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_25),
    .if_full_n(h_pre_V_6_0_loc_chan_full_n),
    .if_write(ap_channel_done_h_pre_V_6_0_loc_chan),
    .if_dout(h_pre_V_6_0_loc_chan_dout),
    .if_empty_n(h_pre_V_6_0_loc_chan_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_5_0_loc_chan_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_26),
    .if_full_n(h_pre_V_5_0_loc_chan_full_n),
    .if_write(ap_channel_done_h_pre_V_5_0_loc_chan),
    .if_dout(h_pre_V_5_0_loc_chan_dout),
    .if_empty_n(h_pre_V_5_0_loc_chan_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_4_0_loc_chan_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_27),
    .if_full_n(h_pre_V_4_0_loc_chan_full_n),
    .if_write(ap_channel_done_h_pre_V_4_0_loc_chan),
    .if_dout(h_pre_V_4_0_loc_chan_dout),
    .if_empty_n(h_pre_V_4_0_loc_chan_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_3_0_loc_chan_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_28),
    .if_full_n(h_pre_V_3_0_loc_chan_full_n),
    .if_write(ap_channel_done_h_pre_V_3_0_loc_chan),
    .if_dout(h_pre_V_3_0_loc_chan_dout),
    .if_empty_n(h_pre_V_3_0_loc_chan_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_2_0_loc_chan_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_29),
    .if_full_n(h_pre_V_2_0_loc_chan_full_n),
    .if_write(ap_channel_done_h_pre_V_2_0_loc_chan),
    .if_dout(h_pre_V_2_0_loc_chan_dout),
    .if_empty_n(h_pre_V_2_0_loc_chan_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_1_0_loc_chan_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_30),
    .if_full_n(h_pre_V_1_0_loc_chan_full_n),
    .if_write(ap_channel_done_h_pre_V_1_0_loc_chan),
    .if_dout(h_pre_V_1_0_loc_chan_dout),
    .if_empty_n(h_pre_V_1_0_loc_chan_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A h_pre_V_0_0_loc_chan_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_LSTM_TS_proc234_U0_ap_return_31),
    .if_full_n(h_pre_V_0_0_loc_chan_full_n),
    .if_write(ap_channel_done_h_pre_V_0_0_loc_chan),
    .if_dout(h_pre_V_0_0_loc_chan_dout),
    .if_empty_n(h_pre_V_0_0_loc_chan_empty_n),
    .if_read(Block_preheader_i_0_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_0),
    .if_full_n(layer2_out_0_V_full_n),
    .if_write(ap_channel_done_layer2_out_0_V),
    .if_dout(layer2_out_0_V_dout),
    .if_empty_n(layer2_out_0_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_1),
    .if_full_n(layer2_out_1_V_full_n),
    .if_write(ap_channel_done_layer2_out_1_V),
    .if_dout(layer2_out_1_V_dout),
    .if_empty_n(layer2_out_1_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_2),
    .if_full_n(layer2_out_2_V_full_n),
    .if_write(ap_channel_done_layer2_out_2_V),
    .if_dout(layer2_out_2_V_dout),
    .if_empty_n(layer2_out_2_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_3),
    .if_full_n(layer2_out_3_V_full_n),
    .if_write(ap_channel_done_layer2_out_3_V),
    .if_dout(layer2_out_3_V_dout),
    .if_empty_n(layer2_out_3_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_4),
    .if_full_n(layer2_out_4_V_full_n),
    .if_write(ap_channel_done_layer2_out_4_V),
    .if_dout(layer2_out_4_V_dout),
    .if_empty_n(layer2_out_4_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_5),
    .if_full_n(layer2_out_5_V_full_n),
    .if_write(ap_channel_done_layer2_out_5_V),
    .if_dout(layer2_out_5_V_dout),
    .if_empty_n(layer2_out_5_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_6),
    .if_full_n(layer2_out_6_V_full_n),
    .if_write(ap_channel_done_layer2_out_6_V),
    .if_dout(layer2_out_6_V_dout),
    .if_empty_n(layer2_out_6_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_7),
    .if_full_n(layer2_out_7_V_full_n),
    .if_write(ap_channel_done_layer2_out_7_V),
    .if_dout(layer2_out_7_V_dout),
    .if_empty_n(layer2_out_7_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_8),
    .if_full_n(layer2_out_8_V_full_n),
    .if_write(ap_channel_done_layer2_out_8_V),
    .if_dout(layer2_out_8_V_dout),
    .if_empty_n(layer2_out_8_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_9),
    .if_full_n(layer2_out_9_V_full_n),
    .if_write(ap_channel_done_layer2_out_9_V),
    .if_dout(layer2_out_9_V_dout),
    .if_empty_n(layer2_out_9_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_10),
    .if_full_n(layer2_out_10_V_full_n),
    .if_write(ap_channel_done_layer2_out_10_V),
    .if_dout(layer2_out_10_V_dout),
    .if_empty_n(layer2_out_10_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_11),
    .if_full_n(layer2_out_11_V_full_n),
    .if_write(ap_channel_done_layer2_out_11_V),
    .if_dout(layer2_out_11_V_dout),
    .if_empty_n(layer2_out_11_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_12),
    .if_full_n(layer2_out_12_V_full_n),
    .if_write(ap_channel_done_layer2_out_12_V),
    .if_dout(layer2_out_12_V_dout),
    .if_empty_n(layer2_out_12_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_13),
    .if_full_n(layer2_out_13_V_full_n),
    .if_write(ap_channel_done_layer2_out_13_V),
    .if_dout(layer2_out_13_V_dout),
    .if_empty_n(layer2_out_13_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_14),
    .if_full_n(layer2_out_14_V_full_n),
    .if_write(ap_channel_done_layer2_out_14_V),
    .if_dout(layer2_out_14_V_dout),
    .if_empty_n(layer2_out_14_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_15),
    .if_full_n(layer2_out_15_V_full_n),
    .if_write(ap_channel_done_layer2_out_15_V),
    .if_dout(layer2_out_15_V_dout),
    .if_empty_n(layer2_out_15_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_16),
    .if_full_n(layer2_out_16_V_full_n),
    .if_write(ap_channel_done_layer2_out_16_V),
    .if_dout(layer2_out_16_V_dout),
    .if_empty_n(layer2_out_16_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_17),
    .if_full_n(layer2_out_17_V_full_n),
    .if_write(ap_channel_done_layer2_out_17_V),
    .if_dout(layer2_out_17_V_dout),
    .if_empty_n(layer2_out_17_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_18),
    .if_full_n(layer2_out_18_V_full_n),
    .if_write(ap_channel_done_layer2_out_18_V),
    .if_dout(layer2_out_18_V_dout),
    .if_empty_n(layer2_out_18_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_19),
    .if_full_n(layer2_out_19_V_full_n),
    .if_write(ap_channel_done_layer2_out_19_V),
    .if_dout(layer2_out_19_V_dout),
    .if_empty_n(layer2_out_19_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_20),
    .if_full_n(layer2_out_20_V_full_n),
    .if_write(ap_channel_done_layer2_out_20_V),
    .if_dout(layer2_out_20_V_dout),
    .if_empty_n(layer2_out_20_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_21),
    .if_full_n(layer2_out_21_V_full_n),
    .if_write(ap_channel_done_layer2_out_21_V),
    .if_dout(layer2_out_21_V_dout),
    .if_empty_n(layer2_out_21_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_22),
    .if_full_n(layer2_out_22_V_full_n),
    .if_write(ap_channel_done_layer2_out_22_V),
    .if_dout(layer2_out_22_V_dout),
    .if_empty_n(layer2_out_22_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_23),
    .if_full_n(layer2_out_23_V_full_n),
    .if_write(ap_channel_done_layer2_out_23_V),
    .if_dout(layer2_out_23_V_dout),
    .if_empty_n(layer2_out_23_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_24),
    .if_full_n(layer2_out_24_V_full_n),
    .if_write(ap_channel_done_layer2_out_24_V),
    .if_dout(layer2_out_24_V_dout),
    .if_empty_n(layer2_out_24_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_25),
    .if_full_n(layer2_out_25_V_full_n),
    .if_write(ap_channel_done_layer2_out_25_V),
    .if_dout(layer2_out_25_V_dout),
    .if_empty_n(layer2_out_25_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_26),
    .if_full_n(layer2_out_26_V_full_n),
    .if_write(ap_channel_done_layer2_out_26_V),
    .if_dout(layer2_out_26_V_dout),
    .if_empty_n(layer2_out_26_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_27),
    .if_full_n(layer2_out_27_V_full_n),
    .if_write(ap_channel_done_layer2_out_27_V),
    .if_dout(layer2_out_27_V_dout),
    .if_empty_n(layer2_out_27_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_28_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_28),
    .if_full_n(layer2_out_28_V_full_n),
    .if_write(ap_channel_done_layer2_out_28_V),
    .if_dout(layer2_out_28_V_dout),
    .if_empty_n(layer2_out_28_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_29_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_29),
    .if_full_n(layer2_out_29_V_full_n),
    .if_write(ap_channel_done_layer2_out_29_V),
    .if_dout(layer2_out_29_V_dout),
    .if_empty_n(layer2_out_29_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_30_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_30),
    .if_full_n(layer2_out_30_V_full_n),
    .if_write(ap_channel_done_layer2_out_30_V),
    .if_dout(layer2_out_30_V_dout),
    .if_empty_n(layer2_out_30_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_31_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_preheader_i_0_U0_ap_return_31),
    .if_full_n(layer2_out_31_V_full_n),
    .if_write(ap_channel_done_layer2_out_31_V),
    .if_dout(layer2_out_31_V_dout),
    .if_empty_n(layer2_out_31_V_empty_n),
    .if_read(dense_simple_0_0_1_U0_ap_ready)
);

fifo_w16_d2_A layer3_out_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_simple_0_0_1_U0_ap_return_0),
    .if_full_n(layer3_out_0_V_full_n),
    .if_write(ap_channel_done_layer3_out_0_V),
    .if_dout(layer3_out_0_V_dout),
    .if_empty_n(layer3_out_0_V_empty_n),
    .if_read(softmax_U0_ap_ready)
);

fifo_w16_d2_A layer3_out_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_simple_0_0_1_U0_ap_return_1),
    .if_full_n(layer3_out_1_V_full_n),
    .if_write(ap_channel_done_layer3_out_1_V),
    .if_dout(layer3_out_1_V_dout),
    .if_empty_n(layer3_out_1_V_empty_n),
    .if_read(softmax_U0_ap_ready)
);

fifo_w16_d2_A layer3_out_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_simple_0_0_1_U0_ap_return_2),
    .if_full_n(layer3_out_2_V_full_n),
    .if_write(ap_channel_done_layer3_out_2_V),
    .if_dout(layer3_out_2_V_dout),
    .if_empty_n(layer3_out_2_V_empty_n),
    .if_read(softmax_U0_ap_ready)
);

fifo_w16_d2_A layer3_out_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_simple_0_0_1_U0_ap_return_3),
    .if_full_n(layer3_out_3_V_full_n),
    .if_write(ap_channel_done_layer3_out_3_V),
    .if_dout(layer3_out_3_V_dout),
    .if_empty_n(layer3_out_3_V_empty_n),
    .if_read(softmax_U0_ap_ready)
);

fifo_w16_d2_A layer3_out_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_simple_0_0_1_U0_ap_return_4),
    .if_full_n(layer3_out_4_V_full_n),
    .if_write(ap_channel_done_layer3_out_4_V),
    .if_dout(layer3_out_4_V_dout),
    .if_empty_n(layer3_out_4_V_empty_n),
    .if_read(softmax_U0_ap_ready)
);

fifo_w16_d2_A layer3_out_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_simple_0_0_1_U0_ap_return_5),
    .if_full_n(layer3_out_5_V_full_n),
    .if_write(ap_channel_done_layer3_out_5_V),
    .if_dout(layer3_out_5_V_dout),
    .if_empty_n(layer3_out_5_V_empty_n),
    .if_read(softmax_U0_ap_ready)
);

fifo_w16_d2_A layer3_out_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_simple_0_0_1_U0_ap_return_6),
    .if_full_n(layer3_out_6_V_full_n),
    .if_write(ap_channel_done_layer3_out_6_V),
    .if_dout(layer3_out_6_V_dout),
    .if_empty_n(layer3_out_6_V_empty_n),
    .if_read(softmax_U0_ap_ready)
);

fifo_w16_d2_A layer3_out_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_simple_0_0_1_U0_ap_return_7),
    .if_full_n(layer3_out_7_V_full_n),
    .if_write(ap_channel_done_layer3_out_7_V),
    .if_dout(layer3_out_7_V_dout),
    .if_empty_n(layer3_out_7_V_empty_n),
    .if_read(softmax_U0_ap_ready)
);

fifo_w16_d2_A layer3_out_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_simple_0_0_1_U0_ap_return_8),
    .if_full_n(layer3_out_8_V_full_n),
    .if_write(ap_channel_done_layer3_out_8_V),
    .if_dout(layer3_out_8_V_dout),
    .if_empty_n(layer3_out_8_V_empty_n),
    .if_read(softmax_U0_ap_ready)
);

fifo_w16_d2_A layer3_out_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_simple_0_0_1_U0_ap_return_9),
    .if_full_n(layer3_out_9_V_full_n),
    .if_write(ap_channel_done_layer3_out_9_V),
    .if_dout(layer3_out_9_V_dout),
    .if_empty_n(layer3_out_9_V_empty_n),
    .if_read(softmax_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Block_preheader139_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_preheader139_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_preheader139_U0_ap_ready <= ap_sync_Block_preheader139_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Loop_LSTM_TS_proc234_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Loop_LSTM_TS_proc234_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Loop_LSTM_TS_proc234_U0_ap_ready <= ap_sync_Loop_LSTM_TS_proc234_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_0_0_loc_chan <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_0_0_loc_chan <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_0_0_loc_chan <= ap_sync_channel_write_h_pre_V_0_0_loc_chan;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_10_0_loc_cha <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_10_0_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_10_0_loc_cha <= ap_sync_channel_write_h_pre_V_10_0_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_11_0_loc_cha <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_11_0_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_11_0_loc_cha <= ap_sync_channel_write_h_pre_V_11_0_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_12_0_loc_cha <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_12_0_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_12_0_loc_cha <= ap_sync_channel_write_h_pre_V_12_0_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_13_0_loc_cha <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_13_0_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_13_0_loc_cha <= ap_sync_channel_write_h_pre_V_13_0_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_14_0_loc_cha <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_14_0_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_14_0_loc_cha <= ap_sync_channel_write_h_pre_V_14_0_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_15_0_loc_cha <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_15_0_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_15_0_loc_cha <= ap_sync_channel_write_h_pre_V_15_0_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_16_0_loc_cha <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_16_0_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_16_0_loc_cha <= ap_sync_channel_write_h_pre_V_16_0_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_17_0_loc_cha <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_17_0_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_17_0_loc_cha <= ap_sync_channel_write_h_pre_V_17_0_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_18_0_loc_cha <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_18_0_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_18_0_loc_cha <= ap_sync_channel_write_h_pre_V_18_0_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_19_0_loc_cha <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_19_0_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_19_0_loc_cha <= ap_sync_channel_write_h_pre_V_19_0_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_1_0_loc_chan <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_1_0_loc_chan <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_1_0_loc_chan <= ap_sync_channel_write_h_pre_V_1_0_loc_chan;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_20_0_loc_cha <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_20_0_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_20_0_loc_cha <= ap_sync_channel_write_h_pre_V_20_0_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_21_0_loc_cha <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_21_0_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_21_0_loc_cha <= ap_sync_channel_write_h_pre_V_21_0_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_22_0_loc_cha <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_22_0_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_22_0_loc_cha <= ap_sync_channel_write_h_pre_V_22_0_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_23_0_loc_cha <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_23_0_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_23_0_loc_cha <= ap_sync_channel_write_h_pre_V_23_0_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_24_0_loc_cha <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_24_0_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_24_0_loc_cha <= ap_sync_channel_write_h_pre_V_24_0_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_25_0_loc_cha <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_25_0_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_25_0_loc_cha <= ap_sync_channel_write_h_pre_V_25_0_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_26_0_loc_cha <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_26_0_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_26_0_loc_cha <= ap_sync_channel_write_h_pre_V_26_0_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_27_0_loc_cha <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_27_0_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_27_0_loc_cha <= ap_sync_channel_write_h_pre_V_27_0_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_28_0_loc_cha <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_28_0_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_28_0_loc_cha <= ap_sync_channel_write_h_pre_V_28_0_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_29_0_loc_cha <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_29_0_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_29_0_loc_cha <= ap_sync_channel_write_h_pre_V_29_0_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_2_0_loc_chan <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_2_0_loc_chan <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_2_0_loc_chan <= ap_sync_channel_write_h_pre_V_2_0_loc_chan;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_30_0_loc_cha <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_30_0_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_30_0_loc_cha <= ap_sync_channel_write_h_pre_V_30_0_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_31_0_loc_cha <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_31_0_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_31_0_loc_cha <= ap_sync_channel_write_h_pre_V_31_0_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_3_0_loc_chan <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_3_0_loc_chan <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_3_0_loc_chan <= ap_sync_channel_write_h_pre_V_3_0_loc_chan;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_4_0_loc_chan <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_4_0_loc_chan <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_4_0_loc_chan <= ap_sync_channel_write_h_pre_V_4_0_loc_chan;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_5_0_loc_chan <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_5_0_loc_chan <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_5_0_loc_chan <= ap_sync_channel_write_h_pre_V_5_0_loc_chan;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_6_0_loc_chan <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_6_0_loc_chan <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_6_0_loc_chan <= ap_sync_channel_write_h_pre_V_6_0_loc_chan;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_7_0_loc_chan <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_7_0_loc_chan <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_7_0_loc_chan <= ap_sync_channel_write_h_pre_V_7_0_loc_chan;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_8_0_loc_chan <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_8_0_loc_chan <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_8_0_loc_chan <= ap_sync_channel_write_h_pre_V_8_0_loc_chan;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_h_pre_V_9_0_loc_chan <= 1'b0;
    end else begin
        if (((Loop_LSTM_TS_proc234_U0_ap_done & Loop_LSTM_TS_proc234_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_h_pre_V_9_0_loc_chan <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_h_pre_V_9_0_loc_chan <= ap_sync_channel_write_h_pre_V_9_0_loc_chan;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_0_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_0_V <= ap_sync_channel_write_layer2_out_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_10_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_10_V <= ap_sync_channel_write_layer2_out_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_11_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_11_V <= ap_sync_channel_write_layer2_out_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_12_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_12_V <= ap_sync_channel_write_layer2_out_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_13_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_13_V <= ap_sync_channel_write_layer2_out_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_14_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_14_V <= ap_sync_channel_write_layer2_out_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_15_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_15_V <= ap_sync_channel_write_layer2_out_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_16_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_16_V <= ap_sync_channel_write_layer2_out_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_17_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_17_V <= ap_sync_channel_write_layer2_out_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_18_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_18_V <= ap_sync_channel_write_layer2_out_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_19_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_19_V <= ap_sync_channel_write_layer2_out_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_1_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_1_V <= ap_sync_channel_write_layer2_out_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_20_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_20_V <= ap_sync_channel_write_layer2_out_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_21_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_21_V <= ap_sync_channel_write_layer2_out_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_22_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_22_V <= ap_sync_channel_write_layer2_out_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_23_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_23_V <= ap_sync_channel_write_layer2_out_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_24_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_24_V <= ap_sync_channel_write_layer2_out_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_25_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_25_V <= ap_sync_channel_write_layer2_out_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_26_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_26_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_26_V <= ap_sync_channel_write_layer2_out_26_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_27_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_27_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_27_V <= ap_sync_channel_write_layer2_out_27_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_28_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_28_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_28_V <= ap_sync_channel_write_layer2_out_28_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_29_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_29_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_29_V <= ap_sync_channel_write_layer2_out_29_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_2_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_2_V <= ap_sync_channel_write_layer2_out_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_30_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_30_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_30_V <= ap_sync_channel_write_layer2_out_30_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_31_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_31_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_31_V <= ap_sync_channel_write_layer2_out_31_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_3_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_3_V <= ap_sync_channel_write_layer2_out_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_4_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_4_V <= ap_sync_channel_write_layer2_out_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_5_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_5_V <= ap_sync_channel_write_layer2_out_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_6_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_6_V <= ap_sync_channel_write_layer2_out_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_7_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_7_V <= ap_sync_channel_write_layer2_out_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_8_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_8_V <= ap_sync_channel_write_layer2_out_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_9_V <= 1'b0;
    end else begin
        if (((Block_preheader_i_0_U0_ap_done & Block_preheader_i_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_9_V <= ap_sync_channel_write_layer2_out_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_0_V <= 1'b0;
    end else begin
        if (((dense_simple_0_0_1_U0_ap_done & dense_simple_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_0_V <= ap_sync_channel_write_layer3_out_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_1_V <= 1'b0;
    end else begin
        if (((dense_simple_0_0_1_U0_ap_done & dense_simple_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_1_V <= ap_sync_channel_write_layer3_out_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_2_V <= 1'b0;
    end else begin
        if (((dense_simple_0_0_1_U0_ap_done & dense_simple_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_2_V <= ap_sync_channel_write_layer3_out_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_3_V <= 1'b0;
    end else begin
        if (((dense_simple_0_0_1_U0_ap_done & dense_simple_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_3_V <= ap_sync_channel_write_layer3_out_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_4_V <= 1'b0;
    end else begin
        if (((dense_simple_0_0_1_U0_ap_done & dense_simple_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_4_V <= ap_sync_channel_write_layer3_out_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_5_V <= 1'b0;
    end else begin
        if (((dense_simple_0_0_1_U0_ap_done & dense_simple_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_5_V <= ap_sync_channel_write_layer3_out_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_6_V <= 1'b0;
    end else begin
        if (((dense_simple_0_0_1_U0_ap_done & dense_simple_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_6_V <= ap_sync_channel_write_layer3_out_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_7_V <= 1'b0;
    end else begin
        if (((dense_simple_0_0_1_U0_ap_done & dense_simple_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_7_V <= ap_sync_channel_write_layer3_out_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_8_V <= 1'b0;
    end else begin
        if (((dense_simple_0_0_1_U0_ap_done & dense_simple_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_8_V <= ap_sync_channel_write_layer3_out_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_9_V <= 1'b0;
    end else begin
        if (((dense_simple_0_0_1_U0_ap_done & dense_simple_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_9_V <= ap_sync_channel_write_layer3_out_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == Block_preheader139_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        Block_preheader139_U0_ap_ready_count <= (Block_preheader139_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == Block_preheader139_U0_ap_ready))) begin
        Block_preheader139_U0_ap_ready_count <= (Block_preheader139_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == Loop_LSTM_TS_proc234_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        Loop_LSTM_TS_proc234_U0_ap_ready_count <= (Loop_LSTM_TS_proc234_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == Loop_LSTM_TS_proc234_U0_ap_ready))) begin
        Loop_LSTM_TS_proc234_U0_ap_ready_count <= (Loop_LSTM_TS_proc234_U0_ap_ready_count + 2'd1);
    end
end

assign Block_preheader139_U0_ap_continue = ap_sync_done;

assign Block_preheader139_U0_ap_start = ((ap_sync_reg_Block_preheader139_U0_ap_ready ^ 1'b1) & ap_start);

assign Block_preheader139_U0_start_full_n = 1'b1;

assign Block_preheader139_U0_start_write = 1'b0;

assign Block_preheader_i_0_U0_ap_continue = (ap_sync_channel_write_layer2_out_9_V & ap_sync_channel_write_layer2_out_8_V & ap_sync_channel_write_layer2_out_7_V & ap_sync_channel_write_layer2_out_6_V & ap_sync_channel_write_layer2_out_5_V & ap_sync_channel_write_layer2_out_4_V & ap_sync_channel_write_layer2_out_3_V & ap_sync_channel_write_layer2_out_31_V & ap_sync_channel_write_layer2_out_30_V & ap_sync_channel_write_layer2_out_2_V & ap_sync_channel_write_layer2_out_29_V & ap_sync_channel_write_layer2_out_28_V & ap_sync_channel_write_layer2_out_27_V & ap_sync_channel_write_layer2_out_26_V & ap_sync_channel_write_layer2_out_25_V & ap_sync_channel_write_layer2_out_24_V & ap_sync_channel_write_layer2_out_23_V & ap_sync_channel_write_layer2_out_22_V & ap_sync_channel_write_layer2_out_21_V & ap_sync_channel_write_layer2_out_20_V & ap_sync_channel_write_layer2_out_1_V & ap_sync_channel_write_layer2_out_19_V & ap_sync_channel_write_layer2_out_18_V & ap_sync_channel_write_layer2_out_17_V & ap_sync_channel_write_layer2_out_16_V & ap_sync_channel_write_layer2_out_15_V & ap_sync_channel_write_layer2_out_14_V & ap_sync_channel_write_layer2_out_13_V & ap_sync_channel_write_layer2_out_12_V & ap_sync_channel_write_layer2_out_11_V & ap_sync_channel_write_layer2_out_10_V & ap_sync_channel_write_layer2_out_0_V);

assign Block_preheader_i_0_U0_ap_start = (h_pre_V_9_0_loc_chan_empty_n & h_pre_V_8_0_loc_chan_empty_n & h_pre_V_7_0_loc_chan_empty_n & h_pre_V_6_0_loc_chan_empty_n & h_pre_V_5_0_loc_chan_empty_n & h_pre_V_4_0_loc_chan_empty_n & h_pre_V_3_0_loc_chan_empty_n & h_pre_V_31_0_loc_cha_empty_n & h_pre_V_30_0_loc_cha_empty_n & h_pre_V_2_0_loc_chan_empty_n & h_pre_V_29_0_loc_cha_empty_n & h_pre_V_28_0_loc_cha_empty_n & h_pre_V_27_0_loc_cha_empty_n & h_pre_V_26_0_loc_cha_empty_n & h_pre_V_25_0_loc_cha_empty_n & h_pre_V_24_0_loc_cha_empty_n & h_pre_V_23_0_loc_cha_empty_n & h_pre_V_22_0_loc_cha_empty_n & h_pre_V_21_0_loc_cha_empty_n & h_pre_V_20_0_loc_cha_empty_n & h_pre_V_1_0_loc_chan_empty_n & h_pre_V_19_0_loc_cha_empty_n & h_pre_V_18_0_loc_cha_empty_n & h_pre_V_17_0_loc_cha_empty_n & h_pre_V_16_0_loc_cha_empty_n & h_pre_V_15_0_loc_cha_empty_n & h_pre_V_14_0_loc_cha_empty_n & h_pre_V_13_0_loc_cha_empty_n & h_pre_V_12_0_loc_cha_empty_n & h_pre_V_11_0_loc_cha_empty_n & h_pre_V_10_0_loc_cha_empty_n & h_pre_V_0_0_loc_chan_empty_n);

assign Block_preheader_i_0_U0_start_full_n = 1'b1;

assign Block_preheader_i_0_U0_start_write = 1'b0;

assign Loop_LSTM_TS_proc234_U0_ap_continue = (ap_sync_channel_write_h_pre_V_9_0_loc_chan & ap_sync_channel_write_h_pre_V_8_0_loc_chan & ap_sync_channel_write_h_pre_V_7_0_loc_chan & ap_sync_channel_write_h_pre_V_6_0_loc_chan & ap_sync_channel_write_h_pre_V_5_0_loc_chan & ap_sync_channel_write_h_pre_V_4_0_loc_chan & ap_sync_channel_write_h_pre_V_3_0_loc_chan & ap_sync_channel_write_h_pre_V_31_0_loc_cha & ap_sync_channel_write_h_pre_V_30_0_loc_cha & ap_sync_channel_write_h_pre_V_2_0_loc_chan & ap_sync_channel_write_h_pre_V_29_0_loc_cha & ap_sync_channel_write_h_pre_V_28_0_loc_cha & ap_sync_channel_write_h_pre_V_27_0_loc_cha & ap_sync_channel_write_h_pre_V_26_0_loc_cha & ap_sync_channel_write_h_pre_V_25_0_loc_cha & ap_sync_channel_write_h_pre_V_24_0_loc_cha & ap_sync_channel_write_h_pre_V_23_0_loc_cha & ap_sync_channel_write_h_pre_V_22_0_loc_cha & ap_sync_channel_write_h_pre_V_21_0_loc_cha & ap_sync_channel_write_h_pre_V_20_0_loc_cha & ap_sync_channel_write_h_pre_V_1_0_loc_chan & ap_sync_channel_write_h_pre_V_19_0_loc_cha & ap_sync_channel_write_h_pre_V_18_0_loc_cha & ap_sync_channel_write_h_pre_V_17_0_loc_cha & ap_sync_channel_write_h_pre_V_16_0_loc_cha & ap_sync_channel_write_h_pre_V_15_0_loc_cha & ap_sync_channel_write_h_pre_V_14_0_loc_cha & ap_sync_channel_write_h_pre_V_13_0_loc_cha & ap_sync_channel_write_h_pre_V_12_0_loc_cha & ap_sync_channel_write_h_pre_V_11_0_loc_cha & ap_sync_channel_write_h_pre_V_10_0_loc_cha & ap_sync_channel_write_h_pre_V_0_0_loc_chan);

assign Loop_LSTM_TS_proc234_U0_ap_start = ((ap_sync_reg_Loop_LSTM_TS_proc234_U0_ap_ready ^ 1'b1) & ap_start);

assign Loop_LSTM_TS_proc234_U0_start_full_n = 1'b1;

assign Loop_LSTM_TS_proc234_U0_start_write = 1'b0;

assign ap_channel_done_h_pre_V_0_0_loc_chan = ((ap_sync_reg_channel_write_h_pre_V_0_0_loc_chan ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_10_0_loc_cha = ((ap_sync_reg_channel_write_h_pre_V_10_0_loc_cha ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_11_0_loc_cha = ((ap_sync_reg_channel_write_h_pre_V_11_0_loc_cha ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_12_0_loc_cha = ((ap_sync_reg_channel_write_h_pre_V_12_0_loc_cha ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_13_0_loc_cha = ((ap_sync_reg_channel_write_h_pre_V_13_0_loc_cha ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_14_0_loc_cha = ((ap_sync_reg_channel_write_h_pre_V_14_0_loc_cha ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_15_0_loc_cha = ((ap_sync_reg_channel_write_h_pre_V_15_0_loc_cha ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_16_0_loc_cha = ((ap_sync_reg_channel_write_h_pre_V_16_0_loc_cha ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_17_0_loc_cha = ((ap_sync_reg_channel_write_h_pre_V_17_0_loc_cha ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_18_0_loc_cha = ((ap_sync_reg_channel_write_h_pre_V_18_0_loc_cha ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_19_0_loc_cha = ((ap_sync_reg_channel_write_h_pre_V_19_0_loc_cha ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_1_0_loc_chan = ((ap_sync_reg_channel_write_h_pre_V_1_0_loc_chan ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_20_0_loc_cha = ((ap_sync_reg_channel_write_h_pre_V_20_0_loc_cha ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_21_0_loc_cha = ((ap_sync_reg_channel_write_h_pre_V_21_0_loc_cha ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_22_0_loc_cha = ((ap_sync_reg_channel_write_h_pre_V_22_0_loc_cha ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_23_0_loc_cha = ((ap_sync_reg_channel_write_h_pre_V_23_0_loc_cha ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_24_0_loc_cha = ((ap_sync_reg_channel_write_h_pre_V_24_0_loc_cha ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_25_0_loc_cha = ((ap_sync_reg_channel_write_h_pre_V_25_0_loc_cha ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_26_0_loc_cha = ((ap_sync_reg_channel_write_h_pre_V_26_0_loc_cha ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_27_0_loc_cha = ((ap_sync_reg_channel_write_h_pre_V_27_0_loc_cha ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_28_0_loc_cha = ((ap_sync_reg_channel_write_h_pre_V_28_0_loc_cha ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_29_0_loc_cha = ((ap_sync_reg_channel_write_h_pre_V_29_0_loc_cha ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_2_0_loc_chan = ((ap_sync_reg_channel_write_h_pre_V_2_0_loc_chan ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_30_0_loc_cha = ((ap_sync_reg_channel_write_h_pre_V_30_0_loc_cha ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_31_0_loc_cha = ((ap_sync_reg_channel_write_h_pre_V_31_0_loc_cha ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_3_0_loc_chan = ((ap_sync_reg_channel_write_h_pre_V_3_0_loc_chan ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_4_0_loc_chan = ((ap_sync_reg_channel_write_h_pre_V_4_0_loc_chan ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_5_0_loc_chan = ((ap_sync_reg_channel_write_h_pre_V_5_0_loc_chan ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_6_0_loc_chan = ((ap_sync_reg_channel_write_h_pre_V_6_0_loc_chan ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_7_0_loc_chan = ((ap_sync_reg_channel_write_h_pre_V_7_0_loc_chan ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_8_0_loc_chan = ((ap_sync_reg_channel_write_h_pre_V_8_0_loc_chan ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_h_pre_V_9_0_loc_chan = ((ap_sync_reg_channel_write_h_pre_V_9_0_loc_chan ^ 1'b1) & Loop_LSTM_TS_proc234_U0_ap_done);

assign ap_channel_done_layer2_out_0_V = ((ap_sync_reg_channel_write_layer2_out_0_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_10_V = ((ap_sync_reg_channel_write_layer2_out_10_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_11_V = ((ap_sync_reg_channel_write_layer2_out_11_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_12_V = ((ap_sync_reg_channel_write_layer2_out_12_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_13_V = ((ap_sync_reg_channel_write_layer2_out_13_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_14_V = ((ap_sync_reg_channel_write_layer2_out_14_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_15_V = ((ap_sync_reg_channel_write_layer2_out_15_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_16_V = ((ap_sync_reg_channel_write_layer2_out_16_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_17_V = ((ap_sync_reg_channel_write_layer2_out_17_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_18_V = ((ap_sync_reg_channel_write_layer2_out_18_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_19_V = ((ap_sync_reg_channel_write_layer2_out_19_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_1_V = ((ap_sync_reg_channel_write_layer2_out_1_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_20_V = ((ap_sync_reg_channel_write_layer2_out_20_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_21_V = ((ap_sync_reg_channel_write_layer2_out_21_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_22_V = ((ap_sync_reg_channel_write_layer2_out_22_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_23_V = ((ap_sync_reg_channel_write_layer2_out_23_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_24_V = ((ap_sync_reg_channel_write_layer2_out_24_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_25_V = ((ap_sync_reg_channel_write_layer2_out_25_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_26_V = ((ap_sync_reg_channel_write_layer2_out_26_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_27_V = ((ap_sync_reg_channel_write_layer2_out_27_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_28_V = ((ap_sync_reg_channel_write_layer2_out_28_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_29_V = ((ap_sync_reg_channel_write_layer2_out_29_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_2_V = ((ap_sync_reg_channel_write_layer2_out_2_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_30_V = ((ap_sync_reg_channel_write_layer2_out_30_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_31_V = ((ap_sync_reg_channel_write_layer2_out_31_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_3_V = ((ap_sync_reg_channel_write_layer2_out_3_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_4_V = ((ap_sync_reg_channel_write_layer2_out_4_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_5_V = ((ap_sync_reg_channel_write_layer2_out_5_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_6_V = ((ap_sync_reg_channel_write_layer2_out_6_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_7_V = ((ap_sync_reg_channel_write_layer2_out_7_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_8_V = ((ap_sync_reg_channel_write_layer2_out_8_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer2_out_9_V = ((ap_sync_reg_channel_write_layer2_out_9_V ^ 1'b1) & Block_preheader_i_0_U0_ap_done);

assign ap_channel_done_layer3_out_0_V = ((ap_sync_reg_channel_write_layer3_out_0_V ^ 1'b1) & dense_simple_0_0_1_U0_ap_done);

assign ap_channel_done_layer3_out_1_V = ((ap_sync_reg_channel_write_layer3_out_1_V ^ 1'b1) & dense_simple_0_0_1_U0_ap_done);

assign ap_channel_done_layer3_out_2_V = ((ap_sync_reg_channel_write_layer3_out_2_V ^ 1'b1) & dense_simple_0_0_1_U0_ap_done);

assign ap_channel_done_layer3_out_3_V = ((ap_sync_reg_channel_write_layer3_out_3_V ^ 1'b1) & dense_simple_0_0_1_U0_ap_done);

assign ap_channel_done_layer3_out_4_V = ((ap_sync_reg_channel_write_layer3_out_4_V ^ 1'b1) & dense_simple_0_0_1_U0_ap_done);

assign ap_channel_done_layer3_out_5_V = ((ap_sync_reg_channel_write_layer3_out_5_V ^ 1'b1) & dense_simple_0_0_1_U0_ap_done);

assign ap_channel_done_layer3_out_6_V = ((ap_sync_reg_channel_write_layer3_out_6_V ^ 1'b1) & dense_simple_0_0_1_U0_ap_done);

assign ap_channel_done_layer3_out_7_V = ((ap_sync_reg_channel_write_layer3_out_7_V ^ 1'b1) & dense_simple_0_0_1_U0_ap_done);

assign ap_channel_done_layer3_out_8_V = ((ap_sync_reg_channel_write_layer3_out_8_V ^ 1'b1) & dense_simple_0_0_1_U0_ap_done);

assign ap_channel_done_layer3_out_9_V = ((ap_sync_reg_channel_write_layer3_out_9_V ^ 1'b1) & dense_simple_0_0_1_U0_ap_done);

assign ap_done = ap_sync_done;

assign ap_idle = (softmax_U0_ap_idle & (layer3_out_9_V_empty_n ^ 1'b1) & (layer3_out_8_V_empty_n ^ 1'b1) & (layer3_out_7_V_empty_n ^ 1'b1) & (layer3_out_6_V_empty_n ^ 1'b1) & (layer3_out_5_V_empty_n ^ 1'b1) & (layer3_out_4_V_empty_n ^ 1'b1) & (layer3_out_3_V_empty_n ^ 1'b1) & (layer3_out_2_V_empty_n ^ 1'b1) & (layer3_out_1_V_empty_n ^ 1'b1) & (layer3_out_0_V_empty_n ^ 1'b1) & (layer2_out_31_V_empty_n ^ 1'b1) & (layer2_out_30_V_empty_n ^ 1'b1) & (layer2_out_29_V_empty_n ^ 1'b1) & (layer2_out_28_V_empty_n ^ 1'b1) & (layer2_out_27_V_empty_n ^ 1'b1) & (layer2_out_26_V_empty_n ^ 1'b1) & (layer2_out_25_V_empty_n ^ 1'b1) & (layer2_out_24_V_empty_n ^ 1'b1) & (layer2_out_23_V_empty_n ^ 1'b1) & (layer2_out_22_V_empty_n ^ 1'b1) & (layer2_out_21_V_empty_n ^ 1'b1) & (layer2_out_20_V_empty_n ^ 1'b1) & (layer2_out_19_V_empty_n ^ 1'b1) & (layer2_out_18_V_empty_n ^ 1'b1) & (layer2_out_17_V_empty_n ^ 1'b1) & (layer2_out_16_V_empty_n ^ 1'b1) & (layer2_out_15_V_empty_n ^ 1'b1) & (layer2_out_14_V_empty_n ^ 1'b1) & (layer2_out_13_V_empty_n ^ 1'b1) & (layer2_out_12_V_empty_n ^ 1'b1) & (layer2_out_11_V_empty_n ^ 1'b1) & (layer2_out_10_V_empty_n ^ 1'b1) & (layer2_out_9_V_empty_n ^ 1'b1) & (layer2_out_8_V_empty_n ^ 1'b1) & (layer2_out_7_V_empty_n ^ 1'b1) & (layer2_out_6_V_empty_n ^ 1'b1) & (layer2_out_5_V_empty_n ^ 1'b1) & (layer2_out_4_V_empty_n ^ 1'b1) & (layer2_out_3_V_empty_n ^ 1'b1) & (layer2_out_2_V_empty_n ^ 1'b1) & (layer2_out_1_V_empty_n ^ 1'b1) & (layer2_out_0_V_empty_n ^ 1'b1) & (h_pre_V_0_0_loc_chan_empty_n ^ 1'b1) & (h_pre_V_1_0_loc_chan_empty_n ^ 1'b1) & (h_pre_V_2_0_loc_chan_empty_n ^ 1'b1) & (h_pre_V_3_0_loc_chan_empty_n ^ 1'b1) & (h_pre_V_4_0_loc_chan_empty_n ^ 1'b1) & (h_pre_V_5_0_loc_chan_empty_n ^ 1'b1) & (h_pre_V_6_0_loc_chan_empty_n ^ 1'b1) & (h_pre_V_7_0_loc_chan_empty_n ^ 1'b1) & (h_pre_V_8_0_loc_chan_empty_n ^ 1'b1) & (h_pre_V_9_0_loc_chan_empty_n ^ 1'b1) & (h_pre_V_10_0_loc_cha_empty_n ^ 1'b1) & (h_pre_V_11_0_loc_cha_empty_n ^ 1'b1) & (h_pre_V_12_0_loc_cha_empty_n ^ 1'b1) & (h_pre_V_13_0_loc_cha_empty_n ^ 1'b1) & (h_pre_V_14_0_loc_cha_empty_n ^ 1'b1) & (h_pre_V_15_0_loc_cha_empty_n ^ 1'b1) & (h_pre_V_16_0_loc_cha_empty_n ^ 1'b1) & (h_pre_V_17_0_loc_cha_empty_n ^ 1'b1) & (h_pre_V_18_0_loc_cha_empty_n ^ 1'b1) & (h_pre_V_19_0_loc_cha_empty_n ^ 1'b1) & (h_pre_V_20_0_loc_cha_empty_n ^ 1'b1) & (h_pre_V_21_0_loc_cha_empty_n ^ 1'b1) & (h_pre_V_22_0_loc_cha_empty_n ^ 1'b1) & (h_pre_V_23_0_loc_cha_empty_n ^ 1'b1) & (h_pre_V_24_0_loc_cha_empty_n ^ 1'b1) & (h_pre_V_25_0_loc_cha_empty_n ^ 1'b1) & (h_pre_V_26_0_loc_cha_empty_n ^ 1'b1) & (h_pre_V_27_0_loc_cha_empty_n ^ 1'b1) & (h_pre_V_28_0_loc_cha_empty_n ^ 1'b1) & (h_pre_V_29_0_loc_cha_empty_n ^ 1'b1) & (h_pre_V_30_0_loc_cha_empty_n ^ 1'b1) & (h_pre_V_31_0_loc_cha_empty_n ^ 1'b1) & dense_simple_0_0_1_U0_ap_idle & Loop_LSTM_TS_proc234_U0_ap_idle & Block_preheader_i_0_U0_ap_idle & Block_preheader139_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_Block_preheader139_U0_ap_ready = (ap_sync_reg_Block_preheader139_U0_ap_ready | Block_preheader139_U0_ap_ready);

assign ap_sync_Loop_LSTM_TS_proc234_U0_ap_ready = (ap_sync_reg_Loop_LSTM_TS_proc234_U0_ap_ready | Loop_LSTM_TS_proc234_U0_ap_ready);

assign ap_sync_channel_write_h_pre_V_0_0_loc_chan = ((h_pre_V_0_0_loc_chan_full_n & ap_channel_done_h_pre_V_0_0_loc_chan) | ap_sync_reg_channel_write_h_pre_V_0_0_loc_chan);

assign ap_sync_channel_write_h_pre_V_10_0_loc_cha = ((h_pre_V_10_0_loc_cha_full_n & ap_channel_done_h_pre_V_10_0_loc_cha) | ap_sync_reg_channel_write_h_pre_V_10_0_loc_cha);

assign ap_sync_channel_write_h_pre_V_11_0_loc_cha = ((h_pre_V_11_0_loc_cha_full_n & ap_channel_done_h_pre_V_11_0_loc_cha) | ap_sync_reg_channel_write_h_pre_V_11_0_loc_cha);

assign ap_sync_channel_write_h_pre_V_12_0_loc_cha = ((h_pre_V_12_0_loc_cha_full_n & ap_channel_done_h_pre_V_12_0_loc_cha) | ap_sync_reg_channel_write_h_pre_V_12_0_loc_cha);

assign ap_sync_channel_write_h_pre_V_13_0_loc_cha = ((h_pre_V_13_0_loc_cha_full_n & ap_channel_done_h_pre_V_13_0_loc_cha) | ap_sync_reg_channel_write_h_pre_V_13_0_loc_cha);

assign ap_sync_channel_write_h_pre_V_14_0_loc_cha = ((h_pre_V_14_0_loc_cha_full_n & ap_channel_done_h_pre_V_14_0_loc_cha) | ap_sync_reg_channel_write_h_pre_V_14_0_loc_cha);

assign ap_sync_channel_write_h_pre_V_15_0_loc_cha = ((h_pre_V_15_0_loc_cha_full_n & ap_channel_done_h_pre_V_15_0_loc_cha) | ap_sync_reg_channel_write_h_pre_V_15_0_loc_cha);

assign ap_sync_channel_write_h_pre_V_16_0_loc_cha = ((h_pre_V_16_0_loc_cha_full_n & ap_channel_done_h_pre_V_16_0_loc_cha) | ap_sync_reg_channel_write_h_pre_V_16_0_loc_cha);

assign ap_sync_channel_write_h_pre_V_17_0_loc_cha = ((h_pre_V_17_0_loc_cha_full_n & ap_channel_done_h_pre_V_17_0_loc_cha) | ap_sync_reg_channel_write_h_pre_V_17_0_loc_cha);

assign ap_sync_channel_write_h_pre_V_18_0_loc_cha = ((h_pre_V_18_0_loc_cha_full_n & ap_channel_done_h_pre_V_18_0_loc_cha) | ap_sync_reg_channel_write_h_pre_V_18_0_loc_cha);

assign ap_sync_channel_write_h_pre_V_19_0_loc_cha = ((h_pre_V_19_0_loc_cha_full_n & ap_channel_done_h_pre_V_19_0_loc_cha) | ap_sync_reg_channel_write_h_pre_V_19_0_loc_cha);

assign ap_sync_channel_write_h_pre_V_1_0_loc_chan = ((h_pre_V_1_0_loc_chan_full_n & ap_channel_done_h_pre_V_1_0_loc_chan) | ap_sync_reg_channel_write_h_pre_V_1_0_loc_chan);

assign ap_sync_channel_write_h_pre_V_20_0_loc_cha = ((h_pre_V_20_0_loc_cha_full_n & ap_channel_done_h_pre_V_20_0_loc_cha) | ap_sync_reg_channel_write_h_pre_V_20_0_loc_cha);

assign ap_sync_channel_write_h_pre_V_21_0_loc_cha = ((h_pre_V_21_0_loc_cha_full_n & ap_channel_done_h_pre_V_21_0_loc_cha) | ap_sync_reg_channel_write_h_pre_V_21_0_loc_cha);

assign ap_sync_channel_write_h_pre_V_22_0_loc_cha = ((h_pre_V_22_0_loc_cha_full_n & ap_channel_done_h_pre_V_22_0_loc_cha) | ap_sync_reg_channel_write_h_pre_V_22_0_loc_cha);

assign ap_sync_channel_write_h_pre_V_23_0_loc_cha = ((h_pre_V_23_0_loc_cha_full_n & ap_channel_done_h_pre_V_23_0_loc_cha) | ap_sync_reg_channel_write_h_pre_V_23_0_loc_cha);

assign ap_sync_channel_write_h_pre_V_24_0_loc_cha = ((h_pre_V_24_0_loc_cha_full_n & ap_channel_done_h_pre_V_24_0_loc_cha) | ap_sync_reg_channel_write_h_pre_V_24_0_loc_cha);

assign ap_sync_channel_write_h_pre_V_25_0_loc_cha = ((h_pre_V_25_0_loc_cha_full_n & ap_channel_done_h_pre_V_25_0_loc_cha) | ap_sync_reg_channel_write_h_pre_V_25_0_loc_cha);

assign ap_sync_channel_write_h_pre_V_26_0_loc_cha = ((h_pre_V_26_0_loc_cha_full_n & ap_channel_done_h_pre_V_26_0_loc_cha) | ap_sync_reg_channel_write_h_pre_V_26_0_loc_cha);

assign ap_sync_channel_write_h_pre_V_27_0_loc_cha = ((h_pre_V_27_0_loc_cha_full_n & ap_channel_done_h_pre_V_27_0_loc_cha) | ap_sync_reg_channel_write_h_pre_V_27_0_loc_cha);

assign ap_sync_channel_write_h_pre_V_28_0_loc_cha = ((h_pre_V_28_0_loc_cha_full_n & ap_channel_done_h_pre_V_28_0_loc_cha) | ap_sync_reg_channel_write_h_pre_V_28_0_loc_cha);

assign ap_sync_channel_write_h_pre_V_29_0_loc_cha = ((h_pre_V_29_0_loc_cha_full_n & ap_channel_done_h_pre_V_29_0_loc_cha) | ap_sync_reg_channel_write_h_pre_V_29_0_loc_cha);

assign ap_sync_channel_write_h_pre_V_2_0_loc_chan = ((h_pre_V_2_0_loc_chan_full_n & ap_channel_done_h_pre_V_2_0_loc_chan) | ap_sync_reg_channel_write_h_pre_V_2_0_loc_chan);

assign ap_sync_channel_write_h_pre_V_30_0_loc_cha = ((h_pre_V_30_0_loc_cha_full_n & ap_channel_done_h_pre_V_30_0_loc_cha) | ap_sync_reg_channel_write_h_pre_V_30_0_loc_cha);

assign ap_sync_channel_write_h_pre_V_31_0_loc_cha = ((h_pre_V_31_0_loc_cha_full_n & ap_channel_done_h_pre_V_31_0_loc_cha) | ap_sync_reg_channel_write_h_pre_V_31_0_loc_cha);

assign ap_sync_channel_write_h_pre_V_3_0_loc_chan = ((h_pre_V_3_0_loc_chan_full_n & ap_channel_done_h_pre_V_3_0_loc_chan) | ap_sync_reg_channel_write_h_pre_V_3_0_loc_chan);

assign ap_sync_channel_write_h_pre_V_4_0_loc_chan = ((h_pre_V_4_0_loc_chan_full_n & ap_channel_done_h_pre_V_4_0_loc_chan) | ap_sync_reg_channel_write_h_pre_V_4_0_loc_chan);

assign ap_sync_channel_write_h_pre_V_5_0_loc_chan = ((h_pre_V_5_0_loc_chan_full_n & ap_channel_done_h_pre_V_5_0_loc_chan) | ap_sync_reg_channel_write_h_pre_V_5_0_loc_chan);

assign ap_sync_channel_write_h_pre_V_6_0_loc_chan = ((h_pre_V_6_0_loc_chan_full_n & ap_channel_done_h_pre_V_6_0_loc_chan) | ap_sync_reg_channel_write_h_pre_V_6_0_loc_chan);

assign ap_sync_channel_write_h_pre_V_7_0_loc_chan = ((h_pre_V_7_0_loc_chan_full_n & ap_channel_done_h_pre_V_7_0_loc_chan) | ap_sync_reg_channel_write_h_pre_V_7_0_loc_chan);

assign ap_sync_channel_write_h_pre_V_8_0_loc_chan = ((h_pre_V_8_0_loc_chan_full_n & ap_channel_done_h_pre_V_8_0_loc_chan) | ap_sync_reg_channel_write_h_pre_V_8_0_loc_chan);

assign ap_sync_channel_write_h_pre_V_9_0_loc_chan = ((h_pre_V_9_0_loc_chan_full_n & ap_channel_done_h_pre_V_9_0_loc_chan) | ap_sync_reg_channel_write_h_pre_V_9_0_loc_chan);

assign ap_sync_channel_write_layer2_out_0_V = ((layer2_out_0_V_full_n & ap_channel_done_layer2_out_0_V) | ap_sync_reg_channel_write_layer2_out_0_V);

assign ap_sync_channel_write_layer2_out_10_V = ((layer2_out_10_V_full_n & ap_channel_done_layer2_out_10_V) | ap_sync_reg_channel_write_layer2_out_10_V);

assign ap_sync_channel_write_layer2_out_11_V = ((layer2_out_11_V_full_n & ap_channel_done_layer2_out_11_V) | ap_sync_reg_channel_write_layer2_out_11_V);

assign ap_sync_channel_write_layer2_out_12_V = ((layer2_out_12_V_full_n & ap_channel_done_layer2_out_12_V) | ap_sync_reg_channel_write_layer2_out_12_V);

assign ap_sync_channel_write_layer2_out_13_V = ((layer2_out_13_V_full_n & ap_channel_done_layer2_out_13_V) | ap_sync_reg_channel_write_layer2_out_13_V);

assign ap_sync_channel_write_layer2_out_14_V = ((layer2_out_14_V_full_n & ap_channel_done_layer2_out_14_V) | ap_sync_reg_channel_write_layer2_out_14_V);

assign ap_sync_channel_write_layer2_out_15_V = ((layer2_out_15_V_full_n & ap_channel_done_layer2_out_15_V) | ap_sync_reg_channel_write_layer2_out_15_V);

assign ap_sync_channel_write_layer2_out_16_V = ((layer2_out_16_V_full_n & ap_channel_done_layer2_out_16_V) | ap_sync_reg_channel_write_layer2_out_16_V);

assign ap_sync_channel_write_layer2_out_17_V = ((layer2_out_17_V_full_n & ap_channel_done_layer2_out_17_V) | ap_sync_reg_channel_write_layer2_out_17_V);

assign ap_sync_channel_write_layer2_out_18_V = ((layer2_out_18_V_full_n & ap_channel_done_layer2_out_18_V) | ap_sync_reg_channel_write_layer2_out_18_V);

assign ap_sync_channel_write_layer2_out_19_V = ((layer2_out_19_V_full_n & ap_channel_done_layer2_out_19_V) | ap_sync_reg_channel_write_layer2_out_19_V);

assign ap_sync_channel_write_layer2_out_1_V = ((layer2_out_1_V_full_n & ap_channel_done_layer2_out_1_V) | ap_sync_reg_channel_write_layer2_out_1_V);

assign ap_sync_channel_write_layer2_out_20_V = ((layer2_out_20_V_full_n & ap_channel_done_layer2_out_20_V) | ap_sync_reg_channel_write_layer2_out_20_V);

assign ap_sync_channel_write_layer2_out_21_V = ((layer2_out_21_V_full_n & ap_channel_done_layer2_out_21_V) | ap_sync_reg_channel_write_layer2_out_21_V);

assign ap_sync_channel_write_layer2_out_22_V = ((layer2_out_22_V_full_n & ap_channel_done_layer2_out_22_V) | ap_sync_reg_channel_write_layer2_out_22_V);

assign ap_sync_channel_write_layer2_out_23_V = ((layer2_out_23_V_full_n & ap_channel_done_layer2_out_23_V) | ap_sync_reg_channel_write_layer2_out_23_V);

assign ap_sync_channel_write_layer2_out_24_V = ((layer2_out_24_V_full_n & ap_channel_done_layer2_out_24_V) | ap_sync_reg_channel_write_layer2_out_24_V);

assign ap_sync_channel_write_layer2_out_25_V = ((layer2_out_25_V_full_n & ap_channel_done_layer2_out_25_V) | ap_sync_reg_channel_write_layer2_out_25_V);

assign ap_sync_channel_write_layer2_out_26_V = ((layer2_out_26_V_full_n & ap_channel_done_layer2_out_26_V) | ap_sync_reg_channel_write_layer2_out_26_V);

assign ap_sync_channel_write_layer2_out_27_V = ((layer2_out_27_V_full_n & ap_channel_done_layer2_out_27_V) | ap_sync_reg_channel_write_layer2_out_27_V);

assign ap_sync_channel_write_layer2_out_28_V = ((layer2_out_28_V_full_n & ap_channel_done_layer2_out_28_V) | ap_sync_reg_channel_write_layer2_out_28_V);

assign ap_sync_channel_write_layer2_out_29_V = ((layer2_out_29_V_full_n & ap_channel_done_layer2_out_29_V) | ap_sync_reg_channel_write_layer2_out_29_V);

assign ap_sync_channel_write_layer2_out_2_V = ((layer2_out_2_V_full_n & ap_channel_done_layer2_out_2_V) | ap_sync_reg_channel_write_layer2_out_2_V);

assign ap_sync_channel_write_layer2_out_30_V = ((layer2_out_30_V_full_n & ap_channel_done_layer2_out_30_V) | ap_sync_reg_channel_write_layer2_out_30_V);

assign ap_sync_channel_write_layer2_out_31_V = ((layer2_out_31_V_full_n & ap_channel_done_layer2_out_31_V) | ap_sync_reg_channel_write_layer2_out_31_V);

assign ap_sync_channel_write_layer2_out_3_V = ((layer2_out_3_V_full_n & ap_channel_done_layer2_out_3_V) | ap_sync_reg_channel_write_layer2_out_3_V);

assign ap_sync_channel_write_layer2_out_4_V = ((layer2_out_4_V_full_n & ap_channel_done_layer2_out_4_V) | ap_sync_reg_channel_write_layer2_out_4_V);

assign ap_sync_channel_write_layer2_out_5_V = ((layer2_out_5_V_full_n & ap_channel_done_layer2_out_5_V) | ap_sync_reg_channel_write_layer2_out_5_V);

assign ap_sync_channel_write_layer2_out_6_V = ((layer2_out_6_V_full_n & ap_channel_done_layer2_out_6_V) | ap_sync_reg_channel_write_layer2_out_6_V);

assign ap_sync_channel_write_layer2_out_7_V = ((layer2_out_7_V_full_n & ap_channel_done_layer2_out_7_V) | ap_sync_reg_channel_write_layer2_out_7_V);

assign ap_sync_channel_write_layer2_out_8_V = ((layer2_out_8_V_full_n & ap_channel_done_layer2_out_8_V) | ap_sync_reg_channel_write_layer2_out_8_V);

assign ap_sync_channel_write_layer2_out_9_V = ((layer2_out_9_V_full_n & ap_channel_done_layer2_out_9_V) | ap_sync_reg_channel_write_layer2_out_9_V);

assign ap_sync_channel_write_layer3_out_0_V = ((layer3_out_0_V_full_n & ap_channel_done_layer3_out_0_V) | ap_sync_reg_channel_write_layer3_out_0_V);

assign ap_sync_channel_write_layer3_out_1_V = ((layer3_out_1_V_full_n & ap_channel_done_layer3_out_1_V) | ap_sync_reg_channel_write_layer3_out_1_V);

assign ap_sync_channel_write_layer3_out_2_V = ((layer3_out_2_V_full_n & ap_channel_done_layer3_out_2_V) | ap_sync_reg_channel_write_layer3_out_2_V);

assign ap_sync_channel_write_layer3_out_3_V = ((layer3_out_3_V_full_n & ap_channel_done_layer3_out_3_V) | ap_sync_reg_channel_write_layer3_out_3_V);

assign ap_sync_channel_write_layer3_out_4_V = ((layer3_out_4_V_full_n & ap_channel_done_layer3_out_4_V) | ap_sync_reg_channel_write_layer3_out_4_V);

assign ap_sync_channel_write_layer3_out_5_V = ((layer3_out_5_V_full_n & ap_channel_done_layer3_out_5_V) | ap_sync_reg_channel_write_layer3_out_5_V);

assign ap_sync_channel_write_layer3_out_6_V = ((layer3_out_6_V_full_n & ap_channel_done_layer3_out_6_V) | ap_sync_reg_channel_write_layer3_out_6_V);

assign ap_sync_channel_write_layer3_out_7_V = ((layer3_out_7_V_full_n & ap_channel_done_layer3_out_7_V) | ap_sync_reg_channel_write_layer3_out_7_V);

assign ap_sync_channel_write_layer3_out_8_V = ((layer3_out_8_V_full_n & ap_channel_done_layer3_out_8_V) | ap_sync_reg_channel_write_layer3_out_8_V);

assign ap_sync_channel_write_layer3_out_9_V = ((layer3_out_9_V_full_n & ap_channel_done_layer3_out_9_V) | ap_sync_reg_channel_write_layer3_out_9_V);

assign ap_sync_continue = ap_sync_done;

assign ap_sync_done = (softmax_U0_ap_done & Block_preheader139_U0_ap_done);

assign ap_sync_ready = (ap_sync_Loop_LSTM_TS_proc234_U0_ap_ready & ap_sync_Block_preheader139_U0_ap_ready);

assign const_size_in_1 = Block_preheader139_U0_const_size_in_1;

assign const_size_in_1_ap_vld = Block_preheader139_U0_const_size_in_1_ap_vld;

assign const_size_out_1 = Block_preheader139_U0_const_size_out_1;

assign const_size_out_1_ap_vld = Block_preheader139_U0_const_size_out_1_ap_vld;

assign dense_simple_0_0_1_U0_ap_continue = (ap_sync_channel_write_layer3_out_9_V & ap_sync_channel_write_layer3_out_8_V & ap_sync_channel_write_layer3_out_7_V & ap_sync_channel_write_layer3_out_6_V & ap_sync_channel_write_layer3_out_5_V & ap_sync_channel_write_layer3_out_4_V & ap_sync_channel_write_layer3_out_3_V & ap_sync_channel_write_layer3_out_2_V & ap_sync_channel_write_layer3_out_1_V & ap_sync_channel_write_layer3_out_0_V);

assign dense_simple_0_0_1_U0_ap_start = (layer2_out_9_V_empty_n & layer2_out_8_V_empty_n & layer2_out_7_V_empty_n & layer2_out_6_V_empty_n & layer2_out_5_V_empty_n & layer2_out_4_V_empty_n & layer2_out_3_V_empty_n & layer2_out_31_V_empty_n & layer2_out_30_V_empty_n & layer2_out_2_V_empty_n & layer2_out_29_V_empty_n & layer2_out_28_V_empty_n & layer2_out_27_V_empty_n & layer2_out_26_V_empty_n & layer2_out_25_V_empty_n & layer2_out_24_V_empty_n & layer2_out_23_V_empty_n & layer2_out_22_V_empty_n & layer2_out_21_V_empty_n & layer2_out_20_V_empty_n & layer2_out_1_V_empty_n & layer2_out_19_V_empty_n & layer2_out_18_V_empty_n & layer2_out_17_V_empty_n & layer2_out_16_V_empty_n & layer2_out_15_V_empty_n & layer2_out_14_V_empty_n & layer2_out_13_V_empty_n & layer2_out_12_V_empty_n & layer2_out_11_V_empty_n & layer2_out_10_V_empty_n & layer2_out_0_V_empty_n);

assign dense_simple_0_0_1_U0_start_full_n = 1'b1;

assign dense_simple_0_0_1_U0_start_write = 1'b0;

assign input_1_0_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_0_V_address0;

assign input_1_0_V_address1 = 5'd0;

assign input_1_0_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_0_V_ce0;

assign input_1_0_V_ce1 = 1'b0;

assign input_1_0_V_d0 = 16'd0;

assign input_1_0_V_d1 = 16'd0;

assign input_1_0_V_we0 = 1'b0;

assign input_1_0_V_we1 = 1'b0;

assign input_1_10_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_10_V_address0;

assign input_1_10_V_address1 = 5'd0;

assign input_1_10_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_10_V_ce0;

assign input_1_10_V_ce1 = 1'b0;

assign input_1_10_V_d0 = 16'd0;

assign input_1_10_V_d1 = 16'd0;

assign input_1_10_V_we0 = 1'b0;

assign input_1_10_V_we1 = 1'b0;

assign input_1_11_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_11_V_address0;

assign input_1_11_V_address1 = 5'd0;

assign input_1_11_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_11_V_ce0;

assign input_1_11_V_ce1 = 1'b0;

assign input_1_11_V_d0 = 16'd0;

assign input_1_11_V_d1 = 16'd0;

assign input_1_11_V_we0 = 1'b0;

assign input_1_11_V_we1 = 1'b0;

assign input_1_12_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_12_V_address0;

assign input_1_12_V_address1 = 5'd0;

assign input_1_12_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_12_V_ce0;

assign input_1_12_V_ce1 = 1'b0;

assign input_1_12_V_d0 = 16'd0;

assign input_1_12_V_d1 = 16'd0;

assign input_1_12_V_we0 = 1'b0;

assign input_1_12_V_we1 = 1'b0;

assign input_1_13_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_13_V_address0;

assign input_1_13_V_address1 = 5'd0;

assign input_1_13_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_13_V_ce0;

assign input_1_13_V_ce1 = 1'b0;

assign input_1_13_V_d0 = 16'd0;

assign input_1_13_V_d1 = 16'd0;

assign input_1_13_V_we0 = 1'b0;

assign input_1_13_V_we1 = 1'b0;

assign input_1_14_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_14_V_address0;

assign input_1_14_V_address1 = 5'd0;

assign input_1_14_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_14_V_ce0;

assign input_1_14_V_ce1 = 1'b0;

assign input_1_14_V_d0 = 16'd0;

assign input_1_14_V_d1 = 16'd0;

assign input_1_14_V_we0 = 1'b0;

assign input_1_14_V_we1 = 1'b0;

assign input_1_15_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_15_V_address0;

assign input_1_15_V_address1 = 5'd0;

assign input_1_15_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_15_V_ce0;

assign input_1_15_V_ce1 = 1'b0;

assign input_1_15_V_d0 = 16'd0;

assign input_1_15_V_d1 = 16'd0;

assign input_1_15_V_we0 = 1'b0;

assign input_1_15_V_we1 = 1'b0;

assign input_1_16_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_16_V_address0;

assign input_1_16_V_address1 = 5'd0;

assign input_1_16_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_16_V_ce0;

assign input_1_16_V_ce1 = 1'b0;

assign input_1_16_V_d0 = 16'd0;

assign input_1_16_V_d1 = 16'd0;

assign input_1_16_V_we0 = 1'b0;

assign input_1_16_V_we1 = 1'b0;

assign input_1_17_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_17_V_address0;

assign input_1_17_V_address1 = 5'd0;

assign input_1_17_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_17_V_ce0;

assign input_1_17_V_ce1 = 1'b0;

assign input_1_17_V_d0 = 16'd0;

assign input_1_17_V_d1 = 16'd0;

assign input_1_17_V_we0 = 1'b0;

assign input_1_17_V_we1 = 1'b0;

assign input_1_18_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_18_V_address0;

assign input_1_18_V_address1 = 5'd0;

assign input_1_18_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_18_V_ce0;

assign input_1_18_V_ce1 = 1'b0;

assign input_1_18_V_d0 = 16'd0;

assign input_1_18_V_d1 = 16'd0;

assign input_1_18_V_we0 = 1'b0;

assign input_1_18_V_we1 = 1'b0;

assign input_1_19_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_19_V_address0;

assign input_1_19_V_address1 = 5'd0;

assign input_1_19_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_19_V_ce0;

assign input_1_19_V_ce1 = 1'b0;

assign input_1_19_V_d0 = 16'd0;

assign input_1_19_V_d1 = 16'd0;

assign input_1_19_V_we0 = 1'b0;

assign input_1_19_V_we1 = 1'b0;

assign input_1_1_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_1_V_address0;

assign input_1_1_V_address1 = 5'd0;

assign input_1_1_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_1_V_ce0;

assign input_1_1_V_ce1 = 1'b0;

assign input_1_1_V_d0 = 16'd0;

assign input_1_1_V_d1 = 16'd0;

assign input_1_1_V_we0 = 1'b0;

assign input_1_1_V_we1 = 1'b0;

assign input_1_20_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_20_V_address0;

assign input_1_20_V_address1 = 5'd0;

assign input_1_20_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_20_V_ce0;

assign input_1_20_V_ce1 = 1'b0;

assign input_1_20_V_d0 = 16'd0;

assign input_1_20_V_d1 = 16'd0;

assign input_1_20_V_we0 = 1'b0;

assign input_1_20_V_we1 = 1'b0;

assign input_1_21_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_21_V_address0;

assign input_1_21_V_address1 = 5'd0;

assign input_1_21_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_21_V_ce0;

assign input_1_21_V_ce1 = 1'b0;

assign input_1_21_V_d0 = 16'd0;

assign input_1_21_V_d1 = 16'd0;

assign input_1_21_V_we0 = 1'b0;

assign input_1_21_V_we1 = 1'b0;

assign input_1_22_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_22_V_address0;

assign input_1_22_V_address1 = 5'd0;

assign input_1_22_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_22_V_ce0;

assign input_1_22_V_ce1 = 1'b0;

assign input_1_22_V_d0 = 16'd0;

assign input_1_22_V_d1 = 16'd0;

assign input_1_22_V_we0 = 1'b0;

assign input_1_22_V_we1 = 1'b0;

assign input_1_23_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_23_V_address0;

assign input_1_23_V_address1 = 5'd0;

assign input_1_23_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_23_V_ce0;

assign input_1_23_V_ce1 = 1'b0;

assign input_1_23_V_d0 = 16'd0;

assign input_1_23_V_d1 = 16'd0;

assign input_1_23_V_we0 = 1'b0;

assign input_1_23_V_we1 = 1'b0;

assign input_1_24_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_24_V_address0;

assign input_1_24_V_address1 = 5'd0;

assign input_1_24_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_24_V_ce0;

assign input_1_24_V_ce1 = 1'b0;

assign input_1_24_V_d0 = 16'd0;

assign input_1_24_V_d1 = 16'd0;

assign input_1_24_V_we0 = 1'b0;

assign input_1_24_V_we1 = 1'b0;

assign input_1_25_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_25_V_address0;

assign input_1_25_V_address1 = 5'd0;

assign input_1_25_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_25_V_ce0;

assign input_1_25_V_ce1 = 1'b0;

assign input_1_25_V_d0 = 16'd0;

assign input_1_25_V_d1 = 16'd0;

assign input_1_25_V_we0 = 1'b0;

assign input_1_25_V_we1 = 1'b0;

assign input_1_26_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_26_V_address0;

assign input_1_26_V_address1 = 5'd0;

assign input_1_26_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_26_V_ce0;

assign input_1_26_V_ce1 = 1'b0;

assign input_1_26_V_d0 = 16'd0;

assign input_1_26_V_d1 = 16'd0;

assign input_1_26_V_we0 = 1'b0;

assign input_1_26_V_we1 = 1'b0;

assign input_1_27_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_27_V_address0;

assign input_1_27_V_address1 = 5'd0;

assign input_1_27_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_27_V_ce0;

assign input_1_27_V_ce1 = 1'b0;

assign input_1_27_V_d0 = 16'd0;

assign input_1_27_V_d1 = 16'd0;

assign input_1_27_V_we0 = 1'b0;

assign input_1_27_V_we1 = 1'b0;

assign input_1_2_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_2_V_address0;

assign input_1_2_V_address1 = 5'd0;

assign input_1_2_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_2_V_ce0;

assign input_1_2_V_ce1 = 1'b0;

assign input_1_2_V_d0 = 16'd0;

assign input_1_2_V_d1 = 16'd0;

assign input_1_2_V_we0 = 1'b0;

assign input_1_2_V_we1 = 1'b0;

assign input_1_3_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_3_V_address0;

assign input_1_3_V_address1 = 5'd0;

assign input_1_3_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_3_V_ce0;

assign input_1_3_V_ce1 = 1'b0;

assign input_1_3_V_d0 = 16'd0;

assign input_1_3_V_d1 = 16'd0;

assign input_1_3_V_we0 = 1'b0;

assign input_1_3_V_we1 = 1'b0;

assign input_1_4_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_4_V_address0;

assign input_1_4_V_address1 = 5'd0;

assign input_1_4_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_4_V_ce0;

assign input_1_4_V_ce1 = 1'b0;

assign input_1_4_V_d0 = 16'd0;

assign input_1_4_V_d1 = 16'd0;

assign input_1_4_V_we0 = 1'b0;

assign input_1_4_V_we1 = 1'b0;

assign input_1_5_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_5_V_address0;

assign input_1_5_V_address1 = 5'd0;

assign input_1_5_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_5_V_ce0;

assign input_1_5_V_ce1 = 1'b0;

assign input_1_5_V_d0 = 16'd0;

assign input_1_5_V_d1 = 16'd0;

assign input_1_5_V_we0 = 1'b0;

assign input_1_5_V_we1 = 1'b0;

assign input_1_6_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_6_V_address0;

assign input_1_6_V_address1 = 5'd0;

assign input_1_6_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_6_V_ce0;

assign input_1_6_V_ce1 = 1'b0;

assign input_1_6_V_d0 = 16'd0;

assign input_1_6_V_d1 = 16'd0;

assign input_1_6_V_we0 = 1'b0;

assign input_1_6_V_we1 = 1'b0;

assign input_1_7_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_7_V_address0;

assign input_1_7_V_address1 = 5'd0;

assign input_1_7_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_7_V_ce0;

assign input_1_7_V_ce1 = 1'b0;

assign input_1_7_V_d0 = 16'd0;

assign input_1_7_V_d1 = 16'd0;

assign input_1_7_V_we0 = 1'b0;

assign input_1_7_V_we1 = 1'b0;

assign input_1_8_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_8_V_address0;

assign input_1_8_V_address1 = 5'd0;

assign input_1_8_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_8_V_ce0;

assign input_1_8_V_ce1 = 1'b0;

assign input_1_8_V_d0 = 16'd0;

assign input_1_8_V_d1 = 16'd0;

assign input_1_8_V_we0 = 1'b0;

assign input_1_8_V_we1 = 1'b0;

assign input_1_9_V_address0 = Loop_LSTM_TS_proc234_U0_input_1_9_V_address0;

assign input_1_9_V_address1 = 5'd0;

assign input_1_9_V_ce0 = Loop_LSTM_TS_proc234_U0_input_1_9_V_ce0;

assign input_1_9_V_ce1 = 1'b0;

assign input_1_9_V_d0 = 16'd0;

assign input_1_9_V_d1 = 16'd0;

assign input_1_9_V_we0 = 1'b0;

assign input_1_9_V_we1 = 1'b0;

assign layer5_out_0_V = softmax_U0_res_0_V;

assign layer5_out_0_V_ap_vld = softmax_U0_res_0_V_ap_vld;

assign layer5_out_1_V = softmax_U0_res_1_V;

assign layer5_out_1_V_ap_vld = softmax_U0_res_1_V_ap_vld;

assign layer5_out_2_V = softmax_U0_res_2_V;

assign layer5_out_2_V_ap_vld = softmax_U0_res_2_V_ap_vld;

assign layer5_out_3_V = softmax_U0_res_3_V;

assign layer5_out_3_V_ap_vld = softmax_U0_res_3_V_ap_vld;

assign layer5_out_4_V = softmax_U0_res_4_V;

assign layer5_out_4_V_ap_vld = softmax_U0_res_4_V_ap_vld;

assign layer5_out_5_V = softmax_U0_res_5_V;

assign layer5_out_5_V_ap_vld = softmax_U0_res_5_V_ap_vld;

assign layer5_out_6_V = softmax_U0_res_6_V;

assign layer5_out_6_V_ap_vld = softmax_U0_res_6_V_ap_vld;

assign layer5_out_7_V = softmax_U0_res_7_V;

assign layer5_out_7_V_ap_vld = softmax_U0_res_7_V_ap_vld;

assign layer5_out_8_V = softmax_U0_res_8_V;

assign layer5_out_8_V_ap_vld = softmax_U0_res_8_V_ap_vld;

assign layer5_out_9_V = softmax_U0_res_9_V;

assign layer5_out_9_V_ap_vld = softmax_U0_res_9_V_ap_vld;

assign softmax_U0_ap_continue = ap_sync_done;

assign softmax_U0_ap_start = (layer3_out_9_V_empty_n & layer3_out_8_V_empty_n & layer3_out_7_V_empty_n & layer3_out_6_V_empty_n & layer3_out_5_V_empty_n & layer3_out_4_V_empty_n & layer3_out_3_V_empty_n & layer3_out_2_V_empty_n & layer3_out_1_V_empty_n & layer3_out_0_V_empty_n);

assign softmax_U0_start_full_n = 1'b1;

assign softmax_U0_start_write = 1'b0;

endmodule //myproject
