Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date             : Wed Apr 15 12:46:15 2015
| Host             : Ian-Penn running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file testFIFO_v1_0_power_routed.rpt -pb testFIFO_v1_0_power_summary_routed.pb
| Design           : testFIFO_v1_0
| Device           : xc7z020clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.120 |
| Dynamic (W)              | 0.000 |
| Device Static (W)        | 0.120 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 83.6  |
| Junction Temperature (C) | 26.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.000 |      645 |       --- |             --- |
|   Others                 |     0.000 |        3 |       --- |             --- |
|   BUFG                   |     0.000 |        1 |        32 |            3.12 |
|   LUT as Logic           |     0.000 |      262 |     53200 |            0.49 |
|   Register               |     0.000 |      185 |    106400 |            0.17 |
|   LUT as Distributed RAM |     0.000 |      176 |     17400 |            1.01 |
| Signals                  |     0.000 |      460 |       --- |             --- |
| I/O                      |     0.000 |      102 |       125 |           81.60 |
| Static Power             |     0.120 |          |           |                 |
| Total                    |     0.120 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.007 |       0.000 |      0.007 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is completely routed                            |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| testFIFO_v1_0                |     0.000 |
|   testFIFO_v1_0_S00_AXI_inst |     0.000 |
|     memory_reg_0_63_0_2      |     0.000 |
|     memory_reg_0_63_12_14    |     0.000 |
|     memory_reg_0_63_15_17    |     0.000 |
|     memory_reg_0_63_18_20    |     0.000 |
|     memory_reg_0_63_21_23    |     0.000 |
|     memory_reg_0_63_24_26    |     0.000 |
|     memory_reg_0_63_27_29    |     0.000 |
|     memory_reg_0_63_30_30    |     0.000 |
|     memory_reg_0_63_31_31    |     0.000 |
|     memory_reg_0_63_3_5      |     0.000 |
|     memory_reg_0_63_6_8      |     0.000 |
|     memory_reg_0_63_9_11     |     0.000 |
|     memory_reg_128_191_0_2   |     0.000 |
|     memory_reg_128_191_12_14 |     0.000 |
|     memory_reg_128_191_15_17 |     0.000 |
|     memory_reg_128_191_18_20 |     0.000 |
|     memory_reg_128_191_21_23 |     0.000 |
|     memory_reg_128_191_24_26 |     0.000 |
|     memory_reg_128_191_27_29 |     0.000 |
|     memory_reg_128_191_30_30 |     0.000 |
|     memory_reg_128_191_31_31 |     0.000 |
|     memory_reg_128_191_3_5   |     0.000 |
|     memory_reg_128_191_6_8   |     0.000 |
|     memory_reg_128_191_9_11  |     0.000 |
|     memory_reg_192_255_0_2   |     0.000 |
|     memory_reg_192_255_12_14 |     0.000 |
|     memory_reg_192_255_15_17 |     0.000 |
|     memory_reg_192_255_18_20 |     0.000 |
|     memory_reg_192_255_21_23 |     0.000 |
|     memory_reg_192_255_24_26 |     0.000 |
|     memory_reg_192_255_27_29 |     0.000 |
|     memory_reg_192_255_30_30 |     0.000 |
|     memory_reg_192_255_31_31 |     0.000 |
|     memory_reg_192_255_3_5   |     0.000 |
|     memory_reg_192_255_6_8   |     0.000 |
|     memory_reg_192_255_9_11  |     0.000 |
|     memory_reg_64_127_0_2    |     0.000 |
|     memory_reg_64_127_12_14  |     0.000 |
|     memory_reg_64_127_15_17  |     0.000 |
|     memory_reg_64_127_18_20  |     0.000 |
|     memory_reg_64_127_21_23  |     0.000 |
|     memory_reg_64_127_24_26  |     0.000 |
|     memory_reg_64_127_27_29  |     0.000 |
|     memory_reg_64_127_30_30  |     0.000 |
|     memory_reg_64_127_31_31  |     0.000 |
|     memory_reg_64_127_3_5    |     0.000 |
|     memory_reg_64_127_6_8    |     0.000 |
|     memory_reg_64_127_9_11   |     0.000 |
+------------------------------+-----------+


