// Seed: 2112267883
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output wor id_4,
    output wire id_5
);
  assign id_5 = -1'b0;
  parameter id_7 = 1;
  wire id_8;
endmodule
module module_1 (
    output wand  id_0,
    input  wand  id_1,
    output logic id_2
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_5 = 0;
  always @* begin : LABEL_0
    id_2 = -1;
  end
  wire [1 'b0 : -1] id_4;
endmodule
module module_2 (
    output supply1 id_0,
    output tri1 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input wand id_4,
    input uwire id_5,
    input wor id_6,
    input tri0 id_7,
    output wire id_8,
    output tri1 id_9,
    input uwire id_10,
    input supply1 id_11,
    input wand id_12,
    input wand id_13,
    input tri0 id_14,
    input supply1 id_15,
    input supply1 id_16,
    output tri id_17,
    input uwire id_18,
    output wire id_19,
    output uwire id_20,
    output tri1 id_21,
    output tri0 id_22,
    output supply0 id_23,
    input wire id_24,
    output wor id_25,
    inout uwire id_26
);
  assign id_0 = - -1'b0;
  module_0 modCall_1 (
      id_18,
      id_0,
      id_25,
      id_11,
      id_26,
      id_19
  );
  assign modCall_1.id_1 = 0;
endmodule
