//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10 // -- Begin function triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10
.visible .entry triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10(
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10_param_3,
	.param .u32 triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10_param_4,
	.param .u32 triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10_param_5
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<25>;
	.reg .b16 	%rs<13>;
	.reg .b32 	%r<107>;
	.reg .f32 	%f<21>;
	.reg .b64 	%rd<27>;
	.loc	1 19 0                          // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:19:0

// %bb.0:
	ld.param.u64 	%rd12, [triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10_param_0];
	ld.param.u64 	%rd13, [triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10_param_1];
$L__tmp0:
	.loc	1 22 28                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:22:33
	shl.b32 	%r32, %r1, 9;
	ld.param.u64 	%rd14, [triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10_param_2];
	ld.param.u64 	%rd15, [triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10_param_3];
	.loc	1 23 44                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:23:44
	mov.u32 	%r33, %tid.x;
	and.b32  	%r34, %r33, 127;
	or.b32  	%r35, %r34, 128;
	or.b32  	%r36, %r34, 256;
	or.b32  	%r37, %r34, 384;
	shl.b32 	%r38, %r33, 2;
	and.b32  	%r39, %r38, 508;
	shl.b32 	%r40, %r33, 1;
	and.b32  	%r41, %r40, 254;
	.loc	1 23 23                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:23:23
	or.b32  	%r42, %r32, %r34;
	or.b32  	%r43, %r32, %r35;
	or.b32  	%r44, %r32, %r36;
	or.b32  	%r45, %r32, %r37;
	or.b32  	%r46, %r32, %r39;
	or.b32  	%r47, %r32, %r41;
	or.b32  	%r48, %r47, 256;
	.loc	1 25 28                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 27 21                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:27:21
	setp.lt.s32 	%p1, %r2, 64;
	.loc	1 30 19                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:30:19
	bfe.s32 	%r49, %r1, 22, 1;
	shr.u32 	%r50, %r49, 24;
	add.s32 	%r51, %r46, %r50;
	and.b32  	%r52, %r51, -256;
	sub.s32 	%r53, %r46, %r52;
	.loc	1 32 19                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:32:19
	shr.s32 	%r54, %r2, 31;
	shr.u32 	%r55, %r54, 29;
	add.s32 	%r56, %r2, %r55;
	.loc	1 31 19                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:31:19
	and.b32  	%r57, %r56, 2147483640;
	sub.s32 	%r58, %r2, %r57;
	.loc	1 34 21                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:34:21
	shr.s32 	%r59, %r47, 1;
	shr.s32 	%r60, %r48, 1;
	.loc	1 34 26                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:34:26
	bfe.u32 	%r61, %r1, 22, 1;
	add.s32 	%r62, %r59, %r61;
	and.b32  	%r63, %r62, -2;
	sub.s32 	%r64, %r59, %r63;
	add.s32 	%r65, %r60, %r61;
	and.b32  	%r66, %r65, -2;
	sub.s32 	%r67, %r60, %r66;
	.loc	1 35 19                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:35:19
	shr.u32 	%r68, %r49, 30;
	add.s32 	%r69, %r47, %r68;
	add.s32 	%r70, %r48, %r68;
	.loc	1 36 38                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:36:38
	shl.b32 	%r71, %r42, 6;
	shl.b32 	%r72, %r43, 6;
	shl.b32 	%r73, %r44, 6;
	shl.b32 	%r74, %r45, 6;
	.loc	1 36 35                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:36:35
	add.s32 	%r75, %r71, %r2;
	add.s32 	%r76, %r72, %r2;
	add.s32 	%r77, %r73, %r2;
	add.s32 	%r78, %r74, %r2;
	.loc	1 36 30                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:36:30
	cvt.s64.s32 	%rd16, %r75;
	mul.wide.s32 	%rd17, %r75, 4;
	add.s64 	%rd1, %rd12, %rd17;
	cvt.s64.s32 	%rd18, %r76;
	mul.wide.s32 	%rd19, %r76, 4;
	add.s64 	%rd2, %rd12, %rd19;
	cvt.s64.s32 	%rd20, %r77;
	mul.wide.s32 	%rd21, %r77, 4;
	add.s64 	%rd3, %rd12, %rd21;
	cvt.s64.s32 	%rd22, %r78;
	mul.wide.s32 	%rd23, %r78, 4;
	add.s64 	%rd4, %rd12, %rd23;
	.loc	1 36 43                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:36:43
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd4 + 0 ];
	// end inline asm
	shl.b32 	%r79, %r34, 2;
	mov.u32 	%r80, global_smem;
	add.s32 	%r7, %r80, %r79;
	mov.pred 	%p5, -1;
	// begin inline asm
	@%p5 st.shared.b32 [ %r7 + 0 ], %r8;
	// end inline asm
	add.s32 	%r9, %r7, 512;
	// begin inline asm
	@%p5 st.shared.b32 [ %r9 + 0 ], %r10;
	// end inline asm
	add.s32 	%r11, %r7, 1024;
	// begin inline asm
	@%p5 st.shared.b32 [ %r11 + 0 ], %r12;
	// end inline asm
	add.s32 	%r13, %r7, 1536;
	// begin inline asm
	@%p5 st.shared.b32 [ %r13 + 0 ], %r14;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r81, %r39, 2;
	add.s32 	%r23, %r80, %r81;
	.loc	1 37 30                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:37:30
	mul.wide.s32 	%rd24, %r53, 4;
	add.s64 	%rd5, %rd13, %rd24;
	.loc	1 36 43                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:36:43
	ld.shared.v4.f32 	{%f1, %f2, %f3, %f4}, [%r23];
	.loc	1 37 35                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:37:35
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r15, %r16, %r17, %r18 }, [ %rd5 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r18;
	mov.b32 	%f6, %r17;
	mov.b32 	%f7, %r16;
	mov.b32 	%f8, %r15;
	.loc	1 38 18                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:38:18
	add.f32 	%f9, %f1, %f8;
	add.f32 	%f10, %f2, %f7;
	add.f32 	%f11, %f3, %f6;
	add.f32 	%f12, %f4, %f5;
	.loc	1 40 18                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:40:18
	setp.gt.f32 	%p21, %f12, 0f00000000;
	setp.gt.f32 	%p22, %f11, 0f00000000;
	setp.gt.f32 	%p23, %f10, 0f00000000;
	setp.gt.f32 	%p24, %f9, 0f00000000;
	.loc	1 42 18                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:42:18
	mul.f32 	%f13, %f9, 0f3C23D70A;
	mul.f32 	%f14, %f10, 0f3C23D70A;
	mul.f32 	%f15, %f11, 0f3C23D70A;
	mul.f32 	%f16, %f12, 0f3C23D70A;
	.loc	1 43 32                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:43:32
	selp.f32 	%f17, %f9, %f13, %p24;
	selp.f32 	%f18, %f10, %f14, %p23;
	selp.f32 	%f19, %f11, %f15, %p22;
	selp.f32 	%f20, %f12, %f16, %p21;
	.loc	1 44 25                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:44:25
	add.s64 	%rd6, %rd14, %rd16;
	add.s64 	%rd7, %rd14, %rd18;
	add.s64 	%rd8, %rd14, %rd20;
	add.s64 	%rd9, %rd14, %rd22;
	.loc	1 44 44                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:44:44
	bar.sync 	0;
	shl.b32 	%r82, %r39, 1;
	sub.s32 	%r19, %r23, %r82;
	selp.u16 	%rs1, 1, 0, %p24;
	// begin inline asm
	@%p5 st.shared.b8 [ %r19 + 0 ], %rs1;
	// end inline asm
	add.s32 	%r20, %r19, 2;
	selp.u16 	%rs2, 1, 0, %p23;
	// begin inline asm
	@%p5 st.shared.b8 [ %r20 + 0 ], %rs2;
	// end inline asm
	add.s32 	%r21, %r19, 4;
	selp.u16 	%rs3, 1, 0, %p22;
	// begin inline asm
	@%p5 st.shared.b8 [ %r21 + 0 ], %rs3;
	// end inline asm
	add.s32 	%r22, %r19, 6;
	selp.u16 	%rs4, 1, 0, %p21;
	// begin inline asm
	@%p5 st.shared.b8 [ %r22 + 0 ], %rs4;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r83, %r34, 1;
	sub.s32 	%r84, %r7, %r83;
	ld.shared.u8 	%rs9, [%r84];
	shl.b32 	%r85, %r35, 1;
	add.s32 	%r86, %r80, %r85;
	ld.shared.u8 	%rs10, [%r86];
	shl.b32 	%r87, %r36, 1;
	add.s32 	%r88, %r80, %r87;
	ld.shared.u8 	%rs11, [%r88];
	shl.b32 	%r89, %r37, 1;
	add.s32 	%r90, %r80, %r89;
	ld.shared.u8 	%rs12, [%r90];
	and.b16  	%rs5, %rs9, 1;
	and.b16  	%rs6, %rs10, 1;
	and.b16  	%rs7, %rs11, 1;
	and.b16  	%rs8, %rs12, 1;
	// begin inline asm
	@%p1 st.global.b8 [ %rd6 + 0 ], { %rs5 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.b8 [ %rd7 + 0 ], { %rs6 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.b8 [ %rd8 + 0 ], { %rs7 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.b8 [ %rd9 + 0 ], { %rs8 };
	// end inline asm
	.loc	1 45 32                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:45:32
	shl.b32 	%r91, %r58, 1;
	.loc	1 45 40                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:45:40
	shl.b32 	%r92, %r64, 4;
	shl.b32 	%r93, %r67, 4;
	.loc	1 45 48                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:45:48
	shl.b32 	%r94, %r56, 2;
	and.b32  	%r95, %r94, -32;
	.loc	1 45 57                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:45:57
	shl.b32 	%r96, %r69, 6;
	and.b32  	%r97, %r96, -256;
	shl.b32 	%r98, %r70, 6;
	and.b32  	%r99, %r98, -256;
	.loc	1 45 37                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:45:37
	add.s32 	%r100, %r95, %r91;
	.loc	1 45 45                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:45:45
	add.s32 	%r101, %r100, %r97;
	.loc	1 45 53                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:45:53
	add.s32 	%r102, %r101, %r92;
	.loc	1 45 45                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:45:45
	add.s32 	%r103, %r100, %r99;
	.loc	1 45 53                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:45:53
	add.s32 	%r104, %r103, %r93;
	.loc	1 45 25                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:45:25
	mul.wide.s32 	%rd25, %r102, 4;
	add.s64 	%rd10, %rd15, %rd25;
	mul.wide.s32 	%rd26, %r104, 4;
	add.s64 	%rd11, %rd15, %rd26;
	.loc	1 45 68                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:45:68
	bar.sync 	0;
	mov.b32 	%r24, %f17;
	mov.b32 	%r25, %f18;
	mov.b32 	%r26, %f19;
	mov.b32 	%r27, %f20;
	// begin inline asm
	@%p5 st.shared.v4.b32 [ %r23 + 0 ], { %r24, %r25, %r26, %r27 };
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r105, %r41, 2;
	add.s32 	%r106, %r80, %r105;
	ld.shared.v2.u32 	{%r30, %r31}, [%r106+1024];
	ld.shared.v2.u32 	{%r28, %r29}, [%r106];
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd10 + 0 ], { %r28, %r29 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd11 + 0 ], { %r30, %r31 };
	// end inline asm
	.loc	1 45 4                          // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:45:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/jq/cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 106
.b8 113
.b8 55
.b8 102
.b8 113
.b8 111
.b8 122
.b8 117
.b8 113
.b8 113
.b8 111
.b8 101
.b8 118
.b8 118
.b8 106
.b8 120
.b8 119
.b8 116
.b8 114
.b8 114
.b8 105
.b8 117
.b8 108
.b8 100
.b8 118
.b8 100
.b8 100
.b8 50
.b8 97
.b8 112
.b8 108
.b8 112
.b8 51
.b8 50
.b8 50
.b8 113
.b8 104
.b8 120
.b8 122
.b8 120
.b8 104
.b8 108
.b8 108
.b8 101
.b8 117
.b8 120
.b8 114
.b8 118
.b8 114
.b8 101
.b8 51
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 106
.b8 113
.b8 0
	}
	.section	.debug_macinfo	{	}
