INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl Zhang/Desktop/VE370/Project Source Code/pipeline_source code/p2_FPGA.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl Zhang/Desktop/VE370/Project Source Code/pipeline_source code/p2_FPGA.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl Zhang/Desktop/VE370/Project Source Code/pipeline_source code/p2_FPGA.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl Zhang/Desktop/VE370/Project Source Code/pipeline_source code/p2_FPGA.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl Zhang/Desktop/VE370/Project Source Code/pipeline_source code/p2_FPGA.srcs/sources_1/new/EXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl Zhang/Desktop/VE370/Project Source Code/pipeline_source code/p2_FPGA.srcs/sources_1/new/Forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl Zhang/Desktop/VE370/Project Source Code/pipeline_source code/p2_FPGA.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl Zhang/Desktop/VE370/Project Source Code/pipeline_source code/p2_FPGA.srcs/sources_1/new/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl Zhang/Desktop/VE370/Project Source Code/pipeline_source code/p2_FPGA.srcs/sources_1/new/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl Zhang/Desktop/VE370/Project Source Code/pipeline_source code/p2_FPGA.srcs/sources_1/new/InstructionMemory_Bonus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_Bonus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl Zhang/Desktop/VE370/Project Source Code/pipeline_source code/p2_FPGA.srcs/sources_1/new/MEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl Zhang/Desktop/VE370/Project Source Code/pipeline_source code/p2_FPGA.srcs/sources_1/new/MUX3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl Zhang/Desktop/VE370/Project Source Code/pipeline_source code/p2_FPGA.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl Zhang/Desktop/VE370/Project Source Code/pipeline_source code/p2_FPGA.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl Zhang/Desktop/VE370/Project Source Code/pipeline_source code/p2_FPGA.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl Zhang/Desktop/VE370/Project Source Code/pipeline_source code/p2_FPGA.srcs/sources_1/new/pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl Zhang/Desktop/VE370/Project Source Code/pipeline_source code/p2_FPGA.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karl Zhang/Desktop/VE370/Project Source Code/pipeline_source code/p2_FPGA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
