$date
	Sun Oct 23 06:14:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#954303
b100 !
1"
#954306
b100 &
b100 %
1$
#954307
0"
#954310
b10 &
b10 %
#954314
b1 &
b1 %
1#
#954318
b0 &
0#
b0 %
0$
#1998275
1"
#1998278
b100 &
b100 %
1$
#1998279
0"
#1998282
b10 &
b10 %
#1998286
b1 &
1#
b1 %
#1998290
b0 &
b0 %
0#
0$
#3020689
b10001 !
1"
#3020690
b10001 &
b10001 %
1$
#3020691
0"
#3020694
b110100 &
b110100 %
#3020698
b11010 &
b11010 %
#3020702
b1101 &
b1101 %
#3020706
b101000 &
b101000 %
#3020710
b10100 &
b10100 %
#3020714
b1010 &
b1010 %
#3020718
b101 &
b101 %
#3020722
b10000 &
b10000 %
#3020726
b1000 &
b1000 %
#3020730
b100 &
b100 %
#3020734
b10 &
b10 %
#3020738
b1 &
b1 %
1#
#3020742
b0 &
0#
b0 %
0$
#4500012
