# Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] outs[0] outs[1] outs[2] outs_valid index index_valid
.names $false
.names $true
1
.names $undef
.names ins[0] $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][0]
1-0 1
-11 1
.names ins[1] $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][1]
1-0 1
-11 1
.names ins[2] $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][2]
1-0 1
-11 1
.names ins[3] $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][3]
1-0 1
-11 1
.names ins[4] $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][4]
1-0 1
-11 1
.names ins[5] $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][5]
1-0 1
-11 1
.names ins[6] $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][6]
1-0 1
-11 1
.names ins[7] $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][7]
1-0 1
-11 1
.names ins[8] $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][8]
1-0 1
-11 1
.names ins[9] $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][9]
1-0 1
-11 1
.names ins[10] $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][10]
1-0 1
-11 1
.names ins[11] $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][11]
1-0 1
-11 1
.names ins[12] $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][12]
1-0 1
-11 1
.names ins[13] $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][13]
1-0 1
-11 1
.names ins[14] $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][14]
1-0 1
-11 1
.names $undef $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][15]
1-0 1
-11 1
.names $undef $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][16]
1-0 1
-11 1
.names $undef $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][17]
1-0 1
-11 1
.names $undef $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][18]
1-0 1
-11 1
.names $undef $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][19]
1-0 1
-11 1
.names $undef $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][20]
1-0 1
-11 1
.names $undef $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][21]
1-0 1
-11 1
.names $undef $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][22]
1-0 1
-11 1
.names $undef $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][23]
1-0 1
-11 1
.names $undef $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][24]
1-0 1
-11 1
.names $undef $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][25]
1-0 1
-11 1
.names $undef $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][26]
1-0 1
-11 1
.names $undef $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][27]
1-0 1
-11 1
.names $undef $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][28]
1-0 1
-11 1
.names $undef $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][29]
1-0 1
-11 1
.names $undef $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][30]
1-0 1
-11 1
.names $undef $undef $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][31]
1-0 1
-11 1
.names $undef ins[0] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][32]
1-0 1
-11 1
.names $undef ins[1] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][33]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][1] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][0]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][2] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][1]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][3] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][2]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][3] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][4] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][3]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][4] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][5] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][4]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][6] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][5]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][6] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][7] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][6]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][7] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][8] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][7]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][8] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][9] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][8]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][9] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][10] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][9]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][10] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][11] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][10]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][11] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][12] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][11]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][12] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][13] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][12]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][13] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][14] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][13]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][14] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][15] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][14]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][15] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][16] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][15]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][16] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][17] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][16]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][17] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][18] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][17]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][18] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][19] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][18]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][19] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][20] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][19]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][20] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][21] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][20]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][21] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][22] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][21]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][22] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][23] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][22]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][23] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][24] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][23]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][24] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][25] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][24]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][25] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][26] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][25]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][26] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][27] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][26]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][27] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][28] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][27]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][28] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][29] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][28]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][29] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][30] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][29]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][30] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][31] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][30]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][31] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][32] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][31]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][32] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[46:0][33] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][32]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][2] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][0]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][3] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][1]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][4] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][2]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][4] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][6] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][4]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][7] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][5]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][6] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][8] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][6]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][8] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][10] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][8]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][9] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][11] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][9]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][10] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][12] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][10]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][12] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][14] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][12]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][13] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][15] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][13]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][14] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][16] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][14]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][16] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][18] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][16]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][17] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][19] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][17]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][18] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][20] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][18]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][20] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][22] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][20]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][21] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][23] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][21]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][22] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][24] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][22]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][24] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][26] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][24]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][25] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][27] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][25]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][26] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][28] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][26]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][28] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][30] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][28]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][29] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][31] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][29]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][30] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[46:0][32] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][30]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][4] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][0]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][5] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][1]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][6] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][2]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][8] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][12] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][0]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][9] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][13] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][1]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][10] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][14] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][2]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][16] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][20] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][8]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][17] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][21] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][9]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][18] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][22] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][10]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][24] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][28] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][16]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][25] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][29] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][17]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][26] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[46:0][30] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][18]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][0] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[3] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[46:0][0]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][1] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[3] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[46:0][1]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][2] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[3] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[46:0][2]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][8] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][16] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[3] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[46:0][16]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][9] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][17] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[3] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[46:0][17]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][10] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][18] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[3] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[46:0][18]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[46:0][0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[46:0][16] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[4] outs[0]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[46:0][1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[46:0][17] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[4] outs[1]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[46:0][2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[46:0][18] $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[4] outs[2]
1-0 1
-11 1
.names $true control.tehb.outs $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[0]
11 1
.names $true control.tehb.outs $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[1]
11 1
.names $false control.tehb.outs $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[2]
11 1
.names $false control.tehb.outs $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[3]
11 1
.names $false control.tehb.outs $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[4]
11 1
.names $false control.tehb.outs $shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.B[5]
11 1
.names $flatten\control.$1\found[0:0] $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$12_Y
0 1
.names $flatten\control.$2\found[0:0] $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$14_Y
0 1
.names $flatten\control.$3\found[0:0] $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$16_Y
0 1
.names $flatten\control.$4\found[0:0] $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$18_Y
0 1
.names $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$12_Y ins_valid[1] $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$13_Y
11 1
.names $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$14_Y ins_valid[2] $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$15_Y
11 1
.names $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$16_Y ins_valid[3] $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$17_Y
11 1
.names $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$18_Y ins_valid[4] $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$19_Y
11 1
.names $flatten\control.$4\index_tehb[0:0] $false $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$19_Y control.index_tehb
1-0 1
-11 1
.names $flatten\control.$3\found[0:0] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$17_Y $flatten\control.$4\found[0:0]
1-0 1
-11 1
.names $flatten\control.$3\index_tehb[0:0] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$17_Y $flatten\control.$4\index_tehb[0:0]
1-0 1
-11 1
.names $flatten\control.$2\found[0:0] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$15_Y $flatten\control.$3\found[0:0]
1-0 1
-11 1
.names $flatten\control.$2\index_tehb[0:0] $false $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$15_Y $flatten\control.$3\index_tehb[0:0]
1-0 1
-11 1
.names $flatten\control.$1\found[0:0] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$13_Y $flatten\control.$2\found[0:0]
1-0 1
-11 1
.names $false $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$13_Y $flatten\control.$2\index_tehb[0:0]
1-0 1
-11 1
.names $false $true ins_valid[0] $flatten\control.$1\found[0:0]
1-0 1
-11 1
.names control.fork_dataless.anyBlockFull.outs control.fork_dataless.ins_ready
0 1
.names control.fork_dataless.ins_valid control.fork_dataless.anyBlockFull.outs control.fork_dataless.backpressure
11 1
.names control.fork_dataless.regBlock[0].regblock.keepValue control.fork_dataless.regBlock[1].regblock.keepValue $flatten\control.\fork_dataless.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$686
1- 1
-1 1
.names $flatten\control.\fork_dataless.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$686 $flatten\control.\fork_dataless.\anyBlockFull.$eq$/home/ubuntu/aig_generation/data/verilog/support/logic.v:38$46_Y
0 1
.names $true $false $flatten\control.\fork_dataless.\anyBlockFull.$eq$/home/ubuntu/aig_generation/data/verilog/support/logic.v:38$46_Y control.fork_dataless.anyBlockFull.outs
1-0 1
-11 1
.latch $flatten\control.\fork_dataless.\regBlock[0].regblock.$0\transmitValue[0:0] control.fork_dataless.regBlock[0].regblock.transmitValue re clk 1
.names $flatten\control.\fork_dataless.\regBlock[0].regblock.$or$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$43_Y $true rst $flatten\control.\fork_dataless.\regBlock[0].regblock.$0\transmitValue[0:0]
1-0 1
-11 1
.names outs_ready $flatten\control.\fork_dataless.\regBlock[0].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:16$39_Y
0 1
.names control.fork_dataless.backpressure $flatten\control.\fork_dataless.\regBlock[0].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$42_Y
0 1
.names $flatten\control.\fork_dataless.\regBlock[0].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:16$39_Y control.fork_dataless.regBlock[0].regblock.transmitValue control.fork_dataless.regBlock[0].regblock.keepValue
11 1
.names control.fork_dataless.regBlock[0].regblock.keepValue $flatten\control.\fork_dataless.\regBlock[0].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$42_Y $flatten\control.\fork_dataless.\regBlock[0].regblock.$or$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$43_Y
1- 1
-1 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue control.fork_dataless.ins_valid control.fork_dataless.regBlock[0].regblock.outs_valid
11 1
.latch $flatten\control.\fork_dataless.\regBlock[1].regblock.$0\transmitValue[0:0] control.fork_dataless.regBlock[1].regblock.transmitValue re clk 1
.names $flatten\control.\fork_dataless.\regBlock[1].regblock.$or$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$43_Y $true rst $flatten\control.\fork_dataless.\regBlock[1].regblock.$0\transmitValue[0:0]
1-0 1
-11 1
.names index_ready $flatten\control.\fork_dataless.\regBlock[1].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:16$39_Y
0 1
.names control.fork_dataless.backpressure $flatten\control.\fork_dataless.\regBlock[1].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$42_Y
0 1
.names $flatten\control.\fork_dataless.\regBlock[1].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:16$39_Y control.fork_dataless.regBlock[1].regblock.transmitValue control.fork_dataless.regBlock[1].regblock.keepValue
11 1
.names control.fork_dataless.regBlock[1].regblock.keepValue $flatten\control.\fork_dataless.\regBlock[1].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$42_Y $flatten\control.\fork_dataless.\regBlock[1].regblock.$or$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$43_Y
1- 1
-1 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue control.fork_dataless.ins_valid control.fork_dataless.regBlock[1].regblock.outs_valid
11 1
.names $flatten\control.\merge_ins.$1\tmp_valid_out[0:0] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$31_Y
0 1
.names $flatten\control.\merge_ins.$2\tmp_valid_out[0:0] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$33_Y
0 1
.names $flatten\control.\merge_ins.$3\tmp_valid_out[0:0] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$35_Y
0 1
.names $flatten\control.\merge_ins.$4\tmp_valid_out[0:0] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$37_Y
0 1
.names ins_valid[1] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$31_Y $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$32_Y
11 1
.names ins_valid[2] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$33_Y $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$34_Y
11 1
.names ins_valid[3] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$35_Y $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$36_Y
11 1
.names ins_valid[4] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$37_Y $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$38_Y
11 1
.names $false control.merge_ins.outs_ready $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$36_Y control.merge_ins.ins_ready[3]
1-0 1
-11 1
.names $flatten\control.\merge_ins.$3\tmp_valid_out[0:0] $true $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$36_Y $flatten\control.\merge_ins.$4\tmp_valid_out[0:0]
1-0 1
-11 1
.names $false control.merge_ins.outs_ready $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$34_Y control.merge_ins.ins_ready[2]
1-0 1
-11 1
.names $flatten\control.\merge_ins.$4\tmp_valid_out[0:0] $true $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$38_Y control.merge_ins.outs_valid
1-0 1
-11 1
.names $false control.merge_ins.outs_ready $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$38_Y control.merge_ins.ins_ready[4]
1-0 1
-11 1
.names $flatten\control.\merge_ins.$2\tmp_valid_out[0:0] $true $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$34_Y $flatten\control.\merge_ins.$3\tmp_valid_out[0:0]
1-0 1
-11 1
.names $false control.merge_ins.outs_ready $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$32_Y control.merge_ins.ins_ready[1]
1-0 1
-11 1
.names $flatten\control.\merge_ins.$1\tmp_valid_out[0:0] $true $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$32_Y $flatten\control.\merge_ins.$2\tmp_valid_out[0:0]
1-0 1
-11 1
.names $false control.merge_ins.outs_ready ins_valid[0] control.merge_ins.ins_ready[0]
1-0 1
-11 1
.names $false $true ins_valid[0] $flatten\control.\merge_ins.$1\tmp_valid_out[0:0]
1-0 1
-11 1
.latch $flatten\control.\tehb.$0\dataReg[0:0] control.tehb.dataReg re clk 0
.names control.tehb.dataReg control.index_tehb control.merge_ins.outs_ready control.tehb.outs
1-0 1
-11 1
.names control.tehb.dataReg control.index_tehb control.tehb.regEnable $flatten\control.\tehb.$procmux$85_Y
1-0 1
-11 1
.names $flatten\control.\tehb.$procmux$85_Y $false rst $flatten\control.\tehb.$0\dataReg[0:0]
1-0 1
-11 1
.names control.fork_dataless.ins_ready $flatten\control.\tehb.$not$/home/ubuntu/aig_generation/data/verilog/handshake/tehb.v:30$23_Y
0 1
.names control.merge_ins.outs_ready control.merge_ins.outs_valid $flatten\control.\tehb.$and$/home/ubuntu/aig_generation/data/verilog/handshake/tehb.v:30$22_Y
11 1
.names $flatten\control.\tehb.$and$/home/ubuntu/aig_generation/data/verilog/handshake/tehb.v:30$22_Y $flatten\control.\tehb.$not$/home/ubuntu/aig_generation/data/verilog/handshake/tehb.v:30$23_Y control.tehb.regEnable
11 1
.latch $flatten\control.\tehb.\control.$0\fullReg[0:0] control.tehb.control.fullReg re clk 0
.names $flatten\control.\tehb.\control.$and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/tehb.v:18$51_Y $false rst $flatten\control.\tehb.\control.$0\fullReg[0:0]
1-0 1
-11 1
.names control.fork_dataless.ins_ready $flatten\control.\tehb.\control.$not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/tehb.v:18$50_Y
0 1
.names control.tehb.control.fullReg control.merge_ins.outs_ready
0 1
.names control.fork_dataless.ins_valid $flatten\control.\tehb.\control.$not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/tehb.v:18$50_Y $flatten\control.\tehb.\control.$and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/tehb.v:18$51_Y
11 1
.names control.merge_ins.outs_valid control.tehb.control.fullReg control.fork_dataless.ins_valid
1- 1
-1 1
.names index_ready control.index_ready
1 1
.names control.tehb.outs control.index
1 1
.names $true control.i[0]
1 1
.names $false control.i[1]
1 1
.names $true control.i[2]
1 1
.names $false control.i[3]
1 1
.names $false control.i[4]
1 1
.names $false control.i[5]
1 1
.names $false control.i[6]
1 1
.names $false control.i[7]
1 1
.names $false control.i[8]
1 1
.names $false control.i[9]
1 1
.names $false control.i[10]
1 1
.names $false control.i[11]
1 1
.names $false control.i[12]
1 1
.names $false control.i[13]
1 1
.names $false control.i[14]
1 1
.names $false control.i[15]
1 1
.names $false control.i[16]
1 1
.names $false control.i[17]
1 1
.names $false control.i[18]
1 1
.names $false control.i[19]
1 1
.names $false control.i[20]
1 1
.names $false control.i[21]
1 1
.names $false control.i[22]
1 1
.names $false control.i[23]
1 1
.names $false control.i[24]
1 1
.names $false control.i[25]
1 1
.names $false control.i[26]
1 1
.names $false control.i[27]
1 1
.names $false control.i[28]
1 1
.names $false control.i[29]
1 1
.names $false control.i[30]
1 1
.names $false control.i[31]
1 1
.names control.merge_ins.outs_valid control.dataAvailable
1 1
.names clk control.clk
1 1
.names rst control.tehb.control.rst
1 1
.names control.fork_dataless.ins_valid control.tehb.control.outs_valid
1 1
.names control.fork_dataless.ins_ready control.tehb.control.outs_ready
1 1
.names control.merge_ins.outs_valid control.tehb.control.ins_valid
1 1
.names control.merge_ins.outs_ready control.tehb.control.ins_ready
1 1
.names clk control.tehb.control.clk
1 1
.names clk control.tehb.clk
1 1
.names control.index_tehb control.tehb.ins
1 1
.names control.merge_ins.outs_ready control.tehb.ins_ready
1 1
.names control.merge_ins.outs_valid control.tehb.ins_valid
1 1
.names control.fork_dataless.ins_ready control.tehb.outs_ready
1 1
.names control.fork_dataless.ins_valid control.tehb.outs_valid
1 1
.names control.merge_ins.outs_ready control.tehb.regNotFull
1 1
.names rst control.tehb.rst
1 1
.names clk control.merge_ins.clk
1 1
.names $true control.merge_ins.i[0]
1 1
.names $false control.merge_ins.i[1]
1 1
.names $true control.merge_ins.i[2]
1 1
.names $false control.merge_ins.i[3]
1 1
.names $false control.merge_ins.i[4]
1 1
.names $false control.merge_ins.i[5]
1 1
.names $false control.merge_ins.i[6]
1 1
.names $false control.merge_ins.i[7]
1 1
.names $false control.merge_ins.i[8]
1 1
.names $false control.merge_ins.i[9]
1 1
.names $false control.merge_ins.i[10]
1 1
.names $false control.merge_ins.i[11]
1 1
.names $false control.merge_ins.i[12]
1 1
.names $false control.merge_ins.i[13]
1 1
.names $false control.merge_ins.i[14]
1 1
.names $false control.merge_ins.i[15]
1 1
.names $false control.merge_ins.i[16]
1 1
.names $false control.merge_ins.i[17]
1 1
.names $false control.merge_ins.i[18]
1 1
.names $false control.merge_ins.i[19]
1 1
.names $false control.merge_ins.i[20]
1 1
.names $false control.merge_ins.i[21]
1 1
.names $false control.merge_ins.i[22]
1 1
.names $false control.merge_ins.i[23]
1 1
.names $false control.merge_ins.i[24]
1 1
.names $false control.merge_ins.i[25]
1 1
.names $false control.merge_ins.i[26]
1 1
.names $false control.merge_ins.i[27]
1 1
.names $false control.merge_ins.i[28]
1 1
.names $false control.merge_ins.i[29]
1 1
.names $false control.merge_ins.i[30]
1 1
.names $false control.merge_ins.i[31]
1 1
.names ins_valid[0] control.merge_ins.ins_valid[0]
1 1
.names ins_valid[1] control.merge_ins.ins_valid[1]
1 1
.names ins_valid[2] control.merge_ins.ins_valid[2]
1 1
.names ins_valid[3] control.merge_ins.ins_valid[3]
1 1
.names ins_valid[4] control.merge_ins.ins_valid[4]
1 1
.names rst control.merge_ins.rst
1 1
.names control.merge_ins.ins_ready[0] control.merge_ins.tmp_ready_out[0]
1 1
.names control.merge_ins.ins_ready[1] control.merge_ins.tmp_ready_out[1]
1 1
.names control.merge_ins.ins_ready[2] control.merge_ins.tmp_ready_out[2]
1 1
.names control.merge_ins.ins_ready[3] control.merge_ins.tmp_ready_out[3]
1 1
.names control.merge_ins.ins_ready[4] control.merge_ins.tmp_ready_out[4]
1 1
.names control.merge_ins.outs_valid control.merge_ins.tmp_valid_out
1 1
.names control.fork_dataless.regBlock[0].regblock.keepValue control.fork_dataless.anyBlockFull.ins[0]
1 1
.names control.fork_dataless.regBlock[1].regblock.keepValue control.fork_dataless.anyBlockFull.ins[1]
1 1
.names $false control.fork_dataless.anyBlockFull.all_zeros[0]
1 1
.names $false control.fork_dataless.anyBlockFull.all_zeros[1]
1 1
.names rst control.fork_dataless.regBlock[0].regblock.rst
1 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.outs_ready
1 1
.names control.fork_dataless.ins_valid control.fork_dataless.regBlock[0].regblock.ins_valid
1 1
.names clk control.fork_dataless.regBlock[0].regblock.clk
1 1
.names control.fork_dataless.regBlock[0].regblock.keepValue control.fork_dataless.regBlock[0].regblock.blockStop
1 1
.names control.fork_dataless.backpressure control.fork_dataless.regBlock[0].regblock.backpressure
1 1
.names rst control.fork_dataless.regBlock[1].regblock.rst
1 1
.names index_ready control.fork_dataless.regBlock[1].regblock.outs_ready
1 1
.names control.fork_dataless.ins_valid control.fork_dataless.regBlock[1].regblock.ins_valid
1 1
.names clk control.fork_dataless.regBlock[1].regblock.clk
1 1
.names control.fork_dataless.regBlock[1].regblock.keepValue control.fork_dataless.regBlock[1].regblock.blockStop
1 1
.names control.fork_dataless.backpressure control.fork_dataless.regBlock[1].regblock.backpressure
1 1
.names control.fork_dataless.anyBlockFull.outs control.fork_dataless.anyBlockStop
1 1
.names control.fork_dataless.regBlock[0].regblock.keepValue control.fork_dataless.blockStopArray[0]
1 1
.names control.fork_dataless.regBlock[1].regblock.keepValue control.fork_dataless.blockStopArray[1]
1 1
.names clk control.fork_dataless.clk
1 1
.names outs_ready control.fork_dataless.outs_ready[0]
1 1
.names index_ready control.fork_dataless.outs_ready[1]
1 1
.names control.fork_dataless.regBlock[0].regblock.outs_valid control.fork_dataless.outs_valid[0]
1 1
.names control.fork_dataless.regBlock[1].regblock.outs_valid control.fork_dataless.outs_valid[1]
1 1
.names rst control.fork_dataless.rst
1 1
.names control.fork_dataless.regBlock[1].regblock.outs_valid control.index_valid
1 1
.names control.merge_ins.ins_ready[0] control.ins_ready[0]
1 1
.names control.merge_ins.ins_ready[1] control.ins_ready[1]
1 1
.names control.merge_ins.ins_ready[2] control.ins_ready[2]
1 1
.names control.merge_ins.ins_ready[3] control.ins_ready[3]
1 1
.names control.merge_ins.ins_ready[4] control.ins_ready[4]
1 1
.names ins_valid[0] control.ins_valid[0]
1 1
.names ins_valid[1] control.ins_valid[1]
1 1
.names ins_valid[2] control.ins_valid[2]
1 1
.names ins_valid[3] control.ins_valid[3]
1 1
.names ins_valid[4] control.ins_valid[4]
1 1
.names outs_ready control.outs_ready
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][8]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][9]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][10]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][3] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][11]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][4] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][12]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][13]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][6] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][14]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][7] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][15]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][8] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][16]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][9] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][17]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][10] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][18]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][11] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][19]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][12] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][20]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][13] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][21]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][14] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][22]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][15] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][23]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][16] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][24]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][17] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][25]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][18] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][26]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][19] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][27]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][20] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][28]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][21] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][29]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][22] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][30]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][23] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][31]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][24] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][32]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][25] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][33]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][26] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][34]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][27] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][35]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][28] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][36]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][29] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][37]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][30] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][38]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][31] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][39]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][32] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][40]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][33] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][41]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][34] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][42]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][35] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][43]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][36] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][44]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][37] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][45]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][38] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[46:0][46]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][39]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][40]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][41]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][42]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][43]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][44]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][45]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[46:0][46]
1 1
.names control.fork_dataless.regBlock[0].regblock.outs_valid control.outs_valid
1 1
.names control.fork_dataless.ins_ready control.readyToFork
1 1
.names rst control.rst
1 1
.names control.merge_ins.outs_ready control.tehbOut_ready
1 1
.names control.fork_dataless.ins_valid control.tehbOut_valid
1 1
.names control.tehb.outs index
1 1
.names control.tehb.outs index_internal
1 1
.names control.fork_dataless.regBlock[1].regblock.outs_valid index_valid
1 1
.names control.merge_ins.ins_ready[0] ins_ready[0]
1 1
.names control.merge_ins.ins_ready[1] ins_ready[1]
1 1
.names control.merge_ins.ins_ready[2] ins_ready[2]
1 1
.names control.merge_ins.ins_ready[3] ins_ready[3]
1 1
.names control.merge_ins.ins_ready[4] ins_ready[4]
1 1
.names control.fork_dataless.regBlock[0].regblock.outs_valid outs_valid
1 1
.end
