Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Wed Jan 15 13:28:24 2020
| Host         : eecs-digital-17 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.243     -117.876                     40                 1234        0.122        0.000                      0                 1234        3.000        0.000                       0                   477  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clkdivider/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_final  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_final  {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkdivider/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_final        0.629        0.000                      0                 1146        0.122        0.000                      0                 1146        7.192        0.000                       0                   432  
  clkfbout_clk_wiz_final                                                                                                                                                   47.845        0.000                       0                     3  
sys_clk_pin                     5.088        0.000                      0                   48        0.202        0.000                      0                   48        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_final  sys_clk_pin                  -3.243     -117.876                     40                   40        0.876        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkdivider/inst/clk_in1
  To Clock:  clkdivider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdivider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  clk_out1_clk_wiz_final

Setup :            0  Failing Endpoints,  Worst Slack        0.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.086ns  (logic 8.572ns (60.855%)  route 5.514ns (39.145%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 16.922 - 15.385 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.628     1.630    xvga1/clk_out1
    SLICE_X58Y93         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=59, routed)          0.716     2.864    xvga1/vcount[1]
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.521 r  xvga1/image_addr0_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     3.521    xvga1/image_addr0_i_3__2_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.638 r  xvga1/image_addr0_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.638    xvga1/image_addr0_i_2__2_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.961 r  xvga1/image_addr0_i_1__2/O[1]
                         net (fo=1, routed)           0.596     4.557    p2_tens_score/A[9]
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023     8.580 r  p2_tens_score/image_addr0/P[8]
                         net (fo=2, routed)           0.792     9.372    p2_tens_score/image_addr0_n_97
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.496 r  p2_tens_score/num_i_37/O
                         net (fo=1, routed)           0.000     9.496    p2_tens_score/num_i_37_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.076 r  p2_tens_score/num_i_30__2/O[2]
                         net (fo=1, routed)           0.580    10.657    xvga1/num_i_11__2_0[2]
    SLICE_X50Y97         LUT2 (Prop_lut2_I1_O)        0.302    10.959 r  xvga1/num_i_24__2/O
                         net (fo=1, routed)           0.000    10.959    xvga1/num_i_24__2_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.537 f  xvga1/num_i_11__2/O[2]
                         net (fo=1, routed)           0.882    12.418    p2_tens_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X37Y97         LUT1 (Prop_lut1_I0_O)        0.301    12.719 r  p2_tens_score/num_i_10__2/O
                         net (fo=1, routed)           0.000    12.719    p2_tens_score/num_i_10__2_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.117 r  p2_tens_score/num_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    13.117    p2_tens_score/num_i_2__2_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.465 f  p2_tens_score/num_i_1__2/O[1]
                         net (fo=7, routed)           0.816    14.281    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X38Y100        LUT3 (Prop_lut3_I0_O)        0.303    14.584 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.132    15.716    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y20         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.534    16.922    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    16.921    
                         clock uncertainty           -0.132    16.788    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.345    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.345    
                         arrival time                         -15.716    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.029ns  (logic 8.239ns (58.730%)  route 5.790ns (41.270%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 16.916 - 15.385 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.627     1.629    xvga1/clk_out1
    SLICE_X58Y92         FDRE                                         r  xvga1/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDRE (Prop_fdre_C_Q)         0.518     2.147 f  xvga1/vcount_out_reg[2]/Q
                         net (fo=56, routed)          0.916     3.063    xvga1/vcount[2]
    SLICE_X57Y98         LUT1 (Prop_lut1_I0_O)        0.124     3.187 r  xvga1/image_addr0_i_11__2/O
                         net (fo=1, routed)           0.000     3.187    xvga1/image_addr0_i_11__2_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.585 r  xvga1/image_addr0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     3.585    xvga1/image_addr0_i_3__1_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.699 r  xvga1/image_addr0_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.700    xvga1/image_addr0_i_2__1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.939 r  xvga1/image_addr0_i_1__1/O[2]
                         net (fo=5, routed)           0.747     4.686    p1_tens_score/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_P[7])
                                                      4.019     8.705 r  p1_tens_score/image_addr0/P[7]
                         net (fo=1, routed)           0.841     9.545    p1_tens_score/image_addr0_n_98
    SLICE_X56Y104        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    10.213 r  p1_tens_score/num_i_31__1/O[2]
                         net (fo=1, routed)           0.459    10.672    xvga1/num_i_22__1_0[2]
    SLICE_X55Y105        LUT2 (Prop_lut2_I1_O)        0.301    10.973 r  xvga1/num_i_29__1/O
                         net (fo=1, routed)           0.000    10.973    xvga1/num_i_29__1_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.613 f  xvga1/num_i_22__1/O[3]
                         net (fo=1, routed)           0.646    12.259    p1_tens_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][3]
    SLICE_X55Y109        LUT1 (Prop_lut1_I0_O)        0.306    12.565 r  p1_tens_score/num_i_9__1/O
                         net (fo=1, routed)           0.000    12.565    p1_tens_score/num_i_9__1_n_0
    SLICE_X55Y109        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.171 r  p1_tens_score/num_i_1__1/O[3]
                         net (fo=7, routed)           1.039    14.210    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X60Y117        LUT3 (Prop_lut3_I0_O)        0.306    14.516 r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           1.142    15.658    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y26         RAMB36E1                                     r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.528    16.916    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    16.915    
                         clock uncertainty           -0.132    16.782    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.339    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.339    
                         arrival time                         -15.658    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.029ns  (logic 8.479ns (60.438%)  route 5.550ns (39.562%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 16.943 - 15.385 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.628     1.630    xvga1/clk_out1
    SLICE_X58Y93         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=59, routed)          0.716     2.864    xvga1/vcount[1]
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.521 r  xvga1/image_addr0_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     3.521    xvga1/image_addr0_i_3__2_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.638 r  xvga1/image_addr0_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.638    xvga1/image_addr0_i_2__2_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.961 r  xvga1/image_addr0_i_1__2/O[1]
                         net (fo=1, routed)           0.596     4.557    p2_tens_score/A[9]
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023     8.580 r  p2_tens_score/image_addr0/P[8]
                         net (fo=2, routed)           0.792     9.372    p2_tens_score/image_addr0_n_97
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.496 r  p2_tens_score/num_i_37/O
                         net (fo=1, routed)           0.000     9.496    p2_tens_score/num_i_37_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.076 r  p2_tens_score/num_i_30__2/O[2]
                         net (fo=1, routed)           0.580    10.657    xvga1/num_i_11__2_0[2]
    SLICE_X50Y97         LUT2 (Prop_lut2_I1_O)        0.302    10.959 r  xvga1/num_i_24__2/O
                         net (fo=1, routed)           0.000    10.959    xvga1/num_i_24__2_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.537 f  xvga1/num_i_11__2/O[2]
                         net (fo=1, routed)           0.882    12.418    p2_tens_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X37Y97         LUT1 (Prop_lut1_I0_O)        0.301    12.719 r  p2_tens_score/num_i_10__2/O
                         net (fo=1, routed)           0.000    12.719    p2_tens_score/num_i_10__2_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.117 r  p2_tens_score/num_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    13.117    p2_tens_score/num_i_2__2_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.373 r  p2_tens_score/num_i_1__2/O[2]
                         net (fo=7, routed)           1.642    15.015    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y87          LUT3 (Prop_lut3_I0_O)        0.302    15.317 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.343    15.660    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y17         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.556    16.943    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    16.950    
                         clock uncertainty           -0.132    16.818    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.375    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.375    
                         arrival time                         -15.660    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.014ns  (logic 8.572ns (61.169%)  route 5.442ns (38.831%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 16.946 - 15.385 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.628     1.630    xvga1/clk_out1
    SLICE_X58Y93         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=59, routed)          0.716     2.864    xvga1/vcount[1]
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.521 r  xvga1/image_addr0_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     3.521    xvga1/image_addr0_i_3__2_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.638 r  xvga1/image_addr0_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.638    xvga1/image_addr0_i_2__2_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.961 r  xvga1/image_addr0_i_1__2/O[1]
                         net (fo=1, routed)           0.596     4.557    p2_tens_score/A[9]
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023     8.580 r  p2_tens_score/image_addr0/P[8]
                         net (fo=2, routed)           0.792     9.372    p2_tens_score/image_addr0_n_97
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.496 r  p2_tens_score/num_i_37/O
                         net (fo=1, routed)           0.000     9.496    p2_tens_score/num_i_37_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.076 r  p2_tens_score/num_i_30__2/O[2]
                         net (fo=1, routed)           0.580    10.657    xvga1/num_i_11__2_0[2]
    SLICE_X50Y97         LUT2 (Prop_lut2_I1_O)        0.302    10.959 r  xvga1/num_i_24__2/O
                         net (fo=1, routed)           0.000    10.959    xvga1/num_i_24__2_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.537 f  xvga1/num_i_11__2/O[2]
                         net (fo=1, routed)           0.882    12.418    p2_tens_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X37Y97         LUT1 (Prop_lut1_I0_O)        0.301    12.719 r  p2_tens_score/num_i_10__2/O
                         net (fo=1, routed)           0.000    12.719    p2_tens_score/num_i_10__2_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.117 r  p2_tens_score/num_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    13.117    p2_tens_score/num_i_2__2_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.465 f  p2_tens_score/num_i_1__2/O[1]
                         net (fo=7, routed)           1.077    14.543    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.303    14.846 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.798    15.644    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y19         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.559    16.946    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    16.953    
                         clock uncertainty           -0.132    16.821    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.378    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.378    
                         arrival time                         -15.644    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.965ns  (logic 8.572ns (61.383%)  route 5.393ns (38.617%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 16.920 - 15.385 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.628     1.630    xvga1/clk_out1
    SLICE_X58Y93         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=59, routed)          0.716     2.864    xvga1/vcount[1]
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.521 r  xvga1/image_addr0_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     3.521    xvga1/image_addr0_i_3__2_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.638 r  xvga1/image_addr0_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.638    xvga1/image_addr0_i_2__2_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.961 r  xvga1/image_addr0_i_1__2/O[1]
                         net (fo=1, routed)           0.596     4.557    p2_tens_score/A[9]
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023     8.580 r  p2_tens_score/image_addr0/P[8]
                         net (fo=2, routed)           0.792     9.372    p2_tens_score/image_addr0_n_97
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.496 r  p2_tens_score/num_i_37/O
                         net (fo=1, routed)           0.000     9.496    p2_tens_score/num_i_37_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.076 r  p2_tens_score/num_i_30__2/O[2]
                         net (fo=1, routed)           0.580    10.657    xvga1/num_i_11__2_0[2]
    SLICE_X50Y97         LUT2 (Prop_lut2_I1_O)        0.302    10.959 r  xvga1/num_i_24__2/O
                         net (fo=1, routed)           0.000    10.959    xvga1/num_i_24__2_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.537 f  xvga1/num_i_11__2/O[2]
                         net (fo=1, routed)           0.882    12.418    p2_tens_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X37Y97         LUT1 (Prop_lut1_I0_O)        0.301    12.719 r  p2_tens_score/num_i_10__2/O
                         net (fo=1, routed)           0.000    12.719    p2_tens_score/num_i_10__2_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.117 r  p2_tens_score/num_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    13.117    p2_tens_score/num_i_2__2_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.465 f  p2_tens_score/num_i_1__2/O[1]
                         net (fo=7, routed)           0.852    14.317    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X49Y102        LUT3 (Prop_lut3_I2_O)        0.303    14.620 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.975    15.595    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y21         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.532    16.920    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    16.919    
                         clock uncertainty           -0.132    16.786    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.343    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.343    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.052ns  (logic 8.523ns (60.653%)  route 5.529ns (39.347%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 16.927 - 15.385 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.628     1.630    xvga1/clk_out1
    SLICE_X59Y95         FDRE                                         r  xvga1/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.419     2.049 f  xvga1/vcount_out_reg[4]/Q
                         net (fo=50, routed)          0.906     2.956    xvga1/vcount[4]
    SLICE_X58Y87         LUT1 (Prop_lut1_I0_O)        0.296     3.252 r  xvga1/image_addr0_i_10__0/O
                         net (fo=1, routed)           0.000     3.252    xvga1/image_addr0_i_10__0_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.765 r  xvga1/image_addr0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.765    xvga1/image_addr0_i_2_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.088 r  xvga1/image_addr0_i_1/O[1]
                         net (fo=1, routed)           0.691     4.778    p1_ones_score/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     8.801 r  p1_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.885     9.686    p1_ones_score/image_addr0_n_98
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.342 r  p1_ones_score/num_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.342    p1_ones_score/num_i_31_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.564 r  p1_ones_score/num_i_27/O[0]
                         net (fo=1, routed)           0.512    11.076    xvga1/num_i_12[0]
    SLICE_X60Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.751 r  xvga1/num_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.751    p1_ones_score/CO[0]
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.970 f  p1_ones_score/num_i_21/O[0]
                         net (fo=1, routed)           0.578    12.549    p1_ones_score/num_i_21_n_7
    SLICE_X61Y76         LUT1 (Prop_lut1_I0_O)        0.295    12.844 r  p1_ones_score/num_i_8/O
                         net (fo=1, routed)           0.000    12.844    p1_ones_score/num_i_8_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.424 r  p1_ones_score/num_i_1/O[2]
                         net (fo=7, routed)           1.015    14.438    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X62Y74         LUT3 (Prop_lut3_I0_O)        0.302    14.740 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.942    15.683    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X1Y12         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.540    16.927    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.006    
                         clock uncertainty           -0.132    16.874    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.431    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.431    
                         arrival time                         -15.683    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.923ns  (logic 8.572ns (61.566%)  route 5.351ns (38.434%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 16.945 - 15.385 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.628     1.630    xvga1/clk_out1
    SLICE_X58Y93         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=59, routed)          0.716     2.864    xvga1/vcount[1]
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.521 r  xvga1/image_addr0_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     3.521    xvga1/image_addr0_i_3__2_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.638 r  xvga1/image_addr0_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.638    xvga1/image_addr0_i_2__2_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.961 r  xvga1/image_addr0_i_1__2/O[1]
                         net (fo=1, routed)           0.596     4.557    p2_tens_score/A[9]
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023     8.580 r  p2_tens_score/image_addr0/P[8]
                         net (fo=2, routed)           0.792     9.372    p2_tens_score/image_addr0_n_97
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.496 r  p2_tens_score/num_i_37/O
                         net (fo=1, routed)           0.000     9.496    p2_tens_score/num_i_37_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.076 r  p2_tens_score/num_i_30__2/O[2]
                         net (fo=1, routed)           0.580    10.657    xvga1/num_i_11__2_0[2]
    SLICE_X50Y97         LUT2 (Prop_lut2_I1_O)        0.302    10.959 r  xvga1/num_i_24__2/O
                         net (fo=1, routed)           0.000    10.959    xvga1/num_i_24__2_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.537 f  xvga1/num_i_11__2/O[2]
                         net (fo=1, routed)           0.882    12.418    p2_tens_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X37Y97         LUT1 (Prop_lut1_I0_O)        0.301    12.719 r  p2_tens_score/num_i_10__2/O
                         net (fo=1, routed)           0.000    12.719    p2_tens_score/num_i_10__2_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.117 r  p2_tens_score/num_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    13.117    p2_tens_score/num_i_2__2_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.465 r  p2_tens_score/num_i_1__2/O[1]
                         net (fo=7, routed)           1.425    14.890    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X11Y92         LUT3 (Prop_lut3_I0_O)        0.303    15.193 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.361    15.554    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X0Y18         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.558    16.945    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    16.952    
                         clock uncertainty           -0.132    16.820    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.377    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.377    
                         arrival time                         -15.554    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.027ns  (logic 8.587ns (61.219%)  route 5.440ns (38.781%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=2 LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 16.999 - 15.385 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.628     1.630    xvga1/clk_out1
    SLICE_X59Y95         FDRE                                         r  xvga1/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.419     2.049 f  xvga1/vcount_out_reg[4]/Q
                         net (fo=50, routed)          0.906     2.956    xvga1/vcount[4]
    SLICE_X58Y87         LUT1 (Prop_lut1_I0_O)        0.296     3.252 r  xvga1/image_addr0_i_10__0/O
                         net (fo=1, routed)           0.000     3.252    xvga1/image_addr0_i_10__0_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.765 r  xvga1/image_addr0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.765    xvga1/image_addr0_i_2_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.088 r  xvga1/image_addr0_i_1/O[1]
                         net (fo=1, routed)           0.691     4.778    p1_ones_score/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     8.801 r  p1_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.885     9.686    p1_ones_score/image_addr0_n_98
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.342 r  p1_ones_score/num_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.342    p1_ones_score/num_i_31_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.564 r  p1_ones_score/num_i_27/O[0]
                         net (fo=1, routed)           0.512    11.076    xvga1/num_i_12[0]
    SLICE_X60Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.751 r  xvga1/num_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.751    p1_ones_score/CO[0]
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.970 f  p1_ones_score/num_i_21/O[0]
                         net (fo=1, routed)           0.578    12.549    p1_ones_score/num_i_21_n_7
    SLICE_X61Y76         LUT1 (Prop_lut1_I0_O)        0.295    12.844 r  p1_ones_score/num_i_8/O
                         net (fo=1, routed)           0.000    12.844    p1_ones_score/num_i_8_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.484 r  p1_ones_score/num_i_1/O[3]
                         net (fo=7, routed)           1.109    14.593    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.306    14.899 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.758    15.657    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y14         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.612    16.999    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.078    
                         clock uncertainty           -0.132    16.946    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.503    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.503    
                         arrival time                         -15.657    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.935ns  (logic 8.330ns (59.778%)  route 5.605ns (40.222%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 16.989 - 15.385 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.628     1.630    xvga1/clk_out1
    SLICE_X58Y93         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=59, routed)          0.675     2.823    xvga1/vcount[1]
    SLICE_X57Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.497 r  xvga1/image_addr0_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.497    xvga1/image_addr0_i_3__0_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.831 r  xvga1/image_addr0_i_2__0/O[1]
                         net (fo=1, routed)           0.663     4.495    p2_ones_score/A[5]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[5]_P[7])
                                                      4.020     8.515 r  p2_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.657     9.172    p2_ones_score/image_addr0_n_98
    SLICE_X59Y97         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     9.843 r  p2_ones_score/num_i_28__0/O[2]
                         net (fo=1, routed)           0.815    10.657    xvga1/num_i_11__0_0[2]
    SLICE_X62Y101        LUT2 (Prop_lut2_I1_O)        0.302    10.959 r  xvga1/num_i_22__0/O
                         net (fo=1, routed)           0.000    10.959    xvga1/num_i_22__0_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.537 f  xvga1/num_i_11__0/O[2]
                         net (fo=1, routed)           0.597    12.134    p2_ones_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X71Y102        LUT1 (Prop_lut1_I0_O)        0.301    12.435 r  p2_ones_score/num_i_10__0/O
                         net (fo=1, routed)           0.000    12.435    p2_ones_score/num_i_10__0_n_0
    SLICE_X71Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.833 r  p2_ones_score/num_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.833    p2_ones_score/num_i_2__0_n_0
    SLICE_X71Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.068 r  p2_ones_score/num_i_1__0/O[0]
                         net (fo=7, routed)           1.181    14.249    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X72Y107        LUT3 (Prop_lut3_I0_O)        0.299    14.548 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.017    15.565    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y24         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.601    16.989    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    16.988    
                         clock uncertainty           -0.132    16.855    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.412    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.412    
                         arrival time                         -15.565    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.839ns  (logic 8.176ns (59.081%)  route 5.663ns (40.919%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 16.911 - 15.385 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.627     1.629    xvga1/clk_out1
    SLICE_X58Y92         FDRE                                         r  xvga1/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDRE (Prop_fdre_C_Q)         0.518     2.147 f  xvga1/vcount_out_reg[2]/Q
                         net (fo=56, routed)          0.916     3.063    xvga1/vcount[2]
    SLICE_X57Y98         LUT1 (Prop_lut1_I0_O)        0.124     3.187 r  xvga1/image_addr0_i_11__2/O
                         net (fo=1, routed)           0.000     3.187    xvga1/image_addr0_i_11__2_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.585 r  xvga1/image_addr0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     3.585    xvga1/image_addr0_i_3__1_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.699 r  xvga1/image_addr0_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     3.700    xvga1/image_addr0_i_2__1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.939 r  xvga1/image_addr0_i_1__1/O[2]
                         net (fo=5, routed)           0.747     4.686    p1_tens_score/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_P[7])
                                                      4.019     8.705 r  p1_tens_score/image_addr0/P[7]
                         net (fo=1, routed)           0.841     9.545    p1_tens_score/image_addr0_n_98
    SLICE_X56Y104        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    10.213 r  p1_tens_score/num_i_31__1/O[2]
                         net (fo=1, routed)           0.459    10.672    xvga1/num_i_22__1_0[2]
    SLICE_X55Y105        LUT2 (Prop_lut2_I1_O)        0.301    10.973 r  xvga1/num_i_29__1/O
                         net (fo=1, routed)           0.000    10.973    xvga1/num_i_29__1_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.613 f  xvga1/num_i_22__1/O[3]
                         net (fo=1, routed)           0.646    12.259    p1_tens_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][3]
    SLICE_X55Y109        LUT1 (Prop_lut1_I0_O)        0.306    12.565 r  p1_tens_score/num_i_9__1/O
                         net (fo=1, routed)           0.000    12.565    p1_tens_score/num_i_9__1_n_0
    SLICE_X55Y109        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.112 r  p1_tens_score/num_i_1__1/O[2]
                         net (fo=7, routed)           1.054    14.166    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X58Y116        LUT3 (Prop_lut3_I0_O)        0.302    14.468 r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           1.000    15.468    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X1Y25         RAMB36E1                                     r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.523    16.911    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    16.910    
                         clock uncertainty           -0.132    16.777    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.334    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.334    
                         arrival time                         -15.468    
  -------------------------------------------------------------------
                         slack                                  0.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 move_player_2/game/p2_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/game/player_2_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.557     0.559    move_player_2/game/clk_out1
    SLICE_X69Y70         FDRE                                         r  move_player_2/game/p2_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  move_player_2/game/p2_next_state_reg[0]/Q
                         net (fo=2, routed)           0.056     0.755    move_player_2/game/p2_next_state_reg_n_0_[0]
    SLICE_X69Y70         FDRE                                         r  move_player_2/game/player_2_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.827     0.829    move_player_2/game/clk_out1
    SLICE_X69Y70         FDRE                                         r  move_player_2/game/player_2_state_reg[0]/C
                         clock pessimism             -0.270     0.559    
    SLICE_X69Y70         FDRE (Hold_fdre_C_D)         0.075     0.634    move_player_2/game/player_2_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 xvga1/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.560     0.562    xvga1/clk_out1
    SLICE_X63Y82         FDRE                                         r  xvga1/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  xvga1/hsync_out_reg/Q
                         net (fo=2, routed)           0.067     0.770    hsync
    SLICE_X63Y82         FDRE                                         r  hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.829     0.831    clk_65mhz
    SLICE_X63Y82         FDRE                                         r  hs_reg/C
                         clock pessimism             -0.269     0.562    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.075     0.637    hs_reg
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 move_player_2/game/p2_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/game/player_2_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.557     0.559    move_player_2/game/clk_out1
    SLICE_X69Y70         FDRE                                         r  move_player_2/game/p2_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  move_player_2/game/p2_next_state_reg[1]/Q
                         net (fo=2, routed)           0.067     0.767    move_player_2/game/p2_next_state_reg_n_0_[1]
    SLICE_X69Y70         FDRE                                         r  move_player_2/game/player_2_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.827     0.829    move_player_2/game/clk_out1
    SLICE_X69Y70         FDRE                                         r  move_player_2/game/player_2_state_reg[1]/C
                         clock pessimism             -0.270     0.559    
    SLICE_X69Y70         FDRE (Hold_fdre_C_D)         0.071     0.630    move_player_2/game/player_2_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.593     0.595    move_player_2/p2_blob/clk_out1
    SLICE_X81Y68         FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  move_player_2/p2_blob/pixel_out_reg[0]/Q
                         net (fo=1, routed)           0.087     0.823    xvga1/p2_pixel[0]
    SLICE_X80Y68         LUT6 (Prop_lut6_I3_O)        0.045     0.868 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000     0.868    xvga1_n_225
    SLICE_X80Y68         FDSE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.863     0.865    clk_65mhz
    SLICE_X80Y68         FDSE                                         r  rgb_reg[0]/C
                         clock pessimism             -0.257     0.608    
    SLICE_X80Y68         FDSE (Hold_fdse_C_D)         0.120     0.728    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.597     0.599    move_player_2/p2_blob/clk_out1
    SLICE_X82Y68         FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y68         FDRE (Prop_fdre_C_Q)         0.141     0.740 r  move_player_2/p2_blob/pixel_out_reg[10]/Q
                         net (fo=1, routed)           0.086     0.825    xvga1/p2_pixel[10]
    SLICE_X83Y68         LUT6 (Prop_lut6_I3_O)        0.045     0.870 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000     0.870    xvga1_n_233
    SLICE_X83Y68         FDSE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.867     0.869    clk_65mhz
    SLICE_X83Y68         FDSE                                         r  rgb_reg[10]/C
                         clock pessimism             -0.257     0.612    
    SLICE_X83Y68         FDSE (Hold_fdse_C_D)         0.091     0.703    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.598     0.600    move_player_2/p2_blob/clk_out1
    SLICE_X82Y67         FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDRE (Prop_fdre_C_Q)         0.141     0.741 r  move_player_2/p2_blob/pixel_out_reg[4]/Q
                         net (fo=1, routed)           0.086     0.826    xvga1/p2_pixel[4]
    SLICE_X83Y67         LUT6 (Prop_lut6_I3_O)        0.045     0.871 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000     0.871    xvga1_n_228
    SLICE_X83Y67         FDSE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.868     0.870    clk_65mhz
    SLICE_X83Y67         FDSE                                         r  rgb_reg[4]/C
                         clock pessimism             -0.257     0.613    
    SLICE_X83Y67         FDSE (Hold_fdse_C_D)         0.091     0.704    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.559     0.561    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y109        FDRE                                         r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.110     0.812    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X55Y110        FDRE                                         r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.827     0.829    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y110        FDRE                                         r  p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.254     0.576    
    SLICE_X55Y110        FDRE (Hold_fdre_C_D)         0.066     0.642    p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_p1_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/FSM_onehot_player_1_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.554     0.556    move_player_1/game/clk_out1
    SLICE_X66Y73         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  move_player_1/game/FSM_onehot_p1_next_state_reg[1]/Q
                         net (fo=2, routed)           0.067     0.787    move_player_1/game/FSM_onehot_p1_next_state_reg_n_0_[1]
    SLICE_X66Y73         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.823     0.825    move_player_1/game/clk_out1
    SLICE_X66Y73         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
                         clock pessimism             -0.269     0.556    
    SLICE_X66Y73         FDRE (Hold_fdre_C_D)         0.060     0.616    move_player_1/game/FSM_onehot_player_1_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.565     0.567    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y92         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.082     0.813    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X63Y92         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.836     0.838    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y92         FDRE                                         r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.258     0.580    
    SLICE_X63Y92         FDRE (Hold_fdre_C_D)         0.057     0.637    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 move_player_2/game/distance_p1_to_p2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/game/distance_between_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.190ns (57.729%)  route 0.139ns (42.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.559     0.561    move_player_2/game/clk_out1
    SLICE_X68Y68         FDRE                                         r  move_player_2/game/distance_p1_to_p2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y68         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  move_player_2/game/distance_p1_to_p2_reg[8]/Q
                         net (fo=3, routed)           0.139     0.841    move_player_2/game/distance_p1_to_p2[8]
    SLICE_X70Y68         LUT3 (Prop_lut3_I0_O)        0.049     0.890 r  move_player_2/game/distance_between[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.890    move_player_2/game/distance_between[8]_i_1__0_n_0
    SLICE_X70Y68         FDRE                                         r  move_player_2/game/distance_between_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.829     0.831    move_player_2/game/clk_out1
    SLICE_X70Y68         FDRE                                         r  move_player_2/game/distance_between_reg[8]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X70Y68         FDRE (Hold_fdre_C_D)         0.131     0.706    move_player_2/game/distance_between_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_final
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y17     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y17     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y15     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y15     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y22     p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y22     p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y19     p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y19     p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y21     p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y21     p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y75     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y75     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y75     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y63     move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y63     move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X69Y92     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X69Y92     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X69Y92     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X69Y92     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X69Y92     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y75     b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y75     b_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X69Y92     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X69Y92     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X69Y92     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X69Y92     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X69Y92     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X69Y92     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y75     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y75     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_final
  To Clock:  clkfbout_clk_wiz_final

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_final
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.890ns (18.988%)  route 3.797ns (81.012%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.699     5.302    seven_seg/clk_100mhz
    SLICE_X76Y76         FDRE                                         r  seven_seg/segment_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y76         FDRE (Prop_fdre_C_Q)         0.518     5.820 f  seven_seg/segment_counter_reg[22]/Q
                         net (fo=2, routed)           1.392     7.212    seven_seg/segment_counter_reg_n_0_[22]
    SLICE_X73Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.336 f  seven_seg/segment_counter[31]_i_6/O
                         net (fo=1, routed)           0.644     7.980    seven_seg/segment_counter[31]_i_6_n_0
    SLICE_X74Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.104 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.090     9.194    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X74Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.318 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.671     9.989    seven_seg/segment_state
    SLICE_X74Y77         FDRE                                         r  seven_seg/segment_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.583    15.006    seven_seg/clk_100mhz
    SLICE_X74Y77         FDRE                                         r  seven_seg/segment_state_reg[2]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X74Y77         FDRE (Setup_fdre_C_CE)      -0.169    15.076    seven_seg/segment_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.890ns (18.988%)  route 3.797ns (81.012%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.699     5.302    seven_seg/clk_100mhz
    SLICE_X76Y76         FDRE                                         r  seven_seg/segment_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y76         FDRE (Prop_fdre_C_Q)         0.518     5.820 f  seven_seg/segment_counter_reg[22]/Q
                         net (fo=2, routed)           1.392     7.212    seven_seg/segment_counter_reg_n_0_[22]
    SLICE_X73Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.336 f  seven_seg/segment_counter[31]_i_6/O
                         net (fo=1, routed)           0.644     7.980    seven_seg/segment_counter[31]_i_6_n_0
    SLICE_X74Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.104 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.090     9.194    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X74Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.318 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.671     9.989    seven_seg/segment_state
    SLICE_X74Y77         FDRE                                         r  seven_seg/segment_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.583    15.006    seven_seg/clk_100mhz
    SLICE_X74Y77         FDRE                                         r  seven_seg/segment_state_reg[3]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X74Y77         FDRE (Setup_fdre_C_CE)      -0.169    15.076    seven_seg/segment_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.890ns (18.988%)  route 3.797ns (81.012%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.699     5.302    seven_seg/clk_100mhz
    SLICE_X76Y76         FDRE                                         r  seven_seg/segment_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y76         FDRE (Prop_fdre_C_Q)         0.518     5.820 f  seven_seg/segment_counter_reg[22]/Q
                         net (fo=2, routed)           1.392     7.212    seven_seg/segment_counter_reg_n_0_[22]
    SLICE_X73Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.336 f  seven_seg/segment_counter[31]_i_6/O
                         net (fo=1, routed)           0.644     7.980    seven_seg/segment_counter[31]_i_6_n_0
    SLICE_X74Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.104 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.090     9.194    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X74Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.318 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.671     9.989    seven_seg/segment_state
    SLICE_X74Y77         FDRE                                         r  seven_seg/segment_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.583    15.006    seven_seg/clk_100mhz
    SLICE_X74Y77         FDRE                                         r  seven_seg/segment_state_reg[6]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X74Y77         FDRE (Setup_fdre_C_CE)      -0.169    15.076    seven_seg/segment_state_reg[6]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.890ns (18.988%)  route 3.797ns (81.012%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.699     5.302    seven_seg/clk_100mhz
    SLICE_X76Y76         FDRE                                         r  seven_seg/segment_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y76         FDRE (Prop_fdre_C_Q)         0.518     5.820 f  seven_seg/segment_counter_reg[22]/Q
                         net (fo=2, routed)           1.392     7.212    seven_seg/segment_counter_reg_n_0_[22]
    SLICE_X73Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.336 f  seven_seg/segment_counter[31]_i_6/O
                         net (fo=1, routed)           0.644     7.980    seven_seg/segment_counter[31]_i_6_n_0
    SLICE_X74Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.104 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.090     9.194    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X74Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.318 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.671     9.989    seven_seg/segment_state
    SLICE_X74Y77         FDRE                                         r  seven_seg/segment_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.583    15.006    seven_seg/clk_100mhz
    SLICE_X74Y77         FDRE                                         r  seven_seg/segment_state_reg[7]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X74Y77         FDRE (Setup_fdre_C_CE)      -0.169    15.076    seven_seg/segment_state_reg[7]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 0.890ns (19.224%)  route 3.740ns (80.776%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.699     5.302    seven_seg/clk_100mhz
    SLICE_X76Y76         FDRE                                         r  seven_seg/segment_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y76         FDRE (Prop_fdre_C_Q)         0.518     5.820 f  seven_seg/segment_counter_reg[22]/Q
                         net (fo=2, routed)           1.392     7.212    seven_seg/segment_counter_reg_n_0_[22]
    SLICE_X73Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.336 f  seven_seg/segment_counter[31]_i_6/O
                         net (fo=1, routed)           0.644     7.980    seven_seg/segment_counter[31]_i_6_n_0
    SLICE_X74Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.104 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.090     9.194    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X74Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.318 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.614     9.931    seven_seg/segment_state
    SLICE_X76Y77         FDSE                                         r  seven_seg/segment_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.583    15.006    seven_seg/clk_100mhz
    SLICE_X76Y77         FDSE                                         r  seven_seg/segment_state_reg[0]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X76Y77         FDSE (Setup_fdse_C_CE)      -0.169    15.076    seven_seg/segment_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 0.890ns (19.224%)  route 3.740ns (80.776%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.699     5.302    seven_seg/clk_100mhz
    SLICE_X76Y76         FDRE                                         r  seven_seg/segment_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y76         FDRE (Prop_fdre_C_Q)         0.518     5.820 f  seven_seg/segment_counter_reg[22]/Q
                         net (fo=2, routed)           1.392     7.212    seven_seg/segment_counter_reg_n_0_[22]
    SLICE_X73Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.336 f  seven_seg/segment_counter[31]_i_6/O
                         net (fo=1, routed)           0.644     7.980    seven_seg/segment_counter[31]_i_6_n_0
    SLICE_X74Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.104 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.090     9.194    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X74Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.318 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.614     9.931    seven_seg/segment_state
    SLICE_X76Y77         FDRE                                         r  seven_seg/segment_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.583    15.006    seven_seg/clk_100mhz
    SLICE_X76Y77         FDRE                                         r  seven_seg/segment_state_reg[1]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X76Y77         FDRE (Setup_fdre_C_CE)      -0.169    15.076    seven_seg/segment_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 0.890ns (19.224%)  route 3.740ns (80.776%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.699     5.302    seven_seg/clk_100mhz
    SLICE_X76Y76         FDRE                                         r  seven_seg/segment_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y76         FDRE (Prop_fdre_C_Q)         0.518     5.820 f  seven_seg/segment_counter_reg[22]/Q
                         net (fo=2, routed)           1.392     7.212    seven_seg/segment_counter_reg_n_0_[22]
    SLICE_X73Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.336 f  seven_seg/segment_counter[31]_i_6/O
                         net (fo=1, routed)           0.644     7.980    seven_seg/segment_counter[31]_i_6_n_0
    SLICE_X74Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.104 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.090     9.194    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X74Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.318 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.614     9.931    seven_seg/segment_state
    SLICE_X76Y77         FDRE                                         r  seven_seg/segment_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.583    15.006    seven_seg/clk_100mhz
    SLICE_X76Y77         FDRE                                         r  seven_seg/segment_state_reg[4]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X76Y77         FDRE (Setup_fdre_C_CE)      -0.169    15.076    seven_seg/segment_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 0.890ns (19.224%)  route 3.740ns (80.776%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.699     5.302    seven_seg/clk_100mhz
    SLICE_X76Y76         FDRE                                         r  seven_seg/segment_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y76         FDRE (Prop_fdre_C_Q)         0.518     5.820 f  seven_seg/segment_counter_reg[22]/Q
                         net (fo=2, routed)           1.392     7.212    seven_seg/segment_counter_reg_n_0_[22]
    SLICE_X73Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.336 f  seven_seg/segment_counter[31]_i_6/O
                         net (fo=1, routed)           0.644     7.980    seven_seg/segment_counter[31]_i_6_n_0
    SLICE_X74Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.104 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.090     9.194    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X74Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.318 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.614     9.931    seven_seg/segment_state
    SLICE_X76Y77         FDRE                                         r  seven_seg/segment_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.583    15.006    seven_seg/clk_100mhz
    SLICE_X76Y77         FDRE                                         r  seven_seg/segment_state_reg[5]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X76Y77         FDRE (Setup_fdre_C_CE)      -0.169    15.076    seven_seg/segment_state_reg[5]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 2.265ns (50.570%)  route 2.214ns (49.430%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.699     5.302    seven_seg/clk_100mhz
    SLICE_X76Y76         FDRE                                         r  seven_seg/segment_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y76         FDRE (Prop_fdre_C_Q)         0.518     5.820 r  seven_seg/segment_counter_reg[1]/Q
                         net (fo=2, routed)           1.048     6.867    seven_seg/segment_counter_reg_n_0_[1]
    SLICE_X72Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.523 r  seven_seg/segment_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.532    seven_seg/segment_counter_reg[4]_i_2_n_0
    SLICE_X72Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  seven_seg/segment_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.646    seven_seg/segment_counter_reg[8]_i_2_n_0
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.760 r  seven_seg/segment_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.760    seven_seg/segment_counter_reg[12]_i_2_n_0
    SLICE_X72Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.874 r  seven_seg/segment_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.874    seven_seg/segment_counter_reg[16]_i_2_n_0
    SLICE_X72Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  seven_seg/segment_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.988    seven_seg/segment_counter_reg[20]_i_2_n_0
    SLICE_X72Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.102 r  seven_seg/segment_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.102    seven_seg/segment_counter_reg[24]_i_2_n_0
    SLICE_X72Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.324 r  seven_seg/segment_counter_reg[28]_i_2/O[0]
                         net (fo=1, routed)           1.157     9.482    seven_seg/data0[25]
    SLICE_X73Y75         LUT5 (Prop_lut5_I4_O)        0.299     9.781 r  seven_seg/segment_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.781    seven_seg/segment_counter[25]
    SLICE_X73Y75         FDRE                                         r  seven_seg/segment_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.578    15.001    seven_seg/clk_100mhz
    SLICE_X73Y75         FDRE                                         r  seven_seg/segment_counter_reg[25]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.224    
    SLICE_X73Y75         FDRE (Setup_fdre_C_D)        0.031    15.255    seven_seg/segment_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  5.475    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 2.379ns (53.535%)  route 2.065ns (46.465%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.699     5.302    seven_seg/clk_100mhz
    SLICE_X76Y76         FDRE                                         r  seven_seg/segment_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y76         FDRE (Prop_fdre_C_Q)         0.518     5.820 r  seven_seg/segment_counter_reg[1]/Q
                         net (fo=2, routed)           1.048     6.867    seven_seg/segment_counter_reg_n_0_[1]
    SLICE_X72Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.523 r  seven_seg/segment_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.532    seven_seg/segment_counter_reg[4]_i_2_n_0
    SLICE_X72Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.646 r  seven_seg/segment_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.646    seven_seg/segment_counter_reg[8]_i_2_n_0
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.760 r  seven_seg/segment_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.760    seven_seg/segment_counter_reg[12]_i_2_n_0
    SLICE_X72Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.874 r  seven_seg/segment_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.874    seven_seg/segment_counter_reg[16]_i_2_n_0
    SLICE_X72Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  seven_seg/segment_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.988    seven_seg/segment_counter_reg[20]_i_2_n_0
    SLICE_X72Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.102 r  seven_seg/segment_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.102    seven_seg/segment_counter_reg[24]_i_2_n_0
    SLICE_X72Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.216 r  seven_seg/segment_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.216    seven_seg/segment_counter_reg[28]_i_2_n_0
    SLICE_X72Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.438 r  seven_seg/segment_counter_reg[31]_i_5/O[0]
                         net (fo=1, routed)           1.008     9.447    seven_seg/data0[29]
    SLICE_X73Y76         LUT5 (Prop_lut5_I4_O)        0.299     9.746 r  seven_seg/segment_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.746    seven_seg/segment_counter[29]
    SLICE_X73Y76         FDRE                                         r  seven_seg/segment_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.580    15.003    seven_seg/clk_100mhz
    SLICE_X73Y76         FDRE                                         r  seven_seg/segment_counter_reg[29]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.226    
    SLICE_X73Y76         FDRE (Setup_fdre_C_D)        0.032    15.258    seven_seg/segment_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  5.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.090%)  route 0.114ns (40.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.587     1.506    seven_seg/clk_100mhz
    SLICE_X76Y77         FDRE                                         r  seven_seg/segment_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y77         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  seven_seg/segment_state_reg[5]/Q
                         net (fo=5, routed)           0.114     1.784    seven_seg/p_0_in[6]
    SLICE_X74Y77         FDRE                                         r  seven_seg/segment_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.857     2.022    seven_seg/clk_100mhz
    SLICE_X74Y77         FDRE                                         r  seven_seg/segment_state_reg[6]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X74Y77         FDRE (Hold_fdre_C_D)         0.063     1.582    seven_seg/segment_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.880%)  route 0.110ns (40.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.587     1.506    seven_seg/clk_100mhz
    SLICE_X76Y77         FDRE                                         r  seven_seg/segment_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y77         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  seven_seg/segment_state_reg[1]/Q
                         net (fo=14, routed)          0.110     1.780    seven_seg/p_0_in[2]
    SLICE_X74Y77         FDRE                                         r  seven_seg/segment_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.857     2.022    seven_seg/clk_100mhz
    SLICE_X74Y77         FDRE                                         r  seven_seg/segment_state_reg[2]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X74Y77         FDRE (Hold_fdre_C_D)         0.059     1.578    seven_seg/segment_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.535%)  route 0.167ns (50.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.587     1.506    seven_seg/clk_100mhz
    SLICE_X74Y77         FDRE                                         r  seven_seg/segment_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  seven_seg/segment_state_reg[3]/Q
                         net (fo=4, routed)           0.167     1.837    seven_seg/p_0_in[4]
    SLICE_X76Y77         FDRE                                         r  seven_seg/segment_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.857     2.022    seven_seg/clk_100mhz
    SLICE_X76Y77         FDRE                                         r  seven_seg/segment_state_reg[4]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X76Y77         FDRE (Hold_fdre_C_D)         0.063     1.582    seven_seg/segment_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.386%)  route 0.168ns (50.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.587     1.506    seven_seg/clk_100mhz
    SLICE_X74Y77         FDRE                                         r  seven_seg/segment_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  seven_seg/segment_state_reg[7]/Q
                         net (fo=5, routed)           0.168     1.838    seven_seg/p_0_in[0]
    SLICE_X76Y77         FDSE                                         r  seven_seg/segment_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.857     2.022    seven_seg/clk_100mhz
    SLICE_X76Y77         FDSE                                         r  seven_seg/segment_state_reg[0]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X76Y77         FDSE (Hold_fdse_C_D)         0.059     1.578    seven_seg/segment_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.587     1.506    seven_seg/clk_100mhz
    SLICE_X75Y77         FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.183     1.830    seven_seg/segment_counter_reg_n_0_[0]
    SLICE_X77Y77         LUT5 (Prop_lut5_I3_O)        0.045     1.875 r  seven_seg/segment_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.875    seven_seg/segment_counter[2]
    SLICE_X77Y77         FDRE                                         r  seven_seg/segment_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.857     2.022    seven_seg/clk_100mhz
    SLICE_X77Y77         FDRE                                         r  seven_seg/segment_counter_reg[2]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X77Y77         FDRE (Hold_fdre_C_D)         0.092     1.611    seven_seg/segment_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.871%)  route 0.180ns (49.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.587     1.506    seven_seg/clk_100mhz
    SLICE_X75Y77         FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.180     1.827    seven_seg/segment_counter_reg_n_0_[0]
    SLICE_X75Y77         LUT5 (Prop_lut5_I3_O)        0.045     1.872 r  seven_seg/segment_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.872    seven_seg/segment_counter[11]
    SLICE_X75Y77         FDRE                                         r  seven_seg/segment_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.857     2.022    seven_seg/clk_100mhz
    SLICE_X75Y77         FDRE                                         r  seven_seg/segment_counter_reg[11]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X75Y77         FDRE (Hold_fdre_C_D)         0.092     1.598    seven_seg/segment_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.183ns (47.208%)  route 0.205ns (52.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.587     1.506    seven_seg/clk_100mhz
    SLICE_X75Y77         FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.205     1.852    seven_seg/segment_counter_reg_n_0_[0]
    SLICE_X75Y77         LUT5 (Prop_lut5_I3_O)        0.042     1.894 r  seven_seg/segment_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     1.894    seven_seg/segment_counter[23]
    SLICE_X75Y77         FDRE                                         r  seven_seg/segment_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.857     2.022    seven_seg/clk_100mhz
    SLICE_X75Y77         FDRE                                         r  seven_seg/segment_counter_reg[23]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X75Y77         FDRE (Hold_fdre_C_D)         0.107     1.613    seven_seg/segment_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.223%)  route 0.191ns (53.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.587     1.506    seven_seg/clk_100mhz
    SLICE_X76Y77         FDRE                                         r  seven_seg/segment_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y77         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  seven_seg/segment_state_reg[4]/Q
                         net (fo=4, routed)           0.191     1.861    seven_seg/p_0_in[5]
    SLICE_X76Y77         FDRE                                         r  seven_seg/segment_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.857     2.022    seven_seg/clk_100mhz
    SLICE_X76Y77         FDRE                                         r  seven_seg/segment_state_reg[5]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X76Y77         FDRE (Hold_fdre_C_D)         0.063     1.569    seven_seg/segment_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.152%)  route 0.184ns (52.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.587     1.506    seven_seg/clk_100mhz
    SLICE_X76Y77         FDSE                                         r  seven_seg/segment_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y77         FDSE (Prop_fdse_C_Q)         0.164     1.670 r  seven_seg/segment_state_reg[0]/Q
                         net (fo=5, routed)           0.184     1.854    seven_seg/p_0_in[1]
    SLICE_X76Y77         FDRE                                         r  seven_seg/segment_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.857     2.022    seven_seg/clk_100mhz
    SLICE_X76Y77         FDRE                                         r  seven_seg/segment_state_reg[1]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X76Y77         FDRE (Hold_fdre_C_D)         0.052     1.558    seven_seg/segment_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.614%)  route 0.205ns (52.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.587     1.506    seven_seg/clk_100mhz
    SLICE_X75Y77         FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.205     1.852    seven_seg/segment_counter_reg_n_0_[0]
    SLICE_X75Y77         LUT4 (Prop_lut4_I3_O)        0.045     1.897 r  seven_seg/segment_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    seven_seg/segment_counter[0]
    SLICE_X75Y77         FDRE                                         r  seven_seg/segment_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.857     2.022    seven_seg/clk_100mhz
    SLICE_X75Y77         FDRE                                         r  seven_seg/segment_counter_reg[0]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X75Y77         FDRE (Hold_fdre_C_D)         0.091     1.597    seven_seg/segment_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y77    seven_seg/segment_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X74Y75    seven_seg/segment_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y77    seven_seg/segment_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y77    seven_seg/segment_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y75    seven_seg/segment_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y76    seven_seg/segment_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y76    seven_seg/segment_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y76    seven_seg/segment_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X75Y76    seven_seg/segment_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y76    seven_seg/segment_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y76    seven_seg/segment_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y76    seven_seg/segment_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y76    seven_seg/segment_counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y76    seven_seg/segment_counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y76    seven_seg/segment_counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y76    seven_seg/segment_counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y76    seven_seg/segment_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y77    seven_seg/segment_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y75    seven_seg/segment_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y75    seven_seg/segment_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y77    seven_seg/segment_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y76    seven_seg/segment_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y76    seven_seg/segment_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y76    seven_seg/segment_counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y76    seven_seg/segment_counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y77    seven_seg/segment_counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y75    seven_seg/segment_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y75    seven_seg/segment_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y75    seven_seg/segment_counter_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  sys_clk_pin

Setup :           40  Failing Endpoints,  Worst Slack       -3.243ns,  Total Violation     -117.876ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.876ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.243ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.365ns  (logic 0.456ns (7.164%)  route 5.909ns (92.836%))
  Logic Levels:           0  
  Clock Path Skew:        3.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 175.006 - 170.000 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 170.929 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.696   170.929    db1/clk_out1
    SLICE_X72Y77         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.456   171.385 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.909   177.294    seven_seg/reset
    SLICE_X74Y77         FDRE                                         r  seven_seg/segment_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.583   175.006    seven_seg/clk_100mhz
    SLICE_X74Y77         FDRE                                         r  seven_seg/segment_state_reg[2]/C
                         clock pessimism              0.000   175.006    
                         clock uncertainty           -0.430   174.576    
    SLICE_X74Y77         FDRE (Setup_fdre_C_R)       -0.524   174.051    seven_seg/segment_state_reg[2]
  -------------------------------------------------------------------
                         required time                        174.051    
                         arrival time                        -177.294    
  -------------------------------------------------------------------
                         slack                                 -3.243    

Slack (VIOLATED) :        -3.243ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.365ns  (logic 0.456ns (7.164%)  route 5.909ns (92.836%))
  Logic Levels:           0  
  Clock Path Skew:        3.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 175.006 - 170.000 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 170.929 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.696   170.929    db1/clk_out1
    SLICE_X72Y77         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.456   171.385 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.909   177.294    seven_seg/reset
    SLICE_X74Y77         FDRE                                         r  seven_seg/segment_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.583   175.006    seven_seg/clk_100mhz
    SLICE_X74Y77         FDRE                                         r  seven_seg/segment_state_reg[3]/C
                         clock pessimism              0.000   175.006    
                         clock uncertainty           -0.430   174.576    
    SLICE_X74Y77         FDRE (Setup_fdre_C_R)       -0.524   174.051    seven_seg/segment_state_reg[3]
  -------------------------------------------------------------------
                         required time                        174.051    
                         arrival time                        -177.294    
  -------------------------------------------------------------------
                         slack                                 -3.243    

Slack (VIOLATED) :        -3.243ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_state_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.365ns  (logic 0.456ns (7.164%)  route 5.909ns (92.836%))
  Logic Levels:           0  
  Clock Path Skew:        3.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 175.006 - 170.000 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 170.929 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.696   170.929    db1/clk_out1
    SLICE_X72Y77         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.456   171.385 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.909   177.294    seven_seg/reset
    SLICE_X74Y77         FDRE                                         r  seven_seg/segment_state_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.583   175.006    seven_seg/clk_100mhz
    SLICE_X74Y77         FDRE                                         r  seven_seg/segment_state_reg[6]/C
                         clock pessimism              0.000   175.006    
                         clock uncertainty           -0.430   174.576    
    SLICE_X74Y77         FDRE (Setup_fdre_C_R)       -0.524   174.051    seven_seg/segment_state_reg[6]
  -------------------------------------------------------------------
                         required time                        174.051    
                         arrival time                        -177.294    
  -------------------------------------------------------------------
                         slack                                 -3.243    

Slack (VIOLATED) :        -3.243ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_state_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.365ns  (logic 0.456ns (7.164%)  route 5.909ns (92.836%))
  Logic Levels:           0  
  Clock Path Skew:        3.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 175.006 - 170.000 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 170.929 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.696   170.929    db1/clk_out1
    SLICE_X72Y77         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.456   171.385 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.909   177.294    seven_seg/reset
    SLICE_X74Y77         FDRE                                         r  seven_seg/segment_state_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.583   175.006    seven_seg/clk_100mhz
    SLICE_X74Y77         FDRE                                         r  seven_seg/segment_state_reg[7]/C
                         clock pessimism              0.000   175.006    
                         clock uncertainty           -0.430   174.576    
    SLICE_X74Y77         FDRE (Setup_fdre_C_R)       -0.524   174.051    seven_seg/segment_state_reg[7]
  -------------------------------------------------------------------
                         required time                        174.051    
                         arrival time                        -177.294    
  -------------------------------------------------------------------
                         slack                                 -3.243    

Slack (VIOLATED) :        -3.114ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.235ns  (logic 0.456ns (7.313%)  route 5.779ns (92.687%))
  Logic Levels:           0  
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 175.005 - 170.000 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 170.929 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.696   170.929    db1/clk_out1
    SLICE_X72Y77         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.456   171.385 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.779   177.164    seven_seg/reset
    SLICE_X76Y76         FDRE                                         r  seven_seg/segment_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.582   175.005    seven_seg/clk_100mhz
    SLICE_X76Y76         FDRE                                         r  seven_seg/segment_counter_reg[1]/C
                         clock pessimism              0.000   175.005    
                         clock uncertainty           -0.430   174.574    
    SLICE_X76Y76         FDRE (Setup_fdre_C_R)       -0.524   174.050    seven_seg/segment_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        174.050    
                         arrival time                        -177.164    
  -------------------------------------------------------------------
                         slack                                 -3.114    

Slack (VIOLATED) :        -3.114ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.235ns  (logic 0.456ns (7.313%)  route 5.779ns (92.687%))
  Logic Levels:           0  
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 175.005 - 170.000 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 170.929 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.696   170.929    db1/clk_out1
    SLICE_X72Y77         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.456   171.385 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.779   177.164    seven_seg/reset
    SLICE_X76Y76         FDRE                                         r  seven_seg/segment_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.582   175.005    seven_seg/clk_100mhz
    SLICE_X76Y76         FDRE                                         r  seven_seg/segment_counter_reg[21]/C
                         clock pessimism              0.000   175.005    
                         clock uncertainty           -0.430   174.574    
    SLICE_X76Y76         FDRE (Setup_fdre_C_R)       -0.524   174.050    seven_seg/segment_counter_reg[21]
  -------------------------------------------------------------------
                         required time                        174.050    
                         arrival time                        -177.164    
  -------------------------------------------------------------------
                         slack                                 -3.114    

Slack (VIOLATED) :        -3.114ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.235ns  (logic 0.456ns (7.313%)  route 5.779ns (92.687%))
  Logic Levels:           0  
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 175.005 - 170.000 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 170.929 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.696   170.929    db1/clk_out1
    SLICE_X72Y77         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.456   171.385 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.779   177.164    seven_seg/reset
    SLICE_X76Y76         FDRE                                         r  seven_seg/segment_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.582   175.005    seven_seg/clk_100mhz
    SLICE_X76Y76         FDRE                                         r  seven_seg/segment_counter_reg[22]/C
                         clock pessimism              0.000   175.005    
                         clock uncertainty           -0.430   174.574    
    SLICE_X76Y76         FDRE (Setup_fdre_C_R)       -0.524   174.050    seven_seg/segment_counter_reg[22]
  -------------------------------------------------------------------
                         required time                        174.050    
                         arrival time                        -177.164    
  -------------------------------------------------------------------
                         slack                                 -3.114    

Slack (VIOLATED) :        -3.114ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.235ns  (logic 0.456ns (7.313%)  route 5.779ns (92.687%))
  Logic Levels:           0  
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 175.005 - 170.000 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 170.929 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.696   170.929    db1/clk_out1
    SLICE_X72Y77         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.456   171.385 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.779   177.164    seven_seg/reset
    SLICE_X76Y76         FDRE                                         r  seven_seg/segment_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.582   175.005    seven_seg/clk_100mhz
    SLICE_X76Y76         FDRE                                         r  seven_seg/segment_counter_reg[4]/C
                         clock pessimism              0.000   175.005    
                         clock uncertainty           -0.430   174.574    
    SLICE_X76Y76         FDRE (Setup_fdre_C_R)       -0.524   174.050    seven_seg/segment_counter_reg[4]
  -------------------------------------------------------------------
                         required time                        174.050    
                         arrival time                        -177.164    
  -------------------------------------------------------------------
                         slack                                 -3.114    

Slack (VIOLATED) :        -3.109ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.231ns  (logic 0.456ns (7.318%)  route 5.775ns (92.682%))
  Logic Levels:           0  
  Clock Path Skew:        3.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 175.006 - 170.000 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 170.929 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.696   170.929    db1/clk_out1
    SLICE_X72Y77         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.456   171.385 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.775   177.160    seven_seg/reset
    SLICE_X76Y77         FDSE                                         r  seven_seg/segment_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.583   175.006    seven_seg/clk_100mhz
    SLICE_X76Y77         FDSE                                         r  seven_seg/segment_state_reg[0]/C
                         clock pessimism              0.000   175.006    
                         clock uncertainty           -0.430   174.576    
    SLICE_X76Y77         FDSE (Setup_fdse_C_S)       -0.524   174.051    seven_seg/segment_state_reg[0]
  -------------------------------------------------------------------
                         required time                        174.051    
                         arrival time                        -177.160    
  -------------------------------------------------------------------
                         slack                                 -3.109    

Slack (VIOLATED) :        -3.109ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.231ns  (logic 0.456ns (7.318%)  route 5.775ns (92.682%))
  Logic Levels:           0  
  Clock Path Skew:        3.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 175.006 - 170.000 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 170.929 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.696   170.929    db1/clk_out1
    SLICE_X72Y77         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.456   171.385 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         5.775   177.160    seven_seg/reset
    SLICE_X76Y77         FDRE                                         r  seven_seg/segment_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.583   175.006    seven_seg/clk_100mhz
    SLICE_X76Y77         FDRE                                         r  seven_seg/segment_state_reg[1]/C
                         clock pessimism              0.000   175.006    
                         clock uncertainty           -0.430   174.576    
    SLICE_X76Y77         FDRE (Setup_fdre_C_R)       -0.524   174.051    seven_seg/segment_state_reg[1]
  -------------------------------------------------------------------
                         required time                        174.051    
                         arrival time                        -177.160    
  -------------------------------------------------------------------
                         slack                                 -3.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 0.367ns (7.333%)  route 4.638ns (92.667%))
  Logic Levels:           0  
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.300ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.578     1.581    db1/clk_out1
    SLICE_X72Y77         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.367     1.948 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         4.638     6.586    seven_seg/reset
    SLICE_X73Y76         FDRE                                         r  seven_seg/segment_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.697     5.300    seven_seg/clk_100mhz
    SLICE_X73Y76         FDRE                                         r  seven_seg/segment_counter_reg[14]/C
                         clock pessimism              0.000     5.300    
                         clock uncertainty            0.430     5.730    
    SLICE_X73Y76         FDRE (Hold_fdre_C_R)        -0.020     5.710    seven_seg/segment_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.710    
                         arrival time                           6.586    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 0.367ns (7.333%)  route 4.638ns (92.667%))
  Logic Levels:           0  
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.300ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.578     1.581    db1/clk_out1
    SLICE_X72Y77         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.367     1.948 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         4.638     6.586    seven_seg/reset
    SLICE_X73Y76         FDRE                                         r  seven_seg/segment_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.697     5.300    seven_seg/clk_100mhz
    SLICE_X73Y76         FDRE                                         r  seven_seg/segment_counter_reg[15]/C
                         clock pessimism              0.000     5.300    
                         clock uncertainty            0.430     5.730    
    SLICE_X73Y76         FDRE (Hold_fdre_C_R)        -0.020     5.710    seven_seg/segment_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.710    
                         arrival time                           6.586    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 0.367ns (7.333%)  route 4.638ns (92.667%))
  Logic Levels:           0  
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.300ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.578     1.581    db1/clk_out1
    SLICE_X72Y77         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.367     1.948 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         4.638     6.586    seven_seg/reset
    SLICE_X73Y76         FDRE                                         r  seven_seg/segment_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.697     5.300    seven_seg/clk_100mhz
    SLICE_X73Y76         FDRE                                         r  seven_seg/segment_counter_reg[28]/C
                         clock pessimism              0.000     5.300    
                         clock uncertainty            0.430     5.730    
    SLICE_X73Y76         FDRE (Hold_fdre_C_R)        -0.020     5.710    seven_seg/segment_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -5.710    
                         arrival time                           6.586    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 0.367ns (7.333%)  route 4.638ns (92.667%))
  Logic Levels:           0  
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.300ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         1.578     1.581    db1/clk_out1
    SLICE_X72Y77         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.367     1.948 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         4.638     6.586    seven_seg/reset
    SLICE_X73Y76         FDRE                                         r  seven_seg/segment_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.697     5.300    seven_seg/clk_100mhz
    SLICE_X73Y76         FDRE                                         r  seven_seg/segment_counter_reg[29]/C
                         clock pessimism              0.000     5.300    
                         clock uncertainty            0.430     5.730    
    SLICE_X73Y76         FDRE (Hold_fdre_C_R)        -0.020     5.710    seven_seg/segment_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -5.710    
                         arrival time                           6.586    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.141ns (5.061%)  route 2.645ns (94.939%))
  Logic Levels:           0  
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.583     0.585    db1/clk_out1
    SLICE_X72Y77         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         2.645     3.371    seven_seg/reset
    SLICE_X75Y75         FDRE                                         r  seven_seg/segment_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.854     2.019    seven_seg/clk_100mhz
    SLICE_X75Y75         FDRE                                         r  seven_seg/segment_counter_reg[5]/C
                         clock pessimism              0.000     2.019    
                         clock uncertainty            0.430     2.449    
    SLICE_X75Y75         FDRE (Hold_fdre_C_R)        -0.018     2.431    seven_seg/segment_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.141ns (4.985%)  route 2.687ns (95.015%))
  Logic Levels:           0  
  Clock Path Skew:        1.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.583     0.585    db1/clk_out1
    SLICE_X72Y77         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         2.687     3.413    seven_seg/reset
    SLICE_X74Y78         FDRE                                         r  seven_seg/segment_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.858     2.023    seven_seg/clk_100mhz
    SLICE_X74Y78         FDRE                                         r  seven_seg/segment_counter_reg[19]/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.430     2.453    
    SLICE_X74Y78         FDRE (Hold_fdre_C_R)         0.009     2.462    seven_seg/segment_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.141ns (4.985%)  route 2.687ns (95.015%))
  Logic Levels:           0  
  Clock Path Skew:        1.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.583     0.585    db1/clk_out1
    SLICE_X72Y77         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         2.687     3.413    seven_seg/reset
    SLICE_X74Y78         FDRE                                         r  seven_seg/segment_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.858     2.023    seven_seg/clk_100mhz
    SLICE_X74Y78         FDRE                                         r  seven_seg/segment_counter_reg[20]/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.430     2.453    
    SLICE_X74Y78         FDRE (Hold_fdre_C_R)         0.009     2.462    seven_seg/segment_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.141ns (4.970%)  route 2.696ns (95.030%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.583     0.585    db1/clk_out1
    SLICE_X72Y77         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         2.696     3.422    seven_seg/reset
    SLICE_X76Y77         FDSE                                         r  seven_seg/segment_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.857     2.022    seven_seg/clk_100mhz
    SLICE_X76Y77         FDSE                                         r  seven_seg/segment_state_reg[0]/C
                         clock pessimism              0.000     2.022    
                         clock uncertainty            0.430     2.452    
    SLICE_X76Y77         FDSE (Hold_fdse_C_S)         0.009     2.461    seven_seg/segment_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.141ns (4.970%)  route 2.696ns (95.030%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.583     0.585    db1/clk_out1
    SLICE_X72Y77         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         2.696     3.422    seven_seg/reset
    SLICE_X76Y77         FDRE                                         r  seven_seg/segment_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.857     2.022    seven_seg/clk_100mhz
    SLICE_X76Y77         FDRE                                         r  seven_seg/segment_state_reg[1]/C
                         clock pessimism              0.000     2.022    
                         clock uncertainty            0.430     2.452    
    SLICE_X76Y77         FDRE (Hold_fdre_C_R)         0.009     2.461    seven_seg/segment_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.141ns (4.970%)  route 2.696ns (95.030%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=430, routed)         0.583     0.585    db1/clk_out1
    SLICE_X72Y77         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  db1/clean_out_reg/Q
                         net (fo=135, routed)         2.696     3.422    seven_seg/reset
    SLICE_X76Y77         FDRE                                         r  seven_seg/segment_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.857     2.022    seven_seg/clk_100mhz
    SLICE_X76Y77         FDRE                                         r  seven_seg/segment_state_reg[4]/C
                         clock pessimism              0.000     2.022    
                         clock uncertainty            0.430     2.452    
    SLICE_X76Y77         FDRE (Hold_fdre_C_R)         0.009     2.461    seven_seg/segment_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.961    





