INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/FPAG/Project_18.3/RAM/RAM.srcs/sources_1/simple_dualport_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dualport_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/FPAG/Project_18.3/RAM/RAM.srcs/sim_1/new/tb_simple_dualport_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_simpledualport_ram
