DECL|AREF_CTRL|member|__IOM uint32_t AREF_CTRL; /*!< 0x00000000 global AREF control */
DECL|AREF|member|PASS_AREF_V1_Type AREF; /*!< 0x00000E00 AREF configuration */
DECL|ICTAT_TRIM0|member|__IOM uint32_t ICTAT_TRIM0; /*!< 0x00000F1C ICTAT Trim bits */
DECL|INTR_CAUSE|member|__IM uint32_t INTR_CAUSE; /*!< 0x00000000 Interrupt cause register */
DECL|IPTAT_TRIM0|member|__IOM uint32_t IPTAT_TRIM0; /*!< 0x00000F18 IPTAT Trim bits */
DECL|IZTAT_TRIM0|member|__IOM uint32_t IZTAT_TRIM0; /*!< 0x00000F10 IZTAT Trim bits */
DECL|IZTAT_TRIM1|member|__IOM uint32_t IZTAT_TRIM1; /*!< 0x00000F14 IZTAT Trim bits */
DECL|PASS_AREF_AREF_CTRL_AREF_BIAS_SCALE_Msk|macro|PASS_AREF_AREF_CTRL_AREF_BIAS_SCALE_Msk
DECL|PASS_AREF_AREF_CTRL_AREF_BIAS_SCALE_Pos|macro|PASS_AREF_AREF_CTRL_AREF_BIAS_SCALE_Pos
DECL|PASS_AREF_AREF_CTRL_AREF_MODE_Msk|macro|PASS_AREF_AREF_CTRL_AREF_MODE_Msk
DECL|PASS_AREF_AREF_CTRL_AREF_MODE_Pos|macro|PASS_AREF_AREF_CTRL_AREF_MODE_Pos
DECL|PASS_AREF_AREF_CTRL_AREF_RMB_Msk|macro|PASS_AREF_AREF_CTRL_AREF_RMB_Msk
DECL|PASS_AREF_AREF_CTRL_AREF_RMB_Pos|macro|PASS_AREF_AREF_CTRL_AREF_RMB_Pos
DECL|PASS_AREF_AREF_CTRL_CLOCK_PUMP_PERI_SEL_Msk|macro|PASS_AREF_AREF_CTRL_CLOCK_PUMP_PERI_SEL_Msk
DECL|PASS_AREF_AREF_CTRL_CLOCK_PUMP_PERI_SEL_Pos|macro|PASS_AREF_AREF_CTRL_CLOCK_PUMP_PERI_SEL_Pos
DECL|PASS_AREF_AREF_CTRL_CTB_IPTAT_REDIRECT_Msk|macro|PASS_AREF_AREF_CTRL_CTB_IPTAT_REDIRECT_Msk
DECL|PASS_AREF_AREF_CTRL_CTB_IPTAT_REDIRECT_Pos|macro|PASS_AREF_AREF_CTRL_CTB_IPTAT_REDIRECT_Pos
DECL|PASS_AREF_AREF_CTRL_CTB_IPTAT_SCALE_Msk|macro|PASS_AREF_AREF_CTRL_CTB_IPTAT_SCALE_Msk
DECL|PASS_AREF_AREF_CTRL_CTB_IPTAT_SCALE_Pos|macro|PASS_AREF_AREF_CTRL_CTB_IPTAT_SCALE_Pos
DECL|PASS_AREF_AREF_CTRL_DEEPSLEEP_MODE_Msk|macro|PASS_AREF_AREF_CTRL_DEEPSLEEP_MODE_Msk
DECL|PASS_AREF_AREF_CTRL_DEEPSLEEP_MODE_Pos|macro|PASS_AREF_AREF_CTRL_DEEPSLEEP_MODE_Pos
DECL|PASS_AREF_AREF_CTRL_DEEPSLEEP_ON_Msk|macro|PASS_AREF_AREF_CTRL_DEEPSLEEP_ON_Msk
DECL|PASS_AREF_AREF_CTRL_DEEPSLEEP_ON_Pos|macro|PASS_AREF_AREF_CTRL_DEEPSLEEP_ON_Pos
DECL|PASS_AREF_AREF_CTRL_ENABLED_Msk|macro|PASS_AREF_AREF_CTRL_ENABLED_Msk
DECL|PASS_AREF_AREF_CTRL_ENABLED_Pos|macro|PASS_AREF_AREF_CTRL_ENABLED_Pos
DECL|PASS_AREF_AREF_CTRL_IZTAT_SEL_Msk|macro|PASS_AREF_AREF_CTRL_IZTAT_SEL_Msk
DECL|PASS_AREF_AREF_CTRL_IZTAT_SEL_Pos|macro|PASS_AREF_AREF_CTRL_IZTAT_SEL_Pos
DECL|PASS_AREF_AREF_CTRL_VREF_SEL_Msk|macro|PASS_AREF_AREF_CTRL_VREF_SEL_Msk
DECL|PASS_AREF_AREF_CTRL_VREF_SEL_Pos|macro|PASS_AREF_AREF_CTRL_VREF_SEL_Pos
DECL|PASS_AREF_SECTION_SIZE|macro|PASS_AREF_SECTION_SIZE
DECL|PASS_AREF_V1_Type|typedef|} PASS_AREF_V1_Type; /*!< Size = 256 (0x100) */
DECL|PASS_ICTAT_TRIM0_ICTAT_TRIM_Msk|macro|PASS_ICTAT_TRIM0_ICTAT_TRIM_Msk
DECL|PASS_ICTAT_TRIM0_ICTAT_TRIM_Pos|macro|PASS_ICTAT_TRIM0_ICTAT_TRIM_Pos
DECL|PASS_INTR_CAUSE_CTB0_INT_Msk|macro|PASS_INTR_CAUSE_CTB0_INT_Msk
DECL|PASS_INTR_CAUSE_CTB0_INT_Pos|macro|PASS_INTR_CAUSE_CTB0_INT_Pos
DECL|PASS_INTR_CAUSE_CTB1_INT_Msk|macro|PASS_INTR_CAUSE_CTB1_INT_Msk
DECL|PASS_INTR_CAUSE_CTB1_INT_Pos|macro|PASS_INTR_CAUSE_CTB1_INT_Pos
DECL|PASS_INTR_CAUSE_CTB2_INT_Msk|macro|PASS_INTR_CAUSE_CTB2_INT_Msk
DECL|PASS_INTR_CAUSE_CTB2_INT_Pos|macro|PASS_INTR_CAUSE_CTB2_INT_Pos
DECL|PASS_INTR_CAUSE_CTB3_INT_Msk|macro|PASS_INTR_CAUSE_CTB3_INT_Msk
DECL|PASS_INTR_CAUSE_CTB3_INT_Pos|macro|PASS_INTR_CAUSE_CTB3_INT_Pos
DECL|PASS_INTR_CAUSE_CTDAC0_INT_Msk|macro|PASS_INTR_CAUSE_CTDAC0_INT_Msk
DECL|PASS_INTR_CAUSE_CTDAC0_INT_Pos|macro|PASS_INTR_CAUSE_CTDAC0_INT_Pos
DECL|PASS_INTR_CAUSE_CTDAC1_INT_Msk|macro|PASS_INTR_CAUSE_CTDAC1_INT_Msk
DECL|PASS_INTR_CAUSE_CTDAC1_INT_Pos|macro|PASS_INTR_CAUSE_CTDAC1_INT_Pos
DECL|PASS_INTR_CAUSE_CTDAC2_INT_Msk|macro|PASS_INTR_CAUSE_CTDAC2_INT_Msk
DECL|PASS_INTR_CAUSE_CTDAC2_INT_Pos|macro|PASS_INTR_CAUSE_CTDAC2_INT_Pos
DECL|PASS_INTR_CAUSE_CTDAC3_INT_Msk|macro|PASS_INTR_CAUSE_CTDAC3_INT_Msk
DECL|PASS_INTR_CAUSE_CTDAC3_INT_Pos|macro|PASS_INTR_CAUSE_CTDAC3_INT_Pos
DECL|PASS_IPTAT_TRIM0_IPTAT_CORE_TRIM_Msk|macro|PASS_IPTAT_TRIM0_IPTAT_CORE_TRIM_Msk
DECL|PASS_IPTAT_TRIM0_IPTAT_CORE_TRIM_Pos|macro|PASS_IPTAT_TRIM0_IPTAT_CORE_TRIM_Pos
DECL|PASS_IPTAT_TRIM0_IPTAT_CTBM_TRIM_Msk|macro|PASS_IPTAT_TRIM0_IPTAT_CTBM_TRIM_Msk
DECL|PASS_IPTAT_TRIM0_IPTAT_CTBM_TRIM_Pos|macro|PASS_IPTAT_TRIM0_IPTAT_CTBM_TRIM_Pos
DECL|PASS_IZTAT_TRIM0_IZTAT_ABS_TRIM_Msk|macro|PASS_IZTAT_TRIM0_IZTAT_ABS_TRIM_Msk
DECL|PASS_IZTAT_TRIM0_IZTAT_ABS_TRIM_Pos|macro|PASS_IZTAT_TRIM0_IZTAT_ABS_TRIM_Pos
DECL|PASS_IZTAT_TRIM1_IZTAT_TC_TRIM_Msk|macro|PASS_IZTAT_TRIM1_IZTAT_TC_TRIM_Msk
DECL|PASS_IZTAT_TRIM1_IZTAT_TC_TRIM_Pos|macro|PASS_IZTAT_TRIM1_IZTAT_TC_TRIM_Pos
DECL|PASS_SECTION_SIZE|macro|PASS_SECTION_SIZE
DECL|PASS_V1_Type|typedef|} PASS_V1_Type; /*!< Size = 3872 (0xF20) */
DECL|PASS_VREF_TRIM0_VREF_ABS_TRIM_Msk|macro|PASS_VREF_TRIM0_VREF_ABS_TRIM_Msk
DECL|PASS_VREF_TRIM0_VREF_ABS_TRIM_Pos|macro|PASS_VREF_TRIM0_VREF_ABS_TRIM_Pos
DECL|PASS_VREF_TRIM1_VREF_TEMPCO_TRIM_Msk|macro|PASS_VREF_TRIM1_VREF_TEMPCO_TRIM_Msk
DECL|PASS_VREF_TRIM1_VREF_TEMPCO_TRIM_Pos|macro|PASS_VREF_TRIM1_VREF_TEMPCO_TRIM_Pos
DECL|PASS_VREF_TRIM2_VREF_CURV_TRIM_Msk|macro|PASS_VREF_TRIM2_VREF_CURV_TRIM_Msk
DECL|PASS_VREF_TRIM2_VREF_CURV_TRIM_Pos|macro|PASS_VREF_TRIM2_VREF_CURV_TRIM_Pos
DECL|PASS_VREF_TRIM3_VREF_ATTEN_TRIM_Msk|macro|PASS_VREF_TRIM3_VREF_ATTEN_TRIM_Msk
DECL|PASS_VREF_TRIM3_VREF_ATTEN_TRIM_Pos|macro|PASS_VREF_TRIM3_VREF_ATTEN_TRIM_Pos
DECL|RESERVED|member|__IM uint32_t RESERVED[63];
DECL|RESERVED|member|__IM uint32_t RESERVED[895];
DECL|VREF_TRIM0|member|__IOM uint32_t VREF_TRIM0; /*!< 0x00000F00 VREF Trim bits */
DECL|VREF_TRIM1|member|__IOM uint32_t VREF_TRIM1; /*!< 0x00000F04 VREF Trim bits */
DECL|VREF_TRIM2|member|__IOM uint32_t VREF_TRIM2; /*!< 0x00000F08 VREF Trim bits */
DECL|VREF_TRIM3|member|__IOM uint32_t VREF_TRIM3; /*!< 0x00000F0C VREF Trim bits */
DECL|_CYIP_PASS_H_|macro|_CYIP_PASS_H_
