TW_RAM.v,verilog,xil_defaultlib,../../../../project_3.gen/sources_1/ip/TW_RAM/sim/TW_RAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
