ISim log file
Running: /mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/testfull_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/testfull_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/freq_div_TRANSFER/, width 1 of formal port M is not equal to width 32 of actual constant.
WARNING: File "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/MOD60/MOD60_FPGA.v" Line 28.  For instance uut/tm1638/, width 8 of formal port led is not equal to width 1 of actual signal led.
WARNING: File "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/MOD60/MOD60_FPGA.v" Line 33.  For instance uut/tm1638/, width 4 of formal port seg4 is not equal to width 1 of actual signal LED7SEG_4.
WARNING:  For instance uut/freq_div_COUNTER/, width 1 of formal port M is not equal to width 32 of actual constant.
WARNING: File "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/MOD60/MOD60_FPGA.v" Line 17.  For instance uut/mod60/, width 8 of formal port NUM is not equal to width 9 of actual signal NUM.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 10s
