// Generated by stratus_hls 19.12-s100  (91710.131054)
// Mon Apr 25 10:54:46 2022
// from ../DFT_compute.cpp

`timescale 1ps / 1ps

      
module DFT_compute(i_clk, i_rst, i_real_busy, i_real_vld, i_real_data_man, i_real_data_exp, i_real_data_sign, o_dft_real_busy, o_dft_real_vld, o_dft_real_data_man, o_dft_real_data_exp, o_dft_real_data_sign, o_dft_imag_busy, o_dft_imag_vld, o_dft_imag_data_man, o_dft_imag_data_exp, o_dft_imag_data_sign);

      input i_clk;
      input i_rst;
      input i_real_vld;
      input [22:0] i_real_data_man;
      input [7:0] i_real_data_exp;
      input i_real_data_sign;
      input o_dft_real_busy;
      input o_dft_imag_busy;
      output i_real_busy;
      output o_dft_real_vld;
      output [22:0] o_dft_real_data_man;
      reg [22:0] o_dft_real_data_man;
      output [7:0] o_dft_real_data_exp;
      reg [7:0] o_dft_real_data_exp;
      output o_dft_real_data_sign;
      reg o_dft_real_data_sign;
      output o_dft_imag_vld;
      output [22:0] o_dft_imag_data_man;
      reg [22:0] o_dft_imag_data_man;
      output [7:0] o_dft_imag_data_exp;
      reg [7:0] o_dft_imag_data_exp;
      output o_dft_imag_data_sign;
      reg o_dft_imag_data_sign;
      reg o_dft_imag_m_req_m_prev_trig_req;
      reg o_dft_imag_m_unacked_req;
      wire DFT_compute_Xor_1Ux1U_1U_1_8_out1;
      wire DFT_compute_Or_1Ux1U_1U_4_9_out1;
      reg o_dft_real_m_req_m_prev_trig_req;
      reg o_dft_real_m_unacked_req;
      wire DFT_compute_Xor_1Ux1U_1U_1_4_out1;
      wire DFT_compute_Or_1Ux1U_1U_4_5_out1;
      reg DFT_compute_N_Muxb_1_2_0_4_1_out1;
      reg i_real_m_unvalidated_req;
      wire DFT_compute_gen_busy_r_1_2_gnew_req;
      wire DFT_compute_gen_busy_r_1_2_gdiv;
      wire DFT_compute_gen_busy_r_1_2_gen_busy_i_real_m_data_is_invalid_next;
      reg[7:0] global_state_next;
      wire[7:0] DFT_compute_entirecomputation_alt3_4_411_u_f_821_exp;
      wire[22:0] DFT_compute_entirecomputation_alt3_4_411_u_f_821_man;
      wire DFT_compute_entirecomputation_alt3_4_411_focbsign_i0;
      wire[7:0] DFT_compute_entirecomputation_alt3_4_379_u_f_821_exp;
      wire[22:0] DFT_compute_entirecomputation_alt3_4_379_u_f_821_man;
      wire DFT_compute_entirecomputation_alt3_4_379_focbsign_i0;
      wire[7:0] DFT_compute_entirecomputation_alt3_4_347_u_f_821_exp;
      wire[22:0] DFT_compute_entirecomputation_alt3_4_347_u_f_821_man;
      wire DFT_compute_entirecomputation_alt3_4_347_focbsign_i0;
      wire[7:0] DFT_compute_entirecomputation_alt3_4_315_u_f_821_exp;
      wire[22:0] DFT_compute_entirecomputation_alt3_4_315_u_f_821_man;
      wire DFT_compute_entirecomputation_alt3_4_315_focbsign_i0;
      wire[7:0] DFT_compute_entirecomputation_alt3_4_279_u_f_821_exp;
      wire[22:0] DFT_compute_entirecomputation_alt3_4_279_u_f_821_man;
      wire DFT_compute_entirecomputation_alt3_4_279_focbsign_i0;
      wire[7:0] DFT_compute_entirecomputation_alt3_4_249_u_f_821_exp;
      wire[22:0] DFT_compute_entirecomputation_alt3_4_249_u_f_821_man;
      wire DFT_compute_entirecomputation_alt3_4_249_focbsign_i0;
      wire[7:0] DFT_compute_entirecomputation_alt3_4_217_u_f_821_exp;
      wire[22:0] DFT_compute_entirecomputation_alt3_4_217_u_f_821_man;
      wire DFT_compute_entirecomputation_alt3_4_217_focbsign_i0;
      wire[7:0] DFT_compute_entirecomputation_alt3_4_187_u_f_821_exp;
      wire[22:0] DFT_compute_entirecomputation_alt3_4_187_u_f_821_man;
      wire DFT_compute_entirecomputation_alt3_4_187_focbsign_i0;
      wire[7:0] DFT_compute_entirecomputation_alt3_4_151_u_f_821_exp;
      wire[22:0] DFT_compute_entirecomputation_alt3_4_151_u_f_821_man;
      wire DFT_compute_entirecomputation_alt3_4_151_focbsign_i0;
      wire[7:0] DFT_compute_entirecomputation_alt3_4_121_u_f_821_exp;
      wire[22:0] DFT_compute_entirecomputation_alt3_4_121_u_f_821_man;
      wire DFT_compute_entirecomputation_alt3_4_121_focbsign_i0;
      wire[7:0] DFT_compute_entirecomputation_alt3_4_91_u_f_821_exp;
      wire[22:0] DFT_compute_entirecomputation_alt3_4_91_u_f_821_man;
      wire DFT_compute_entirecomputation_alt3_4_91_focbsign_i0;
      wire DFT_compute_entirecomputation_alt5_4_74_ftemp_I_sign;
      wire[7:0] DFT_compute_entirecomputation_alt5_4_74_ftemp_I_exp;
      wire[22:0] DFT_compute_entirecomputation_alt5_4_74_ftemp_I_man;
      wire DFT_compute_entirecomputation_alt5_4_74_focbsign_i0_i0;
      wire DFT_compute_entirecomputation_alt5_4_71_ftemp_I_sign;
      wire[7:0] DFT_compute_entirecomputation_alt5_4_71_ftemp_I_exp;
      wire[22:0] DFT_compute_entirecomputation_alt5_4_71_ftemp_I_man;
      wire DFT_compute_entirecomputation_alt5_4_71_focbsign_i0_i0;
      wire DFT_compute_entirecomputation_alt5_4_71_in1;
      wire[7:0] DFT_compute_entirecomputation_alt3_4_61_u_f_821_exp;
      wire[22:0] DFT_compute_entirecomputation_alt3_4_61_u_f_821_man;
      wire DFT_compute_entirecomputation_alt3_4_61_focbsign_i0;
      reg[30:0] sreg_1;
      reg[31:0] sreg_2;
      reg[1:0] gs_ctrl44;
      reg gs_ctrl41;
      reg[31:0] DFT_compute_entirecomputation_alt2_4_51_in1;
      reg[3:0] gs_ctrl40;
      reg[2:0] DFT_compute_LessThan_3Ux4U_1U_4_48_in1_slice;
      reg[2:0] DFT_compute_LessThan_3Ux4U_1U_4_48_in2;
      reg gs_ctrl38;
      reg gs_ctrl35;
      reg[1:0] gs_ctrl34;
      reg[1:0] gs_ctrl33;
      reg[1:0] gs_ctrl32;
      reg[2:0] gs_ctrl29;
      reg gs_ctrl28;
      reg[1:0] DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_b_exp_slice;
      reg gs_ctrl27;
      reg[1:0] gs_ctrl26;
      reg[2:0] gs_ctrl25;
      reg[1:0] gs_ctrl24;
      reg[3:0] gs_ctrl23;
      reg[1:0] gs_ctrl18;
      reg[2:0] gs_ctrl17;
      reg[1:0] gs_ctrl16;
      reg[3:0] gs_ctrl15;
      reg[1:0] gs_ctrl14;
      reg[2:0] gs_ctrl13;
      reg[1:0] gs_ctrl6;
      reg[2:0] gs_ctrl5;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_77_out1;
      reg[2:0] gs_ctrl4;
      reg[3:0] gs_ctrl3;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_19_out1;
      reg gs_ctrl0;
      reg[22:0] s_reg_867;
      wire[32:0] DFT_compute_entirecomputation_alt5_4_74_out1;
      reg s_reg_866;
      reg[31:0] s_reg_862;
      wire[31:0] DFT_compute_entirecomputation_alt2_4_51_out1;
      wire DFT_compute_LessThan_3Ux4U_1U_4_48_out1;
      reg s_reg_859;
      reg[2:0] s_reg_858_slice;
      reg[31:0] s_reg_857;
      reg[31:0] s_reg_856;
      reg[31:0] s_reg_855;
      reg[31:0] s_reg_854;
      reg[31:0] s_reg_852;
      reg[7:0] s_reg_851;
      wire[31:0] DFT_compute_entirecomputation_alt4_4_416_out1;
      wire[31:0] DFT_compute_entirecomputation_alt3_4_411_out1;
      wire[31:0] DFT_compute_entirecomputation_alt4_4_384_out1;
      wire[31:0] DFT_compute_entirecomputation_alt3_4_379_out1;
      wire[31:0] DFT_compute_entirecomputation_alt4_4_352_out1;
      wire[31:0] DFT_compute_entirecomputation_alt3_4_347_out1;
      wire[31:0] DFT_compute_entirecomputation_alt4_4_320_out1;
      wire[31:0] DFT_compute_entirecomputation_alt3_4_315_out1;
      wire[31:0] DFT_compute_entirecomputation_alt4_4_284_out1;
      wire[31:0] DFT_compute_entirecomputation_alt3_4_279_out1;
      wire[31:0] DFT_compute_entirecomputation_alt4_4_254_out1;
      wire[31:0] DFT_compute_entirecomputation_alt3_4_249_out1;
      wire[31:0] DFT_compute_entirecomputation_alt4_4_222_out1;
      wire[31:0] DFT_compute_entirecomputation_alt3_4_217_out1;
      wire[31:0] DFT_compute_entirecomputation_alt4_4_192_out1;
      wire[31:0] DFT_compute_entirecomputation_alt3_4_187_out1;
      wire[31:0] DFT_compute_entirecomputation_alt4_4_156_out1;
      wire[31:0] DFT_compute_entirecomputation_alt3_4_151_out1;
      wire[31:0] DFT_compute_entirecomputation_alt4_4_126_out1;
      wire[31:0] DFT_compute_entirecomputation_alt3_4_121_out1;
      wire[31:0] DFT_compute_entirecomputation_alt4_4_96_out1;
      wire[31:0] DFT_compute_entirecomputation_alt3_4_91_out1;
      wire[32:0] DFT_compute_entirecomputation_alt5_4_71_out1;
      reg s_reg_850;
      reg[31:0] s_reg_849;
      reg[31:0] s_reg_848;
      wire[3:0] DFT_compute_Add_3Ux1U_4U_4_49_out1;
      reg[31:0] s_reg_847_slice;
      reg[31:0] s_reg_853_slice;
      reg[31:0] s_reg_846;
      reg[31:0] s_reg_845;
      wire[2:0] DFT_compute_gen_busy_r_1_2_out1;
      wire DFT_compute_And_1Ux1U_1U_1_6_out1;
      wire DFT_compute_And_1Ux1U_1U_1_10_out1;
      wire DFT_compute_Not_1U_1U_1_11_out1;
      reg o_dft_imag_m_req_m_trig_req;
      wire DFT_compute_Not_1U_1U_1_7_out1;
      reg o_dft_real_m_req_m_trig_req;
      reg i_real_m_busy_req_0;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_415_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_410_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_383_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_378_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_351_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_346_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_319_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_314_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_283_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_278_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_253_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_248_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_221_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_216_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_191_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_186_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_155_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_150_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_125_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_120_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_95_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_90_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_65_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_60_out1;
      wire[31:0] DFT_compute_entirecomputation_alt3_4_61_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_16_out1;
      wire[31:0] DFT_compute_entirecomputation_alt0_4_69_out1;
      wire[31:0] DFT_compute_entirecomputation_alt4_4_66_out1;
      reg[7:0] global_state;
      reg stall0;
      reg DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_sign;
      reg[7:0] DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_exp;
      reg[22:0] DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_man;
      reg DFT_compute_cynw_cm_float_add2_E8_M23_1_17_b_sign;
      reg[7:0] DFT_compute_cynw_cm_float_add2_E8_M23_1_17_b_exp;
      reg[22:0] DFT_compute_cynw_cm_float_add2_E8_M23_1_17_b_man;
      wire[31:0] DFT_compute_cynw_cm_float_add2_E8_M23_1_17_x;
      reg DFT_compute_cynw_cm_float_cos_E8_M23_0_12_a_sign;
      reg[7:0] DFT_compute_cynw_cm_float_cos_E8_M23_0_12_a_exp;
      reg[22:0] DFT_compute_cynw_cm_float_cos_E8_M23_0_12_a_man;
      wire[36:0] DFT_compute_cynw_cm_float_cos_E8_M23_0_12_x;
      wire DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_a_sign;
      wire[7:0] DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_a_exp;
      wire[22:0] DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_a_man;
      wire DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_b_sign;
      wire[7:0] DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_b_exp;
      wire[22:0] DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_b_man;
      reg DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_accept;
      wire[31:0] DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_x;
      reg DFT_compute_cynw_cm_float_mul_E8_M23_1_56_a_sign;
      reg[7:0] DFT_compute_cynw_cm_float_mul_E8_M23_1_56_a_exp;
      reg[22:0] DFT_compute_cynw_cm_float_mul_E8_M23_1_56_a_man;
      reg DFT_compute_cynw_cm_float_mul_E8_M23_1_56_b_sign;
      reg[7:0] DFT_compute_cynw_cm_float_mul_E8_M23_1_56_b_exp;
      reg[22:0] DFT_compute_cynw_cm_float_mul_E8_M23_1_56_b_man;
      wire[31:0] DFT_compute_cynw_cm_float_mul_E8_M23_1_56_x;
      reg DFT_compute_cynw_cm_float_sin_E8_M23_0_21_a_sign;
      reg[7:0] DFT_compute_cynw_cm_float_sin_E8_M23_0_21_a_exp;
      reg[22:0] DFT_compute_cynw_cm_float_sin_E8_M23_0_21_a_man;
      wire[36:0] DFT_compute_cynw_cm_float_sin_E8_M23_0_21_x;
      reg[7:0] temp_imag_exp_DIN;
      reg temp_imag_exp_CE;
      reg temp_imag_exp_RW;
      reg[2:0] temp_imag_exp_in1;
      wire[7:0] temp_imag_exp_out1;
      reg[22:0] temp_imag_man_DIN;
      reg temp_imag_man_CE;
      reg temp_imag_man_RW;
      reg[2:0] temp_imag_man_in1;
      wire[22:0] temp_imag_man_out1;
      reg temp_imag_sign_DIN;
      reg temp_imag_sign_CE;
      reg temp_imag_sign_RW;
      reg[2:0] temp_imag_sign_in1;
      wire temp_imag_sign_out1;
      reg[7:0] temp_real_exp_DIN;
      reg temp_real_exp_CE;
      reg temp_real_exp_RW;
      reg[2:0] temp_real_exp_in1;
      wire[7:0] temp_real_exp_out1;
      reg[22:0] temp_real_man_DIN;
      reg temp_real_man_CE;
      reg temp_real_man_RW;
      reg[2:0] temp_real_man_in1;
      wire[22:0] temp_real_man_out1;
      reg temp_real_sign_DIN;
      reg temp_real_sign_CE;
      reg temp_real_sign_RW;
      reg[2:0] temp_real_sign_in1;
      wire temp_real_sign_out1;

         DFT_compute_RAM_8X1_1 temp_real_sign(
                                 .DIN( temp_real_sign_DIN ),
                                 .CE( temp_real_sign_CE ),
                                 .RW( temp_real_sign_RW ),
                                 .in1( temp_real_sign_in1 ),
                                 .out1( temp_real_sign_out1 ),
                                 .clk( i_clk )
                               );

         DFT_compute_RAM_8X23_3 temp_real_man(
                                  .DIN( temp_real_man_DIN ),
                                  .CE( temp_real_man_CE ),
                                  .RW( temp_real_man_RW ),
                                  .in1( temp_real_man_in1 ),
                                  .out1( temp_real_man_out1 ),
                                  .clk( i_clk )
                                );

         DFT_compute_RAM_8X8_2 temp_real_exp(
                                 .DIN( temp_real_exp_DIN ),
                                 .CE( temp_real_exp_CE ),
                                 .RW( temp_real_exp_RW ),
                                 .in1( temp_real_exp_in1 ),
                                 .out1( temp_real_exp_out1 ),
                                 .clk( i_clk )
                               );

         DFT_compute_RAM_8X1_1 temp_imag_sign(
                                 .DIN( temp_imag_sign_DIN ),
                                 .CE( temp_imag_sign_CE ),
                                 .RW( temp_imag_sign_RW ),
                                 .in1( temp_imag_sign_in1 ),
                                 .out1( temp_imag_sign_out1 ),
                                 .clk( i_clk )
                               );

         DFT_compute_RAM_8X23_3 temp_imag_man(
                                  .DIN( temp_imag_man_DIN ),
                                  .CE( temp_imag_man_CE ),
                                  .RW( temp_imag_man_RW ),
                                  .in1( temp_imag_man_in1 ),
                                  .out1( temp_imag_man_out1 ),
                                  .clk( i_clk )
                                );

         DFT_compute_RAM_8X8_2 temp_imag_exp(
                                 .DIN( temp_imag_exp_DIN ),
                                 .CE( temp_imag_exp_CE ),
                                 .RW( temp_imag_exp_RW ),
                                 .in1( temp_imag_exp_in1 ),
                                 .out1( temp_imag_exp_out1 ),
                                 .clk( i_clk )
                               );

         DFT_compute_cynw_cm_float_sin_E8_M23_0 DFT_compute_cynw_cm_float_sin_E8_M23_0_21(
                                                  .a_sign( DFT_compute_cynw_cm_float_sin_E8_M23_0_21_a_sign ),
                                                  .a_exp( DFT_compute_cynw_cm_float_sin_E8_M23_0_21_a_exp ),
                                                  .a_man( DFT_compute_cynw_cm_float_sin_E8_M23_0_21_a_man ),
                                                  .x( DFT_compute_cynw_cm_float_sin_E8_M23_0_21_x )
                                                );

         DFT_compute_cynw_cm_float_mul_E8_M23_1 DFT_compute_cynw_cm_float_mul_E8_M23_1_56(
                                                  .a_sign( DFT_compute_cynw_cm_float_mul_E8_M23_1_56_a_sign ),
                                                  .a_exp( DFT_compute_cynw_cm_float_mul_E8_M23_1_56_a_exp ),
                                                  .a_man( DFT_compute_cynw_cm_float_mul_E8_M23_1_56_a_man ),
                                                  .b_sign( DFT_compute_cynw_cm_float_mul_E8_M23_1_56_b_sign ),
                                                  .b_exp( DFT_compute_cynw_cm_float_mul_E8_M23_1_56_b_exp ),
                                                  .b_man( DFT_compute_cynw_cm_float_mul_E8_M23_1_56_b_man ),
                                                  .x( DFT_compute_cynw_cm_float_mul_E8_M23_1_56_x )
                                                );

         DFT_compute_cynw_cm_float_div_ieee_E8_M23_0 DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14(
                                                       .clk( i_clk ),
                                                       .a_sign( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_a_sign ),
                                                       .a_exp( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_a_exp ),
                                                       .a_man( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_a_man ),
                                                       .b_sign( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_b_sign ),
                                                       .b_exp( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_b_exp ),
                                                       .b_man( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_b_man ),
                                                       .accept( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_accept ),
                                                       .x( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_x )
                                                     );

         DFT_compute_cynw_cm_float_cos_E8_M23_0 DFT_compute_cynw_cm_float_cos_E8_M23_0_12(
                                                  .a_sign( DFT_compute_cynw_cm_float_cos_E8_M23_0_12_a_sign ),
                                                  .a_exp( DFT_compute_cynw_cm_float_cos_E8_M23_0_12_a_exp ),
                                                  .a_man( DFT_compute_cynw_cm_float_cos_E8_M23_0_12_a_man ),
                                                  .x( DFT_compute_cynw_cm_float_cos_E8_M23_0_12_x )
                                                );

         DFT_compute_cynw_cm_float_add2_E8_M23_1 DFT_compute_cynw_cm_float_add2_E8_M23_1_17(
                                                   .a_sign( DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_sign ),
                                                   .a_exp( DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_exp ),
                                                   .a_man( DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_man ),
                                                   .b_sign( DFT_compute_cynw_cm_float_add2_E8_M23_1_17_b_sign ),
                                                   .b_exp( DFT_compute_cynw_cm_float_add2_E8_M23_1_17_b_exp ),
                                                   .b_man( DFT_compute_cynw_cm_float_add2_E8_M23_1_17_b_man ),
                                                   .x( DFT_compute_cynw_cm_float_add2_E8_M23_1_17_x )
                                                 );

         // resource: mux_1bx3i0c
         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_o_dft_imag_data_sign
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd002, 8'd023, 8'd148, 8'd151, 8'd154, 8'd157, 8'd160, 8'd163, 8'd166, 8'd169:                      begin
                        o_dft_imag_data_sign <= temp_imag_sign_out1;
                     end
                     
                     8'd031:                      begin
                        o_dft_imag_data_sign <= DFT_compute_entirecomputation_alt4_4_66_out1[0];
                     end
                     
                     8'd032, 8'd042, 8'd052, 8'd062, 8'd072, 8'd082, 8'd092, 8'd102, 8'd112, 8'd122, 8'd132, 8'd142:                      begin
                        o_dft_imag_data_sign <= DFT_compute_entirecomputation_alt0_4_69_out1[31];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_8bx3i0c
         // resource: regr_en_8
         always @(posedge i_clk)
          begin :drive_o_dft_imag_data_exp
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd004, 8'd023, 8'd148, 8'd151, 8'd154, 8'd157, 8'd160, 8'd163, 8'd166, 8'd169:                      begin
                        o_dft_imag_data_exp <= temp_imag_exp_out1;
                     end
                     
                     8'd031:                      begin
                        o_dft_imag_data_exp <= DFT_compute_entirecomputation_alt4_4_66_out1[31:24];
                     end
                     
                     8'd032, 8'd042, 8'd052, 8'd062, 8'd072, 8'd082, 8'd092, 8'd102, 8'd112, 8'd122, 8'd132, 8'd142:                      begin
                        o_dft_imag_data_exp <= DFT_compute_entirecomputation_alt0_4_69_out1[30:23];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_23bx5i0c
         // resource: regr_en_23
         always @(posedge i_clk)
          begin :drive_o_dft_imag_data_man
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd004, 8'd023, 8'd148, 8'd151, 8'd154, 8'd157, 8'd160, 8'd163, 8'd166, 8'd169:                      begin
                        o_dft_imag_data_man <= temp_imag_man_out1;
                     end
                     
                     8'd016:                      begin
                        o_dft_imag_data_man <= DFT_compute_entirecomputation_alt0_4_16_out1[22:0];
                     end
                     
                     8'd030:                      begin
                        o_dft_imag_data_man <= DFT_compute_entirecomputation_alt3_4_61_out1[23:1];
                     end
                     
                     8'd031:                      begin
                        o_dft_imag_data_man <= DFT_compute_entirecomputation_alt4_4_66_out1[23:1];
                     end
                     
                     8'd032, 8'd042, 8'd052, 8'd062, 8'd072, 8'd082, 8'd092, 8'd102, 8'd112, 8'd122, 8'd132, 8'd142:                      begin
                        o_dft_imag_data_man <= DFT_compute_entirecomputation_alt0_4_69_out1[22:0];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_1bx26i0c
         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_o_dft_real_data_sign
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd019, 8'd023, 8'd032, 8'd042, 8'd052, 8'd062, 8'd072, 8'd082, 8'd092, 8'd102, 8'd112, 8'd122, 8'd132, 8'd142, 8'd147, 8'd151, 8'd154, 8'd157, 8'd160, 8'd163, 8'd166, 8'd169:                      begin
                        o_dft_real_data_sign <= temp_real_sign_out1;
                     end
                     
                     8'd030:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_60_out1[31];
                     end
                     
                     8'd031:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_65_out1[31];
                     end
                     
                     8'd033, 8'd043, 8'd053, 8'd063, 8'd073, 8'd083, 8'd093, 8'd103, 8'd113, 8'd123, 8'd133, 8'd143:                      begin
                        o_dft_real_data_sign <= temp_imag_sign_out1;
                     end
                     
                     8'd040:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_90_out1[31];
                     end
                     
                     8'd041:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_95_out1[31];
                     end
                     
                     8'd050:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_120_out1[31];
                     end
                     
                     8'd051:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_125_out1[31];
                     end
                     
                     8'd060:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_150_out1[31];
                     end
                     
                     8'd061:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_155_out1[31];
                     end
                     
                     8'd070:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_186_out1[31];
                     end
                     
                     8'd071:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_191_out1[31];
                     end
                     
                     8'd080:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_216_out1[31];
                     end
                     
                     8'd081:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_221_out1[31];
                     end
                     
                     8'd090:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_248_out1[31];
                     end
                     
                     8'd091:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_253_out1[31];
                     end
                     
                     8'd100:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_278_out1[31];
                     end
                     
                     8'd101:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_283_out1[31];
                     end
                     
                     8'd110:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_314_out1[31];
                     end
                     
                     8'd111:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_319_out1[31];
                     end
                     
                     8'd120:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_346_out1[31];
                     end
                     
                     8'd121:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_351_out1[31];
                     end
                     
                     8'd130:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_378_out1[31];
                     end
                     
                     8'd131:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_383_out1[31];
                     end
                     
                     8'd140:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_410_out1[31];
                     end
                     
                     8'd141:                      begin
                        o_dft_real_data_sign <= DFT_compute_entirecomputation_alt0_4_415_out1[31];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_8bx26i0c
         // resource: regr_en_8
         always @(posedge i_clk)
          begin :drive_o_dft_real_data_exp
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd019, 8'd023, 8'd032, 8'd042, 8'd052, 8'd062, 8'd072, 8'd082, 8'd092, 8'd102, 8'd112, 8'd122, 8'd132, 8'd142, 8'd147, 8'd151, 8'd154, 8'd157, 8'd160, 8'd163, 8'd166, 8'd169:                      begin
                        o_dft_real_data_exp <= temp_real_exp_out1;
                     end
                     
                     8'd030:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_60_out1[30:23];
                     end
                     
                     8'd031:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_65_out1[30:23];
                     end
                     
                     8'd033, 8'd043, 8'd053, 8'd063, 8'd073, 8'd083, 8'd093, 8'd103, 8'd113, 8'd123, 8'd133, 8'd143:                      begin
                        o_dft_real_data_exp <= temp_imag_exp_out1;
                     end
                     
                     8'd040:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_90_out1[30:23];
                     end
                     
                     8'd041:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_95_out1[30:23];
                     end
                     
                     8'd050:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_120_out1[30:23];
                     end
                     
                     8'd051:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_125_out1[30:23];
                     end
                     
                     8'd060:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_150_out1[30:23];
                     end
                     
                     8'd061:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_155_out1[30:23];
                     end
                     
                     8'd070:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_186_out1[30:23];
                     end
                     
                     8'd071:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_191_out1[30:23];
                     end
                     
                     8'd080:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_216_out1[30:23];
                     end
                     
                     8'd081:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_221_out1[30:23];
                     end
                     
                     8'd090:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_248_out1[30:23];
                     end
                     
                     8'd091:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_253_out1[30:23];
                     end
                     
                     8'd100:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_278_out1[30:23];
                     end
                     
                     8'd101:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_283_out1[30:23];
                     end
                     
                     8'd110:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_314_out1[30:23];
                     end
                     
                     8'd111:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_319_out1[30:23];
                     end
                     
                     8'd120:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_346_out1[30:23];
                     end
                     
                     8'd121:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_351_out1[30:23];
                     end
                     
                     8'd130:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_378_out1[30:23];
                     end
                     
                     8'd131:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_383_out1[30:23];
                     end
                     
                     8'd140:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_410_out1[30:23];
                     end
                     
                     8'd141:                      begin
                        o_dft_real_data_exp <= DFT_compute_entirecomputation_alt0_4_415_out1[30:23];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_23bx26i0c
         // resource: regr_en_23
         always @(posedge i_clk)
          begin :drive_o_dft_real_data_man
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd019, 8'd023, 8'd032, 8'd042, 8'd052, 8'd062, 8'd072, 8'd082, 8'd092, 8'd102, 8'd112, 8'd122, 8'd132, 8'd142, 8'd147, 8'd151, 8'd154, 8'd157, 8'd160, 8'd163, 8'd166, 8'd169:                      begin
                        o_dft_real_data_man <= temp_real_man_out1;
                     end
                     
                     8'd030:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_60_out1[22:0];
                     end
                     
                     8'd031:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_65_out1[22:0];
                     end
                     
                     8'd033, 8'd043, 8'd053, 8'd063, 8'd073, 8'd083, 8'd093, 8'd103, 8'd113, 8'd123, 8'd133, 8'd143:                      begin
                        o_dft_real_data_man <= temp_imag_man_out1;
                     end
                     
                     8'd040:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_90_out1[22:0];
                     end
                     
                     8'd041:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_95_out1[22:0];
                     end
                     
                     8'd050:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_120_out1[22:0];
                     end
                     
                     8'd051:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_125_out1[22:0];
                     end
                     
                     8'd060:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_150_out1[22:0];
                     end
                     
                     8'd061:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_155_out1[22:0];
                     end
                     
                     8'd070:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_186_out1[22:0];
                     end
                     
                     8'd071:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_191_out1[22:0];
                     end
                     
                     8'd080:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_216_out1[22:0];
                     end
                     
                     8'd081:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_221_out1[22:0];
                     end
                     
                     8'd090:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_248_out1[22:0];
                     end
                     
                     8'd091:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_253_out1[22:0];
                     end
                     
                     8'd100:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_278_out1[22:0];
                     end
                     
                     8'd101:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_283_out1[22:0];
                     end
                     
                     8'd110:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_314_out1[22:0];
                     end
                     
                     8'd111:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_319_out1[22:0];
                     end
                     
                     8'd120:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_346_out1[22:0];
                     end
                     
                     8'd121:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_351_out1[22:0];
                     end
                     
                     8'd130:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_378_out1[22:0];
                     end
                     
                     8'd131:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_383_out1[22:0];
                     end
                     
                     8'd140:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_410_out1[22:0];
                     end
                     
                     8'd141:                      begin
                        o_dft_real_data_man <= DFT_compute_entirecomputation_alt0_4_415_out1[22:0];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_1bx2i2c
         // resource: regr_en_ss_1
         always @(posedge i_clk)
          begin :drive_i_real_m_busy_req_0
            if (i_rst == 1'b0) begin
               i_real_m_busy_req_0 <= 1'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        8'd002, 8'd004, 8'd006, 8'd008, 8'd010, 8'd012, 8'd014, 8'd016:                         begin
                           i_real_m_busy_req_0 <= 1'd0;
                        end
                        
                        8'd003, 8'd005, 8'd007, 8'd009, 8'd011, 8'd013, 8'd015, 8'd017:                         begin
                           i_real_m_busy_req_0 <= 1'd1;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_o_dft_real_m_req_m_trig_req
            if (i_rst == 1'b0) begin
               o_dft_real_m_req_m_trig_req <= 1'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        8'd148, 8'd151, 8'd154, 8'd157, 8'd160, 8'd163, 8'd166, 8'd169:                         begin
                           o_dft_real_m_req_m_trig_req <= DFT_compute_Not_1U_1U_1_7_out1;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_o_dft_imag_m_req_m_trig_req
            if (i_rst == 1'b0) begin
               o_dft_imag_m_req_m_trig_req <= 1'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        8'd149, 8'd152, 8'd155, 8'd158, 8'd161, 8'd164, 8'd167, 8'd170:                         begin
                           o_dft_imag_m_req_m_trig_req <= DFT_compute_Not_1U_1U_1_11_out1;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx4i1c
         always @(DFT_compute_gen_busy_r_1_2_out1[0] or DFT_compute_And_1Ux1U_1U_1_6_out1 or DFT_compute_And_1Ux1U_1U_1_10_out1 or global_state)
          begin :drive_stall0
            case (global_state) 

               8'd003, 8'd005, 8'd007, 8'd009, 8'd011, 8'd013, 8'd015, 8'd017:                begin
                  stall0 = DFT_compute_gen_busy_r_1_2_out1[0];
               end
               
               8'd149, 8'd152, 8'd155, 8'd158, 8'd161, 8'd164, 8'd167, 8'd170:                begin
                  stall0 = DFT_compute_And_1Ux1U_1U_1_6_out1;
               end
               
               8'd150, 8'd153, 8'd156, 8'd159, 8'd162, 8'd165, 8'd168, 8'd171:                begin
                  stall0 = DFT_compute_And_1Ux1U_1U_1_10_out1;
               end
               
               default:                begin
                  stall0 = 1'b0;
               end
               
            endcase

         end

         // resource: regr_en_32
         always @(posedge i_clk)
          begin :drive_s_reg_845
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd000:                      begin
                        s_reg_845 <= DFT_compute_cynw_cm_float_cos_E8_M23_0_12_x[31:0];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_32bx2i0c
         // resource: regr_en_32
         always @(posedge i_clk)
          begin :drive_s_reg_846
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd009, 8'd016, 8'd017, 8'd018:                      begin
                        s_reg_846 <= DFT_compute_cynw_cm_float_add2_E8_M23_1_17_x;
                     end
                     
                     8'd019:                      begin
                        s_reg_846 <= s_reg_853_slice;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_32bx3i0c
         // resource: regr_en_32
         always @(posedge i_clk)
          begin :drive_s_reg_847_slice
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd010, 8'd017, 8'd018, 8'd019, 8'd066, 8'd106:                      begin
                        s_reg_847_slice <= DFT_compute_cynw_cm_float_sin_E8_M23_0_21_x[31:0];
                     end
                     
                     8'd026:                      begin
                        if (DFT_compute_Add_3Ux1U_4U_4_49_out1[3]) begin
                           s_reg_847_slice <= DFT_compute_cynw_cm_float_sin_E8_M23_0_21_x[31:0];
                        end
                     end
                     
                     8'd029, 8'd037, 8'd040, 8'd047, 8'd050, 8'd057, 8'd060, 8'd067, 8'd070, 8'd077, 8'd080, 8'd087, 8'd090, 8'd097, 8'd100, 8'd107, 8'd110, 8'd117, 8'd120, 8'd127, 8'd130, 8'd137, 8'd140:                      begin
                        s_reg_847_slice <= DFT_compute_cynw_cm_float_mul_E8_M23_1_56_x;
                     end
                     
                     8'd031, 8'd041, 8'd051, 8'd061, 8'd071, 8'd081, 8'd091, 8'd101, 8'd111, 8'd121, 8'd131, 8'd141:                      begin
                        s_reg_847_slice <= DFT_compute_cynw_cm_float_add2_E8_M23_1_17_x;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_32
         always @(posedge i_clk)
          begin :drive_s_reg_848
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd010:                      begin
                        s_reg_848 <= DFT_compute_cynw_cm_float_cos_E8_M23_0_12_x[31:0];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_32bx2i0c
         // resource: regr_en_32
         always @(posedge i_clk)
          begin :drive_s_reg_849
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd011, 8'd107:                      begin
                        s_reg_849 <= s_reg_847_slice;
                     end
                     
                     8'd106:                      begin
                        s_reg_849 <= s_reg_853_slice;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_1bx25i0c
         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_s_reg_850
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd016:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt0_4_16_out1[31];
                     end
                     
                     8'd030:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt3_4_61_out1[0];
                     end
                     
                     8'd032, 8'd042, 8'd052, 8'd062, 8'd072, 8'd082, 8'd092, 8'd102, 8'd112, 8'd122, 8'd132, 8'd142:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt5_4_71_out1[32];
                     end
                     
                     8'd040:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt3_4_91_out1[0];
                     end
                     
                     8'd041:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt4_4_96_out1[0];
                     end
                     
                     8'd050:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt3_4_121_out1[0];
                     end
                     
                     8'd051:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt4_4_126_out1[0];
                     end
                     
                     8'd060:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt3_4_151_out1[0];
                     end
                     
                     8'd061:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt4_4_156_out1[0];
                     end
                     
                     8'd070:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt3_4_187_out1[0];
                     end
                     
                     8'd071:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt4_4_192_out1[0];
                     end
                     
                     8'd080:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt3_4_217_out1[0];
                     end
                     
                     8'd081:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt4_4_222_out1[0];
                     end
                     
                     8'd090:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt3_4_249_out1[0];
                     end
                     
                     8'd091:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt4_4_254_out1[0];
                     end
                     
                     8'd100:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt3_4_279_out1[0];
                     end
                     
                     8'd101:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt4_4_284_out1[0];
                     end
                     
                     8'd110:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt3_4_315_out1[0];
                     end
                     
                     8'd111:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt4_4_320_out1[0];
                     end
                     
                     8'd120:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt3_4_347_out1[0];
                     end
                     
                     8'd121:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt4_4_352_out1[0];
                     end
                     
                     8'd130:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt3_4_379_out1[0];
                     end
                     
                     8'd131:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt4_4_384_out1[0];
                     end
                     
                     8'd140:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt3_4_411_out1[0];
                     end
                     
                     8'd141:                      begin
                        s_reg_850 <= DFT_compute_entirecomputation_alt4_4_416_out1[0];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_8bx27i1c
         // resource: regr_en_8
         always @(posedge i_clk)
          begin :drive_s_reg_851
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd016:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt0_4_16_out1[30:23];
                     end
                     
                     8'd022:                      begin
                        s_reg_851 <= 8'd006;
                     end
                     
                     8'd026:                      begin
                        s_reg_851 <= {{{5'd00, DFT_compute_Add_3Ux1U_4U_4_49_out1[0]}, DFT_compute_Add_3Ux1U_4U_4_49_out1[1]}, DFT_compute_Add_3Ux1U_4U_4_49_out1[2]};
                     end
                     
                     8'd030:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt3_4_61_out1[31:24];
                     end
                     
                     8'd032, 8'd042, 8'd052, 8'd062, 8'd072, 8'd082, 8'd092, 8'd102, 8'd112, 8'd122, 8'd132, 8'd142:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt5_4_71_out1[31:24];
                     end
                     
                     8'd040:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt3_4_91_out1[31:24];
                     end
                     
                     8'd041:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt4_4_96_out1[31:24];
                     end
                     
                     8'd050:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt3_4_121_out1[31:24];
                     end
                     
                     8'd051:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt4_4_126_out1[31:24];
                     end
                     
                     8'd060:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt3_4_151_out1[31:24];
                     end
                     
                     8'd061:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt4_4_156_out1[31:24];
                     end
                     
                     8'd070:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt3_4_187_out1[31:24];
                     end
                     
                     8'd071:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt4_4_192_out1[31:24];
                     end
                     
                     8'd080:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt3_4_217_out1[31:24];
                     end
                     
                     8'd081:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt4_4_222_out1[31:24];
                     end
                     
                     8'd090:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt3_4_249_out1[31:24];
                     end
                     
                     8'd091:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt4_4_254_out1[31:24];
                     end
                     
                     8'd100:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt3_4_279_out1[31:24];
                     end
                     
                     8'd101:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt4_4_284_out1[31:24];
                     end
                     
                     8'd110:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt3_4_315_out1[31:24];
                     end
                     
                     8'd111:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt4_4_320_out1[31:24];
                     end
                     
                     8'd120:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt3_4_347_out1[31:24];
                     end
                     
                     8'd121:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt4_4_352_out1[31:24];
                     end
                     
                     8'd130:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt3_4_379_out1[31:24];
                     end
                     
                     8'd131:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt4_4_384_out1[31:24];
                     end
                     
                     8'd140:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt3_4_411_out1[31:24];
                     end
                     
                     8'd141:                      begin
                        s_reg_851 <= DFT_compute_entirecomputation_alt4_4_416_out1[31:24];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_32
         always @(posedge i_clk)
          begin :drive_s_reg_852
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd017:                      begin
                        s_reg_852 <= DFT_compute_cynw_cm_float_cos_E8_M23_0_12_x[31:0];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_32bx2i0c
         // resource: regr_en_32
         always @(posedge i_clk)
          begin :drive_s_reg_853_slice
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd018, 8'd019, 8'd065, 8'd105:                      begin
                        s_reg_853_slice <= DFT_compute_cynw_cm_float_cos_E8_M23_0_12_x[31:0];
                     end
                     
                     8'd027, 8'd030, 8'd038, 8'd048, 8'd059, 8'd068, 8'd079, 8'd088, 8'd099, 8'd108, 8'd119, 8'd129, 8'd139:                      begin
                        s_reg_853_slice <= DFT_compute_cynw_cm_float_mul_E8_M23_1_56_x;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_32
         always @(posedge i_clk)
          begin :drive_s_reg_854
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd018:                      begin
                        s_reg_854 <= s_reg_847_slice;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_32
         always @(posedge i_clk)
          begin :drive_s_reg_855
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd019:                      begin
                        s_reg_855 <= s_reg_847_slice;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_32
         always @(posedge i_clk)
          begin :drive_s_reg_856
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd020:                      begin
                        s_reg_856 <= s_reg_853_slice;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_32
         always @(posedge i_clk)
          begin :drive_s_reg_857
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd020:                      begin
                        s_reg_857 <= s_reg_847_slice;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_3bx2i1c
         // resource: regr_en_3
         always @(posedge i_clk)
          begin :drive_s_reg_858_slice
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd022:                      begin
                        s_reg_858_slice <= 3'd3;
                     end
                     
                     8'd026:                      begin
                        s_reg_858_slice <= DFT_compute_Add_3Ux1U_4U_4_49_out1[2:0];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_1bx2i0c
         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_s_reg_859
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd022, 8'd026:                      begin
                        s_reg_859 <= DFT_compute_LessThan_3Ux4U_1U_4_48_out1;
                     end
                     
                     8'd027, 8'd067, 8'd087, 8'd107, 8'd117, 8'd127, 8'd137:                      begin
                        s_reg_859 <= DFT_compute_entirecomputation_alt2_4_51_out1[31];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_32bx3i0c
         // resource: regr_en_32
         always @(posedge i_clk)
          begin :drive_s_reg_862
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd027, 8'd067:                      begin
                        s_reg_862 <= s_reg_847_slice;
                     end
                     
                     8'd028, 8'd039, 8'd049, 8'd058, 8'd069, 8'd078, 8'd089, 8'd098, 8'd109, 8'd118, 8'd128, 8'd138:                      begin
                        s_reg_862 <= DFT_compute_cynw_cm_float_mul_E8_M23_1_56_x;
                     end
                     
                     8'd066:                      begin
                        s_reg_862 <= s_reg_853_slice;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_1bx2i0c
         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_s_reg_866
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd032, 8'd042, 8'd052, 8'd062, 8'd072, 8'd082, 8'd092, 8'd102, 8'd112, 8'd122, 8'd132, 8'd142:                      begin
                        s_reg_866 <= DFT_compute_entirecomputation_alt5_4_71_out1[0];
                     end
                     
                     8'd033, 8'd043, 8'd053, 8'd063, 8'd073, 8'd083, 8'd093, 8'd103, 8'd113, 8'd123, 8'd133, 8'd143:                      begin
                        s_reg_866 <= DFT_compute_entirecomputation_alt5_4_74_out1[0];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_23bx23i0c
         // resource: regr_en_23
         always @(posedge i_clk)
          begin :drive_s_reg_867
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd032, 8'd042, 8'd052, 8'd062, 8'd072, 8'd082, 8'd092, 8'd102, 8'd112, 8'd122, 8'd132, 8'd142:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt5_4_71_out1[23:1];
                     end
                     
                     8'd040:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt3_4_91_out1[23:1];
                     end
                     
                     8'd041:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt4_4_96_out1[23:1];
                     end
                     
                     8'd050:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt3_4_121_out1[23:1];
                     end
                     
                     8'd051:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt4_4_126_out1[23:1];
                     end
                     
                     8'd060:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt3_4_151_out1[23:1];
                     end
                     
                     8'd061:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt4_4_156_out1[23:1];
                     end
                     
                     8'd070:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt3_4_187_out1[23:1];
                     end
                     
                     8'd071:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt4_4_192_out1[23:1];
                     end
                     
                     8'd080:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt3_4_217_out1[23:1];
                     end
                     
                     8'd081:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt4_4_222_out1[23:1];
                     end
                     
                     8'd090:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt3_4_249_out1[23:1];
                     end
                     
                     8'd091:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt4_4_254_out1[23:1];
                     end
                     
                     8'd100:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt3_4_279_out1[23:1];
                     end
                     
                     8'd101:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt4_4_284_out1[23:1];
                     end
                     
                     8'd110:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt3_4_315_out1[23:1];
                     end
                     
                     8'd111:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt4_4_320_out1[23:1];
                     end
                     
                     8'd120:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt3_4_347_out1[23:1];
                     end
                     
                     8'd121:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt4_4_352_out1[23:1];
                     end
                     
                     8'd130:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt3_4_379_out1[23:1];
                     end
                     
                     8'd131:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt4_4_384_out1[23:1];
                     end
                     
                     8'd140:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt3_4_411_out1[23:1];
                     end
                     
                     8'd141:                      begin
                        s_reg_867 <= DFT_compute_entirecomputation_alt4_4_416_out1[23:1];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_1bx2i1c
         always @(DFT_compute_entirecomputation_alt0_4_19_out1[31] or gs_ctrl0)
          begin :drive_DFT_compute_cynw_cm_float_cos_E8_M23_0_12_a_sign
            if (gs_ctrl0) begin
               DFT_compute_cynw_cm_float_cos_E8_M23_0_12_a_sign = DFT_compute_entirecomputation_alt0_4_19_out1[31];
            end
            else begin
               DFT_compute_cynw_cm_float_cos_E8_M23_0_12_a_sign = 1'b0;
            end
         end

         // resource: mux_8bx2i1c
         always @(DFT_compute_entirecomputation_alt0_4_19_out1[30:23] or gs_ctrl0)
          begin :drive_DFT_compute_cynw_cm_float_cos_E8_M23_0_12_a_exp
            if (gs_ctrl0) begin
               DFT_compute_cynw_cm_float_cos_E8_M23_0_12_a_exp = DFT_compute_entirecomputation_alt0_4_19_out1[30:23];
            end
            else begin
               DFT_compute_cynw_cm_float_cos_E8_M23_0_12_a_exp = 8'd000;
            end
         end

         // resource: mux_23bx2i1c
         always @(DFT_compute_entirecomputation_alt0_4_19_out1[22:0] or gs_ctrl0)
          begin :drive_DFT_compute_cynw_cm_float_cos_E8_M23_0_12_a_man
            if (gs_ctrl0) begin
               DFT_compute_cynw_cm_float_cos_E8_M23_0_12_a_man = DFT_compute_entirecomputation_alt0_4_19_out1[22:0];
            end
            else begin
               DFT_compute_cynw_cm_float_cos_E8_M23_0_12_a_man = 23'd0000000;
            end
         end

         // resource: mux_3bx11i8c
         always @(s_reg_851[2:0] or DFT_compute_Add_3Ux1U_4U_4_49_out1 or gs_ctrl3 or s_reg_858_slice)
          begin :drive_temp_real_man_in1
            case (gs_ctrl3) 

               4'd01:                begin
                  temp_real_man_in1 = 3'd1;
               end
               
               4'd02:                begin
                  temp_real_man_in1 = 3'd2;
               end
               
               4'd03:                begin
                  temp_real_man_in1 = 3'd3;
               end
               
               4'd04:                begin
                  temp_real_man_in1 = 3'd4;
               end
               
               4'd05:                begin
                  temp_real_man_in1 = 3'd5;
               end
               
               4'd06:                begin
                  temp_real_man_in1 = 3'd6;
               end
               
               4'd07:                begin
                  temp_real_man_in1 = 3'd7;
               end
               
               4'd08:                begin
                  temp_real_man_in1 = s_reg_851[2:0];
               end
               
               4'd09:                begin
                  temp_real_man_in1 = s_reg_858_slice;
               end
               
               4'd10:                begin
                  if (DFT_compute_Add_3Ux1U_4U_4_49_out1[3]) begin
                     temp_real_man_in1 = 3'd1;
                  end
                  else begin
                     temp_real_man_in1 = DFT_compute_Add_3Ux1U_4U_4_49_out1[2:0];
                  end
               end
               
               default:                begin
                  /* state4 */
                  temp_real_man_in1 = 3'd0;
               end
               
            endcase

         end

         // resource: mux_23bx6i1c
         always @(o_dft_real_data_man or i_real_data_man or temp_real_man_out1 or DFT_compute_entirecomputation_alt5_4_74_out1[23:1] or DFT_compute_entirecomputation_alt0_4_77_out1[22:0] or gs_ctrl4)
          begin :drive_temp_real_man_DIN
            case (gs_ctrl4) 

               3'd1:                begin
                  temp_real_man_DIN = i_real_data_man;
               end
               
               3'd2:                begin
                  temp_real_man_DIN = temp_real_man_out1;
               end
               
               3'd3:                begin
                  temp_real_man_DIN = o_dft_real_data_man;
               end
               
               3'd4:                begin
                  temp_real_man_DIN = DFT_compute_entirecomputation_alt5_4_74_out1[23:1];
               end
               
               3'd5:                begin
                  temp_real_man_DIN = DFT_compute_entirecomputation_alt0_4_77_out1[22:0];
               end
               
               default:                begin
                  temp_real_man_DIN = 23'd0000000;
               end
               
            endcase

         end

         // resource: mux_1bx3i2c
         always @(stall0 or s_reg_859 or DFT_compute_LessThan_3Ux4U_1U_4_48_out1 or DFT_compute_Add_3Ux1U_4U_4_49_out1[3] or gs_ctrl5)
          begin :drive_temp_real_man_CE
            if (stall0) begin
               temp_real_man_CE = 1'b0;
            end
            else begin
               case (gs_ctrl5) 

                  3'd1:                   begin
                     temp_real_man_CE = 1'b1;
                  end
                  
                  3'd2:                   begin
                     if (DFT_compute_LessThan_3Ux4U_1U_4_48_out1) begin
                        temp_real_man_CE = 1'b1;
                     end
                     else begin
                        temp_real_man_CE = 1'b0;
                     end
                  end
                  
                  3'd3:                   begin
                     if (s_reg_859) begin
                        temp_real_man_CE = 1'b1;
                     end
                     else begin
                        temp_real_man_CE = 1'b0;
                     end
                  end
                  
                  3'd4:                   begin
                     if (s_reg_859) begin
                        temp_real_man_CE = s_reg_859;
                     end
                     else begin
                        temp_real_man_CE = 1'b0;
                     end
                  end
                  
                  3'd5:                   begin
                     if (DFT_compute_Add_3Ux1U_4U_4_49_out1[3]) begin
                        temp_real_man_CE = 1'b1;
                     end
                     else begin
                        if (DFT_compute_LessThan_3Ux4U_1U_4_48_out1) begin
                           temp_real_man_CE = 1'b1;
                        end
                        else begin
                           temp_real_man_CE = 1'b0;
                        end
                     end
                  end
                  
                  default:                   begin
                     temp_real_man_CE = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         always @(stall0 or s_reg_859 or gs_ctrl6)
          begin :drive_temp_real_man_RW
            if (stall0) begin
               temp_real_man_RW = 1'b0;
            end
            else begin
               case (gs_ctrl6) 

                  2'd1:                   begin
                     temp_real_man_RW = 1'b1;
                  end
                  
                  2'd2:                   begin
                     if (s_reg_859) begin
                        temp_real_man_RW = 1'b1;
                     end
                     else begin
                        temp_real_man_RW = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_real_man_RW = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_3bx11i8c
         always @(s_reg_851[2:0] or DFT_compute_Add_3Ux1U_4U_4_49_out1 or gs_ctrl3 or s_reg_858_slice)
          begin :drive_temp_real_exp_in1
            case (gs_ctrl3) 

               4'd01:                begin
                  temp_real_exp_in1 = 3'd1;
               end
               
               4'd02:                begin
                  temp_real_exp_in1 = 3'd2;
               end
               
               4'd03:                begin
                  temp_real_exp_in1 = 3'd3;
               end
               
               4'd04:                begin
                  temp_real_exp_in1 = 3'd4;
               end
               
               4'd05:                begin
                  temp_real_exp_in1 = 3'd5;
               end
               
               4'd06:                begin
                  temp_real_exp_in1 = 3'd6;
               end
               
               4'd07:                begin
                  temp_real_exp_in1 = 3'd7;
               end
               
               4'd08:                begin
                  temp_real_exp_in1 = s_reg_851[2:0];
               end
               
               4'd09:                begin
                  temp_real_exp_in1 = s_reg_858_slice;
               end
               
               4'd10:                begin
                  if (DFT_compute_Add_3Ux1U_4U_4_49_out1[3]) begin
                     temp_real_exp_in1 = 3'd1;
                  end
                  else begin
                     temp_real_exp_in1 = DFT_compute_Add_3Ux1U_4U_4_49_out1[2:0];
                  end
               end
               
               default:                begin
                  temp_real_exp_in1 = 3'd0;
               end
               
            endcase

         end

         // resource: mux_8bx6i1c
         always @(o_dft_real_data_exp or i_real_data_exp or temp_real_exp_out1 or DFT_compute_entirecomputation_alt5_4_74_out1[31:24] or DFT_compute_entirecomputation_alt0_4_77_out1[30:23] or gs_ctrl4)
          begin :drive_temp_real_exp_DIN
            case (gs_ctrl4) 

               3'd1:                begin
                  temp_real_exp_DIN = i_real_data_exp;
               end
               
               3'd2:                begin
                  temp_real_exp_DIN = temp_real_exp_out1;
               end
               
               3'd3:                begin
                  temp_real_exp_DIN = o_dft_real_data_exp;
               end
               
               3'd4:                begin
                  temp_real_exp_DIN = DFT_compute_entirecomputation_alt5_4_74_out1[31:24];
               end
               
               3'd5:                begin
                  temp_real_exp_DIN = DFT_compute_entirecomputation_alt0_4_77_out1[30:23];
               end
               
               default:                begin
                  temp_real_exp_DIN = 8'd000;
               end
               
            endcase

         end

         // resource: mux_1bx3i2c
         always @(stall0 or s_reg_859 or DFT_compute_LessThan_3Ux4U_1U_4_48_out1 or DFT_compute_Add_3Ux1U_4U_4_49_out1[3] or gs_ctrl5)
          begin :drive_temp_real_exp_CE
            if (stall0) begin
               temp_real_exp_CE = 1'b0;
            end
            else begin
               case (gs_ctrl5) 

                  3'd1:                   begin
                     temp_real_exp_CE = 1'b1;
                  end
                  
                  3'd2:                   begin
                     if (DFT_compute_LessThan_3Ux4U_1U_4_48_out1) begin
                        temp_real_exp_CE = 1'b1;
                     end
                     else begin
                        temp_real_exp_CE = 1'b0;
                     end
                  end
                  
                  3'd3:                   begin
                     if (s_reg_859) begin
                        temp_real_exp_CE = 1'b1;
                     end
                     else begin
                        temp_real_exp_CE = 1'b0;
                     end
                  end
                  
                  3'd4:                   begin
                     if (s_reg_859) begin
                        temp_real_exp_CE = s_reg_859;
                     end
                     else begin
                        temp_real_exp_CE = 1'b0;
                     end
                  end
                  
                  3'd5:                   begin
                     if (DFT_compute_Add_3Ux1U_4U_4_49_out1[3]) begin
                        temp_real_exp_CE = 1'b1;
                     end
                     else begin
                        if (DFT_compute_LessThan_3Ux4U_1U_4_48_out1) begin
                           temp_real_exp_CE = 1'b1;
                        end
                        else begin
                           temp_real_exp_CE = 1'b0;
                        end
                     end
                  end
                  
                  default:                   begin
                     temp_real_exp_CE = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         always @(stall0 or s_reg_859 or gs_ctrl6)
          begin :drive_temp_real_exp_RW
            if (stall0) begin
               temp_real_exp_RW = 1'b0;
            end
            else begin
               case (gs_ctrl6) 

                  2'd1:                   begin
                     temp_real_exp_RW = 1'b1;
                  end
                  
                  2'd2:                   begin
                     if (s_reg_859) begin
                        temp_real_exp_RW = 1'b1;
                     end
                     else begin
                        temp_real_exp_RW = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_real_exp_RW = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_3bx11i8c
         always @(s_reg_851[2:0] or DFT_compute_Add_3Ux1U_4U_4_49_out1 or gs_ctrl3 or s_reg_858_slice)
          begin :drive_temp_real_sign_in1
            case (gs_ctrl3) 

               4'd01:                begin
                  temp_real_sign_in1 = 3'd1;
               end
               
               4'd02:                begin
                  temp_real_sign_in1 = 3'd2;
               end
               
               4'd03:                begin
                  temp_real_sign_in1 = 3'd3;
               end
               
               4'd04:                begin
                  temp_real_sign_in1 = 3'd4;
               end
               
               4'd05:                begin
                  temp_real_sign_in1 = 3'd5;
               end
               
               4'd06:                begin
                  temp_real_sign_in1 = 3'd6;
               end
               
               4'd07:                begin
                  temp_real_sign_in1 = 3'd7;
               end
               
               4'd08:                begin
                  temp_real_sign_in1 = s_reg_851[2:0];
               end
               
               4'd09:                begin
                  temp_real_sign_in1 = s_reg_858_slice;
               end
               
               4'd10:                begin
                  if (DFT_compute_Add_3Ux1U_4U_4_49_out1[3]) begin
                     temp_real_sign_in1 = 3'd1;
                  end
                  else begin
                     temp_real_sign_in1 = DFT_compute_Add_3Ux1U_4U_4_49_out1[2:0];
                  end
               end
               
               default:                begin
                  temp_real_sign_in1 = 3'd0;
               end
               
            endcase

         end

         // resource: mux_1bx6i1c
         always @(o_dft_real_data_sign or i_real_data_sign or temp_real_sign_out1 or DFT_compute_entirecomputation_alt5_4_74_out1[32] or DFT_compute_entirecomputation_alt0_4_77_out1[31] or gs_ctrl4)
          begin :drive_temp_real_sign_DIN
            case (gs_ctrl4) 

               3'd1:                begin
                  temp_real_sign_DIN = i_real_data_sign;
               end
               
               3'd2:                begin
                  temp_real_sign_DIN = temp_real_sign_out1;
               end
               
               3'd3:                begin
                  temp_real_sign_DIN = o_dft_real_data_sign;
               end
               
               3'd4:                begin
                  temp_real_sign_DIN = DFT_compute_entirecomputation_alt5_4_74_out1[32];
               end
               
               3'd5:                begin
                  temp_real_sign_DIN = DFT_compute_entirecomputation_alt0_4_77_out1[31];
               end
               
               default:                begin
                  temp_real_sign_DIN = 1'b0;
               end
               
            endcase

         end

         // resource: mux_1bx3i2c
         always @(stall0 or s_reg_859 or DFT_compute_LessThan_3Ux4U_1U_4_48_out1 or DFT_compute_Add_3Ux1U_4U_4_49_out1[3] or gs_ctrl13)
          begin :drive_temp_real_sign_CE
            if (stall0) begin
               temp_real_sign_CE = 1'b0;
            end
            else begin
               case (gs_ctrl13) 

                  3'd1:                   begin
                     temp_real_sign_CE = 1'b1;
                  end
                  
                  3'd2:                   begin
                     if (DFT_compute_LessThan_3Ux4U_1U_4_48_out1) begin
                        temp_real_sign_CE = 1'b1;
                     end
                     else begin
                        temp_real_sign_CE = 1'b0;
                     end
                  end
                  
                  3'd3:                   begin
                     if (s_reg_859) begin
                        temp_real_sign_CE = 1'b1;
                     end
                     else begin
                        temp_real_sign_CE = 1'b0;
                     end
                  end
                  
                  3'd4:                   begin
                     if (s_reg_859) begin
                        temp_real_sign_CE = s_reg_859;
                     end
                     else begin
                        temp_real_sign_CE = 1'b0;
                     end
                  end
                  
                  3'd5:                   begin
                     if (DFT_compute_Add_3Ux1U_4U_4_49_out1[3]) begin
                        temp_real_sign_CE = 1'b1;
                     end
                     else begin
                        if (DFT_compute_LessThan_3Ux4U_1U_4_48_out1) begin
                           temp_real_sign_CE = 1'b1;
                        end
                        else begin
                           temp_real_sign_CE = 1'b0;
                        end
                     end
                  end
                  
                  default:                   begin
                     temp_real_sign_CE = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         always @(stall0 or s_reg_859 or gs_ctrl14)
          begin :drive_temp_real_sign_RW
            if (stall0) begin
               temp_real_sign_RW = 1'b0;
            end
            else begin
               case (gs_ctrl14) 

                  2'd1:                   begin
                     temp_real_sign_RW = 1'b1;
                  end
                  
                  2'd2:                   begin
                     if (s_reg_859) begin
                        temp_real_sign_RW = 1'b1;
                     end
                     else begin
                        temp_real_sign_RW = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_real_sign_RW = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_3bx11i8c
         always @(s_reg_851[2:0] or DFT_compute_Add_3Ux1U_4U_4_49_out1[2:0] or gs_ctrl15 or s_reg_858_slice)
          begin :drive_temp_imag_man_in1
            case (gs_ctrl15) 

               4'd01:                begin
                  temp_imag_man_in1 = 3'd1;
               end
               
               4'd02:                begin
                  temp_imag_man_in1 = 3'd4;
               end
               
               4'd03:                begin
                  temp_imag_man_in1 = 3'd3;
               end
               
               4'd04:                begin
                  temp_imag_man_in1 = s_reg_851[2:0];
               end
               
               4'd05:                begin
                  temp_imag_man_in1 = s_reg_858_slice;
               end
               
               4'd06:                begin
                  temp_imag_man_in1 = DFT_compute_Add_3Ux1U_4U_4_49_out1[2:0];
               end
               
               4'd07:                begin
                  temp_imag_man_in1 = 3'd2;
               end
               
               4'd08:                begin
                  temp_imag_man_in1 = 3'd5;
               end
               
               4'd09:                begin
                  temp_imag_man_in1 = 3'd7;
               end
               
               4'd10:                begin
                  temp_imag_man_in1 = 3'd6;
               end
               
               default:                begin
                  temp_imag_man_in1 = 3'd0;
               end
               
            endcase

         end

         // resource: mux_23bx4i1c
         always @(o_dft_imag_data_man or temp_imag_man_out1 or DFT_compute_entirecomputation_alt0_4_77_out1[22:0] or gs_ctrl16)
          begin :drive_temp_imag_man_DIN
            case (gs_ctrl16) 

               2'd1:                begin
                  temp_imag_man_DIN = temp_imag_man_out1;
               end
               
               2'd2:                begin
                  temp_imag_man_DIN = o_dft_imag_data_man;
               end
               
               2'd3:                begin
                  temp_imag_man_DIN = DFT_compute_entirecomputation_alt0_4_77_out1[22:0];
               end
               
               default:                begin
                  temp_imag_man_DIN = 23'd0000000;
               end
               
            endcase

         end

         // resource: mux_1bx3i2c
         always @(stall0 or s_reg_859 or DFT_compute_LessThan_3Ux4U_1U_4_48_out1 or DFT_compute_Add_3Ux1U_4U_4_49_out1[3] or gs_ctrl17)
          begin :drive_temp_imag_man_CE
            if (stall0) begin
               temp_imag_man_CE = 1'b0;
            end
            else begin
               case (gs_ctrl17) 

                  3'd1:                   begin
                     temp_imag_man_CE = 1'b1;
                  end
                  
                  3'd2:                   begin
                     if (DFT_compute_LessThan_3Ux4U_1U_4_48_out1) begin
                        temp_imag_man_CE = 1'b1;
                     end
                     else begin
                        temp_imag_man_CE = 1'b0;
                     end
                  end
                  
                  3'd3:                   begin
                     if (s_reg_859) begin
                        temp_imag_man_CE = 1'b1;
                     end
                     else begin
                        temp_imag_man_CE = 1'b0;
                     end
                  end
                  
                  3'd4:                   begin
                     if (s_reg_859) begin
                        temp_imag_man_CE = s_reg_859;
                     end
                     else begin
                        temp_imag_man_CE = 1'b0;
                     end
                  end
                  
                  3'd5:                   begin
                     if (!DFT_compute_Add_3Ux1U_4U_4_49_out1[3] && DFT_compute_LessThan_3Ux4U_1U_4_48_out1) begin
                        temp_imag_man_CE = 1'b1;
                     end
                     else begin
                        temp_imag_man_CE = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_imag_man_CE = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         always @(stall0 or s_reg_859 or gs_ctrl18)
          begin :drive_temp_imag_man_RW
            if (stall0) begin
               temp_imag_man_RW = 1'b0;
            end
            else begin
               case (gs_ctrl18) 

                  2'd1:                   begin
                     temp_imag_man_RW = 1'b1;
                  end
                  
                  2'd2:                   begin
                     if (s_reg_859) begin
                        temp_imag_man_RW = 1'b1;
                     end
                     else begin
                        temp_imag_man_RW = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_imag_man_RW = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_3bx11i8c
         always @(s_reg_851[2:0] or DFT_compute_Add_3Ux1U_4U_4_49_out1[2:0] or gs_ctrl15 or s_reg_858_slice)
          begin :drive_temp_imag_exp_in1
            case (gs_ctrl15) 

               4'd01:                begin
                  temp_imag_exp_in1 = 3'd1;
               end
               
               4'd02:                begin
                  temp_imag_exp_in1 = 3'd4;
               end
               
               4'd03:                begin
                  temp_imag_exp_in1 = 3'd3;
               end
               
               4'd04:                begin
                  temp_imag_exp_in1 = s_reg_851[2:0];
               end
               
               4'd05:                begin
                  temp_imag_exp_in1 = s_reg_858_slice;
               end
               
               4'd06:                begin
                  temp_imag_exp_in1 = DFT_compute_Add_3Ux1U_4U_4_49_out1[2:0];
               end
               
               4'd07:                begin
                  temp_imag_exp_in1 = 3'd2;
               end
               
               4'd08:                begin
                  temp_imag_exp_in1 = 3'd5;
               end
               
               4'd09:                begin
                  temp_imag_exp_in1 = 3'd7;
               end
               
               4'd10:                begin
                  temp_imag_exp_in1 = 3'd6;
               end
               
               default:                begin
                  temp_imag_exp_in1 = 3'd0;
               end
               
            endcase

         end

         // resource: mux_8bx4i1c
         always @(o_dft_imag_data_exp or temp_imag_exp_out1 or DFT_compute_entirecomputation_alt0_4_77_out1[30:23] or gs_ctrl16)
          begin :drive_temp_imag_exp_DIN
            case (gs_ctrl16) 

               2'd1:                begin
                  temp_imag_exp_DIN = temp_imag_exp_out1;
               end
               
               2'd2:                begin
                  temp_imag_exp_DIN = o_dft_imag_data_exp;
               end
               
               2'd3:                begin
                  temp_imag_exp_DIN = DFT_compute_entirecomputation_alt0_4_77_out1[30:23];
               end
               
               default:                begin
                  temp_imag_exp_DIN = 8'd000;
               end
               
            endcase

         end

         // resource: mux_1bx3i2c
         always @(stall0 or s_reg_859 or DFT_compute_LessThan_3Ux4U_1U_4_48_out1 or DFT_compute_Add_3Ux1U_4U_4_49_out1[3] or gs_ctrl17)
          begin :drive_temp_imag_exp_CE
            if (stall0) begin
               temp_imag_exp_CE = 1'b0;
            end
            else begin
               case (gs_ctrl17) 

                  3'd1:                   begin
                     temp_imag_exp_CE = 1'b1;
                  end
                  
                  3'd2:                   begin
                     if (DFT_compute_LessThan_3Ux4U_1U_4_48_out1) begin
                        temp_imag_exp_CE = 1'b1;
                     end
                     else begin
                        temp_imag_exp_CE = 1'b0;
                     end
                  end
                  
                  3'd3:                   begin
                     if (s_reg_859) begin
                        temp_imag_exp_CE = 1'b1;
                     end
                     else begin
                        temp_imag_exp_CE = 1'b0;
                     end
                  end
                  
                  3'd4:                   begin
                     if (s_reg_859) begin
                        temp_imag_exp_CE = s_reg_859;
                     end
                     else begin
                        temp_imag_exp_CE = 1'b0;
                     end
                  end
                  
                  3'd5:                   begin
                     if (!DFT_compute_Add_3Ux1U_4U_4_49_out1[3] && DFT_compute_LessThan_3Ux4U_1U_4_48_out1) begin
                        temp_imag_exp_CE = 1'b1;
                     end
                     else begin
                        temp_imag_exp_CE = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_imag_exp_CE = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         always @(stall0 or s_reg_859 or gs_ctrl18)
          begin :drive_temp_imag_exp_RW
            if (stall0) begin
               temp_imag_exp_RW = 1'b0;
            end
            else begin
               case (gs_ctrl18) 

                  2'd1:                   begin
                     temp_imag_exp_RW = 1'b1;
                  end
                  
                  2'd2:                   begin
                     if (s_reg_859) begin
                        temp_imag_exp_RW = 1'b1;
                     end
                     else begin
                        temp_imag_exp_RW = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_imag_exp_RW = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_3bx11i8c
         always @(s_reg_851[2:0] or DFT_compute_Add_3Ux1U_4U_4_49_out1[2:0] or gs_ctrl23 or s_reg_858_slice)
          begin :drive_temp_imag_sign_in1
            case (gs_ctrl23) 

               4'd01:                begin
                  temp_imag_sign_in1 = 3'd1;
               end
               
               4'd02:                begin
                  temp_imag_sign_in1 = 3'd4;
               end
               
               4'd03:                begin
                  temp_imag_sign_in1 = 3'd3;
               end
               
               4'd04:                begin
                  temp_imag_sign_in1 = s_reg_851[2:0];
               end
               
               4'd05:                begin
                  temp_imag_sign_in1 = s_reg_858_slice;
               end
               
               4'd06:                begin
                  temp_imag_sign_in1 = DFT_compute_Add_3Ux1U_4U_4_49_out1[2:0];
               end
               
               4'd07:                begin
                  temp_imag_sign_in1 = 3'd2;
               end
               
               4'd08:                begin
                  temp_imag_sign_in1 = 3'd5;
               end
               
               4'd09:                begin
                  temp_imag_sign_in1 = 3'd7;
               end
               
               4'd10:                begin
                  temp_imag_sign_in1 = 3'd6;
               end
               
               default:                begin
                  temp_imag_sign_in1 = 3'd0;
               end
               
            endcase

         end

         // resource: mux_1bx4i1c
         always @(o_dft_imag_data_sign or temp_imag_sign_out1 or DFT_compute_entirecomputation_alt0_4_77_out1[31] or gs_ctrl24)
          begin :drive_temp_imag_sign_DIN
            case (gs_ctrl24) 

               2'd1:                begin
                  temp_imag_sign_DIN = temp_imag_sign_out1;
               end
               
               2'd2:                begin
                  temp_imag_sign_DIN = o_dft_imag_data_sign;
               end
               
               2'd3:                begin
                  temp_imag_sign_DIN = DFT_compute_entirecomputation_alt0_4_77_out1[31];
               end
               
               default:                begin
                  temp_imag_sign_DIN = 1'b0;
               end
               
            endcase

         end

         // resource: mux_1bx3i2c
         always @(stall0 or s_reg_859 or DFT_compute_LessThan_3Ux4U_1U_4_48_out1 or DFT_compute_Add_3Ux1U_4U_4_49_out1[3] or gs_ctrl25)
          begin :drive_temp_imag_sign_CE
            if (stall0) begin
               temp_imag_sign_CE = 1'b0;
            end
            else begin
               case (gs_ctrl25) 

                  3'd1:                   begin
                     temp_imag_sign_CE = 1'b1;
                  end
                  
                  3'd2:                   begin
                     if (DFT_compute_LessThan_3Ux4U_1U_4_48_out1) begin
                        temp_imag_sign_CE = 1'b1;
                     end
                     else begin
                        temp_imag_sign_CE = 1'b0;
                     end
                  end
                  
                  3'd3:                   begin
                     if (s_reg_859) begin
                        temp_imag_sign_CE = 1'b1;
                     end
                     else begin
                        temp_imag_sign_CE = 1'b0;
                     end
                  end
                  
                  3'd4:                   begin
                     if (s_reg_859) begin
                        temp_imag_sign_CE = s_reg_859;
                     end
                     else begin
                        temp_imag_sign_CE = 1'b0;
                     end
                  end
                  
                  3'd5:                   begin
                     if (!DFT_compute_Add_3Ux1U_4U_4_49_out1[3] && DFT_compute_LessThan_3Ux4U_1U_4_48_out1) begin
                        temp_imag_sign_CE = 1'b1;
                     end
                     else begin
                        temp_imag_sign_CE = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_imag_sign_CE = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         always @(stall0 or s_reg_859 or gs_ctrl26)
          begin :drive_temp_imag_sign_RW
            if (stall0) begin
               temp_imag_sign_RW = 1'b0;
            end
            else begin
               case (gs_ctrl26) 

                  2'd1:                   begin
                     temp_imag_sign_RW = 1'b1;
                  end
                  
                  2'd2:                   begin
                     if (s_reg_859) begin
                        temp_imag_sign_RW = 1'b1;
                     end
                     else begin
                        temp_imag_sign_RW = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_imag_sign_RW = 1'b0;
                  end
                  
               endcase

            end
         end

         // instance: drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_a_sign
         assign DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_a_sign = 1'b1;

         // instance: drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_a_exp
         assign DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_a_exp = 8'd129;

         // instance: drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_a_man
         assign DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_a_man = 23'd4788187;

         // instance: drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_b_sign
         assign DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_b_sign = 1'b0;

         // resource: mux_2bx2i2c
         always @(gs_ctrl27)
          begin :drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_b_exp_slice
            if (gs_ctrl27) begin
               DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_b_exp_slice = 2'd2;
            end
            else begin
               DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_b_exp_slice = 2'd1;
            end
         end

         // instance: drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_b_man
         assign DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_b_man = 23'd0000000;

         // resource: mux_1bx2i2c
         always @(gs_ctrl28)
          begin :drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_accept
            if (gs_ctrl28) begin
               DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_accept = 1'b1;
            end
            else begin
               DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_accept = 1'b0;
            end
         end

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_16
         assign DFT_compute_entirecomputation_alt0_4_16_out1 = DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_x;

         // resource: mux_1bx5i1c
         always @(o_dft_real_data_sign or temp_imag_sign_out1 or DFT_compute_entirecomputation_alt0_4_19_out1[31] or temp_real_sign_out1 or gs_ctrl29)
          begin :drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_sign
            case (gs_ctrl29) 

               3'd1:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_sign = DFT_compute_entirecomputation_alt0_4_19_out1[31];
               end
               
               3'd2:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_sign = o_dft_real_data_sign;
               end
               
               3'd3:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_sign = temp_real_sign_out1;
               end
               
               3'd4:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_sign = temp_imag_sign_out1;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_sign = 1'b0;
               end
               
            endcase

         end

         // resource: mux_8bx5i1c
         always @(o_dft_real_data_exp or temp_imag_exp_out1 or DFT_compute_entirecomputation_alt0_4_19_out1[30:23] or temp_real_exp_out1 or gs_ctrl29)
          begin :drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_exp
            case (gs_ctrl29) 

               3'd1:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_exp = DFT_compute_entirecomputation_alt0_4_19_out1[30:23];
               end
               
               3'd2:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_exp = o_dft_real_data_exp;
               end
               
               3'd3:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_exp = temp_real_exp_out1;
               end
               
               3'd4:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_exp = temp_imag_exp_out1;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_exp = 8'd000;
               end
               
            endcase

         end

         // resource: mux_23bx5i1c
         always @(o_dft_real_data_man or temp_imag_man_out1 or DFT_compute_entirecomputation_alt0_4_19_out1[22:0] or temp_real_man_out1 or gs_ctrl29)
          begin :drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_man
            case (gs_ctrl29) 

               3'd1:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_man = DFT_compute_entirecomputation_alt0_4_19_out1[22:0];
               end
               
               3'd2:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_man = o_dft_real_data_man;
               end
               
               3'd3:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_man = temp_real_man_out1;
               end
               
               3'd4:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_man = temp_imag_man_out1;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_a_man = 23'd0000000;
               end
               
            endcase

         end

         // resource: mux_1bx4i0c
         always @(o_dft_imag_data_sign or s_reg_850 or s_reg_866 or DFT_compute_entirecomputation_alt0_4_16_out1[31] or gs_ctrl32)
          begin :drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_17_b_sign
            case (gs_ctrl32) 

               2'd1:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_b_sign = s_reg_850;
               end
               
               2'd2:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_b_sign = o_dft_imag_data_sign;
               end
               
               2'd3:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_b_sign = s_reg_866;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_b_sign = DFT_compute_entirecomputation_alt0_4_16_out1[31];
               end
               
            endcase

         end

         // resource: mux_8bx3i0c
         always @(o_dft_imag_data_exp or s_reg_851 or DFT_compute_entirecomputation_alt0_4_16_out1[30:23] or gs_ctrl33)
          begin :drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_17_b_exp
            case (gs_ctrl33) 

               2'd1:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_b_exp = s_reg_851;
               end
               
               2'd2:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_b_exp = o_dft_imag_data_exp;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_b_exp = DFT_compute_entirecomputation_alt0_4_16_out1[30:23];
               end
               
            endcase

         end

         // resource: mux_23bx3i0c
         always @(o_dft_imag_data_man or s_reg_867 or DFT_compute_entirecomputation_alt0_4_16_out1[22:0] or gs_ctrl34)
          begin :drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_17_b_man
            case (gs_ctrl34) 

               2'd1:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_b_man = o_dft_imag_data_man;
               end
               
               2'd2:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_b_man = s_reg_867;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_17_b_man = DFT_compute_entirecomputation_alt0_4_16_out1[22:0];
               end
               
            endcase

         end

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_19
         assign DFT_compute_entirecomputation_alt0_4_19_out1 = s_reg_846;

         // resource: mux_1bx2i1c
         always @(DFT_compute_entirecomputation_alt0_4_19_out1[31] or gs_ctrl35)
          begin :drive_DFT_compute_cynw_cm_float_sin_E8_M23_0_21_a_sign
            if (gs_ctrl35) begin
               /* state29 */
               DFT_compute_cynw_cm_float_sin_E8_M23_0_21_a_sign = 1'b0;
            end
            else begin
               DFT_compute_cynw_cm_float_sin_E8_M23_0_21_a_sign = DFT_compute_entirecomputation_alt0_4_19_out1[31];
            end
         end

         // resource: mux_8bx2i1c
         always @(DFT_compute_entirecomputation_alt0_4_19_out1[30:23] or gs_ctrl35)
          begin :drive_DFT_compute_cynw_cm_float_sin_E8_M23_0_21_a_exp
            if (gs_ctrl35) begin
               DFT_compute_cynw_cm_float_sin_E8_M23_0_21_a_exp = 8'd000;
            end
            else begin
               DFT_compute_cynw_cm_float_sin_E8_M23_0_21_a_exp = DFT_compute_entirecomputation_alt0_4_19_out1[30:23];
            end
         end

         // resource: mux_23bx2i1c
         always @(DFT_compute_entirecomputation_alt0_4_19_out1[22:0] or gs_ctrl35)
          begin :drive_DFT_compute_cynw_cm_float_sin_E8_M23_0_21_a_man
            if (gs_ctrl35) begin
               DFT_compute_cynw_cm_float_sin_E8_M23_0_21_a_man = 23'd0000000;
            end
            else begin
               DFT_compute_cynw_cm_float_sin_E8_M23_0_21_a_man = DFT_compute_entirecomputation_alt0_4_19_out1[22:0];
            end
         end

         // resource: mux_3bx2i1c
         always @(DFT_compute_Add_3Ux1U_4U_4_49_out1[2:0] or gs_ctrl38)
          begin :drive_DFT_compute_LessThan_3Ux4U_1U_4_48_in2
            if (gs_ctrl38) begin
               DFT_compute_LessThan_3Ux4U_1U_4_48_in2 = DFT_compute_Add_3Ux1U_4U_4_49_out1[2:0];
            end
            else begin
               DFT_compute_LessThan_3Ux4U_1U_4_48_in2 = 3'd3;
            end
         end

         // resource: mux_3bx2i1c
         always @(DFT_compute_Add_3Ux1U_4U_4_49_out1[2:0] or gs_ctrl38)
          begin :drive_DFT_compute_LessThan_3Ux4U_1U_4_48_in1_slice
            if (gs_ctrl38) begin
               DFT_compute_LessThan_3Ux4U_1U_4_48_in1_slice = {{DFT_compute_Add_3Ux1U_4U_4_49_out1[0], DFT_compute_Add_3Ux1U_4U_4_49_out1[1]}, DFT_compute_Add_3Ux1U_4U_4_49_out1[2]};
            end
            else begin
               DFT_compute_LessThan_3Ux4U_1U_4_48_in1_slice = 3'd6;
            end
         end

         // resource: DFT_compute_LessThan_3Ux4U_1U_4  instance: DFT_compute_LessThan_3Ux4U_1U_4_48
         assign DFT_compute_LessThan_3Ux4U_1U_4_48_out1 = {1'b0, DFT_compute_LessThan_3Ux4U_1U_4_48_in2} < {1'b0, DFT_compute_LessThan_3Ux4U_1U_4_48_in1_slice};

         // resource: DFT_compute_Add_3Ux1U_4U_4  instance: DFT_compute_Add_3Ux1U_4U_4_49
         assign DFT_compute_Add_3Ux1U_4U_4_49_out1 = {1'b0, s_reg_858_slice} + 4'd01;

         // resource: mux_32bx10i0c
         always @(s_reg_845 or s_reg_846 or s_reg_848 or s_reg_849 or s_reg_852 or s_reg_854 or s_reg_855 or s_reg_856 or s_reg_857 or s_reg_862 or gs_ctrl40)
          begin :drive_DFT_compute_entirecomputation_alt2_4_51_in1
            case (gs_ctrl40) 

               4'd01:                begin
                  DFT_compute_entirecomputation_alt2_4_51_in1 = s_reg_862;
               end
               
               4'd02:                begin
                  DFT_compute_entirecomputation_alt2_4_51_in1 = s_reg_848;
               end
               
               4'd03:                begin
                  DFT_compute_entirecomputation_alt2_4_51_in1 = s_reg_849;
               end
               
               4'd04:                begin
                  DFT_compute_entirecomputation_alt2_4_51_in1 = s_reg_852;
               end
               
               4'd05:                begin
                  DFT_compute_entirecomputation_alt2_4_51_in1 = s_reg_854;
               end
               
               4'd06:                begin
                  DFT_compute_entirecomputation_alt2_4_51_in1 = s_reg_846;
               end
               
               4'd07:                begin
                  DFT_compute_entirecomputation_alt2_4_51_in1 = s_reg_855;
               end
               
               4'd08:                begin
                  DFT_compute_entirecomputation_alt2_4_51_in1 = s_reg_856;
               end
               
               4'd09:                begin
                  DFT_compute_entirecomputation_alt2_4_51_in1 = s_reg_857;
               end
               
               default:                begin
                  DFT_compute_entirecomputation_alt2_4_51_in1 = s_reg_845;
               end
               
            endcase

         end

         // resource: DFT_compute_entirecomputation_alt2_4  instance: DFT_compute_entirecomputation_alt2_4_51
         assign DFT_compute_entirecomputation_alt2_4_51_out1 = DFT_compute_entirecomputation_alt2_4_51_in1;

         // resource: mux_1bx2i0c
         always @(temp_imag_sign_out1 or temp_real_sign_out1 or gs_ctrl41)
          begin :drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_56_a_sign
            if (gs_ctrl41) begin
               DFT_compute_cynw_cm_float_mul_E8_M23_1_56_a_sign = temp_imag_sign_out1;
            end
            else begin
               DFT_compute_cynw_cm_float_mul_E8_M23_1_56_a_sign = temp_real_sign_out1;
            end
         end

         // resource: mux_8bx2i0c
         always @(temp_imag_exp_out1 or temp_real_exp_out1 or gs_ctrl41)
          begin :drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_56_a_exp
            if (gs_ctrl41) begin
               DFT_compute_cynw_cm_float_mul_E8_M23_1_56_a_exp = temp_imag_exp_out1;
            end
            else begin
               DFT_compute_cynw_cm_float_mul_E8_M23_1_56_a_exp = temp_real_exp_out1;
            end
         end

         // resource: mux_23bx2i0c
         always @(temp_imag_man_out1 or temp_real_man_out1 or gs_ctrl41)
          begin :drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_56_a_man
            if (gs_ctrl41) begin
               DFT_compute_cynw_cm_float_mul_E8_M23_1_56_a_man = temp_imag_man_out1;
            end
            else begin
               DFT_compute_cynw_cm_float_mul_E8_M23_1_56_a_man = temp_real_man_out1;
            end
         end

         // resource: mux_1bx3i0c
         always @(s_reg_859 or DFT_compute_entirecomputation_alt2_4_51_out1[31] or sreg_2[31] or gs_ctrl44)
          begin :drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_56_b_sign
            case (gs_ctrl44) 

               2'd1:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_56_b_sign = s_reg_859;
               end
               
               2'd2:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_56_b_sign = sreg_2[31];
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_56_b_sign = DFT_compute_entirecomputation_alt2_4_51_out1[31];
               end
               
            endcase

         end

         // resource: mux_8bx3i0c
         always @(DFT_compute_entirecomputation_alt2_4_51_out1[30:23] or sreg_1[30:23] or sreg_2[30:23] or gs_ctrl44)
          begin :drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_56_b_exp
            case (gs_ctrl44) 

               2'd1:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_56_b_exp = sreg_1[30:23];
               end
               
               2'd2:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_56_b_exp = sreg_2[30:23];
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_56_b_exp = DFT_compute_entirecomputation_alt2_4_51_out1[30:23];
               end
               
            endcase

         end

         // resource: mux_23bx3i0c
         always @(DFT_compute_entirecomputation_alt2_4_51_out1[22:0] or sreg_1[22:0] or sreg_2[22:0] or gs_ctrl44)
          begin :drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_56_b_man
            case (gs_ctrl44) 

               2'd1:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_56_b_man = sreg_1[22:0];
               end
               
               2'd2:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_56_b_man = sreg_2[22:0];
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_56_b_man = DFT_compute_entirecomputation_alt2_4_51_out1[22:0];
               end
               
            endcase

         end

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_60
         assign DFT_compute_entirecomputation_alt0_4_60_out1 = s_reg_853_slice;

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_61
         assign DFT_compute_entirecomputation_alt3_4_61_out1 = {DFT_compute_entirecomputation_alt3_4_61_u_f_821_exp, {DFT_compute_entirecomputation_alt3_4_61_u_f_821_man, DFT_compute_entirecomputation_alt3_4_61_focbsign_i0}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_65
         assign DFT_compute_entirecomputation_alt0_4_65_out1 = s_reg_847_slice;

         // resource: DFT_compute_entirecomputation_alt4_4  instance: DFT_compute_entirecomputation_alt4_4_66
         assign DFT_compute_entirecomputation_alt4_4_66_out1 = {s_reg_853_slice[30:23], {s_reg_853_slice[22:0], s_reg_853_slice[31]}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_69
         assign DFT_compute_entirecomputation_alt0_4_69_out1 = s_reg_847_slice;

         // instance: drive_DFT_compute_entirecomputation_alt5_4_71_in1
         assign DFT_compute_entirecomputation_alt5_4_71_in1 = DFT_compute_entirecomputation_alt0_4_69_out1[31];

         // resource: DFT_compute_entirecomputation_alt5_4  instance: DFT_compute_entirecomputation_alt5_4_71
         assign DFT_compute_entirecomputation_alt5_4_71_out1 = {DFT_compute_entirecomputation_alt5_4_71_ftemp_I_sign, {DFT_compute_entirecomputation_alt5_4_71_ftemp_I_exp, {DFT_compute_entirecomputation_alt5_4_71_ftemp_I_man, DFT_compute_entirecomputation_alt5_4_71_focbsign_i0_i0}}};

         // resource: DFT_compute_entirecomputation_alt5_4  instance: DFT_compute_entirecomputation_alt5_4_74
         assign DFT_compute_entirecomputation_alt5_4_74_out1 = {DFT_compute_entirecomputation_alt5_4_74_ftemp_I_sign, {DFT_compute_entirecomputation_alt5_4_74_ftemp_I_exp, {DFT_compute_entirecomputation_alt5_4_74_ftemp_I_man, DFT_compute_entirecomputation_alt5_4_74_focbsign_i0_i0}}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_77
         assign DFT_compute_entirecomputation_alt0_4_77_out1 = DFT_compute_cynw_cm_float_add2_E8_M23_1_17_x;

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_90
         assign DFT_compute_entirecomputation_alt0_4_90_out1 = s_reg_847_slice;

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_91
         assign DFT_compute_entirecomputation_alt3_4_91_out1 = {DFT_compute_entirecomputation_alt3_4_91_u_f_821_exp, {DFT_compute_entirecomputation_alt3_4_91_u_f_821_man, DFT_compute_entirecomputation_alt3_4_91_focbsign_i0}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_95
         assign DFT_compute_entirecomputation_alt0_4_95_out1 = s_reg_862;

         // resource: DFT_compute_entirecomputation_alt4_4  instance: DFT_compute_entirecomputation_alt4_4_96
         assign DFT_compute_entirecomputation_alt4_4_96_out1 = {s_reg_847_slice[30:23], {s_reg_847_slice[22:0], s_reg_847_slice[31]}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_120
         assign DFT_compute_entirecomputation_alt0_4_120_out1 = s_reg_847_slice;

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_121
         assign DFT_compute_entirecomputation_alt3_4_121_out1 = {DFT_compute_entirecomputation_alt3_4_121_u_f_821_exp, {DFT_compute_entirecomputation_alt3_4_121_u_f_821_man, DFT_compute_entirecomputation_alt3_4_121_focbsign_i0}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_125
         assign DFT_compute_entirecomputation_alt0_4_125_out1 = s_reg_862;

         // resource: DFT_compute_entirecomputation_alt4_4  instance: DFT_compute_entirecomputation_alt4_4_126
         assign DFT_compute_entirecomputation_alt4_4_126_out1 = {s_reg_847_slice[30:23], {s_reg_847_slice[22:0], s_reg_847_slice[31]}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_150
         assign DFT_compute_entirecomputation_alt0_4_150_out1 = s_reg_847_slice;

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_151
         assign DFT_compute_entirecomputation_alt3_4_151_out1 = {DFT_compute_entirecomputation_alt3_4_151_u_f_821_exp, {DFT_compute_entirecomputation_alt3_4_151_u_f_821_man, DFT_compute_entirecomputation_alt3_4_151_focbsign_i0}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_155
         assign DFT_compute_entirecomputation_alt0_4_155_out1 = s_reg_853_slice;

         // resource: DFT_compute_entirecomputation_alt4_4  instance: DFT_compute_entirecomputation_alt4_4_156
         assign DFT_compute_entirecomputation_alt4_4_156_out1 = {s_reg_847_slice[30:23], {s_reg_847_slice[22:0], s_reg_847_slice[31]}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_186
         assign DFT_compute_entirecomputation_alt0_4_186_out1 = s_reg_847_slice;

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_187
         assign DFT_compute_entirecomputation_alt3_4_187_out1 = {DFT_compute_entirecomputation_alt3_4_187_u_f_821_exp, {DFT_compute_entirecomputation_alt3_4_187_u_f_821_man, DFT_compute_entirecomputation_alt3_4_187_focbsign_i0}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_191
         assign DFT_compute_entirecomputation_alt0_4_191_out1 = s_reg_862;

         // resource: DFT_compute_entirecomputation_alt4_4  instance: DFT_compute_entirecomputation_alt4_4_192
         assign DFT_compute_entirecomputation_alt4_4_192_out1 = {s_reg_847_slice[30:23], {s_reg_847_slice[22:0], s_reg_847_slice[31]}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_216
         assign DFT_compute_entirecomputation_alt0_4_216_out1 = s_reg_847_slice;

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_217
         assign DFT_compute_entirecomputation_alt3_4_217_out1 = {DFT_compute_entirecomputation_alt3_4_217_u_f_821_exp, {DFT_compute_entirecomputation_alt3_4_217_u_f_821_man, DFT_compute_entirecomputation_alt3_4_217_focbsign_i0}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_221
         assign DFT_compute_entirecomputation_alt0_4_221_out1 = s_reg_853_slice;

         // resource: DFT_compute_entirecomputation_alt4_4  instance: DFT_compute_entirecomputation_alt4_4_222
         assign DFT_compute_entirecomputation_alt4_4_222_out1 = {s_reg_847_slice[30:23], {s_reg_847_slice[22:0], s_reg_847_slice[31]}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_248
         assign DFT_compute_entirecomputation_alt0_4_248_out1 = s_reg_847_slice;

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_249
         assign DFT_compute_entirecomputation_alt3_4_249_out1 = {DFT_compute_entirecomputation_alt3_4_249_u_f_821_exp, {DFT_compute_entirecomputation_alt3_4_249_u_f_821_man, DFT_compute_entirecomputation_alt3_4_249_focbsign_i0}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_253
         assign DFT_compute_entirecomputation_alt0_4_253_out1 = s_reg_862;

         // resource: DFT_compute_entirecomputation_alt4_4  instance: DFT_compute_entirecomputation_alt4_4_254
         assign DFT_compute_entirecomputation_alt4_4_254_out1 = {s_reg_847_slice[30:23], {s_reg_847_slice[22:0], s_reg_847_slice[31]}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_278
         assign DFT_compute_entirecomputation_alt0_4_278_out1 = s_reg_847_slice;

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_279
         assign DFT_compute_entirecomputation_alt3_4_279_out1 = {DFT_compute_entirecomputation_alt3_4_279_u_f_821_exp, {DFT_compute_entirecomputation_alt3_4_279_u_f_821_man, DFT_compute_entirecomputation_alt3_4_279_focbsign_i0}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_283
         assign DFT_compute_entirecomputation_alt0_4_283_out1 = s_reg_853_slice;

         // resource: DFT_compute_entirecomputation_alt4_4  instance: DFT_compute_entirecomputation_alt4_4_284
         assign DFT_compute_entirecomputation_alt4_4_284_out1 = {s_reg_847_slice[30:23], {s_reg_847_slice[22:0], s_reg_847_slice[31]}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_314
         assign DFT_compute_entirecomputation_alt0_4_314_out1 = s_reg_847_slice;

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_315
         assign DFT_compute_entirecomputation_alt3_4_315_out1 = {DFT_compute_entirecomputation_alt3_4_315_u_f_821_exp, {DFT_compute_entirecomputation_alt3_4_315_u_f_821_man, DFT_compute_entirecomputation_alt3_4_315_focbsign_i0}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_319
         assign DFT_compute_entirecomputation_alt0_4_319_out1 = s_reg_862;

         // resource: DFT_compute_entirecomputation_alt4_4  instance: DFT_compute_entirecomputation_alt4_4_320
         assign DFT_compute_entirecomputation_alt4_4_320_out1 = {s_reg_847_slice[30:23], {s_reg_847_slice[22:0], s_reg_847_slice[31]}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_346
         assign DFT_compute_entirecomputation_alt0_4_346_out1 = s_reg_847_slice;

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_347
         assign DFT_compute_entirecomputation_alt3_4_347_out1 = {DFT_compute_entirecomputation_alt3_4_347_u_f_821_exp, {DFT_compute_entirecomputation_alt3_4_347_u_f_821_man, DFT_compute_entirecomputation_alt3_4_347_focbsign_i0}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_351
         assign DFT_compute_entirecomputation_alt0_4_351_out1 = s_reg_853_slice;

         // resource: DFT_compute_entirecomputation_alt4_4  instance: DFT_compute_entirecomputation_alt4_4_352
         assign DFT_compute_entirecomputation_alt4_4_352_out1 = {s_reg_847_slice[30:23], {s_reg_847_slice[22:0], s_reg_847_slice[31]}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_378
         assign DFT_compute_entirecomputation_alt0_4_378_out1 = s_reg_847_slice;

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_379
         assign DFT_compute_entirecomputation_alt3_4_379_out1 = {DFT_compute_entirecomputation_alt3_4_379_u_f_821_exp, {DFT_compute_entirecomputation_alt3_4_379_u_f_821_man, DFT_compute_entirecomputation_alt3_4_379_focbsign_i0}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_383
         assign DFT_compute_entirecomputation_alt0_4_383_out1 = s_reg_853_slice;

         // resource: DFT_compute_entirecomputation_alt4_4  instance: DFT_compute_entirecomputation_alt4_4_384
         assign DFT_compute_entirecomputation_alt4_4_384_out1 = {s_reg_847_slice[30:23], {s_reg_847_slice[22:0], s_reg_847_slice[31]}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_410
         assign DFT_compute_entirecomputation_alt0_4_410_out1 = s_reg_847_slice;

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_411
         assign DFT_compute_entirecomputation_alt3_4_411_out1 = {DFT_compute_entirecomputation_alt3_4_411_u_f_821_exp, {DFT_compute_entirecomputation_alt3_4_411_u_f_821_man, DFT_compute_entirecomputation_alt3_4_411_focbsign_i0}};

         // resource: DFT_compute_entirecomputation_alt0_4  instance: DFT_compute_entirecomputation_alt0_4_415
         assign DFT_compute_entirecomputation_alt0_4_415_out1 = s_reg_853_slice;

         // resource: DFT_compute_entirecomputation_alt4_4  instance: DFT_compute_entirecomputation_alt4_4_416
         assign DFT_compute_entirecomputation_alt4_4_416_out1 = {s_reg_847_slice[30:23], {s_reg_847_slice[22:0], s_reg_847_slice[31]}};

         // resource: DFT_compute_entirecomputation_alt5_4  instance: DFT_compute_entirecomputation_alt5_4_74
         assign DFT_compute_entirecomputation_alt5_4_74_focbsign_i0_i0 = !s_reg_850;

         // resource: DFT_compute_entirecomputation_alt5_4  instance: DFT_compute_entirecomputation_alt5_4_74
         assign DFT_compute_entirecomputation_alt5_4_74_ftemp_I_man = DFT_compute_cynw_cm_float_add2_E8_M23_1_17_x[22:0];

         // resource: DFT_compute_entirecomputation_alt5_4  instance: DFT_compute_entirecomputation_alt5_4_74
         assign DFT_compute_entirecomputation_alt5_4_74_ftemp_I_exp = DFT_compute_cynw_cm_float_add2_E8_M23_1_17_x[30:23];

         // resource: DFT_compute_entirecomputation_alt5_4  instance: DFT_compute_entirecomputation_alt5_4_74
         assign DFT_compute_entirecomputation_alt5_4_74_ftemp_I_sign = DFT_compute_cynw_cm_float_add2_E8_M23_1_17_x[31];

         // resource: DFT_compute_entirecomputation_alt5_4  instance: DFT_compute_entirecomputation_alt5_4_71
         assign DFT_compute_entirecomputation_alt5_4_71_focbsign_i0_i0 = ~DFT_compute_entirecomputation_alt5_4_71_in1;

         // resource: DFT_compute_entirecomputation_alt5_4  instance: DFT_compute_entirecomputation_alt5_4_71
         assign DFT_compute_entirecomputation_alt5_4_71_ftemp_I_man = DFT_compute_cynw_cm_float_add2_E8_M23_1_17_x[22:0];

         // resource: DFT_compute_entirecomputation_alt5_4  instance: DFT_compute_entirecomputation_alt5_4_71
         assign DFT_compute_entirecomputation_alt5_4_71_ftemp_I_exp = DFT_compute_cynw_cm_float_add2_E8_M23_1_17_x[30:23];

         // resource: DFT_compute_entirecomputation_alt5_4  instance: DFT_compute_entirecomputation_alt5_4_71
         assign DFT_compute_entirecomputation_alt5_4_71_ftemp_I_sign = DFT_compute_cynw_cm_float_add2_E8_M23_1_17_x[31];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_91
         assign DFT_compute_entirecomputation_alt3_4_91_focbsign_i0 = !s_reg_853_slice[31];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_91
         assign DFT_compute_entirecomputation_alt3_4_91_u_f_821_man = s_reg_853_slice[22:0];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_91
         assign DFT_compute_entirecomputation_alt3_4_91_u_f_821_exp = s_reg_853_slice[30:23];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_61
         assign DFT_compute_entirecomputation_alt3_4_61_focbsign_i0 = !s_reg_862[31];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_61
         assign DFT_compute_entirecomputation_alt3_4_61_u_f_821_man = s_reg_862[22:0];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_61
         assign DFT_compute_entirecomputation_alt3_4_61_u_f_821_exp = s_reg_862[30:23];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_411
         assign DFT_compute_entirecomputation_alt3_4_411_focbsign_i0 = !s_reg_862[31];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_411
         assign DFT_compute_entirecomputation_alt3_4_411_u_f_821_man = s_reg_862[22:0];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_411
         assign DFT_compute_entirecomputation_alt3_4_411_u_f_821_exp = s_reg_862[30:23];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_379
         assign DFT_compute_entirecomputation_alt3_4_379_focbsign_i0 = !s_reg_862[31];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_379
         assign DFT_compute_entirecomputation_alt3_4_379_u_f_821_man = s_reg_862[22:0];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_379
         assign DFT_compute_entirecomputation_alt3_4_379_u_f_821_exp = s_reg_862[30:23];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_347
         assign DFT_compute_entirecomputation_alt3_4_347_focbsign_i0 = !s_reg_862[31];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_347
         assign DFT_compute_entirecomputation_alt3_4_347_u_f_821_man = s_reg_862[22:0];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_347
         assign DFT_compute_entirecomputation_alt3_4_347_u_f_821_exp = s_reg_862[30:23];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_315
         assign DFT_compute_entirecomputation_alt3_4_315_focbsign_i0 = !s_reg_853_slice[31];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_315
         assign DFT_compute_entirecomputation_alt3_4_315_u_f_821_man = s_reg_853_slice[22:0];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_315
         assign DFT_compute_entirecomputation_alt3_4_315_u_f_821_exp = s_reg_853_slice[30:23];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_279
         assign DFT_compute_entirecomputation_alt3_4_279_focbsign_i0 = !s_reg_862[31];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_279
         assign DFT_compute_entirecomputation_alt3_4_279_u_f_821_man = s_reg_862[22:0];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_279
         assign DFT_compute_entirecomputation_alt3_4_279_u_f_821_exp = s_reg_862[30:23];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_249
         assign DFT_compute_entirecomputation_alt3_4_249_focbsign_i0 = !s_reg_853_slice[31];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_249
         assign DFT_compute_entirecomputation_alt3_4_249_u_f_821_man = s_reg_853_slice[22:0];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_249
         assign DFT_compute_entirecomputation_alt3_4_249_u_f_821_exp = s_reg_853_slice[30:23];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_217
         assign DFT_compute_entirecomputation_alt3_4_217_focbsign_i0 = !s_reg_862[31];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_217
         assign DFT_compute_entirecomputation_alt3_4_217_u_f_821_man = s_reg_862[22:0];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_217
         assign DFT_compute_entirecomputation_alt3_4_217_u_f_821_exp = s_reg_862[30:23];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_187
         assign DFT_compute_entirecomputation_alt3_4_187_focbsign_i0 = !s_reg_853_slice[31];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_187
         assign DFT_compute_entirecomputation_alt3_4_187_u_f_821_man = s_reg_853_slice[22:0];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_187
         assign DFT_compute_entirecomputation_alt3_4_187_u_f_821_exp = s_reg_853_slice[30:23];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_151
         assign DFT_compute_entirecomputation_alt3_4_151_focbsign_i0 = !s_reg_862[31];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_151
         assign DFT_compute_entirecomputation_alt3_4_151_u_f_821_man = s_reg_862[22:0];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_151
         assign DFT_compute_entirecomputation_alt3_4_151_u_f_821_exp = s_reg_862[30:23];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_121
         assign DFT_compute_entirecomputation_alt3_4_121_focbsign_i0 = !s_reg_853_slice[31];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_121
         assign DFT_compute_entirecomputation_alt3_4_121_u_f_821_man = s_reg_853_slice[22:0];

         // resource: DFT_compute_entirecomputation_alt3_4  instance: DFT_compute_entirecomputation_alt3_4_121
         assign DFT_compute_entirecomputation_alt3_4_121_u_f_821_exp = s_reg_853_slice[30:23];

         // resource: regr_en_31
         always @(posedge i_clk)
          begin :drive_sreg_1
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd027, 8'd067, 8'd087, 8'd107, 8'd117, 8'd127, 8'd137:                      begin
                        sreg_1 <= DFT_compute_entirecomputation_alt2_4_51_out1[30:0];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_32
         always @(posedge i_clk)
          begin :drive_sreg_2
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     8'd028, 8'd068, 8'd088, 8'd108, 8'd118, 8'd128, 8'd138:                      begin
                        sreg_2 <= DFT_compute_entirecomputation_alt2_4_51_out1;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_sc_8
         always @(posedge i_clk)
          begin :drive_global_state
            if (i_rst == 1'b0) begin
               global_state <= 8'd000;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     global_state <= global_state_next;
                  end
                  
               endcase

            end
         end

         // resource: mux_8bx3i2c
         always @(DFT_compute_Add_3Ux1U_4U_4_49_out1[3] or global_state)
          begin :drive_global_state_next
            case (global_state) 

               8'd000, 8'd171:                begin
                  global_state_next = 8'd001;
               end
               
               8'd026:                begin
                  if (DFT_compute_Add_3Ux1U_4U_4_49_out1[3]) begin
                     global_state_next = global_state + 8'd001;
                  end
                  else begin
                     global_state_next = 8'd023;
                  end
               end
               
               default:                begin
                  global_state_next = global_state + 8'd001;
               end
               
            endcase

         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl0
            if (i_rst == 1'b0) begin
               gs_ctrl0 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd010, 8'd017, 8'd018, 8'd019:                         begin
                           gs_ctrl0 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl0 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_4bx11i11c
         // resource: regr_en_sc_4
         always @(posedge i_clk)
          begin :drive_gs_ctrl3
            if (i_rst == 1'b0) begin
               gs_ctrl3 <= 4'd00;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd005, 8'd018, 8'd020, 8'd029, 8'd033, 8'd091, 8'd094, 8'd095, 8'd121, 8'd124, 8'd125, 8'd150, 8'd151:                         begin
                           gs_ctrl3 <= 4'd01;
                        end
                        
                        8'd007, 8'd041, 8'd044, 8'd045, 8'd066, 8'd069, 8'd073, 8'd131, 8'd134, 8'd135, 8'd153, 8'd154:                         begin
                           gs_ctrl3 <= 4'd02;
                        end
                        
                        8'd009, 8'd022, 8'd036, 8'd039, 8'd043, 8'd086, 8'd089, 8'd093, 8'd141, 8'd144, 8'd145, 8'd156, 8'd157:                         begin
                           gs_ctrl3 <= 4'd03;
                        end
                        
                        8'd011, 8'd019, 8'd021, 8'd051, 8'd054, 8'd055, 8'd081, 8'd084, 8'd085, 8'd106, 8'd109, 8'd113, 8'd159, 8'd160:                         begin
                           gs_ctrl3 <= 4'd04;
                        end
                        
                        8'd013, 8'd046, 8'd049, 8'd053, 8'd101, 8'd104, 8'd105, 8'd116, 8'd119, 8'd123, 8'd162, 8'd163:                         begin
                           gs_ctrl3 <= 4'd05;
                        end
                        
                        8'd015, 8'd061, 8'd064, 8'd065, 8'd076, 8'd079, 8'd083, 8'd126, 8'd129, 8'd133, 8'd165, 8'd166:                         begin
                           gs_ctrl3 <= 4'd06;
                        end
                        
                        8'd017, 8'd056, 8'd059, 8'd063, 8'd096, 8'd099, 8'd103, 8'd136, 8'd139, 8'd143, 8'd168, 8'd169:                         begin
                           gs_ctrl3 <= 4'd07;
                        end
                        
                        8'd023, 8'd025:                         begin
                           gs_ctrl3 <= 4'd08;
                        end
                        
                        8'd024:                         begin
                           gs_ctrl3 <= 4'd09;
                        end
                        
                        8'd026:                         begin
                           gs_ctrl3 <= 4'd10;
                        end
                        
                        default:                         begin
                           gs_ctrl3 <= 4'd00;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx6i6c
         // resource: regr_en_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl4
            if (i_rst == 1'b0) begin
               gs_ctrl4 <= 3'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd003, 8'd005, 8'd007, 8'd009, 8'd011, 8'd013, 8'd015, 8'd017:                         begin
                           gs_ctrl4 <= 3'd1;
                        end
                        
                        8'd020, 8'd024:                         begin
                           gs_ctrl4 <= 3'd2;
                        end
                        
                        8'd021, 8'd025:                         begin
                           gs_ctrl4 <= 3'd3;
                        end
                        
                        8'd033, 8'd043, 8'd053, 8'd063, 8'd073, 8'd083, 8'd093, 8'd103, 8'd113, 8'd123, 8'd133, 8'd143:                         begin
                           gs_ctrl4 <= 3'd4;
                        end
                        
                        8'd035, 8'd045, 8'd055, 8'd065, 8'd075, 8'd085, 8'd095, 8'd105, 8'd115, 8'd125, 8'd135, 8'd145:                         begin
                           gs_ctrl4 <= 3'd5;
                        end
                        
                        default:                         begin
                           gs_ctrl4 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx6i6c
         // resource: regr_en_ss_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl5
            if (i_rst == 1'b0) begin
               gs_ctrl5 <= 3'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd000, 8'd001, 8'd003, 8'd005, 8'd007, 8'd009, 8'd011, 8'd013, 8'd015, 8'd017, 8'd018, 8'd019, 8'd020, 8'd021, 8'd029, 8'd031, 8'd033, 8'd034, 8'd035, 8'd036, 8'd039, 8'd041, 8'd043, 8'd044, 8'd045, 8'd046, 8'd049, 8'd051, 8'd053, 8'd054, 8'd055, 8'd056, 8'd059, 8'd061, 8'd063, 8'd064, 8'd065, 8'd066, 8'd069, 8'd071, 8'd073, 8'd074, 8'd075, 8'd076, 8'd079, 8'd081, 8'd083, 8'd084, 8'd085, 8'd086, 8'd089, 8'd091, 8'd093, 8'd094, 8'd095, 8'd096, 8'd099, 8'd101, 8'd103, 
8'd104
                        , 8'd105, 8'd106, 8'd109, 8'd111, 8'd113, 8'd114, 8'd115, 8'd116, 8'd119, 8'd121, 8'd123, 8'd124, 8'd125, 8'd126, 8'd129, 8'd131, 8'd133, 8'd134, 8'd135, 8'd136, 8'd139, 8'd141, 8'd143, 8'd144, 8'd145, 8'd146, 8'd147, 8'd150, 8'd151, 8'd153, 8'd154, 8'd156, 8'd157, 8'd159, 8'd160, 8'd162, 8'd163, 8'd165, 8'd166, 8'd168, 8'd169, 8'd171:                         begin
                           gs_ctrl5 <= 3'd1;
                        end
                        
                        8'd022:                         begin
                           gs_ctrl5 <= 3'd2;
                        end
                        
                        8'd023:                         begin
                           gs_ctrl5 <= 3'd3;
                        end
                        
                        8'd024, 8'd025:                         begin
                           gs_ctrl5 <= 3'd4;
                        end
                        
                        8'd026:                         begin
                           gs_ctrl5 <= 3'd5;
                        end
                        
                        default:                         begin
                           gs_ctrl5 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_ss_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl6
            if (i_rst == 1'b0) begin
               gs_ctrl6 <= 2'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd000, 8'd001, 8'd003, 8'd005, 8'd007, 8'd009, 8'd011, 8'd013, 8'd015, 8'd017, 8'd020, 8'd021, 8'd033, 8'd035, 8'd043, 8'd045, 8'd053, 8'd055, 8'd063, 8'd065, 8'd073, 8'd075, 8'd083, 8'd085, 8'd093, 8'd095, 8'd103, 8'd105, 8'd113, 8'd115, 8'd123, 8'd125, 8'd133, 8'd135, 8'd143, 8'd145, 8'd147, 8'd151, 8'd154, 8'd157, 8'd160, 8'd163, 8'd166, 8'd169, 8'd171:                         begin
                           gs_ctrl6 <= 2'd1;
                        end
                        
                        8'd024, 8'd025:                         begin
                           gs_ctrl6 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl6 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx6i6c
         // resource: regr_en_ss_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl13
            if (i_rst == 1'b0) begin
               gs_ctrl13 <= 3'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd000, 8'd003, 8'd005, 8'd007, 8'd009, 8'd011, 8'd013, 8'd015, 8'd017, 8'd018, 8'd019, 8'd020, 8'd021, 8'd029, 8'd031, 8'd033, 8'd034, 8'd035, 8'd036, 8'd039, 8'd041, 8'd043, 8'd044, 8'd045, 8'd046, 8'd049, 8'd051, 8'd053, 8'd054, 8'd055, 8'd056, 8'd059, 8'd061, 8'd063, 8'd064, 8'd065, 8'd066, 8'd069, 8'd071, 8'd073, 8'd074, 8'd075, 8'd076, 8'd079, 8'd081, 8'd083, 8'd084, 8'd085, 8'd086, 8'd089, 8'd091, 8'd093, 8'd094, 8'd095, 8'd096, 8'd099, 8'd101, 8'd103, 8'd104, 
8'd105
                        , 8'd106, 8'd109, 8'd111, 8'd113, 8'd114, 8'd115, 8'd116, 8'd119, 8'd121, 8'd123, 8'd124, 8'd125, 8'd126, 8'd129, 8'd131, 8'd133, 8'd134, 8'd135, 8'd136, 8'd139, 8'd141, 8'd143, 8'd144, 8'd145, 8'd146, 8'd147, 8'd150, 8'd151, 8'd153, 8'd154, 8'd156, 8'd157, 8'd159, 8'd160, 8'd162, 8'd163, 8'd165, 8'd166, 8'd168, 8'd169, 8'd171:                         begin
                           gs_ctrl13 <= 3'd1;
                        end
                        
                        8'd022:                         begin
                           gs_ctrl13 <= 3'd2;
                        end
                        
                        8'd023:                         begin
                           gs_ctrl13 <= 3'd3;
                        end
                        
                        8'd024, 8'd025:                         begin
                           gs_ctrl13 <= 3'd4;
                        end
                        
                        8'd026:                         begin
                           gs_ctrl13 <= 3'd5;
                        end
                        
                        default:                         begin
                           gs_ctrl13 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_ss_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl14
            if (i_rst == 1'b0) begin
               gs_ctrl14 <= 2'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd000, 8'd003, 8'd005, 8'd007, 8'd009, 8'd011, 8'd013, 8'd015, 8'd017, 8'd020, 8'd021, 8'd033, 8'd035, 8'd043, 8'd045, 8'd053, 8'd055, 8'd063, 8'd065, 8'd073, 8'd075, 8'd083, 8'd085, 8'd093, 8'd095, 8'd103, 8'd105, 8'd113, 8'd115, 8'd123, 8'd125, 8'd133, 8'd135, 8'd143, 8'd145, 8'd147, 8'd151, 8'd154, 8'd157, 8'd160, 8'd163, 8'd166, 8'd169, 8'd171:                         begin
                           gs_ctrl14 <= 2'd1;
                        end
                        
                        8'd024, 8'd025:                         begin
                           gs_ctrl14 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl14 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_4bx11i11c
         // resource: regr_en_sc_4
         always @(posedge i_clk)
          begin :drive_gs_ctrl15
            if (i_rst == 1'b0) begin
               gs_ctrl15 <= 4'd00;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd003, 8'd006, 8'd027, 8'd028, 8'd034, 8'd092, 8'd095, 8'd096, 8'd122, 8'd125, 8'd126, 8'd150, 8'd151:                         begin
                           gs_ctrl15 <= 4'd01;
                        end
                        
                        8'd005, 8'd007, 8'd052, 8'd055, 8'd056, 8'd082, 8'd085, 8'd086, 8'd107, 8'd108, 8'd114, 8'd159, 8'd160:                         begin
                           gs_ctrl15 <= 4'd02;
                        end
                        
                        8'd022, 8'd037, 8'd038, 8'd044, 8'd087, 8'd088, 8'd094, 8'd142, 8'd145, 8'd146, 8'd156, 8'd157:                         begin
                           gs_ctrl15 <= 4'd03;
                        end
                        
                        8'd023, 8'd025:                         begin
                           gs_ctrl15 <= 4'd04;
                        end
                        
                        8'd024:                         begin
                           gs_ctrl15 <= 4'd05;
                        end
                        
                        8'd026:                         begin
                           gs_ctrl15 <= 4'd06;
                        end
                        
                        8'd042, 8'd045, 8'd046, 8'd067, 8'd068, 8'd074, 8'd132, 8'd135, 8'd136, 8'd153, 8'd154:                         begin
                           gs_ctrl15 <= 4'd07;
                        end
                        
                        8'd047, 8'd048, 8'd054, 8'd102, 8'd105, 8'd106, 8'd117, 8'd118, 8'd124, 8'd162, 8'd163:                         begin
                           gs_ctrl15 <= 4'd08;
                        end
                        
                        8'd057, 8'd058, 8'd064, 8'd097, 8'd098, 8'd104, 8'd137, 8'd138, 8'd144, 8'd168, 8'd169:                         begin
                           gs_ctrl15 <= 4'd09;
                        end
                        
                        8'd062, 8'd065, 8'd066, 8'd077, 8'd078, 8'd084, 8'd127, 8'd128, 8'd134, 8'd165, 8'd166:                         begin
                           gs_ctrl15 <= 4'd10;
                        end
                        
                        default:                         begin
                           gs_ctrl15 <= 4'd00;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx4i4c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl16
            if (i_rst == 1'b0) begin
               gs_ctrl16 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd006, 8'd024:                         begin
                           gs_ctrl16 <= 2'd1;
                        end
                        
                        8'd007, 8'd025:                         begin
                           gs_ctrl16 <= 2'd2;
                        end
                        
                        8'd034, 8'd036, 8'd044, 8'd046, 8'd054, 8'd056, 8'd064, 8'd066, 8'd074, 8'd076, 8'd084, 8'd086, 8'd094, 8'd096, 8'd104, 8'd106, 8'd114, 8'd116, 8'd124, 8'd126, 8'd134, 8'd136, 8'd144, 8'd146:                         begin
                           gs_ctrl16 <= 2'd3;
                        end
                        
                        default:                         begin
                           gs_ctrl16 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx6i6c
         // resource: regr_en_ss_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl17
            if (i_rst == 1'b0) begin
               gs_ctrl17 <= 3'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd000, 8'd001, 8'd003, 8'd005, 8'd006, 8'd007, 8'd027, 8'd028, 8'd032, 8'd034, 8'd035, 8'd036, 8'd037, 8'd038, 8'd042, 8'd044, 8'd045, 8'd046, 8'd047, 8'd048, 8'd052, 8'd054, 8'd055, 8'd056, 8'd057, 8'd058, 8'd062, 8'd064, 8'd065, 8'd066, 8'd067, 8'd068, 8'd072, 8'd074, 8'd075, 8'd076, 8'd077, 8'd078, 8'd082, 8'd084, 8'd085, 8'd086, 8'd087, 8'd088, 8'd092, 8'd094, 8'd095, 8'd096, 8'd097, 8'd098, 8'd102, 8'd104, 8'd105, 8'd106, 8'd107, 8'd108, 8'd112, 8'd114, 8'd115, 
8'd116
                        , 8'd117, 8'd118, 8'd122, 8'd124, 8'd125, 8'd126, 8'd127, 8'd128, 8'd132, 8'd134, 8'd135, 8'd136, 8'd137, 8'd138, 8'd142, 8'd144, 8'd145, 8'd146, 8'd147, 8'd148, 8'd150, 8'd151, 8'd153, 8'd154, 8'd156, 8'd157, 8'd159, 8'd160, 8'd162, 8'd163, 8'd165, 8'd166, 8'd168, 8'd169, 8'd171:                         begin
                           gs_ctrl17 <= 3'd1;
                        end
                        
                        8'd022:                         begin
                           gs_ctrl17 <= 3'd2;
                        end
                        
                        8'd023:                         begin
                           gs_ctrl17 <= 3'd3;
                        end
                        
                        8'd024, 8'd025:                         begin
                           gs_ctrl17 <= 3'd4;
                        end
                        
                        8'd026:                         begin
                           gs_ctrl17 <= 3'd5;
                        end
                        
                        default:                         begin
                           gs_ctrl17 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_ss_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl18
            if (i_rst == 1'b0) begin
               gs_ctrl18 <= 2'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd000, 8'd001, 8'd006, 8'd007, 8'd034, 8'd036, 8'd044, 8'd046, 8'd054, 8'd056, 8'd064, 8'd066, 8'd074, 8'd076, 8'd084, 8'd086, 8'd094, 8'd096, 8'd104, 8'd106, 8'd114, 8'd116, 8'd124, 8'd126, 8'd134, 8'd136, 8'd144, 8'd146, 8'd148, 8'd151, 8'd154, 8'd157, 8'd160, 8'd163, 8'd166, 8'd169, 8'd171:                         begin
                           gs_ctrl18 <= 2'd1;
                        end
                        
                        8'd024, 8'd025:                         begin
                           gs_ctrl18 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl18 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_4bx11i11c
         // resource: regr_en_sc_4
         always @(posedge i_clk)
          begin :drive_gs_ctrl23
            if (i_rst == 1'b0) begin
               gs_ctrl23 <= 4'd00;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd001, 8'd004, 8'd027, 8'd028, 8'd034, 8'd092, 8'd095, 8'd096, 8'd122, 8'd125, 8'd126, 8'd150, 8'd151:                         begin
                           gs_ctrl23 <= 4'd01;
                        end
                        
                        8'd003, 8'd005, 8'd052, 8'd055, 8'd056, 8'd082, 8'd085, 8'd086, 8'd107, 8'd108, 8'd114, 8'd159, 8'd160:                         begin
                           gs_ctrl23 <= 4'd02;
                        end
                        
                        8'd022, 8'd037, 8'd038, 8'd044, 8'd087, 8'd088, 8'd094, 8'd142, 8'd145, 8'd146, 8'd156, 8'd157:                         begin
                           gs_ctrl23 <= 4'd03;
                        end
                        
                        8'd023, 8'd025:                         begin
                           gs_ctrl23 <= 4'd04;
                        end
                        
                        8'd024:                         begin
                           gs_ctrl23 <= 4'd05;
                        end
                        
                        8'd026:                         begin
                           gs_ctrl23 <= 4'd06;
                        end
                        
                        8'd042, 8'd045, 8'd046, 8'd067, 8'd068, 8'd074, 8'd132, 8'd135, 8'd136, 8'd153, 8'd154:                         begin
                           gs_ctrl23 <= 4'd07;
                        end
                        
                        8'd047, 8'd048, 8'd054, 8'd102, 8'd105, 8'd106, 8'd117, 8'd118, 8'd124, 8'd162, 8'd163:                         begin
                           gs_ctrl23 <= 4'd08;
                        end
                        
                        8'd057, 8'd058, 8'd064, 8'd097, 8'd098, 8'd104, 8'd137, 8'd138, 8'd144, 8'd168, 8'd169:                         begin
                           gs_ctrl23 <= 4'd09;
                        end
                        
                        8'd062, 8'd065, 8'd066, 8'd077, 8'd078, 8'd084, 8'd127, 8'd128, 8'd134, 8'd165, 8'd166:                         begin
                           gs_ctrl23 <= 4'd10;
                        end
                        
                        default:                         begin
                           gs_ctrl23 <= 4'd00;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx4i4c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl24
            if (i_rst == 1'b0) begin
               gs_ctrl24 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd004, 8'd024:                         begin
                           gs_ctrl24 <= 2'd1;
                        end
                        
                        8'd005, 8'd025:                         begin
                           gs_ctrl24 <= 2'd2;
                        end
                        
                        8'd034, 8'd036, 8'd044, 8'd046, 8'd054, 8'd056, 8'd064, 8'd066, 8'd074, 8'd076, 8'd084, 8'd086, 8'd094, 8'd096, 8'd104, 8'd106, 8'd114, 8'd116, 8'd124, 8'd126, 8'd134, 8'd136, 8'd144, 8'd146:                         begin
                           gs_ctrl24 <= 2'd3;
                        end
                        
                        default:                         begin
                           gs_ctrl24 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx6i6c
         // resource: regr_en_ss_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl25
            if (i_rst == 1'b0) begin
               gs_ctrl25 <= 3'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd000, 8'd001, 8'd003, 8'd004, 8'd005, 8'd027, 8'd028, 8'd032, 8'd034, 8'd035, 8'd036, 8'd037, 8'd038, 8'd042, 8'd044, 8'd045, 8'd046, 8'd047, 8'd048, 8'd052, 8'd054, 8'd055, 8'd056, 8'd057, 8'd058, 8'd062, 8'd064, 8'd065, 8'd066, 8'd067, 8'd068, 8'd072, 8'd074, 8'd075, 8'd076, 8'd077, 8'd078, 8'd082, 8'd084, 8'd085, 8'd086, 8'd087, 8'd088, 8'd092, 8'd094, 8'd095, 8'd096, 8'd097, 8'd098, 8'd102, 8'd104, 8'd105, 8'd106, 8'd107, 8'd108, 8'd112, 8'd114, 8'd115, 8'd116, 
8'd117
                        , 8'd118, 8'd122, 8'd124, 8'd125, 8'd126, 8'd127, 8'd128, 8'd132, 8'd134, 8'd135, 8'd136, 8'd137, 8'd138, 8'd142, 8'd144, 8'd145, 8'd146, 8'd147, 8'd148, 8'd150, 8'd151, 8'd153, 8'd154, 8'd156, 8'd157, 8'd159, 8'd160, 8'd162, 8'd163, 8'd165, 8'd166, 8'd168, 8'd169, 8'd171:                         begin
                           gs_ctrl25 <= 3'd1;
                        end
                        
                        8'd022:                         begin
                           gs_ctrl25 <= 3'd2;
                        end
                        
                        8'd023:                         begin
                           gs_ctrl25 <= 3'd3;
                        end
                        
                        8'd024, 8'd025:                         begin
                           gs_ctrl25 <= 3'd4;
                        end
                        
                        8'd026:                         begin
                           gs_ctrl25 <= 3'd5;
                        end
                        
                        default:                         begin
                           gs_ctrl25 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_ss_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl26
            if (i_rst == 1'b0) begin
               gs_ctrl26 <= 2'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd000, 8'd004, 8'd005, 8'd034, 8'd036, 8'd044, 8'd046, 8'd054, 8'd056, 8'd064, 8'd066, 8'd074, 8'd076, 8'd084, 8'd086, 8'd094, 8'd096, 8'd104, 8'd106, 8'd114, 8'd116, 8'd124, 8'd126, 8'd134, 8'd136, 8'd144, 8'd146, 8'd148, 8'd151, 8'd154, 8'd157, 8'd160, 8'd163, 8'd166, 8'd169, 8'd171:                         begin
                           gs_ctrl26 <= 2'd1;
                        end
                        
                        8'd024, 8'd025:                         begin
                           gs_ctrl26 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl26 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl27
            if (i_rst == 1'b0) begin
               gs_ctrl27 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd007:                         begin
                           gs_ctrl27 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl27 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_ss_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl28
            if (i_rst == 1'b0) begin
               gs_ctrl28 <= 1'b1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd000, 8'd007, 8'd171:                         begin
                           gs_ctrl28 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl28 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx5i5c
         // resource: regr_en_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl29
            if (i_rst == 1'b0) begin
               gs_ctrl29 <= 3'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd017, 8'd018:                         begin
                           gs_ctrl29 <= 3'd1;
                        end
                        
                        8'd031, 8'd032, 8'd033, 8'd034, 8'd041, 8'd042, 8'd043, 8'd044, 8'd051, 8'd052, 8'd053, 8'd054, 8'd061, 8'd062, 8'd063, 8'd064, 8'd071, 8'd072, 8'd073, 8'd074, 8'd081, 8'd082, 8'd083, 8'd084, 8'd091, 8'd092, 8'd093, 8'd094, 8'd101, 8'd102, 8'd103, 8'd104, 8'd111, 8'd112, 8'd113, 8'd114, 8'd121, 8'd122, 8'd123, 8'd124, 8'd131, 8'd132, 8'd133, 8'd134, 8'd141, 8'd142, 8'd143, 8'd144:                         begin
                           gs_ctrl29 <= 3'd2;
                        end
                        
                        8'd035, 8'd045, 8'd055, 8'd065, 8'd075, 8'd085, 8'd095, 8'd105, 8'd115, 8'd125, 8'd135, 8'd145:                         begin
                           gs_ctrl29 <= 3'd3;
                        end
                        
                        8'd036, 8'd046, 8'd056, 8'd066, 8'd076, 8'd086, 8'd096, 8'd106, 8'd116, 8'd126, 8'd136, 8'd146:                         begin
                           gs_ctrl29 <= 3'd4;
                        end
                        
                        default:                         begin
                           gs_ctrl29 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx4i4c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl32
            if (i_rst == 1'b0) begin
               gs_ctrl32 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd017, 8'd018, 8'd031, 8'd036, 8'd041, 8'd042, 8'd046, 8'd051, 8'd052, 8'd056, 8'd061, 8'd062, 8'd066, 8'd071, 8'd072, 8'd076, 8'd081, 8'd082, 8'd086, 8'd091, 8'd092, 8'd096, 8'd101, 8'd102, 8'd106, 8'd111, 8'd112, 8'd116, 8'd121, 8'd122, 8'd126, 8'd131, 8'd132, 8'd136, 8'd141, 8'd142, 8'd146:                         begin
                           gs_ctrl32 <= 2'd1;
                        end
                        
                        8'd032, 8'd035, 8'd045, 8'd055, 8'd065, 8'd075, 8'd085, 8'd095, 8'd105, 8'd115, 8'd125, 8'd135, 8'd145:                         begin
                           gs_ctrl32 <= 2'd2;
                        end
                        
                        8'd033, 8'd034, 8'd043, 8'd044, 8'd053, 8'd054, 8'd063, 8'd064, 8'd073, 8'd074, 8'd083, 8'd084, 8'd093, 8'd094, 8'd103, 8'd104, 8'd113, 8'd114, 8'd123, 8'd124, 8'd133, 8'd134, 8'd143, 8'd144:                         begin
                           gs_ctrl32 <= 2'd3;
                        end
                        
                        default:                         begin
                           gs_ctrl32 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl33
            if (i_rst == 1'b0) begin
               gs_ctrl33 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd017, 8'd018, 8'd031, 8'd034, 8'd036, 8'd041, 8'd042, 8'd044, 8'd046, 8'd051, 8'd052, 8'd054, 8'd056, 8'd061, 8'd062, 8'd064, 8'd066, 8'd071, 8'd072, 8'd074, 8'd076, 8'd081, 8'd082, 8'd084, 8'd086, 8'd091, 8'd092, 8'd094, 8'd096, 8'd101, 8'd102, 8'd104, 8'd106, 8'd111, 8'd112, 8'd114, 8'd116, 8'd121, 8'd122, 8'd124, 8'd126, 8'd131, 8'd132, 8'd134, 8'd136, 8'd141, 8'd142, 8'd144, 8'd146:                         begin
                           gs_ctrl33 <= 2'd1;
                        end
                        
                        8'd032, 8'd033, 8'd035, 8'd043, 8'd045, 8'd053, 8'd055, 8'd063, 8'd065, 8'd073, 8'd075, 8'd083, 8'd085, 8'd093, 8'd095, 8'd103, 8'd105, 8'd113, 8'd115, 8'd123, 8'd125, 8'd133, 8'd135, 8'd143, 8'd145:                         begin
                           gs_ctrl33 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl33 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl34
            if (i_rst == 1'b0) begin
               gs_ctrl34 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd017, 8'd018, 8'd031, 8'd032, 8'd033, 8'd035, 8'd043, 8'd045, 8'd053, 8'd055, 8'd063, 8'd065, 8'd073, 8'd075, 8'd083, 8'd085, 8'd093, 8'd095, 8'd103, 8'd105, 8'd113, 8'd115, 8'd123, 8'd125, 8'd133, 8'd135, 8'd143, 8'd145:                         begin
                           gs_ctrl34 <= 2'd1;
                        end
                        
                        8'd034, 8'd036, 8'd041, 8'd042, 8'd044, 8'd046, 8'd051, 8'd052, 8'd054, 8'd056, 8'd061, 8'd062, 8'd064, 8'd066, 8'd071, 8'd072, 8'd074, 8'd076, 8'd081, 8'd082, 8'd084, 8'd086, 8'd091, 8'd092, 8'd094, 8'd096, 8'd101, 8'd102, 8'd104, 8'd106, 8'd111, 8'd112, 8'd114, 8'd116, 8'd121, 8'd122, 8'd124, 8'd126, 8'd131, 8'd132, 8'd134, 8'd136, 8'd141, 8'd142, 8'd144, 8'd146:                         begin
                           gs_ctrl34 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl34 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl35
            if (i_rst == 1'b0) begin
               gs_ctrl35 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd026, 8'd066, 8'd106:                         begin
                           gs_ctrl35 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl35 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl38
            if (i_rst == 1'b0) begin
               gs_ctrl38 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd026:                         begin
                           gs_ctrl38 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl38 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_4bx10i10c
         // resource: regr_en_sc_4
         always @(posedge i_clk)
          begin :drive_gs_ctrl40
            if (i_rst == 1'b0) begin
               gs_ctrl40 <= 4'd00;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd028, 8'd067, 8'd068:                         begin
                           gs_ctrl40 <= 4'd01;
                        end
                        
                        8'd087:                         begin
                           gs_ctrl40 <= 4'd02;
                        end
                        
                        8'd088, 8'd107, 8'd108:                         begin
                           gs_ctrl40 <= 4'd03;
                        end
                        
                        8'd117:                         begin
                           gs_ctrl40 <= 4'd04;
                        end
                        
                        8'd118:                         begin
                           gs_ctrl40 <= 4'd05;
                        end
                        
                        8'd127:                         begin
                           gs_ctrl40 <= 4'd06;
                        end
                        
                        8'd128:                         begin
                           gs_ctrl40 <= 4'd07;
                        end
                        
                        8'd137:                         begin
                           gs_ctrl40 <= 4'd08;
                        end
                        
                        8'd138:                         begin
                           gs_ctrl40 <= 4'd09;
                        end
                        
                        default:                         begin
                           gs_ctrl40 <= 4'd00;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl41
            if (i_rst == 1'b0) begin
               gs_ctrl41 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd028, 8'd029, 8'd038, 8'd039, 8'd048, 8'd049, 8'd058, 8'd059, 8'd068, 8'd069, 8'd078, 8'd079, 8'd088, 8'd089, 8'd098, 8'd099, 8'd108, 8'd109, 8'd118, 8'd119, 8'd128, 8'd129, 8'd138, 8'd139:                         begin
                           gs_ctrl41 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl41 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl44
            if (i_rst == 1'b0) begin
               gs_ctrl44 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        8'd029, 8'd037, 8'd039, 8'd047, 8'd049, 8'd057, 8'd059, 8'd069, 8'd077, 8'd079, 8'd089, 8'd097, 8'd099, 8'd109, 8'd119, 8'd129, 8'd139:                         begin
                           gs_ctrl44 <= 2'd1;
                        end
                        
                        8'd030, 8'd038, 8'd040, 8'd048, 8'd050, 8'd058, 8'd060, 8'd070, 8'd078, 8'd080, 8'd090, 8'd098, 8'd100, 8'd110, 8'd120, 8'd130, 8'd140:                         begin
                           gs_ctrl44 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl44 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // instance: drive_i_real_busy
         assign i_real_busy = DFT_compute_gen_busy_r_1_2_out1[2];

         // resource: DFT_compute_gen_busy_r_1  instance: DFT_compute_gen_busy_r_1_2
         assign DFT_compute_gen_busy_r_1_2_out1 = {DFT_compute_gen_busy_r_1_2_gnew_req, {DFT_compute_gen_busy_r_1_2_gdiv, DFT_compute_gen_busy_r_1_2_gen_busy_i_real_m_data_is_invalid_next}};

         // resource: DFT_compute_gen_busy_r_1  instance: DFT_compute_gen_busy_r_1_2
         assign DFT_compute_gen_busy_r_1_2_gen_busy_i_real_m_data_is_invalid_next = ~DFT_compute_gen_busy_r_1_2_gdiv;

         // resource: DFT_compute_gen_busy_r_1  instance: DFT_compute_gen_busy_r_1_2
         assign DFT_compute_gen_busy_r_1_2_gdiv = i_real_vld & !DFT_compute_gen_busy_r_1_2_gnew_req;

         // resource: DFT_compute_gen_busy_r_1  instance: DFT_compute_gen_busy_r_1_2
         assign DFT_compute_gen_busy_r_1_2_gnew_req = i_real_m_busy_req_0 & (i_real_m_unvalidated_req | i_real_vld);

         // resource: regr_ss_1
         always @(posedge i_clk)
          begin :drive_i_real_m_unvalidated_req
            if (i_rst == 1'b0) begin
               i_real_m_unvalidated_req <= 1'd1;
            end
            else begin
               i_real_m_unvalidated_req <= DFT_compute_N_Muxb_1_2_0_4_1_out1;
            end
         end

         // resource: DFT_compute_N_Muxb_1_2_0_4
         always @(i_real_vld or i_real_m_busy_req_0 or i_real_m_unvalidated_req)
          begin :DFT_compute_N_Muxb_1_2_0_4_1
            if (i_real_m_busy_req_0) begin
               DFT_compute_N_Muxb_1_2_0_4_1_out1 = i_real_m_unvalidated_req;
            end
            else begin
               DFT_compute_N_Muxb_1_2_0_4_1_out1 = i_real_vld;
            end
         end

         // instance: drive_o_dft_real_vld
         assign o_dft_real_vld = DFT_compute_Or_1Ux1U_1U_4_5_out1;

         // resource: DFT_compute_Or_1Ux1U_1U_4  instance: DFT_compute_Or_1Ux1U_1U_4_5
         assign DFT_compute_Or_1Ux1U_1U_4_5_out1 = o_dft_real_m_unacked_req | DFT_compute_Xor_1Ux1U_1U_1_4_out1;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_o_dft_real_m_unacked_req
            if (i_rst == 1'b0) begin
               o_dft_real_m_unacked_req <= 1'd0;
            end
            else begin
               o_dft_real_m_unacked_req <= DFT_compute_And_1Ux1U_1U_1_6_out1;
            end
         end

         // resource: DFT_compute_And_1Ux1U_1U_1  instance: DFT_compute_And_1Ux1U_1U_1_6
         assign DFT_compute_And_1Ux1U_1U_1_6_out1 = o_dft_real_busy & o_dft_real_vld;

         // resource: DFT_compute_Xor_1Ux1U_1U_1  instance: DFT_compute_Xor_1Ux1U_1U_1_4
         assign DFT_compute_Xor_1Ux1U_1U_1_4_out1 = o_dft_real_m_req_m_trig_req ^ o_dft_real_m_req_m_prev_trig_req;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_o_dft_real_m_req_m_prev_trig_req
            if (i_rst == 1'b0) begin
               o_dft_real_m_req_m_prev_trig_req <= 1'd0;
            end
            else begin
               o_dft_real_m_req_m_prev_trig_req <= o_dft_real_m_req_m_trig_req;
            end
         end

         // resource: DFT_compute_Not_1U_1U_1  instance: DFT_compute_Not_1U_1U_1_7
         assign DFT_compute_Not_1U_1U_1_7_out1 = !o_dft_real_m_req_m_trig_req;

         // instance: drive_o_dft_imag_vld
         assign o_dft_imag_vld = DFT_compute_Or_1Ux1U_1U_4_9_out1;

         // resource: DFT_compute_Or_1Ux1U_1U_4  instance: DFT_compute_Or_1Ux1U_1U_4_9
         assign DFT_compute_Or_1Ux1U_1U_4_9_out1 = o_dft_imag_m_unacked_req | DFT_compute_Xor_1Ux1U_1U_1_8_out1;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_o_dft_imag_m_unacked_req
            if (i_rst == 1'b0) begin
               o_dft_imag_m_unacked_req <= 1'd0;
            end
            else begin
               o_dft_imag_m_unacked_req <= DFT_compute_And_1Ux1U_1U_1_10_out1;
            end
         end

         // resource: DFT_compute_And_1Ux1U_1U_1  instance: DFT_compute_And_1Ux1U_1U_1_10
         assign DFT_compute_And_1Ux1U_1U_1_10_out1 = o_dft_imag_busy & o_dft_imag_vld;

         // resource: DFT_compute_Xor_1Ux1U_1U_1  instance: DFT_compute_Xor_1Ux1U_1U_1_8
         assign DFT_compute_Xor_1Ux1U_1U_1_8_out1 = o_dft_imag_m_req_m_trig_req ^ o_dft_imag_m_req_m_prev_trig_req;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_o_dft_imag_m_req_m_prev_trig_req
            if (i_rst == 1'b0) begin
               o_dft_imag_m_req_m_prev_trig_req <= 1'd0;
            end
            else begin
               o_dft_imag_m_req_m_prev_trig_req <= o_dft_imag_m_req_m_trig_req;
            end
         end

         // resource: DFT_compute_Not_1U_1U_1  instance: DFT_compute_Not_1U_1U_1_11
         assign DFT_compute_Not_1U_1U_1_11_out1 = !o_dft_imag_m_req_m_trig_req;

         // instance: drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_b_exp
         assign DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_b_exp = {6'd32, DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_14_b_exp_slice};


endmodule

