`timescale 10ns/1ns

module scan_tb;

reg [3:0] H,V;
reg clk;
wire [3:0]YA;

scan scan_inst(.H(H),.V(V),.clk(clk),.YA(YA));

initial begin
	clk=0;
	H=4'b1110;
	V=4'b1111;
end

always begin
/*	
	#5 H=1110;
	#5 H=1101;
	#5 H=1011;
	#5 H=0111;
*/
	#100 V=4'b1110;
	#15 V=4'b1111;
	#100 V=4'b1101;	
	#15 V=4'b1111;
	#100 V=4'b1011;	
	#15 V=4'b1111;
	#100 V=4'b0111;	
	#15 V=4'b1111;

end

always begin
	#5 clk=~clk;
end

endmodule
