library verilog;
use verilog.vl_types.all;
entity uart_txd_vrf is
end uart_txd_vrf;
