
MChavezLab6FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061c8  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001270  08006378  08006378  00007378  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075e8  080075e8  00009078  2**0
                  CONTENTS
  4 .ARM          00000008  080075e8  080075e8  000085e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080075f0  080075f0  00009078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075f0  080075f0  000085f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080075f4  080075f4  000085f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  080075f8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009078  2**0
                  CONTENTS
 10 .bss          00025b18  20000078  20000078  00009078  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20025b90  20025b90  00009078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009078  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000dcfe  00000000  00000000  000090a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002885  00000000  00000000  00016da6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000de8  00000000  00000000  00019630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a87  00000000  00000000  0001a418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025b0a  00000000  00000000  0001ae9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011d57  00000000  00000000  000409a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000da32d  00000000  00000000  00052700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012ca2d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003ffc  00000000  00000000  0012ca70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000a2  00000000  00000000  00130a6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000078 	.word	0x20000078
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006360 	.word	0x08006360

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	08006360 	.word	0x08006360

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <ApplicationInit>:
void LCDTouchScreenInterruptGPIOInit(void);
#endif // TOUCH_INTERRUPT_ENABLED
#endif // COMPILE_TOUCH_FUNCTIONS

void ApplicationInit(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
	initialise_monitor_handles(); // Allows printf functionality
 8000584:	f001 fd9a 	bl	80020bc <initialise_monitor_handles>
    LTCD__Init();
 8000588:	f000 f9e6 	bl	8000958 <LTCD__Init>
    LTCD_Layer_Init(0);
 800058c:	2000      	movs	r0, #0
 800058e:	f000 f9a3 	bl	80008d8 <LTCD_Layer_Init>
    LCD_Clear(0,LCD_COLOR_WHITE);
 8000592:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000596:	2000      	movs	r0, #0
 8000598:	f000 faf6 	bl	8000b88 <LCD_Clear>

    #if COMPILE_TOUCH_FUNCTIONS == 1
	InitializeLCDTouch();
 800059c:	f000 fc70 	bl	8000e80 <InitializeLCDTouch>

	// This is the orientation for the board to be direclty up where the buttons are vertically above the screen
	// Top left would be low x value, high y value. Bottom right would be low x value, low y value.
	StaticTouchData.orientation = STMPE811_Orientation_Portrait_2;
 80005a0:	4b03      	ldr	r3, [pc, #12]	@ (80005b0 <ApplicationInit+0x30>)
 80005a2:	2201      	movs	r2, #1
 80005a4:	719a      	strb	r2, [r3, #6]

	#if TOUCH_INTERRUPT_ENABLED == 1
	LCDTouchScreenInterruptGPIOInit();
 80005a6:	f000 f80b 	bl	80005c0 <LCDTouchScreenInterruptGPIOInit>
	#endif // TOUCH_INTERRUPT_ENABLED

	#endif // COMPILE_TOUCH_FUNCTIONS
}
 80005aa:	bf00      	nop
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	20000094 	.word	0x20000094

080005b4 <LCD_Visual_Demo>:

void LCD_Visual_Demo(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
	visualDemo();
 80005b8:	f000 fbb8 	bl	8000d2c <visualDemo>
}
 80005bc:	bf00      	nop
 80005be:	bd80      	pop	{r7, pc}

080005c0 <LCDTouchScreenInterruptGPIOInit>:

// TouchScreen Interrupt
#if TOUCH_INTERRUPT_ENABLED == 1

void LCDTouchScreenInterruptGPIOInit(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b086      	sub	sp, #24
 80005c4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef LCDConfig = {0};
 80005c6:	1d3b      	adds	r3, r7, #4
 80005c8:	2200      	movs	r2, #0
 80005ca:	601a      	str	r2, [r3, #0]
 80005cc:	605a      	str	r2, [r3, #4]
 80005ce:	609a      	str	r2, [r3, #8]
 80005d0:	60da      	str	r2, [r3, #12]
 80005d2:	611a      	str	r2, [r3, #16]
    LCDConfig.Pin = GPIO_PIN_15;
 80005d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80005d8:	607b      	str	r3, [r7, #4]
    LCDConfig.Mode = GPIO_MODE_IT_RISING_FALLING;
 80005da:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80005de:	60bb      	str	r3, [r7, #8]
    LCDConfig.Pull = GPIO_NOPULL;
 80005e0:	2300      	movs	r3, #0
 80005e2:	60fb      	str	r3, [r7, #12]
    LCDConfig.Speed = GPIO_SPEED_FREQ_HIGH;
 80005e4:	2302      	movs	r3, #2
 80005e6:	613b      	str	r3, [r7, #16]

    // Clock enable
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e8:	2300      	movs	r3, #0
 80005ea:	603b      	str	r3, [r7, #0]
 80005ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000624 <LCDTouchScreenInterruptGPIOInit+0x64>)
 80005ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f0:	4a0c      	ldr	r2, [pc, #48]	@ (8000624 <LCDTouchScreenInterruptGPIOInit+0x64>)
 80005f2:	f043 0301 	orr.w	r3, r3, #1
 80005f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80005f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000624 <LCDTouchScreenInterruptGPIOInit+0x64>)
 80005fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fc:	f003 0301 	and.w	r3, r3, #1
 8000600:	603b      	str	r3, [r7, #0]
 8000602:	683b      	ldr	r3, [r7, #0]

    // GPIO Init
    HAL_GPIO_Init(GPIOA, &LCDConfig);
 8000604:	1d3b      	adds	r3, r7, #4
 8000606:	4619      	mov	r1, r3
 8000608:	4807      	ldr	r0, [pc, #28]	@ (8000628 <LCDTouchScreenInterruptGPIOInit+0x68>)
 800060a:	f002 f85b 	bl	80026c4 <HAL_GPIO_Init>

    // Interrupt Configuration
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800060e:	2028      	movs	r0, #40	@ 0x28
 8000610:	f002 f809 	bl	8002626 <HAL_NVIC_EnableIRQ>

	LCDTouchIRQ.Line = EXTI_LINE_15;
 8000614:	4b05      	ldr	r3, [pc, #20]	@ (800062c <LCDTouchScreenInterruptGPIOInit+0x6c>)
 8000616:	4a06      	ldr	r2, [pc, #24]	@ (8000630 <LCDTouchScreenInterruptGPIOInit+0x70>)
 8000618:	601a      	str	r2, [r3, #0]

}
 800061a:	bf00      	nop
 800061c:	3718      	adds	r7, #24
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	40023800 	.word	0x40023800
 8000628:	40020000 	.word	0x40020000
 800062c:	2000009c 	.word	0x2000009c
 8000630:	0600000f 	.word	0x0600000f

08000634 <EXTI15_10_IRQHandler>:
#define TOUCH_DETECTED_IRQ_STATUS_BIT   (1 << 0)  // Touchscreen detected bitmask

static uint8_t statusFlag;

void EXTI15_10_IRQHandler()
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn); // May consider making this a universial interrupt guard
 800063a:	2028      	movs	r0, #40	@ 0x28
 800063c:	f002 f801 	bl	8002642 <HAL_NVIC_DisableIRQ>
	bool isTouchDetected = false;
 8000640:	2300      	movs	r3, #0
 8000642:	71fb      	strb	r3, [r7, #7]

	static uint32_t count;
	count = 0;
 8000644:	4b39      	ldr	r3, [pc, #228]	@ (800072c <EXTI15_10_IRQHandler+0xf8>)
 8000646:	2200      	movs	r2, #0
 8000648:	601a      	str	r2, [r3, #0]
	while(count == 0){
 800064a:	e006      	b.n	800065a <EXTI15_10_IRQHandler+0x26>
		count = STMPE811_Read(STMPE811_FIFO_SIZE);
 800064c:	204c      	movs	r0, #76	@ 0x4c
 800064e:	f001 faa4 	bl	8001b9a <STMPE811_Read>
 8000652:	4603      	mov	r3, r0
 8000654:	461a      	mov	r2, r3
 8000656:	4b35      	ldr	r3, [pc, #212]	@ (800072c <EXTI15_10_IRQHandler+0xf8>)
 8000658:	601a      	str	r2, [r3, #0]
	while(count == 0){
 800065a:	4b34      	ldr	r3, [pc, #208]	@ (800072c <EXTI15_10_IRQHandler+0xf8>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	2b00      	cmp	r3, #0
 8000660:	d0f4      	beq.n	800064c <EXTI15_10_IRQHandler+0x18>
	}

	// Disable touch interrupt bit on the STMPE811
	uint8_t currentIRQEnables = ReadRegisterFromTouchModule(STMPE811_INT_EN);
 8000662:	200a      	movs	r0, #10
 8000664:	f000 fc22 	bl	8000eac <ReadRegisterFromTouchModule>
 8000668:	4603      	mov	r3, r0
 800066a:	71bb      	strb	r3, [r7, #6]
	WriteDataToTouchModule(STMPE811_INT_EN, 0x00);
 800066c:	2100      	movs	r1, #0
 800066e:	200a      	movs	r0, #10
 8000670:	f000 fc2a 	bl	8000ec8 <WriteDataToTouchModule>

	// Clear the interrupt bit in the STMPE811
	statusFlag = ReadRegisterFromTouchModule(STMPE811_INT_STA);
 8000674:	200b      	movs	r0, #11
 8000676:	f000 fc19 	bl	8000eac <ReadRegisterFromTouchModule>
 800067a:	4603      	mov	r3, r0
 800067c:	461a      	mov	r2, r3
 800067e:	4b2c      	ldr	r3, [pc, #176]	@ (8000730 <EXTI15_10_IRQHandler+0xfc>)
 8000680:	701a      	strb	r2, [r3, #0]
	uint8_t clearIRQData = (statusFlag | TOUCH_DETECTED_IRQ_STATUS_BIT); // Write one to clear bit
 8000682:	4b2b      	ldr	r3, [pc, #172]	@ (8000730 <EXTI15_10_IRQHandler+0xfc>)
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	f043 0301 	orr.w	r3, r3, #1
 800068a:	717b      	strb	r3, [r7, #5]
	WriteDataToTouchModule(STMPE811_INT_STA, clearIRQData);
 800068c:	797b      	ldrb	r3, [r7, #5]
 800068e:	4619      	mov	r1, r3
 8000690:	200b      	movs	r0, #11
 8000692:	f000 fc19 	bl	8000ec8 <WriteDataToTouchModule>

	uint8_t ctrlReg = ReadRegisterFromTouchModule(STMPE811_TSC_CTRL);
 8000696:	2040      	movs	r0, #64	@ 0x40
 8000698:	f000 fc08 	bl	8000eac <ReadRegisterFromTouchModule>
 800069c:	4603      	mov	r3, r0
 800069e:	713b      	strb	r3, [r7, #4]
	if (ctrlReg & 0x80)
 80006a0:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	da01      	bge.n	80006ac <EXTI15_10_IRQHandler+0x78>
	{
		isTouchDetected = true;
 80006a8:	2301      	movs	r3, #1
 80006aa:	71fb      	strb	r3, [r7, #7]
	}

	// Determine if it is pressed or unpressed
	if(isTouchDetected) // Touch has been detected
 80006ac:	79fb      	ldrb	r3, [r7, #7]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d014      	beq.n	80006dc <EXTI15_10_IRQHandler+0xa8>
	{
		printf("\nPressed");
 80006b2:	4820      	ldr	r0, [pc, #128]	@ (8000734 <EXTI15_10_IRQHandler+0x100>)
 80006b4:	f004 ff88 	bl	80055c8 <iprintf>
		// May need to do numerous retries?
		DetermineTouchPosition(&StaticTouchData);
 80006b8:	481f      	ldr	r0, [pc, #124]	@ (8000738 <EXTI15_10_IRQHandler+0x104>)
 80006ba:	f000 fbec 	bl	8000e96 <DetermineTouchPosition>
		/* Touch valid */
		printf("\nX: %03d\nY: %03d \n", StaticTouchData.x, StaticTouchData.y);
 80006be:	4b1e      	ldr	r3, [pc, #120]	@ (8000738 <EXTI15_10_IRQHandler+0x104>)
 80006c0:	881b      	ldrh	r3, [r3, #0]
 80006c2:	4619      	mov	r1, r3
 80006c4:	4b1c      	ldr	r3, [pc, #112]	@ (8000738 <EXTI15_10_IRQHandler+0x104>)
 80006c6:	885b      	ldrh	r3, [r3, #2]
 80006c8:	461a      	mov	r2, r3
 80006ca:	481c      	ldr	r0, [pc, #112]	@ (800073c <EXTI15_10_IRQHandler+0x108>)
 80006cc:	f004 ff7c 	bl	80055c8 <iprintf>
		LCD_Clear(0, LCD_COLOR_RED);
 80006d0:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 80006d4:	2000      	movs	r0, #0
 80006d6:	f000 fa57 	bl	8000b88 <LCD_Clear>
 80006da:	e007      	b.n	80006ec <EXTI15_10_IRQHandler+0xb8>

	}else{

		/* Touch not pressed */
		printf("\nNot pressed \n");
 80006dc:	4818      	ldr	r0, [pc, #96]	@ (8000740 <EXTI15_10_IRQHandler+0x10c>)
 80006de:	f004 ffdb 	bl	8005698 <puts>
		LCD_Clear(0, LCD_COLOR_WHITE);
 80006e2:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80006e6:	2000      	movs	r0, #0
 80006e8:	f000 fa4e 	bl	8000b88 <LCD_Clear>
	}

	STMPE811_Write(STMPE811_FIFO_STA, 0x01);
 80006ec:	2101      	movs	r1, #1
 80006ee:	204b      	movs	r0, #75	@ 0x4b
 80006f0:	f001 fa64 	bl	8001bbc <STMPE811_Write>
	STMPE811_Write(STMPE811_FIFO_STA, 0x00);
 80006f4:	2100      	movs	r1, #0
 80006f6:	204b      	movs	r0, #75	@ 0x4b
 80006f8:	f001 fa60 	bl	8001bbc <STMPE811_Write>

	// Re-enable IRQs
    WriteDataToTouchModule(STMPE811_INT_EN, currentIRQEnables);
 80006fc:	79bb      	ldrb	r3, [r7, #6]
 80006fe:	4619      	mov	r1, r3
 8000700:	200a      	movs	r0, #10
 8000702:	f000 fbe1 	bl	8000ec8 <WriteDataToTouchModule>
	HAL_EXTI_ClearPending(&LCDTouchIRQ, EXTI_TRIGGER_RISING_FALLING);
 8000706:	2103      	movs	r1, #3
 8000708:	480e      	ldr	r0, [pc, #56]	@ (8000744 <EXTI15_10_IRQHandler+0x110>)
 800070a:	f001 ffc3 	bl	8002694 <HAL_EXTI_ClearPending>

	HAL_NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
 800070e:	2028      	movs	r0, #40	@ 0x28
 8000710:	f001 ffb1 	bl	8002676 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000714:	2028      	movs	r0, #40	@ 0x28
 8000716:	f001 ff86 	bl	8002626 <HAL_NVIC_EnableIRQ>

	//Potential ERRATA? Clearing IRQ bit again due to an IRQ being triggered DURING the handling of this IRQ..
	WriteDataToTouchModule(STMPE811_INT_STA, clearIRQData);
 800071a:	797b      	ldrb	r3, [r7, #5]
 800071c:	4619      	mov	r1, r3
 800071e:	200b      	movs	r0, #11
 8000720:	f000 fbd2 	bl	8000ec8 <WriteDataToTouchModule>

}
 8000724:	bf00      	nop
 8000726:	3708      	adds	r7, #8
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	200000a8 	.word	0x200000a8
 8000730:	200000a4 	.word	0x200000a4
 8000734:	0800639c 	.word	0x0800639c
 8000738:	20000094 	.word	0x20000094
 800073c:	080063a8 	.word	0x080063a8
 8000740:	080063bc 	.word	0x080063bc
 8000744:	2000009c 	.word	0x2000009c

08000748 <LCD_GPIO_Init>:




void LCD_GPIO_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b08c      	sub	sp, #48	@ 0x30
 800074c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800074e:	2300      	movs	r3, #0
 8000750:	61bb      	str	r3, [r7, #24]
 8000752:	4b5a      	ldr	r3, [pc, #360]	@ (80008bc <LCD_GPIO_Init+0x174>)
 8000754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000756:	4a59      	ldr	r2, [pc, #356]	@ (80008bc <LCD_GPIO_Init+0x174>)
 8000758:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800075c:	6453      	str	r3, [r2, #68]	@ 0x44
 800075e:	4b57      	ldr	r3, [pc, #348]	@ (80008bc <LCD_GPIO_Init+0x174>)
 8000760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000762:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000766:	61bb      	str	r3, [r7, #24]
 8000768:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800076a:	2300      	movs	r3, #0
 800076c:	617b      	str	r3, [r7, #20]
 800076e:	4b53      	ldr	r3, [pc, #332]	@ (80008bc <LCD_GPIO_Init+0x174>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000772:	4a52      	ldr	r2, [pc, #328]	@ (80008bc <LCD_GPIO_Init+0x174>)
 8000774:	f043 0301 	orr.w	r3, r3, #1
 8000778:	6313      	str	r3, [r2, #48]	@ 0x30
 800077a:	4b50      	ldr	r3, [pc, #320]	@ (80008bc <LCD_GPIO_Init+0x174>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077e:	f003 0301 	and.w	r3, r3, #1
 8000782:	617b      	str	r3, [r7, #20]
 8000784:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000786:	2300      	movs	r3, #0
 8000788:	613b      	str	r3, [r7, #16]
 800078a:	4b4c      	ldr	r3, [pc, #304]	@ (80008bc <LCD_GPIO_Init+0x174>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078e:	4a4b      	ldr	r2, [pc, #300]	@ (80008bc <LCD_GPIO_Init+0x174>)
 8000790:	f043 0302 	orr.w	r3, r3, #2
 8000794:	6313      	str	r3, [r2, #48]	@ 0x30
 8000796:	4b49      	ldr	r3, [pc, #292]	@ (80008bc <LCD_GPIO_Init+0x174>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079a:	f003 0302 	and.w	r3, r3, #2
 800079e:	613b      	str	r3, [r7, #16]
 80007a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	60fb      	str	r3, [r7, #12]
 80007a6:	4b45      	ldr	r3, [pc, #276]	@ (80008bc <LCD_GPIO_Init+0x174>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007aa:	4a44      	ldr	r2, [pc, #272]	@ (80008bc <LCD_GPIO_Init+0x174>)
 80007ac:	f043 0304 	orr.w	r3, r3, #4
 80007b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007b2:	4b42      	ldr	r3, [pc, #264]	@ (80008bc <LCD_GPIO_Init+0x174>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b6:	f003 0304 	and.w	r3, r3, #4
 80007ba:	60fb      	str	r3, [r7, #12]
 80007bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	60bb      	str	r3, [r7, #8]
 80007c2:	4b3e      	ldr	r3, [pc, #248]	@ (80008bc <LCD_GPIO_Init+0x174>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c6:	4a3d      	ldr	r2, [pc, #244]	@ (80008bc <LCD_GPIO_Init+0x174>)
 80007c8:	f043 0308 	orr.w	r3, r3, #8
 80007cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ce:	4b3b      	ldr	r3, [pc, #236]	@ (80008bc <LCD_GPIO_Init+0x174>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d2:	f003 0308 	and.w	r3, r3, #8
 80007d6:	60bb      	str	r3, [r7, #8]
 80007d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	607b      	str	r3, [r7, #4]
 80007de:	4b37      	ldr	r3, [pc, #220]	@ (80008bc <LCD_GPIO_Init+0x174>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e2:	4a36      	ldr	r2, [pc, #216]	@ (80008bc <LCD_GPIO_Init+0x174>)
 80007e4:	f043 0320 	orr.w	r3, r3, #32
 80007e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ea:	4b34      	ldr	r3, [pc, #208]	@ (80008bc <LCD_GPIO_Init+0x174>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ee:	f003 0320 	and.w	r3, r3, #32
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	603b      	str	r3, [r7, #0]
 80007fa:	4b30      	ldr	r3, [pc, #192]	@ (80008bc <LCD_GPIO_Init+0x174>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fe:	4a2f      	ldr	r2, [pc, #188]	@ (80008bc <LCD_GPIO_Init+0x174>)
 8000800:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000804:	6313      	str	r3, [r2, #48]	@ 0x30
 8000806:	4b2d      	ldr	r3, [pc, #180]	@ (80008bc <LCD_GPIO_Init+0x174>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800080e:	603b      	str	r3, [r7, #0]
 8000810:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8000812:	f641 0358 	movw	r3, #6232	@ 0x1858
 8000816:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8000818:	2302      	movs	r3, #2
 800081a:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 800081c:	2300      	movs	r3, #0
 800081e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000820:	2302      	movs	r3, #2
 8000822:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8000824:	230e      	movs	r3, #14
 8000826:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000828:	f107 031c 	add.w	r3, r7, #28
 800082c:	4619      	mov	r1, r3
 800082e:	4824      	ldr	r0, [pc, #144]	@ (80008c0 <LCD_GPIO_Init+0x178>)
 8000830:	f001 ff48 	bl	80026c4 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8000834:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000838:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800083a:	f107 031c 	add.w	r3, r7, #28
 800083e:	4619      	mov	r1, r3
 8000840:	4820      	ldr	r0, [pc, #128]	@ (80008c4 <LCD_GPIO_Init+0x17c>)
 8000842:	f001 ff3f 	bl	80026c4 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8000846:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800084a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 800084c:	f107 031c 	add.w	r3, r7, #28
 8000850:	4619      	mov	r1, r3
 8000852:	481d      	ldr	r0, [pc, #116]	@ (80008c8 <LCD_GPIO_Init+0x180>)
 8000854:	f001 ff36 	bl	80026c4 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8000858:	2348      	movs	r3, #72	@ 0x48
 800085a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 800085c:	f107 031c 	add.w	r3, r7, #28
 8000860:	4619      	mov	r1, r3
 8000862:	481a      	ldr	r0, [pc, #104]	@ (80008cc <LCD_GPIO_Init+0x184>)
 8000864:	f001 ff2e 	bl	80026c4 <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8000868:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800086c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 800086e:	f107 031c 	add.w	r3, r7, #28
 8000872:	4619      	mov	r1, r3
 8000874:	4816      	ldr	r0, [pc, #88]	@ (80008d0 <LCD_GPIO_Init+0x188>)
 8000876:	f001 ff25 	bl	80026c4 <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 800087a:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 800087e:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000880:	f107 031c 	add.w	r3, r7, #28
 8000884:	4619      	mov	r1, r3
 8000886:	4813      	ldr	r0, [pc, #76]	@ (80008d4 <LCD_GPIO_Init+0x18c>)
 8000888:	f001 ff1c 	bl	80026c4 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 800088c:	2303      	movs	r3, #3
 800088e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8000890:	2309      	movs	r3, #9
 8000892:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000894:	f107 031c 	add.w	r3, r7, #28
 8000898:	4619      	mov	r1, r3
 800089a:	480a      	ldr	r0, [pc, #40]	@ (80008c4 <LCD_GPIO_Init+0x17c>)
 800089c:	f001 ff12 	bl	80026c4 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 80008a0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80008a6:	f107 031c 	add.w	r3, r7, #28
 80008aa:	4619      	mov	r1, r3
 80008ac:	4809      	ldr	r0, [pc, #36]	@ (80008d4 <LCD_GPIO_Init+0x18c>)
 80008ae:	f001 ff09 	bl	80026c4 <HAL_GPIO_Init>
}
 80008b2:	bf00      	nop
 80008b4:	3730      	adds	r7, #48	@ 0x30
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	40023800 	.word	0x40023800
 80008c0:	40020000 	.word	0x40020000
 80008c4:	40020400 	.word	0x40020400
 80008c8:	40020800 	.word	0x40020800
 80008cc:	40020c00 	.word	0x40020c00
 80008d0:	40021400 	.word	0x40021400
 80008d4:	40021800 	.word	0x40021800

080008d8 <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b090      	sub	sp, #64	@ 0x40
 80008dc:	af00      	add	r7, sp, #0
 80008de:	4603      	mov	r3, r0
 80008e0:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 80008e2:	2300      	movs	r3, #0
 80008e4:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 80008e6:	23f0      	movs	r3, #240	@ 0xf0
 80008e8:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 80008ea:	2300      	movs	r3, #0
 80008ec:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 80008ee:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80008f2:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 80008f4:	2302      	movs	r3, #2
 80008f6:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 80008f8:	23ff      	movs	r3, #255	@ 0xff
 80008fa:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 80008fc:	2300      	movs	r3, #0
 80008fe:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000900:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000904:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000906:	2305      	movs	r3, #5
 8000908:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 800090a:	79fb      	ldrb	r3, [r7, #7]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d101      	bne.n	8000914 <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 8000910:	4b0f      	ldr	r3, [pc, #60]	@ (8000950 <LTCD_Layer_Init+0x78>)
 8000912:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 8000914:	23f0      	movs	r3, #240	@ 0xf0
 8000916:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 8000918:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800091c:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 800091e:	2300      	movs	r3, #0
 8000920:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 8000924:	2300      	movs	r3, #0
 8000926:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 800092a:	2300      	movs	r3, #0
 800092c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 8000930:	79fa      	ldrb	r2, [r7, #7]
 8000932:	f107 030c 	add.w	r3, r7, #12
 8000936:	4619      	mov	r1, r3
 8000938:	4806      	ldr	r0, [pc, #24]	@ (8000954 <LTCD_Layer_Init+0x7c>)
 800093a:	f003 fa89 	bl	8003e50 <HAL_LTDC_ConfigLayer>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 8000944:	f000 fa96 	bl	8000e74 <LCD_Error_Handler>
	}
}
 8000948:	bf00      	nop
 800094a:	3740      	adds	r7, #64	@ 0x40
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	20000188 	.word	0x20000188
 8000954:	200000ac 	.word	0x200000ac

08000958 <LTCD__Init>:
{
  LCD_Clear(0,LCD_COLOR_WHITE);
}

void LTCD__Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 800095c:	4b2a      	ldr	r3, [pc, #168]	@ (8000a08 <LTCD__Init+0xb0>)
 800095e:	4a2b      	ldr	r2, [pc, #172]	@ (8000a0c <LTCD__Init+0xb4>)
 8000960:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 8000962:	4b29      	ldr	r3, [pc, #164]	@ (8000a08 <LTCD__Init+0xb0>)
 8000964:	2209      	movs	r2, #9
 8000966:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 8000968:	4b27      	ldr	r3, [pc, #156]	@ (8000a08 <LTCD__Init+0xb0>)
 800096a:	2201      	movs	r2, #1
 800096c:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 800096e:	4b26      	ldr	r3, [pc, #152]	@ (8000a08 <LTCD__Init+0xb0>)
 8000970:	221d      	movs	r2, #29
 8000972:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 8000974:	4b24      	ldr	r3, [pc, #144]	@ (8000a08 <LTCD__Init+0xb0>)
 8000976:	2203      	movs	r2, #3
 8000978:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 800097a:	4b23      	ldr	r3, [pc, #140]	@ (8000a08 <LTCD__Init+0xb0>)
 800097c:	f240 120d 	movw	r2, #269	@ 0x10d
 8000980:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 8000982:	4b21      	ldr	r3, [pc, #132]	@ (8000a08 <LTCD__Init+0xb0>)
 8000984:	f240 1243 	movw	r2, #323	@ 0x143
 8000988:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 800098a:	4b1f      	ldr	r3, [pc, #124]	@ (8000a08 <LTCD__Init+0xb0>)
 800098c:	f240 1217 	movw	r2, #279	@ 0x117
 8000990:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 8000992:	4b1d      	ldr	r3, [pc, #116]	@ (8000a08 <LTCD__Init+0xb0>)
 8000994:	f240 1247 	movw	r2, #327	@ 0x147
 8000998:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 800099a:	4b1b      	ldr	r3, [pc, #108]	@ (8000a08 <LTCD__Init+0xb0>)
 800099c:	2200      	movs	r2, #0
 800099e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 80009a2:	4b19      	ldr	r3, [pc, #100]	@ (8000a08 <LTCD__Init+0xb0>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 80009aa:	4b17      	ldr	r3, [pc, #92]	@ (8000a08 <LTCD__Init+0xb0>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80009b2:	4b17      	ldr	r3, [pc, #92]	@ (8000a10 <LTCD__Init+0xb8>)
 80009b4:	2208      	movs	r2, #8
 80009b6:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80009b8:	4b15      	ldr	r3, [pc, #84]	@ (8000a10 <LTCD__Init+0xb8>)
 80009ba:	22c0      	movs	r2, #192	@ 0xc0
 80009bc:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80009be:	4b14      	ldr	r3, [pc, #80]	@ (8000a10 <LTCD__Init+0xb8>)
 80009c0:	2204      	movs	r2, #4
 80009c2:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80009c4:	4b12      	ldr	r3, [pc, #72]	@ (8000a10 <LTCD__Init+0xb8>)
 80009c6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80009ca:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80009cc:	4810      	ldr	r0, [pc, #64]	@ (8000a10 <LTCD__Init+0xb8>)
 80009ce:	f004 f899 	bl	8004b04 <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80009d2:	4b0d      	ldr	r3, [pc, #52]	@ (8000a08 <LTCD__Init+0xb0>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80009d8:	4b0b      	ldr	r3, [pc, #44]	@ (8000a08 <LTCD__Init+0xb0>)
 80009da:	2200      	movs	r2, #0
 80009dc:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80009de:	4b0a      	ldr	r3, [pc, #40]	@ (8000a08 <LTCD__Init+0xb0>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80009e4:	4b08      	ldr	r3, [pc, #32]	@ (8000a08 <LTCD__Init+0xb0>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 80009ea:	f7ff fead 	bl	8000748 <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80009ee:	4806      	ldr	r0, [pc, #24]	@ (8000a08 <LTCD__Init+0xb0>)
 80009f0:	f003 f95e 	bl	8003cb0 <HAL_LTDC_Init>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 80009fa:	f000 fa3b 	bl	8000e74 <LCD_Error_Handler>
	 }

	ili9341_Init();
 80009fe:	f000 fa75 	bl	8000eec <ili9341_Init>
}
 8000a02:	bf00      	nop
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	200000ac 	.word	0x200000ac
 8000a0c:	40016800 	.word	0x40016800
 8000a10:	20000154 	.word	0x20000154

08000a14 <LCD_Draw_Pixel>:
 * This is really the only function needed.
 * All drawing consists of is manipulating the array.
 * Adding input sanitation should probably be done.
 */
void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint16_t color)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b083      	sub	sp, #12
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	80fb      	strh	r3, [r7, #6]
 8000a1e:	460b      	mov	r3, r1
 8000a20:	80bb      	strh	r3, [r7, #4]
 8000a22:	4613      	mov	r3, r2
 8000a24:	807b      	strh	r3, [r7, #2]
	frameBuffer[y*LCD_PIXEL_WIDTH+x] = color;  //You cannot do x*y to set the pixel.
 8000a26:	88ba      	ldrh	r2, [r7, #4]
 8000a28:	4613      	mov	r3, r2
 8000a2a:	011b      	lsls	r3, r3, #4
 8000a2c:	1a9b      	subs	r3, r3, r2
 8000a2e:	011b      	lsls	r3, r3, #4
 8000a30:	461a      	mov	r2, r3
 8000a32:	88fb      	ldrh	r3, [r7, #6]
 8000a34:	4413      	add	r3, r2
 8000a36:	4905      	ldr	r1, [pc, #20]	@ (8000a4c <LCD_Draw_Pixel+0x38>)
 8000a38:	887a      	ldrh	r2, [r7, #2]
 8000a3a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8000a3e:	bf00      	nop
 8000a40:	370c      	adds	r7, #12
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	20000188 	.word	0x20000188

08000a50 <LCD_DrawSingleSquare>:
/*
 * These functions are simple examples. Most computer graphics like OpenGl and stm's graphics library use a state machine. Where you first call some function like SetColor(color), SetPosition(x,y), then DrawSqure(size)
 * Instead all of these are explicit where color, size, and position are passed in.
 * There is tons of ways to handle drawing. I dont think it matters too much.
 */
void LCD_DrawSingleSquare(uint16_t Xpos, uint16_t Ypos, uint16_t color){
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b084      	sub	sp, #16
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	4603      	mov	r3, r0
 8000a58:	80fb      	strh	r3, [r7, #6]
 8000a5a:	460b      	mov	r3, r1
 8000a5c:	80bb      	strh	r3, [r7, #4]
 8000a5e:	4613      	mov	r3, r2
 8000a60:	807b      	strh	r3, [r7, #2]
	uint16_t endX = Xpos + 30;
 8000a62:	88fb      	ldrh	r3, [r7, #6]
 8000a64:	331e      	adds	r3, #30
 8000a66:	81fb      	strh	r3, [r7, #14]
	uint16_t endY = 30;
 8000a68:	231e      	movs	r3, #30
 8000a6a:	81bb      	strh	r3, [r7, #12]
 for(;Xpos<endX;Xpos++){
 8000a6c:	e008      	b.n	8000a80 <LCD_DrawSingleSquare+0x30>
	LCD_Draw_Vertical_Line(Xpos, Ypos, endY, color);
 8000a6e:	887b      	ldrh	r3, [r7, #2]
 8000a70:	89ba      	ldrh	r2, [r7, #12]
 8000a72:	88b9      	ldrh	r1, [r7, #4]
 8000a74:	88f8      	ldrh	r0, [r7, #6]
 8000a76:	f000 f85f 	bl	8000b38 <LCD_Draw_Vertical_Line>
 for(;Xpos<endX;Xpos++){
 8000a7a:	88fb      	ldrh	r3, [r7, #6]
 8000a7c:	3301      	adds	r3, #1
 8000a7e:	80fb      	strh	r3, [r7, #6]
 8000a80:	88fa      	ldrh	r2, [r7, #6]
 8000a82:	89fb      	ldrh	r3, [r7, #14]
 8000a84:	429a      	cmp	r2, r3
 8000a86:	d3f2      	bcc.n	8000a6e <LCD_DrawSingleSquare+0x1e>
}}
 8000a88:	bf00      	nop
 8000a8a:	bf00      	nop
 8000a8c:	3710      	adds	r7, #16
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}

08000a92 <LCD_Draw_Circle_Fill>:

void LCD_Draw_Circle_Fill(uint16_t Xpos, uint16_t Ypos, uint16_t radius, uint16_t color)
{
 8000a92:	b590      	push	{r4, r7, lr}
 8000a94:	b085      	sub	sp, #20
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	4604      	mov	r4, r0
 8000a9a:	4608      	mov	r0, r1
 8000a9c:	4611      	mov	r1, r2
 8000a9e:	461a      	mov	r2, r3
 8000aa0:	4623      	mov	r3, r4
 8000aa2:	80fb      	strh	r3, [r7, #6]
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	80bb      	strh	r3, [r7, #4]
 8000aa8:	460b      	mov	r3, r1
 8000aaa:	807b      	strh	r3, [r7, #2]
 8000aac:	4613      	mov	r3, r2
 8000aae:	803b      	strh	r3, [r7, #0]
    for(int16_t y=-radius; y<=radius; y++)
 8000ab0:	887b      	ldrh	r3, [r7, #2]
 8000ab2:	425b      	negs	r3, r3
 8000ab4:	b29b      	uxth	r3, r3
 8000ab6:	81fb      	strh	r3, [r7, #14]
 8000ab8:	e034      	b.n	8000b24 <LCD_Draw_Circle_Fill+0x92>
    {
        for(int16_t x=-radius; x<=radius; x++)
 8000aba:	887b      	ldrh	r3, [r7, #2]
 8000abc:	425b      	negs	r3, r3
 8000abe:	b29b      	uxth	r3, r3
 8000ac0:	81bb      	strh	r3, [r7, #12]
 8000ac2:	e024      	b.n	8000b0e <LCD_Draw_Circle_Fill+0x7c>
        {
            if(x*x+y*y <= radius*radius)
 8000ac4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000ac8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000acc:	fb03 f202 	mul.w	r2, r3, r2
 8000ad0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ad4:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8000ad8:	fb01 f303 	mul.w	r3, r1, r3
 8000adc:	441a      	add	r2, r3
 8000ade:	887b      	ldrh	r3, [r7, #2]
 8000ae0:	8879      	ldrh	r1, [r7, #2]
 8000ae2:	fb01 f303 	mul.w	r3, r1, r3
 8000ae6:	429a      	cmp	r2, r3
 8000ae8:	dc0b      	bgt.n	8000b02 <LCD_Draw_Circle_Fill+0x70>
            {
            	LCD_Draw_Pixel(x+Xpos, y+Ypos, color);
 8000aea:	89ba      	ldrh	r2, [r7, #12]
 8000aec:	88fb      	ldrh	r3, [r7, #6]
 8000aee:	4413      	add	r3, r2
 8000af0:	b298      	uxth	r0, r3
 8000af2:	89fa      	ldrh	r2, [r7, #14]
 8000af4:	88bb      	ldrh	r3, [r7, #4]
 8000af6:	4413      	add	r3, r2
 8000af8:	b29b      	uxth	r3, r3
 8000afa:	883a      	ldrh	r2, [r7, #0]
 8000afc:	4619      	mov	r1, r3
 8000afe:	f7ff ff89 	bl	8000a14 <LCD_Draw_Pixel>
        for(int16_t x=-radius; x<=radius; x++)
 8000b02:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000b06:	b29b      	uxth	r3, r3
 8000b08:	3301      	adds	r3, #1
 8000b0a:	b29b      	uxth	r3, r3
 8000b0c:	81bb      	strh	r3, [r7, #12]
 8000b0e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000b12:	887b      	ldrh	r3, [r7, #2]
 8000b14:	429a      	cmp	r2, r3
 8000b16:	ddd5      	ble.n	8000ac4 <LCD_Draw_Circle_Fill+0x32>
    for(int16_t y=-radius; y<=radius; y++)
 8000b18:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b1c:	b29b      	uxth	r3, r3
 8000b1e:	3301      	adds	r3, #1
 8000b20:	b29b      	uxth	r3, r3
 8000b22:	81fb      	strh	r3, [r7, #14]
 8000b24:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000b28:	887b      	ldrh	r3, [r7, #2]
 8000b2a:	429a      	cmp	r2, r3
 8000b2c:	ddc5      	ble.n	8000aba <LCD_Draw_Circle_Fill+0x28>
            }
        }
    }
}
 8000b2e:	bf00      	nop
 8000b30:	bf00      	nop
 8000b32:	3714      	adds	r7, #20
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd90      	pop	{r4, r7, pc}

08000b38 <LCD_Draw_Vertical_Line>:

void LCD_Draw_Vertical_Line(uint16_t x, uint16_t y, uint16_t len, uint16_t color)
{
 8000b38:	b590      	push	{r4, r7, lr}
 8000b3a:	b085      	sub	sp, #20
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	4604      	mov	r4, r0
 8000b40:	4608      	mov	r0, r1
 8000b42:	4611      	mov	r1, r2
 8000b44:	461a      	mov	r2, r3
 8000b46:	4623      	mov	r3, r4
 8000b48:	80fb      	strh	r3, [r7, #6]
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	80bb      	strh	r3, [r7, #4]
 8000b4e:	460b      	mov	r3, r1
 8000b50:	807b      	strh	r3, [r7, #2]
 8000b52:	4613      	mov	r3, r2
 8000b54:	803b      	strh	r3, [r7, #0]
  for (uint16_t i = 0; i < len; i++)
 8000b56:	2300      	movs	r3, #0
 8000b58:	81fb      	strh	r3, [r7, #14]
 8000b5a:	e00b      	b.n	8000b74 <LCD_Draw_Vertical_Line+0x3c>
  {
	  LCD_Draw_Pixel(x, i+y, color);
 8000b5c:	89fa      	ldrh	r2, [r7, #14]
 8000b5e:	88bb      	ldrh	r3, [r7, #4]
 8000b60:	4413      	add	r3, r2
 8000b62:	b299      	uxth	r1, r3
 8000b64:	883a      	ldrh	r2, [r7, #0]
 8000b66:	88fb      	ldrh	r3, [r7, #6]
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f7ff ff53 	bl	8000a14 <LCD_Draw_Pixel>
  for (uint16_t i = 0; i < len; i++)
 8000b6e:	89fb      	ldrh	r3, [r7, #14]
 8000b70:	3301      	adds	r3, #1
 8000b72:	81fb      	strh	r3, [r7, #14]
 8000b74:	89fa      	ldrh	r2, [r7, #14]
 8000b76:	887b      	ldrh	r3, [r7, #2]
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	d3ef      	bcc.n	8000b5c <LCD_Draw_Vertical_Line+0x24>
  }
}
 8000b7c:	bf00      	nop
 8000b7e:	bf00      	nop
 8000b80:	3714      	adds	r7, #20
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd90      	pop	{r4, r7, pc}
	...

08000b88 <LCD_Clear>:

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b085      	sub	sp, #20
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	4603      	mov	r3, r0
 8000b90:	460a      	mov	r2, r1
 8000b92:	71fb      	strb	r3, [r7, #7]
 8000b94:	4613      	mov	r3, r2
 8000b96:	80bb      	strh	r3, [r7, #4]
	if (LayerIndex == 0){
 8000b98:	79fb      	ldrb	r3, [r7, #7]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d10e      	bne.n	8000bbc <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	60fb      	str	r3, [r7, #12]
 8000ba2:	e007      	b.n	8000bb4 <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 8000ba4:	4908      	ldr	r1, [pc, #32]	@ (8000bc8 <LCD_Clear+0x40>)
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	88ba      	ldrh	r2, [r7, #4]
 8000baa:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	60fb      	str	r3, [r7, #12]
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8000bba:	d3f3      	bcc.n	8000ba4 <LCD_Clear+0x1c>
		}
	}
  // TODO: Add more Layers if needed
}
 8000bbc:	bf00      	nop
 8000bbe:	3714      	adds	r7, #20
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr
 8000bc8:	20000188 	.word	0x20000188

08000bcc <LCD_SetTextColor>:


//This was taken and adapted from stm32's mcu code
void LCD_SetTextColor(uint16_t Color)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b083      	sub	sp, #12
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 8000bd6:	4a04      	ldr	r2, [pc, #16]	@ (8000be8 <LCD_SetTextColor+0x1c>)
 8000bd8:	88fb      	ldrh	r3, [r7, #6]
 8000bda:	8013      	strh	r3, [r2, #0]
}
 8000bdc:	bf00      	nop
 8000bde:	370c      	adds	r7, #12
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr
 8000be8:	20000000 	.word	0x20000000

08000bec <LCD_SetFont>:

//This was taken and adapted from stm32's mcu code
void LCD_SetFont(FONT_t *fonts)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 8000bf4:	4a04      	ldr	r2, [pc, #16]	@ (8000c08 <LCD_SetFont+0x1c>)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	6013      	str	r3, [r2, #0]
}
 8000bfa:	bf00      	nop
 8000bfc:	370c      	adds	r7, #12
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop
 8000c08:	20000184 	.word	0x20000184

08000c0c <LCD_Draw_Char>:

//This was taken and adapted from stm32's mcu code
void LCD_Draw_Char(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b084      	sub	sp, #16
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	4603      	mov	r3, r0
 8000c14:	603a      	str	r2, [r7, #0]
 8000c16:	80fb      	strh	r3, [r7, #6]
 8000c18:	460b      	mov	r3, r1
 8000c1a:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, counter = 0;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	60fb      	str	r3, [r7, #12]
 8000c20:	2300      	movs	r3, #0
 8000c22:	60bb      	str	r3, [r7, #8]
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000c24:	2300      	movs	r3, #0
 8000c26:	60fb      	str	r3, [r7, #12]
 8000c28:	e04c      	b.n	8000cc4 <LCD_Draw_Char+0xb8>
  {
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	60bb      	str	r3, [r7, #8]
 8000c2e:	e03f      	b.n	8000cb0 <LCD_Draw_Char+0xa4>
    {
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) && (LCD_Currentfonts->Width <= 12)) || (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	005b      	lsls	r3, r3, #1
 8000c34:	683a      	ldr	r2, [r7, #0]
 8000c36:	4413      	add	r3, r2
 8000c38:	881b      	ldrh	r3, [r3, #0]
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	4b27      	ldr	r3, [pc, #156]	@ (8000cdc <LCD_Draw_Char+0xd0>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	889b      	ldrh	r3, [r3, #4]
 8000c42:	4a27      	ldr	r2, [pc, #156]	@ (8000ce0 <LCD_Draw_Char+0xd4>)
 8000c44:	fba2 2303 	umull	r2, r3, r2, r3
 8000c48:	08db      	lsrs	r3, r3, #3
 8000c4a:	b29b      	uxth	r3, r3
 8000c4c:	00db      	lsls	r3, r3, #3
 8000c4e:	2280      	movs	r2, #128	@ 0x80
 8000c50:	409a      	lsls	r2, r3
 8000c52:	68bb      	ldr	r3, [r7, #8]
 8000c54:	fa42 f303 	asr.w	r3, r2, r3
 8000c58:	400b      	ands	r3, r1
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d104      	bne.n	8000c68 <LCD_Draw_Char+0x5c>
 8000c5e:	4b1f      	ldr	r3, [pc, #124]	@ (8000cdc <LCD_Draw_Char+0xd0>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	889b      	ldrh	r3, [r3, #4]
 8000c64:	2b0c      	cmp	r3, #12
 8000c66:	d920      	bls.n	8000caa <LCD_Draw_Char+0x9e>
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	005b      	lsls	r3, r3, #1
 8000c6c:	683a      	ldr	r2, [r7, #0]
 8000c6e:	4413      	add	r3, r2
 8000c70:	881b      	ldrh	r3, [r3, #0]
 8000c72:	461a      	mov	r2, r3
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	fa42 f303 	asr.w	r3, r2, r3
 8000c7a:	f003 0301 	and.w	r3, r3, #1
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d104      	bne.n	8000c8c <LCD_Draw_Char+0x80>
 8000c82:	4b16      	ldr	r3, [pc, #88]	@ (8000cdc <LCD_Draw_Char+0xd0>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	889b      	ldrh	r3, [r3, #4]
 8000c88:	2b0c      	cmp	r3, #12
 8000c8a:	d80e      	bhi.n	8000caa <LCD_Draw_Char+0x9e>
      {
         //Background If want to overrite text under then add a set color here
      }
      else
      {
    	  LCD_Draw_Pixel(counter + Xpos,index + Ypos,CurrentTextColor);
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	b29a      	uxth	r2, r3
 8000c90:	88fb      	ldrh	r3, [r7, #6]
 8000c92:	4413      	add	r3, r2
 8000c94:	b298      	uxth	r0, r3
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	b29a      	uxth	r2, r3
 8000c9a:	88bb      	ldrh	r3, [r7, #4]
 8000c9c:	4413      	add	r3, r2
 8000c9e:	b29b      	uxth	r3, r3
 8000ca0:	4a10      	ldr	r2, [pc, #64]	@ (8000ce4 <LCD_Draw_Char+0xd8>)
 8000ca2:	8812      	ldrh	r2, [r2, #0]
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	f7ff feb5 	bl	8000a14 <LCD_Draw_Pixel>
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8000caa:	68bb      	ldr	r3, [r7, #8]
 8000cac:	3301      	adds	r3, #1
 8000cae:	60bb      	str	r3, [r7, #8]
 8000cb0:	4b0a      	ldr	r3, [pc, #40]	@ (8000cdc <LCD_Draw_Char+0xd0>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	889b      	ldrh	r3, [r3, #4]
 8000cb6:	461a      	mov	r2, r3
 8000cb8:	68bb      	ldr	r3, [r7, #8]
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d3b8      	bcc.n	8000c30 <LCD_Draw_Char+0x24>
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	3301      	adds	r3, #1
 8000cc2:	60fb      	str	r3, [r7, #12]
 8000cc4:	4b05      	ldr	r3, [pc, #20]	@ (8000cdc <LCD_Draw_Char+0xd0>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	88db      	ldrh	r3, [r3, #6]
 8000cca:	461a      	mov	r2, r3
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d3ab      	bcc.n	8000c2a <LCD_Draw_Char+0x1e>
      }
    }
  }
}
 8000cd2:	bf00      	nop
 8000cd4:	bf00      	nop
 8000cd6:	3710      	adds	r7, #16
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	20000184 	.word	0x20000184
 8000ce0:	aaaaaaab 	.word	0xaaaaaaab
 8000ce4:	20000000 	.word	0x20000000

08000ce8 <LCD_DisplayChar>:

//This was taken and adapted from stm32's mcu code
void LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	80fb      	strh	r3, [r7, #6]
 8000cf2:	460b      	mov	r3, r1
 8000cf4:	80bb      	strh	r3, [r7, #4]
 8000cf6:	4613      	mov	r3, r2
 8000cf8:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 8000cfa:	78fb      	ldrb	r3, [r7, #3]
 8000cfc:	3b20      	subs	r3, #32
 8000cfe:	70fb      	strb	r3, [r7, #3]
  LCD_Draw_Char(Xpos, Ypos, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 8000d00:	4b09      	ldr	r3, [pc, #36]	@ (8000d28 <LCD_DisplayChar+0x40>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	78fb      	ldrb	r3, [r7, #3]
 8000d08:	4907      	ldr	r1, [pc, #28]	@ (8000d28 <LCD_DisplayChar+0x40>)
 8000d0a:	6809      	ldr	r1, [r1, #0]
 8000d0c:	88c9      	ldrh	r1, [r1, #6]
 8000d0e:	fb01 f303 	mul.w	r3, r1, r3
 8000d12:	005b      	lsls	r3, r3, #1
 8000d14:	441a      	add	r2, r3
 8000d16:	88b9      	ldrh	r1, [r7, #4]
 8000d18:	88fb      	ldrh	r3, [r7, #6]
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f7ff ff76 	bl	8000c0c <LCD_Draw_Char>
}
 8000d20:	bf00      	nop
 8000d22:	3708      	adds	r7, #8
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	20000184 	.word	0x20000184

08000d2c <visualDemo>:

void visualDemo(void){
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
//	LCD_Draw_Vertical_Line(10,10,250,LCD_COLOR_MAGENTA);
//	HAL_Delay(1500);
//	LCD_Draw_Vertical_Line(230,10,250,LCD_COLOR_MAGENTA);
//	HAL_Delay(1500);

	LCD_Draw_Circle_Fill(125,150,20,LCD_COLOR_BLACK);
 8000d30:	2300      	movs	r3, #0
 8000d32:	2214      	movs	r2, #20
 8000d34:	2196      	movs	r1, #150	@ 0x96
 8000d36:	207d      	movs	r0, #125	@ 0x7d
 8000d38:	f7ff feab 	bl	8000a92 <LCD_Draw_Circle_Fill>
	HAL_Delay(100);
 8000d3c:	2064      	movs	r0, #100	@ 0x64
 8000d3e:	f001 fb15 	bl	800236c <HAL_Delay>

	LCD_Clear(0,LCD_COLOR_WHITE);
 8000d42:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000d46:	2000      	movs	r0, #0
 8000d48:	f7ff ff1e 	bl	8000b88 <LCD_Clear>
	LCD_SetTextColor(LCD_COLOR_BLACK);
 8000d4c:	2000      	movs	r0, #0
 8000d4e:	f7ff ff3d 	bl	8000bcc <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 8000d52:	4847      	ldr	r0, [pc, #284]	@ (8000e70 <visualDemo+0x144>)
 8000d54:	f7ff ff4a 	bl	8000bec <LCD_SetFont>

//	LCD_DisplayChar(Xpos, Ypos, Ascii)
	//total width is 240, total height is 320
	//                   x, y

		LCD_DisplayChar(72,20,'T');
 8000d58:	2254      	movs	r2, #84	@ 0x54
 8000d5a:	2114      	movs	r1, #20
 8000d5c:	2048      	movs	r0, #72	@ 0x48
 8000d5e:	f7ff ffc3 	bl	8000ce8 <LCD_DisplayChar>
		LCD_DisplayChar(90,20,'E');
 8000d62:	2245      	movs	r2, #69	@ 0x45
 8000d64:	2114      	movs	r1, #20
 8000d66:	205a      	movs	r0, #90	@ 0x5a
 8000d68:	f7ff ffbe 	bl	8000ce8 <LCD_DisplayChar>
		LCD_DisplayChar(105,20,'T');
 8000d6c:	2254      	movs	r2, #84	@ 0x54
 8000d6e:	2114      	movs	r1, #20
 8000d70:	2069      	movs	r0, #105	@ 0x69
 8000d72:	f7ff ffb9 	bl	8000ce8 <LCD_DisplayChar>
		LCD_DisplayChar(122,20,'R');
 8000d76:	2252      	movs	r2, #82	@ 0x52
 8000d78:	2114      	movs	r1, #20
 8000d7a:	207a      	movs	r0, #122	@ 0x7a
 8000d7c:	f7ff ffb4 	bl	8000ce8 <LCD_DisplayChar>
		LCD_DisplayChar(133,20,'I');
 8000d80:	2249      	movs	r2, #73	@ 0x49
 8000d82:	2114      	movs	r1, #20
 8000d84:	2085      	movs	r0, #133	@ 0x85
 8000d86:	f7ff ffaf 	bl	8000ce8 <LCD_DisplayChar>
		LCD_DisplayChar(143,20,'S');
 8000d8a:	2253      	movs	r2, #83	@ 0x53
 8000d8c:	2114      	movs	r1, #20
 8000d8e:	208f      	movs	r0, #143	@ 0x8f
 8000d90:	f7ff ffaa 	bl	8000ce8 <LCD_DisplayChar>

		LCD_DisplayChar(10,260,'T');
 8000d94:	2254      	movs	r2, #84	@ 0x54
 8000d96:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8000d9a:	200a      	movs	r0, #10
 8000d9c:	f7ff ffa4 	bl	8000ce8 <LCD_DisplayChar>
		LCD_DisplayChar(25,260,'o');
 8000da0:	226f      	movs	r2, #111	@ 0x6f
 8000da2:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8000da6:	2019      	movs	r0, #25
 8000da8:	f7ff ff9e 	bl	8000ce8 <LCD_DisplayChar>
		LCD_DisplayChar(40,260,'u');
 8000dac:	2275      	movs	r2, #117	@ 0x75
 8000dae:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8000db2:	2028      	movs	r0, #40	@ 0x28
 8000db4:	f7ff ff98 	bl	8000ce8 <LCD_DisplayChar>
		LCD_DisplayChar(55,260,'c');
 8000db8:	2263      	movs	r2, #99	@ 0x63
 8000dba:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8000dbe:	2037      	movs	r0, #55	@ 0x37
 8000dc0:	f7ff ff92 	bl	8000ce8 <LCD_DisplayChar>
		LCD_DisplayChar(70,260,'h');
 8000dc4:	2268      	movs	r2, #104	@ 0x68
 8000dc6:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8000dca:	2046      	movs	r0, #70	@ 0x46
 8000dcc:	f7ff ff8c 	bl	8000ce8 <LCD_DisplayChar>

		LCD_DisplayChar(100,260,'S');
 8000dd0:	2253      	movs	r2, #83	@ 0x53
 8000dd2:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8000dd6:	2064      	movs	r0, #100	@ 0x64
 8000dd8:	f7ff ff86 	bl	8000ce8 <LCD_DisplayChar>
		LCD_DisplayChar(115,260,'c');
 8000ddc:	2263      	movs	r2, #99	@ 0x63
 8000dde:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8000de2:	2073      	movs	r0, #115	@ 0x73
 8000de4:	f7ff ff80 	bl	8000ce8 <LCD_DisplayChar>
		LCD_DisplayChar(130,260,'r');
 8000de8:	2272      	movs	r2, #114	@ 0x72
 8000dea:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8000dee:	2082      	movs	r0, #130	@ 0x82
 8000df0:	f7ff ff7a 	bl	8000ce8 <LCD_DisplayChar>
		LCD_DisplayChar(145,260,'e');
 8000df4:	2265      	movs	r2, #101	@ 0x65
 8000df6:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8000dfa:	2091      	movs	r0, #145	@ 0x91
 8000dfc:	f7ff ff74 	bl	8000ce8 <LCD_DisplayChar>
	    LCD_DisplayChar(160,260,'e');
 8000e00:	2265      	movs	r2, #101	@ 0x65
 8000e02:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8000e06:	20a0      	movs	r0, #160	@ 0xa0
 8000e08:	f7ff ff6e 	bl	8000ce8 <LCD_DisplayChar>
	    LCD_DisplayChar(175,260,'n');
 8000e0c:	226e      	movs	r2, #110	@ 0x6e
 8000e0e:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8000e12:	20af      	movs	r0, #175	@ 0xaf
 8000e14:	f7ff ff68 	bl	8000ce8 <LCD_DisplayChar>

	    LCD_DisplayChar(200,260,'t');
 8000e18:	2274      	movs	r2, #116	@ 0x74
 8000e1a:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8000e1e:	20c8      	movs	r0, #200	@ 0xc8
 8000e20:	f7ff ff62 	bl	8000ce8 <LCD_DisplayChar>
	    LCD_DisplayChar(210,260,'o');
 8000e24:	226f      	movs	r2, #111	@ 0x6f
 8000e26:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8000e2a:	20d2      	movs	r0, #210	@ 0xd2
 8000e2c:	f7ff ff5c 	bl	8000ce8 <LCD_DisplayChar>

	    LCD_DisplayChar(105,290,'P');
 8000e30:	2250      	movs	r2, #80	@ 0x50
 8000e32:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8000e36:	2069      	movs	r0, #105	@ 0x69
 8000e38:	f7ff ff56 	bl	8000ce8 <LCD_DisplayChar>
	    LCD_DisplayChar(120,290,'l');
 8000e3c:	226c      	movs	r2, #108	@ 0x6c
 8000e3e:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8000e42:	2078      	movs	r0, #120	@ 0x78
 8000e44:	f7ff ff50 	bl	8000ce8 <LCD_DisplayChar>
	    LCD_DisplayChar(135,290,'a');
 8000e48:	2261      	movs	r2, #97	@ 0x61
 8000e4a:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8000e4e:	2087      	movs	r0, #135	@ 0x87
 8000e50:	f7ff ff4a 	bl	8000ce8 <LCD_DisplayChar>
	    LCD_DisplayChar(150,290,'y');
 8000e54:	2279      	movs	r2, #121	@ 0x79
 8000e56:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8000e5a:	2096      	movs	r0, #150	@ 0x96
 8000e5c:	f7ff ff44 	bl	8000ce8 <LCD_DisplayChar>

	    //Shapes(X,Y,COLOR)
	    LCD_DrawSingleSquare(25, 40, LCD_COLOR_BLUE2);
 8000e60:	f240 521f 	movw	r2, #1311	@ 0x51f
 8000e64:	2128      	movs	r1, #40	@ 0x28
 8000e66:	2019      	movs	r0, #25
 8000e68:	f7ff fdf2 	bl	8000a50 <LCD_DrawSingleSquare>
//	LCD_DisplayChar(160,160,'v');
//    LCD_DisplayChar(170,160,'e');
//	LCD_DisplayChar(185,160,'z');
//}
}
}
 8000e6c:	bf00      	nop
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	20000004 	.word	0x20000004

08000e74 <LCD_Error_Handler>:

/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void){
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e78:	b672      	cpsid	i
}
 8000e7a:	bf00      	nop

  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e7c:	bf00      	nop
 8000e7e:	e7fd      	b.n	8000e7c <LCD_Error_Handler+0x8>

08000e80 <InitializeLCDTouch>:
// Touch Functionality   //

#if COMPILE_TOUCH_FUNCTIONS == 1

void InitializeLCDTouch(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
  if(STMPE811_Init() != STMPE811_State_Ok)
 8000e84:	f000 fdc2 	bl	8001a0c <STMPE811_Init>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	2b02      	cmp	r3, #2
 8000e8c:	d001      	beq.n	8000e92 <InitializeLCDTouch+0x12>
  {
	 for(;;); // Hang code due to error in initialzation
 8000e8e:	bf00      	nop
 8000e90:	e7fd      	b.n	8000e8e <InitializeLCDTouch+0xe>
  }
}
 8000e92:	bf00      	nop
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <DetermineTouchPosition>:
{
	return STMPE811_ReadTouch(touchStruct);
}

void DetermineTouchPosition(STMPE811_TouchData * touchStruct)
{
 8000e96:	b580      	push	{r7, lr}
 8000e98:	b082      	sub	sp, #8
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	6078      	str	r0, [r7, #4]
	STMPE811_DetermineTouchPosition(touchStruct);
 8000e9e:	6878      	ldr	r0, [r7, #4]
 8000ea0:	f000 fe9e 	bl	8001be0 <STMPE811_DetermineTouchPosition>
}
 8000ea4:	bf00      	nop
 8000ea6:	3708      	adds	r7, #8
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <ReadRegisterFromTouchModule>:

uint8_t ReadRegisterFromTouchModule(uint8_t RegToRead)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	71fb      	strb	r3, [r7, #7]
	return STMPE811_Read(RegToRead);
 8000eb6:	79fb      	ldrb	r3, [r7, #7]
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f000 fe6e 	bl	8001b9a <STMPE811_Read>
 8000ebe:	4603      	mov	r3, r0
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}

08000ec8 <WriteDataToTouchModule>:

void WriteDataToTouchModule(uint8_t RegToWrite, uint8_t writeData)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	460a      	mov	r2, r1
 8000ed2:	71fb      	strb	r3, [r7, #7]
 8000ed4:	4613      	mov	r3, r2
 8000ed6:	71bb      	strb	r3, [r7, #6]
	STMPE811_Write(RegToWrite, writeData);
 8000ed8:	79ba      	ldrb	r2, [r7, #6]
 8000eda:	79fb      	ldrb	r3, [r7, #7]
 8000edc:	4611      	mov	r1, r2
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f000 fe6c 	bl	8001bbc <STMPE811_Write>
}
 8000ee4:	bf00      	nop
 8000ee6:	3708      	adds	r7, #8
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}

08000eec <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8000ef0:	f000 f9fe 	bl	80012f0 <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 8000ef4:	20ca      	movs	r0, #202	@ 0xca
 8000ef6:	f000 f943 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 8000efa:	20c3      	movs	r0, #195	@ 0xc3
 8000efc:	f000 f94d 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 8000f00:	2008      	movs	r0, #8
 8000f02:	f000 f94a 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 8000f06:	2050      	movs	r0, #80	@ 0x50
 8000f08:	f000 f947 	bl	800119a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 8000f0c:	20cf      	movs	r0, #207	@ 0xcf
 8000f0e:	f000 f937 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 8000f12:	2000      	movs	r0, #0
 8000f14:	f000 f941 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 8000f18:	20c1      	movs	r0, #193	@ 0xc1
 8000f1a:	f000 f93e 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 8000f1e:	2030      	movs	r0, #48	@ 0x30
 8000f20:	f000 f93b 	bl	800119a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 8000f24:	20ed      	movs	r0, #237	@ 0xed
 8000f26:	f000 f92b 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 8000f2a:	2064      	movs	r0, #100	@ 0x64
 8000f2c:	f000 f935 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 8000f30:	2003      	movs	r0, #3
 8000f32:	f000 f932 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 8000f36:	2012      	movs	r0, #18
 8000f38:	f000 f92f 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 8000f3c:	2081      	movs	r0, #129	@ 0x81
 8000f3e:	f000 f92c 	bl	800119a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 8000f42:	20e8      	movs	r0, #232	@ 0xe8
 8000f44:	f000 f91c 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 8000f48:	2085      	movs	r0, #133	@ 0x85
 8000f4a:	f000 f926 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000f4e:	2000      	movs	r0, #0
 8000f50:	f000 f923 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8000f54:	2078      	movs	r0, #120	@ 0x78
 8000f56:	f000 f920 	bl	800119a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 8000f5a:	20cb      	movs	r0, #203	@ 0xcb
 8000f5c:	f000 f910 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 8000f60:	2039      	movs	r0, #57	@ 0x39
 8000f62:	f000 f91a 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 8000f66:	202c      	movs	r0, #44	@ 0x2c
 8000f68:	f000 f917 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000f6c:	2000      	movs	r0, #0
 8000f6e:	f000 f914 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 8000f72:	2034      	movs	r0, #52	@ 0x34
 8000f74:	f000 f911 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 8000f78:	2002      	movs	r0, #2
 8000f7a:	f000 f90e 	bl	800119a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 8000f7e:	20f7      	movs	r0, #247	@ 0xf7
 8000f80:	f000 f8fe 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 8000f84:	2020      	movs	r0, #32
 8000f86:	f000 f908 	bl	800119a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 8000f8a:	20ea      	movs	r0, #234	@ 0xea
 8000f8c:	f000 f8f8 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000f90:	2000      	movs	r0, #0
 8000f92:	f000 f902 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000f96:	2000      	movs	r0, #0
 8000f98:	f000 f8ff 	bl	800119a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 8000f9c:	20b1      	movs	r0, #177	@ 0xb1
 8000f9e:	f000 f8ef 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000fa2:	2000      	movs	r0, #0
 8000fa4:	f000 f8f9 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8000fa8:	201b      	movs	r0, #27
 8000faa:	f000 f8f6 	bl	800119a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8000fae:	20b6      	movs	r0, #182	@ 0xb6
 8000fb0:	f000 f8e6 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8000fb4:	200a      	movs	r0, #10
 8000fb6:	f000 f8f0 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 8000fba:	20a2      	movs	r0, #162	@ 0xa2
 8000fbc:	f000 f8ed 	bl	800119a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 8000fc0:	20c0      	movs	r0, #192	@ 0xc0
 8000fc2:	f000 f8dd 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8000fc6:	2010      	movs	r0, #16
 8000fc8:	f000 f8e7 	bl	800119a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8000fcc:	20c1      	movs	r0, #193	@ 0xc1
 8000fce:	f000 f8d7 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8000fd2:	2010      	movs	r0, #16
 8000fd4:	f000 f8e1 	bl	800119a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8000fd8:	20c5      	movs	r0, #197	@ 0xc5
 8000fda:	f000 f8d1 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 8000fde:	2045      	movs	r0, #69	@ 0x45
 8000fe0:	f000 f8db 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 8000fe4:	2015      	movs	r0, #21
 8000fe6:	f000 f8d8 	bl	800119a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 8000fea:	20c7      	movs	r0, #199	@ 0xc7
 8000fec:	f000 f8c8 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 8000ff0:	2090      	movs	r0, #144	@ 0x90
 8000ff2:	f000 f8d2 	bl	800119a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 8000ff6:	2036      	movs	r0, #54	@ 0x36
 8000ff8:	f000 f8c2 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 8000ffc:	20c8      	movs	r0, #200	@ 0xc8
 8000ffe:	f000 f8cc 	bl	800119a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 8001002:	20f2      	movs	r0, #242	@ 0xf2
 8001004:	f000 f8bc 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001008:	2000      	movs	r0, #0
 800100a:	f000 f8c6 	bl	800119a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 800100e:	20b0      	movs	r0, #176	@ 0xb0
 8001010:	f000 f8b6 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 8001014:	20c2      	movs	r0, #194	@ 0xc2
 8001016:	f000 f8c0 	bl	800119a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 800101a:	20b6      	movs	r0, #182	@ 0xb6
 800101c:	f000 f8b0 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001020:	200a      	movs	r0, #10
 8001022:	f000 f8ba 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 8001026:	20a7      	movs	r0, #167	@ 0xa7
 8001028:	f000 f8b7 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 800102c:	2027      	movs	r0, #39	@ 0x27
 800102e:	f000 f8b4 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001032:	2004      	movs	r0, #4
 8001034:	f000 f8b1 	bl	800119a <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 8001038:	202a      	movs	r0, #42	@ 0x2a
 800103a:	f000 f8a1 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 800103e:	2000      	movs	r0, #0
 8001040:	f000 f8ab 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001044:	2000      	movs	r0, #0
 8001046:	f000 f8a8 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800104a:	2000      	movs	r0, #0
 800104c:	f000 f8a5 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 8001050:	20ef      	movs	r0, #239	@ 0xef
 8001052:	f000 f8a2 	bl	800119a <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 8001056:	202b      	movs	r0, #43	@ 0x2b
 8001058:	f000 f892 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 800105c:	2000      	movs	r0, #0
 800105e:	f000 f89c 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001062:	2000      	movs	r0, #0
 8001064:	f000 f899 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 8001068:	2001      	movs	r0, #1
 800106a:	f000 f896 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 800106e:	203f      	movs	r0, #63	@ 0x3f
 8001070:	f000 f893 	bl	800119a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 8001074:	20f6      	movs	r0, #246	@ 0xf6
 8001076:	f000 f883 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 800107a:	2001      	movs	r0, #1
 800107c:	f000 f88d 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001080:	2000      	movs	r0, #0
 8001082:	f000 f88a 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 8001086:	2006      	movs	r0, #6
 8001088:	f000 f887 	bl	800119a <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 800108c:	202c      	movs	r0, #44	@ 0x2c
 800108e:	f000 f877 	bl	8001180 <ili9341_Write_Reg>
  LCD_Delay(200);
 8001092:	20c8      	movs	r0, #200	@ 0xc8
 8001094:	f000 f9e8 	bl	8001468 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 8001098:	2026      	movs	r0, #38	@ 0x26
 800109a:	f000 f871 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 800109e:	2001      	movs	r0, #1
 80010a0:	f000 f87b 	bl	800119a <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 80010a4:	20e0      	movs	r0, #224	@ 0xe0
 80010a6:	f000 f86b 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 80010aa:	200f      	movs	r0, #15
 80010ac:	f000 f875 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 80010b0:	2029      	movs	r0, #41	@ 0x29
 80010b2:	f000 f872 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 80010b6:	2024      	movs	r0, #36	@ 0x24
 80010b8:	f000 f86f 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 80010bc:	200c      	movs	r0, #12
 80010be:	f000 f86c 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 80010c2:	200e      	movs	r0, #14
 80010c4:	f000 f869 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 80010c8:	2009      	movs	r0, #9
 80010ca:	f000 f866 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 80010ce:	204e      	movs	r0, #78	@ 0x4e
 80010d0:	f000 f863 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 80010d4:	2078      	movs	r0, #120	@ 0x78
 80010d6:	f000 f860 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 80010da:	203c      	movs	r0, #60	@ 0x3c
 80010dc:	f000 f85d 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 80010e0:	2009      	movs	r0, #9
 80010e2:	f000 f85a 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 80010e6:	2013      	movs	r0, #19
 80010e8:	f000 f857 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 80010ec:	2005      	movs	r0, #5
 80010ee:	f000 f854 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 80010f2:	2017      	movs	r0, #23
 80010f4:	f000 f851 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 80010f8:	2011      	movs	r0, #17
 80010fa:	f000 f84e 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80010fe:	2000      	movs	r0, #0
 8001100:	f000 f84b 	bl	800119a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 8001104:	20e1      	movs	r0, #225	@ 0xe1
 8001106:	f000 f83b 	bl	8001180 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 800110a:	2000      	movs	r0, #0
 800110c:	f000 f845 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 8001110:	2016      	movs	r0, #22
 8001112:	f000 f842 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001116:	201b      	movs	r0, #27
 8001118:	f000 f83f 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 800111c:	2004      	movs	r0, #4
 800111e:	f000 f83c 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8001122:	2011      	movs	r0, #17
 8001124:	f000 f839 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 8001128:	2007      	movs	r0, #7
 800112a:	f000 f836 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 800112e:	2031      	movs	r0, #49	@ 0x31
 8001130:	f000 f833 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 8001134:	2033      	movs	r0, #51	@ 0x33
 8001136:	f000 f830 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 800113a:	2042      	movs	r0, #66	@ 0x42
 800113c:	f000 f82d 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8001140:	2005      	movs	r0, #5
 8001142:	f000 f82a 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001146:	200c      	movs	r0, #12
 8001148:	f000 f827 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 800114c:	200a      	movs	r0, #10
 800114e:	f000 f824 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 8001152:	2028      	movs	r0, #40	@ 0x28
 8001154:	f000 f821 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 8001158:	202f      	movs	r0, #47	@ 0x2f
 800115a:	f000 f81e 	bl	800119a <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 800115e:	200f      	movs	r0, #15
 8001160:	f000 f81b 	bl	800119a <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 8001164:	2011      	movs	r0, #17
 8001166:	f000 f80b 	bl	8001180 <ili9341_Write_Reg>
  LCD_Delay(200);
 800116a:	20c8      	movs	r0, #200	@ 0xc8
 800116c:	f000 f97c 	bl	8001468 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 8001170:	2029      	movs	r0, #41	@ 0x29
 8001172:	f000 f805 	bl	8001180 <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 8001176:	202c      	movs	r0, #44	@ 0x2c
 8001178:	f000 f802 	bl	8001180 <ili9341_Write_Reg>
}
 800117c:	bf00      	nop
 800117e:	bd80      	pop	{r7, pc}

08001180 <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	4618      	mov	r0, r3
 800118e:	f000 f949 	bl	8001424 <LCD_IO_WriteReg>
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}

0800119a <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 800119a:	b580      	push	{r7, lr}
 800119c:	b082      	sub	sp, #8
 800119e:	af00      	add	r7, sp, #0
 80011a0:	4603      	mov	r3, r0
 80011a2:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 80011a4:	88fb      	ldrh	r3, [r7, #6]
 80011a6:	4618      	mov	r0, r3
 80011a8:	f000 f91a 	bl	80013e0 <LCD_IO_WriteData>
}
 80011ac:	bf00      	nop
 80011ae:	3708      	adds	r7, #8
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}

080011b4 <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80011b8:	4819      	ldr	r0, [pc, #100]	@ (8001220 <SPI_Init+0x6c>)
 80011ba:	f004 f858 	bl	800526e <HAL_SPI_GetState>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d12b      	bne.n	800121c <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 80011c4:	4b16      	ldr	r3, [pc, #88]	@ (8001220 <SPI_Init+0x6c>)
 80011c6:	4a17      	ldr	r2, [pc, #92]	@ (8001224 <SPI_Init+0x70>)
 80011c8:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80011ca:	4b15      	ldr	r3, [pc, #84]	@ (8001220 <SPI_Init+0x6c>)
 80011cc:	2218      	movs	r2, #24
 80011ce:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 80011d0:	4b13      	ldr	r3, [pc, #76]	@ (8001220 <SPI_Init+0x6c>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 80011d6:	4b12      	ldr	r3, [pc, #72]	@ (8001220 <SPI_Init+0x6c>)
 80011d8:	2200      	movs	r2, #0
 80011da:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 80011dc:	4b10      	ldr	r3, [pc, #64]	@ (8001220 <SPI_Init+0x6c>)
 80011de:	2200      	movs	r2, #0
 80011e0:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80011e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001220 <SPI_Init+0x6c>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 80011e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001220 <SPI_Init+0x6c>)
 80011ea:	2207      	movs	r2, #7
 80011ec:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 80011ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001220 <SPI_Init+0x6c>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 80011f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001220 <SPI_Init+0x6c>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 80011fa:	4b09      	ldr	r3, [pc, #36]	@ (8001220 <SPI_Init+0x6c>)
 80011fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001200:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8001202:	4b07      	ldr	r3, [pc, #28]	@ (8001220 <SPI_Init+0x6c>)
 8001204:	2200      	movs	r2, #0
 8001206:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8001208:	4b05      	ldr	r3, [pc, #20]	@ (8001220 <SPI_Init+0x6c>)
 800120a:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800120e:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 8001210:	4803      	ldr	r0, [pc, #12]	@ (8001220 <SPI_Init+0x6c>)
 8001212:	f000 f833 	bl	800127c <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8001216:	4802      	ldr	r0, [pc, #8]	@ (8001220 <SPI_Init+0x6c>)
 8001218:	f003 fe34 	bl	8004e84 <HAL_SPI_Init>
  }
}
 800121c:	bf00      	nop
 800121e:	bd80      	pop	{r7, pc}
 8001220:	20025988 	.word	0x20025988
 8001224:	40015000 	.word	0x40015000

08001228 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001232:	2300      	movs	r3, #0
 8001234:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 8001236:	4b09      	ldr	r3, [pc, #36]	@ (800125c <SPI_Write+0x34>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	1db9      	adds	r1, r7, #6
 800123c:	2201      	movs	r2, #1
 800123e:	4808      	ldr	r0, [pc, #32]	@ (8001260 <SPI_Write+0x38>)
 8001240:	f003 fed1 	bl	8004fe6 <HAL_SPI_Transmit>
 8001244:	4603      	mov	r3, r0
 8001246:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8001248:	7bfb      	ldrb	r3, [r7, #15]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 800124e:	f000 f809 	bl	8001264 <SPI_Error>
  }
}
 8001252:	bf00      	nop
 8001254:	3710      	adds	r7, #16
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	2000000c 	.word	0x2000000c
 8001260:	20025988 	.word	0x20025988

08001264 <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001268:	4803      	ldr	r0, [pc, #12]	@ (8001278 <SPI_Error+0x14>)
 800126a:	f003 fe94 	bl	8004f96 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 800126e:	f7ff ffa1 	bl	80011b4 <SPI_Init>
}
 8001272:	bf00      	nop
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	20025988 	.word	0x20025988

0800127c <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b08a      	sub	sp, #40	@ 0x28
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 8001284:	2300      	movs	r3, #0
 8001286:	613b      	str	r3, [r7, #16]
 8001288:	4b17      	ldr	r3, [pc, #92]	@ (80012e8 <SPI_MspInit+0x6c>)
 800128a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800128c:	4a16      	ldr	r2, [pc, #88]	@ (80012e8 <SPI_MspInit+0x6c>)
 800128e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001292:	6453      	str	r3, [r2, #68]	@ 0x44
 8001294:	4b14      	ldr	r3, [pc, #80]	@ (80012e8 <SPI_MspInit+0x6c>)
 8001296:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001298:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800129c:	613b      	str	r3, [r7, #16]
 800129e:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 80012a0:	2300      	movs	r3, #0
 80012a2:	60fb      	str	r3, [r7, #12]
 80012a4:	4b10      	ldr	r3, [pc, #64]	@ (80012e8 <SPI_MspInit+0x6c>)
 80012a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a8:	4a0f      	ldr	r2, [pc, #60]	@ (80012e8 <SPI_MspInit+0x6c>)
 80012aa:	f043 0320 	orr.w	r3, r3, #32
 80012ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80012b0:	4b0d      	ldr	r3, [pc, #52]	@ (80012e8 <SPI_MspInit+0x6c>)
 80012b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b4:	f003 0320 	and.w	r3, r3, #32
 80012b8:	60fb      	str	r3, [r7, #12]
 80012ba:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 80012bc:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80012c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 80012c2:	2302      	movs	r3, #2
 80012c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 80012c6:	2302      	movs	r3, #2
 80012c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 80012ca:	2301      	movs	r3, #1
 80012cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 80012ce:	2305      	movs	r3, #5
 80012d0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 80012d2:	f107 0314 	add.w	r3, r7, #20
 80012d6:	4619      	mov	r1, r3
 80012d8:	4804      	ldr	r0, [pc, #16]	@ (80012ec <SPI_MspInit+0x70>)
 80012da:	f001 f9f3 	bl	80026c4 <HAL_GPIO_Init>
}
 80012de:	bf00      	nop
 80012e0:	3728      	adds	r7, #40	@ 0x28
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	40023800 	.word	0x40023800
 80012ec:	40021400 	.word	0x40021400

080012f0 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b088      	sub	sp, #32
 80012f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 80012f6:	4b36      	ldr	r3, [pc, #216]	@ (80013d0 <LCD_IO_Init+0xe0>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d164      	bne.n	80013c8 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 80012fe:	4b34      	ldr	r3, [pc, #208]	@ (80013d0 <LCD_IO_Init+0xe0>)
 8001300:	2201      	movs	r2, #1
 8001302:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001304:	2300      	movs	r3, #0
 8001306:	60bb      	str	r3, [r7, #8]
 8001308:	4b32      	ldr	r3, [pc, #200]	@ (80013d4 <LCD_IO_Init+0xe4>)
 800130a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800130c:	4a31      	ldr	r2, [pc, #196]	@ (80013d4 <LCD_IO_Init+0xe4>)
 800130e:	f043 0308 	orr.w	r3, r3, #8
 8001312:	6313      	str	r3, [r2, #48]	@ 0x30
 8001314:	4b2f      	ldr	r3, [pc, #188]	@ (80013d4 <LCD_IO_Init+0xe4>)
 8001316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001318:	f003 0308 	and.w	r3, r3, #8
 800131c:	60bb      	str	r3, [r7, #8]
 800131e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8001320:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001324:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001326:	2301      	movs	r3, #1
 8001328:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800132a:	2300      	movs	r3, #0
 800132c:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800132e:	2302      	movs	r3, #2
 8001330:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8001332:	f107 030c 	add.w	r3, r7, #12
 8001336:	4619      	mov	r1, r3
 8001338:	4827      	ldr	r0, [pc, #156]	@ (80013d8 <LCD_IO_Init+0xe8>)
 800133a:	f001 f9c3 	bl	80026c4 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 800133e:	2300      	movs	r3, #0
 8001340:	607b      	str	r3, [r7, #4]
 8001342:	4b24      	ldr	r3, [pc, #144]	@ (80013d4 <LCD_IO_Init+0xe4>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001346:	4a23      	ldr	r2, [pc, #140]	@ (80013d4 <LCD_IO_Init+0xe4>)
 8001348:	f043 0308 	orr.w	r3, r3, #8
 800134c:	6313      	str	r3, [r2, #48]	@ 0x30
 800134e:	4b21      	ldr	r3, [pc, #132]	@ (80013d4 <LCD_IO_Init+0xe4>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001352:	f003 0308 	and.w	r3, r3, #8
 8001356:	607b      	str	r3, [r7, #4]
 8001358:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 800135a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800135e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001360:	2301      	movs	r3, #1
 8001362:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001364:	2300      	movs	r3, #0
 8001366:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001368:	2302      	movs	r3, #2
 800136a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 800136c:	f107 030c 	add.w	r3, r7, #12
 8001370:	4619      	mov	r1, r3
 8001372:	4819      	ldr	r0, [pc, #100]	@ (80013d8 <LCD_IO_Init+0xe8>)
 8001374:	f001 f9a6 	bl	80026c4 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001378:	2300      	movs	r3, #0
 800137a:	603b      	str	r3, [r7, #0]
 800137c:	4b15      	ldr	r3, [pc, #84]	@ (80013d4 <LCD_IO_Init+0xe4>)
 800137e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001380:	4a14      	ldr	r2, [pc, #80]	@ (80013d4 <LCD_IO_Init+0xe4>)
 8001382:	f043 0304 	orr.w	r3, r3, #4
 8001386:	6313      	str	r3, [r2, #48]	@ 0x30
 8001388:	4b12      	ldr	r3, [pc, #72]	@ (80013d4 <LCD_IO_Init+0xe4>)
 800138a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138c:	f003 0304 	and.w	r3, r3, #4
 8001390:	603b      	str	r3, [r7, #0]
 8001392:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001394:	2304      	movs	r3, #4
 8001396:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001398:	2301      	movs	r3, #1
 800139a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800139c:	2300      	movs	r3, #0
 800139e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80013a0:	2302      	movs	r3, #2
 80013a2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 80013a4:	f107 030c 	add.w	r3, r7, #12
 80013a8:	4619      	mov	r1, r3
 80013aa:	480c      	ldr	r0, [pc, #48]	@ (80013dc <LCD_IO_Init+0xec>)
 80013ac:	f001 f98a 	bl	80026c4 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 80013b0:	2200      	movs	r2, #0
 80013b2:	2104      	movs	r1, #4
 80013b4:	4809      	ldr	r0, [pc, #36]	@ (80013dc <LCD_IO_Init+0xec>)
 80013b6:	f001 fc3d 	bl	8002c34 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 80013ba:	2201      	movs	r2, #1
 80013bc:	2104      	movs	r1, #4
 80013be:	4807      	ldr	r0, [pc, #28]	@ (80013dc <LCD_IO_Init+0xec>)
 80013c0:	f001 fc38 	bl	8002c34 <HAL_GPIO_WritePin>

    SPI_Init();
 80013c4:	f7ff fef6 	bl	80011b4 <SPI_Init>
  }
}
 80013c8:	bf00      	nop
 80013ca:	3720      	adds	r7, #32
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	200259e0 	.word	0x200259e0
 80013d4:	40023800 	.word	0x40023800
 80013d8:	40020c00 	.word	0x40020c00
 80013dc:	40020800 	.word	0x40020800

080013e0 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	4603      	mov	r3, r0
 80013e8:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80013ea:	2201      	movs	r2, #1
 80013ec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013f0:	480a      	ldr	r0, [pc, #40]	@ (800141c <LCD_IO_WriteData+0x3c>)
 80013f2:	f001 fc1f 	bl	8002c34 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 80013f6:	2200      	movs	r2, #0
 80013f8:	2104      	movs	r1, #4
 80013fa:	4809      	ldr	r0, [pc, #36]	@ (8001420 <LCD_IO_WriteData+0x40>)
 80013fc:	f001 fc1a 	bl	8002c34 <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 8001400:	88fb      	ldrh	r3, [r7, #6]
 8001402:	4618      	mov	r0, r3
 8001404:	f7ff ff10 	bl	8001228 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001408:	2201      	movs	r2, #1
 800140a:	2104      	movs	r1, #4
 800140c:	4804      	ldr	r0, [pc, #16]	@ (8001420 <LCD_IO_WriteData+0x40>)
 800140e:	f001 fc11 	bl	8002c34 <HAL_GPIO_WritePin>
}
 8001412:	bf00      	nop
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	40020c00 	.word	0x40020c00
 8001420:	40020800 	.word	0x40020800

08001424 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	4603      	mov	r3, r0
 800142c:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800142e:	2200      	movs	r2, #0
 8001430:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001434:	480a      	ldr	r0, [pc, #40]	@ (8001460 <LCD_IO_WriteReg+0x3c>)
 8001436:	f001 fbfd 	bl	8002c34 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 800143a:	2200      	movs	r2, #0
 800143c:	2104      	movs	r1, #4
 800143e:	4809      	ldr	r0, [pc, #36]	@ (8001464 <LCD_IO_WriteReg+0x40>)
 8001440:	f001 fbf8 	bl	8002c34 <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 8001444:	79fb      	ldrb	r3, [r7, #7]
 8001446:	b29b      	uxth	r3, r3
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff feed 	bl	8001228 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800144e:	2201      	movs	r2, #1
 8001450:	2104      	movs	r1, #4
 8001452:	4804      	ldr	r0, [pc, #16]	@ (8001464 <LCD_IO_WriteReg+0x40>)
 8001454:	f001 fbee 	bl	8002c34 <HAL_GPIO_WritePin>
}
 8001458:	bf00      	nop
 800145a:	3708      	adds	r7, #8
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	40020c00 	.word	0x40020c00
 8001464:	40020800 	.word	0x40020800

08001468 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f000 ff7b 	bl	800236c <HAL_Delay>
}
 8001476:	bf00      	nop
 8001478:	3708      	adds	r7, #8
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}

0800147e <main>:
  MX_RNG_Init();
  MX_SPI5_Init();
  MX_TIM7_Init();

int main(void)
{
 800147e:	b580      	push	{r7, lr}
 8001480:	af00      	add	r7, sp, #0

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001482:	f000 ff01 	bl	8002288 <HAL_Init>
  SystemClockOverride();
 8001486:	f000 f80d 	bl	80014a4 <SystemClockOverride>
//  MX_LTDC_Init();
//  MX_RNG_Init();
//  MX_SPI5_Init();
//  MX_TIM7_Init();

  ApplicationInit();
 800148a:	f7ff f879 	bl	8000580 <ApplicationInit>

  // The default system configuration function is "suspect" so we need to make our own clock configuration
  // Note - You, the developer, MAY have to play with some of this coniguration as you progress in your project


  ApplicationInit(); // Initializes the LCD functionality
 800148e:	f7ff f877 	bl	8000580 <ApplicationInit>

//  LCD_Start_Screen();
  LCD_Visual_Demo();
 8001492:	f7ff f88f 	bl	80005b4 <LCD_Visual_Demo>

  HAL_Delay(5000);
 8001496:	f241 3088 	movw	r0, #5000	@ 0x1388
 800149a:	f000 ff67 	bl	800236c <HAL_Delay>

  // DO NOT CALL THIS FUNCTION WHEN INTERRUPT MODE IS SELECTED IN THE COMPILE SWITCH IN stmpe811.h
  // Un-comment the below function after setting COMPILE_TOUCH to 1 in stmpe811.h
  //LCD_Touch_Polling_Demo(); // This function Will not return

  while (1)
 800149e:	bf00      	nop
 80014a0:	e7fd      	b.n	800149e <main+0x20>
	...

080014a4 <SystemClockOverride>:
    Error_Handler();
  }
}

void SystemClockOverride(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b092      	sub	sp, #72	@ 0x48
 80014a8:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 80014aa:	2300      	movs	r3, #0
 80014ac:	603b      	str	r3, [r7, #0]
 80014ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001520 <SystemClockOverride+0x7c>)
 80014b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b2:	4a1b      	ldr	r2, [pc, #108]	@ (8001520 <SystemClockOverride+0x7c>)
 80014b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ba:	4b19      	ldr	r3, [pc, #100]	@ (8001520 <SystemClockOverride+0x7c>)
 80014bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014c2:	603b      	str	r3, [r7, #0]
 80014c4:	683b      	ldr	r3, [r7, #0]

  // __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1); // not needed, power scaling consumption for when not running at max freq.

  /* Enable HSE Osc and activate PLL with HSE source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014c6:	2301      	movs	r3, #1
 80014c8:	607b      	str	r3, [r7, #4]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014ca:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014ce:	60bb      	str	r3, [r7, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014d0:	2302      	movs	r3, #2
 80014d2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014d4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80014d8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLM = 8;
 80014da:	2308      	movs	r3, #8
 80014dc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 336;
 80014de:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80014e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014e4:	2302      	movs	r3, #2
 80014e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80014e8:	2307      	movs	r3, #7
 80014ea:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80014ec:	1d3b      	adds	r3, r7, #4
 80014ee:	4618      	mov	r0, r3
 80014f0:	f002 fe84 	bl	80041fc <HAL_RCC_OscConfig>

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80014f4:	230f      	movs	r3, #15
 80014f6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014f8:	2302      	movs	r3, #2
 80014fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014fc:	2300      	movs	r3, #0
 80014fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001500:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001504:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001506:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800150a:	647b      	str	r3, [r7, #68]	@ 0x44
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 800150c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001510:	2105      	movs	r1, #5
 8001512:	4618      	mov	r0, r3
 8001514:	f003 f8ea 	bl	80046ec <HAL_RCC_ClockConfig>
}
 8001518:	bf00      	nop
 800151a:	3748      	adds	r7, #72	@ 0x48
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	40023800 	.word	0x40023800

08001524 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001528:	b672      	cpsid	i
}
 800152a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800152c:	bf00      	nop
 800152e:	e7fd      	b.n	800152c <Error_Handler+0x8>

08001530 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	607b      	str	r3, [r7, #4]
 800153a:	4b10      	ldr	r3, [pc, #64]	@ (800157c <HAL_MspInit+0x4c>)
 800153c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800153e:	4a0f      	ldr	r2, [pc, #60]	@ (800157c <HAL_MspInit+0x4c>)
 8001540:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001544:	6453      	str	r3, [r2, #68]	@ 0x44
 8001546:	4b0d      	ldr	r3, [pc, #52]	@ (800157c <HAL_MspInit+0x4c>)
 8001548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800154a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800154e:	607b      	str	r3, [r7, #4]
 8001550:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	603b      	str	r3, [r7, #0]
 8001556:	4b09      	ldr	r3, [pc, #36]	@ (800157c <HAL_MspInit+0x4c>)
 8001558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155a:	4a08      	ldr	r2, [pc, #32]	@ (800157c <HAL_MspInit+0x4c>)
 800155c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001560:	6413      	str	r3, [r2, #64]	@ 0x40
 8001562:	4b06      	ldr	r3, [pc, #24]	@ (800157c <HAL_MspInit+0x4c>)
 8001564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001566:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800156a:	603b      	str	r3, [r7, #0]
 800156c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800156e:	2007      	movs	r0, #7
 8001570:	f001 f832 	bl	80025d8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001574:	bf00      	nop
 8001576:	3708      	adds	r7, #8
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	40023800 	.word	0x40023800

08001580 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b08a      	sub	sp, #40	@ 0x28
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001588:	f107 0314 	add.w	r3, r7, #20
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a29      	ldr	r2, [pc, #164]	@ (8001644 <HAL_I2C_MspInit+0xc4>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d14b      	bne.n	800163a <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015a2:	2300      	movs	r3, #0
 80015a4:	613b      	str	r3, [r7, #16]
 80015a6:	4b28      	ldr	r3, [pc, #160]	@ (8001648 <HAL_I2C_MspInit+0xc8>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015aa:	4a27      	ldr	r2, [pc, #156]	@ (8001648 <HAL_I2C_MspInit+0xc8>)
 80015ac:	f043 0304 	orr.w	r3, r3, #4
 80015b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015b2:	4b25      	ldr	r3, [pc, #148]	@ (8001648 <HAL_I2C_MspInit+0xc8>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b6:	f003 0304 	and.w	r3, r3, #4
 80015ba:	613b      	str	r3, [r7, #16]
 80015bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015be:	2300      	movs	r3, #0
 80015c0:	60fb      	str	r3, [r7, #12]
 80015c2:	4b21      	ldr	r3, [pc, #132]	@ (8001648 <HAL_I2C_MspInit+0xc8>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c6:	4a20      	ldr	r2, [pc, #128]	@ (8001648 <HAL_I2C_MspInit+0xc8>)
 80015c8:	f043 0301 	orr.w	r3, r3, #1
 80015cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ce:	4b1e      	ldr	r3, [pc, #120]	@ (8001648 <HAL_I2C_MspInit+0xc8>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d2:	f003 0301 	and.w	r3, r3, #1
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80015da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015e0:	2312      	movs	r3, #18
 80015e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e8:	2300      	movs	r3, #0
 80015ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80015ec:	2304      	movs	r3, #4
 80015ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80015f0:	f107 0314 	add.w	r3, r7, #20
 80015f4:	4619      	mov	r1, r3
 80015f6:	4815      	ldr	r0, [pc, #84]	@ (800164c <HAL_I2C_MspInit+0xcc>)
 80015f8:	f001 f864 	bl	80026c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80015fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001600:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001602:	2312      	movs	r3, #18
 8001604:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001606:	2300      	movs	r3, #0
 8001608:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160a:	2300      	movs	r3, #0
 800160c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800160e:	2304      	movs	r3, #4
 8001610:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8001612:	f107 0314 	add.w	r3, r7, #20
 8001616:	4619      	mov	r1, r3
 8001618:	480d      	ldr	r0, [pc, #52]	@ (8001650 <HAL_I2C_MspInit+0xd0>)
 800161a:	f001 f853 	bl	80026c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	60bb      	str	r3, [r7, #8]
 8001622:	4b09      	ldr	r3, [pc, #36]	@ (8001648 <HAL_I2C_MspInit+0xc8>)
 8001624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001626:	4a08      	ldr	r2, [pc, #32]	@ (8001648 <HAL_I2C_MspInit+0xc8>)
 8001628:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800162c:	6413      	str	r3, [r2, #64]	@ 0x40
 800162e:	4b06      	ldr	r3, [pc, #24]	@ (8001648 <HAL_I2C_MspInit+0xc8>)
 8001630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001632:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001636:	60bb      	str	r3, [r7, #8]
 8001638:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 800163a:	bf00      	nop
 800163c:	3728      	adds	r7, #40	@ 0x28
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40005c00 	.word	0x40005c00
 8001648:	40023800 	.word	0x40023800
 800164c:	40020800 	.word	0x40020800
 8001650:	40020000 	.word	0x40020000

08001654 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b09a      	sub	sp, #104	@ 0x68
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800165c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	605a      	str	r2, [r3, #4]
 8001666:	609a      	str	r2, [r3, #8]
 8001668:	60da      	str	r2, [r3, #12]
 800166a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800166c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001670:	2230      	movs	r2, #48	@ 0x30
 8001672:	2100      	movs	r1, #0
 8001674:	4618      	mov	r0, r3
 8001676:	f004 f8ef 	bl	8005858 <memset>
  if(hltdc->Instance==LTDC)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a81      	ldr	r2, [pc, #516]	@ (8001884 <HAL_LTDC_MspInit+0x230>)
 8001680:	4293      	cmp	r3, r2
 8001682:	f040 80fa 	bne.w	800187a <HAL_LTDC_MspInit+0x226>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001686:	2308      	movs	r3, #8
 8001688:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 800168a:	2332      	movs	r3, #50	@ 0x32
 800168c:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 800168e:	2302      	movs	r3, #2
 8001690:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001692:	2300      	movs	r3, #0
 8001694:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001696:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800169a:	4618      	mov	r0, r3
 800169c:	f003 fa32 	bl	8004b04 <HAL_RCCEx_PeriphCLKConfig>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 80016a6:	f7ff ff3d 	bl	8001524 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	623b      	str	r3, [r7, #32]
 80016ae:	4b76      	ldr	r3, [pc, #472]	@ (8001888 <HAL_LTDC_MspInit+0x234>)
 80016b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016b2:	4a75      	ldr	r2, [pc, #468]	@ (8001888 <HAL_LTDC_MspInit+0x234>)
 80016b4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80016b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80016ba:	4b73      	ldr	r3, [pc, #460]	@ (8001888 <HAL_LTDC_MspInit+0x234>)
 80016bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016be:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80016c2:	623b      	str	r3, [r7, #32]
 80016c4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	61fb      	str	r3, [r7, #28]
 80016ca:	4b6f      	ldr	r3, [pc, #444]	@ (8001888 <HAL_LTDC_MspInit+0x234>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ce:	4a6e      	ldr	r2, [pc, #440]	@ (8001888 <HAL_LTDC_MspInit+0x234>)
 80016d0:	f043 0320 	orr.w	r3, r3, #32
 80016d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016d6:	4b6c      	ldr	r3, [pc, #432]	@ (8001888 <HAL_LTDC_MspInit+0x234>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016da:	f003 0320 	and.w	r3, r3, #32
 80016de:	61fb      	str	r3, [r7, #28]
 80016e0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e2:	2300      	movs	r3, #0
 80016e4:	61bb      	str	r3, [r7, #24]
 80016e6:	4b68      	ldr	r3, [pc, #416]	@ (8001888 <HAL_LTDC_MspInit+0x234>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ea:	4a67      	ldr	r2, [pc, #412]	@ (8001888 <HAL_LTDC_MspInit+0x234>)
 80016ec:	f043 0301 	orr.w	r3, r3, #1
 80016f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016f2:	4b65      	ldr	r3, [pc, #404]	@ (8001888 <HAL_LTDC_MspInit+0x234>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f6:	f003 0301 	and.w	r3, r3, #1
 80016fa:	61bb      	str	r3, [r7, #24]
 80016fc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016fe:	2300      	movs	r3, #0
 8001700:	617b      	str	r3, [r7, #20]
 8001702:	4b61      	ldr	r3, [pc, #388]	@ (8001888 <HAL_LTDC_MspInit+0x234>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001706:	4a60      	ldr	r2, [pc, #384]	@ (8001888 <HAL_LTDC_MspInit+0x234>)
 8001708:	f043 0302 	orr.w	r3, r3, #2
 800170c:	6313      	str	r3, [r2, #48]	@ 0x30
 800170e:	4b5e      	ldr	r3, [pc, #376]	@ (8001888 <HAL_LTDC_MspInit+0x234>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001712:	f003 0302 	and.w	r3, r3, #2
 8001716:	617b      	str	r3, [r7, #20]
 8001718:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	613b      	str	r3, [r7, #16]
 800171e:	4b5a      	ldr	r3, [pc, #360]	@ (8001888 <HAL_LTDC_MspInit+0x234>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001722:	4a59      	ldr	r2, [pc, #356]	@ (8001888 <HAL_LTDC_MspInit+0x234>)
 8001724:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001728:	6313      	str	r3, [r2, #48]	@ 0x30
 800172a:	4b57      	ldr	r3, [pc, #348]	@ (8001888 <HAL_LTDC_MspInit+0x234>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800172e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001732:	613b      	str	r3, [r7, #16]
 8001734:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	60fb      	str	r3, [r7, #12]
 800173a:	4b53      	ldr	r3, [pc, #332]	@ (8001888 <HAL_LTDC_MspInit+0x234>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173e:	4a52      	ldr	r2, [pc, #328]	@ (8001888 <HAL_LTDC_MspInit+0x234>)
 8001740:	f043 0304 	orr.w	r3, r3, #4
 8001744:	6313      	str	r3, [r2, #48]	@ 0x30
 8001746:	4b50      	ldr	r3, [pc, #320]	@ (8001888 <HAL_LTDC_MspInit+0x234>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174a:	f003 0304 	and.w	r3, r3, #4
 800174e:	60fb      	str	r3, [r7, #12]
 8001750:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001752:	2300      	movs	r3, #0
 8001754:	60bb      	str	r3, [r7, #8]
 8001756:	4b4c      	ldr	r3, [pc, #304]	@ (8001888 <HAL_LTDC_MspInit+0x234>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175a:	4a4b      	ldr	r2, [pc, #300]	@ (8001888 <HAL_LTDC_MspInit+0x234>)
 800175c:	f043 0308 	orr.w	r3, r3, #8
 8001760:	6313      	str	r3, [r2, #48]	@ 0x30
 8001762:	4b49      	ldr	r3, [pc, #292]	@ (8001888 <HAL_LTDC_MspInit+0x234>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001766:	f003 0308 	and.w	r3, r3, #8
 800176a:	60bb      	str	r3, [r7, #8]
 800176c:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 800176e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001772:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001774:	2302      	movs	r3, #2
 8001776:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001778:	2300      	movs	r3, #0
 800177a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177c:	2300      	movs	r3, #0
 800177e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001780:	230e      	movs	r3, #14
 8001782:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001784:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001788:	4619      	mov	r1, r3
 800178a:	4840      	ldr	r0, [pc, #256]	@ (800188c <HAL_LTDC_MspInit+0x238>)
 800178c:	f000 ff9a 	bl	80026c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001790:	f641 0358 	movw	r3, #6232	@ 0x1858
 8001794:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001796:	2302      	movs	r3, #2
 8001798:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179a:	2300      	movs	r3, #0
 800179c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179e:	2300      	movs	r3, #0
 80017a0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017a2:	230e      	movs	r3, #14
 80017a4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80017aa:	4619      	mov	r1, r3
 80017ac:	4838      	ldr	r0, [pc, #224]	@ (8001890 <HAL_LTDC_MspInit+0x23c>)
 80017ae:	f000 ff89 	bl	80026c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 80017b2:	2303      	movs	r3, #3
 80017b4:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b6:	2302      	movs	r3, #2
 80017b8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ba:	2300      	movs	r3, #0
 80017bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017be:	2300      	movs	r3, #0
 80017c0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80017c2:	2309      	movs	r3, #9
 80017c4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80017ca:	4619      	mov	r1, r3
 80017cc:	4831      	ldr	r0, [pc, #196]	@ (8001894 <HAL_LTDC_MspInit+0x240>)
 80017ce:	f000 ff79 	bl	80026c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 80017d2:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80017d6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d8:	2302      	movs	r3, #2
 80017da:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017dc:	2300      	movs	r3, #0
 80017de:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e0:	2300      	movs	r3, #0
 80017e2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017e4:	230e      	movs	r3, #14
 80017e6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017e8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80017ec:	4619      	mov	r1, r3
 80017ee:	4829      	ldr	r0, [pc, #164]	@ (8001894 <HAL_LTDC_MspInit+0x240>)
 80017f0:	f000 ff68 	bl	80026c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 80017f4:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 80017f8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017fa:	2302      	movs	r3, #2
 80017fc:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fe:	2300      	movs	r3, #0
 8001800:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001802:	2300      	movs	r3, #0
 8001804:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001806:	230e      	movs	r3, #14
 8001808:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800180a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800180e:	4619      	mov	r1, r3
 8001810:	4821      	ldr	r0, [pc, #132]	@ (8001898 <HAL_LTDC_MspInit+0x244>)
 8001812:	f000 ff57 	bl	80026c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8001816:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800181a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800181c:	2302      	movs	r3, #2
 800181e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001820:	2300      	movs	r3, #0
 8001822:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001824:	2300      	movs	r3, #0
 8001826:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001828:	230e      	movs	r3, #14
 800182a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800182c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001830:	4619      	mov	r1, r3
 8001832:	481a      	ldr	r0, [pc, #104]	@ (800189c <HAL_LTDC_MspInit+0x248>)
 8001834:	f000 ff46 	bl	80026c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8001838:	2348      	movs	r3, #72	@ 0x48
 800183a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800183c:	2302      	movs	r3, #2
 800183e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001840:	2300      	movs	r3, #0
 8001842:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001844:	2300      	movs	r3, #0
 8001846:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001848:	230e      	movs	r3, #14
 800184a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800184c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001850:	4619      	mov	r1, r3
 8001852:	4813      	ldr	r0, [pc, #76]	@ (80018a0 <HAL_LTDC_MspInit+0x24c>)
 8001854:	f000 ff36 	bl	80026c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8001858:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800185c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185e:	2302      	movs	r3, #2
 8001860:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001862:	2300      	movs	r3, #0
 8001864:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001866:	2300      	movs	r3, #0
 8001868:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800186a:	2309      	movs	r3, #9
 800186c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800186e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001872:	4619      	mov	r1, r3
 8001874:	4808      	ldr	r0, [pc, #32]	@ (8001898 <HAL_LTDC_MspInit+0x244>)
 8001876:	f000 ff25 	bl	80026c4 <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 800187a:	bf00      	nop
 800187c:	3768      	adds	r7, #104	@ 0x68
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	40016800 	.word	0x40016800
 8001888:	40023800 	.word	0x40023800
 800188c:	40021400 	.word	0x40021400
 8001890:	40020000 	.word	0x40020000
 8001894:	40020400 	.word	0x40020400
 8001898:	40021800 	.word	0x40021800
 800189c:	40020800 	.word	0x40020800
 80018a0:	40020c00 	.word	0x40020c00

080018a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b08a      	sub	sp, #40	@ 0x28
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ac:	f107 0314 	add.w	r3, r7, #20
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	60da      	str	r2, [r3, #12]
 80018ba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a19      	ldr	r2, [pc, #100]	@ (8001928 <HAL_SPI_MspInit+0x84>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d12c      	bne.n	8001920 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	613b      	str	r3, [r7, #16]
 80018ca:	4b18      	ldr	r3, [pc, #96]	@ (800192c <HAL_SPI_MspInit+0x88>)
 80018cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ce:	4a17      	ldr	r2, [pc, #92]	@ (800192c <HAL_SPI_MspInit+0x88>)
 80018d0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80018d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80018d6:	4b15      	ldr	r3, [pc, #84]	@ (800192c <HAL_SPI_MspInit+0x88>)
 80018d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018de:	613b      	str	r3, [r7, #16]
 80018e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80018e2:	2300      	movs	r3, #0
 80018e4:	60fb      	str	r3, [r7, #12]
 80018e6:	4b11      	ldr	r3, [pc, #68]	@ (800192c <HAL_SPI_MspInit+0x88>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ea:	4a10      	ldr	r2, [pc, #64]	@ (800192c <HAL_SPI_MspInit+0x88>)
 80018ec:	f043 0320 	orr.w	r3, r3, #32
 80018f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018f2:	4b0e      	ldr	r3, [pc, #56]	@ (800192c <HAL_SPI_MspInit+0x88>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f6:	f003 0320 	and.w	r3, r3, #32
 80018fa:	60fb      	str	r3, [r7, #12]
 80018fc:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80018fe:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001902:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001904:	2302      	movs	r3, #2
 8001906:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001908:	2300      	movs	r3, #0
 800190a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190c:	2300      	movs	r3, #0
 800190e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001910:	2305      	movs	r3, #5
 8001912:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001914:	f107 0314 	add.w	r3, r7, #20
 8001918:	4619      	mov	r1, r3
 800191a:	4805      	ldr	r0, [pc, #20]	@ (8001930 <HAL_SPI_MspInit+0x8c>)
 800191c:	f000 fed2 	bl	80026c4 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 8001920:	bf00      	nop
 8001922:	3728      	adds	r7, #40	@ 0x28
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	40015000 	.word	0x40015000
 800192c:	40023800 	.word	0x40023800
 8001930:	40021400 	.word	0x40021400

08001934 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a08      	ldr	r2, [pc, #32]	@ (8001964 <HAL_SPI_MspDeInit+0x30>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d10a      	bne.n	800195c <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8001946:	4b08      	ldr	r3, [pc, #32]	@ (8001968 <HAL_SPI_MspDeInit+0x34>)
 8001948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800194a:	4a07      	ldr	r2, [pc, #28]	@ (8001968 <HAL_SPI_MspDeInit+0x34>)
 800194c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001950:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8001952:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8001956:	4805      	ldr	r0, [pc, #20]	@ (800196c <HAL_SPI_MspDeInit+0x38>)
 8001958:	f001 f860 	bl	8002a1c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 800195c:	bf00      	nop
 800195e:	3708      	adds	r7, #8
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40015000 	.word	0x40015000
 8001968:	40023800 	.word	0x40023800
 800196c:	40021400 	.word	0x40021400

08001970 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001974:	bf00      	nop
 8001976:	e7fd      	b.n	8001974 <NMI_Handler+0x4>

08001978 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800197c:	bf00      	nop
 800197e:	e7fd      	b.n	800197c <HardFault_Handler+0x4>

08001980 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001984:	bf00      	nop
 8001986:	e7fd      	b.n	8001984 <MemManage_Handler+0x4>

08001988 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800198c:	bf00      	nop
 800198e:	e7fd      	b.n	800198c <BusFault_Handler+0x4>

08001990 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001994:	bf00      	nop
 8001996:	e7fd      	b.n	8001994 <UsageFault_Handler+0x4>

08001998 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800199c:	bf00      	nop
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr

080019a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019a6:	b480      	push	{r7}
 80019a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019aa:	bf00      	nop
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019b8:	bf00      	nop
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr

080019c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019c6:	f000 fcb1 	bl	800232c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019ca:	bf00      	nop
 80019cc:	bd80      	pop	{r7, pc}
	...

080019d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	4603      	mov	r3, r0
 80019d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	db0b      	blt.n	80019fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019e2:	79fb      	ldrb	r3, [r7, #7]
 80019e4:	f003 021f 	and.w	r2, r3, #31
 80019e8:	4907      	ldr	r1, [pc, #28]	@ (8001a08 <__NVIC_EnableIRQ+0x38>)
 80019ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ee:	095b      	lsrs	r3, r3, #5
 80019f0:	2001      	movs	r0, #1
 80019f2:	fa00 f202 	lsl.w	r2, r0, r2
 80019f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019fa:	bf00      	nop
 80019fc:	370c      	adds	r7, #12
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	e000e100 	.word	0xe000e100

08001a0c <STMPE811_Init>:

#define DEFAULT_TESTING_TIMEOUT 250000

/* The below function was created by Tilen MAJERLE but modified by Xavion */
STMPE811_State_t STMPE811_Init(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0

    // Initalize any other GPIO neeeded
    //stmpe811_MspInit(); // Currently we will be just using the HAL GPIO Init fuction to initialize GPIOs..

    // Initialze I2C3 ports
    I2C3_MspInit();
 8001a12:	f000 f9dd 	bl	8001dd0 <I2C3_MspInit>
    /* Initialize I2C */
    I2C3_Init();
 8001a16:	f000 f99d 	bl	8001d54 <I2C3_Init>

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8001a1a:	2202      	movs	r2, #2
 8001a1c:	2103      	movs	r1, #3
 8001a1e:	2082      	movs	r0, #130	@ 0x82
 8001a20:	f000 fa2a 	bl	8001e78 <I2C3_Write>
    HAL_Delay(5);
 8001a24:	2005      	movs	r0, #5
 8001a26:	f000 fca1 	bl	800236c <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	2103      	movs	r1, #3
 8001a2e:	2082      	movs	r0, #130	@ 0x82
 8001a30:	f000 fa22 	bl	8001e78 <I2C3_Write>
    HAL_Delay(2);
 8001a34:	2002      	movs	r0, #2
 8001a36:	f000 fc99 	bl	800236c <HAL_Delay>

    /* Check for STMPE811 Connected */
    uint16_t dataRecieved;
    I2C3_MulitByteRead(STMPE811_ADDRESS, STMPE811_CHIP_ID, (uint8_t * )&dataRecieved, TWOBYTE); // Need to change
 8001a3a:	1cba      	adds	r2, r7, #2
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	2100      	movs	r1, #0
 8001a40:	2082      	movs	r0, #130	@ 0x82
 8001a42:	f000 fa69 	bl	8001f18 <I2C3_MulitByteRead>
    // Flip bytes
    uint16_t chipID = (dataRecieved << 8);
 8001a46:	887b      	ldrh	r3, [r7, #2]
 8001a48:	021b      	lsls	r3, r3, #8
 8001a4a:	80fb      	strh	r3, [r7, #6]
    chipID |= ((dataRecieved & 0xFF00) >> 8);
 8001a4c:	887b      	ldrh	r3, [r7, #2]
 8001a4e:	0a1b      	lsrs	r3, r3, #8
 8001a50:	b29a      	uxth	r2, r3
 8001a52:	88fb      	ldrh	r3, [r7, #6]
 8001a54:	4313      	orrs	r3, r2
 8001a56:	80fb      	strh	r3, [r7, #6]

    if (chipID != STMPE811_CHIP_ID_VALUE) {
 8001a58:	88fb      	ldrh	r3, [r7, #6]
 8001a5a:	f640 0211 	movw	r2, #2065	@ 0x811
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d001      	beq.n	8001a66 <STMPE811_Init+0x5a>
    	return STMPE811_State_Error;
 8001a62:	2303      	movs	r3, #3
 8001a64:	e095      	b.n	8001b92 <STMPE811_Init+0x186>
    }

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8001a66:	2202      	movs	r2, #2
 8001a68:	2103      	movs	r1, #3
 8001a6a:	2082      	movs	r0, #130	@ 0x82
 8001a6c:	f000 fa04 	bl	8001e78 <I2C3_Write>
    HAL_Delay(5);
 8001a70:	2005      	movs	r0, #5
 8001a72:	f000 fc7b 	bl	800236c <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8001a76:	2200      	movs	r2, #0
 8001a78:	2103      	movs	r1, #3
 8001a7a:	2082      	movs	r0, #130	@ 0x82
 8001a7c:	f000 f9fc 	bl	8001e78 <I2C3_Write>
    HAL_Delay(2);
 8001a80:	2002      	movs	r0, #2
 8001a82:	f000 fc73 	bl	800236c <HAL_Delay>

    /* Get the current register value */
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8001a86:	2004      	movs	r0, #4
 8001a88:	f000 f887 	bl	8001b9a <STMPE811_Read>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x01);
 8001a90:	797b      	ldrb	r3, [r7, #5]
 8001a92:	f023 0301 	bic.w	r3, r3, #1
 8001a96:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8001a98:	797b      	ldrb	r3, [r7, #5]
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	2104      	movs	r1, #4
 8001a9e:	2082      	movs	r0, #130	@ 0x82
 8001aa0:	f000 f9ea 	bl	8001e78 <I2C3_Write>
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8001aa4:	2004      	movs	r0, #4
 8001aa6:	f000 f878 	bl	8001b9a <STMPE811_Read>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x02);
 8001aae:	797b      	ldrb	r3, [r7, #5]
 8001ab0:	f023 0302 	bic.w	r3, r3, #2
 8001ab4:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8001ab6:	797b      	ldrb	r3, [r7, #5]
 8001ab8:	461a      	mov	r2, r3
 8001aba:	2104      	movs	r1, #4
 8001abc:	2082      	movs	r0, #130	@ 0x82
 8001abe:	f000 f9db 	bl	8001e78 <I2C3_Write>

    /* Select Sample Time, bit number and ADC Reference */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL1, 0x49);
 8001ac2:	2249      	movs	r2, #73	@ 0x49
 8001ac4:	2120      	movs	r1, #32
 8001ac6:	2082      	movs	r0, #130	@ 0x82
 8001ac8:	f000 f9d6 	bl	8001e78 <I2C3_Write>

    /* Wait for 2 ms */
    HAL_Delay(2);
 8001acc:	2002      	movs	r0, #2
 8001ace:	f000 fc4d 	bl	800236c <HAL_Delay>

    /* Select the ADC clock speed: 3.25 MHz */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL2, 0x01);
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	2121      	movs	r1, #33	@ 0x21
 8001ad6:	2082      	movs	r0, #130	@ 0x82
 8001ad8:	f000 f9ce 	bl	8001e78 <I2C3_Write>

    /* Select TSC pins in non default mode */
    mode = STMPE811_Read(STMPE811_GPIO_AF);
 8001adc:	2017      	movs	r0, #23
 8001ade:	f000 f85c 	bl	8001b9a <STMPE811_Read>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	717b      	strb	r3, [r7, #5]
    mode |= 0x1E;
 8001ae6:	797b      	ldrb	r3, [r7, #5]
 8001ae8:	f043 031e 	orr.w	r3, r3, #30
 8001aec:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_GPIO_AF, mode);
 8001aee:	797b      	ldrb	r3, [r7, #5]
 8001af0:	461a      	mov	r2, r3
 8001af2:	2117      	movs	r1, #23
 8001af4:	2082      	movs	r0, #130	@ 0x82
 8001af6:	f000 f9bf 	bl	8001e78 <I2C3_Write>
    /* Configuration:
    - Touch average control    : 4 samples
    - Touch delay time         : 500 uS
    - Panel driver setting time: 500 uS
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CFG, 0x9A);
 8001afa:	229a      	movs	r2, #154	@ 0x9a
 8001afc:	2141      	movs	r1, #65	@ 0x41
 8001afe:	2082      	movs	r0, #130	@ 0x82
 8001b00:	f000 f9ba 	bl	8001e78 <I2C3_Write>

    /* Configure the Touch FIFO threshold: single point reading */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_TH, 0x01);
 8001b04:	2201      	movs	r2, #1
 8001b06:	214a      	movs	r1, #74	@ 0x4a
 8001b08:	2082      	movs	r0, #130	@ 0x82
 8001b0a:	f000 f9b5 	bl	8001e78 <I2C3_Write>

    /* Clear the FIFO memory content. */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8001b0e:	2201      	movs	r2, #1
 8001b10:	214b      	movs	r1, #75	@ 0x4b
 8001b12:	2082      	movs	r0, #130	@ 0x82
 8001b14:	f000 f9b0 	bl	8001e78 <I2C3_Write>

    /* Put the FIFO back into operation mode  */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8001b18:	2200      	movs	r2, #0
 8001b1a:	214b      	movs	r1, #75	@ 0x4b
 8001b1c:	2082      	movs	r0, #130	@ 0x82
 8001b1e:	f000 f9ab 	bl	8001e78 <I2C3_Write>

    /* Set the range and accuracy pf the pressure measurement (Z) :
    - Fractional part :7
    - Whole part      :1
    */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_TSC_FRACTION_Z, 0x01);
 8001b22:	2201      	movs	r2, #1
 8001b24:	2156      	movs	r1, #86	@ 0x56
 8001b26:	2082      	movs	r0, #130	@ 0x82
 8001b28:	f000 f9a6 	bl	8001e78 <I2C3_Write>

    /* Set the driving capability (limit) of the device for TSC pins: 50mA */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_I_DRIVE, 0x01);
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	2158      	movs	r1, #88	@ 0x58
 8001b30:	2082      	movs	r0, #130	@ 0x82
 8001b32:	f000 f9a1 	bl	8001e78 <I2C3_Write>

    /* Touch screen control configuration (enable TSC):
    - No window tracking index
    - XYZ acquisition mode
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CTRL, 0x03);
 8001b36:	2203      	movs	r2, #3
 8001b38:	2140      	movs	r1, #64	@ 0x40
 8001b3a:	2082      	movs	r0, #130	@ 0x82
 8001b3c:	f000 f99c 	bl	8001e78 <I2C3_Write>

    /* Clear all the status pending bits if any */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);
 8001b40:	22ff      	movs	r2, #255	@ 0xff
 8001b42:	210b      	movs	r1, #11
 8001b44:	2082      	movs	r0, #130	@ 0x82
 8001b46:	f000 f997 	bl	8001e78 <I2C3_Write>

    /* Enable global interrupts */
    #if COMPILE_TOUCH_INTERRUPT_SUPPORT == 1

    enableInterruptSupportForTouch();
 8001b4a:	f000 f8c1 	bl	8001cd0 <enableInterruptSupportForTouch>

    mode = STMPE811_Read(STMPE811_INT_CTRL);
 8001b4e:	2009      	movs	r0, #9
 8001b50:	f000 f823 	bl	8001b9a <STMPE811_Read>
 8001b54:	4603      	mov	r3, r0
 8001b56:	717b      	strb	r3, [r7, #5]
    mode |= 0x01;
 8001b58:	797b      	ldrb	r3, [r7, #5]
 8001b5a:	f043 0301 	orr.w	r3, r3, #1
 8001b5e:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_CTRL, mode);
 8001b60:	797b      	ldrb	r3, [r7, #5]
 8001b62:	461a      	mov	r2, r3
 8001b64:	2109      	movs	r1, #9
 8001b66:	2082      	movs	r0, #130	@ 0x82
 8001b68:	f000 f986 	bl	8001e78 <I2C3_Write>

    /* Enable touch interrupt */
    mode = STMPE811_Read(STMPE811_INT_EN);
 8001b6c:	200a      	movs	r0, #10
 8001b6e:	f000 f814 	bl	8001b9a <STMPE811_Read>
 8001b72:	4603      	mov	r3, r0
 8001b74:	717b      	strb	r3, [r7, #5]
    mode |= 0x01;
 8001b76:	797b      	ldrb	r3, [r7, #5]
 8001b78:	f043 0301 	orr.w	r3, r3, #1
 8001b7c:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_EN, mode);
 8001b7e:	797b      	ldrb	r3, [r7, #5]
 8001b80:	461a      	mov	r2, r3
 8001b82:	210a      	movs	r1, #10
 8001b84:	2082      	movs	r0, #130	@ 0x82
 8001b86:	f000 f977 	bl	8001e78 <I2C3_Write>

    #endif // COMPILE_TOUCH_INTERRUPT_SUPPORT

    /* Wait for 2 ms delay */
    HAL_Delay(200);
 8001b8a:	20c8      	movs	r0, #200	@ 0xc8
 8001b8c:	f000 fbee 	bl	800236c <HAL_Delay>

    return STMPE811_State_Ok;
 8001b90:	2302      	movs	r3, #2

}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}

08001b9a <STMPE811_Read>:

uint8_t STMPE811_Read(uint8_t reg)
{
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	b084      	sub	sp, #16
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	71fb      	strb	r3, [r7, #7]
    // I2C Read
    uint8_t readData;
    I2C3_Read(STMPE811_ADDRESS, reg, &readData);
 8001ba4:	f107 020f 	add.w	r2, r7, #15
 8001ba8:	79fb      	ldrb	r3, [r7, #7]
 8001baa:	4619      	mov	r1, r3
 8001bac:	2082      	movs	r0, #130	@ 0x82
 8001bae:	f000 f98d 	bl	8001ecc <I2C3_Read>

    return readData;
 8001bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3710      	adds	r7, #16
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <STMPE811_Write>:

void STMPE811_Write(uint8_t reg, uint8_t dataToWrite)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	460a      	mov	r2, r1
 8001bc6:	71fb      	strb	r3, [r7, #7]
 8001bc8:	4613      	mov	r3, r2
 8001bca:	71bb      	strb	r3, [r7, #6]
    I2C3_Write(STMPE811_ADDRESS, reg, dataToWrite);
 8001bcc:	79ba      	ldrb	r2, [r7, #6]
 8001bce:	79fb      	ldrb	r3, [r7, #7]
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	2082      	movs	r0, #130	@ 0x82
 8001bd4:	f000 f950 	bl	8001e78 <I2C3_Write>
}
 8001bd8:	bf00      	nop
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <STMPE811_DetermineTouchPosition>:

    return STMPE811_State_Released;
}

void STMPE811_DetermineTouchPosition(STMPE811_TouchData * data)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
    //Pressed
    if (data->orientation == STMPE811_Orientation_Portrait_1) {
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	799b      	ldrb	r3, [r3, #6]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d117      	bne.n	8001c20 <STMPE811_DetermineTouchPosition+0x40>
        data->x = 239 - TM_STMPE811_ReadX(data->x);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	881b      	ldrh	r3, [r3, #0]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f000 f9b1 	bl	8001f5c <TM_STMPE811_ReadX>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8001c00:	b29a      	uxth	r2, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	801a      	strh	r2, [r3, #0]
        data->y = 319 - TM_STMPE811_ReadY(data->y);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	885b      	ldrh	r3, [r3, #2]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f000 fa04 	bl	8002018 <TM_STMPE811_ReadY>
 8001c10:	4603      	mov	r3, r0
 8001c12:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8001c16:	3301      	adds	r3, #1
 8001c18:	b29a      	uxth	r2, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	805a      	strh	r2, [r3, #2]
 8001c1e:	e048      	b.n	8001cb2 <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Portrait_2) {
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	799b      	ldrb	r3, [r3, #6]
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d112      	bne.n	8001c4e <STMPE811_DetermineTouchPosition+0x6e>
        data->x = TM_STMPE811_ReadX(data->x);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	881b      	ldrh	r3, [r3, #0]
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f000 f995 	bl	8001f5c <TM_STMPE811_ReadX>
 8001c32:	4603      	mov	r3, r0
 8001c34:	461a      	mov	r2, r3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	801a      	strh	r2, [r3, #0]
        data->y = TM_STMPE811_ReadY(data->y);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	885b      	ldrh	r3, [r3, #2]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f000 f9ea 	bl	8002018 <TM_STMPE811_ReadY>
 8001c44:	4603      	mov	r3, r0
 8001c46:	461a      	mov	r2, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	805a      	strh	r2, [r3, #2]
 8001c4c:	e031      	b.n	8001cb2 <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Landscape_1) {
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	799b      	ldrb	r3, [r3, #6]
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d115      	bne.n	8001c82 <STMPE811_DetermineTouchPosition+0xa2>
        data->y = TM_STMPE811_ReadX(data->y);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	885b      	ldrh	r3, [r3, #2]
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f000 f97e 	bl	8001f5c <TM_STMPE811_ReadX>
 8001c60:	4603      	mov	r3, r0
 8001c62:	461a      	mov	r2, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	805a      	strh	r2, [r3, #2]
        data->x = 319 - TM_STMPE811_ReadY(data->x);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	881b      	ldrh	r3, [r3, #0]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f000 f9d3 	bl	8002018 <TM_STMPE811_ReadY>
 8001c72:	4603      	mov	r3, r0
 8001c74:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8001c78:	3301      	adds	r3, #1
 8001c7a:	b29a      	uxth	r2, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	801a      	strh	r2, [r3, #0]
 8001c80:	e017      	b.n	8001cb2 <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Landscape_2) {
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	799b      	ldrb	r3, [r3, #6]
 8001c86:	2b03      	cmp	r3, #3
 8001c88:	d113      	bne.n	8001cb2 <STMPE811_DetermineTouchPosition+0xd2>
        data->y = 239 - TM_STMPE811_ReadX(data->x);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	881b      	ldrh	r3, [r3, #0]
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f000 f964 	bl	8001f5c <TM_STMPE811_ReadX>
 8001c94:	4603      	mov	r3, r0
 8001c96:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8001c9a:	b29a      	uxth	r2, r3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	805a      	strh	r2, [r3, #2]
        data->x = TM_STMPE811_ReadY(data->x);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	881b      	ldrh	r3, [r3, #0]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f000 f9b7 	bl	8002018 <TM_STMPE811_ReadY>
 8001caa:	4603      	mov	r3, r0
 8001cac:	461a      	mov	r2, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	801a      	strh	r2, [r3, #0]
    }

    //Reset Fifo
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	214b      	movs	r1, #75	@ 0x4b
 8001cb6:	2082      	movs	r0, #130	@ 0x82
 8001cb8:	f000 f8de 	bl	8001e78 <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	214b      	movs	r1, #75	@ 0x4b
 8001cc0:	2082      	movs	r0, #130	@ 0x82
 8001cc2:	f000 f8d9 	bl	8001e78 <I2C3_Write>
}
 8001cc6:	bf00      	nop
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
	...

08001cd0 <enableInterruptSupportForTouch>:
}

#if COMPILE_TOUCH_INTERRUPT_SUPPORT == 1

void enableInterruptSupportForTouch(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0
    // Initialze the GPIO and enable the interrupt
    // Interrupt is on interrupt Line PA15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	603b      	str	r3, [r7, #0]
 8001cda:	4b14      	ldr	r3, [pc, #80]	@ (8001d2c <enableInterruptSupportForTouch+0x5c>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cde:	4a13      	ldr	r2, [pc, #76]	@ (8001d2c <enableInterruptSupportForTouch+0x5c>)
 8001ce0:	f043 0301 	orr.w	r3, r3, #1
 8001ce4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ce6:	4b11      	ldr	r3, [pc, #68]	@ (8001d2c <enableInterruptSupportForTouch+0x5c>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cea:	f003 0301 	and.w	r3, r3, #1
 8001cee:	603b      	str	r3, [r7, #0]
 8001cf0:	683b      	ldr	r3, [r7, #0]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf2:	1d3b      	adds	r3, r7, #4
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	605a      	str	r2, [r3, #4]
 8001cfa:	609a      	str	r2, [r3, #8]
 8001cfc:	60da      	str	r2, [r3, #12]
 8001cfe:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001d00:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001d04:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001d06:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001d0a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d10:	2302      	movs	r3, #2
 8001d12:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d14:	1d3b      	adds	r3, r7, #4
 8001d16:	4619      	mov	r1, r3
 8001d18:	4805      	ldr	r0, [pc, #20]	@ (8001d30 <enableInterruptSupportForTouch+0x60>)
 8001d1a:	f000 fcd3 	bl	80026c4 <HAL_GPIO_Init>

    NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001d1e:	2028      	movs	r0, #40	@ 0x28
 8001d20:	f7ff fe56 	bl	80019d0 <__NVIC_EnableIRQ>

}
 8001d24:	bf00      	nop
 8001d26:	3718      	adds	r7, #24
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	40020000 	.word	0x40020000

08001d34 <verifyHAL_I2C_IS_OKAY>:

#endif


//  ******************************** I2C Functions ********************************//
void verifyHAL_I2C_IS_OKAY(){
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
    if (HAL_status != HAL_OK)
 8001d38:	4b05      	ldr	r3, [pc, #20]	@ (8001d50 <verifyHAL_I2C_IS_OKAY+0x1c>)
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <verifyHAL_I2C_IS_OKAY+0x10>
    {
        while(1);
 8001d40:	bf00      	nop
 8001d42:	e7fd      	b.n	8001d40 <verifyHAL_I2C_IS_OKAY+0xc>
    }
}
 8001d44:	bf00      	nop
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	20025a38 	.word	0x20025a38

08001d54 <I2C3_Init>:

static void I2C3_Init()
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0

	__HAL_RCC_I2C3_CLK_ENABLE();
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	603b      	str	r3, [r7, #0]
 8001d5e:	4b18      	ldr	r3, [pc, #96]	@ (8001dc0 <I2C3_Init+0x6c>)
 8001d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d62:	4a17      	ldr	r2, [pc, #92]	@ (8001dc0 <I2C3_Init+0x6c>)
 8001d64:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001d68:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d6a:	4b15      	ldr	r3, [pc, #84]	@ (8001dc0 <I2C3_Init+0x6c>)
 8001d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001d72:	603b      	str	r3, [r7, #0]
 8001d74:	683b      	ldr	r3, [r7, #0]
    // Configure I2C3
    hI2C3.Instance = STMPE811_I2C;
 8001d76:	4b13      	ldr	r3, [pc, #76]	@ (8001dc4 <I2C3_Init+0x70>)
 8001d78:	4a13      	ldr	r2, [pc, #76]	@ (8001dc8 <I2C3_Init+0x74>)
 8001d7a:	601a      	str	r2, [r3, #0]
    hI2C3.Init.ClockSpeed = STMPE811_I2C_CLOCK;
 8001d7c:	4b11      	ldr	r3, [pc, #68]	@ (8001dc4 <I2C3_Init+0x70>)
 8001d7e:	4a13      	ldr	r2, [pc, #76]	@ (8001dcc <I2C3_Init+0x78>)
 8001d80:	605a      	str	r2, [r3, #4]
    hI2C3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d82:	4b10      	ldr	r3, [pc, #64]	@ (8001dc4 <I2C3_Init+0x70>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	609a      	str	r2, [r3, #8]
    hI2C3.Init.OwnAddress1 = 0x00; // May be wrong
 8001d88:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc4 <I2C3_Init+0x70>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	60da      	str	r2, [r3, #12]
    hI2C3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc4 <I2C3_Init+0x70>)
 8001d90:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d94:	611a      	str	r2, [r3, #16]
    hI2C3.Init.GeneralCallMode = I2C_NOSTRETCH_DISABLE;
 8001d96:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc4 <I2C3_Init+0x70>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	61da      	str	r2, [r3, #28]
    hI2C3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d9c:	4b09      	ldr	r3, [pc, #36]	@ (8001dc4 <I2C3_Init+0x70>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	621a      	str	r2, [r3, #32]
    // Do we need to configutre I2C Mode?

    // Initialize I2C3 interface
    HAL_StatusTypeDef status;
    status = HAL_I2C_Init(&hI2C3);
 8001da2:	4808      	ldr	r0, [pc, #32]	@ (8001dc4 <I2C3_Init+0x70>)
 8001da4:	f000 ff60 	bl	8002c68 <HAL_I2C_Init>
 8001da8:	4603      	mov	r3, r0
 8001daa:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8001dac:	79fb      	ldrb	r3, [r7, #7]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <I2C3_Init+0x62>
    {
        for(;;); // Catch error
 8001db2:	bf00      	nop
 8001db4:	e7fd      	b.n	8001db2 <I2C3_Init+0x5e>
    }
    return;
 8001db6:	bf00      	nop
}
 8001db8:	3708      	adds	r7, #8
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	40023800 	.word	0x40023800
 8001dc4:	200259e4 	.word	0x200259e4
 8001dc8:	40005c00 	.word	0x40005c00
 8001dcc:	000186a0 	.word	0x000186a0

08001dd0 <I2C3_MspInit>:

// GPIO Initializations
static void I2C3_MspInit(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b088      	sub	sp, #32
 8001dd4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd6:	f107 030c 	add.w	r3, r7, #12
 8001dda:	2200      	movs	r2, #0
 8001ddc:	601a      	str	r2, [r3, #0]
 8001dde:	605a      	str	r2, [r3, #4]
 8001de0:	609a      	str	r2, [r3, #8]
 8001de2:	60da      	str	r2, [r3, #12]
 8001de4:	611a      	str	r2, [r3, #16]
    // Enable Clocks
    // GPIOC
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001de6:	2300      	movs	r3, #0
 8001de8:	60bb      	str	r3, [r7, #8]
 8001dea:	4b20      	ldr	r3, [pc, #128]	@ (8001e6c <I2C3_MspInit+0x9c>)
 8001dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dee:	4a1f      	ldr	r2, [pc, #124]	@ (8001e6c <I2C3_MspInit+0x9c>)
 8001df0:	f043 0304 	orr.w	r3, r3, #4
 8001df4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001df6:	4b1d      	ldr	r3, [pc, #116]	@ (8001e6c <I2C3_MspInit+0x9c>)
 8001df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dfa:	f003 0304 	and.w	r3, r3, #4
 8001dfe:	60bb      	str	r3, [r7, #8]
 8001e00:	68bb      	ldr	r3, [r7, #8]

    // GPIOA
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e02:	2300      	movs	r3, #0
 8001e04:	607b      	str	r3, [r7, #4]
 8001e06:	4b19      	ldr	r3, [pc, #100]	@ (8001e6c <I2C3_MspInit+0x9c>)
 8001e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e0a:	4a18      	ldr	r2, [pc, #96]	@ (8001e6c <I2C3_MspInit+0x9c>)
 8001e0c:	f043 0301 	orr.w	r3, r3, #1
 8001e10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e12:	4b16      	ldr	r3, [pc, #88]	@ (8001e6c <I2C3_MspInit+0x9c>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e16:	f003 0301 	and.w	r3, r3, #1
 8001e1a:	607b      	str	r3, [r7, #4]
 8001e1c:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : I2C3_SDA_Pin */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8001e1e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e22:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e24:	2312      	movs	r3, #18
 8001e26:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001e30:	2304      	movs	r3, #4
 8001e32:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001e34:	f107 030c 	add.w	r3, r7, #12
 8001e38:	4619      	mov	r1, r3
 8001e3a:	480d      	ldr	r0, [pc, #52]	@ (8001e70 <I2C3_MspInit+0xa0>)
 8001e3c:	f000 fc42 	bl	80026c4 <HAL_GPIO_Init>

    /*Configure GPIO pin : I2C3_SCL_Pin */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8001e40:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e44:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e46:	2312      	movs	r3, #18
 8001e48:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001e52:	2304      	movs	r3, #4
 8001e54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8001e56:	f107 030c 	add.w	r3, r7, #12
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	4805      	ldr	r0, [pc, #20]	@ (8001e74 <I2C3_MspInit+0xa4>)
 8001e5e:	f000 fc31 	bl	80026c4 <HAL_GPIO_Init>

}
 8001e62:	bf00      	nop
 8001e64:	3720      	adds	r7, #32
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	40023800 	.word	0x40023800
 8001e70:	40020800 	.word	0x40020800
 8001e74:	40020000 	.word	0x40020000

08001e78 <I2C3_Write>:

// This function should only be used for single BYTE transfers
void I2C3_Write(uint16_t devAddr, uint8_t reg, uint8_t data)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b088      	sub	sp, #32
 8001e7c:	af04      	add	r7, sp, #16
 8001e7e:	4603      	mov	r3, r0
 8001e80:	80fb      	strh	r3, [r7, #6]
 8001e82:	460b      	mov	r3, r1
 8001e84:	717b      	strb	r3, [r7, #5]
 8001e86:	4613      	mov	r3, r2
 8001e88:	713b      	strb	r3, [r7, #4]
    uint8_t dataConversion = data; // data will be a raw hex value this is mainly for debugging...
 8001e8a:	793b      	ldrb	r3, [r7, #4]
 8001e8c:	73fb      	strb	r3, [r7, #15]
    // Learning topic - Is this needed? Or can I just use &data in the function call?
    HAL_status = HAL_I2C_Mem_Write(&hI2C3, devAddr, reg, I2C_MEMADD_SIZE_8BIT, &dataConversion, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8001e8e:	797b      	ldrb	r3, [r7, #5]
 8001e90:	b29a      	uxth	r2, r3
 8001e92:	88f9      	ldrh	r1, [r7, #6]
 8001e94:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec0 <I2C3_Write+0x48>)
 8001e96:	9302      	str	r3, [sp, #8]
 8001e98:	2301      	movs	r3, #1
 8001e9a:	9301      	str	r3, [sp, #4]
 8001e9c:	f107 030f 	add.w	r3, r7, #15
 8001ea0:	9300      	str	r3, [sp, #0]
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	4807      	ldr	r0, [pc, #28]	@ (8001ec4 <I2C3_Write+0x4c>)
 8001ea6:	f001 f823 	bl	8002ef0 <HAL_I2C_Mem_Write>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	461a      	mov	r2, r3
 8001eae:	4b06      	ldr	r3, [pc, #24]	@ (8001ec8 <I2C3_Write+0x50>)
 8001eb0:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8001eb2:	f7ff ff3f 	bl	8001d34 <verifyHAL_I2C_IS_OKAY>
}
 8001eb6:	bf00      	nop
 8001eb8:	3710      	adds	r7, #16
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	0003d090 	.word	0x0003d090
 8001ec4:	200259e4 	.word	0x200259e4
 8001ec8:	20025a38 	.word	0x20025a38

08001ecc <I2C3_Read>:

// This function should only be used for single BYTE transfers
void I2C3_Read(uint8_t address, uint8_t reg, uint8_t * rxData)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b086      	sub	sp, #24
 8001ed0:	af04      	add	r7, sp, #16
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	603a      	str	r2, [r7, #0]
 8001ed6:	71fb      	strb	r3, [r7, #7]
 8001ed8:	460b      	mov	r3, r1
 8001eda:	71bb      	strb	r3, [r7, #6]
    // Need to use MEM functions
    HAL_status = HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8001edc:	79fb      	ldrb	r3, [r7, #7]
 8001ede:	b299      	uxth	r1, r3
 8001ee0:	79bb      	ldrb	r3, [r7, #6]
 8001ee2:	b29a      	uxth	r2, r3
 8001ee4:	4b09      	ldr	r3, [pc, #36]	@ (8001f0c <I2C3_Read+0x40>)
 8001ee6:	9302      	str	r3, [sp, #8]
 8001ee8:	2301      	movs	r3, #1
 8001eea:	9301      	str	r3, [sp, #4]
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	9300      	str	r3, [sp, #0]
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	4807      	ldr	r0, [pc, #28]	@ (8001f10 <I2C3_Read+0x44>)
 8001ef4:	f001 f8f6 	bl	80030e4 <HAL_I2C_Mem_Read>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	461a      	mov	r2, r3
 8001efc:	4b05      	ldr	r3, [pc, #20]	@ (8001f14 <I2C3_Read+0x48>)
 8001efe:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8001f00:	f7ff ff18 	bl	8001d34 <verifyHAL_I2C_IS_OKAY>
}
 8001f04:	bf00      	nop
 8001f06:	3708      	adds	r7, #8
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	0003d090 	.word	0x0003d090
 8001f10:	200259e4 	.word	0x200259e4
 8001f14:	20025a38 	.word	0x20025a38

08001f18 <I2C3_MulitByteRead>:

// This function should be used for multiple byte reads from a reg
void I2C3_MulitByteRead(uint8_t address, uint8_t reg, uint8_t * rxData, uint16_t numOfBytes)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b086      	sub	sp, #24
 8001f1c:	af04      	add	r7, sp, #16
 8001f1e:	603a      	str	r2, [r7, #0]
 8001f20:	461a      	mov	r2, r3
 8001f22:	4603      	mov	r3, r0
 8001f24:	71fb      	strb	r3, [r7, #7]
 8001f26:	460b      	mov	r3, r1
 8001f28:	71bb      	strb	r3, [r7, #6]
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, numOfBytes, DEFAULT_TESTING_TIMEOUT);
 8001f2e:	79fb      	ldrb	r3, [r7, #7]
 8001f30:	b299      	uxth	r1, r3
 8001f32:	79bb      	ldrb	r3, [r7, #6]
 8001f34:	b29a      	uxth	r2, r3
 8001f36:	4b07      	ldr	r3, [pc, #28]	@ (8001f54 <I2C3_MulitByteRead+0x3c>)
 8001f38:	9302      	str	r3, [sp, #8]
 8001f3a:	88bb      	ldrh	r3, [r7, #4]
 8001f3c:	9301      	str	r3, [sp, #4]
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	9300      	str	r3, [sp, #0]
 8001f42:	2301      	movs	r3, #1
 8001f44:	4804      	ldr	r0, [pc, #16]	@ (8001f58 <I2C3_MulitByteRead+0x40>)
 8001f46:	f001 f8cd 	bl	80030e4 <HAL_I2C_Mem_Read>
}
 8001f4a:	bf00      	nop
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	0003d090 	.word	0x0003d090
 8001f58:	200259e4 	.word	0x200259e4

08001f5c <TM_STMPE811_ReadX>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadX(uint16_t x) { // TM FUNCTION
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b084      	sub	sp, #16
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	4603      	mov	r3, r0
 8001f64:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dx;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_X);
 8001f66:	204d      	movs	r0, #77	@ 0x4d
 8001f68:	f7ff fe17 	bl	8001b9a <STMPE811_Read>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_X + 1);
 8001f70:	204e      	movs	r0, #78	@ 0x4e
 8001f72:	f7ff fe12 	bl	8001b9a <STMPE811_Read>
 8001f76:	4603      	mov	r3, r0
 8001f78:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 8001f7a:	7a7b      	ldrb	r3, [r7, #9]
 8001f7c:	021b      	lsls	r3, r3, #8
 8001f7e:	b21a      	sxth	r2, r3
 8001f80:	7a3b      	ldrb	r3, [r7, #8]
 8001f82:	b21b      	sxth	r3, r3
 8001f84:	4313      	orrs	r3, r2
 8001f86:	81fb      	strh	r3, [r7, #14]

    if (val <= 3000) {
 8001f88:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f8c:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001f90:	4293      	cmp	r3, r2
 8001f92:	dc06      	bgt.n	8001fa2 <TM_STMPE811_ReadX+0x46>
        val = 3900 - val;
 8001f94:	89fb      	ldrh	r3, [r7, #14]
 8001f96:	f5c3 6373 	rsb	r3, r3, #3888	@ 0xf30
 8001f9a:	330c      	adds	r3, #12
 8001f9c:	b29b      	uxth	r3, r3
 8001f9e:	81fb      	strh	r3, [r7, #14]
 8001fa0:	e005      	b.n	8001fae <TM_STMPE811_ReadX+0x52>
    } else {
        val = 3800 - val;
 8001fa2:	89fb      	ldrh	r3, [r7, #14]
 8001fa4:	f5c3 636d 	rsb	r3, r3, #3792	@ 0xed0
 8001fa8:	3308      	adds	r3, #8
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	81fb      	strh	r3, [r7, #14]
    }

    val /= 15;
 8001fae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001fb2:	4a18      	ldr	r2, [pc, #96]	@ (8002014 <TM_STMPE811_ReadX+0xb8>)
 8001fb4:	fb82 1203 	smull	r1, r2, r2, r3
 8001fb8:	441a      	add	r2, r3
 8001fba:	10d2      	asrs	r2, r2, #3
 8001fbc:	17db      	asrs	r3, r3, #31
 8001fbe:	1ad3      	subs	r3, r2, r3
 8001fc0:	81fb      	strh	r3, [r7, #14]

    if (val > 239) {
 8001fc2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001fc6:	2bef      	cmp	r3, #239	@ 0xef
 8001fc8:	dd02      	ble.n	8001fd0 <TM_STMPE811_ReadX+0x74>
        val = 239;
 8001fca:	23ef      	movs	r3, #239	@ 0xef
 8001fcc:	81fb      	strh	r3, [r7, #14]
 8001fce:	e005      	b.n	8001fdc <TM_STMPE811_ReadX+0x80>
    } else if (val < 0) {
 8001fd0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	da01      	bge.n	8001fdc <TM_STMPE811_ReadX+0x80>
        val = 0;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	81fb      	strh	r3, [r7, #14]
    }

    dx = (val > x) ? (val - x) : (x - val);
 8001fdc:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001fe0:	88fb      	ldrh	r3, [r7, #6]
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	dd05      	ble.n	8001ff2 <TM_STMPE811_ReadX+0x96>
 8001fe6:	89fa      	ldrh	r2, [r7, #14]
 8001fe8:	88fb      	ldrh	r3, [r7, #6]
 8001fea:	1ad3      	subs	r3, r2, r3
 8001fec:	b29b      	uxth	r3, r3
 8001fee:	b21b      	sxth	r3, r3
 8001ff0:	e004      	b.n	8001ffc <TM_STMPE811_ReadX+0xa0>
 8001ff2:	89fb      	ldrh	r3, [r7, #14]
 8001ff4:	88fa      	ldrh	r2, [r7, #6]
 8001ff6:	1ad3      	subs	r3, r2, r3
 8001ff8:	b29b      	uxth	r3, r3
 8001ffa:	b21b      	sxth	r3, r3
 8001ffc:	81bb      	strh	r3, [r7, #12]
    if (dx > 4) {
 8001ffe:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002002:	2b04      	cmp	r3, #4
 8002004:	dd01      	ble.n	800200a <TM_STMPE811_ReadX+0xae>
        return val;
 8002006:	89fb      	ldrh	r3, [r7, #14]
 8002008:	e000      	b.n	800200c <TM_STMPE811_ReadX+0xb0>
    }
    return x;
 800200a:	88fb      	ldrh	r3, [r7, #6]
}
 800200c:	4618      	mov	r0, r3
 800200e:	3710      	adds	r7, #16
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	88888889 	.word	0x88888889

08002018 <TM_STMPE811_ReadY>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadY(uint16_t y) { // TM FUNCTION
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	4603      	mov	r3, r0
 8002020:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dy;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_Y);
 8002022:	204f      	movs	r0, #79	@ 0x4f
 8002024:	f7ff fdb9 	bl	8001b9a <STMPE811_Read>
 8002028:	4603      	mov	r3, r0
 800202a:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_Y + 1);
 800202c:	2050      	movs	r0, #80	@ 0x50
 800202e:	f7ff fdb4 	bl	8001b9a <STMPE811_Read>
 8002032:	4603      	mov	r3, r0
 8002034:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 8002036:	7a7b      	ldrb	r3, [r7, #9]
 8002038:	021b      	lsls	r3, r3, #8
 800203a:	b21a      	sxth	r2, r3
 800203c:	7a3b      	ldrb	r3, [r7, #8]
 800203e:	b21b      	sxth	r3, r3
 8002040:	4313      	orrs	r3, r2
 8002042:	81fb      	strh	r3, [r7, #14]

    val -= 360;
 8002044:	89fb      	ldrh	r3, [r7, #14]
 8002046:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800204a:	b29b      	uxth	r3, r3
 800204c:	81fb      	strh	r3, [r7, #14]
    val = val / 11;
 800204e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002052:	4a19      	ldr	r2, [pc, #100]	@ (80020b8 <TM_STMPE811_ReadY+0xa0>)
 8002054:	fb82 1203 	smull	r1, r2, r2, r3
 8002058:	1052      	asrs	r2, r2, #1
 800205a:	17db      	asrs	r3, r3, #31
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	81fb      	strh	r3, [r7, #14]

    if (val <= 0) {
 8002060:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002064:	2b00      	cmp	r3, #0
 8002066:	dc02      	bgt.n	800206e <TM_STMPE811_ReadY+0x56>
        val = 0;
 8002068:	2300      	movs	r3, #0
 800206a:	81fb      	strh	r3, [r7, #14]
 800206c:	e007      	b.n	800207e <TM_STMPE811_ReadY+0x66>
    } else if (val >= 320) {
 800206e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002072:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002076:	db02      	blt.n	800207e <TM_STMPE811_ReadY+0x66>
        val = 319;
 8002078:	f240 133f 	movw	r3, #319	@ 0x13f
 800207c:	81fb      	strh	r3, [r7, #14]
    }

    dy = (val > y) ? (val - y) : (y - val);
 800207e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002082:	88fb      	ldrh	r3, [r7, #6]
 8002084:	429a      	cmp	r2, r3
 8002086:	dd05      	ble.n	8002094 <TM_STMPE811_ReadY+0x7c>
 8002088:	89fa      	ldrh	r2, [r7, #14]
 800208a:	88fb      	ldrh	r3, [r7, #6]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	b29b      	uxth	r3, r3
 8002090:	b21b      	sxth	r3, r3
 8002092:	e004      	b.n	800209e <TM_STMPE811_ReadY+0x86>
 8002094:	89fb      	ldrh	r3, [r7, #14]
 8002096:	88fa      	ldrh	r2, [r7, #6]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	b29b      	uxth	r3, r3
 800209c:	b21b      	sxth	r3, r3
 800209e:	81bb      	strh	r3, [r7, #12]
    if (dy > 4) {
 80020a0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80020a4:	2b04      	cmp	r3, #4
 80020a6:	dd01      	ble.n	80020ac <TM_STMPE811_ReadY+0x94>
        return val;
 80020a8:	89fb      	ldrh	r3, [r7, #14]
 80020aa:	e000      	b.n	80020ae <TM_STMPE811_ReadY+0x96>
    }
    return y;
 80020ac:	88fb      	ldrh	r3, [r7, #6]
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3710      	adds	r7, #16
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	2e8ba2e9 	.word	0x2e8ba2e9

080020bc <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0
}
 80020c0:	bf00      	nop
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr

080020ca <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020ca:	b580      	push	{r7, lr}
 80020cc:	b086      	sub	sp, #24
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	60f8      	str	r0, [r7, #12]
 80020d2:	60b9      	str	r1, [r7, #8]
 80020d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020d6:	2300      	movs	r3, #0
 80020d8:	617b      	str	r3, [r7, #20]
 80020da:	e00a      	b.n	80020f2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020dc:	f3af 8000 	nop.w
 80020e0:	4601      	mov	r1, r0
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	1c5a      	adds	r2, r3, #1
 80020e6:	60ba      	str	r2, [r7, #8]
 80020e8:	b2ca      	uxtb	r2, r1
 80020ea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	3301      	adds	r3, #1
 80020f0:	617b      	str	r3, [r7, #20]
 80020f2:	697a      	ldr	r2, [r7, #20]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	429a      	cmp	r2, r3
 80020f8:	dbf0      	blt.n	80020dc <_read+0x12>
  }

  return len;
 80020fa:	687b      	ldr	r3, [r7, #4]
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3718      	adds	r7, #24
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}

08002104 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b086      	sub	sp, #24
 8002108:	af00      	add	r7, sp, #0
 800210a:	60f8      	str	r0, [r7, #12]
 800210c:	60b9      	str	r1, [r7, #8]
 800210e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002110:	2300      	movs	r3, #0
 8002112:	617b      	str	r3, [r7, #20]
 8002114:	e009      	b.n	800212a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	1c5a      	adds	r2, r3, #1
 800211a:	60ba      	str	r2, [r7, #8]
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	4618      	mov	r0, r3
 8002120:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	3301      	adds	r3, #1
 8002128:	617b      	str	r3, [r7, #20]
 800212a:	697a      	ldr	r2, [r7, #20]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	429a      	cmp	r2, r3
 8002130:	dbf1      	blt.n	8002116 <_write+0x12>
  }
  return len;
 8002132:	687b      	ldr	r3, [r7, #4]
}
 8002134:	4618      	mov	r0, r3
 8002136:	3718      	adds	r7, #24
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}

0800213c <_close>:

int _close(int file)
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002144:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002148:	4618      	mov	r0, r3
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr

08002154 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002164:	605a      	str	r2, [r3, #4]
  return 0;
 8002166:	2300      	movs	r3, #0
}
 8002168:	4618      	mov	r0, r3
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <_isatty>:

int _isatty(int file)
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800217c:	2301      	movs	r3, #1
}
 800217e:	4618      	mov	r0, r3
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr

0800218a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800218a:	b480      	push	{r7}
 800218c:	b085      	sub	sp, #20
 800218e:	af00      	add	r7, sp, #0
 8002190:	60f8      	str	r0, [r7, #12]
 8002192:	60b9      	str	r1, [r7, #8]
 8002194:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002196:	2300      	movs	r3, #0
}
 8002198:	4618      	mov	r0, r3
 800219a:	3714      	adds	r7, #20
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr

080021a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b086      	sub	sp, #24
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021ac:	4a14      	ldr	r2, [pc, #80]	@ (8002200 <_sbrk+0x5c>)
 80021ae:	4b15      	ldr	r3, [pc, #84]	@ (8002204 <_sbrk+0x60>)
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021b8:	4b13      	ldr	r3, [pc, #76]	@ (8002208 <_sbrk+0x64>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d102      	bne.n	80021c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021c0:	4b11      	ldr	r3, [pc, #68]	@ (8002208 <_sbrk+0x64>)
 80021c2:	4a12      	ldr	r2, [pc, #72]	@ (800220c <_sbrk+0x68>)
 80021c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021c6:	4b10      	ldr	r3, [pc, #64]	@ (8002208 <_sbrk+0x64>)
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4413      	add	r3, r2
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d207      	bcs.n	80021e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021d4:	f003 fb8e 	bl	80058f4 <__errno>
 80021d8:	4603      	mov	r3, r0
 80021da:	220c      	movs	r2, #12
 80021dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021de:	f04f 33ff 	mov.w	r3, #4294967295
 80021e2:	e009      	b.n	80021f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021e4:	4b08      	ldr	r3, [pc, #32]	@ (8002208 <_sbrk+0x64>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021ea:	4b07      	ldr	r3, [pc, #28]	@ (8002208 <_sbrk+0x64>)
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4413      	add	r3, r2
 80021f2:	4a05      	ldr	r2, [pc, #20]	@ (8002208 <_sbrk+0x64>)
 80021f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021f6:	68fb      	ldr	r3, [r7, #12]
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3718      	adds	r7, #24
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	20030000 	.word	0x20030000
 8002204:	00000400 	.word	0x00000400
 8002208:	20025a3c 	.word	0x20025a3c
 800220c:	20025b90 	.word	0x20025b90

08002210 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002214:	4b06      	ldr	r3, [pc, #24]	@ (8002230 <SystemInit+0x20>)
 8002216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800221a:	4a05      	ldr	r2, [pc, #20]	@ (8002230 <SystemInit+0x20>)
 800221c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002220:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002224:	bf00      	nop
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	e000ed00 	.word	0xe000ed00

08002234 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002234:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800226c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002238:	f7ff ffea 	bl	8002210 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800223c:	480c      	ldr	r0, [pc, #48]	@ (8002270 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800223e:	490d      	ldr	r1, [pc, #52]	@ (8002274 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002240:	4a0d      	ldr	r2, [pc, #52]	@ (8002278 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002242:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002244:	e002      	b.n	800224c <LoopCopyDataInit>

08002246 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002246:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002248:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800224a:	3304      	adds	r3, #4

0800224c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800224c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800224e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002250:	d3f9      	bcc.n	8002246 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002252:	4a0a      	ldr	r2, [pc, #40]	@ (800227c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002254:	4c0a      	ldr	r4, [pc, #40]	@ (8002280 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002256:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002258:	e001      	b.n	800225e <LoopFillZerobss>

0800225a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800225a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800225c:	3204      	adds	r2, #4

0800225e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800225e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002260:	d3fb      	bcc.n	800225a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002262:	f003 fb4d 	bl	8005900 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002266:	f7ff f90a 	bl	800147e <main>
  bx  lr    
 800226a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800226c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002270:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002274:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002278:	080075f8 	.word	0x080075f8
  ldr r2, =_sbss
 800227c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002280:	20025b90 	.word	0x20025b90

08002284 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002284:	e7fe      	b.n	8002284 <ADC_IRQHandler>
	...

08002288 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800228c:	4b0e      	ldr	r3, [pc, #56]	@ (80022c8 <HAL_Init+0x40>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a0d      	ldr	r2, [pc, #52]	@ (80022c8 <HAL_Init+0x40>)
 8002292:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002296:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002298:	4b0b      	ldr	r3, [pc, #44]	@ (80022c8 <HAL_Init+0x40>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a0a      	ldr	r2, [pc, #40]	@ (80022c8 <HAL_Init+0x40>)
 800229e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022a4:	4b08      	ldr	r3, [pc, #32]	@ (80022c8 <HAL_Init+0x40>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a07      	ldr	r2, [pc, #28]	@ (80022c8 <HAL_Init+0x40>)
 80022aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022b0:	2003      	movs	r0, #3
 80022b2:	f000 f991 	bl	80025d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022b6:	2000      	movs	r0, #0
 80022b8:	f000 f808 	bl	80022cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022bc:	f7ff f938 	bl	8001530 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	40023c00 	.word	0x40023c00

080022cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022d4:	4b12      	ldr	r3, [pc, #72]	@ (8002320 <HAL_InitTick+0x54>)
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	4b12      	ldr	r3, [pc, #72]	@ (8002324 <HAL_InitTick+0x58>)
 80022da:	781b      	ldrb	r3, [r3, #0]
 80022dc:	4619      	mov	r1, r3
 80022de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80022e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ea:	4618      	mov	r0, r3
 80022ec:	f000 f9b7 	bl	800265e <HAL_SYSTICK_Config>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e00e      	b.n	8002318 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2b0f      	cmp	r3, #15
 80022fe:	d80a      	bhi.n	8002316 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002300:	2200      	movs	r2, #0
 8002302:	6879      	ldr	r1, [r7, #4]
 8002304:	f04f 30ff 	mov.w	r0, #4294967295
 8002308:	f000 f971 	bl	80025ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800230c:	4a06      	ldr	r2, [pc, #24]	@ (8002328 <HAL_InitTick+0x5c>)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002312:	2300      	movs	r3, #0
 8002314:	e000      	b.n	8002318 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
}
 8002318:	4618      	mov	r0, r3
 800231a:	3708      	adds	r7, #8
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	20000010 	.word	0x20000010
 8002324:	20000018 	.word	0x20000018
 8002328:	20000014 	.word	0x20000014

0800232c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002330:	4b06      	ldr	r3, [pc, #24]	@ (800234c <HAL_IncTick+0x20>)
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	461a      	mov	r2, r3
 8002336:	4b06      	ldr	r3, [pc, #24]	@ (8002350 <HAL_IncTick+0x24>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4413      	add	r3, r2
 800233c:	4a04      	ldr	r2, [pc, #16]	@ (8002350 <HAL_IncTick+0x24>)
 800233e:	6013      	str	r3, [r2, #0]
}
 8002340:	bf00      	nop
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	20000018 	.word	0x20000018
 8002350:	20025a40 	.word	0x20025a40

08002354 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  return uwTick;
 8002358:	4b03      	ldr	r3, [pc, #12]	@ (8002368 <HAL_GetTick+0x14>)
 800235a:	681b      	ldr	r3, [r3, #0]
}
 800235c:	4618      	mov	r0, r3
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr
 8002366:	bf00      	nop
 8002368:	20025a40 	.word	0x20025a40

0800236c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002374:	f7ff ffee 	bl	8002354 <HAL_GetTick>
 8002378:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002384:	d005      	beq.n	8002392 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002386:	4b0a      	ldr	r3, [pc, #40]	@ (80023b0 <HAL_Delay+0x44>)
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	461a      	mov	r2, r3
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	4413      	add	r3, r2
 8002390:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002392:	bf00      	nop
 8002394:	f7ff ffde 	bl	8002354 <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	68fa      	ldr	r2, [r7, #12]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d8f7      	bhi.n	8002394 <HAL_Delay+0x28>
  {
  }
}
 80023a4:	bf00      	nop
 80023a6:	bf00      	nop
 80023a8:	3710      	adds	r7, #16
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	20000018 	.word	0x20000018

080023b4 <__NVIC_SetPriorityGrouping>:
{
 80023b4:	b480      	push	{r7}
 80023b6:	b085      	sub	sp, #20
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	f003 0307 	and.w	r3, r3, #7
 80023c2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023c4:	4b0c      	ldr	r3, [pc, #48]	@ (80023f8 <__NVIC_SetPriorityGrouping+0x44>)
 80023c6:	68db      	ldr	r3, [r3, #12]
 80023c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023ca:	68ba      	ldr	r2, [r7, #8]
 80023cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023d0:	4013      	ands	r3, r2
 80023d2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80023e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023e6:	4a04      	ldr	r2, [pc, #16]	@ (80023f8 <__NVIC_SetPriorityGrouping+0x44>)
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	60d3      	str	r3, [r2, #12]
}
 80023ec:	bf00      	nop
 80023ee:	3714      	adds	r7, #20
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr
 80023f8:	e000ed00 	.word	0xe000ed00

080023fc <__NVIC_GetPriorityGrouping>:
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002400:	4b04      	ldr	r3, [pc, #16]	@ (8002414 <__NVIC_GetPriorityGrouping+0x18>)
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	0a1b      	lsrs	r3, r3, #8
 8002406:	f003 0307 	and.w	r3, r3, #7
}
 800240a:	4618      	mov	r0, r3
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr
 8002414:	e000ed00 	.word	0xe000ed00

08002418 <__NVIC_EnableIRQ>:
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	4603      	mov	r3, r0
 8002420:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002426:	2b00      	cmp	r3, #0
 8002428:	db0b      	blt.n	8002442 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800242a:	79fb      	ldrb	r3, [r7, #7]
 800242c:	f003 021f 	and.w	r2, r3, #31
 8002430:	4907      	ldr	r1, [pc, #28]	@ (8002450 <__NVIC_EnableIRQ+0x38>)
 8002432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002436:	095b      	lsrs	r3, r3, #5
 8002438:	2001      	movs	r0, #1
 800243a:	fa00 f202 	lsl.w	r2, r0, r2
 800243e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002442:	bf00      	nop
 8002444:	370c      	adds	r7, #12
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	e000e100 	.word	0xe000e100

08002454 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	4603      	mov	r3, r0
 800245c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800245e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002462:	2b00      	cmp	r3, #0
 8002464:	db12      	blt.n	800248c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002466:	79fb      	ldrb	r3, [r7, #7]
 8002468:	f003 021f 	and.w	r2, r3, #31
 800246c:	490a      	ldr	r1, [pc, #40]	@ (8002498 <__NVIC_DisableIRQ+0x44>)
 800246e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002472:	095b      	lsrs	r3, r3, #5
 8002474:	2001      	movs	r0, #1
 8002476:	fa00 f202 	lsl.w	r2, r0, r2
 800247a:	3320      	adds	r3, #32
 800247c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002480:	f3bf 8f4f 	dsb	sy
}
 8002484:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002486:	f3bf 8f6f 	isb	sy
}
 800248a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800248c:	bf00      	nop
 800248e:	370c      	adds	r7, #12
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr
 8002498:	e000e100 	.word	0xe000e100

0800249c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	4603      	mov	r3, r0
 80024a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	db0c      	blt.n	80024c8 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024ae:	79fb      	ldrb	r3, [r7, #7]
 80024b0:	f003 021f 	and.w	r2, r3, #31
 80024b4:	4907      	ldr	r1, [pc, #28]	@ (80024d4 <__NVIC_ClearPendingIRQ+0x38>)
 80024b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ba:	095b      	lsrs	r3, r3, #5
 80024bc:	2001      	movs	r0, #1
 80024be:	fa00 f202 	lsl.w	r2, r0, r2
 80024c2:	3360      	adds	r3, #96	@ 0x60
 80024c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024c8:	bf00      	nop
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr
 80024d4:	e000e100 	.word	0xe000e100

080024d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	4603      	mov	r3, r0
 80024e0:	6039      	str	r1, [r7, #0]
 80024e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	db0a      	blt.n	8002502 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	b2da      	uxtb	r2, r3
 80024f0:	490c      	ldr	r1, [pc, #48]	@ (8002524 <__NVIC_SetPriority+0x4c>)
 80024f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f6:	0112      	lsls	r2, r2, #4
 80024f8:	b2d2      	uxtb	r2, r2
 80024fa:	440b      	add	r3, r1
 80024fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002500:	e00a      	b.n	8002518 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	b2da      	uxtb	r2, r3
 8002506:	4908      	ldr	r1, [pc, #32]	@ (8002528 <__NVIC_SetPriority+0x50>)
 8002508:	79fb      	ldrb	r3, [r7, #7]
 800250a:	f003 030f 	and.w	r3, r3, #15
 800250e:	3b04      	subs	r3, #4
 8002510:	0112      	lsls	r2, r2, #4
 8002512:	b2d2      	uxtb	r2, r2
 8002514:	440b      	add	r3, r1
 8002516:	761a      	strb	r2, [r3, #24]
}
 8002518:	bf00      	nop
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr
 8002524:	e000e100 	.word	0xe000e100
 8002528:	e000ed00 	.word	0xe000ed00

0800252c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800252c:	b480      	push	{r7}
 800252e:	b089      	sub	sp, #36	@ 0x24
 8002530:	af00      	add	r7, sp, #0
 8002532:	60f8      	str	r0, [r7, #12]
 8002534:	60b9      	str	r1, [r7, #8]
 8002536:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	f003 0307 	and.w	r3, r3, #7
 800253e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	f1c3 0307 	rsb	r3, r3, #7
 8002546:	2b04      	cmp	r3, #4
 8002548:	bf28      	it	cs
 800254a:	2304      	movcs	r3, #4
 800254c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	3304      	adds	r3, #4
 8002552:	2b06      	cmp	r3, #6
 8002554:	d902      	bls.n	800255c <NVIC_EncodePriority+0x30>
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	3b03      	subs	r3, #3
 800255a:	e000      	b.n	800255e <NVIC_EncodePriority+0x32>
 800255c:	2300      	movs	r3, #0
 800255e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002560:	f04f 32ff 	mov.w	r2, #4294967295
 8002564:	69bb      	ldr	r3, [r7, #24]
 8002566:	fa02 f303 	lsl.w	r3, r2, r3
 800256a:	43da      	mvns	r2, r3
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	401a      	ands	r2, r3
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002574:	f04f 31ff 	mov.w	r1, #4294967295
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	fa01 f303 	lsl.w	r3, r1, r3
 800257e:	43d9      	mvns	r1, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002584:	4313      	orrs	r3, r2
         );
}
 8002586:	4618      	mov	r0, r3
 8002588:	3724      	adds	r7, #36	@ 0x24
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr
	...

08002594 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	3b01      	subs	r3, #1
 80025a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025a4:	d301      	bcc.n	80025aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025a6:	2301      	movs	r3, #1
 80025a8:	e00f      	b.n	80025ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025aa:	4a0a      	ldr	r2, [pc, #40]	@ (80025d4 <SysTick_Config+0x40>)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	3b01      	subs	r3, #1
 80025b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025b2:	210f      	movs	r1, #15
 80025b4:	f04f 30ff 	mov.w	r0, #4294967295
 80025b8:	f7ff ff8e 	bl	80024d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025bc:	4b05      	ldr	r3, [pc, #20]	@ (80025d4 <SysTick_Config+0x40>)
 80025be:	2200      	movs	r2, #0
 80025c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025c2:	4b04      	ldr	r3, [pc, #16]	@ (80025d4 <SysTick_Config+0x40>)
 80025c4:	2207      	movs	r2, #7
 80025c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025c8:	2300      	movs	r3, #0
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3708      	adds	r7, #8
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	e000e010 	.word	0xe000e010

080025d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f7ff fee7 	bl	80023b4 <__NVIC_SetPriorityGrouping>
}
 80025e6:	bf00      	nop
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}

080025ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025ee:	b580      	push	{r7, lr}
 80025f0:	b086      	sub	sp, #24
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	4603      	mov	r3, r0
 80025f6:	60b9      	str	r1, [r7, #8]
 80025f8:	607a      	str	r2, [r7, #4]
 80025fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025fc:	2300      	movs	r3, #0
 80025fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002600:	f7ff fefc 	bl	80023fc <__NVIC_GetPriorityGrouping>
 8002604:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	68b9      	ldr	r1, [r7, #8]
 800260a:	6978      	ldr	r0, [r7, #20]
 800260c:	f7ff ff8e 	bl	800252c <NVIC_EncodePriority>
 8002610:	4602      	mov	r2, r0
 8002612:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002616:	4611      	mov	r1, r2
 8002618:	4618      	mov	r0, r3
 800261a:	f7ff ff5d 	bl	80024d8 <__NVIC_SetPriority>
}
 800261e:	bf00      	nop
 8002620:	3718      	adds	r7, #24
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}

08002626 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002626:	b580      	push	{r7, lr}
 8002628:	b082      	sub	sp, #8
 800262a:	af00      	add	r7, sp, #0
 800262c:	4603      	mov	r3, r0
 800262e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002630:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002634:	4618      	mov	r0, r3
 8002636:	f7ff feef 	bl	8002418 <__NVIC_EnableIRQ>
}
 800263a:	bf00      	nop
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b082      	sub	sp, #8
 8002646:	af00      	add	r7, sp, #0
 8002648:	4603      	mov	r3, r0
 800264a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800264c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002650:	4618      	mov	r0, r3
 8002652:	f7ff feff 	bl	8002454 <__NVIC_DisableIRQ>
}
 8002656:	bf00      	nop
 8002658:	3708      	adds	r7, #8
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}

0800265e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800265e:	b580      	push	{r7, lr}
 8002660:	b082      	sub	sp, #8
 8002662:	af00      	add	r7, sp, #0
 8002664:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f7ff ff94 	bl	8002594 <SysTick_Config>
 800266c:	4603      	mov	r3, r0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3708      	adds	r7, #8
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	b082      	sub	sp, #8
 800267a:	af00      	add	r7, sp, #0
 800267c:	4603      	mov	r3, r0
 800267e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8002680:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002684:	4618      	mov	r0, r3
 8002686:	f7ff ff09 	bl	800249c <__NVIC_ClearPendingIRQ>
}
 800268a:	bf00      	nop
 800268c:	3708      	adds	r7, #8
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
	...

08002694 <HAL_EXTI_ClearPending>:
  *           @arg @ref EXTI_TRIGGER_RISING_FALLING
  *         This parameter is kept for compatibility with other series.
  * @retval None.
  */
void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
 8002694:	b480      	push	{r7}
 8002696:	b085      	sub	sp, #20
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 031f 	and.w	r3, r3, #31
 80026a6:	2201      	movs	r2, #1
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	60fb      	str	r3, [r7, #12]

  /* Clear Pending bit */
  EXTI->PR =  maskline;
 80026ae:	4a04      	ldr	r2, [pc, #16]	@ (80026c0 <HAL_EXTI_ClearPending+0x2c>)
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	6153      	str	r3, [r2, #20]
}
 80026b4:	bf00      	nop
 80026b6:	3714      	adds	r7, #20
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr
 80026c0:	40013c00 	.word	0x40013c00

080026c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b089      	sub	sp, #36	@ 0x24
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026ce:	2300      	movs	r3, #0
 80026d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026d2:	2300      	movs	r3, #0
 80026d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026d6:	2300      	movs	r3, #0
 80026d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026da:	2300      	movs	r3, #0
 80026dc:	61fb      	str	r3, [r7, #28]
 80026de:	e177      	b.n	80029d0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026e0:	2201      	movs	r2, #1
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	fa02 f303 	lsl.w	r3, r2, r3
 80026e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	697a      	ldr	r2, [r7, #20]
 80026f0:	4013      	ands	r3, r2
 80026f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026f4:	693a      	ldr	r2, [r7, #16]
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	429a      	cmp	r2, r3
 80026fa:	f040 8166 	bne.w	80029ca <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	f003 0303 	and.w	r3, r3, #3
 8002706:	2b01      	cmp	r3, #1
 8002708:	d005      	beq.n	8002716 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002712:	2b02      	cmp	r3, #2
 8002714:	d130      	bne.n	8002778 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800271c:	69fb      	ldr	r3, [r7, #28]
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	2203      	movs	r2, #3
 8002722:	fa02 f303 	lsl.w	r3, r2, r3
 8002726:	43db      	mvns	r3, r3
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	4013      	ands	r3, r2
 800272c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	68da      	ldr	r2, [r3, #12]
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	fa02 f303 	lsl.w	r3, r2, r3
 800273a:	69ba      	ldr	r2, [r7, #24]
 800273c:	4313      	orrs	r3, r2
 800273e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	69ba      	ldr	r2, [r7, #24]
 8002744:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800274c:	2201      	movs	r2, #1
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	fa02 f303 	lsl.w	r3, r2, r3
 8002754:	43db      	mvns	r3, r3
 8002756:	69ba      	ldr	r2, [r7, #24]
 8002758:	4013      	ands	r3, r2
 800275a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	091b      	lsrs	r3, r3, #4
 8002762:	f003 0201 	and.w	r2, r3, #1
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	fa02 f303 	lsl.w	r3, r2, r3
 800276c:	69ba      	ldr	r2, [r7, #24]
 800276e:	4313      	orrs	r3, r2
 8002770:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	69ba      	ldr	r2, [r7, #24]
 8002776:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f003 0303 	and.w	r3, r3, #3
 8002780:	2b03      	cmp	r3, #3
 8002782:	d017      	beq.n	80027b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	005b      	lsls	r3, r3, #1
 800278e:	2203      	movs	r2, #3
 8002790:	fa02 f303 	lsl.w	r3, r2, r3
 8002794:	43db      	mvns	r3, r3
 8002796:	69ba      	ldr	r2, [r7, #24]
 8002798:	4013      	ands	r3, r2
 800279a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	689a      	ldr	r2, [r3, #8]
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	005b      	lsls	r3, r3, #1
 80027a4:	fa02 f303 	lsl.w	r3, r2, r3
 80027a8:	69ba      	ldr	r2, [r7, #24]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	69ba      	ldr	r2, [r7, #24]
 80027b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f003 0303 	and.w	r3, r3, #3
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d123      	bne.n	8002808 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	08da      	lsrs	r2, r3, #3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	3208      	adds	r2, #8
 80027c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	f003 0307 	and.w	r3, r3, #7
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	220f      	movs	r2, #15
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	43db      	mvns	r3, r3
 80027de:	69ba      	ldr	r2, [r7, #24]
 80027e0:	4013      	ands	r3, r2
 80027e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	691a      	ldr	r2, [r3, #16]
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	f003 0307 	and.w	r3, r3, #7
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	fa02 f303 	lsl.w	r3, r2, r3
 80027f4:	69ba      	ldr	r2, [r7, #24]
 80027f6:	4313      	orrs	r3, r2
 80027f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	08da      	lsrs	r2, r3, #3
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	3208      	adds	r2, #8
 8002802:	69b9      	ldr	r1, [r7, #24]
 8002804:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800280e:	69fb      	ldr	r3, [r7, #28]
 8002810:	005b      	lsls	r3, r3, #1
 8002812:	2203      	movs	r2, #3
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	43db      	mvns	r3, r3
 800281a:	69ba      	ldr	r2, [r7, #24]
 800281c:	4013      	ands	r3, r2
 800281e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f003 0203 	and.w	r2, r3, #3
 8002828:	69fb      	ldr	r3, [r7, #28]
 800282a:	005b      	lsls	r3, r3, #1
 800282c:	fa02 f303 	lsl.w	r3, r2, r3
 8002830:	69ba      	ldr	r2, [r7, #24]
 8002832:	4313      	orrs	r3, r2
 8002834:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	69ba      	ldr	r2, [r7, #24]
 800283a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002844:	2b00      	cmp	r3, #0
 8002846:	f000 80c0 	beq.w	80029ca <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800284a:	2300      	movs	r3, #0
 800284c:	60fb      	str	r3, [r7, #12]
 800284e:	4b66      	ldr	r3, [pc, #408]	@ (80029e8 <HAL_GPIO_Init+0x324>)
 8002850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002852:	4a65      	ldr	r2, [pc, #404]	@ (80029e8 <HAL_GPIO_Init+0x324>)
 8002854:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002858:	6453      	str	r3, [r2, #68]	@ 0x44
 800285a:	4b63      	ldr	r3, [pc, #396]	@ (80029e8 <HAL_GPIO_Init+0x324>)
 800285c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800285e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002862:	60fb      	str	r3, [r7, #12]
 8002864:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002866:	4a61      	ldr	r2, [pc, #388]	@ (80029ec <HAL_GPIO_Init+0x328>)
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	089b      	lsrs	r3, r3, #2
 800286c:	3302      	adds	r3, #2
 800286e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002872:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	f003 0303 	and.w	r3, r3, #3
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	220f      	movs	r2, #15
 800287e:	fa02 f303 	lsl.w	r3, r2, r3
 8002882:	43db      	mvns	r3, r3
 8002884:	69ba      	ldr	r2, [r7, #24]
 8002886:	4013      	ands	r3, r2
 8002888:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a58      	ldr	r2, [pc, #352]	@ (80029f0 <HAL_GPIO_Init+0x32c>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d037      	beq.n	8002902 <HAL_GPIO_Init+0x23e>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a57      	ldr	r2, [pc, #348]	@ (80029f4 <HAL_GPIO_Init+0x330>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d031      	beq.n	80028fe <HAL_GPIO_Init+0x23a>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a56      	ldr	r2, [pc, #344]	@ (80029f8 <HAL_GPIO_Init+0x334>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d02b      	beq.n	80028fa <HAL_GPIO_Init+0x236>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a55      	ldr	r2, [pc, #340]	@ (80029fc <HAL_GPIO_Init+0x338>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d025      	beq.n	80028f6 <HAL_GPIO_Init+0x232>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a54      	ldr	r2, [pc, #336]	@ (8002a00 <HAL_GPIO_Init+0x33c>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d01f      	beq.n	80028f2 <HAL_GPIO_Init+0x22e>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a53      	ldr	r2, [pc, #332]	@ (8002a04 <HAL_GPIO_Init+0x340>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d019      	beq.n	80028ee <HAL_GPIO_Init+0x22a>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a52      	ldr	r2, [pc, #328]	@ (8002a08 <HAL_GPIO_Init+0x344>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d013      	beq.n	80028ea <HAL_GPIO_Init+0x226>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4a51      	ldr	r2, [pc, #324]	@ (8002a0c <HAL_GPIO_Init+0x348>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d00d      	beq.n	80028e6 <HAL_GPIO_Init+0x222>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4a50      	ldr	r2, [pc, #320]	@ (8002a10 <HAL_GPIO_Init+0x34c>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d007      	beq.n	80028e2 <HAL_GPIO_Init+0x21e>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4a4f      	ldr	r2, [pc, #316]	@ (8002a14 <HAL_GPIO_Init+0x350>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d101      	bne.n	80028de <HAL_GPIO_Init+0x21a>
 80028da:	2309      	movs	r3, #9
 80028dc:	e012      	b.n	8002904 <HAL_GPIO_Init+0x240>
 80028de:	230a      	movs	r3, #10
 80028e0:	e010      	b.n	8002904 <HAL_GPIO_Init+0x240>
 80028e2:	2308      	movs	r3, #8
 80028e4:	e00e      	b.n	8002904 <HAL_GPIO_Init+0x240>
 80028e6:	2307      	movs	r3, #7
 80028e8:	e00c      	b.n	8002904 <HAL_GPIO_Init+0x240>
 80028ea:	2306      	movs	r3, #6
 80028ec:	e00a      	b.n	8002904 <HAL_GPIO_Init+0x240>
 80028ee:	2305      	movs	r3, #5
 80028f0:	e008      	b.n	8002904 <HAL_GPIO_Init+0x240>
 80028f2:	2304      	movs	r3, #4
 80028f4:	e006      	b.n	8002904 <HAL_GPIO_Init+0x240>
 80028f6:	2303      	movs	r3, #3
 80028f8:	e004      	b.n	8002904 <HAL_GPIO_Init+0x240>
 80028fa:	2302      	movs	r3, #2
 80028fc:	e002      	b.n	8002904 <HAL_GPIO_Init+0x240>
 80028fe:	2301      	movs	r3, #1
 8002900:	e000      	b.n	8002904 <HAL_GPIO_Init+0x240>
 8002902:	2300      	movs	r3, #0
 8002904:	69fa      	ldr	r2, [r7, #28]
 8002906:	f002 0203 	and.w	r2, r2, #3
 800290a:	0092      	lsls	r2, r2, #2
 800290c:	4093      	lsls	r3, r2
 800290e:	69ba      	ldr	r2, [r7, #24]
 8002910:	4313      	orrs	r3, r2
 8002912:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002914:	4935      	ldr	r1, [pc, #212]	@ (80029ec <HAL_GPIO_Init+0x328>)
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	089b      	lsrs	r3, r3, #2
 800291a:	3302      	adds	r3, #2
 800291c:	69ba      	ldr	r2, [r7, #24]
 800291e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002922:	4b3d      	ldr	r3, [pc, #244]	@ (8002a18 <HAL_GPIO_Init+0x354>)
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	43db      	mvns	r3, r3
 800292c:	69ba      	ldr	r2, [r7, #24]
 800292e:	4013      	ands	r3, r2
 8002930:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d003      	beq.n	8002946 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800293e:	69ba      	ldr	r2, [r7, #24]
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	4313      	orrs	r3, r2
 8002944:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002946:	4a34      	ldr	r2, [pc, #208]	@ (8002a18 <HAL_GPIO_Init+0x354>)
 8002948:	69bb      	ldr	r3, [r7, #24]
 800294a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800294c:	4b32      	ldr	r3, [pc, #200]	@ (8002a18 <HAL_GPIO_Init+0x354>)
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	43db      	mvns	r3, r3
 8002956:	69ba      	ldr	r2, [r7, #24]
 8002958:	4013      	ands	r3, r2
 800295a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002964:	2b00      	cmp	r3, #0
 8002966:	d003      	beq.n	8002970 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002968:	69ba      	ldr	r2, [r7, #24]
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	4313      	orrs	r3, r2
 800296e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002970:	4a29      	ldr	r2, [pc, #164]	@ (8002a18 <HAL_GPIO_Init+0x354>)
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002976:	4b28      	ldr	r3, [pc, #160]	@ (8002a18 <HAL_GPIO_Init+0x354>)
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	43db      	mvns	r3, r3
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	4013      	ands	r3, r2
 8002984:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d003      	beq.n	800299a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002992:	69ba      	ldr	r2, [r7, #24]
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	4313      	orrs	r3, r2
 8002998:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800299a:	4a1f      	ldr	r2, [pc, #124]	@ (8002a18 <HAL_GPIO_Init+0x354>)
 800299c:	69bb      	ldr	r3, [r7, #24]
 800299e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002a18 <HAL_GPIO_Init+0x354>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	43db      	mvns	r3, r3
 80029aa:	69ba      	ldr	r2, [r7, #24]
 80029ac:	4013      	ands	r3, r2
 80029ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d003      	beq.n	80029c4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029c4:	4a14      	ldr	r2, [pc, #80]	@ (8002a18 <HAL_GPIO_Init+0x354>)
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	3301      	adds	r3, #1
 80029ce:	61fb      	str	r3, [r7, #28]
 80029d0:	69fb      	ldr	r3, [r7, #28]
 80029d2:	2b0f      	cmp	r3, #15
 80029d4:	f67f ae84 	bls.w	80026e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029d8:	bf00      	nop
 80029da:	bf00      	nop
 80029dc:	3724      	adds	r7, #36	@ 0x24
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	40023800 	.word	0x40023800
 80029ec:	40013800 	.word	0x40013800
 80029f0:	40020000 	.word	0x40020000
 80029f4:	40020400 	.word	0x40020400
 80029f8:	40020800 	.word	0x40020800
 80029fc:	40020c00 	.word	0x40020c00
 8002a00:	40021000 	.word	0x40021000
 8002a04:	40021400 	.word	0x40021400
 8002a08:	40021800 	.word	0x40021800
 8002a0c:	40021c00 	.word	0x40021c00
 8002a10:	40022000 	.word	0x40022000
 8002a14:	40022400 	.word	0x40022400
 8002a18:	40013c00 	.word	0x40013c00

08002a1c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b087      	sub	sp, #28
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a26:	2300      	movs	r3, #0
 8002a28:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a32:	2300      	movs	r3, #0
 8002a34:	617b      	str	r3, [r7, #20]
 8002a36:	e0d9      	b.n	8002bec <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a38:	2201      	movs	r2, #1
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a40:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002a42:	683a      	ldr	r2, [r7, #0]
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	4013      	ands	r3, r2
 8002a48:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002a4a:	68fa      	ldr	r2, [r7, #12]
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	f040 80c9 	bne.w	8002be6 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002a54:	4a6b      	ldr	r2, [pc, #428]	@ (8002c04 <HAL_GPIO_DeInit+0x1e8>)
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	089b      	lsrs	r3, r3, #2
 8002a5a:	3302      	adds	r3, #2
 8002a5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a60:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	f003 0303 	and.w	r3, r3, #3
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	220f      	movs	r2, #15
 8002a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a70:	68ba      	ldr	r2, [r7, #8]
 8002a72:	4013      	ands	r3, r2
 8002a74:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4a63      	ldr	r2, [pc, #396]	@ (8002c08 <HAL_GPIO_DeInit+0x1ec>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d037      	beq.n	8002aee <HAL_GPIO_DeInit+0xd2>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4a62      	ldr	r2, [pc, #392]	@ (8002c0c <HAL_GPIO_DeInit+0x1f0>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d031      	beq.n	8002aea <HAL_GPIO_DeInit+0xce>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4a61      	ldr	r2, [pc, #388]	@ (8002c10 <HAL_GPIO_DeInit+0x1f4>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d02b      	beq.n	8002ae6 <HAL_GPIO_DeInit+0xca>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	4a60      	ldr	r2, [pc, #384]	@ (8002c14 <HAL_GPIO_DeInit+0x1f8>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d025      	beq.n	8002ae2 <HAL_GPIO_DeInit+0xc6>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	4a5f      	ldr	r2, [pc, #380]	@ (8002c18 <HAL_GPIO_DeInit+0x1fc>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d01f      	beq.n	8002ade <HAL_GPIO_DeInit+0xc2>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4a5e      	ldr	r2, [pc, #376]	@ (8002c1c <HAL_GPIO_DeInit+0x200>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d019      	beq.n	8002ada <HAL_GPIO_DeInit+0xbe>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a5d      	ldr	r2, [pc, #372]	@ (8002c20 <HAL_GPIO_DeInit+0x204>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d013      	beq.n	8002ad6 <HAL_GPIO_DeInit+0xba>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a5c      	ldr	r2, [pc, #368]	@ (8002c24 <HAL_GPIO_DeInit+0x208>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d00d      	beq.n	8002ad2 <HAL_GPIO_DeInit+0xb6>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a5b      	ldr	r2, [pc, #364]	@ (8002c28 <HAL_GPIO_DeInit+0x20c>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d007      	beq.n	8002ace <HAL_GPIO_DeInit+0xb2>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a5a      	ldr	r2, [pc, #360]	@ (8002c2c <HAL_GPIO_DeInit+0x210>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d101      	bne.n	8002aca <HAL_GPIO_DeInit+0xae>
 8002ac6:	2309      	movs	r3, #9
 8002ac8:	e012      	b.n	8002af0 <HAL_GPIO_DeInit+0xd4>
 8002aca:	230a      	movs	r3, #10
 8002acc:	e010      	b.n	8002af0 <HAL_GPIO_DeInit+0xd4>
 8002ace:	2308      	movs	r3, #8
 8002ad0:	e00e      	b.n	8002af0 <HAL_GPIO_DeInit+0xd4>
 8002ad2:	2307      	movs	r3, #7
 8002ad4:	e00c      	b.n	8002af0 <HAL_GPIO_DeInit+0xd4>
 8002ad6:	2306      	movs	r3, #6
 8002ad8:	e00a      	b.n	8002af0 <HAL_GPIO_DeInit+0xd4>
 8002ada:	2305      	movs	r3, #5
 8002adc:	e008      	b.n	8002af0 <HAL_GPIO_DeInit+0xd4>
 8002ade:	2304      	movs	r3, #4
 8002ae0:	e006      	b.n	8002af0 <HAL_GPIO_DeInit+0xd4>
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e004      	b.n	8002af0 <HAL_GPIO_DeInit+0xd4>
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	e002      	b.n	8002af0 <HAL_GPIO_DeInit+0xd4>
 8002aea:	2301      	movs	r3, #1
 8002aec:	e000      	b.n	8002af0 <HAL_GPIO_DeInit+0xd4>
 8002aee:	2300      	movs	r3, #0
 8002af0:	697a      	ldr	r2, [r7, #20]
 8002af2:	f002 0203 	and.w	r2, r2, #3
 8002af6:	0092      	lsls	r2, r2, #2
 8002af8:	4093      	lsls	r3, r2
 8002afa:	68ba      	ldr	r2, [r7, #8]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d132      	bne.n	8002b66 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002b00:	4b4b      	ldr	r3, [pc, #300]	@ (8002c30 <HAL_GPIO_DeInit+0x214>)
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	43db      	mvns	r3, r3
 8002b08:	4949      	ldr	r1, [pc, #292]	@ (8002c30 <HAL_GPIO_DeInit+0x214>)
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002b0e:	4b48      	ldr	r3, [pc, #288]	@ (8002c30 <HAL_GPIO_DeInit+0x214>)
 8002b10:	685a      	ldr	r2, [r3, #4]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	43db      	mvns	r3, r3
 8002b16:	4946      	ldr	r1, [pc, #280]	@ (8002c30 <HAL_GPIO_DeInit+0x214>)
 8002b18:	4013      	ands	r3, r2
 8002b1a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002b1c:	4b44      	ldr	r3, [pc, #272]	@ (8002c30 <HAL_GPIO_DeInit+0x214>)
 8002b1e:	68da      	ldr	r2, [r3, #12]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	43db      	mvns	r3, r3
 8002b24:	4942      	ldr	r1, [pc, #264]	@ (8002c30 <HAL_GPIO_DeInit+0x214>)
 8002b26:	4013      	ands	r3, r2
 8002b28:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002b2a:	4b41      	ldr	r3, [pc, #260]	@ (8002c30 <HAL_GPIO_DeInit+0x214>)
 8002b2c:	689a      	ldr	r2, [r3, #8]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	43db      	mvns	r3, r3
 8002b32:	493f      	ldr	r1, [pc, #252]	@ (8002c30 <HAL_GPIO_DeInit+0x214>)
 8002b34:	4013      	ands	r3, r2
 8002b36:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	f003 0303 	and.w	r3, r3, #3
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	220f      	movs	r2, #15
 8002b42:	fa02 f303 	lsl.w	r3, r2, r3
 8002b46:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002b48:	4a2e      	ldr	r2, [pc, #184]	@ (8002c04 <HAL_GPIO_DeInit+0x1e8>)
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	089b      	lsrs	r3, r3, #2
 8002b4e:	3302      	adds	r3, #2
 8002b50:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	43da      	mvns	r2, r3
 8002b58:	482a      	ldr	r0, [pc, #168]	@ (8002c04 <HAL_GPIO_DeInit+0x1e8>)
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	089b      	lsrs	r3, r3, #2
 8002b5e:	400a      	ands	r2, r1
 8002b60:	3302      	adds	r3, #2
 8002b62:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	005b      	lsls	r3, r3, #1
 8002b6e:	2103      	movs	r1, #3
 8002b70:	fa01 f303 	lsl.w	r3, r1, r3
 8002b74:	43db      	mvns	r3, r3
 8002b76:	401a      	ands	r2, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	08da      	lsrs	r2, r3, #3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	3208      	adds	r2, #8
 8002b84:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	f003 0307 	and.w	r3, r3, #7
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	220f      	movs	r2, #15
 8002b92:	fa02 f303 	lsl.w	r3, r2, r3
 8002b96:	43db      	mvns	r3, r3
 8002b98:	697a      	ldr	r2, [r7, #20]
 8002b9a:	08d2      	lsrs	r2, r2, #3
 8002b9c:	4019      	ands	r1, r3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	3208      	adds	r2, #8
 8002ba2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	68da      	ldr	r2, [r3, #12]
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	005b      	lsls	r3, r3, #1
 8002bae:	2103      	movs	r1, #3
 8002bb0:	fa01 f303 	lsl.w	r3, r1, r3
 8002bb4:	43db      	mvns	r3, r3
 8002bb6:	401a      	ands	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	685a      	ldr	r2, [r3, #4]
 8002bc0:	2101      	movs	r1, #1
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc8:	43db      	mvns	r3, r3
 8002bca:	401a      	ands	r2, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	689a      	ldr	r2, [r3, #8]
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	005b      	lsls	r3, r3, #1
 8002bd8:	2103      	movs	r1, #3
 8002bda:	fa01 f303 	lsl.w	r3, r1, r3
 8002bde:	43db      	mvns	r3, r3
 8002be0:	401a      	ands	r2, r3
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	3301      	adds	r3, #1
 8002bea:	617b      	str	r3, [r7, #20]
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	2b0f      	cmp	r3, #15
 8002bf0:	f67f af22 	bls.w	8002a38 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002bf4:	bf00      	nop
 8002bf6:	bf00      	nop
 8002bf8:	371c      	adds	r7, #28
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	40013800 	.word	0x40013800
 8002c08:	40020000 	.word	0x40020000
 8002c0c:	40020400 	.word	0x40020400
 8002c10:	40020800 	.word	0x40020800
 8002c14:	40020c00 	.word	0x40020c00
 8002c18:	40021000 	.word	0x40021000
 8002c1c:	40021400 	.word	0x40021400
 8002c20:	40021800 	.word	0x40021800
 8002c24:	40021c00 	.word	0x40021c00
 8002c28:	40022000 	.word	0x40022000
 8002c2c:	40022400 	.word	0x40022400
 8002c30:	40013c00 	.word	0x40013c00

08002c34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	807b      	strh	r3, [r7, #2]
 8002c40:	4613      	mov	r3, r2
 8002c42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c44:	787b      	ldrb	r3, [r7, #1]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d003      	beq.n	8002c52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c4a:	887a      	ldrh	r2, [r7, #2]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c50:	e003      	b.n	8002c5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c52:	887b      	ldrh	r3, [r7, #2]
 8002c54:	041a      	lsls	r2, r3, #16
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	619a      	str	r2, [r3, #24]
}
 8002c5a:	bf00      	nop
 8002c5c:	370c      	adds	r7, #12
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr
	...

08002c68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b084      	sub	sp, #16
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d101      	bne.n	8002c7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e12b      	b.n	8002ed2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d106      	bne.n	8002c94 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	f7fe fc76 	bl	8001580 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2224      	movs	r2, #36	@ 0x24
 8002c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f022 0201 	bic.w	r2, r2, #1
 8002caa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002cba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002cca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ccc:	f001 ff06 	bl	8004adc <HAL_RCC_GetPCLK1Freq>
 8002cd0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	4a81      	ldr	r2, [pc, #516]	@ (8002edc <HAL_I2C_Init+0x274>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d807      	bhi.n	8002cec <HAL_I2C_Init+0x84>
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	4a80      	ldr	r2, [pc, #512]	@ (8002ee0 <HAL_I2C_Init+0x278>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	bf94      	ite	ls
 8002ce4:	2301      	movls	r3, #1
 8002ce6:	2300      	movhi	r3, #0
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	e006      	b.n	8002cfa <HAL_I2C_Init+0x92>
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	4a7d      	ldr	r2, [pc, #500]	@ (8002ee4 <HAL_I2C_Init+0x27c>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	bf94      	ite	ls
 8002cf4:	2301      	movls	r3, #1
 8002cf6:	2300      	movhi	r3, #0
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d001      	beq.n	8002d02 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e0e7      	b.n	8002ed2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	4a78      	ldr	r2, [pc, #480]	@ (8002ee8 <HAL_I2C_Init+0x280>)
 8002d06:	fba2 2303 	umull	r2, r3, r2, r3
 8002d0a:	0c9b      	lsrs	r3, r3, #18
 8002d0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	68ba      	ldr	r2, [r7, #8]
 8002d1e:	430a      	orrs	r2, r1
 8002d20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	6a1b      	ldr	r3, [r3, #32]
 8002d28:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	4a6a      	ldr	r2, [pc, #424]	@ (8002edc <HAL_I2C_Init+0x274>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d802      	bhi.n	8002d3c <HAL_I2C_Init+0xd4>
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	3301      	adds	r3, #1
 8002d3a:	e009      	b.n	8002d50 <HAL_I2C_Init+0xe8>
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002d42:	fb02 f303 	mul.w	r3, r2, r3
 8002d46:	4a69      	ldr	r2, [pc, #420]	@ (8002eec <HAL_I2C_Init+0x284>)
 8002d48:	fba2 2303 	umull	r2, r3, r2, r3
 8002d4c:	099b      	lsrs	r3, r3, #6
 8002d4e:	3301      	adds	r3, #1
 8002d50:	687a      	ldr	r2, [r7, #4]
 8002d52:	6812      	ldr	r2, [r2, #0]
 8002d54:	430b      	orrs	r3, r1
 8002d56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	69db      	ldr	r3, [r3, #28]
 8002d5e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002d62:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	495c      	ldr	r1, [pc, #368]	@ (8002edc <HAL_I2C_Init+0x274>)
 8002d6c:	428b      	cmp	r3, r1
 8002d6e:	d819      	bhi.n	8002da4 <HAL_I2C_Init+0x13c>
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	1e59      	subs	r1, r3, #1
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	005b      	lsls	r3, r3, #1
 8002d7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d7e:	1c59      	adds	r1, r3, #1
 8002d80:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002d84:	400b      	ands	r3, r1
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d00a      	beq.n	8002da0 <HAL_I2C_Init+0x138>
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	1e59      	subs	r1, r3, #1
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	005b      	lsls	r3, r3, #1
 8002d94:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d98:	3301      	adds	r3, #1
 8002d9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d9e:	e051      	b.n	8002e44 <HAL_I2C_Init+0x1dc>
 8002da0:	2304      	movs	r3, #4
 8002da2:	e04f      	b.n	8002e44 <HAL_I2C_Init+0x1dc>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d111      	bne.n	8002dd0 <HAL_I2C_Init+0x168>
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	1e58      	subs	r0, r3, #1
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6859      	ldr	r1, [r3, #4]
 8002db4:	460b      	mov	r3, r1
 8002db6:	005b      	lsls	r3, r3, #1
 8002db8:	440b      	add	r3, r1
 8002dba:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dbe:	3301      	adds	r3, #1
 8002dc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	bf0c      	ite	eq
 8002dc8:	2301      	moveq	r3, #1
 8002dca:	2300      	movne	r3, #0
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	e012      	b.n	8002df6 <HAL_I2C_Init+0x18e>
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	1e58      	subs	r0, r3, #1
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6859      	ldr	r1, [r3, #4]
 8002dd8:	460b      	mov	r3, r1
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	440b      	add	r3, r1
 8002dde:	0099      	lsls	r1, r3, #2
 8002de0:	440b      	add	r3, r1
 8002de2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002de6:	3301      	adds	r3, #1
 8002de8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	bf0c      	ite	eq
 8002df0:	2301      	moveq	r3, #1
 8002df2:	2300      	movne	r3, #0
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <HAL_I2C_Init+0x196>
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e022      	b.n	8002e44 <HAL_I2C_Init+0x1dc>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d10e      	bne.n	8002e24 <HAL_I2C_Init+0x1bc>
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	1e58      	subs	r0, r3, #1
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6859      	ldr	r1, [r3, #4]
 8002e0e:	460b      	mov	r3, r1
 8002e10:	005b      	lsls	r3, r3, #1
 8002e12:	440b      	add	r3, r1
 8002e14:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e18:	3301      	adds	r3, #1
 8002e1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e22:	e00f      	b.n	8002e44 <HAL_I2C_Init+0x1dc>
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	1e58      	subs	r0, r3, #1
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6859      	ldr	r1, [r3, #4]
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	440b      	add	r3, r1
 8002e32:	0099      	lsls	r1, r3, #2
 8002e34:	440b      	add	r3, r1
 8002e36:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e40:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e44:	6879      	ldr	r1, [r7, #4]
 8002e46:	6809      	ldr	r1, [r1, #0]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	69da      	ldr	r2, [r3, #28]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6a1b      	ldr	r3, [r3, #32]
 8002e5e:	431a      	orrs	r2, r3
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	430a      	orrs	r2, r1
 8002e66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002e72:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	6911      	ldr	r1, [r2, #16]
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	68d2      	ldr	r2, [r2, #12]
 8002e7e:	4311      	orrs	r1, r2
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	6812      	ldr	r2, [r2, #0]
 8002e84:	430b      	orrs	r3, r1
 8002e86:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	695a      	ldr	r2, [r3, #20]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	699b      	ldr	r3, [r3, #24]
 8002e9a:	431a      	orrs	r2, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f042 0201 	orr.w	r2, r2, #1
 8002eb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2220      	movs	r2, #32
 8002ebe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3710      	adds	r7, #16
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	000186a0 	.word	0x000186a0
 8002ee0:	001e847f 	.word	0x001e847f
 8002ee4:	003d08ff 	.word	0x003d08ff
 8002ee8:	431bde83 	.word	0x431bde83
 8002eec:	10624dd3 	.word	0x10624dd3

08002ef0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b088      	sub	sp, #32
 8002ef4:	af02      	add	r7, sp, #8
 8002ef6:	60f8      	str	r0, [r7, #12]
 8002ef8:	4608      	mov	r0, r1
 8002efa:	4611      	mov	r1, r2
 8002efc:	461a      	mov	r2, r3
 8002efe:	4603      	mov	r3, r0
 8002f00:	817b      	strh	r3, [r7, #10]
 8002f02:	460b      	mov	r3, r1
 8002f04:	813b      	strh	r3, [r7, #8]
 8002f06:	4613      	mov	r3, r2
 8002f08:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f0a:	f7ff fa23 	bl	8002354 <HAL_GetTick>
 8002f0e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	2b20      	cmp	r3, #32
 8002f1a:	f040 80d9 	bne.w	80030d0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	9300      	str	r3, [sp, #0]
 8002f22:	2319      	movs	r3, #25
 8002f24:	2201      	movs	r2, #1
 8002f26:	496d      	ldr	r1, [pc, #436]	@ (80030dc <HAL_I2C_Mem_Write+0x1ec>)
 8002f28:	68f8      	ldr	r0, [r7, #12]
 8002f2a:	f000 fc8b 	bl	8003844 <I2C_WaitOnFlagUntilTimeout>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d001      	beq.n	8002f38 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002f34:	2302      	movs	r3, #2
 8002f36:	e0cc      	b.n	80030d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d101      	bne.n	8002f46 <HAL_I2C_Mem_Write+0x56>
 8002f42:	2302      	movs	r3, #2
 8002f44:	e0c5      	b.n	80030d2 <HAL_I2C_Mem_Write+0x1e2>
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2201      	movs	r2, #1
 8002f4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0301 	and.w	r3, r3, #1
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d007      	beq.n	8002f6c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f042 0201 	orr.w	r2, r2, #1
 8002f6a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f7a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2221      	movs	r2, #33	@ 0x21
 8002f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2240      	movs	r2, #64	@ 0x40
 8002f88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	6a3a      	ldr	r2, [r7, #32]
 8002f96:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002f9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fa2:	b29a      	uxth	r2, r3
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	4a4d      	ldr	r2, [pc, #308]	@ (80030e0 <HAL_I2C_Mem_Write+0x1f0>)
 8002fac:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002fae:	88f8      	ldrh	r0, [r7, #6]
 8002fb0:	893a      	ldrh	r2, [r7, #8]
 8002fb2:	8979      	ldrh	r1, [r7, #10]
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	9301      	str	r3, [sp, #4]
 8002fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fba:	9300      	str	r3, [sp, #0]
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	68f8      	ldr	r0, [r7, #12]
 8002fc0:	f000 fac2 	bl	8003548 <I2C_RequestMemoryWrite>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d052      	beq.n	8003070 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e081      	b.n	80030d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fce:	697a      	ldr	r2, [r7, #20]
 8002fd0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002fd2:	68f8      	ldr	r0, [r7, #12]
 8002fd4:	f000 fd50 	bl	8003a78 <I2C_WaitOnTXEFlagUntilTimeout>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d00d      	beq.n	8002ffa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe2:	2b04      	cmp	r3, #4
 8002fe4:	d107      	bne.n	8002ff6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ff4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e06b      	b.n	80030d2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ffe:	781a      	ldrb	r2, [r3, #0]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800300a:	1c5a      	adds	r2, r3, #1
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003014:	3b01      	subs	r3, #1
 8003016:	b29a      	uxth	r2, r3
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003020:	b29b      	uxth	r3, r3
 8003022:	3b01      	subs	r3, #1
 8003024:	b29a      	uxth	r2, r3
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	695b      	ldr	r3, [r3, #20]
 8003030:	f003 0304 	and.w	r3, r3, #4
 8003034:	2b04      	cmp	r3, #4
 8003036:	d11b      	bne.n	8003070 <HAL_I2C_Mem_Write+0x180>
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800303c:	2b00      	cmp	r3, #0
 800303e:	d017      	beq.n	8003070 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003044:	781a      	ldrb	r2, [r3, #0]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003050:	1c5a      	adds	r2, r3, #1
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800305a:	3b01      	subs	r3, #1
 800305c:	b29a      	uxth	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003066:	b29b      	uxth	r3, r3
 8003068:	3b01      	subs	r3, #1
 800306a:	b29a      	uxth	r2, r3
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003074:	2b00      	cmp	r3, #0
 8003076:	d1aa      	bne.n	8002fce <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003078:	697a      	ldr	r2, [r7, #20]
 800307a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800307c:	68f8      	ldr	r0, [r7, #12]
 800307e:	f000 fd43 	bl	8003b08 <I2C_WaitOnBTFFlagUntilTimeout>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d00d      	beq.n	80030a4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800308c:	2b04      	cmp	r3, #4
 800308e:	d107      	bne.n	80030a0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800309e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	e016      	b.n	80030d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2220      	movs	r2, #32
 80030b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2200      	movs	r2, #0
 80030c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2200      	movs	r2, #0
 80030c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80030cc:	2300      	movs	r3, #0
 80030ce:	e000      	b.n	80030d2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80030d0:	2302      	movs	r3, #2
  }
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3718      	adds	r7, #24
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	00100002 	.word	0x00100002
 80030e0:	ffff0000 	.word	0xffff0000

080030e4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b08c      	sub	sp, #48	@ 0x30
 80030e8:	af02      	add	r7, sp, #8
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	4608      	mov	r0, r1
 80030ee:	4611      	mov	r1, r2
 80030f0:	461a      	mov	r2, r3
 80030f2:	4603      	mov	r3, r0
 80030f4:	817b      	strh	r3, [r7, #10]
 80030f6:	460b      	mov	r3, r1
 80030f8:	813b      	strh	r3, [r7, #8]
 80030fa:	4613      	mov	r3, r2
 80030fc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80030fe:	f7ff f929 	bl	8002354 <HAL_GetTick>
 8003102:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800310a:	b2db      	uxtb	r3, r3
 800310c:	2b20      	cmp	r3, #32
 800310e:	f040 8214 	bne.w	800353a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003114:	9300      	str	r3, [sp, #0]
 8003116:	2319      	movs	r3, #25
 8003118:	2201      	movs	r2, #1
 800311a:	497b      	ldr	r1, [pc, #492]	@ (8003308 <HAL_I2C_Mem_Read+0x224>)
 800311c:	68f8      	ldr	r0, [r7, #12]
 800311e:	f000 fb91 	bl	8003844 <I2C_WaitOnFlagUntilTimeout>
 8003122:	4603      	mov	r3, r0
 8003124:	2b00      	cmp	r3, #0
 8003126:	d001      	beq.n	800312c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003128:	2302      	movs	r3, #2
 800312a:	e207      	b.n	800353c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003132:	2b01      	cmp	r3, #1
 8003134:	d101      	bne.n	800313a <HAL_I2C_Mem_Read+0x56>
 8003136:	2302      	movs	r3, #2
 8003138:	e200      	b.n	800353c <HAL_I2C_Mem_Read+0x458>
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	2201      	movs	r2, #1
 800313e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0301 	and.w	r3, r3, #1
 800314c:	2b01      	cmp	r3, #1
 800314e:	d007      	beq.n	8003160 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f042 0201 	orr.w	r2, r2, #1
 800315e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800316e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2222      	movs	r2, #34	@ 0x22
 8003174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2240      	movs	r2, #64	@ 0x40
 800317c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2200      	movs	r2, #0
 8003184:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800318a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003190:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003196:	b29a      	uxth	r2, r3
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	4a5b      	ldr	r2, [pc, #364]	@ (800330c <HAL_I2C_Mem_Read+0x228>)
 80031a0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80031a2:	88f8      	ldrh	r0, [r7, #6]
 80031a4:	893a      	ldrh	r2, [r7, #8]
 80031a6:	8979      	ldrh	r1, [r7, #10]
 80031a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031aa:	9301      	str	r3, [sp, #4]
 80031ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031ae:	9300      	str	r3, [sp, #0]
 80031b0:	4603      	mov	r3, r0
 80031b2:	68f8      	ldr	r0, [r7, #12]
 80031b4:	f000 fa5e 	bl	8003674 <I2C_RequestMemoryRead>
 80031b8:	4603      	mov	r3, r0
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d001      	beq.n	80031c2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e1bc      	b.n	800353c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d113      	bne.n	80031f2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031ca:	2300      	movs	r3, #0
 80031cc:	623b      	str	r3, [r7, #32]
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	695b      	ldr	r3, [r3, #20]
 80031d4:	623b      	str	r3, [r7, #32]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	699b      	ldr	r3, [r3, #24]
 80031dc:	623b      	str	r3, [r7, #32]
 80031de:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031ee:	601a      	str	r2, [r3, #0]
 80031f0:	e190      	b.n	8003514 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d11b      	bne.n	8003232 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003208:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800320a:	2300      	movs	r3, #0
 800320c:	61fb      	str	r3, [r7, #28]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	695b      	ldr	r3, [r3, #20]
 8003214:	61fb      	str	r3, [r7, #28]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	699b      	ldr	r3, [r3, #24]
 800321c:	61fb      	str	r3, [r7, #28]
 800321e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800322e:	601a      	str	r2, [r3, #0]
 8003230:	e170      	b.n	8003514 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003236:	2b02      	cmp	r3, #2
 8003238:	d11b      	bne.n	8003272 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003248:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003258:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800325a:	2300      	movs	r3, #0
 800325c:	61bb      	str	r3, [r7, #24]
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	695b      	ldr	r3, [r3, #20]
 8003264:	61bb      	str	r3, [r7, #24]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	699b      	ldr	r3, [r3, #24]
 800326c:	61bb      	str	r3, [r7, #24]
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	e150      	b.n	8003514 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003272:	2300      	movs	r3, #0
 8003274:	617b      	str	r3, [r7, #20]
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	695b      	ldr	r3, [r3, #20]
 800327c:	617b      	str	r3, [r7, #20]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	699b      	ldr	r3, [r3, #24]
 8003284:	617b      	str	r3, [r7, #20]
 8003286:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003288:	e144      	b.n	8003514 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800328e:	2b03      	cmp	r3, #3
 8003290:	f200 80f1 	bhi.w	8003476 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003298:	2b01      	cmp	r3, #1
 800329a:	d123      	bne.n	80032e4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800329c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800329e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80032a0:	68f8      	ldr	r0, [r7, #12]
 80032a2:	f000 fc79 	bl	8003b98 <I2C_WaitOnRXNEFlagUntilTimeout>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d001      	beq.n	80032b0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e145      	b.n	800353c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	691a      	ldr	r2, [r3, #16]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ba:	b2d2      	uxtb	r2, r2
 80032bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c2:	1c5a      	adds	r2, r3, #1
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032cc:	3b01      	subs	r3, #1
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032d8:	b29b      	uxth	r3, r3
 80032da:	3b01      	subs	r3, #1
 80032dc:	b29a      	uxth	r2, r3
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80032e2:	e117      	b.n	8003514 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032e8:	2b02      	cmp	r3, #2
 80032ea:	d14e      	bne.n	800338a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ee:	9300      	str	r3, [sp, #0]
 80032f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032f2:	2200      	movs	r2, #0
 80032f4:	4906      	ldr	r1, [pc, #24]	@ (8003310 <HAL_I2C_Mem_Read+0x22c>)
 80032f6:	68f8      	ldr	r0, [r7, #12]
 80032f8:	f000 faa4 	bl	8003844 <I2C_WaitOnFlagUntilTimeout>
 80032fc:	4603      	mov	r3, r0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d008      	beq.n	8003314 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e11a      	b.n	800353c <HAL_I2C_Mem_Read+0x458>
 8003306:	bf00      	nop
 8003308:	00100002 	.word	0x00100002
 800330c:	ffff0000 	.word	0xffff0000
 8003310:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003322:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	691a      	ldr	r2, [r3, #16]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332e:	b2d2      	uxtb	r2, r2
 8003330:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003336:	1c5a      	adds	r2, r3, #1
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003340:	3b01      	subs	r3, #1
 8003342:	b29a      	uxth	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800334c:	b29b      	uxth	r3, r3
 800334e:	3b01      	subs	r3, #1
 8003350:	b29a      	uxth	r2, r3
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	691a      	ldr	r2, [r3, #16]
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003360:	b2d2      	uxtb	r2, r2
 8003362:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003368:	1c5a      	adds	r2, r3, #1
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003372:	3b01      	subs	r3, #1
 8003374:	b29a      	uxth	r2, r3
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800337e:	b29b      	uxth	r3, r3
 8003380:	3b01      	subs	r3, #1
 8003382:	b29a      	uxth	r2, r3
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003388:	e0c4      	b.n	8003514 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800338a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800338c:	9300      	str	r3, [sp, #0]
 800338e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003390:	2200      	movs	r2, #0
 8003392:	496c      	ldr	r1, [pc, #432]	@ (8003544 <HAL_I2C_Mem_Read+0x460>)
 8003394:	68f8      	ldr	r0, [r7, #12]
 8003396:	f000 fa55 	bl	8003844 <I2C_WaitOnFlagUntilTimeout>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d001      	beq.n	80033a4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e0cb      	b.n	800353c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	691a      	ldr	r2, [r3, #16]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033be:	b2d2      	uxtb	r2, r2
 80033c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c6:	1c5a      	adds	r2, r3, #1
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033d0:	3b01      	subs	r3, #1
 80033d2:	b29a      	uxth	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033dc:	b29b      	uxth	r3, r3
 80033de:	3b01      	subs	r3, #1
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80033e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e8:	9300      	str	r3, [sp, #0]
 80033ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033ec:	2200      	movs	r2, #0
 80033ee:	4955      	ldr	r1, [pc, #340]	@ (8003544 <HAL_I2C_Mem_Read+0x460>)
 80033f0:	68f8      	ldr	r0, [r7, #12]
 80033f2:	f000 fa27 	bl	8003844 <I2C_WaitOnFlagUntilTimeout>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d001      	beq.n	8003400 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	e09d      	b.n	800353c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800340e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	691a      	ldr	r2, [r3, #16]
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800341a:	b2d2      	uxtb	r2, r2
 800341c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003422:	1c5a      	adds	r2, r3, #1
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800342c:	3b01      	subs	r3, #1
 800342e:	b29a      	uxth	r2, r3
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003438:	b29b      	uxth	r3, r3
 800343a:	3b01      	subs	r3, #1
 800343c:	b29a      	uxth	r2, r3
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	691a      	ldr	r2, [r3, #16]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800344c:	b2d2      	uxtb	r2, r2
 800344e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003454:	1c5a      	adds	r2, r3, #1
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800345e:	3b01      	subs	r3, #1
 8003460:	b29a      	uxth	r2, r3
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800346a:	b29b      	uxth	r3, r3
 800346c:	3b01      	subs	r3, #1
 800346e:	b29a      	uxth	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003474:	e04e      	b.n	8003514 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003476:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003478:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800347a:	68f8      	ldr	r0, [r7, #12]
 800347c:	f000 fb8c 	bl	8003b98 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e058      	b.n	800353c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	691a      	ldr	r2, [r3, #16]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003494:	b2d2      	uxtb	r2, r2
 8003496:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800349c:	1c5a      	adds	r2, r3, #1
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034a6:	3b01      	subs	r3, #1
 80034a8:	b29a      	uxth	r2, r3
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	3b01      	subs	r3, #1
 80034b6:	b29a      	uxth	r2, r3
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	695b      	ldr	r3, [r3, #20]
 80034c2:	f003 0304 	and.w	r3, r3, #4
 80034c6:	2b04      	cmp	r3, #4
 80034c8:	d124      	bne.n	8003514 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034ce:	2b03      	cmp	r3, #3
 80034d0:	d107      	bne.n	80034e2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034e0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	691a      	ldr	r2, [r3, #16]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ec:	b2d2      	uxtb	r2, r2
 80034ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f4:	1c5a      	adds	r2, r3, #1
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034fe:	3b01      	subs	r3, #1
 8003500:	b29a      	uxth	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800350a:	b29b      	uxth	r3, r3
 800350c:	3b01      	subs	r3, #1
 800350e:	b29a      	uxth	r2, r3
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003518:	2b00      	cmp	r3, #0
 800351a:	f47f aeb6 	bne.w	800328a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2220      	movs	r2, #32
 8003522:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2200      	movs	r2, #0
 800352a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2200      	movs	r2, #0
 8003532:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003536:	2300      	movs	r3, #0
 8003538:	e000      	b.n	800353c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800353a:	2302      	movs	r3, #2
  }
}
 800353c:	4618      	mov	r0, r3
 800353e:	3728      	adds	r7, #40	@ 0x28
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}
 8003544:	00010004 	.word	0x00010004

08003548 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b088      	sub	sp, #32
 800354c:	af02      	add	r7, sp, #8
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	4608      	mov	r0, r1
 8003552:	4611      	mov	r1, r2
 8003554:	461a      	mov	r2, r3
 8003556:	4603      	mov	r3, r0
 8003558:	817b      	strh	r3, [r7, #10]
 800355a:	460b      	mov	r3, r1
 800355c:	813b      	strh	r3, [r7, #8]
 800355e:	4613      	mov	r3, r2
 8003560:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003570:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003574:	9300      	str	r3, [sp, #0]
 8003576:	6a3b      	ldr	r3, [r7, #32]
 8003578:	2200      	movs	r2, #0
 800357a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800357e:	68f8      	ldr	r0, [r7, #12]
 8003580:	f000 f960 	bl	8003844 <I2C_WaitOnFlagUntilTimeout>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d00d      	beq.n	80035a6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003594:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003598:	d103      	bne.n	80035a2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035a0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e05f      	b.n	8003666 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80035a6:	897b      	ldrh	r3, [r7, #10]
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	461a      	mov	r2, r3
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80035b4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b8:	6a3a      	ldr	r2, [r7, #32]
 80035ba:	492d      	ldr	r1, [pc, #180]	@ (8003670 <I2C_RequestMemoryWrite+0x128>)
 80035bc:	68f8      	ldr	r0, [r7, #12]
 80035be:	f000 f9bb 	bl	8003938 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035c2:	4603      	mov	r3, r0
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d001      	beq.n	80035cc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e04c      	b.n	8003666 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035cc:	2300      	movs	r3, #0
 80035ce:	617b      	str	r3, [r7, #20]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	695b      	ldr	r3, [r3, #20]
 80035d6:	617b      	str	r3, [r7, #20]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	699b      	ldr	r3, [r3, #24]
 80035de:	617b      	str	r3, [r7, #20]
 80035e0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035e4:	6a39      	ldr	r1, [r7, #32]
 80035e6:	68f8      	ldr	r0, [r7, #12]
 80035e8:	f000 fa46 	bl	8003a78 <I2C_WaitOnTXEFlagUntilTimeout>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d00d      	beq.n	800360e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f6:	2b04      	cmp	r3, #4
 80035f8:	d107      	bne.n	800360a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003608:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e02b      	b.n	8003666 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800360e:	88fb      	ldrh	r3, [r7, #6]
 8003610:	2b01      	cmp	r3, #1
 8003612:	d105      	bne.n	8003620 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003614:	893b      	ldrh	r3, [r7, #8]
 8003616:	b2da      	uxtb	r2, r3
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	611a      	str	r2, [r3, #16]
 800361e:	e021      	b.n	8003664 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003620:	893b      	ldrh	r3, [r7, #8]
 8003622:	0a1b      	lsrs	r3, r3, #8
 8003624:	b29b      	uxth	r3, r3
 8003626:	b2da      	uxtb	r2, r3
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800362e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003630:	6a39      	ldr	r1, [r7, #32]
 8003632:	68f8      	ldr	r0, [r7, #12]
 8003634:	f000 fa20 	bl	8003a78 <I2C_WaitOnTXEFlagUntilTimeout>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d00d      	beq.n	800365a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003642:	2b04      	cmp	r3, #4
 8003644:	d107      	bne.n	8003656 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003654:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e005      	b.n	8003666 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800365a:	893b      	ldrh	r3, [r7, #8]
 800365c:	b2da      	uxtb	r2, r3
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003664:	2300      	movs	r3, #0
}
 8003666:	4618      	mov	r0, r3
 8003668:	3718      	adds	r7, #24
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	00010002 	.word	0x00010002

08003674 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b088      	sub	sp, #32
 8003678:	af02      	add	r7, sp, #8
 800367a:	60f8      	str	r0, [r7, #12]
 800367c:	4608      	mov	r0, r1
 800367e:	4611      	mov	r1, r2
 8003680:	461a      	mov	r2, r3
 8003682:	4603      	mov	r3, r0
 8003684:	817b      	strh	r3, [r7, #10]
 8003686:	460b      	mov	r3, r1
 8003688:	813b      	strh	r3, [r7, #8]
 800368a:	4613      	mov	r3, r2
 800368c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800369c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036ac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b0:	9300      	str	r3, [sp, #0]
 80036b2:	6a3b      	ldr	r3, [r7, #32]
 80036b4:	2200      	movs	r2, #0
 80036b6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80036ba:	68f8      	ldr	r0, [r7, #12]
 80036bc:	f000 f8c2 	bl	8003844 <I2C_WaitOnFlagUntilTimeout>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d00d      	beq.n	80036e2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036d4:	d103      	bne.n	80036de <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036dc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e0aa      	b.n	8003838 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80036e2:	897b      	ldrh	r3, [r7, #10]
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	461a      	mov	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80036f0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f4:	6a3a      	ldr	r2, [r7, #32]
 80036f6:	4952      	ldr	r1, [pc, #328]	@ (8003840 <I2C_RequestMemoryRead+0x1cc>)
 80036f8:	68f8      	ldr	r0, [r7, #12]
 80036fa:	f000 f91d 	bl	8003938 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d001      	beq.n	8003708 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e097      	b.n	8003838 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003708:	2300      	movs	r3, #0
 800370a:	617b      	str	r3, [r7, #20]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	695b      	ldr	r3, [r3, #20]
 8003712:	617b      	str	r3, [r7, #20]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	699b      	ldr	r3, [r3, #24]
 800371a:	617b      	str	r3, [r7, #20]
 800371c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800371e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003720:	6a39      	ldr	r1, [r7, #32]
 8003722:	68f8      	ldr	r0, [r7, #12]
 8003724:	f000 f9a8 	bl	8003a78 <I2C_WaitOnTXEFlagUntilTimeout>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d00d      	beq.n	800374a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003732:	2b04      	cmp	r3, #4
 8003734:	d107      	bne.n	8003746 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003744:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e076      	b.n	8003838 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800374a:	88fb      	ldrh	r3, [r7, #6]
 800374c:	2b01      	cmp	r3, #1
 800374e:	d105      	bne.n	800375c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003750:	893b      	ldrh	r3, [r7, #8]
 8003752:	b2da      	uxtb	r2, r3
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	611a      	str	r2, [r3, #16]
 800375a:	e021      	b.n	80037a0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800375c:	893b      	ldrh	r3, [r7, #8]
 800375e:	0a1b      	lsrs	r3, r3, #8
 8003760:	b29b      	uxth	r3, r3
 8003762:	b2da      	uxtb	r2, r3
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800376a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800376c:	6a39      	ldr	r1, [r7, #32]
 800376e:	68f8      	ldr	r0, [r7, #12]
 8003770:	f000 f982 	bl	8003a78 <I2C_WaitOnTXEFlagUntilTimeout>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d00d      	beq.n	8003796 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800377e:	2b04      	cmp	r3, #4
 8003780:	d107      	bne.n	8003792 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003790:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e050      	b.n	8003838 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003796:	893b      	ldrh	r3, [r7, #8]
 8003798:	b2da      	uxtb	r2, r3
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037a2:	6a39      	ldr	r1, [r7, #32]
 80037a4:	68f8      	ldr	r0, [r7, #12]
 80037a6:	f000 f967 	bl	8003a78 <I2C_WaitOnTXEFlagUntilTimeout>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d00d      	beq.n	80037cc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b4:	2b04      	cmp	r3, #4
 80037b6:	d107      	bne.n	80037c8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037c6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e035      	b.n	8003838 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037da:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037de:	9300      	str	r3, [sp, #0]
 80037e0:	6a3b      	ldr	r3, [r7, #32]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80037e8:	68f8      	ldr	r0, [r7, #12]
 80037ea:	f000 f82b 	bl	8003844 <I2C_WaitOnFlagUntilTimeout>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d00d      	beq.n	8003810 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003802:	d103      	bne.n	800380c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800380a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800380c:	2303      	movs	r3, #3
 800380e:	e013      	b.n	8003838 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003810:	897b      	ldrh	r3, [r7, #10]
 8003812:	b2db      	uxtb	r3, r3
 8003814:	f043 0301 	orr.w	r3, r3, #1
 8003818:	b2da      	uxtb	r2, r3
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003822:	6a3a      	ldr	r2, [r7, #32]
 8003824:	4906      	ldr	r1, [pc, #24]	@ (8003840 <I2C_RequestMemoryRead+0x1cc>)
 8003826:	68f8      	ldr	r0, [r7, #12]
 8003828:	f000 f886 	bl	8003938 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800382c:	4603      	mov	r3, r0
 800382e:	2b00      	cmp	r3, #0
 8003830:	d001      	beq.n	8003836 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e000      	b.n	8003838 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003836:	2300      	movs	r3, #0
}
 8003838:	4618      	mov	r0, r3
 800383a:	3718      	adds	r7, #24
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}
 8003840:	00010002 	.word	0x00010002

08003844 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	603b      	str	r3, [r7, #0]
 8003850:	4613      	mov	r3, r2
 8003852:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003854:	e048      	b.n	80038e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800385c:	d044      	beq.n	80038e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800385e:	f7fe fd79 	bl	8002354 <HAL_GetTick>
 8003862:	4602      	mov	r2, r0
 8003864:	69bb      	ldr	r3, [r7, #24]
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	683a      	ldr	r2, [r7, #0]
 800386a:	429a      	cmp	r2, r3
 800386c:	d302      	bcc.n	8003874 <I2C_WaitOnFlagUntilTimeout+0x30>
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d139      	bne.n	80038e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	0c1b      	lsrs	r3, r3, #16
 8003878:	b2db      	uxtb	r3, r3
 800387a:	2b01      	cmp	r3, #1
 800387c:	d10d      	bne.n	800389a <I2C_WaitOnFlagUntilTimeout+0x56>
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	695b      	ldr	r3, [r3, #20]
 8003884:	43da      	mvns	r2, r3
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	4013      	ands	r3, r2
 800388a:	b29b      	uxth	r3, r3
 800388c:	2b00      	cmp	r3, #0
 800388e:	bf0c      	ite	eq
 8003890:	2301      	moveq	r3, #1
 8003892:	2300      	movne	r3, #0
 8003894:	b2db      	uxtb	r3, r3
 8003896:	461a      	mov	r2, r3
 8003898:	e00c      	b.n	80038b4 <I2C_WaitOnFlagUntilTimeout+0x70>
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	699b      	ldr	r3, [r3, #24]
 80038a0:	43da      	mvns	r2, r3
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	4013      	ands	r3, r2
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	bf0c      	ite	eq
 80038ac:	2301      	moveq	r3, #1
 80038ae:	2300      	movne	r3, #0
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	461a      	mov	r2, r3
 80038b4:	79fb      	ldrb	r3, [r7, #7]
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d116      	bne.n	80038e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2200      	movs	r2, #0
 80038be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2220      	movs	r2, #32
 80038c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2200      	movs	r2, #0
 80038cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d4:	f043 0220 	orr.w	r2, r3, #32
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e023      	b.n	8003930 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	0c1b      	lsrs	r3, r3, #16
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d10d      	bne.n	800390e <I2C_WaitOnFlagUntilTimeout+0xca>
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	695b      	ldr	r3, [r3, #20]
 80038f8:	43da      	mvns	r2, r3
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	4013      	ands	r3, r2
 80038fe:	b29b      	uxth	r3, r3
 8003900:	2b00      	cmp	r3, #0
 8003902:	bf0c      	ite	eq
 8003904:	2301      	moveq	r3, #1
 8003906:	2300      	movne	r3, #0
 8003908:	b2db      	uxtb	r3, r3
 800390a:	461a      	mov	r2, r3
 800390c:	e00c      	b.n	8003928 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	699b      	ldr	r3, [r3, #24]
 8003914:	43da      	mvns	r2, r3
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	4013      	ands	r3, r2
 800391a:	b29b      	uxth	r3, r3
 800391c:	2b00      	cmp	r3, #0
 800391e:	bf0c      	ite	eq
 8003920:	2301      	moveq	r3, #1
 8003922:	2300      	movne	r3, #0
 8003924:	b2db      	uxtb	r3, r3
 8003926:	461a      	mov	r2, r3
 8003928:	79fb      	ldrb	r3, [r7, #7]
 800392a:	429a      	cmp	r2, r3
 800392c:	d093      	beq.n	8003856 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800392e:	2300      	movs	r3, #0
}
 8003930:	4618      	mov	r0, r3
 8003932:	3710      	adds	r7, #16
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}

08003938 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b084      	sub	sp, #16
 800393c:	af00      	add	r7, sp, #0
 800393e:	60f8      	str	r0, [r7, #12]
 8003940:	60b9      	str	r1, [r7, #8]
 8003942:	607a      	str	r2, [r7, #4]
 8003944:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003946:	e071      	b.n	8003a2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	695b      	ldr	r3, [r3, #20]
 800394e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003952:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003956:	d123      	bne.n	80039a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003966:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003970:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2200      	movs	r2, #0
 8003976:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2220      	movs	r2, #32
 800397c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2200      	movs	r2, #0
 8003984:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800398c:	f043 0204 	orr.w	r2, r3, #4
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2200      	movs	r2, #0
 8003998:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e067      	b.n	8003a70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039a6:	d041      	beq.n	8003a2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039a8:	f7fe fcd4 	bl	8002354 <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d302      	bcc.n	80039be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d136      	bne.n	8003a2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	0c1b      	lsrs	r3, r3, #16
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d10c      	bne.n	80039e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	695b      	ldr	r3, [r3, #20]
 80039ce:	43da      	mvns	r2, r3
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	4013      	ands	r3, r2
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	bf14      	ite	ne
 80039da:	2301      	movne	r3, #1
 80039dc:	2300      	moveq	r3, #0
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	e00b      	b.n	80039fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	699b      	ldr	r3, [r3, #24]
 80039e8:	43da      	mvns	r2, r3
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	4013      	ands	r3, r2
 80039ee:	b29b      	uxth	r3, r3
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	bf14      	ite	ne
 80039f4:	2301      	movne	r3, #1
 80039f6:	2300      	moveq	r3, #0
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d016      	beq.n	8003a2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2200      	movs	r2, #0
 8003a02:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2220      	movs	r2, #32
 8003a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a18:	f043 0220 	orr.w	r2, r3, #32
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e021      	b.n	8003a70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	0c1b      	lsrs	r3, r3, #16
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d10c      	bne.n	8003a50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	695b      	ldr	r3, [r3, #20]
 8003a3c:	43da      	mvns	r2, r3
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	4013      	ands	r3, r2
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	bf14      	ite	ne
 8003a48:	2301      	movne	r3, #1
 8003a4a:	2300      	moveq	r3, #0
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	e00b      	b.n	8003a68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	699b      	ldr	r3, [r3, #24]
 8003a56:	43da      	mvns	r2, r3
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	bf14      	ite	ne
 8003a62:	2301      	movne	r3, #1
 8003a64:	2300      	moveq	r3, #0
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	f47f af6d 	bne.w	8003948 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003a6e:	2300      	movs	r3, #0
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	3710      	adds	r7, #16
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}

08003a78 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	60b9      	str	r1, [r7, #8]
 8003a82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a84:	e034      	b.n	8003af0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a86:	68f8      	ldr	r0, [r7, #12]
 8003a88:	f000 f8e3 	bl	8003c52 <I2C_IsAcknowledgeFailed>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d001      	beq.n	8003a96 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	e034      	b.n	8003b00 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a9c:	d028      	beq.n	8003af0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a9e:	f7fe fc59 	bl	8002354 <HAL_GetTick>
 8003aa2:	4602      	mov	r2, r0
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	1ad3      	subs	r3, r2, r3
 8003aa8:	68ba      	ldr	r2, [r7, #8]
 8003aaa:	429a      	cmp	r2, r3
 8003aac:	d302      	bcc.n	8003ab4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d11d      	bne.n	8003af0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	695b      	ldr	r3, [r3, #20]
 8003aba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003abe:	2b80      	cmp	r3, #128	@ 0x80
 8003ac0:	d016      	beq.n	8003af0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2220      	movs	r2, #32
 8003acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003adc:	f043 0220 	orr.w	r2, r3, #32
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	e007      	b.n	8003b00 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	695b      	ldr	r3, [r3, #20]
 8003af6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003afa:	2b80      	cmp	r3, #128	@ 0x80
 8003afc:	d1c3      	bne.n	8003a86 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003afe:	2300      	movs	r3, #0
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	3710      	adds	r7, #16
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}

08003b08 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b084      	sub	sp, #16
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	60b9      	str	r1, [r7, #8]
 8003b12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b14:	e034      	b.n	8003b80 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b16:	68f8      	ldr	r0, [r7, #12]
 8003b18:	f000 f89b 	bl	8003c52 <I2C_IsAcknowledgeFailed>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d001      	beq.n	8003b26 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e034      	b.n	8003b90 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b2c:	d028      	beq.n	8003b80 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b2e:	f7fe fc11 	bl	8002354 <HAL_GetTick>
 8003b32:	4602      	mov	r2, r0
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	68ba      	ldr	r2, [r7, #8]
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d302      	bcc.n	8003b44 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d11d      	bne.n	8003b80 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	f003 0304 	and.w	r3, r3, #4
 8003b4e:	2b04      	cmp	r3, #4
 8003b50:	d016      	beq.n	8003b80 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2200      	movs	r2, #0
 8003b56:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2220      	movs	r2, #32
 8003b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2200      	movs	r2, #0
 8003b64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b6c:	f043 0220 	orr.w	r2, r3, #32
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2200      	movs	r2, #0
 8003b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e007      	b.n	8003b90 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	695b      	ldr	r3, [r3, #20]
 8003b86:	f003 0304 	and.w	r3, r3, #4
 8003b8a:	2b04      	cmp	r3, #4
 8003b8c:	d1c3      	bne.n	8003b16 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b8e:	2300      	movs	r3, #0
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3710      	adds	r7, #16
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}

08003b98 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b084      	sub	sp, #16
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ba4:	e049      	b.n	8003c3a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	695b      	ldr	r3, [r3, #20]
 8003bac:	f003 0310 	and.w	r3, r3, #16
 8003bb0:	2b10      	cmp	r3, #16
 8003bb2:	d119      	bne.n	8003be8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f06f 0210 	mvn.w	r2, #16
 8003bbc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2220      	movs	r2, #32
 8003bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e030      	b.n	8003c4a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003be8:	f7fe fbb4 	bl	8002354 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	68ba      	ldr	r2, [r7, #8]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d302      	bcc.n	8003bfe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d11d      	bne.n	8003c3a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	695b      	ldr	r3, [r3, #20]
 8003c04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c08:	2b40      	cmp	r3, #64	@ 0x40
 8003c0a:	d016      	beq.n	8003c3a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2220      	movs	r2, #32
 8003c16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c26:	f043 0220 	orr.w	r2, r3, #32
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e007      	b.n	8003c4a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	695b      	ldr	r3, [r3, #20]
 8003c40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c44:	2b40      	cmp	r3, #64	@ 0x40
 8003c46:	d1ae      	bne.n	8003ba6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c48:	2300      	movs	r3, #0
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3710      	adds	r7, #16
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}

08003c52 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003c52:	b480      	push	{r7}
 8003c54:	b083      	sub	sp, #12
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	695b      	ldr	r3, [r3, #20]
 8003c60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c68:	d11b      	bne.n	8003ca2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c72:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2200      	movs	r2, #0
 8003c78:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2220      	movs	r2, #32
 8003c7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c8e:	f043 0204 	orr.w	r2, r3, #4
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e000      	b.n	8003ca4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003ca2:	2300      	movs	r3, #0
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	370c      	adds	r7, #12
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr

08003cb0 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d101      	bne.n	8003cc2 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e0bf      	b.n	8003e42 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d106      	bne.n	8003cdc <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f7fd fcbc 	bl	8001654 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2202      	movs	r2, #2
 8003ce0:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	699a      	ldr	r2, [r3, #24]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8003cf2:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	6999      	ldr	r1, [r3, #24]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685a      	ldr	r2, [r3, #4]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003d08:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	691b      	ldr	r3, [r3, #16]
 8003d0e:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	430a      	orrs	r2, r1
 8003d16:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	6899      	ldr	r1, [r3, #8]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	4b4a      	ldr	r3, [pc, #296]	@ (8003e4c <HAL_LTDC_Init+0x19c>)
 8003d24:	400b      	ands	r3, r1
 8003d26:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	695b      	ldr	r3, [r3, #20]
 8003d2c:	041b      	lsls	r3, r3, #16
 8003d2e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	6899      	ldr	r1, [r3, #8]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	699a      	ldr	r2, [r3, #24]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	431a      	orrs	r2, r3
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	430a      	orrs	r2, r1
 8003d44:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	68d9      	ldr	r1, [r3, #12]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	4b3e      	ldr	r3, [pc, #248]	@ (8003e4c <HAL_LTDC_Init+0x19c>)
 8003d52:	400b      	ands	r3, r1
 8003d54:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	69db      	ldr	r3, [r3, #28]
 8003d5a:	041b      	lsls	r3, r3, #16
 8003d5c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	68d9      	ldr	r1, [r3, #12]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6a1a      	ldr	r2, [r3, #32]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	431a      	orrs	r2, r3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	430a      	orrs	r2, r1
 8003d72:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	6919      	ldr	r1, [r3, #16]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	4b33      	ldr	r3, [pc, #204]	@ (8003e4c <HAL_LTDC_Init+0x19c>)
 8003d80:	400b      	ands	r3, r1
 8003d82:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d88:	041b      	lsls	r3, r3, #16
 8003d8a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	6919      	ldr	r1, [r3, #16]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	431a      	orrs	r2, r3
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	430a      	orrs	r2, r1
 8003da0:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	6959      	ldr	r1, [r3, #20]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	4b27      	ldr	r3, [pc, #156]	@ (8003e4c <HAL_LTDC_Init+0x19c>)
 8003dae:	400b      	ands	r3, r1
 8003db0:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db6:	041b      	lsls	r3, r3, #16
 8003db8:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	6959      	ldr	r1, [r3, #20]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	431a      	orrs	r2, r3
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003dd6:	021b      	lsls	r3, r3, #8
 8003dd8:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8003de0:	041b      	lsls	r3, r3, #16
 8003de2:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8003df2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003dfa:	68ba      	ldr	r2, [r7, #8]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8003e06:	431a      	orrs	r2, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	430a      	orrs	r2, r1
 8003e0e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f042 0206 	orr.w	r2, r2, #6
 8003e1e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	699a      	ldr	r2, [r3, #24]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f042 0201 	orr.w	r2, r2, #1
 8003e2e:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2200      	movs	r2, #0
 8003e34:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8003e40:	2300      	movs	r3, #0
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3710      	adds	r7, #16
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	f000f800 	.word	0xf000f800

08003e50 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003e50:	b5b0      	push	{r4, r5, r7, lr}
 8003e52:	b084      	sub	sp, #16
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d101      	bne.n	8003e6a <HAL_LTDC_ConfigLayer+0x1a>
 8003e66:	2302      	movs	r3, #2
 8003e68:	e02c      	b.n	8003ec4 <HAL_LTDC_ConfigLayer+0x74>
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2202      	movs	r2, #2
 8003e76:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8003e7a:	68fa      	ldr	r2, [r7, #12]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2134      	movs	r1, #52	@ 0x34
 8003e80:	fb01 f303 	mul.w	r3, r1, r3
 8003e84:	4413      	add	r3, r2
 8003e86:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	4614      	mov	r4, r2
 8003e8e:	461d      	mov	r5, r3
 8003e90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e9c:	682b      	ldr	r3, [r5, #0]
 8003e9e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8003ea0:	687a      	ldr	r2, [r7, #4]
 8003ea2:	68b9      	ldr	r1, [r7, #8]
 8003ea4:	68f8      	ldr	r0, [r7, #12]
 8003ea6:	f000 f811 	bl	8003ecc <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8003ec2:	2300      	movs	r3, #0
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3710      	adds	r7, #16
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bdb0      	pop	{r4, r5, r7, pc}

08003ecc <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b089      	sub	sp, #36	@ 0x24
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	60f8      	str	r0, [r7, #12]
 8003ed4:	60b9      	str	r1, [r7, #8]
 8003ed6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	685a      	ldr	r2, [r3, #4]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	68db      	ldr	r3, [r3, #12]
 8003ee2:	0c1b      	lsrs	r3, r3, #16
 8003ee4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ee8:	4413      	add	r3, r2
 8003eea:	041b      	lsls	r3, r3, #16
 8003eec:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	01db      	lsls	r3, r3, #7
 8003ef8:	4413      	add	r3, r2
 8003efa:	3384      	adds	r3, #132	@ 0x84
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	68fa      	ldr	r2, [r7, #12]
 8003f00:	6812      	ldr	r2, [r2, #0]
 8003f02:	4611      	mov	r1, r2
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	01d2      	lsls	r2, r2, #7
 8003f08:	440a      	add	r2, r1
 8003f0a:	3284      	adds	r2, #132	@ 0x84
 8003f0c:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8003f10:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	0c1b      	lsrs	r3, r3, #16
 8003f1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003f22:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003f24:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4619      	mov	r1, r3
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	01db      	lsls	r3, r3, #7
 8003f30:	440b      	add	r3, r1
 8003f32:	3384      	adds	r3, #132	@ 0x84
 8003f34:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003f3a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	68da      	ldr	r2, [r3, #12]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f4a:	4413      	add	r3, r2
 8003f4c:	041b      	lsls	r3, r3, #16
 8003f4e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	461a      	mov	r2, r3
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	01db      	lsls	r3, r3, #7
 8003f5a:	4413      	add	r3, r2
 8003f5c:	3384      	adds	r3, #132	@ 0x84
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	68fa      	ldr	r2, [r7, #12]
 8003f62:	6812      	ldr	r2, [r2, #0]
 8003f64:	4611      	mov	r1, r2
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	01d2      	lsls	r2, r2, #7
 8003f6a:	440a      	add	r2, r1
 8003f6c:	3284      	adds	r2, #132	@ 0x84
 8003f6e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8003f72:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	689a      	ldr	r2, [r3, #8]
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	68db      	ldr	r3, [r3, #12]
 8003f7e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f82:	4413      	add	r3, r2
 8003f84:	1c5a      	adds	r2, r3, #1
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4619      	mov	r1, r3
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	01db      	lsls	r3, r3, #7
 8003f90:	440b      	add	r3, r1
 8003f92:	3384      	adds	r3, #132	@ 0x84
 8003f94:	4619      	mov	r1, r3
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	01db      	lsls	r3, r3, #7
 8003fa6:	4413      	add	r3, r2
 8003fa8:	3384      	adds	r3, #132	@ 0x84
 8003faa:	691b      	ldr	r3, [r3, #16]
 8003fac:	68fa      	ldr	r2, [r7, #12]
 8003fae:	6812      	ldr	r2, [r2, #0]
 8003fb0:	4611      	mov	r1, r2
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	01d2      	lsls	r2, r2, #7
 8003fb6:	440a      	add	r2, r1
 8003fb8:	3284      	adds	r2, #132	@ 0x84
 8003fba:	f023 0307 	bic.w	r3, r3, #7
 8003fbe:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	01db      	lsls	r3, r3, #7
 8003fca:	4413      	add	r3, r2
 8003fcc:	3384      	adds	r3, #132	@ 0x84
 8003fce:	461a      	mov	r2, r3
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	691b      	ldr	r3, [r3, #16]
 8003fd4:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8003fdc:	021b      	lsls	r3, r3, #8
 8003fde:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8003fe6:	041b      	lsls	r3, r3, #16
 8003fe8:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	699b      	ldr	r3, [r3, #24]
 8003fee:	061b      	lsls	r3, r3, #24
 8003ff0:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	461a      	mov	r2, r3
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	01db      	lsls	r3, r3, #7
 8003ffc:	4413      	add	r3, r2
 8003ffe:	3384      	adds	r3, #132	@ 0x84
 8004000:	699b      	ldr	r3, [r3, #24]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	461a      	mov	r2, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	01db      	lsls	r3, r3, #7
 800400c:	4413      	add	r3, r2
 800400e:	3384      	adds	r3, #132	@ 0x84
 8004010:	461a      	mov	r2, r3
 8004012:	2300      	movs	r3, #0
 8004014:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800401c:	461a      	mov	r2, r3
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	431a      	orrs	r2, r3
 8004022:	69bb      	ldr	r3, [r7, #24]
 8004024:	431a      	orrs	r2, r3
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4619      	mov	r1, r3
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	01db      	lsls	r3, r3, #7
 8004030:	440b      	add	r3, r1
 8004032:	3384      	adds	r3, #132	@ 0x84
 8004034:	4619      	mov	r1, r3
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	4313      	orrs	r3, r2
 800403a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	461a      	mov	r2, r3
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	01db      	lsls	r3, r3, #7
 8004046:	4413      	add	r3, r2
 8004048:	3384      	adds	r3, #132	@ 0x84
 800404a:	695b      	ldr	r3, [r3, #20]
 800404c:	68fa      	ldr	r2, [r7, #12]
 800404e:	6812      	ldr	r2, [r2, #0]
 8004050:	4611      	mov	r1, r2
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	01d2      	lsls	r2, r2, #7
 8004056:	440a      	add	r2, r1
 8004058:	3284      	adds	r2, #132	@ 0x84
 800405a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800405e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	461a      	mov	r2, r3
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	01db      	lsls	r3, r3, #7
 800406a:	4413      	add	r3, r2
 800406c:	3384      	adds	r3, #132	@ 0x84
 800406e:	461a      	mov	r2, r3
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	695b      	ldr	r3, [r3, #20]
 8004074:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	461a      	mov	r2, r3
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	01db      	lsls	r3, r3, #7
 8004080:	4413      	add	r3, r2
 8004082:	3384      	adds	r3, #132	@ 0x84
 8004084:	69db      	ldr	r3, [r3, #28]
 8004086:	68fa      	ldr	r2, [r7, #12]
 8004088:	6812      	ldr	r2, [r2, #0]
 800408a:	4611      	mov	r1, r2
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	01d2      	lsls	r2, r2, #7
 8004090:	440a      	add	r2, r1
 8004092:	3284      	adds	r2, #132	@ 0x84
 8004094:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004098:	f023 0307 	bic.w	r3, r3, #7
 800409c:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	69da      	ldr	r2, [r3, #28]
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	6a1b      	ldr	r3, [r3, #32]
 80040a6:	68f9      	ldr	r1, [r7, #12]
 80040a8:	6809      	ldr	r1, [r1, #0]
 80040aa:	4608      	mov	r0, r1
 80040ac:	6879      	ldr	r1, [r7, #4]
 80040ae:	01c9      	lsls	r1, r1, #7
 80040b0:	4401      	add	r1, r0
 80040b2:	3184      	adds	r1, #132	@ 0x84
 80040b4:	4313      	orrs	r3, r2
 80040b6:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	461a      	mov	r2, r3
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	01db      	lsls	r3, r3, #7
 80040c2:	4413      	add	r3, r2
 80040c4:	3384      	adds	r3, #132	@ 0x84
 80040c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	461a      	mov	r2, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	01db      	lsls	r3, r3, #7
 80040d2:	4413      	add	r3, r2
 80040d4:	3384      	adds	r3, #132	@ 0x84
 80040d6:	461a      	mov	r2, r3
 80040d8:	2300      	movs	r3, #0
 80040da:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	461a      	mov	r2, r3
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	01db      	lsls	r3, r3, #7
 80040e6:	4413      	add	r3, r2
 80040e8:	3384      	adds	r3, #132	@ 0x84
 80040ea:	461a      	mov	r2, r3
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f0:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	691b      	ldr	r3, [r3, #16]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d102      	bne.n	8004100 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 80040fa:	2304      	movs	r3, #4
 80040fc:	61fb      	str	r3, [r7, #28]
 80040fe:	e01b      	b.n	8004138 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	691b      	ldr	r3, [r3, #16]
 8004104:	2b01      	cmp	r3, #1
 8004106:	d102      	bne.n	800410e <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8004108:	2303      	movs	r3, #3
 800410a:	61fb      	str	r3, [r7, #28]
 800410c:	e014      	b.n	8004138 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	691b      	ldr	r3, [r3, #16]
 8004112:	2b04      	cmp	r3, #4
 8004114:	d00b      	beq.n	800412e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800411a:	2b02      	cmp	r3, #2
 800411c:	d007      	beq.n	800412e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004122:	2b03      	cmp	r3, #3
 8004124:	d003      	beq.n	800412e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800412a:	2b07      	cmp	r3, #7
 800412c:	d102      	bne.n	8004134 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 800412e:	2302      	movs	r3, #2
 8004130:	61fb      	str	r3, [r7, #28]
 8004132:	e001      	b.n	8004138 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8004134:	2301      	movs	r3, #1
 8004136:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	461a      	mov	r2, r3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	01db      	lsls	r3, r3, #7
 8004142:	4413      	add	r3, r2
 8004144:	3384      	adds	r3, #132	@ 0x84
 8004146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004148:	68fa      	ldr	r2, [r7, #12]
 800414a:	6812      	ldr	r2, [r2, #0]
 800414c:	4611      	mov	r1, r2
 800414e:	687a      	ldr	r2, [r7, #4]
 8004150:	01d2      	lsls	r2, r2, #7
 8004152:	440a      	add	r2, r1
 8004154:	3284      	adds	r2, #132	@ 0x84
 8004156:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800415a:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004160:	69fa      	ldr	r2, [r7, #28]
 8004162:	fb02 f303 	mul.w	r3, r2, r3
 8004166:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	6859      	ldr	r1, [r3, #4]
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	1acb      	subs	r3, r1, r3
 8004172:	69f9      	ldr	r1, [r7, #28]
 8004174:	fb01 f303 	mul.w	r3, r1, r3
 8004178:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800417a:	68f9      	ldr	r1, [r7, #12]
 800417c:	6809      	ldr	r1, [r1, #0]
 800417e:	4608      	mov	r0, r1
 8004180:	6879      	ldr	r1, [r7, #4]
 8004182:	01c9      	lsls	r1, r1, #7
 8004184:	4401      	add	r1, r0
 8004186:	3184      	adds	r1, #132	@ 0x84
 8004188:	4313      	orrs	r3, r2
 800418a:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	461a      	mov	r2, r3
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	01db      	lsls	r3, r3, #7
 8004196:	4413      	add	r3, r2
 8004198:	3384      	adds	r3, #132	@ 0x84
 800419a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800419c:	68fa      	ldr	r2, [r7, #12]
 800419e:	6812      	ldr	r2, [r2, #0]
 80041a0:	4611      	mov	r1, r2
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	01d2      	lsls	r2, r2, #7
 80041a6:	440a      	add	r2, r1
 80041a8:	3284      	adds	r2, #132	@ 0x84
 80041aa:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80041ae:	f023 0307 	bic.w	r3, r3, #7
 80041b2:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	461a      	mov	r2, r3
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	01db      	lsls	r3, r3, #7
 80041be:	4413      	add	r3, r2
 80041c0:	3384      	adds	r3, #132	@ 0x84
 80041c2:	461a      	mov	r2, r3
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041c8:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	461a      	mov	r2, r3
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	01db      	lsls	r3, r3, #7
 80041d4:	4413      	add	r3, r2
 80041d6:	3384      	adds	r3, #132	@ 0x84
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	68fa      	ldr	r2, [r7, #12]
 80041dc:	6812      	ldr	r2, [r2, #0]
 80041de:	4611      	mov	r1, r2
 80041e0:	687a      	ldr	r2, [r7, #4]
 80041e2:	01d2      	lsls	r2, r2, #7
 80041e4:	440a      	add	r2, r1
 80041e6:	3284      	adds	r2, #132	@ 0x84
 80041e8:	f043 0301 	orr.w	r3, r3, #1
 80041ec:	6013      	str	r3, [r2, #0]
}
 80041ee:	bf00      	nop
 80041f0:	3724      	adds	r7, #36	@ 0x24
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr
	...

080041fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b086      	sub	sp, #24
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d101      	bne.n	800420e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e267      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0301 	and.w	r3, r3, #1
 8004216:	2b00      	cmp	r3, #0
 8004218:	d075      	beq.n	8004306 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800421a:	4b88      	ldr	r3, [pc, #544]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	f003 030c 	and.w	r3, r3, #12
 8004222:	2b04      	cmp	r3, #4
 8004224:	d00c      	beq.n	8004240 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004226:	4b85      	ldr	r3, [pc, #532]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800422e:	2b08      	cmp	r3, #8
 8004230:	d112      	bne.n	8004258 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004232:	4b82      	ldr	r3, [pc, #520]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800423a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800423e:	d10b      	bne.n	8004258 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004240:	4b7e      	ldr	r3, [pc, #504]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d05b      	beq.n	8004304 <HAL_RCC_OscConfig+0x108>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d157      	bne.n	8004304 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	e242      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004260:	d106      	bne.n	8004270 <HAL_RCC_OscConfig+0x74>
 8004262:	4b76      	ldr	r3, [pc, #472]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a75      	ldr	r2, [pc, #468]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004268:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800426c:	6013      	str	r3, [r2, #0]
 800426e:	e01d      	b.n	80042ac <HAL_RCC_OscConfig+0xb0>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004278:	d10c      	bne.n	8004294 <HAL_RCC_OscConfig+0x98>
 800427a:	4b70      	ldr	r3, [pc, #448]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a6f      	ldr	r2, [pc, #444]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004280:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004284:	6013      	str	r3, [r2, #0]
 8004286:	4b6d      	ldr	r3, [pc, #436]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a6c      	ldr	r2, [pc, #432]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 800428c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004290:	6013      	str	r3, [r2, #0]
 8004292:	e00b      	b.n	80042ac <HAL_RCC_OscConfig+0xb0>
 8004294:	4b69      	ldr	r3, [pc, #420]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a68      	ldr	r2, [pc, #416]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 800429a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800429e:	6013      	str	r3, [r2, #0]
 80042a0:	4b66      	ldr	r3, [pc, #408]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a65      	ldr	r2, [pc, #404]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 80042a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80042aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d013      	beq.n	80042dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042b4:	f7fe f84e 	bl	8002354 <HAL_GetTick>
 80042b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042ba:	e008      	b.n	80042ce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042bc:	f7fe f84a 	bl	8002354 <HAL_GetTick>
 80042c0:	4602      	mov	r2, r0
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	1ad3      	subs	r3, r2, r3
 80042c6:	2b64      	cmp	r3, #100	@ 0x64
 80042c8:	d901      	bls.n	80042ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	e207      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042ce:	4b5b      	ldr	r3, [pc, #364]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d0f0      	beq.n	80042bc <HAL_RCC_OscConfig+0xc0>
 80042da:	e014      	b.n	8004306 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042dc:	f7fe f83a 	bl	8002354 <HAL_GetTick>
 80042e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042e2:	e008      	b.n	80042f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042e4:	f7fe f836 	bl	8002354 <HAL_GetTick>
 80042e8:	4602      	mov	r2, r0
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	2b64      	cmp	r3, #100	@ 0x64
 80042f0:	d901      	bls.n	80042f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e1f3      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042f6:	4b51      	ldr	r3, [pc, #324]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d1f0      	bne.n	80042e4 <HAL_RCC_OscConfig+0xe8>
 8004302:	e000      	b.n	8004306 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004304:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 0302 	and.w	r3, r3, #2
 800430e:	2b00      	cmp	r3, #0
 8004310:	d063      	beq.n	80043da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004312:	4b4a      	ldr	r3, [pc, #296]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	f003 030c 	and.w	r3, r3, #12
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00b      	beq.n	8004336 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800431e:	4b47      	ldr	r3, [pc, #284]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004326:	2b08      	cmp	r3, #8
 8004328:	d11c      	bne.n	8004364 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800432a:	4b44      	ldr	r3, [pc, #272]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004332:	2b00      	cmp	r3, #0
 8004334:	d116      	bne.n	8004364 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004336:	4b41      	ldr	r3, [pc, #260]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f003 0302 	and.w	r3, r3, #2
 800433e:	2b00      	cmp	r3, #0
 8004340:	d005      	beq.n	800434e <HAL_RCC_OscConfig+0x152>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	2b01      	cmp	r3, #1
 8004348:	d001      	beq.n	800434e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	e1c7      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800434e:	4b3b      	ldr	r3, [pc, #236]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	691b      	ldr	r3, [r3, #16]
 800435a:	00db      	lsls	r3, r3, #3
 800435c:	4937      	ldr	r1, [pc, #220]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 800435e:	4313      	orrs	r3, r2
 8004360:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004362:	e03a      	b.n	80043da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d020      	beq.n	80043ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800436c:	4b34      	ldr	r3, [pc, #208]	@ (8004440 <HAL_RCC_OscConfig+0x244>)
 800436e:	2201      	movs	r2, #1
 8004370:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004372:	f7fd ffef 	bl	8002354 <HAL_GetTick>
 8004376:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004378:	e008      	b.n	800438c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800437a:	f7fd ffeb 	bl	8002354 <HAL_GetTick>
 800437e:	4602      	mov	r2, r0
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	2b02      	cmp	r3, #2
 8004386:	d901      	bls.n	800438c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004388:	2303      	movs	r3, #3
 800438a:	e1a8      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800438c:	4b2b      	ldr	r3, [pc, #172]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 0302 	and.w	r3, r3, #2
 8004394:	2b00      	cmp	r3, #0
 8004396:	d0f0      	beq.n	800437a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004398:	4b28      	ldr	r3, [pc, #160]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	691b      	ldr	r3, [r3, #16]
 80043a4:	00db      	lsls	r3, r3, #3
 80043a6:	4925      	ldr	r1, [pc, #148]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 80043a8:	4313      	orrs	r3, r2
 80043aa:	600b      	str	r3, [r1, #0]
 80043ac:	e015      	b.n	80043da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043ae:	4b24      	ldr	r3, [pc, #144]	@ (8004440 <HAL_RCC_OscConfig+0x244>)
 80043b0:	2200      	movs	r2, #0
 80043b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043b4:	f7fd ffce 	bl	8002354 <HAL_GetTick>
 80043b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043ba:	e008      	b.n	80043ce <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043bc:	f7fd ffca 	bl	8002354 <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d901      	bls.n	80043ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80043ca:	2303      	movs	r3, #3
 80043cc:	e187      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043ce:	4b1b      	ldr	r3, [pc, #108]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 0302 	and.w	r3, r3, #2
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d1f0      	bne.n	80043bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 0308 	and.w	r3, r3, #8
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d036      	beq.n	8004454 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	695b      	ldr	r3, [r3, #20]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d016      	beq.n	800441c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043ee:	4b15      	ldr	r3, [pc, #84]	@ (8004444 <HAL_RCC_OscConfig+0x248>)
 80043f0:	2201      	movs	r2, #1
 80043f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043f4:	f7fd ffae 	bl	8002354 <HAL_GetTick>
 80043f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043fa:	e008      	b.n	800440e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043fc:	f7fd ffaa 	bl	8002354 <HAL_GetTick>
 8004400:	4602      	mov	r2, r0
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	2b02      	cmp	r3, #2
 8004408:	d901      	bls.n	800440e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800440a:	2303      	movs	r3, #3
 800440c:	e167      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800440e:	4b0b      	ldr	r3, [pc, #44]	@ (800443c <HAL_RCC_OscConfig+0x240>)
 8004410:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004412:	f003 0302 	and.w	r3, r3, #2
 8004416:	2b00      	cmp	r3, #0
 8004418:	d0f0      	beq.n	80043fc <HAL_RCC_OscConfig+0x200>
 800441a:	e01b      	b.n	8004454 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800441c:	4b09      	ldr	r3, [pc, #36]	@ (8004444 <HAL_RCC_OscConfig+0x248>)
 800441e:	2200      	movs	r2, #0
 8004420:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004422:	f7fd ff97 	bl	8002354 <HAL_GetTick>
 8004426:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004428:	e00e      	b.n	8004448 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800442a:	f7fd ff93 	bl	8002354 <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	2b02      	cmp	r3, #2
 8004436:	d907      	bls.n	8004448 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004438:	2303      	movs	r3, #3
 800443a:	e150      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
 800443c:	40023800 	.word	0x40023800
 8004440:	42470000 	.word	0x42470000
 8004444:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004448:	4b88      	ldr	r3, [pc, #544]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 800444a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800444c:	f003 0302 	and.w	r3, r3, #2
 8004450:	2b00      	cmp	r3, #0
 8004452:	d1ea      	bne.n	800442a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0304 	and.w	r3, r3, #4
 800445c:	2b00      	cmp	r3, #0
 800445e:	f000 8097 	beq.w	8004590 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004462:	2300      	movs	r3, #0
 8004464:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004466:	4b81      	ldr	r3, [pc, #516]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 8004468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800446e:	2b00      	cmp	r3, #0
 8004470:	d10f      	bne.n	8004492 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004472:	2300      	movs	r3, #0
 8004474:	60bb      	str	r3, [r7, #8]
 8004476:	4b7d      	ldr	r3, [pc, #500]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 8004478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800447a:	4a7c      	ldr	r2, [pc, #496]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 800447c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004480:	6413      	str	r3, [r2, #64]	@ 0x40
 8004482:	4b7a      	ldr	r3, [pc, #488]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 8004484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004486:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800448a:	60bb      	str	r3, [r7, #8]
 800448c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800448e:	2301      	movs	r3, #1
 8004490:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004492:	4b77      	ldr	r3, [pc, #476]	@ (8004670 <HAL_RCC_OscConfig+0x474>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800449a:	2b00      	cmp	r3, #0
 800449c:	d118      	bne.n	80044d0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800449e:	4b74      	ldr	r3, [pc, #464]	@ (8004670 <HAL_RCC_OscConfig+0x474>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a73      	ldr	r2, [pc, #460]	@ (8004670 <HAL_RCC_OscConfig+0x474>)
 80044a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044aa:	f7fd ff53 	bl	8002354 <HAL_GetTick>
 80044ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044b0:	e008      	b.n	80044c4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044b2:	f7fd ff4f 	bl	8002354 <HAL_GetTick>
 80044b6:	4602      	mov	r2, r0
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	1ad3      	subs	r3, r2, r3
 80044bc:	2b02      	cmp	r3, #2
 80044be:	d901      	bls.n	80044c4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80044c0:	2303      	movs	r3, #3
 80044c2:	e10c      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044c4:	4b6a      	ldr	r3, [pc, #424]	@ (8004670 <HAL_RCC_OscConfig+0x474>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d0f0      	beq.n	80044b2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d106      	bne.n	80044e6 <HAL_RCC_OscConfig+0x2ea>
 80044d8:	4b64      	ldr	r3, [pc, #400]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 80044da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044dc:	4a63      	ldr	r2, [pc, #396]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 80044de:	f043 0301 	orr.w	r3, r3, #1
 80044e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80044e4:	e01c      	b.n	8004520 <HAL_RCC_OscConfig+0x324>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	2b05      	cmp	r3, #5
 80044ec:	d10c      	bne.n	8004508 <HAL_RCC_OscConfig+0x30c>
 80044ee:	4b5f      	ldr	r3, [pc, #380]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 80044f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044f2:	4a5e      	ldr	r2, [pc, #376]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 80044f4:	f043 0304 	orr.w	r3, r3, #4
 80044f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80044fa:	4b5c      	ldr	r3, [pc, #368]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 80044fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044fe:	4a5b      	ldr	r2, [pc, #364]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 8004500:	f043 0301 	orr.w	r3, r3, #1
 8004504:	6713      	str	r3, [r2, #112]	@ 0x70
 8004506:	e00b      	b.n	8004520 <HAL_RCC_OscConfig+0x324>
 8004508:	4b58      	ldr	r3, [pc, #352]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 800450a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800450c:	4a57      	ldr	r2, [pc, #348]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 800450e:	f023 0301 	bic.w	r3, r3, #1
 8004512:	6713      	str	r3, [r2, #112]	@ 0x70
 8004514:	4b55      	ldr	r3, [pc, #340]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 8004516:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004518:	4a54      	ldr	r2, [pc, #336]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 800451a:	f023 0304 	bic.w	r3, r3, #4
 800451e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d015      	beq.n	8004554 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004528:	f7fd ff14 	bl	8002354 <HAL_GetTick>
 800452c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800452e:	e00a      	b.n	8004546 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004530:	f7fd ff10 	bl	8002354 <HAL_GetTick>
 8004534:	4602      	mov	r2, r0
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800453e:	4293      	cmp	r3, r2
 8004540:	d901      	bls.n	8004546 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e0cb      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004546:	4b49      	ldr	r3, [pc, #292]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 8004548:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800454a:	f003 0302 	and.w	r3, r3, #2
 800454e:	2b00      	cmp	r3, #0
 8004550:	d0ee      	beq.n	8004530 <HAL_RCC_OscConfig+0x334>
 8004552:	e014      	b.n	800457e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004554:	f7fd fefe 	bl	8002354 <HAL_GetTick>
 8004558:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800455a:	e00a      	b.n	8004572 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800455c:	f7fd fefa 	bl	8002354 <HAL_GetTick>
 8004560:	4602      	mov	r2, r0
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	f241 3288 	movw	r2, #5000	@ 0x1388
 800456a:	4293      	cmp	r3, r2
 800456c:	d901      	bls.n	8004572 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e0b5      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004572:	4b3e      	ldr	r3, [pc, #248]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 8004574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004576:	f003 0302 	and.w	r3, r3, #2
 800457a:	2b00      	cmp	r3, #0
 800457c:	d1ee      	bne.n	800455c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800457e:	7dfb      	ldrb	r3, [r7, #23]
 8004580:	2b01      	cmp	r3, #1
 8004582:	d105      	bne.n	8004590 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004584:	4b39      	ldr	r3, [pc, #228]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 8004586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004588:	4a38      	ldr	r2, [pc, #224]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 800458a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800458e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	699b      	ldr	r3, [r3, #24]
 8004594:	2b00      	cmp	r3, #0
 8004596:	f000 80a1 	beq.w	80046dc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800459a:	4b34      	ldr	r3, [pc, #208]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	f003 030c 	and.w	r3, r3, #12
 80045a2:	2b08      	cmp	r3, #8
 80045a4:	d05c      	beq.n	8004660 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	699b      	ldr	r3, [r3, #24]
 80045aa:	2b02      	cmp	r3, #2
 80045ac:	d141      	bne.n	8004632 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045ae:	4b31      	ldr	r3, [pc, #196]	@ (8004674 <HAL_RCC_OscConfig+0x478>)
 80045b0:	2200      	movs	r2, #0
 80045b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045b4:	f7fd fece 	bl	8002354 <HAL_GetTick>
 80045b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045ba:	e008      	b.n	80045ce <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045bc:	f7fd feca 	bl	8002354 <HAL_GetTick>
 80045c0:	4602      	mov	r2, r0
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	d901      	bls.n	80045ce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80045ca:	2303      	movs	r3, #3
 80045cc:	e087      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045ce:	4b27      	ldr	r3, [pc, #156]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d1f0      	bne.n	80045bc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	69da      	ldr	r2, [r3, #28]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a1b      	ldr	r3, [r3, #32]
 80045e2:	431a      	orrs	r2, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e8:	019b      	lsls	r3, r3, #6
 80045ea:	431a      	orrs	r2, r3
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045f0:	085b      	lsrs	r3, r3, #1
 80045f2:	3b01      	subs	r3, #1
 80045f4:	041b      	lsls	r3, r3, #16
 80045f6:	431a      	orrs	r2, r3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045fc:	061b      	lsls	r3, r3, #24
 80045fe:	491b      	ldr	r1, [pc, #108]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 8004600:	4313      	orrs	r3, r2
 8004602:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004604:	4b1b      	ldr	r3, [pc, #108]	@ (8004674 <HAL_RCC_OscConfig+0x478>)
 8004606:	2201      	movs	r2, #1
 8004608:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800460a:	f7fd fea3 	bl	8002354 <HAL_GetTick>
 800460e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004610:	e008      	b.n	8004624 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004612:	f7fd fe9f 	bl	8002354 <HAL_GetTick>
 8004616:	4602      	mov	r2, r0
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	1ad3      	subs	r3, r2, r3
 800461c:	2b02      	cmp	r3, #2
 800461e:	d901      	bls.n	8004624 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004620:	2303      	movs	r3, #3
 8004622:	e05c      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004624:	4b11      	ldr	r3, [pc, #68]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800462c:	2b00      	cmp	r3, #0
 800462e:	d0f0      	beq.n	8004612 <HAL_RCC_OscConfig+0x416>
 8004630:	e054      	b.n	80046dc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004632:	4b10      	ldr	r3, [pc, #64]	@ (8004674 <HAL_RCC_OscConfig+0x478>)
 8004634:	2200      	movs	r2, #0
 8004636:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004638:	f7fd fe8c 	bl	8002354 <HAL_GetTick>
 800463c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800463e:	e008      	b.n	8004652 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004640:	f7fd fe88 	bl	8002354 <HAL_GetTick>
 8004644:	4602      	mov	r2, r0
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	1ad3      	subs	r3, r2, r3
 800464a:	2b02      	cmp	r3, #2
 800464c:	d901      	bls.n	8004652 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800464e:	2303      	movs	r3, #3
 8004650:	e045      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004652:	4b06      	ldr	r3, [pc, #24]	@ (800466c <HAL_RCC_OscConfig+0x470>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d1f0      	bne.n	8004640 <HAL_RCC_OscConfig+0x444>
 800465e:	e03d      	b.n	80046dc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	699b      	ldr	r3, [r3, #24]
 8004664:	2b01      	cmp	r3, #1
 8004666:	d107      	bne.n	8004678 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	e038      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
 800466c:	40023800 	.word	0x40023800
 8004670:	40007000 	.word	0x40007000
 8004674:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004678:	4b1b      	ldr	r3, [pc, #108]	@ (80046e8 <HAL_RCC_OscConfig+0x4ec>)
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	699b      	ldr	r3, [r3, #24]
 8004682:	2b01      	cmp	r3, #1
 8004684:	d028      	beq.n	80046d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004690:	429a      	cmp	r2, r3
 8004692:	d121      	bne.n	80046d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800469e:	429a      	cmp	r2, r3
 80046a0:	d11a      	bne.n	80046d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80046a2:	68fa      	ldr	r2, [r7, #12]
 80046a4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80046a8:	4013      	ands	r3, r2
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80046ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d111      	bne.n	80046d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046be:	085b      	lsrs	r3, r3, #1
 80046c0:	3b01      	subs	r3, #1
 80046c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80046c4:	429a      	cmp	r2, r3
 80046c6:	d107      	bne.n	80046d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d001      	beq.n	80046dc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e000      	b.n	80046de <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80046dc:	2300      	movs	r3, #0
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3718      	adds	r7, #24
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop
 80046e8:	40023800 	.word	0x40023800

080046ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b084      	sub	sp, #16
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
 80046f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d101      	bne.n	8004700 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e0cc      	b.n	800489a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004700:	4b68      	ldr	r3, [pc, #416]	@ (80048a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 030f 	and.w	r3, r3, #15
 8004708:	683a      	ldr	r2, [r7, #0]
 800470a:	429a      	cmp	r2, r3
 800470c:	d90c      	bls.n	8004728 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800470e:	4b65      	ldr	r3, [pc, #404]	@ (80048a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004710:	683a      	ldr	r2, [r7, #0]
 8004712:	b2d2      	uxtb	r2, r2
 8004714:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004716:	4b63      	ldr	r3, [pc, #396]	@ (80048a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 030f 	and.w	r3, r3, #15
 800471e:	683a      	ldr	r2, [r7, #0]
 8004720:	429a      	cmp	r2, r3
 8004722:	d001      	beq.n	8004728 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e0b8      	b.n	800489a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 0302 	and.w	r3, r3, #2
 8004730:	2b00      	cmp	r3, #0
 8004732:	d020      	beq.n	8004776 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 0304 	and.w	r3, r3, #4
 800473c:	2b00      	cmp	r3, #0
 800473e:	d005      	beq.n	800474c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004740:	4b59      	ldr	r3, [pc, #356]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	4a58      	ldr	r2, [pc, #352]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004746:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800474a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f003 0308 	and.w	r3, r3, #8
 8004754:	2b00      	cmp	r3, #0
 8004756:	d005      	beq.n	8004764 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004758:	4b53      	ldr	r3, [pc, #332]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	4a52      	ldr	r2, [pc, #328]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 800475e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004762:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004764:	4b50      	ldr	r3, [pc, #320]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	494d      	ldr	r1, [pc, #308]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004772:	4313      	orrs	r3, r2
 8004774:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 0301 	and.w	r3, r3, #1
 800477e:	2b00      	cmp	r3, #0
 8004780:	d044      	beq.n	800480c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	2b01      	cmp	r3, #1
 8004788:	d107      	bne.n	800479a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800478a:	4b47      	ldr	r3, [pc, #284]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004792:	2b00      	cmp	r3, #0
 8004794:	d119      	bne.n	80047ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e07f      	b.n	800489a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	2b02      	cmp	r3, #2
 80047a0:	d003      	beq.n	80047aa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80047a6:	2b03      	cmp	r3, #3
 80047a8:	d107      	bne.n	80047ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047aa:	4b3f      	ldr	r3, [pc, #252]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d109      	bne.n	80047ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e06f      	b.n	800489a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047ba:	4b3b      	ldr	r3, [pc, #236]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0302 	and.w	r3, r3, #2
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d101      	bne.n	80047ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	e067      	b.n	800489a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047ca:	4b37      	ldr	r3, [pc, #220]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f023 0203 	bic.w	r2, r3, #3
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	4934      	ldr	r1, [pc, #208]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 80047d8:	4313      	orrs	r3, r2
 80047da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047dc:	f7fd fdba 	bl	8002354 <HAL_GetTick>
 80047e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047e2:	e00a      	b.n	80047fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047e4:	f7fd fdb6 	bl	8002354 <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d901      	bls.n	80047fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80047f6:	2303      	movs	r3, #3
 80047f8:	e04f      	b.n	800489a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047fa:	4b2b      	ldr	r3, [pc, #172]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	f003 020c 	and.w	r2, r3, #12
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	429a      	cmp	r2, r3
 800480a:	d1eb      	bne.n	80047e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800480c:	4b25      	ldr	r3, [pc, #148]	@ (80048a4 <HAL_RCC_ClockConfig+0x1b8>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 030f 	and.w	r3, r3, #15
 8004814:	683a      	ldr	r2, [r7, #0]
 8004816:	429a      	cmp	r2, r3
 8004818:	d20c      	bcs.n	8004834 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800481a:	4b22      	ldr	r3, [pc, #136]	@ (80048a4 <HAL_RCC_ClockConfig+0x1b8>)
 800481c:	683a      	ldr	r2, [r7, #0]
 800481e:	b2d2      	uxtb	r2, r2
 8004820:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004822:	4b20      	ldr	r3, [pc, #128]	@ (80048a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 030f 	and.w	r3, r3, #15
 800482a:	683a      	ldr	r2, [r7, #0]
 800482c:	429a      	cmp	r2, r3
 800482e:	d001      	beq.n	8004834 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e032      	b.n	800489a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0304 	and.w	r3, r3, #4
 800483c:	2b00      	cmp	r3, #0
 800483e:	d008      	beq.n	8004852 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004840:	4b19      	ldr	r3, [pc, #100]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	68db      	ldr	r3, [r3, #12]
 800484c:	4916      	ldr	r1, [pc, #88]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 800484e:	4313      	orrs	r3, r2
 8004850:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 0308 	and.w	r3, r3, #8
 800485a:	2b00      	cmp	r3, #0
 800485c:	d009      	beq.n	8004872 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800485e:	4b12      	ldr	r3, [pc, #72]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	691b      	ldr	r3, [r3, #16]
 800486a:	00db      	lsls	r3, r3, #3
 800486c:	490e      	ldr	r1, [pc, #56]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 800486e:	4313      	orrs	r3, r2
 8004870:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004872:	f000 f821 	bl	80048b8 <HAL_RCC_GetSysClockFreq>
 8004876:	4602      	mov	r2, r0
 8004878:	4b0b      	ldr	r3, [pc, #44]	@ (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	091b      	lsrs	r3, r3, #4
 800487e:	f003 030f 	and.w	r3, r3, #15
 8004882:	490a      	ldr	r1, [pc, #40]	@ (80048ac <HAL_RCC_ClockConfig+0x1c0>)
 8004884:	5ccb      	ldrb	r3, [r1, r3]
 8004886:	fa22 f303 	lsr.w	r3, r2, r3
 800488a:	4a09      	ldr	r2, [pc, #36]	@ (80048b0 <HAL_RCC_ClockConfig+0x1c4>)
 800488c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800488e:	4b09      	ldr	r3, [pc, #36]	@ (80048b4 <HAL_RCC_ClockConfig+0x1c8>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4618      	mov	r0, r3
 8004894:	f7fd fd1a 	bl	80022cc <HAL_InitTick>

  return HAL_OK;
 8004898:	2300      	movs	r3, #0
}
 800489a:	4618      	mov	r0, r3
 800489c:	3710      	adds	r7, #16
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	bf00      	nop
 80048a4:	40023c00 	.word	0x40023c00
 80048a8:	40023800 	.word	0x40023800
 80048ac:	0800759c 	.word	0x0800759c
 80048b0:	20000010 	.word	0x20000010
 80048b4:	20000014 	.word	0x20000014

080048b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048bc:	b094      	sub	sp, #80	@ 0x50
 80048be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80048c0:	2300      	movs	r3, #0
 80048c2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80048c4:	2300      	movs	r3, #0
 80048c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80048c8:	2300      	movs	r3, #0
 80048ca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80048cc:	2300      	movs	r3, #0
 80048ce:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80048d0:	4b79      	ldr	r3, [pc, #484]	@ (8004ab8 <HAL_RCC_GetSysClockFreq+0x200>)
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	f003 030c 	and.w	r3, r3, #12
 80048d8:	2b08      	cmp	r3, #8
 80048da:	d00d      	beq.n	80048f8 <HAL_RCC_GetSysClockFreq+0x40>
 80048dc:	2b08      	cmp	r3, #8
 80048de:	f200 80e1 	bhi.w	8004aa4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d002      	beq.n	80048ec <HAL_RCC_GetSysClockFreq+0x34>
 80048e6:	2b04      	cmp	r3, #4
 80048e8:	d003      	beq.n	80048f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80048ea:	e0db      	b.n	8004aa4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80048ec:	4b73      	ldr	r3, [pc, #460]	@ (8004abc <HAL_RCC_GetSysClockFreq+0x204>)
 80048ee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80048f0:	e0db      	b.n	8004aaa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80048f2:	4b73      	ldr	r3, [pc, #460]	@ (8004ac0 <HAL_RCC_GetSysClockFreq+0x208>)
 80048f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80048f6:	e0d8      	b.n	8004aaa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80048f8:	4b6f      	ldr	r3, [pc, #444]	@ (8004ab8 <HAL_RCC_GetSysClockFreq+0x200>)
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004900:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004902:	4b6d      	ldr	r3, [pc, #436]	@ (8004ab8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d063      	beq.n	80049d6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800490e:	4b6a      	ldr	r3, [pc, #424]	@ (8004ab8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	099b      	lsrs	r3, r3, #6
 8004914:	2200      	movs	r2, #0
 8004916:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004918:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800491a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800491c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004920:	633b      	str	r3, [r7, #48]	@ 0x30
 8004922:	2300      	movs	r3, #0
 8004924:	637b      	str	r3, [r7, #52]	@ 0x34
 8004926:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800492a:	4622      	mov	r2, r4
 800492c:	462b      	mov	r3, r5
 800492e:	f04f 0000 	mov.w	r0, #0
 8004932:	f04f 0100 	mov.w	r1, #0
 8004936:	0159      	lsls	r1, r3, #5
 8004938:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800493c:	0150      	lsls	r0, r2, #5
 800493e:	4602      	mov	r2, r0
 8004940:	460b      	mov	r3, r1
 8004942:	4621      	mov	r1, r4
 8004944:	1a51      	subs	r1, r2, r1
 8004946:	6139      	str	r1, [r7, #16]
 8004948:	4629      	mov	r1, r5
 800494a:	eb63 0301 	sbc.w	r3, r3, r1
 800494e:	617b      	str	r3, [r7, #20]
 8004950:	f04f 0200 	mov.w	r2, #0
 8004954:	f04f 0300 	mov.w	r3, #0
 8004958:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800495c:	4659      	mov	r1, fp
 800495e:	018b      	lsls	r3, r1, #6
 8004960:	4651      	mov	r1, sl
 8004962:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004966:	4651      	mov	r1, sl
 8004968:	018a      	lsls	r2, r1, #6
 800496a:	4651      	mov	r1, sl
 800496c:	ebb2 0801 	subs.w	r8, r2, r1
 8004970:	4659      	mov	r1, fp
 8004972:	eb63 0901 	sbc.w	r9, r3, r1
 8004976:	f04f 0200 	mov.w	r2, #0
 800497a:	f04f 0300 	mov.w	r3, #0
 800497e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004982:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004986:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800498a:	4690      	mov	r8, r2
 800498c:	4699      	mov	r9, r3
 800498e:	4623      	mov	r3, r4
 8004990:	eb18 0303 	adds.w	r3, r8, r3
 8004994:	60bb      	str	r3, [r7, #8]
 8004996:	462b      	mov	r3, r5
 8004998:	eb49 0303 	adc.w	r3, r9, r3
 800499c:	60fb      	str	r3, [r7, #12]
 800499e:	f04f 0200 	mov.w	r2, #0
 80049a2:	f04f 0300 	mov.w	r3, #0
 80049a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80049aa:	4629      	mov	r1, r5
 80049ac:	024b      	lsls	r3, r1, #9
 80049ae:	4621      	mov	r1, r4
 80049b0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80049b4:	4621      	mov	r1, r4
 80049b6:	024a      	lsls	r2, r1, #9
 80049b8:	4610      	mov	r0, r2
 80049ba:	4619      	mov	r1, r3
 80049bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80049be:	2200      	movs	r2, #0
 80049c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80049c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80049c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80049c8:	f7fb fc62 	bl	8000290 <__aeabi_uldivmod>
 80049cc:	4602      	mov	r2, r0
 80049ce:	460b      	mov	r3, r1
 80049d0:	4613      	mov	r3, r2
 80049d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049d4:	e058      	b.n	8004a88 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049d6:	4b38      	ldr	r3, [pc, #224]	@ (8004ab8 <HAL_RCC_GetSysClockFreq+0x200>)
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	099b      	lsrs	r3, r3, #6
 80049dc:	2200      	movs	r2, #0
 80049de:	4618      	mov	r0, r3
 80049e0:	4611      	mov	r1, r2
 80049e2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80049e6:	623b      	str	r3, [r7, #32]
 80049e8:	2300      	movs	r3, #0
 80049ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80049ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80049f0:	4642      	mov	r2, r8
 80049f2:	464b      	mov	r3, r9
 80049f4:	f04f 0000 	mov.w	r0, #0
 80049f8:	f04f 0100 	mov.w	r1, #0
 80049fc:	0159      	lsls	r1, r3, #5
 80049fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a02:	0150      	lsls	r0, r2, #5
 8004a04:	4602      	mov	r2, r0
 8004a06:	460b      	mov	r3, r1
 8004a08:	4641      	mov	r1, r8
 8004a0a:	ebb2 0a01 	subs.w	sl, r2, r1
 8004a0e:	4649      	mov	r1, r9
 8004a10:	eb63 0b01 	sbc.w	fp, r3, r1
 8004a14:	f04f 0200 	mov.w	r2, #0
 8004a18:	f04f 0300 	mov.w	r3, #0
 8004a1c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004a20:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004a24:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004a28:	ebb2 040a 	subs.w	r4, r2, sl
 8004a2c:	eb63 050b 	sbc.w	r5, r3, fp
 8004a30:	f04f 0200 	mov.w	r2, #0
 8004a34:	f04f 0300 	mov.w	r3, #0
 8004a38:	00eb      	lsls	r3, r5, #3
 8004a3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a3e:	00e2      	lsls	r2, r4, #3
 8004a40:	4614      	mov	r4, r2
 8004a42:	461d      	mov	r5, r3
 8004a44:	4643      	mov	r3, r8
 8004a46:	18e3      	adds	r3, r4, r3
 8004a48:	603b      	str	r3, [r7, #0]
 8004a4a:	464b      	mov	r3, r9
 8004a4c:	eb45 0303 	adc.w	r3, r5, r3
 8004a50:	607b      	str	r3, [r7, #4]
 8004a52:	f04f 0200 	mov.w	r2, #0
 8004a56:	f04f 0300 	mov.w	r3, #0
 8004a5a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004a5e:	4629      	mov	r1, r5
 8004a60:	028b      	lsls	r3, r1, #10
 8004a62:	4621      	mov	r1, r4
 8004a64:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004a68:	4621      	mov	r1, r4
 8004a6a:	028a      	lsls	r2, r1, #10
 8004a6c:	4610      	mov	r0, r2
 8004a6e:	4619      	mov	r1, r3
 8004a70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a72:	2200      	movs	r2, #0
 8004a74:	61bb      	str	r3, [r7, #24]
 8004a76:	61fa      	str	r2, [r7, #28]
 8004a78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a7c:	f7fb fc08 	bl	8000290 <__aeabi_uldivmod>
 8004a80:	4602      	mov	r2, r0
 8004a82:	460b      	mov	r3, r1
 8004a84:	4613      	mov	r3, r2
 8004a86:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004a88:	4b0b      	ldr	r3, [pc, #44]	@ (8004ab8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	0c1b      	lsrs	r3, r3, #16
 8004a8e:	f003 0303 	and.w	r3, r3, #3
 8004a92:	3301      	adds	r3, #1
 8004a94:	005b      	lsls	r3, r3, #1
 8004a96:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004a98:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aa0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004aa2:	e002      	b.n	8004aaa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004aa4:	4b05      	ldr	r3, [pc, #20]	@ (8004abc <HAL_RCC_GetSysClockFreq+0x204>)
 8004aa6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004aa8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004aaa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3750      	adds	r7, #80	@ 0x50
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ab6:	bf00      	nop
 8004ab8:	40023800 	.word	0x40023800
 8004abc:	00f42400 	.word	0x00f42400
 8004ac0:	007a1200 	.word	0x007a1200

08004ac4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ac8:	4b03      	ldr	r3, [pc, #12]	@ (8004ad8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004aca:	681b      	ldr	r3, [r3, #0]
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad4:	4770      	bx	lr
 8004ad6:	bf00      	nop
 8004ad8:	20000010 	.word	0x20000010

08004adc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ae0:	f7ff fff0 	bl	8004ac4 <HAL_RCC_GetHCLKFreq>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	4b05      	ldr	r3, [pc, #20]	@ (8004afc <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	0a9b      	lsrs	r3, r3, #10
 8004aec:	f003 0307 	and.w	r3, r3, #7
 8004af0:	4903      	ldr	r1, [pc, #12]	@ (8004b00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004af2:	5ccb      	ldrb	r3, [r1, r3]
 8004af4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	bd80      	pop	{r7, pc}
 8004afc:	40023800 	.word	0x40023800
 8004b00:	080075ac 	.word	0x080075ac

08004b04 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b086      	sub	sp, #24
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004b10:	2300      	movs	r3, #0
 8004b12:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 0301 	and.w	r3, r3, #1
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d10b      	bne.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d105      	bne.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d075      	beq.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004b38:	4b91      	ldr	r3, [pc, #580]	@ (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004b3e:	f7fd fc09 	bl	8002354 <HAL_GetTick>
 8004b42:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004b44:	e008      	b.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004b46:	f7fd fc05 	bl	8002354 <HAL_GetTick>
 8004b4a:	4602      	mov	r2, r0
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	1ad3      	subs	r3, r2, r3
 8004b50:	2b02      	cmp	r3, #2
 8004b52:	d901      	bls.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b54:	2303      	movs	r3, #3
 8004b56:	e189      	b.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004b58:	4b8a      	ldr	r3, [pc, #552]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d1f0      	bne.n	8004b46 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 0301 	and.w	r3, r3, #1
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d009      	beq.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	019a      	lsls	r2, r3, #6
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	071b      	lsls	r3, r3, #28
 8004b7c:	4981      	ldr	r1, [pc, #516]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 0302 	and.w	r3, r3, #2
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d01f      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004b90:	4b7c      	ldr	r3, [pc, #496]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b96:	0f1b      	lsrs	r3, r3, #28
 8004b98:	f003 0307 	and.w	r3, r3, #7
 8004b9c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	019a      	lsls	r2, r3, #6
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	061b      	lsls	r3, r3, #24
 8004baa:	431a      	orrs	r2, r3
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	071b      	lsls	r3, r3, #28
 8004bb0:	4974      	ldr	r1, [pc, #464]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004bb8:	4b72      	ldr	r3, [pc, #456]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004bba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bbe:	f023 021f 	bic.w	r2, r3, #31
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	69db      	ldr	r3, [r3, #28]
 8004bc6:	3b01      	subs	r3, #1
 8004bc8:	496e      	ldr	r1, [pc, #440]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d00d      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	019a      	lsls	r2, r3, #6
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	68db      	ldr	r3, [r3, #12]
 8004be6:	061b      	lsls	r3, r3, #24
 8004be8:	431a      	orrs	r2, r3
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	071b      	lsls	r3, r3, #28
 8004bf0:	4964      	ldr	r1, [pc, #400]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004bf8:	4b61      	ldr	r3, [pc, #388]	@ (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004bfe:	f7fd fba9 	bl	8002354 <HAL_GetTick>
 8004c02:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c04:	e008      	b.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004c06:	f7fd fba5 	bl	8002354 <HAL_GetTick>
 8004c0a:	4602      	mov	r2, r0
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	1ad3      	subs	r3, r2, r3
 8004c10:	2b02      	cmp	r3, #2
 8004c12:	d901      	bls.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c14:	2303      	movs	r3, #3
 8004c16:	e129      	b.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c18:	4b5a      	ldr	r3, [pc, #360]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d0f0      	beq.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0304 	and.w	r3, r3, #4
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d105      	bne.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d079      	beq.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004c3c:	4b52      	ldr	r3, [pc, #328]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004c3e:	2200      	movs	r2, #0
 8004c40:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004c42:	f7fd fb87 	bl	8002354 <HAL_GetTick>
 8004c46:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004c48:	e008      	b.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004c4a:	f7fd fb83 	bl	8002354 <HAL_GetTick>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	1ad3      	subs	r3, r2, r3
 8004c54:	2b02      	cmp	r3, #2
 8004c56:	d901      	bls.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c58:	2303      	movs	r3, #3
 8004c5a:	e107      	b.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004c5c:	4b49      	ldr	r3, [pc, #292]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004c64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c68:	d0ef      	beq.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 0304 	and.w	r3, r3, #4
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d020      	beq.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004c76:	4b43      	ldr	r3, [pc, #268]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c7c:	0f1b      	lsrs	r3, r3, #28
 8004c7e:	f003 0307 	and.w	r3, r3, #7
 8004c82:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	691b      	ldr	r3, [r3, #16]
 8004c88:	019a      	lsls	r2, r3, #6
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	695b      	ldr	r3, [r3, #20]
 8004c8e:	061b      	lsls	r3, r3, #24
 8004c90:	431a      	orrs	r2, r3
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	071b      	lsls	r3, r3, #28
 8004c96:	493b      	ldr	r1, [pc, #236]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004c9e:	4b39      	ldr	r3, [pc, #228]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ca0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ca4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6a1b      	ldr	r3, [r3, #32]
 8004cac:	3b01      	subs	r3, #1
 8004cae:	021b      	lsls	r3, r3, #8
 8004cb0:	4934      	ldr	r1, [pc, #208]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f003 0308 	and.w	r3, r3, #8
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d01e      	beq.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004cc4:	4b2f      	ldr	r3, [pc, #188]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cca:	0e1b      	lsrs	r3, r3, #24
 8004ccc:	f003 030f 	and.w	r3, r3, #15
 8004cd0:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	691b      	ldr	r3, [r3, #16]
 8004cd6:	019a      	lsls	r2, r3, #6
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	061b      	lsls	r3, r3, #24
 8004cdc:	431a      	orrs	r2, r3
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	071b      	lsls	r3, r3, #28
 8004ce4:	4927      	ldr	r1, [pc, #156]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004cec:	4b25      	ldr	r3, [pc, #148]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004cee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cf2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cfa:	4922      	ldr	r1, [pc, #136]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004d02:	4b21      	ldr	r3, [pc, #132]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004d04:	2201      	movs	r2, #1
 8004d06:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d08:	f7fd fb24 	bl	8002354 <HAL_GetTick>
 8004d0c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004d0e:	e008      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004d10:	f7fd fb20 	bl	8002354 <HAL_GetTick>
 8004d14:	4602      	mov	r2, r0
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	1ad3      	subs	r3, r2, r3
 8004d1a:	2b02      	cmp	r3, #2
 8004d1c:	d901      	bls.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d1e:	2303      	movs	r3, #3
 8004d20:	e0a4      	b.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004d22:	4b18      	ldr	r3, [pc, #96]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d2e:	d1ef      	bne.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f003 0320 	and.w	r3, r3, #32
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	f000 808b 	beq.w	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d3e:	2300      	movs	r3, #0
 8004d40:	60fb      	str	r3, [r7, #12]
 8004d42:	4b10      	ldr	r3, [pc, #64]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d46:	4a0f      	ldr	r2, [pc, #60]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d56:	60fb      	str	r3, [r7, #12]
 8004d58:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8004d8c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a0b      	ldr	r2, [pc, #44]	@ (8004d8c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004d60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d64:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004d66:	f7fd faf5 	bl	8002354 <HAL_GetTick>
 8004d6a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004d6c:	e010      	b.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d6e:	f7fd faf1 	bl	8002354 <HAL_GetTick>
 8004d72:	4602      	mov	r2, r0
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	1ad3      	subs	r3, r2, r3
 8004d78:	2b02      	cmp	r3, #2
 8004d7a:	d909      	bls.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004d7c:	2303      	movs	r3, #3
 8004d7e:	e075      	b.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004d80:	42470068 	.word	0x42470068
 8004d84:	40023800 	.word	0x40023800
 8004d88:	42470070 	.word	0x42470070
 8004d8c:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004d90:	4b38      	ldr	r3, [pc, #224]	@ (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d0e8      	beq.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d9c:	4b36      	ldr	r3, [pc, #216]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004d9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004da0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004da4:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d02f      	beq.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x308>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004db4:	693a      	ldr	r2, [r7, #16]
 8004db6:	429a      	cmp	r2, r3
 8004db8:	d028      	beq.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004dba:	4b2f      	ldr	r3, [pc, #188]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004dbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dc2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004dc4:	4b2d      	ldr	r3, [pc, #180]	@ (8004e7c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004dca:	4b2c      	ldr	r3, [pc, #176]	@ (8004e7c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004dcc:	2200      	movs	r2, #0
 8004dce:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004dd0:	4a29      	ldr	r2, [pc, #164]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004dd6:	4b28      	ldr	r3, [pc, #160]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004dd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dda:	f003 0301 	and.w	r3, r3, #1
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d114      	bne.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004de2:	f7fd fab7 	bl	8002354 <HAL_GetTick>
 8004de6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004de8:	e00a      	b.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dea:	f7fd fab3 	bl	8002354 <HAL_GetTick>
 8004dee:	4602      	mov	r2, r0
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	1ad3      	subs	r3, r2, r3
 8004df4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d901      	bls.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8004dfc:	2303      	movs	r3, #3
 8004dfe:	e035      	b.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e00:	4b1d      	ldr	r3, [pc, #116]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e04:	f003 0302 	and.w	r3, r3, #2
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d0ee      	beq.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e10:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e14:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e18:	d10d      	bne.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8004e1a:	4b17      	ldr	r3, [pc, #92]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e26:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004e2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e2e:	4912      	ldr	r1, [pc, #72]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e30:	4313      	orrs	r3, r2
 8004e32:	608b      	str	r3, [r1, #8]
 8004e34:	e005      	b.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8004e36:	4b10      	ldr	r3, [pc, #64]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	4a0f      	ldr	r2, [pc, #60]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e3c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004e40:	6093      	str	r3, [r2, #8]
 8004e42:	4b0d      	ldr	r3, [pc, #52]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e44:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e4e:	490a      	ldr	r1, [pc, #40]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e50:	4313      	orrs	r3, r2
 8004e52:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 0310 	and.w	r3, r3, #16
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d004      	beq.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8004e66:	4b06      	ldr	r3, [pc, #24]	@ (8004e80 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8004e68:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8004e6a:	2300      	movs	r3, #0
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3718      	adds	r7, #24
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}
 8004e74:	40007000 	.word	0x40007000
 8004e78:	40023800 	.word	0x40023800
 8004e7c:	42470e40 	.word	0x42470e40
 8004e80:	424711e0 	.word	0x424711e0

08004e84 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b082      	sub	sp, #8
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d101      	bne.n	8004e96 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e07b      	b.n	8004f8e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d108      	bne.n	8004eb0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ea6:	d009      	beq.n	8004ebc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	61da      	str	r2, [r3, #28]
 8004eae:	e005      	b.n	8004ebc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ec8:	b2db      	uxtb	r3, r3
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d106      	bne.n	8004edc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f7fc fce4 	bl	80018a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2202      	movs	r2, #2
 8004ee0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ef2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004f04:	431a      	orrs	r2, r3
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	68db      	ldr	r3, [r3, #12]
 8004f0a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f0e:	431a      	orrs	r2, r3
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	691b      	ldr	r3, [r3, #16]
 8004f14:	f003 0302 	and.w	r3, r3, #2
 8004f18:	431a      	orrs	r2, r3
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	695b      	ldr	r3, [r3, #20]
 8004f1e:	f003 0301 	and.w	r3, r3, #1
 8004f22:	431a      	orrs	r2, r3
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	699b      	ldr	r3, [r3, #24]
 8004f28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f2c:	431a      	orrs	r2, r3
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	69db      	ldr	r3, [r3, #28]
 8004f32:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f36:	431a      	orrs	r2, r3
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6a1b      	ldr	r3, [r3, #32]
 8004f3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f40:	ea42 0103 	orr.w	r1, r2, r3
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f48:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	430a      	orrs	r2, r1
 8004f52:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	699b      	ldr	r3, [r3, #24]
 8004f58:	0c1b      	lsrs	r3, r3, #16
 8004f5a:	f003 0104 	and.w	r1, r3, #4
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f62:	f003 0210 	and.w	r2, r3, #16
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	430a      	orrs	r2, r1
 8004f6c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	69da      	ldr	r2, [r3, #28]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f7c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2200      	movs	r2, #0
 8004f82:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004f8c:	2300      	movs	r3, #0
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3708      	adds	r7, #8
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}

08004f96 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8004f96:	b580      	push	{r7, lr}
 8004f98:	b082      	sub	sp, #8
 8004f9a:	af00      	add	r7, sp, #0
 8004f9c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d101      	bne.n	8004fa8 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e01a      	b.n	8004fde <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2202      	movs	r2, #2
 8004fac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fbe:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f7fc fcb7 	bl	8001934 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8004fdc:	2300      	movs	r3, #0
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3708      	adds	r7, #8
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}

08004fe6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fe6:	b580      	push	{r7, lr}
 8004fe8:	b088      	sub	sp, #32
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	60f8      	str	r0, [r7, #12]
 8004fee:	60b9      	str	r1, [r7, #8]
 8004ff0:	603b      	str	r3, [r7, #0]
 8004ff2:	4613      	mov	r3, r2
 8004ff4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ff6:	f7fd f9ad 	bl	8002354 <HAL_GetTick>
 8004ffa:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004ffc:	88fb      	ldrh	r3, [r7, #6]
 8004ffe:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005006:	b2db      	uxtb	r3, r3
 8005008:	2b01      	cmp	r3, #1
 800500a:	d001      	beq.n	8005010 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800500c:	2302      	movs	r3, #2
 800500e:	e12a      	b.n	8005266 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d002      	beq.n	800501c <HAL_SPI_Transmit+0x36>
 8005016:	88fb      	ldrh	r3, [r7, #6]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d101      	bne.n	8005020 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	e122      	b.n	8005266 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005026:	2b01      	cmp	r3, #1
 8005028:	d101      	bne.n	800502e <HAL_SPI_Transmit+0x48>
 800502a:	2302      	movs	r3, #2
 800502c:	e11b      	b.n	8005266 <HAL_SPI_Transmit+0x280>
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2201      	movs	r2, #1
 8005032:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2203      	movs	r2, #3
 800503a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2200      	movs	r2, #0
 8005042:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	68ba      	ldr	r2, [r7, #8]
 8005048:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	88fa      	ldrh	r2, [r7, #6]
 800504e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	88fa      	ldrh	r2, [r7, #6]
 8005054:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2200      	movs	r2, #0
 800505a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2200      	movs	r2, #0
 8005060:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2200      	movs	r2, #0
 8005066:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2200      	movs	r2, #0
 800506c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2200      	movs	r2, #0
 8005072:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800507c:	d10f      	bne.n	800509e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800508c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800509c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050a8:	2b40      	cmp	r3, #64	@ 0x40
 80050aa:	d007      	beq.n	80050bc <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80050ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050c4:	d152      	bne.n	800516c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d002      	beq.n	80050d4 <HAL_SPI_Transmit+0xee>
 80050ce:	8b7b      	ldrh	r3, [r7, #26]
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d145      	bne.n	8005160 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050d8:	881a      	ldrh	r2, [r3, #0]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050e4:	1c9a      	adds	r2, r3, #2
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050ee:	b29b      	uxth	r3, r3
 80050f0:	3b01      	subs	r3, #1
 80050f2:	b29a      	uxth	r2, r3
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80050f8:	e032      	b.n	8005160 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	f003 0302 	and.w	r3, r3, #2
 8005104:	2b02      	cmp	r3, #2
 8005106:	d112      	bne.n	800512e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800510c:	881a      	ldrh	r2, [r3, #0]
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005118:	1c9a      	adds	r2, r3, #2
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005122:	b29b      	uxth	r3, r3
 8005124:	3b01      	subs	r3, #1
 8005126:	b29a      	uxth	r2, r3
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800512c:	e018      	b.n	8005160 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800512e:	f7fd f911 	bl	8002354 <HAL_GetTick>
 8005132:	4602      	mov	r2, r0
 8005134:	69fb      	ldr	r3, [r7, #28]
 8005136:	1ad3      	subs	r3, r2, r3
 8005138:	683a      	ldr	r2, [r7, #0]
 800513a:	429a      	cmp	r2, r3
 800513c:	d803      	bhi.n	8005146 <HAL_SPI_Transmit+0x160>
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005144:	d102      	bne.n	800514c <HAL_SPI_Transmit+0x166>
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d109      	bne.n	8005160 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2200      	movs	r2, #0
 8005158:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800515c:	2303      	movs	r3, #3
 800515e:	e082      	b.n	8005266 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005164:	b29b      	uxth	r3, r3
 8005166:	2b00      	cmp	r3, #0
 8005168:	d1c7      	bne.n	80050fa <HAL_SPI_Transmit+0x114>
 800516a:	e053      	b.n	8005214 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d002      	beq.n	800517a <HAL_SPI_Transmit+0x194>
 8005174:	8b7b      	ldrh	r3, [r7, #26]
 8005176:	2b01      	cmp	r3, #1
 8005178:	d147      	bne.n	800520a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	330c      	adds	r3, #12
 8005184:	7812      	ldrb	r2, [r2, #0]
 8005186:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800518c:	1c5a      	adds	r2, r3, #1
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005196:	b29b      	uxth	r3, r3
 8005198:	3b01      	subs	r3, #1
 800519a:	b29a      	uxth	r2, r3
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80051a0:	e033      	b.n	800520a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	f003 0302 	and.w	r3, r3, #2
 80051ac:	2b02      	cmp	r3, #2
 80051ae:	d113      	bne.n	80051d8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	330c      	adds	r3, #12
 80051ba:	7812      	ldrb	r2, [r2, #0]
 80051bc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051c2:	1c5a      	adds	r2, r3, #1
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051cc:	b29b      	uxth	r3, r3
 80051ce:	3b01      	subs	r3, #1
 80051d0:	b29a      	uxth	r2, r3
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80051d6:	e018      	b.n	800520a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80051d8:	f7fd f8bc 	bl	8002354 <HAL_GetTick>
 80051dc:	4602      	mov	r2, r0
 80051de:	69fb      	ldr	r3, [r7, #28]
 80051e0:	1ad3      	subs	r3, r2, r3
 80051e2:	683a      	ldr	r2, [r7, #0]
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d803      	bhi.n	80051f0 <HAL_SPI_Transmit+0x20a>
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051ee:	d102      	bne.n	80051f6 <HAL_SPI_Transmit+0x210>
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d109      	bne.n	800520a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2201      	movs	r2, #1
 80051fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005206:	2303      	movs	r3, #3
 8005208:	e02d      	b.n	8005266 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800520e:	b29b      	uxth	r3, r3
 8005210:	2b00      	cmp	r3, #0
 8005212:	d1c6      	bne.n	80051a2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005214:	69fa      	ldr	r2, [r7, #28]
 8005216:	6839      	ldr	r1, [r7, #0]
 8005218:	68f8      	ldr	r0, [r7, #12]
 800521a:	f000 f8bf 	bl	800539c <SPI_EndRxTxTransaction>
 800521e:	4603      	mov	r3, r0
 8005220:	2b00      	cmp	r3, #0
 8005222:	d002      	beq.n	800522a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2220      	movs	r2, #32
 8005228:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d10a      	bne.n	8005248 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005232:	2300      	movs	r3, #0
 8005234:	617b      	str	r3, [r7, #20]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68db      	ldr	r3, [r3, #12]
 800523c:	617b      	str	r3, [r7, #20]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	617b      	str	r3, [r7, #20]
 8005246:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2200      	movs	r2, #0
 8005254:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800525c:	2b00      	cmp	r3, #0
 800525e:	d001      	beq.n	8005264 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e000      	b.n	8005266 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005264:	2300      	movs	r3, #0
  }
}
 8005266:	4618      	mov	r0, r3
 8005268:	3720      	adds	r7, #32
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}

0800526e <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800526e:	b480      	push	{r7}
 8005270:	b083      	sub	sp, #12
 8005272:	af00      	add	r7, sp, #0
 8005274:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800527c:	b2db      	uxtb	r3, r3
}
 800527e:	4618      	mov	r0, r3
 8005280:	370c      	adds	r7, #12
 8005282:	46bd      	mov	sp, r7
 8005284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005288:	4770      	bx	lr
	...

0800528c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b088      	sub	sp, #32
 8005290:	af00      	add	r7, sp, #0
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	603b      	str	r3, [r7, #0]
 8005298:	4613      	mov	r3, r2
 800529a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800529c:	f7fd f85a 	bl	8002354 <HAL_GetTick>
 80052a0:	4602      	mov	r2, r0
 80052a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052a4:	1a9b      	subs	r3, r3, r2
 80052a6:	683a      	ldr	r2, [r7, #0]
 80052a8:	4413      	add	r3, r2
 80052aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80052ac:	f7fd f852 	bl	8002354 <HAL_GetTick>
 80052b0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80052b2:	4b39      	ldr	r3, [pc, #228]	@ (8005398 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	015b      	lsls	r3, r3, #5
 80052b8:	0d1b      	lsrs	r3, r3, #20
 80052ba:	69fa      	ldr	r2, [r7, #28]
 80052bc:	fb02 f303 	mul.w	r3, r2, r3
 80052c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80052c2:	e054      	b.n	800536e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ca:	d050      	beq.n	800536e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80052cc:	f7fd f842 	bl	8002354 <HAL_GetTick>
 80052d0:	4602      	mov	r2, r0
 80052d2:	69bb      	ldr	r3, [r7, #24]
 80052d4:	1ad3      	subs	r3, r2, r3
 80052d6:	69fa      	ldr	r2, [r7, #28]
 80052d8:	429a      	cmp	r2, r3
 80052da:	d902      	bls.n	80052e2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d13d      	bne.n	800535e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	685a      	ldr	r2, [r3, #4]
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80052f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80052fa:	d111      	bne.n	8005320 <SPI_WaitFlagStateUntilTimeout+0x94>
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005304:	d004      	beq.n	8005310 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800530e:	d107      	bne.n	8005320 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800531e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005324:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005328:	d10f      	bne.n	800534a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005338:	601a      	str	r2, [r3, #0]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005348:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2201      	movs	r2, #1
 800534e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2200      	movs	r2, #0
 8005356:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800535a:	2303      	movs	r3, #3
 800535c:	e017      	b.n	800538e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d101      	bne.n	8005368 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005364:	2300      	movs	r3, #0
 8005366:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	3b01      	subs	r3, #1
 800536c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	689a      	ldr	r2, [r3, #8]
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	4013      	ands	r3, r2
 8005378:	68ba      	ldr	r2, [r7, #8]
 800537a:	429a      	cmp	r2, r3
 800537c:	bf0c      	ite	eq
 800537e:	2301      	moveq	r3, #1
 8005380:	2300      	movne	r3, #0
 8005382:	b2db      	uxtb	r3, r3
 8005384:	461a      	mov	r2, r3
 8005386:	79fb      	ldrb	r3, [r7, #7]
 8005388:	429a      	cmp	r2, r3
 800538a:	d19b      	bne.n	80052c4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800538c:	2300      	movs	r3, #0
}
 800538e:	4618      	mov	r0, r3
 8005390:	3720      	adds	r7, #32
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}
 8005396:	bf00      	nop
 8005398:	20000010 	.word	0x20000010

0800539c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b088      	sub	sp, #32
 80053a0:	af02      	add	r7, sp, #8
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	9300      	str	r3, [sp, #0]
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	2201      	movs	r2, #1
 80053b0:	2102      	movs	r1, #2
 80053b2:	68f8      	ldr	r0, [r7, #12]
 80053b4:	f7ff ff6a 	bl	800528c <SPI_WaitFlagStateUntilTimeout>
 80053b8:	4603      	mov	r3, r0
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d007      	beq.n	80053ce <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053c2:	f043 0220 	orr.w	r2, r3, #32
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80053ca:	2303      	movs	r3, #3
 80053cc:	e032      	b.n	8005434 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80053ce:	4b1b      	ldr	r3, [pc, #108]	@ (800543c <SPI_EndRxTxTransaction+0xa0>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a1b      	ldr	r2, [pc, #108]	@ (8005440 <SPI_EndRxTxTransaction+0xa4>)
 80053d4:	fba2 2303 	umull	r2, r3, r2, r3
 80053d8:	0d5b      	lsrs	r3, r3, #21
 80053da:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80053de:	fb02 f303 	mul.w	r3, r2, r3
 80053e2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053ec:	d112      	bne.n	8005414 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	9300      	str	r3, [sp, #0]
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	2200      	movs	r2, #0
 80053f6:	2180      	movs	r1, #128	@ 0x80
 80053f8:	68f8      	ldr	r0, [r7, #12]
 80053fa:	f7ff ff47 	bl	800528c <SPI_WaitFlagStateUntilTimeout>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d016      	beq.n	8005432 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005408:	f043 0220 	orr.w	r2, r3, #32
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005410:	2303      	movs	r3, #3
 8005412:	e00f      	b.n	8005434 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d00a      	beq.n	8005430 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	3b01      	subs	r3, #1
 800541e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800542a:	2b80      	cmp	r3, #128	@ 0x80
 800542c:	d0f2      	beq.n	8005414 <SPI_EndRxTxTransaction+0x78>
 800542e:	e000      	b.n	8005432 <SPI_EndRxTxTransaction+0x96>
        break;
 8005430:	bf00      	nop
  }

  return HAL_OK;
 8005432:	2300      	movs	r3, #0
}
 8005434:	4618      	mov	r0, r3
 8005436:	3718      	adds	r7, #24
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}
 800543c:	20000010 	.word	0x20000010
 8005440:	165e9f81 	.word	0x165e9f81

08005444 <std>:
 8005444:	2300      	movs	r3, #0
 8005446:	b510      	push	{r4, lr}
 8005448:	4604      	mov	r4, r0
 800544a:	e9c0 3300 	strd	r3, r3, [r0]
 800544e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005452:	6083      	str	r3, [r0, #8]
 8005454:	8181      	strh	r1, [r0, #12]
 8005456:	6643      	str	r3, [r0, #100]	@ 0x64
 8005458:	81c2      	strh	r2, [r0, #14]
 800545a:	6183      	str	r3, [r0, #24]
 800545c:	4619      	mov	r1, r3
 800545e:	2208      	movs	r2, #8
 8005460:	305c      	adds	r0, #92	@ 0x5c
 8005462:	f000 f9f9 	bl	8005858 <memset>
 8005466:	4b0d      	ldr	r3, [pc, #52]	@ (800549c <std+0x58>)
 8005468:	6263      	str	r3, [r4, #36]	@ 0x24
 800546a:	4b0d      	ldr	r3, [pc, #52]	@ (80054a0 <std+0x5c>)
 800546c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800546e:	4b0d      	ldr	r3, [pc, #52]	@ (80054a4 <std+0x60>)
 8005470:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005472:	4b0d      	ldr	r3, [pc, #52]	@ (80054a8 <std+0x64>)
 8005474:	6323      	str	r3, [r4, #48]	@ 0x30
 8005476:	4b0d      	ldr	r3, [pc, #52]	@ (80054ac <std+0x68>)
 8005478:	6224      	str	r4, [r4, #32]
 800547a:	429c      	cmp	r4, r3
 800547c:	d006      	beq.n	800548c <std+0x48>
 800547e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005482:	4294      	cmp	r4, r2
 8005484:	d002      	beq.n	800548c <std+0x48>
 8005486:	33d0      	adds	r3, #208	@ 0xd0
 8005488:	429c      	cmp	r4, r3
 800548a:	d105      	bne.n	8005498 <std+0x54>
 800548c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005490:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005494:	f000 ba58 	b.w	8005948 <__retarget_lock_init_recursive>
 8005498:	bd10      	pop	{r4, pc}
 800549a:	bf00      	nop
 800549c:	080056a9 	.word	0x080056a9
 80054a0:	080056cb 	.word	0x080056cb
 80054a4:	08005703 	.word	0x08005703
 80054a8:	08005727 	.word	0x08005727
 80054ac:	20025a44 	.word	0x20025a44

080054b0 <stdio_exit_handler>:
 80054b0:	4a02      	ldr	r2, [pc, #8]	@ (80054bc <stdio_exit_handler+0xc>)
 80054b2:	4903      	ldr	r1, [pc, #12]	@ (80054c0 <stdio_exit_handler+0x10>)
 80054b4:	4803      	ldr	r0, [pc, #12]	@ (80054c4 <stdio_exit_handler+0x14>)
 80054b6:	f000 b869 	b.w	800558c <_fwalk_sglue>
 80054ba:	bf00      	nop
 80054bc:	2000001c 	.word	0x2000001c
 80054c0:	080061e9 	.word	0x080061e9
 80054c4:	2000002c 	.word	0x2000002c

080054c8 <cleanup_stdio>:
 80054c8:	6841      	ldr	r1, [r0, #4]
 80054ca:	4b0c      	ldr	r3, [pc, #48]	@ (80054fc <cleanup_stdio+0x34>)
 80054cc:	4299      	cmp	r1, r3
 80054ce:	b510      	push	{r4, lr}
 80054d0:	4604      	mov	r4, r0
 80054d2:	d001      	beq.n	80054d8 <cleanup_stdio+0x10>
 80054d4:	f000 fe88 	bl	80061e8 <_fflush_r>
 80054d8:	68a1      	ldr	r1, [r4, #8]
 80054da:	4b09      	ldr	r3, [pc, #36]	@ (8005500 <cleanup_stdio+0x38>)
 80054dc:	4299      	cmp	r1, r3
 80054de:	d002      	beq.n	80054e6 <cleanup_stdio+0x1e>
 80054e0:	4620      	mov	r0, r4
 80054e2:	f000 fe81 	bl	80061e8 <_fflush_r>
 80054e6:	68e1      	ldr	r1, [r4, #12]
 80054e8:	4b06      	ldr	r3, [pc, #24]	@ (8005504 <cleanup_stdio+0x3c>)
 80054ea:	4299      	cmp	r1, r3
 80054ec:	d004      	beq.n	80054f8 <cleanup_stdio+0x30>
 80054ee:	4620      	mov	r0, r4
 80054f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054f4:	f000 be78 	b.w	80061e8 <_fflush_r>
 80054f8:	bd10      	pop	{r4, pc}
 80054fa:	bf00      	nop
 80054fc:	20025a44 	.word	0x20025a44
 8005500:	20025aac 	.word	0x20025aac
 8005504:	20025b14 	.word	0x20025b14

08005508 <global_stdio_init.part.0>:
 8005508:	b510      	push	{r4, lr}
 800550a:	4b0b      	ldr	r3, [pc, #44]	@ (8005538 <global_stdio_init.part.0+0x30>)
 800550c:	4c0b      	ldr	r4, [pc, #44]	@ (800553c <global_stdio_init.part.0+0x34>)
 800550e:	4a0c      	ldr	r2, [pc, #48]	@ (8005540 <global_stdio_init.part.0+0x38>)
 8005510:	601a      	str	r2, [r3, #0]
 8005512:	4620      	mov	r0, r4
 8005514:	2200      	movs	r2, #0
 8005516:	2104      	movs	r1, #4
 8005518:	f7ff ff94 	bl	8005444 <std>
 800551c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005520:	2201      	movs	r2, #1
 8005522:	2109      	movs	r1, #9
 8005524:	f7ff ff8e 	bl	8005444 <std>
 8005528:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800552c:	2202      	movs	r2, #2
 800552e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005532:	2112      	movs	r1, #18
 8005534:	f7ff bf86 	b.w	8005444 <std>
 8005538:	20025b7c 	.word	0x20025b7c
 800553c:	20025a44 	.word	0x20025a44
 8005540:	080054b1 	.word	0x080054b1

08005544 <__sfp_lock_acquire>:
 8005544:	4801      	ldr	r0, [pc, #4]	@ (800554c <__sfp_lock_acquire+0x8>)
 8005546:	f000 ba00 	b.w	800594a <__retarget_lock_acquire_recursive>
 800554a:	bf00      	nop
 800554c:	20025b85 	.word	0x20025b85

08005550 <__sfp_lock_release>:
 8005550:	4801      	ldr	r0, [pc, #4]	@ (8005558 <__sfp_lock_release+0x8>)
 8005552:	f000 b9fb 	b.w	800594c <__retarget_lock_release_recursive>
 8005556:	bf00      	nop
 8005558:	20025b85 	.word	0x20025b85

0800555c <__sinit>:
 800555c:	b510      	push	{r4, lr}
 800555e:	4604      	mov	r4, r0
 8005560:	f7ff fff0 	bl	8005544 <__sfp_lock_acquire>
 8005564:	6a23      	ldr	r3, [r4, #32]
 8005566:	b11b      	cbz	r3, 8005570 <__sinit+0x14>
 8005568:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800556c:	f7ff bff0 	b.w	8005550 <__sfp_lock_release>
 8005570:	4b04      	ldr	r3, [pc, #16]	@ (8005584 <__sinit+0x28>)
 8005572:	6223      	str	r3, [r4, #32]
 8005574:	4b04      	ldr	r3, [pc, #16]	@ (8005588 <__sinit+0x2c>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d1f5      	bne.n	8005568 <__sinit+0xc>
 800557c:	f7ff ffc4 	bl	8005508 <global_stdio_init.part.0>
 8005580:	e7f2      	b.n	8005568 <__sinit+0xc>
 8005582:	bf00      	nop
 8005584:	080054c9 	.word	0x080054c9
 8005588:	20025b7c 	.word	0x20025b7c

0800558c <_fwalk_sglue>:
 800558c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005590:	4607      	mov	r7, r0
 8005592:	4688      	mov	r8, r1
 8005594:	4614      	mov	r4, r2
 8005596:	2600      	movs	r6, #0
 8005598:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800559c:	f1b9 0901 	subs.w	r9, r9, #1
 80055a0:	d505      	bpl.n	80055ae <_fwalk_sglue+0x22>
 80055a2:	6824      	ldr	r4, [r4, #0]
 80055a4:	2c00      	cmp	r4, #0
 80055a6:	d1f7      	bne.n	8005598 <_fwalk_sglue+0xc>
 80055a8:	4630      	mov	r0, r6
 80055aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055ae:	89ab      	ldrh	r3, [r5, #12]
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	d907      	bls.n	80055c4 <_fwalk_sglue+0x38>
 80055b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80055b8:	3301      	adds	r3, #1
 80055ba:	d003      	beq.n	80055c4 <_fwalk_sglue+0x38>
 80055bc:	4629      	mov	r1, r5
 80055be:	4638      	mov	r0, r7
 80055c0:	47c0      	blx	r8
 80055c2:	4306      	orrs	r6, r0
 80055c4:	3568      	adds	r5, #104	@ 0x68
 80055c6:	e7e9      	b.n	800559c <_fwalk_sglue+0x10>

080055c8 <iprintf>:
 80055c8:	b40f      	push	{r0, r1, r2, r3}
 80055ca:	b507      	push	{r0, r1, r2, lr}
 80055cc:	4906      	ldr	r1, [pc, #24]	@ (80055e8 <iprintf+0x20>)
 80055ce:	ab04      	add	r3, sp, #16
 80055d0:	6808      	ldr	r0, [r1, #0]
 80055d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80055d6:	6881      	ldr	r1, [r0, #8]
 80055d8:	9301      	str	r3, [sp, #4]
 80055da:	f000 fadb 	bl	8005b94 <_vfiprintf_r>
 80055de:	b003      	add	sp, #12
 80055e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80055e4:	b004      	add	sp, #16
 80055e6:	4770      	bx	lr
 80055e8:	20000028 	.word	0x20000028

080055ec <_puts_r>:
 80055ec:	6a03      	ldr	r3, [r0, #32]
 80055ee:	b570      	push	{r4, r5, r6, lr}
 80055f0:	6884      	ldr	r4, [r0, #8]
 80055f2:	4605      	mov	r5, r0
 80055f4:	460e      	mov	r6, r1
 80055f6:	b90b      	cbnz	r3, 80055fc <_puts_r+0x10>
 80055f8:	f7ff ffb0 	bl	800555c <__sinit>
 80055fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80055fe:	07db      	lsls	r3, r3, #31
 8005600:	d405      	bmi.n	800560e <_puts_r+0x22>
 8005602:	89a3      	ldrh	r3, [r4, #12]
 8005604:	0598      	lsls	r0, r3, #22
 8005606:	d402      	bmi.n	800560e <_puts_r+0x22>
 8005608:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800560a:	f000 f99e 	bl	800594a <__retarget_lock_acquire_recursive>
 800560e:	89a3      	ldrh	r3, [r4, #12]
 8005610:	0719      	lsls	r1, r3, #28
 8005612:	d502      	bpl.n	800561a <_puts_r+0x2e>
 8005614:	6923      	ldr	r3, [r4, #16]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d135      	bne.n	8005686 <_puts_r+0x9a>
 800561a:	4621      	mov	r1, r4
 800561c:	4628      	mov	r0, r5
 800561e:	f000 f8c5 	bl	80057ac <__swsetup_r>
 8005622:	b380      	cbz	r0, 8005686 <_puts_r+0x9a>
 8005624:	f04f 35ff 	mov.w	r5, #4294967295
 8005628:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800562a:	07da      	lsls	r2, r3, #31
 800562c:	d405      	bmi.n	800563a <_puts_r+0x4e>
 800562e:	89a3      	ldrh	r3, [r4, #12]
 8005630:	059b      	lsls	r3, r3, #22
 8005632:	d402      	bmi.n	800563a <_puts_r+0x4e>
 8005634:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005636:	f000 f989 	bl	800594c <__retarget_lock_release_recursive>
 800563a:	4628      	mov	r0, r5
 800563c:	bd70      	pop	{r4, r5, r6, pc}
 800563e:	2b00      	cmp	r3, #0
 8005640:	da04      	bge.n	800564c <_puts_r+0x60>
 8005642:	69a2      	ldr	r2, [r4, #24]
 8005644:	429a      	cmp	r2, r3
 8005646:	dc17      	bgt.n	8005678 <_puts_r+0x8c>
 8005648:	290a      	cmp	r1, #10
 800564a:	d015      	beq.n	8005678 <_puts_r+0x8c>
 800564c:	6823      	ldr	r3, [r4, #0]
 800564e:	1c5a      	adds	r2, r3, #1
 8005650:	6022      	str	r2, [r4, #0]
 8005652:	7019      	strb	r1, [r3, #0]
 8005654:	68a3      	ldr	r3, [r4, #8]
 8005656:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800565a:	3b01      	subs	r3, #1
 800565c:	60a3      	str	r3, [r4, #8]
 800565e:	2900      	cmp	r1, #0
 8005660:	d1ed      	bne.n	800563e <_puts_r+0x52>
 8005662:	2b00      	cmp	r3, #0
 8005664:	da11      	bge.n	800568a <_puts_r+0x9e>
 8005666:	4622      	mov	r2, r4
 8005668:	210a      	movs	r1, #10
 800566a:	4628      	mov	r0, r5
 800566c:	f000 f85f 	bl	800572e <__swbuf_r>
 8005670:	3001      	adds	r0, #1
 8005672:	d0d7      	beq.n	8005624 <_puts_r+0x38>
 8005674:	250a      	movs	r5, #10
 8005676:	e7d7      	b.n	8005628 <_puts_r+0x3c>
 8005678:	4622      	mov	r2, r4
 800567a:	4628      	mov	r0, r5
 800567c:	f000 f857 	bl	800572e <__swbuf_r>
 8005680:	3001      	adds	r0, #1
 8005682:	d1e7      	bne.n	8005654 <_puts_r+0x68>
 8005684:	e7ce      	b.n	8005624 <_puts_r+0x38>
 8005686:	3e01      	subs	r6, #1
 8005688:	e7e4      	b.n	8005654 <_puts_r+0x68>
 800568a:	6823      	ldr	r3, [r4, #0]
 800568c:	1c5a      	adds	r2, r3, #1
 800568e:	6022      	str	r2, [r4, #0]
 8005690:	220a      	movs	r2, #10
 8005692:	701a      	strb	r2, [r3, #0]
 8005694:	e7ee      	b.n	8005674 <_puts_r+0x88>
	...

08005698 <puts>:
 8005698:	4b02      	ldr	r3, [pc, #8]	@ (80056a4 <puts+0xc>)
 800569a:	4601      	mov	r1, r0
 800569c:	6818      	ldr	r0, [r3, #0]
 800569e:	f7ff bfa5 	b.w	80055ec <_puts_r>
 80056a2:	bf00      	nop
 80056a4:	20000028 	.word	0x20000028

080056a8 <__sread>:
 80056a8:	b510      	push	{r4, lr}
 80056aa:	460c      	mov	r4, r1
 80056ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056b0:	f000 f8fc 	bl	80058ac <_read_r>
 80056b4:	2800      	cmp	r0, #0
 80056b6:	bfab      	itete	ge
 80056b8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80056ba:	89a3      	ldrhlt	r3, [r4, #12]
 80056bc:	181b      	addge	r3, r3, r0
 80056be:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80056c2:	bfac      	ite	ge
 80056c4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80056c6:	81a3      	strhlt	r3, [r4, #12]
 80056c8:	bd10      	pop	{r4, pc}

080056ca <__swrite>:
 80056ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056ce:	461f      	mov	r7, r3
 80056d0:	898b      	ldrh	r3, [r1, #12]
 80056d2:	05db      	lsls	r3, r3, #23
 80056d4:	4605      	mov	r5, r0
 80056d6:	460c      	mov	r4, r1
 80056d8:	4616      	mov	r6, r2
 80056da:	d505      	bpl.n	80056e8 <__swrite+0x1e>
 80056dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056e0:	2302      	movs	r3, #2
 80056e2:	2200      	movs	r2, #0
 80056e4:	f000 f8d0 	bl	8005888 <_lseek_r>
 80056e8:	89a3      	ldrh	r3, [r4, #12]
 80056ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80056ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80056f2:	81a3      	strh	r3, [r4, #12]
 80056f4:	4632      	mov	r2, r6
 80056f6:	463b      	mov	r3, r7
 80056f8:	4628      	mov	r0, r5
 80056fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80056fe:	f000 b8e7 	b.w	80058d0 <_write_r>

08005702 <__sseek>:
 8005702:	b510      	push	{r4, lr}
 8005704:	460c      	mov	r4, r1
 8005706:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800570a:	f000 f8bd 	bl	8005888 <_lseek_r>
 800570e:	1c43      	adds	r3, r0, #1
 8005710:	89a3      	ldrh	r3, [r4, #12]
 8005712:	bf15      	itete	ne
 8005714:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005716:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800571a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800571e:	81a3      	strheq	r3, [r4, #12]
 8005720:	bf18      	it	ne
 8005722:	81a3      	strhne	r3, [r4, #12]
 8005724:	bd10      	pop	{r4, pc}

08005726 <__sclose>:
 8005726:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800572a:	f000 b89d 	b.w	8005868 <_close_r>

0800572e <__swbuf_r>:
 800572e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005730:	460e      	mov	r6, r1
 8005732:	4614      	mov	r4, r2
 8005734:	4605      	mov	r5, r0
 8005736:	b118      	cbz	r0, 8005740 <__swbuf_r+0x12>
 8005738:	6a03      	ldr	r3, [r0, #32]
 800573a:	b90b      	cbnz	r3, 8005740 <__swbuf_r+0x12>
 800573c:	f7ff ff0e 	bl	800555c <__sinit>
 8005740:	69a3      	ldr	r3, [r4, #24]
 8005742:	60a3      	str	r3, [r4, #8]
 8005744:	89a3      	ldrh	r3, [r4, #12]
 8005746:	071a      	lsls	r2, r3, #28
 8005748:	d501      	bpl.n	800574e <__swbuf_r+0x20>
 800574a:	6923      	ldr	r3, [r4, #16]
 800574c:	b943      	cbnz	r3, 8005760 <__swbuf_r+0x32>
 800574e:	4621      	mov	r1, r4
 8005750:	4628      	mov	r0, r5
 8005752:	f000 f82b 	bl	80057ac <__swsetup_r>
 8005756:	b118      	cbz	r0, 8005760 <__swbuf_r+0x32>
 8005758:	f04f 37ff 	mov.w	r7, #4294967295
 800575c:	4638      	mov	r0, r7
 800575e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005760:	6823      	ldr	r3, [r4, #0]
 8005762:	6922      	ldr	r2, [r4, #16]
 8005764:	1a98      	subs	r0, r3, r2
 8005766:	6963      	ldr	r3, [r4, #20]
 8005768:	b2f6      	uxtb	r6, r6
 800576a:	4283      	cmp	r3, r0
 800576c:	4637      	mov	r7, r6
 800576e:	dc05      	bgt.n	800577c <__swbuf_r+0x4e>
 8005770:	4621      	mov	r1, r4
 8005772:	4628      	mov	r0, r5
 8005774:	f000 fd38 	bl	80061e8 <_fflush_r>
 8005778:	2800      	cmp	r0, #0
 800577a:	d1ed      	bne.n	8005758 <__swbuf_r+0x2a>
 800577c:	68a3      	ldr	r3, [r4, #8]
 800577e:	3b01      	subs	r3, #1
 8005780:	60a3      	str	r3, [r4, #8]
 8005782:	6823      	ldr	r3, [r4, #0]
 8005784:	1c5a      	adds	r2, r3, #1
 8005786:	6022      	str	r2, [r4, #0]
 8005788:	701e      	strb	r6, [r3, #0]
 800578a:	6962      	ldr	r2, [r4, #20]
 800578c:	1c43      	adds	r3, r0, #1
 800578e:	429a      	cmp	r2, r3
 8005790:	d004      	beq.n	800579c <__swbuf_r+0x6e>
 8005792:	89a3      	ldrh	r3, [r4, #12]
 8005794:	07db      	lsls	r3, r3, #31
 8005796:	d5e1      	bpl.n	800575c <__swbuf_r+0x2e>
 8005798:	2e0a      	cmp	r6, #10
 800579a:	d1df      	bne.n	800575c <__swbuf_r+0x2e>
 800579c:	4621      	mov	r1, r4
 800579e:	4628      	mov	r0, r5
 80057a0:	f000 fd22 	bl	80061e8 <_fflush_r>
 80057a4:	2800      	cmp	r0, #0
 80057a6:	d0d9      	beq.n	800575c <__swbuf_r+0x2e>
 80057a8:	e7d6      	b.n	8005758 <__swbuf_r+0x2a>
	...

080057ac <__swsetup_r>:
 80057ac:	b538      	push	{r3, r4, r5, lr}
 80057ae:	4b29      	ldr	r3, [pc, #164]	@ (8005854 <__swsetup_r+0xa8>)
 80057b0:	4605      	mov	r5, r0
 80057b2:	6818      	ldr	r0, [r3, #0]
 80057b4:	460c      	mov	r4, r1
 80057b6:	b118      	cbz	r0, 80057c0 <__swsetup_r+0x14>
 80057b8:	6a03      	ldr	r3, [r0, #32]
 80057ba:	b90b      	cbnz	r3, 80057c0 <__swsetup_r+0x14>
 80057bc:	f7ff fece 	bl	800555c <__sinit>
 80057c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057c4:	0719      	lsls	r1, r3, #28
 80057c6:	d422      	bmi.n	800580e <__swsetup_r+0x62>
 80057c8:	06da      	lsls	r2, r3, #27
 80057ca:	d407      	bmi.n	80057dc <__swsetup_r+0x30>
 80057cc:	2209      	movs	r2, #9
 80057ce:	602a      	str	r2, [r5, #0]
 80057d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80057d4:	81a3      	strh	r3, [r4, #12]
 80057d6:	f04f 30ff 	mov.w	r0, #4294967295
 80057da:	e033      	b.n	8005844 <__swsetup_r+0x98>
 80057dc:	0758      	lsls	r0, r3, #29
 80057de:	d512      	bpl.n	8005806 <__swsetup_r+0x5a>
 80057e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80057e2:	b141      	cbz	r1, 80057f6 <__swsetup_r+0x4a>
 80057e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80057e8:	4299      	cmp	r1, r3
 80057ea:	d002      	beq.n	80057f2 <__swsetup_r+0x46>
 80057ec:	4628      	mov	r0, r5
 80057ee:	f000 f8af 	bl	8005950 <_free_r>
 80057f2:	2300      	movs	r3, #0
 80057f4:	6363      	str	r3, [r4, #52]	@ 0x34
 80057f6:	89a3      	ldrh	r3, [r4, #12]
 80057f8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80057fc:	81a3      	strh	r3, [r4, #12]
 80057fe:	2300      	movs	r3, #0
 8005800:	6063      	str	r3, [r4, #4]
 8005802:	6923      	ldr	r3, [r4, #16]
 8005804:	6023      	str	r3, [r4, #0]
 8005806:	89a3      	ldrh	r3, [r4, #12]
 8005808:	f043 0308 	orr.w	r3, r3, #8
 800580c:	81a3      	strh	r3, [r4, #12]
 800580e:	6923      	ldr	r3, [r4, #16]
 8005810:	b94b      	cbnz	r3, 8005826 <__swsetup_r+0x7a>
 8005812:	89a3      	ldrh	r3, [r4, #12]
 8005814:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005818:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800581c:	d003      	beq.n	8005826 <__swsetup_r+0x7a>
 800581e:	4621      	mov	r1, r4
 8005820:	4628      	mov	r0, r5
 8005822:	f000 fd2f 	bl	8006284 <__smakebuf_r>
 8005826:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800582a:	f013 0201 	ands.w	r2, r3, #1
 800582e:	d00a      	beq.n	8005846 <__swsetup_r+0x9a>
 8005830:	2200      	movs	r2, #0
 8005832:	60a2      	str	r2, [r4, #8]
 8005834:	6962      	ldr	r2, [r4, #20]
 8005836:	4252      	negs	r2, r2
 8005838:	61a2      	str	r2, [r4, #24]
 800583a:	6922      	ldr	r2, [r4, #16]
 800583c:	b942      	cbnz	r2, 8005850 <__swsetup_r+0xa4>
 800583e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005842:	d1c5      	bne.n	80057d0 <__swsetup_r+0x24>
 8005844:	bd38      	pop	{r3, r4, r5, pc}
 8005846:	0799      	lsls	r1, r3, #30
 8005848:	bf58      	it	pl
 800584a:	6962      	ldrpl	r2, [r4, #20]
 800584c:	60a2      	str	r2, [r4, #8]
 800584e:	e7f4      	b.n	800583a <__swsetup_r+0x8e>
 8005850:	2000      	movs	r0, #0
 8005852:	e7f7      	b.n	8005844 <__swsetup_r+0x98>
 8005854:	20000028 	.word	0x20000028

08005858 <memset>:
 8005858:	4402      	add	r2, r0
 800585a:	4603      	mov	r3, r0
 800585c:	4293      	cmp	r3, r2
 800585e:	d100      	bne.n	8005862 <memset+0xa>
 8005860:	4770      	bx	lr
 8005862:	f803 1b01 	strb.w	r1, [r3], #1
 8005866:	e7f9      	b.n	800585c <memset+0x4>

08005868 <_close_r>:
 8005868:	b538      	push	{r3, r4, r5, lr}
 800586a:	4d06      	ldr	r5, [pc, #24]	@ (8005884 <_close_r+0x1c>)
 800586c:	2300      	movs	r3, #0
 800586e:	4604      	mov	r4, r0
 8005870:	4608      	mov	r0, r1
 8005872:	602b      	str	r3, [r5, #0]
 8005874:	f7fc fc62 	bl	800213c <_close>
 8005878:	1c43      	adds	r3, r0, #1
 800587a:	d102      	bne.n	8005882 <_close_r+0x1a>
 800587c:	682b      	ldr	r3, [r5, #0]
 800587e:	b103      	cbz	r3, 8005882 <_close_r+0x1a>
 8005880:	6023      	str	r3, [r4, #0]
 8005882:	bd38      	pop	{r3, r4, r5, pc}
 8005884:	20025b80 	.word	0x20025b80

08005888 <_lseek_r>:
 8005888:	b538      	push	{r3, r4, r5, lr}
 800588a:	4d07      	ldr	r5, [pc, #28]	@ (80058a8 <_lseek_r+0x20>)
 800588c:	4604      	mov	r4, r0
 800588e:	4608      	mov	r0, r1
 8005890:	4611      	mov	r1, r2
 8005892:	2200      	movs	r2, #0
 8005894:	602a      	str	r2, [r5, #0]
 8005896:	461a      	mov	r2, r3
 8005898:	f7fc fc77 	bl	800218a <_lseek>
 800589c:	1c43      	adds	r3, r0, #1
 800589e:	d102      	bne.n	80058a6 <_lseek_r+0x1e>
 80058a0:	682b      	ldr	r3, [r5, #0]
 80058a2:	b103      	cbz	r3, 80058a6 <_lseek_r+0x1e>
 80058a4:	6023      	str	r3, [r4, #0]
 80058a6:	bd38      	pop	{r3, r4, r5, pc}
 80058a8:	20025b80 	.word	0x20025b80

080058ac <_read_r>:
 80058ac:	b538      	push	{r3, r4, r5, lr}
 80058ae:	4d07      	ldr	r5, [pc, #28]	@ (80058cc <_read_r+0x20>)
 80058b0:	4604      	mov	r4, r0
 80058b2:	4608      	mov	r0, r1
 80058b4:	4611      	mov	r1, r2
 80058b6:	2200      	movs	r2, #0
 80058b8:	602a      	str	r2, [r5, #0]
 80058ba:	461a      	mov	r2, r3
 80058bc:	f7fc fc05 	bl	80020ca <_read>
 80058c0:	1c43      	adds	r3, r0, #1
 80058c2:	d102      	bne.n	80058ca <_read_r+0x1e>
 80058c4:	682b      	ldr	r3, [r5, #0]
 80058c6:	b103      	cbz	r3, 80058ca <_read_r+0x1e>
 80058c8:	6023      	str	r3, [r4, #0]
 80058ca:	bd38      	pop	{r3, r4, r5, pc}
 80058cc:	20025b80 	.word	0x20025b80

080058d0 <_write_r>:
 80058d0:	b538      	push	{r3, r4, r5, lr}
 80058d2:	4d07      	ldr	r5, [pc, #28]	@ (80058f0 <_write_r+0x20>)
 80058d4:	4604      	mov	r4, r0
 80058d6:	4608      	mov	r0, r1
 80058d8:	4611      	mov	r1, r2
 80058da:	2200      	movs	r2, #0
 80058dc:	602a      	str	r2, [r5, #0]
 80058de:	461a      	mov	r2, r3
 80058e0:	f7fc fc10 	bl	8002104 <_write>
 80058e4:	1c43      	adds	r3, r0, #1
 80058e6:	d102      	bne.n	80058ee <_write_r+0x1e>
 80058e8:	682b      	ldr	r3, [r5, #0]
 80058ea:	b103      	cbz	r3, 80058ee <_write_r+0x1e>
 80058ec:	6023      	str	r3, [r4, #0]
 80058ee:	bd38      	pop	{r3, r4, r5, pc}
 80058f0:	20025b80 	.word	0x20025b80

080058f4 <__errno>:
 80058f4:	4b01      	ldr	r3, [pc, #4]	@ (80058fc <__errno+0x8>)
 80058f6:	6818      	ldr	r0, [r3, #0]
 80058f8:	4770      	bx	lr
 80058fa:	bf00      	nop
 80058fc:	20000028 	.word	0x20000028

08005900 <__libc_init_array>:
 8005900:	b570      	push	{r4, r5, r6, lr}
 8005902:	4d0d      	ldr	r5, [pc, #52]	@ (8005938 <__libc_init_array+0x38>)
 8005904:	4c0d      	ldr	r4, [pc, #52]	@ (800593c <__libc_init_array+0x3c>)
 8005906:	1b64      	subs	r4, r4, r5
 8005908:	10a4      	asrs	r4, r4, #2
 800590a:	2600      	movs	r6, #0
 800590c:	42a6      	cmp	r6, r4
 800590e:	d109      	bne.n	8005924 <__libc_init_array+0x24>
 8005910:	4d0b      	ldr	r5, [pc, #44]	@ (8005940 <__libc_init_array+0x40>)
 8005912:	4c0c      	ldr	r4, [pc, #48]	@ (8005944 <__libc_init_array+0x44>)
 8005914:	f000 fd24 	bl	8006360 <_init>
 8005918:	1b64      	subs	r4, r4, r5
 800591a:	10a4      	asrs	r4, r4, #2
 800591c:	2600      	movs	r6, #0
 800591e:	42a6      	cmp	r6, r4
 8005920:	d105      	bne.n	800592e <__libc_init_array+0x2e>
 8005922:	bd70      	pop	{r4, r5, r6, pc}
 8005924:	f855 3b04 	ldr.w	r3, [r5], #4
 8005928:	4798      	blx	r3
 800592a:	3601      	adds	r6, #1
 800592c:	e7ee      	b.n	800590c <__libc_init_array+0xc>
 800592e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005932:	4798      	blx	r3
 8005934:	3601      	adds	r6, #1
 8005936:	e7f2      	b.n	800591e <__libc_init_array+0x1e>
 8005938:	080075f0 	.word	0x080075f0
 800593c:	080075f0 	.word	0x080075f0
 8005940:	080075f0 	.word	0x080075f0
 8005944:	080075f4 	.word	0x080075f4

08005948 <__retarget_lock_init_recursive>:
 8005948:	4770      	bx	lr

0800594a <__retarget_lock_acquire_recursive>:
 800594a:	4770      	bx	lr

0800594c <__retarget_lock_release_recursive>:
 800594c:	4770      	bx	lr
	...

08005950 <_free_r>:
 8005950:	b538      	push	{r3, r4, r5, lr}
 8005952:	4605      	mov	r5, r0
 8005954:	2900      	cmp	r1, #0
 8005956:	d041      	beq.n	80059dc <_free_r+0x8c>
 8005958:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800595c:	1f0c      	subs	r4, r1, #4
 800595e:	2b00      	cmp	r3, #0
 8005960:	bfb8      	it	lt
 8005962:	18e4      	addlt	r4, r4, r3
 8005964:	f000 f8e0 	bl	8005b28 <__malloc_lock>
 8005968:	4a1d      	ldr	r2, [pc, #116]	@ (80059e0 <_free_r+0x90>)
 800596a:	6813      	ldr	r3, [r2, #0]
 800596c:	b933      	cbnz	r3, 800597c <_free_r+0x2c>
 800596e:	6063      	str	r3, [r4, #4]
 8005970:	6014      	str	r4, [r2, #0]
 8005972:	4628      	mov	r0, r5
 8005974:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005978:	f000 b8dc 	b.w	8005b34 <__malloc_unlock>
 800597c:	42a3      	cmp	r3, r4
 800597e:	d908      	bls.n	8005992 <_free_r+0x42>
 8005980:	6820      	ldr	r0, [r4, #0]
 8005982:	1821      	adds	r1, r4, r0
 8005984:	428b      	cmp	r3, r1
 8005986:	bf01      	itttt	eq
 8005988:	6819      	ldreq	r1, [r3, #0]
 800598a:	685b      	ldreq	r3, [r3, #4]
 800598c:	1809      	addeq	r1, r1, r0
 800598e:	6021      	streq	r1, [r4, #0]
 8005990:	e7ed      	b.n	800596e <_free_r+0x1e>
 8005992:	461a      	mov	r2, r3
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	b10b      	cbz	r3, 800599c <_free_r+0x4c>
 8005998:	42a3      	cmp	r3, r4
 800599a:	d9fa      	bls.n	8005992 <_free_r+0x42>
 800599c:	6811      	ldr	r1, [r2, #0]
 800599e:	1850      	adds	r0, r2, r1
 80059a0:	42a0      	cmp	r0, r4
 80059a2:	d10b      	bne.n	80059bc <_free_r+0x6c>
 80059a4:	6820      	ldr	r0, [r4, #0]
 80059a6:	4401      	add	r1, r0
 80059a8:	1850      	adds	r0, r2, r1
 80059aa:	4283      	cmp	r3, r0
 80059ac:	6011      	str	r1, [r2, #0]
 80059ae:	d1e0      	bne.n	8005972 <_free_r+0x22>
 80059b0:	6818      	ldr	r0, [r3, #0]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	6053      	str	r3, [r2, #4]
 80059b6:	4408      	add	r0, r1
 80059b8:	6010      	str	r0, [r2, #0]
 80059ba:	e7da      	b.n	8005972 <_free_r+0x22>
 80059bc:	d902      	bls.n	80059c4 <_free_r+0x74>
 80059be:	230c      	movs	r3, #12
 80059c0:	602b      	str	r3, [r5, #0]
 80059c2:	e7d6      	b.n	8005972 <_free_r+0x22>
 80059c4:	6820      	ldr	r0, [r4, #0]
 80059c6:	1821      	adds	r1, r4, r0
 80059c8:	428b      	cmp	r3, r1
 80059ca:	bf04      	itt	eq
 80059cc:	6819      	ldreq	r1, [r3, #0]
 80059ce:	685b      	ldreq	r3, [r3, #4]
 80059d0:	6063      	str	r3, [r4, #4]
 80059d2:	bf04      	itt	eq
 80059d4:	1809      	addeq	r1, r1, r0
 80059d6:	6021      	streq	r1, [r4, #0]
 80059d8:	6054      	str	r4, [r2, #4]
 80059da:	e7ca      	b.n	8005972 <_free_r+0x22>
 80059dc:	bd38      	pop	{r3, r4, r5, pc}
 80059de:	bf00      	nop
 80059e0:	20025b8c 	.word	0x20025b8c

080059e4 <sbrk_aligned>:
 80059e4:	b570      	push	{r4, r5, r6, lr}
 80059e6:	4e0f      	ldr	r6, [pc, #60]	@ (8005a24 <sbrk_aligned+0x40>)
 80059e8:	460c      	mov	r4, r1
 80059ea:	6831      	ldr	r1, [r6, #0]
 80059ec:	4605      	mov	r5, r0
 80059ee:	b911      	cbnz	r1, 80059f6 <sbrk_aligned+0x12>
 80059f0:	f000 fca6 	bl	8006340 <_sbrk_r>
 80059f4:	6030      	str	r0, [r6, #0]
 80059f6:	4621      	mov	r1, r4
 80059f8:	4628      	mov	r0, r5
 80059fa:	f000 fca1 	bl	8006340 <_sbrk_r>
 80059fe:	1c43      	adds	r3, r0, #1
 8005a00:	d103      	bne.n	8005a0a <sbrk_aligned+0x26>
 8005a02:	f04f 34ff 	mov.w	r4, #4294967295
 8005a06:	4620      	mov	r0, r4
 8005a08:	bd70      	pop	{r4, r5, r6, pc}
 8005a0a:	1cc4      	adds	r4, r0, #3
 8005a0c:	f024 0403 	bic.w	r4, r4, #3
 8005a10:	42a0      	cmp	r0, r4
 8005a12:	d0f8      	beq.n	8005a06 <sbrk_aligned+0x22>
 8005a14:	1a21      	subs	r1, r4, r0
 8005a16:	4628      	mov	r0, r5
 8005a18:	f000 fc92 	bl	8006340 <_sbrk_r>
 8005a1c:	3001      	adds	r0, #1
 8005a1e:	d1f2      	bne.n	8005a06 <sbrk_aligned+0x22>
 8005a20:	e7ef      	b.n	8005a02 <sbrk_aligned+0x1e>
 8005a22:	bf00      	nop
 8005a24:	20025b88 	.word	0x20025b88

08005a28 <_malloc_r>:
 8005a28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a2c:	1ccd      	adds	r5, r1, #3
 8005a2e:	f025 0503 	bic.w	r5, r5, #3
 8005a32:	3508      	adds	r5, #8
 8005a34:	2d0c      	cmp	r5, #12
 8005a36:	bf38      	it	cc
 8005a38:	250c      	movcc	r5, #12
 8005a3a:	2d00      	cmp	r5, #0
 8005a3c:	4606      	mov	r6, r0
 8005a3e:	db01      	blt.n	8005a44 <_malloc_r+0x1c>
 8005a40:	42a9      	cmp	r1, r5
 8005a42:	d904      	bls.n	8005a4e <_malloc_r+0x26>
 8005a44:	230c      	movs	r3, #12
 8005a46:	6033      	str	r3, [r6, #0]
 8005a48:	2000      	movs	r0, #0
 8005a4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005b24 <_malloc_r+0xfc>
 8005a52:	f000 f869 	bl	8005b28 <__malloc_lock>
 8005a56:	f8d8 3000 	ldr.w	r3, [r8]
 8005a5a:	461c      	mov	r4, r3
 8005a5c:	bb44      	cbnz	r4, 8005ab0 <_malloc_r+0x88>
 8005a5e:	4629      	mov	r1, r5
 8005a60:	4630      	mov	r0, r6
 8005a62:	f7ff ffbf 	bl	80059e4 <sbrk_aligned>
 8005a66:	1c43      	adds	r3, r0, #1
 8005a68:	4604      	mov	r4, r0
 8005a6a:	d158      	bne.n	8005b1e <_malloc_r+0xf6>
 8005a6c:	f8d8 4000 	ldr.w	r4, [r8]
 8005a70:	4627      	mov	r7, r4
 8005a72:	2f00      	cmp	r7, #0
 8005a74:	d143      	bne.n	8005afe <_malloc_r+0xd6>
 8005a76:	2c00      	cmp	r4, #0
 8005a78:	d04b      	beq.n	8005b12 <_malloc_r+0xea>
 8005a7a:	6823      	ldr	r3, [r4, #0]
 8005a7c:	4639      	mov	r1, r7
 8005a7e:	4630      	mov	r0, r6
 8005a80:	eb04 0903 	add.w	r9, r4, r3
 8005a84:	f000 fc5c 	bl	8006340 <_sbrk_r>
 8005a88:	4581      	cmp	r9, r0
 8005a8a:	d142      	bne.n	8005b12 <_malloc_r+0xea>
 8005a8c:	6821      	ldr	r1, [r4, #0]
 8005a8e:	1a6d      	subs	r5, r5, r1
 8005a90:	4629      	mov	r1, r5
 8005a92:	4630      	mov	r0, r6
 8005a94:	f7ff ffa6 	bl	80059e4 <sbrk_aligned>
 8005a98:	3001      	adds	r0, #1
 8005a9a:	d03a      	beq.n	8005b12 <_malloc_r+0xea>
 8005a9c:	6823      	ldr	r3, [r4, #0]
 8005a9e:	442b      	add	r3, r5
 8005aa0:	6023      	str	r3, [r4, #0]
 8005aa2:	f8d8 3000 	ldr.w	r3, [r8]
 8005aa6:	685a      	ldr	r2, [r3, #4]
 8005aa8:	bb62      	cbnz	r2, 8005b04 <_malloc_r+0xdc>
 8005aaa:	f8c8 7000 	str.w	r7, [r8]
 8005aae:	e00f      	b.n	8005ad0 <_malloc_r+0xa8>
 8005ab0:	6822      	ldr	r2, [r4, #0]
 8005ab2:	1b52      	subs	r2, r2, r5
 8005ab4:	d420      	bmi.n	8005af8 <_malloc_r+0xd0>
 8005ab6:	2a0b      	cmp	r2, #11
 8005ab8:	d917      	bls.n	8005aea <_malloc_r+0xc2>
 8005aba:	1961      	adds	r1, r4, r5
 8005abc:	42a3      	cmp	r3, r4
 8005abe:	6025      	str	r5, [r4, #0]
 8005ac0:	bf18      	it	ne
 8005ac2:	6059      	strne	r1, [r3, #4]
 8005ac4:	6863      	ldr	r3, [r4, #4]
 8005ac6:	bf08      	it	eq
 8005ac8:	f8c8 1000 	streq.w	r1, [r8]
 8005acc:	5162      	str	r2, [r4, r5]
 8005ace:	604b      	str	r3, [r1, #4]
 8005ad0:	4630      	mov	r0, r6
 8005ad2:	f000 f82f 	bl	8005b34 <__malloc_unlock>
 8005ad6:	f104 000b 	add.w	r0, r4, #11
 8005ada:	1d23      	adds	r3, r4, #4
 8005adc:	f020 0007 	bic.w	r0, r0, #7
 8005ae0:	1ac2      	subs	r2, r0, r3
 8005ae2:	bf1c      	itt	ne
 8005ae4:	1a1b      	subne	r3, r3, r0
 8005ae6:	50a3      	strne	r3, [r4, r2]
 8005ae8:	e7af      	b.n	8005a4a <_malloc_r+0x22>
 8005aea:	6862      	ldr	r2, [r4, #4]
 8005aec:	42a3      	cmp	r3, r4
 8005aee:	bf0c      	ite	eq
 8005af0:	f8c8 2000 	streq.w	r2, [r8]
 8005af4:	605a      	strne	r2, [r3, #4]
 8005af6:	e7eb      	b.n	8005ad0 <_malloc_r+0xa8>
 8005af8:	4623      	mov	r3, r4
 8005afa:	6864      	ldr	r4, [r4, #4]
 8005afc:	e7ae      	b.n	8005a5c <_malloc_r+0x34>
 8005afe:	463c      	mov	r4, r7
 8005b00:	687f      	ldr	r7, [r7, #4]
 8005b02:	e7b6      	b.n	8005a72 <_malloc_r+0x4a>
 8005b04:	461a      	mov	r2, r3
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	42a3      	cmp	r3, r4
 8005b0a:	d1fb      	bne.n	8005b04 <_malloc_r+0xdc>
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	6053      	str	r3, [r2, #4]
 8005b10:	e7de      	b.n	8005ad0 <_malloc_r+0xa8>
 8005b12:	230c      	movs	r3, #12
 8005b14:	6033      	str	r3, [r6, #0]
 8005b16:	4630      	mov	r0, r6
 8005b18:	f000 f80c 	bl	8005b34 <__malloc_unlock>
 8005b1c:	e794      	b.n	8005a48 <_malloc_r+0x20>
 8005b1e:	6005      	str	r5, [r0, #0]
 8005b20:	e7d6      	b.n	8005ad0 <_malloc_r+0xa8>
 8005b22:	bf00      	nop
 8005b24:	20025b8c 	.word	0x20025b8c

08005b28 <__malloc_lock>:
 8005b28:	4801      	ldr	r0, [pc, #4]	@ (8005b30 <__malloc_lock+0x8>)
 8005b2a:	f7ff bf0e 	b.w	800594a <__retarget_lock_acquire_recursive>
 8005b2e:	bf00      	nop
 8005b30:	20025b84 	.word	0x20025b84

08005b34 <__malloc_unlock>:
 8005b34:	4801      	ldr	r0, [pc, #4]	@ (8005b3c <__malloc_unlock+0x8>)
 8005b36:	f7ff bf09 	b.w	800594c <__retarget_lock_release_recursive>
 8005b3a:	bf00      	nop
 8005b3c:	20025b84 	.word	0x20025b84

08005b40 <__sfputc_r>:
 8005b40:	6893      	ldr	r3, [r2, #8]
 8005b42:	3b01      	subs	r3, #1
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	b410      	push	{r4}
 8005b48:	6093      	str	r3, [r2, #8]
 8005b4a:	da08      	bge.n	8005b5e <__sfputc_r+0x1e>
 8005b4c:	6994      	ldr	r4, [r2, #24]
 8005b4e:	42a3      	cmp	r3, r4
 8005b50:	db01      	blt.n	8005b56 <__sfputc_r+0x16>
 8005b52:	290a      	cmp	r1, #10
 8005b54:	d103      	bne.n	8005b5e <__sfputc_r+0x1e>
 8005b56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b5a:	f7ff bde8 	b.w	800572e <__swbuf_r>
 8005b5e:	6813      	ldr	r3, [r2, #0]
 8005b60:	1c58      	adds	r0, r3, #1
 8005b62:	6010      	str	r0, [r2, #0]
 8005b64:	7019      	strb	r1, [r3, #0]
 8005b66:	4608      	mov	r0, r1
 8005b68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b6c:	4770      	bx	lr

08005b6e <__sfputs_r>:
 8005b6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b70:	4606      	mov	r6, r0
 8005b72:	460f      	mov	r7, r1
 8005b74:	4614      	mov	r4, r2
 8005b76:	18d5      	adds	r5, r2, r3
 8005b78:	42ac      	cmp	r4, r5
 8005b7a:	d101      	bne.n	8005b80 <__sfputs_r+0x12>
 8005b7c:	2000      	movs	r0, #0
 8005b7e:	e007      	b.n	8005b90 <__sfputs_r+0x22>
 8005b80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b84:	463a      	mov	r2, r7
 8005b86:	4630      	mov	r0, r6
 8005b88:	f7ff ffda 	bl	8005b40 <__sfputc_r>
 8005b8c:	1c43      	adds	r3, r0, #1
 8005b8e:	d1f3      	bne.n	8005b78 <__sfputs_r+0xa>
 8005b90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005b94 <_vfiprintf_r>:
 8005b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b98:	460d      	mov	r5, r1
 8005b9a:	b09d      	sub	sp, #116	@ 0x74
 8005b9c:	4614      	mov	r4, r2
 8005b9e:	4698      	mov	r8, r3
 8005ba0:	4606      	mov	r6, r0
 8005ba2:	b118      	cbz	r0, 8005bac <_vfiprintf_r+0x18>
 8005ba4:	6a03      	ldr	r3, [r0, #32]
 8005ba6:	b90b      	cbnz	r3, 8005bac <_vfiprintf_r+0x18>
 8005ba8:	f7ff fcd8 	bl	800555c <__sinit>
 8005bac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005bae:	07d9      	lsls	r1, r3, #31
 8005bb0:	d405      	bmi.n	8005bbe <_vfiprintf_r+0x2a>
 8005bb2:	89ab      	ldrh	r3, [r5, #12]
 8005bb4:	059a      	lsls	r2, r3, #22
 8005bb6:	d402      	bmi.n	8005bbe <_vfiprintf_r+0x2a>
 8005bb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005bba:	f7ff fec6 	bl	800594a <__retarget_lock_acquire_recursive>
 8005bbe:	89ab      	ldrh	r3, [r5, #12]
 8005bc0:	071b      	lsls	r3, r3, #28
 8005bc2:	d501      	bpl.n	8005bc8 <_vfiprintf_r+0x34>
 8005bc4:	692b      	ldr	r3, [r5, #16]
 8005bc6:	b99b      	cbnz	r3, 8005bf0 <_vfiprintf_r+0x5c>
 8005bc8:	4629      	mov	r1, r5
 8005bca:	4630      	mov	r0, r6
 8005bcc:	f7ff fdee 	bl	80057ac <__swsetup_r>
 8005bd0:	b170      	cbz	r0, 8005bf0 <_vfiprintf_r+0x5c>
 8005bd2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005bd4:	07dc      	lsls	r4, r3, #31
 8005bd6:	d504      	bpl.n	8005be2 <_vfiprintf_r+0x4e>
 8005bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8005bdc:	b01d      	add	sp, #116	@ 0x74
 8005bde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005be2:	89ab      	ldrh	r3, [r5, #12]
 8005be4:	0598      	lsls	r0, r3, #22
 8005be6:	d4f7      	bmi.n	8005bd8 <_vfiprintf_r+0x44>
 8005be8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005bea:	f7ff feaf 	bl	800594c <__retarget_lock_release_recursive>
 8005bee:	e7f3      	b.n	8005bd8 <_vfiprintf_r+0x44>
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	9309      	str	r3, [sp, #36]	@ 0x24
 8005bf4:	2320      	movs	r3, #32
 8005bf6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005bfa:	f8cd 800c 	str.w	r8, [sp, #12]
 8005bfe:	2330      	movs	r3, #48	@ 0x30
 8005c00:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005db0 <_vfiprintf_r+0x21c>
 8005c04:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005c08:	f04f 0901 	mov.w	r9, #1
 8005c0c:	4623      	mov	r3, r4
 8005c0e:	469a      	mov	sl, r3
 8005c10:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005c14:	b10a      	cbz	r2, 8005c1a <_vfiprintf_r+0x86>
 8005c16:	2a25      	cmp	r2, #37	@ 0x25
 8005c18:	d1f9      	bne.n	8005c0e <_vfiprintf_r+0x7a>
 8005c1a:	ebba 0b04 	subs.w	fp, sl, r4
 8005c1e:	d00b      	beq.n	8005c38 <_vfiprintf_r+0xa4>
 8005c20:	465b      	mov	r3, fp
 8005c22:	4622      	mov	r2, r4
 8005c24:	4629      	mov	r1, r5
 8005c26:	4630      	mov	r0, r6
 8005c28:	f7ff ffa1 	bl	8005b6e <__sfputs_r>
 8005c2c:	3001      	adds	r0, #1
 8005c2e:	f000 80a7 	beq.w	8005d80 <_vfiprintf_r+0x1ec>
 8005c32:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c34:	445a      	add	r2, fp
 8005c36:	9209      	str	r2, [sp, #36]	@ 0x24
 8005c38:	f89a 3000 	ldrb.w	r3, [sl]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	f000 809f 	beq.w	8005d80 <_vfiprintf_r+0x1ec>
 8005c42:	2300      	movs	r3, #0
 8005c44:	f04f 32ff 	mov.w	r2, #4294967295
 8005c48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c4c:	f10a 0a01 	add.w	sl, sl, #1
 8005c50:	9304      	str	r3, [sp, #16]
 8005c52:	9307      	str	r3, [sp, #28]
 8005c54:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005c58:	931a      	str	r3, [sp, #104]	@ 0x68
 8005c5a:	4654      	mov	r4, sl
 8005c5c:	2205      	movs	r2, #5
 8005c5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c62:	4853      	ldr	r0, [pc, #332]	@ (8005db0 <_vfiprintf_r+0x21c>)
 8005c64:	f7fa fac4 	bl	80001f0 <memchr>
 8005c68:	9a04      	ldr	r2, [sp, #16]
 8005c6a:	b9d8      	cbnz	r0, 8005ca4 <_vfiprintf_r+0x110>
 8005c6c:	06d1      	lsls	r1, r2, #27
 8005c6e:	bf44      	itt	mi
 8005c70:	2320      	movmi	r3, #32
 8005c72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c76:	0713      	lsls	r3, r2, #28
 8005c78:	bf44      	itt	mi
 8005c7a:	232b      	movmi	r3, #43	@ 0x2b
 8005c7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c80:	f89a 3000 	ldrb.w	r3, [sl]
 8005c84:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c86:	d015      	beq.n	8005cb4 <_vfiprintf_r+0x120>
 8005c88:	9a07      	ldr	r2, [sp, #28]
 8005c8a:	4654      	mov	r4, sl
 8005c8c:	2000      	movs	r0, #0
 8005c8e:	f04f 0c0a 	mov.w	ip, #10
 8005c92:	4621      	mov	r1, r4
 8005c94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c98:	3b30      	subs	r3, #48	@ 0x30
 8005c9a:	2b09      	cmp	r3, #9
 8005c9c:	d94b      	bls.n	8005d36 <_vfiprintf_r+0x1a2>
 8005c9e:	b1b0      	cbz	r0, 8005cce <_vfiprintf_r+0x13a>
 8005ca0:	9207      	str	r2, [sp, #28]
 8005ca2:	e014      	b.n	8005cce <_vfiprintf_r+0x13a>
 8005ca4:	eba0 0308 	sub.w	r3, r0, r8
 8005ca8:	fa09 f303 	lsl.w	r3, r9, r3
 8005cac:	4313      	orrs	r3, r2
 8005cae:	9304      	str	r3, [sp, #16]
 8005cb0:	46a2      	mov	sl, r4
 8005cb2:	e7d2      	b.n	8005c5a <_vfiprintf_r+0xc6>
 8005cb4:	9b03      	ldr	r3, [sp, #12]
 8005cb6:	1d19      	adds	r1, r3, #4
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	9103      	str	r1, [sp, #12]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	bfbb      	ittet	lt
 8005cc0:	425b      	neglt	r3, r3
 8005cc2:	f042 0202 	orrlt.w	r2, r2, #2
 8005cc6:	9307      	strge	r3, [sp, #28]
 8005cc8:	9307      	strlt	r3, [sp, #28]
 8005cca:	bfb8      	it	lt
 8005ccc:	9204      	strlt	r2, [sp, #16]
 8005cce:	7823      	ldrb	r3, [r4, #0]
 8005cd0:	2b2e      	cmp	r3, #46	@ 0x2e
 8005cd2:	d10a      	bne.n	8005cea <_vfiprintf_r+0x156>
 8005cd4:	7863      	ldrb	r3, [r4, #1]
 8005cd6:	2b2a      	cmp	r3, #42	@ 0x2a
 8005cd8:	d132      	bne.n	8005d40 <_vfiprintf_r+0x1ac>
 8005cda:	9b03      	ldr	r3, [sp, #12]
 8005cdc:	1d1a      	adds	r2, r3, #4
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	9203      	str	r2, [sp, #12]
 8005ce2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005ce6:	3402      	adds	r4, #2
 8005ce8:	9305      	str	r3, [sp, #20]
 8005cea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005dc0 <_vfiprintf_r+0x22c>
 8005cee:	7821      	ldrb	r1, [r4, #0]
 8005cf0:	2203      	movs	r2, #3
 8005cf2:	4650      	mov	r0, sl
 8005cf4:	f7fa fa7c 	bl	80001f0 <memchr>
 8005cf8:	b138      	cbz	r0, 8005d0a <_vfiprintf_r+0x176>
 8005cfa:	9b04      	ldr	r3, [sp, #16]
 8005cfc:	eba0 000a 	sub.w	r0, r0, sl
 8005d00:	2240      	movs	r2, #64	@ 0x40
 8005d02:	4082      	lsls	r2, r0
 8005d04:	4313      	orrs	r3, r2
 8005d06:	3401      	adds	r4, #1
 8005d08:	9304      	str	r3, [sp, #16]
 8005d0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d0e:	4829      	ldr	r0, [pc, #164]	@ (8005db4 <_vfiprintf_r+0x220>)
 8005d10:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005d14:	2206      	movs	r2, #6
 8005d16:	f7fa fa6b 	bl	80001f0 <memchr>
 8005d1a:	2800      	cmp	r0, #0
 8005d1c:	d03f      	beq.n	8005d9e <_vfiprintf_r+0x20a>
 8005d1e:	4b26      	ldr	r3, [pc, #152]	@ (8005db8 <_vfiprintf_r+0x224>)
 8005d20:	bb1b      	cbnz	r3, 8005d6a <_vfiprintf_r+0x1d6>
 8005d22:	9b03      	ldr	r3, [sp, #12]
 8005d24:	3307      	adds	r3, #7
 8005d26:	f023 0307 	bic.w	r3, r3, #7
 8005d2a:	3308      	adds	r3, #8
 8005d2c:	9303      	str	r3, [sp, #12]
 8005d2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d30:	443b      	add	r3, r7
 8005d32:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d34:	e76a      	b.n	8005c0c <_vfiprintf_r+0x78>
 8005d36:	fb0c 3202 	mla	r2, ip, r2, r3
 8005d3a:	460c      	mov	r4, r1
 8005d3c:	2001      	movs	r0, #1
 8005d3e:	e7a8      	b.n	8005c92 <_vfiprintf_r+0xfe>
 8005d40:	2300      	movs	r3, #0
 8005d42:	3401      	adds	r4, #1
 8005d44:	9305      	str	r3, [sp, #20]
 8005d46:	4619      	mov	r1, r3
 8005d48:	f04f 0c0a 	mov.w	ip, #10
 8005d4c:	4620      	mov	r0, r4
 8005d4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d52:	3a30      	subs	r2, #48	@ 0x30
 8005d54:	2a09      	cmp	r2, #9
 8005d56:	d903      	bls.n	8005d60 <_vfiprintf_r+0x1cc>
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d0c6      	beq.n	8005cea <_vfiprintf_r+0x156>
 8005d5c:	9105      	str	r1, [sp, #20]
 8005d5e:	e7c4      	b.n	8005cea <_vfiprintf_r+0x156>
 8005d60:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d64:	4604      	mov	r4, r0
 8005d66:	2301      	movs	r3, #1
 8005d68:	e7f0      	b.n	8005d4c <_vfiprintf_r+0x1b8>
 8005d6a:	ab03      	add	r3, sp, #12
 8005d6c:	9300      	str	r3, [sp, #0]
 8005d6e:	462a      	mov	r2, r5
 8005d70:	4b12      	ldr	r3, [pc, #72]	@ (8005dbc <_vfiprintf_r+0x228>)
 8005d72:	a904      	add	r1, sp, #16
 8005d74:	4630      	mov	r0, r6
 8005d76:	f3af 8000 	nop.w
 8005d7a:	4607      	mov	r7, r0
 8005d7c:	1c78      	adds	r0, r7, #1
 8005d7e:	d1d6      	bne.n	8005d2e <_vfiprintf_r+0x19a>
 8005d80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005d82:	07d9      	lsls	r1, r3, #31
 8005d84:	d405      	bmi.n	8005d92 <_vfiprintf_r+0x1fe>
 8005d86:	89ab      	ldrh	r3, [r5, #12]
 8005d88:	059a      	lsls	r2, r3, #22
 8005d8a:	d402      	bmi.n	8005d92 <_vfiprintf_r+0x1fe>
 8005d8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005d8e:	f7ff fddd 	bl	800594c <__retarget_lock_release_recursive>
 8005d92:	89ab      	ldrh	r3, [r5, #12]
 8005d94:	065b      	lsls	r3, r3, #25
 8005d96:	f53f af1f 	bmi.w	8005bd8 <_vfiprintf_r+0x44>
 8005d9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d9c:	e71e      	b.n	8005bdc <_vfiprintf_r+0x48>
 8005d9e:	ab03      	add	r3, sp, #12
 8005da0:	9300      	str	r3, [sp, #0]
 8005da2:	462a      	mov	r2, r5
 8005da4:	4b05      	ldr	r3, [pc, #20]	@ (8005dbc <_vfiprintf_r+0x228>)
 8005da6:	a904      	add	r1, sp, #16
 8005da8:	4630      	mov	r0, r6
 8005daa:	f000 f879 	bl	8005ea0 <_printf_i>
 8005dae:	e7e4      	b.n	8005d7a <_vfiprintf_r+0x1e6>
 8005db0:	080075b4 	.word	0x080075b4
 8005db4:	080075be 	.word	0x080075be
 8005db8:	00000000 	.word	0x00000000
 8005dbc:	08005b6f 	.word	0x08005b6f
 8005dc0:	080075ba 	.word	0x080075ba

08005dc4 <_printf_common>:
 8005dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005dc8:	4616      	mov	r6, r2
 8005dca:	4698      	mov	r8, r3
 8005dcc:	688a      	ldr	r2, [r1, #8]
 8005dce:	690b      	ldr	r3, [r1, #16]
 8005dd0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	bfb8      	it	lt
 8005dd8:	4613      	movlt	r3, r2
 8005dda:	6033      	str	r3, [r6, #0]
 8005ddc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005de0:	4607      	mov	r7, r0
 8005de2:	460c      	mov	r4, r1
 8005de4:	b10a      	cbz	r2, 8005dea <_printf_common+0x26>
 8005de6:	3301      	adds	r3, #1
 8005de8:	6033      	str	r3, [r6, #0]
 8005dea:	6823      	ldr	r3, [r4, #0]
 8005dec:	0699      	lsls	r1, r3, #26
 8005dee:	bf42      	ittt	mi
 8005df0:	6833      	ldrmi	r3, [r6, #0]
 8005df2:	3302      	addmi	r3, #2
 8005df4:	6033      	strmi	r3, [r6, #0]
 8005df6:	6825      	ldr	r5, [r4, #0]
 8005df8:	f015 0506 	ands.w	r5, r5, #6
 8005dfc:	d106      	bne.n	8005e0c <_printf_common+0x48>
 8005dfe:	f104 0a19 	add.w	sl, r4, #25
 8005e02:	68e3      	ldr	r3, [r4, #12]
 8005e04:	6832      	ldr	r2, [r6, #0]
 8005e06:	1a9b      	subs	r3, r3, r2
 8005e08:	42ab      	cmp	r3, r5
 8005e0a:	dc26      	bgt.n	8005e5a <_printf_common+0x96>
 8005e0c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005e10:	6822      	ldr	r2, [r4, #0]
 8005e12:	3b00      	subs	r3, #0
 8005e14:	bf18      	it	ne
 8005e16:	2301      	movne	r3, #1
 8005e18:	0692      	lsls	r2, r2, #26
 8005e1a:	d42b      	bmi.n	8005e74 <_printf_common+0xb0>
 8005e1c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005e20:	4641      	mov	r1, r8
 8005e22:	4638      	mov	r0, r7
 8005e24:	47c8      	blx	r9
 8005e26:	3001      	adds	r0, #1
 8005e28:	d01e      	beq.n	8005e68 <_printf_common+0xa4>
 8005e2a:	6823      	ldr	r3, [r4, #0]
 8005e2c:	6922      	ldr	r2, [r4, #16]
 8005e2e:	f003 0306 	and.w	r3, r3, #6
 8005e32:	2b04      	cmp	r3, #4
 8005e34:	bf02      	ittt	eq
 8005e36:	68e5      	ldreq	r5, [r4, #12]
 8005e38:	6833      	ldreq	r3, [r6, #0]
 8005e3a:	1aed      	subeq	r5, r5, r3
 8005e3c:	68a3      	ldr	r3, [r4, #8]
 8005e3e:	bf0c      	ite	eq
 8005e40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e44:	2500      	movne	r5, #0
 8005e46:	4293      	cmp	r3, r2
 8005e48:	bfc4      	itt	gt
 8005e4a:	1a9b      	subgt	r3, r3, r2
 8005e4c:	18ed      	addgt	r5, r5, r3
 8005e4e:	2600      	movs	r6, #0
 8005e50:	341a      	adds	r4, #26
 8005e52:	42b5      	cmp	r5, r6
 8005e54:	d11a      	bne.n	8005e8c <_printf_common+0xc8>
 8005e56:	2000      	movs	r0, #0
 8005e58:	e008      	b.n	8005e6c <_printf_common+0xa8>
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	4652      	mov	r2, sl
 8005e5e:	4641      	mov	r1, r8
 8005e60:	4638      	mov	r0, r7
 8005e62:	47c8      	blx	r9
 8005e64:	3001      	adds	r0, #1
 8005e66:	d103      	bne.n	8005e70 <_printf_common+0xac>
 8005e68:	f04f 30ff 	mov.w	r0, #4294967295
 8005e6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e70:	3501      	adds	r5, #1
 8005e72:	e7c6      	b.n	8005e02 <_printf_common+0x3e>
 8005e74:	18e1      	adds	r1, r4, r3
 8005e76:	1c5a      	adds	r2, r3, #1
 8005e78:	2030      	movs	r0, #48	@ 0x30
 8005e7a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005e7e:	4422      	add	r2, r4
 8005e80:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005e84:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005e88:	3302      	adds	r3, #2
 8005e8a:	e7c7      	b.n	8005e1c <_printf_common+0x58>
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	4622      	mov	r2, r4
 8005e90:	4641      	mov	r1, r8
 8005e92:	4638      	mov	r0, r7
 8005e94:	47c8      	blx	r9
 8005e96:	3001      	adds	r0, #1
 8005e98:	d0e6      	beq.n	8005e68 <_printf_common+0xa4>
 8005e9a:	3601      	adds	r6, #1
 8005e9c:	e7d9      	b.n	8005e52 <_printf_common+0x8e>
	...

08005ea0 <_printf_i>:
 8005ea0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ea4:	7e0f      	ldrb	r7, [r1, #24]
 8005ea6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005ea8:	2f78      	cmp	r7, #120	@ 0x78
 8005eaa:	4691      	mov	r9, r2
 8005eac:	4680      	mov	r8, r0
 8005eae:	460c      	mov	r4, r1
 8005eb0:	469a      	mov	sl, r3
 8005eb2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005eb6:	d807      	bhi.n	8005ec8 <_printf_i+0x28>
 8005eb8:	2f62      	cmp	r7, #98	@ 0x62
 8005eba:	d80a      	bhi.n	8005ed2 <_printf_i+0x32>
 8005ebc:	2f00      	cmp	r7, #0
 8005ebe:	f000 80d2 	beq.w	8006066 <_printf_i+0x1c6>
 8005ec2:	2f58      	cmp	r7, #88	@ 0x58
 8005ec4:	f000 80b9 	beq.w	800603a <_printf_i+0x19a>
 8005ec8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ecc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005ed0:	e03a      	b.n	8005f48 <_printf_i+0xa8>
 8005ed2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005ed6:	2b15      	cmp	r3, #21
 8005ed8:	d8f6      	bhi.n	8005ec8 <_printf_i+0x28>
 8005eda:	a101      	add	r1, pc, #4	@ (adr r1, 8005ee0 <_printf_i+0x40>)
 8005edc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005ee0:	08005f39 	.word	0x08005f39
 8005ee4:	08005f4d 	.word	0x08005f4d
 8005ee8:	08005ec9 	.word	0x08005ec9
 8005eec:	08005ec9 	.word	0x08005ec9
 8005ef0:	08005ec9 	.word	0x08005ec9
 8005ef4:	08005ec9 	.word	0x08005ec9
 8005ef8:	08005f4d 	.word	0x08005f4d
 8005efc:	08005ec9 	.word	0x08005ec9
 8005f00:	08005ec9 	.word	0x08005ec9
 8005f04:	08005ec9 	.word	0x08005ec9
 8005f08:	08005ec9 	.word	0x08005ec9
 8005f0c:	0800604d 	.word	0x0800604d
 8005f10:	08005f77 	.word	0x08005f77
 8005f14:	08006007 	.word	0x08006007
 8005f18:	08005ec9 	.word	0x08005ec9
 8005f1c:	08005ec9 	.word	0x08005ec9
 8005f20:	0800606f 	.word	0x0800606f
 8005f24:	08005ec9 	.word	0x08005ec9
 8005f28:	08005f77 	.word	0x08005f77
 8005f2c:	08005ec9 	.word	0x08005ec9
 8005f30:	08005ec9 	.word	0x08005ec9
 8005f34:	0800600f 	.word	0x0800600f
 8005f38:	6833      	ldr	r3, [r6, #0]
 8005f3a:	1d1a      	adds	r2, r3, #4
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	6032      	str	r2, [r6, #0]
 8005f40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f44:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005f48:	2301      	movs	r3, #1
 8005f4a:	e09d      	b.n	8006088 <_printf_i+0x1e8>
 8005f4c:	6833      	ldr	r3, [r6, #0]
 8005f4e:	6820      	ldr	r0, [r4, #0]
 8005f50:	1d19      	adds	r1, r3, #4
 8005f52:	6031      	str	r1, [r6, #0]
 8005f54:	0606      	lsls	r6, r0, #24
 8005f56:	d501      	bpl.n	8005f5c <_printf_i+0xbc>
 8005f58:	681d      	ldr	r5, [r3, #0]
 8005f5a:	e003      	b.n	8005f64 <_printf_i+0xc4>
 8005f5c:	0645      	lsls	r5, r0, #25
 8005f5e:	d5fb      	bpl.n	8005f58 <_printf_i+0xb8>
 8005f60:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005f64:	2d00      	cmp	r5, #0
 8005f66:	da03      	bge.n	8005f70 <_printf_i+0xd0>
 8005f68:	232d      	movs	r3, #45	@ 0x2d
 8005f6a:	426d      	negs	r5, r5
 8005f6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f70:	4859      	ldr	r0, [pc, #356]	@ (80060d8 <_printf_i+0x238>)
 8005f72:	230a      	movs	r3, #10
 8005f74:	e011      	b.n	8005f9a <_printf_i+0xfa>
 8005f76:	6821      	ldr	r1, [r4, #0]
 8005f78:	6833      	ldr	r3, [r6, #0]
 8005f7a:	0608      	lsls	r0, r1, #24
 8005f7c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005f80:	d402      	bmi.n	8005f88 <_printf_i+0xe8>
 8005f82:	0649      	lsls	r1, r1, #25
 8005f84:	bf48      	it	mi
 8005f86:	b2ad      	uxthmi	r5, r5
 8005f88:	2f6f      	cmp	r7, #111	@ 0x6f
 8005f8a:	4853      	ldr	r0, [pc, #332]	@ (80060d8 <_printf_i+0x238>)
 8005f8c:	6033      	str	r3, [r6, #0]
 8005f8e:	bf14      	ite	ne
 8005f90:	230a      	movne	r3, #10
 8005f92:	2308      	moveq	r3, #8
 8005f94:	2100      	movs	r1, #0
 8005f96:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005f9a:	6866      	ldr	r6, [r4, #4]
 8005f9c:	60a6      	str	r6, [r4, #8]
 8005f9e:	2e00      	cmp	r6, #0
 8005fa0:	bfa2      	ittt	ge
 8005fa2:	6821      	ldrge	r1, [r4, #0]
 8005fa4:	f021 0104 	bicge.w	r1, r1, #4
 8005fa8:	6021      	strge	r1, [r4, #0]
 8005faa:	b90d      	cbnz	r5, 8005fb0 <_printf_i+0x110>
 8005fac:	2e00      	cmp	r6, #0
 8005fae:	d04b      	beq.n	8006048 <_printf_i+0x1a8>
 8005fb0:	4616      	mov	r6, r2
 8005fb2:	fbb5 f1f3 	udiv	r1, r5, r3
 8005fb6:	fb03 5711 	mls	r7, r3, r1, r5
 8005fba:	5dc7      	ldrb	r7, [r0, r7]
 8005fbc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005fc0:	462f      	mov	r7, r5
 8005fc2:	42bb      	cmp	r3, r7
 8005fc4:	460d      	mov	r5, r1
 8005fc6:	d9f4      	bls.n	8005fb2 <_printf_i+0x112>
 8005fc8:	2b08      	cmp	r3, #8
 8005fca:	d10b      	bne.n	8005fe4 <_printf_i+0x144>
 8005fcc:	6823      	ldr	r3, [r4, #0]
 8005fce:	07df      	lsls	r7, r3, #31
 8005fd0:	d508      	bpl.n	8005fe4 <_printf_i+0x144>
 8005fd2:	6923      	ldr	r3, [r4, #16]
 8005fd4:	6861      	ldr	r1, [r4, #4]
 8005fd6:	4299      	cmp	r1, r3
 8005fd8:	bfde      	ittt	le
 8005fda:	2330      	movle	r3, #48	@ 0x30
 8005fdc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005fe0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005fe4:	1b92      	subs	r2, r2, r6
 8005fe6:	6122      	str	r2, [r4, #16]
 8005fe8:	f8cd a000 	str.w	sl, [sp]
 8005fec:	464b      	mov	r3, r9
 8005fee:	aa03      	add	r2, sp, #12
 8005ff0:	4621      	mov	r1, r4
 8005ff2:	4640      	mov	r0, r8
 8005ff4:	f7ff fee6 	bl	8005dc4 <_printf_common>
 8005ff8:	3001      	adds	r0, #1
 8005ffa:	d14a      	bne.n	8006092 <_printf_i+0x1f2>
 8005ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8006000:	b004      	add	sp, #16
 8006002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006006:	6823      	ldr	r3, [r4, #0]
 8006008:	f043 0320 	orr.w	r3, r3, #32
 800600c:	6023      	str	r3, [r4, #0]
 800600e:	4833      	ldr	r0, [pc, #204]	@ (80060dc <_printf_i+0x23c>)
 8006010:	2778      	movs	r7, #120	@ 0x78
 8006012:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006016:	6823      	ldr	r3, [r4, #0]
 8006018:	6831      	ldr	r1, [r6, #0]
 800601a:	061f      	lsls	r7, r3, #24
 800601c:	f851 5b04 	ldr.w	r5, [r1], #4
 8006020:	d402      	bmi.n	8006028 <_printf_i+0x188>
 8006022:	065f      	lsls	r7, r3, #25
 8006024:	bf48      	it	mi
 8006026:	b2ad      	uxthmi	r5, r5
 8006028:	6031      	str	r1, [r6, #0]
 800602a:	07d9      	lsls	r1, r3, #31
 800602c:	bf44      	itt	mi
 800602e:	f043 0320 	orrmi.w	r3, r3, #32
 8006032:	6023      	strmi	r3, [r4, #0]
 8006034:	b11d      	cbz	r5, 800603e <_printf_i+0x19e>
 8006036:	2310      	movs	r3, #16
 8006038:	e7ac      	b.n	8005f94 <_printf_i+0xf4>
 800603a:	4827      	ldr	r0, [pc, #156]	@ (80060d8 <_printf_i+0x238>)
 800603c:	e7e9      	b.n	8006012 <_printf_i+0x172>
 800603e:	6823      	ldr	r3, [r4, #0]
 8006040:	f023 0320 	bic.w	r3, r3, #32
 8006044:	6023      	str	r3, [r4, #0]
 8006046:	e7f6      	b.n	8006036 <_printf_i+0x196>
 8006048:	4616      	mov	r6, r2
 800604a:	e7bd      	b.n	8005fc8 <_printf_i+0x128>
 800604c:	6833      	ldr	r3, [r6, #0]
 800604e:	6825      	ldr	r5, [r4, #0]
 8006050:	6961      	ldr	r1, [r4, #20]
 8006052:	1d18      	adds	r0, r3, #4
 8006054:	6030      	str	r0, [r6, #0]
 8006056:	062e      	lsls	r6, r5, #24
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	d501      	bpl.n	8006060 <_printf_i+0x1c0>
 800605c:	6019      	str	r1, [r3, #0]
 800605e:	e002      	b.n	8006066 <_printf_i+0x1c6>
 8006060:	0668      	lsls	r0, r5, #25
 8006062:	d5fb      	bpl.n	800605c <_printf_i+0x1bc>
 8006064:	8019      	strh	r1, [r3, #0]
 8006066:	2300      	movs	r3, #0
 8006068:	6123      	str	r3, [r4, #16]
 800606a:	4616      	mov	r6, r2
 800606c:	e7bc      	b.n	8005fe8 <_printf_i+0x148>
 800606e:	6833      	ldr	r3, [r6, #0]
 8006070:	1d1a      	adds	r2, r3, #4
 8006072:	6032      	str	r2, [r6, #0]
 8006074:	681e      	ldr	r6, [r3, #0]
 8006076:	6862      	ldr	r2, [r4, #4]
 8006078:	2100      	movs	r1, #0
 800607a:	4630      	mov	r0, r6
 800607c:	f7fa f8b8 	bl	80001f0 <memchr>
 8006080:	b108      	cbz	r0, 8006086 <_printf_i+0x1e6>
 8006082:	1b80      	subs	r0, r0, r6
 8006084:	6060      	str	r0, [r4, #4]
 8006086:	6863      	ldr	r3, [r4, #4]
 8006088:	6123      	str	r3, [r4, #16]
 800608a:	2300      	movs	r3, #0
 800608c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006090:	e7aa      	b.n	8005fe8 <_printf_i+0x148>
 8006092:	6923      	ldr	r3, [r4, #16]
 8006094:	4632      	mov	r2, r6
 8006096:	4649      	mov	r1, r9
 8006098:	4640      	mov	r0, r8
 800609a:	47d0      	blx	sl
 800609c:	3001      	adds	r0, #1
 800609e:	d0ad      	beq.n	8005ffc <_printf_i+0x15c>
 80060a0:	6823      	ldr	r3, [r4, #0]
 80060a2:	079b      	lsls	r3, r3, #30
 80060a4:	d413      	bmi.n	80060ce <_printf_i+0x22e>
 80060a6:	68e0      	ldr	r0, [r4, #12]
 80060a8:	9b03      	ldr	r3, [sp, #12]
 80060aa:	4298      	cmp	r0, r3
 80060ac:	bfb8      	it	lt
 80060ae:	4618      	movlt	r0, r3
 80060b0:	e7a6      	b.n	8006000 <_printf_i+0x160>
 80060b2:	2301      	movs	r3, #1
 80060b4:	4632      	mov	r2, r6
 80060b6:	4649      	mov	r1, r9
 80060b8:	4640      	mov	r0, r8
 80060ba:	47d0      	blx	sl
 80060bc:	3001      	adds	r0, #1
 80060be:	d09d      	beq.n	8005ffc <_printf_i+0x15c>
 80060c0:	3501      	adds	r5, #1
 80060c2:	68e3      	ldr	r3, [r4, #12]
 80060c4:	9903      	ldr	r1, [sp, #12]
 80060c6:	1a5b      	subs	r3, r3, r1
 80060c8:	42ab      	cmp	r3, r5
 80060ca:	dcf2      	bgt.n	80060b2 <_printf_i+0x212>
 80060cc:	e7eb      	b.n	80060a6 <_printf_i+0x206>
 80060ce:	2500      	movs	r5, #0
 80060d0:	f104 0619 	add.w	r6, r4, #25
 80060d4:	e7f5      	b.n	80060c2 <_printf_i+0x222>
 80060d6:	bf00      	nop
 80060d8:	080075c5 	.word	0x080075c5
 80060dc:	080075d6 	.word	0x080075d6

080060e0 <__sflush_r>:
 80060e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80060e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060e8:	0716      	lsls	r6, r2, #28
 80060ea:	4605      	mov	r5, r0
 80060ec:	460c      	mov	r4, r1
 80060ee:	d454      	bmi.n	800619a <__sflush_r+0xba>
 80060f0:	684b      	ldr	r3, [r1, #4]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	dc02      	bgt.n	80060fc <__sflush_r+0x1c>
 80060f6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	dd48      	ble.n	800618e <__sflush_r+0xae>
 80060fc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80060fe:	2e00      	cmp	r6, #0
 8006100:	d045      	beq.n	800618e <__sflush_r+0xae>
 8006102:	2300      	movs	r3, #0
 8006104:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006108:	682f      	ldr	r7, [r5, #0]
 800610a:	6a21      	ldr	r1, [r4, #32]
 800610c:	602b      	str	r3, [r5, #0]
 800610e:	d030      	beq.n	8006172 <__sflush_r+0x92>
 8006110:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006112:	89a3      	ldrh	r3, [r4, #12]
 8006114:	0759      	lsls	r1, r3, #29
 8006116:	d505      	bpl.n	8006124 <__sflush_r+0x44>
 8006118:	6863      	ldr	r3, [r4, #4]
 800611a:	1ad2      	subs	r2, r2, r3
 800611c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800611e:	b10b      	cbz	r3, 8006124 <__sflush_r+0x44>
 8006120:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006122:	1ad2      	subs	r2, r2, r3
 8006124:	2300      	movs	r3, #0
 8006126:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006128:	6a21      	ldr	r1, [r4, #32]
 800612a:	4628      	mov	r0, r5
 800612c:	47b0      	blx	r6
 800612e:	1c43      	adds	r3, r0, #1
 8006130:	89a3      	ldrh	r3, [r4, #12]
 8006132:	d106      	bne.n	8006142 <__sflush_r+0x62>
 8006134:	6829      	ldr	r1, [r5, #0]
 8006136:	291d      	cmp	r1, #29
 8006138:	d82b      	bhi.n	8006192 <__sflush_r+0xb2>
 800613a:	4a2a      	ldr	r2, [pc, #168]	@ (80061e4 <__sflush_r+0x104>)
 800613c:	410a      	asrs	r2, r1
 800613e:	07d6      	lsls	r6, r2, #31
 8006140:	d427      	bmi.n	8006192 <__sflush_r+0xb2>
 8006142:	2200      	movs	r2, #0
 8006144:	6062      	str	r2, [r4, #4]
 8006146:	04d9      	lsls	r1, r3, #19
 8006148:	6922      	ldr	r2, [r4, #16]
 800614a:	6022      	str	r2, [r4, #0]
 800614c:	d504      	bpl.n	8006158 <__sflush_r+0x78>
 800614e:	1c42      	adds	r2, r0, #1
 8006150:	d101      	bne.n	8006156 <__sflush_r+0x76>
 8006152:	682b      	ldr	r3, [r5, #0]
 8006154:	b903      	cbnz	r3, 8006158 <__sflush_r+0x78>
 8006156:	6560      	str	r0, [r4, #84]	@ 0x54
 8006158:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800615a:	602f      	str	r7, [r5, #0]
 800615c:	b1b9      	cbz	r1, 800618e <__sflush_r+0xae>
 800615e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006162:	4299      	cmp	r1, r3
 8006164:	d002      	beq.n	800616c <__sflush_r+0x8c>
 8006166:	4628      	mov	r0, r5
 8006168:	f7ff fbf2 	bl	8005950 <_free_r>
 800616c:	2300      	movs	r3, #0
 800616e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006170:	e00d      	b.n	800618e <__sflush_r+0xae>
 8006172:	2301      	movs	r3, #1
 8006174:	4628      	mov	r0, r5
 8006176:	47b0      	blx	r6
 8006178:	4602      	mov	r2, r0
 800617a:	1c50      	adds	r0, r2, #1
 800617c:	d1c9      	bne.n	8006112 <__sflush_r+0x32>
 800617e:	682b      	ldr	r3, [r5, #0]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d0c6      	beq.n	8006112 <__sflush_r+0x32>
 8006184:	2b1d      	cmp	r3, #29
 8006186:	d001      	beq.n	800618c <__sflush_r+0xac>
 8006188:	2b16      	cmp	r3, #22
 800618a:	d11e      	bne.n	80061ca <__sflush_r+0xea>
 800618c:	602f      	str	r7, [r5, #0]
 800618e:	2000      	movs	r0, #0
 8006190:	e022      	b.n	80061d8 <__sflush_r+0xf8>
 8006192:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006196:	b21b      	sxth	r3, r3
 8006198:	e01b      	b.n	80061d2 <__sflush_r+0xf2>
 800619a:	690f      	ldr	r7, [r1, #16]
 800619c:	2f00      	cmp	r7, #0
 800619e:	d0f6      	beq.n	800618e <__sflush_r+0xae>
 80061a0:	0793      	lsls	r3, r2, #30
 80061a2:	680e      	ldr	r6, [r1, #0]
 80061a4:	bf08      	it	eq
 80061a6:	694b      	ldreq	r3, [r1, #20]
 80061a8:	600f      	str	r7, [r1, #0]
 80061aa:	bf18      	it	ne
 80061ac:	2300      	movne	r3, #0
 80061ae:	eba6 0807 	sub.w	r8, r6, r7
 80061b2:	608b      	str	r3, [r1, #8]
 80061b4:	f1b8 0f00 	cmp.w	r8, #0
 80061b8:	dde9      	ble.n	800618e <__sflush_r+0xae>
 80061ba:	6a21      	ldr	r1, [r4, #32]
 80061bc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80061be:	4643      	mov	r3, r8
 80061c0:	463a      	mov	r2, r7
 80061c2:	4628      	mov	r0, r5
 80061c4:	47b0      	blx	r6
 80061c6:	2800      	cmp	r0, #0
 80061c8:	dc08      	bgt.n	80061dc <__sflush_r+0xfc>
 80061ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061d2:	81a3      	strh	r3, [r4, #12]
 80061d4:	f04f 30ff 	mov.w	r0, #4294967295
 80061d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061dc:	4407      	add	r7, r0
 80061de:	eba8 0800 	sub.w	r8, r8, r0
 80061e2:	e7e7      	b.n	80061b4 <__sflush_r+0xd4>
 80061e4:	dfbffffe 	.word	0xdfbffffe

080061e8 <_fflush_r>:
 80061e8:	b538      	push	{r3, r4, r5, lr}
 80061ea:	690b      	ldr	r3, [r1, #16]
 80061ec:	4605      	mov	r5, r0
 80061ee:	460c      	mov	r4, r1
 80061f0:	b913      	cbnz	r3, 80061f8 <_fflush_r+0x10>
 80061f2:	2500      	movs	r5, #0
 80061f4:	4628      	mov	r0, r5
 80061f6:	bd38      	pop	{r3, r4, r5, pc}
 80061f8:	b118      	cbz	r0, 8006202 <_fflush_r+0x1a>
 80061fa:	6a03      	ldr	r3, [r0, #32]
 80061fc:	b90b      	cbnz	r3, 8006202 <_fflush_r+0x1a>
 80061fe:	f7ff f9ad 	bl	800555c <__sinit>
 8006202:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d0f3      	beq.n	80061f2 <_fflush_r+0xa>
 800620a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800620c:	07d0      	lsls	r0, r2, #31
 800620e:	d404      	bmi.n	800621a <_fflush_r+0x32>
 8006210:	0599      	lsls	r1, r3, #22
 8006212:	d402      	bmi.n	800621a <_fflush_r+0x32>
 8006214:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006216:	f7ff fb98 	bl	800594a <__retarget_lock_acquire_recursive>
 800621a:	4628      	mov	r0, r5
 800621c:	4621      	mov	r1, r4
 800621e:	f7ff ff5f 	bl	80060e0 <__sflush_r>
 8006222:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006224:	07da      	lsls	r2, r3, #31
 8006226:	4605      	mov	r5, r0
 8006228:	d4e4      	bmi.n	80061f4 <_fflush_r+0xc>
 800622a:	89a3      	ldrh	r3, [r4, #12]
 800622c:	059b      	lsls	r3, r3, #22
 800622e:	d4e1      	bmi.n	80061f4 <_fflush_r+0xc>
 8006230:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006232:	f7ff fb8b 	bl	800594c <__retarget_lock_release_recursive>
 8006236:	e7dd      	b.n	80061f4 <_fflush_r+0xc>

08006238 <__swhatbuf_r>:
 8006238:	b570      	push	{r4, r5, r6, lr}
 800623a:	460c      	mov	r4, r1
 800623c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006240:	2900      	cmp	r1, #0
 8006242:	b096      	sub	sp, #88	@ 0x58
 8006244:	4615      	mov	r5, r2
 8006246:	461e      	mov	r6, r3
 8006248:	da0d      	bge.n	8006266 <__swhatbuf_r+0x2e>
 800624a:	89a3      	ldrh	r3, [r4, #12]
 800624c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006250:	f04f 0100 	mov.w	r1, #0
 8006254:	bf14      	ite	ne
 8006256:	2340      	movne	r3, #64	@ 0x40
 8006258:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800625c:	2000      	movs	r0, #0
 800625e:	6031      	str	r1, [r6, #0]
 8006260:	602b      	str	r3, [r5, #0]
 8006262:	b016      	add	sp, #88	@ 0x58
 8006264:	bd70      	pop	{r4, r5, r6, pc}
 8006266:	466a      	mov	r2, sp
 8006268:	f000 f848 	bl	80062fc <_fstat_r>
 800626c:	2800      	cmp	r0, #0
 800626e:	dbec      	blt.n	800624a <__swhatbuf_r+0x12>
 8006270:	9901      	ldr	r1, [sp, #4]
 8006272:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006276:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800627a:	4259      	negs	r1, r3
 800627c:	4159      	adcs	r1, r3
 800627e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006282:	e7eb      	b.n	800625c <__swhatbuf_r+0x24>

08006284 <__smakebuf_r>:
 8006284:	898b      	ldrh	r3, [r1, #12]
 8006286:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006288:	079d      	lsls	r5, r3, #30
 800628a:	4606      	mov	r6, r0
 800628c:	460c      	mov	r4, r1
 800628e:	d507      	bpl.n	80062a0 <__smakebuf_r+0x1c>
 8006290:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006294:	6023      	str	r3, [r4, #0]
 8006296:	6123      	str	r3, [r4, #16]
 8006298:	2301      	movs	r3, #1
 800629a:	6163      	str	r3, [r4, #20]
 800629c:	b003      	add	sp, #12
 800629e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062a0:	ab01      	add	r3, sp, #4
 80062a2:	466a      	mov	r2, sp
 80062a4:	f7ff ffc8 	bl	8006238 <__swhatbuf_r>
 80062a8:	9f00      	ldr	r7, [sp, #0]
 80062aa:	4605      	mov	r5, r0
 80062ac:	4639      	mov	r1, r7
 80062ae:	4630      	mov	r0, r6
 80062b0:	f7ff fbba 	bl	8005a28 <_malloc_r>
 80062b4:	b948      	cbnz	r0, 80062ca <__smakebuf_r+0x46>
 80062b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062ba:	059a      	lsls	r2, r3, #22
 80062bc:	d4ee      	bmi.n	800629c <__smakebuf_r+0x18>
 80062be:	f023 0303 	bic.w	r3, r3, #3
 80062c2:	f043 0302 	orr.w	r3, r3, #2
 80062c6:	81a3      	strh	r3, [r4, #12]
 80062c8:	e7e2      	b.n	8006290 <__smakebuf_r+0xc>
 80062ca:	89a3      	ldrh	r3, [r4, #12]
 80062cc:	6020      	str	r0, [r4, #0]
 80062ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062d2:	81a3      	strh	r3, [r4, #12]
 80062d4:	9b01      	ldr	r3, [sp, #4]
 80062d6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80062da:	b15b      	cbz	r3, 80062f4 <__smakebuf_r+0x70>
 80062dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80062e0:	4630      	mov	r0, r6
 80062e2:	f000 f81d 	bl	8006320 <_isatty_r>
 80062e6:	b128      	cbz	r0, 80062f4 <__smakebuf_r+0x70>
 80062e8:	89a3      	ldrh	r3, [r4, #12]
 80062ea:	f023 0303 	bic.w	r3, r3, #3
 80062ee:	f043 0301 	orr.w	r3, r3, #1
 80062f2:	81a3      	strh	r3, [r4, #12]
 80062f4:	89a3      	ldrh	r3, [r4, #12]
 80062f6:	431d      	orrs	r5, r3
 80062f8:	81a5      	strh	r5, [r4, #12]
 80062fa:	e7cf      	b.n	800629c <__smakebuf_r+0x18>

080062fc <_fstat_r>:
 80062fc:	b538      	push	{r3, r4, r5, lr}
 80062fe:	4d07      	ldr	r5, [pc, #28]	@ (800631c <_fstat_r+0x20>)
 8006300:	2300      	movs	r3, #0
 8006302:	4604      	mov	r4, r0
 8006304:	4608      	mov	r0, r1
 8006306:	4611      	mov	r1, r2
 8006308:	602b      	str	r3, [r5, #0]
 800630a:	f7fb ff23 	bl	8002154 <_fstat>
 800630e:	1c43      	adds	r3, r0, #1
 8006310:	d102      	bne.n	8006318 <_fstat_r+0x1c>
 8006312:	682b      	ldr	r3, [r5, #0]
 8006314:	b103      	cbz	r3, 8006318 <_fstat_r+0x1c>
 8006316:	6023      	str	r3, [r4, #0]
 8006318:	bd38      	pop	{r3, r4, r5, pc}
 800631a:	bf00      	nop
 800631c:	20025b80 	.word	0x20025b80

08006320 <_isatty_r>:
 8006320:	b538      	push	{r3, r4, r5, lr}
 8006322:	4d06      	ldr	r5, [pc, #24]	@ (800633c <_isatty_r+0x1c>)
 8006324:	2300      	movs	r3, #0
 8006326:	4604      	mov	r4, r0
 8006328:	4608      	mov	r0, r1
 800632a:	602b      	str	r3, [r5, #0]
 800632c:	f7fb ff22 	bl	8002174 <_isatty>
 8006330:	1c43      	adds	r3, r0, #1
 8006332:	d102      	bne.n	800633a <_isatty_r+0x1a>
 8006334:	682b      	ldr	r3, [r5, #0]
 8006336:	b103      	cbz	r3, 800633a <_isatty_r+0x1a>
 8006338:	6023      	str	r3, [r4, #0]
 800633a:	bd38      	pop	{r3, r4, r5, pc}
 800633c:	20025b80 	.word	0x20025b80

08006340 <_sbrk_r>:
 8006340:	b538      	push	{r3, r4, r5, lr}
 8006342:	4d06      	ldr	r5, [pc, #24]	@ (800635c <_sbrk_r+0x1c>)
 8006344:	2300      	movs	r3, #0
 8006346:	4604      	mov	r4, r0
 8006348:	4608      	mov	r0, r1
 800634a:	602b      	str	r3, [r5, #0]
 800634c:	f7fb ff2a 	bl	80021a4 <_sbrk>
 8006350:	1c43      	adds	r3, r0, #1
 8006352:	d102      	bne.n	800635a <_sbrk_r+0x1a>
 8006354:	682b      	ldr	r3, [r5, #0]
 8006356:	b103      	cbz	r3, 800635a <_sbrk_r+0x1a>
 8006358:	6023      	str	r3, [r4, #0]
 800635a:	bd38      	pop	{r3, r4, r5, pc}
 800635c:	20025b80 	.word	0x20025b80

08006360 <_init>:
 8006360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006362:	bf00      	nop
 8006364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006366:	bc08      	pop	{r3}
 8006368:	469e      	mov	lr, r3
 800636a:	4770      	bx	lr

0800636c <_fini>:
 800636c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800636e:	bf00      	nop
 8006370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006372:	bc08      	pop	{r3}
 8006374:	469e      	mov	lr, r3
 8006376:	4770      	bx	lr
