
ost-pv-processing-module.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b474  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008a8  0800b608  0800b608  0001b608  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800beb0  0800beb0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800beb0  0800beb0  0001beb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800beb8  0800beb8  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800beb8  0800beb8  0001beb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0800bec0  0800bec0  0001bec0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800bec8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c04  200001dc  0800c0a4  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004de0  0800c0a4  00024de0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c017  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000378c  00000000  00000000  0003c266  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001640  00000000  00000000  0003f9f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001134  00000000  00000000  00041038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004486  00000000  00000000  0004216c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016351  00000000  00000000  000465f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e520c  00000000  00000000  0005c943  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007398  00000000  00000000  00141b50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  00148ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b5ec 	.word	0x0800b5ec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800b5ec 	.word	0x0800b5ec

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bfc:	f000 b970 	b.w	8000ee0 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9e08      	ldr	r6, [sp, #32]
 8000c1e:	460d      	mov	r5, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	460f      	mov	r7, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4694      	mov	ip, r2
 8000c2c:	d965      	bls.n	8000cfa <__udivmoddi4+0xe2>
 8000c2e:	fab2 f382 	clz	r3, r2
 8000c32:	b143      	cbz	r3, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c38:	f1c3 0220 	rsb	r2, r3, #32
 8000c3c:	409f      	lsls	r7, r3
 8000c3e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c42:	4317      	orrs	r7, r2
 8000c44:	409c      	lsls	r4, r3
 8000c46:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c4a:	fa1f f58c 	uxth.w	r5, ip
 8000c4e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c52:	0c22      	lsrs	r2, r4, #16
 8000c54:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c58:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c5c:	fb01 f005 	mul.w	r0, r1, r5
 8000c60:	4290      	cmp	r0, r2
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c64:	eb1c 0202 	adds.w	r2, ip, r2
 8000c68:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c6c:	f080 811c 	bcs.w	8000ea8 <__udivmoddi4+0x290>
 8000c70:	4290      	cmp	r0, r2
 8000c72:	f240 8119 	bls.w	8000ea8 <__udivmoddi4+0x290>
 8000c76:	3902      	subs	r1, #2
 8000c78:	4462      	add	r2, ip
 8000c7a:	1a12      	subs	r2, r2, r0
 8000c7c:	b2a4      	uxth	r4, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c8a:	fb00 f505 	mul.w	r5, r0, r5
 8000c8e:	42a5      	cmp	r5, r4
 8000c90:	d90a      	bls.n	8000ca8 <__udivmoddi4+0x90>
 8000c92:	eb1c 0404 	adds.w	r4, ip, r4
 8000c96:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c9a:	f080 8107 	bcs.w	8000eac <__udivmoddi4+0x294>
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	f240 8104 	bls.w	8000eac <__udivmoddi4+0x294>
 8000ca4:	4464      	add	r4, ip
 8000ca6:	3802      	subs	r0, #2
 8000ca8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cac:	1b64      	subs	r4, r4, r5
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11e      	cbz	r6, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40dc      	lsrs	r4, r3
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d908      	bls.n	8000cd4 <__udivmoddi4+0xbc>
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	f000 80ed 	beq.w	8000ea2 <__udivmoddi4+0x28a>
 8000cc8:	2100      	movs	r1, #0
 8000cca:	e9c6 0500 	strd	r0, r5, [r6]
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd4:	fab3 f183 	clz	r1, r3
 8000cd8:	2900      	cmp	r1, #0
 8000cda:	d149      	bne.n	8000d70 <__udivmoddi4+0x158>
 8000cdc:	42ab      	cmp	r3, r5
 8000cde:	d302      	bcc.n	8000ce6 <__udivmoddi4+0xce>
 8000ce0:	4282      	cmp	r2, r0
 8000ce2:	f200 80f8 	bhi.w	8000ed6 <__udivmoddi4+0x2be>
 8000ce6:	1a84      	subs	r4, r0, r2
 8000ce8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cec:	2001      	movs	r0, #1
 8000cee:	4617      	mov	r7, r2
 8000cf0:	2e00      	cmp	r6, #0
 8000cf2:	d0e2      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cf8:	e7df      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cfa:	b902      	cbnz	r2, 8000cfe <__udivmoddi4+0xe6>
 8000cfc:	deff      	udf	#255	; 0xff
 8000cfe:	fab2 f382 	clz	r3, r2
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	f040 8090 	bne.w	8000e28 <__udivmoddi4+0x210>
 8000d08:	1a8a      	subs	r2, r1, r2
 8000d0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d0e:	fa1f fe8c 	uxth.w	lr, ip
 8000d12:	2101      	movs	r1, #1
 8000d14:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d18:	fb07 2015 	mls	r0, r7, r5, r2
 8000d1c:	0c22      	lsrs	r2, r4, #16
 8000d1e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d22:	fb0e f005 	mul.w	r0, lr, r5
 8000d26:	4290      	cmp	r0, r2
 8000d28:	d908      	bls.n	8000d3c <__udivmoddi4+0x124>
 8000d2a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d2e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x122>
 8000d34:	4290      	cmp	r0, r2
 8000d36:	f200 80cb 	bhi.w	8000ed0 <__udivmoddi4+0x2b8>
 8000d3a:	4645      	mov	r5, r8
 8000d3c:	1a12      	subs	r2, r2, r0
 8000d3e:	b2a4      	uxth	r4, r4
 8000d40:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d44:	fb07 2210 	mls	r2, r7, r0, r2
 8000d48:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d4c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d50:	45a6      	cmp	lr, r4
 8000d52:	d908      	bls.n	8000d66 <__udivmoddi4+0x14e>
 8000d54:	eb1c 0404 	adds.w	r4, ip, r4
 8000d58:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x14c>
 8000d5e:	45a6      	cmp	lr, r4
 8000d60:	f200 80bb 	bhi.w	8000eda <__udivmoddi4+0x2c2>
 8000d64:	4610      	mov	r0, r2
 8000d66:	eba4 040e 	sub.w	r4, r4, lr
 8000d6a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d6e:	e79f      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d70:	f1c1 0720 	rsb	r7, r1, #32
 8000d74:	408b      	lsls	r3, r1
 8000d76:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d7a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d7e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d82:	fa20 f307 	lsr.w	r3, r0, r7
 8000d86:	40fd      	lsrs	r5, r7
 8000d88:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d92:	fa1f fe8c 	uxth.w	lr, ip
 8000d96:	fb09 5518 	mls	r5, r9, r8, r5
 8000d9a:	0c1c      	lsrs	r4, r3, #16
 8000d9c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000da0:	fb08 f50e 	mul.w	r5, r8, lr
 8000da4:	42a5      	cmp	r5, r4
 8000da6:	fa02 f201 	lsl.w	r2, r2, r1
 8000daa:	fa00 f001 	lsl.w	r0, r0, r1
 8000dae:	d90b      	bls.n	8000dc8 <__udivmoddi4+0x1b0>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000db8:	f080 8088 	bcs.w	8000ecc <__udivmoddi4+0x2b4>
 8000dbc:	42a5      	cmp	r5, r4
 8000dbe:	f240 8085 	bls.w	8000ecc <__udivmoddi4+0x2b4>
 8000dc2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dc6:	4464      	add	r4, ip
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	b29d      	uxth	r5, r3
 8000dcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dd8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1da>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000de8:	d26c      	bcs.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dea:	45a6      	cmp	lr, r4
 8000dec:	d96a      	bls.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dee:	3b02      	subs	r3, #2
 8000df0:	4464      	add	r4, ip
 8000df2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000df6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dfa:	eba4 040e 	sub.w	r4, r4, lr
 8000dfe:	42ac      	cmp	r4, r5
 8000e00:	46c8      	mov	r8, r9
 8000e02:	46ae      	mov	lr, r5
 8000e04:	d356      	bcc.n	8000eb4 <__udivmoddi4+0x29c>
 8000e06:	d053      	beq.n	8000eb0 <__udivmoddi4+0x298>
 8000e08:	b156      	cbz	r6, 8000e20 <__udivmoddi4+0x208>
 8000e0a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e0e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e12:	fa04 f707 	lsl.w	r7, r4, r7
 8000e16:	40ca      	lsrs	r2, r1
 8000e18:	40cc      	lsrs	r4, r1
 8000e1a:	4317      	orrs	r7, r2
 8000e1c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e20:	4618      	mov	r0, r3
 8000e22:	2100      	movs	r1, #0
 8000e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e28:	f1c3 0120 	rsb	r1, r3, #32
 8000e2c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e30:	fa20 f201 	lsr.w	r2, r0, r1
 8000e34:	fa25 f101 	lsr.w	r1, r5, r1
 8000e38:	409d      	lsls	r5, r3
 8000e3a:	432a      	orrs	r2, r5
 8000e3c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e48:	fb07 1510 	mls	r5, r7, r0, r1
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e52:	fb00 f50e 	mul.w	r5, r0, lr
 8000e56:	428d      	cmp	r5, r1
 8000e58:	fa04 f403 	lsl.w	r4, r4, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x258>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e66:	d22f      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e68:	428d      	cmp	r5, r1
 8000e6a:	d92d      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e6c:	3802      	subs	r0, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1b49      	subs	r1, r1, r5
 8000e72:	b292      	uxth	r2, r2
 8000e74:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e78:	fb07 1115 	mls	r1, r7, r5, r1
 8000e7c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e80:	fb05 f10e 	mul.w	r1, r5, lr
 8000e84:	4291      	cmp	r1, r2
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x282>
 8000e88:	eb1c 0202 	adds.w	r2, ip, r2
 8000e8c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e90:	d216      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e92:	4291      	cmp	r1, r2
 8000e94:	d914      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e96:	3d02      	subs	r5, #2
 8000e98:	4462      	add	r2, ip
 8000e9a:	1a52      	subs	r2, r2, r1
 8000e9c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ea0:	e738      	b.n	8000d14 <__udivmoddi4+0xfc>
 8000ea2:	4631      	mov	r1, r6
 8000ea4:	4630      	mov	r0, r6
 8000ea6:	e708      	b.n	8000cba <__udivmoddi4+0xa2>
 8000ea8:	4639      	mov	r1, r7
 8000eaa:	e6e6      	b.n	8000c7a <__udivmoddi4+0x62>
 8000eac:	4610      	mov	r0, r2
 8000eae:	e6fb      	b.n	8000ca8 <__udivmoddi4+0x90>
 8000eb0:	4548      	cmp	r0, r9
 8000eb2:	d2a9      	bcs.n	8000e08 <__udivmoddi4+0x1f0>
 8000eb4:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ebc:	3b01      	subs	r3, #1
 8000ebe:	e7a3      	b.n	8000e08 <__udivmoddi4+0x1f0>
 8000ec0:	4645      	mov	r5, r8
 8000ec2:	e7ea      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ec4:	462b      	mov	r3, r5
 8000ec6:	e794      	b.n	8000df2 <__udivmoddi4+0x1da>
 8000ec8:	4640      	mov	r0, r8
 8000eca:	e7d1      	b.n	8000e70 <__udivmoddi4+0x258>
 8000ecc:	46d0      	mov	r8, sl
 8000ece:	e77b      	b.n	8000dc8 <__udivmoddi4+0x1b0>
 8000ed0:	3d02      	subs	r5, #2
 8000ed2:	4462      	add	r2, ip
 8000ed4:	e732      	b.n	8000d3c <__udivmoddi4+0x124>
 8000ed6:	4608      	mov	r0, r1
 8000ed8:	e70a      	b.n	8000cf0 <__udivmoddi4+0xd8>
 8000eda:	4464      	add	r4, ip
 8000edc:	3802      	subs	r0, #2
 8000ede:	e742      	b.n	8000d66 <__udivmoddi4+0x14e>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <_ZL13calculate_crcPKhj>:
#include <SHT30.hpp>

static uint8_t calculate_crc(const uint8_t *data, size_t length)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b087      	sub	sp, #28
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6039      	str	r1, [r7, #0]
	uint8_t crc = 0xff;
 8000eee:	23ff      	movs	r3, #255	; 0xff
 8000ef0:	75fb      	strb	r3, [r7, #23]
	for (size_t i = 0; i < length; i++) {
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	613b      	str	r3, [r7, #16]
 8000ef6:	e020      	b.n	8000f3a <_ZL13calculate_crcPKhj+0x56>
		crc ^= data[i];
 8000ef8:	687a      	ldr	r2, [r7, #4]
 8000efa:	693b      	ldr	r3, [r7, #16]
 8000efc:	4413      	add	r3, r2
 8000efe:	781a      	ldrb	r2, [r3, #0]
 8000f00:	7dfb      	ldrb	r3, [r7, #23]
 8000f02:	4053      	eors	r3, r2
 8000f04:	75fb      	strb	r3, [r7, #23]
		for (size_t j = 0; j < 8; j++) {
 8000f06:	2300      	movs	r3, #0
 8000f08:	60fb      	str	r3, [r7, #12]
 8000f0a:	e010      	b.n	8000f2e <_ZL13calculate_crcPKhj+0x4a>
			if ((crc & 0x80u) != 0) {
 8000f0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	da06      	bge.n	8000f22 <_ZL13calculate_crcPKhj+0x3e>
				crc = (uint8_t)((uint8_t)(crc << 1u) ^ 0x31u);
 8000f14:	7dfb      	ldrb	r3, [r7, #23]
 8000f16:	005b      	lsls	r3, r3, #1
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8000f1e:	75fb      	strb	r3, [r7, #23]
 8000f20:	e002      	b.n	8000f28 <_ZL13calculate_crcPKhj+0x44>
			} else {
				crc <<= 1u;
 8000f22:	7dfb      	ldrb	r3, [r7, #23]
 8000f24:	005b      	lsls	r3, r3, #1
 8000f26:	75fb      	strb	r3, [r7, #23]
		for (size_t j = 0; j < 8; j++) {
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	60fb      	str	r3, [r7, #12]
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	2b07      	cmp	r3, #7
 8000f32:	d9eb      	bls.n	8000f0c <_ZL13calculate_crcPKhj+0x28>
	for (size_t i = 0; i < length; i++) {
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	3301      	adds	r3, #1
 8000f38:	613b      	str	r3, [r7, #16]
 8000f3a:	693a      	ldr	r2, [r7, #16]
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	429a      	cmp	r2, r3
 8000f40:	d3da      	bcc.n	8000ef8 <_ZL13calculate_crcPKhj+0x14>
			}
		}
	}
	return crc;
 8000f42:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	371c      	adds	r7, #28
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr

08000f50 <_ZL15uint8_to_uint16hh>:

static uint16_t uint8_to_uint16(uint8_t msb, uint8_t lsb)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	460a      	mov	r2, r1
 8000f5a:	71fb      	strb	r3, [r7, #7]
 8000f5c:	4613      	mov	r3, r2
 8000f5e:	71bb      	strb	r3, [r7, #6]
	return (uint16_t)((uint16_t)msb << 8u) | lsb;
 8000f60:	79fb      	ldrb	r3, [r7, #7]
 8000f62:	b29b      	uxth	r3, r3
 8000f64:	021b      	lsls	r3, r3, #8
 8000f66:	b29a      	uxth	r2, r3
 8000f68:	79bb      	ldrb	r3, [r7, #6]
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	b29b      	uxth	r3, r3
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	370c      	adds	r7, #12
 8000f74:	46bd      	mov	sp, r7
 8000f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7a:	4770      	bx	lr

08000f7c <_Z10SHT30_initP7SHT30_t>:

uint8_t SHT30_init(SHT30_t* sht) {
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b088      	sub	sp, #32
 8000f80:	af04      	add	r7, sp, #16
 8000f82:	6078      	str	r0, [r7, #4]
	assert(sht->hi2c->Init.NoStretchMode == I2C_NOSTRETCH_DISABLE);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	6a1b      	ldr	r3, [r3, #32]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d005      	beq.n	8000f9a <_Z10SHT30_initP7SHT30_t+0x1e>
 8000f8e:	4b19      	ldr	r3, [pc, #100]	; (8000ff4 <_Z10SHT30_initP7SHT30_t+0x78>)
 8000f90:	4a19      	ldr	r2, [pc, #100]	; (8000ff8 <_Z10SHT30_initP7SHT30_t+0x7c>)
 8000f92:	2119      	movs	r1, #25
 8000f94:	4819      	ldr	r0, [pc, #100]	; (8000ffc <_Z10SHT30_initP7SHT30_t+0x80>)
 8000f96:	f007 fca3 	bl	80088e0 <__assert_func>

	uint8_t status_reg_and_checksum[3];
	if (HAL_I2C_Mem_Read(sht->hi2c, SHT30_I2C_ADDR << 1u, SHT30_COMMAND_READ_STATUS, 2, (uint8_t*)&status_reg_and_checksum,
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	6818      	ldr	r0, [r3, #0]
 8000f9e:	231e      	movs	r3, #30
 8000fa0:	9302      	str	r3, [sp, #8]
 8000fa2:	2303      	movs	r3, #3
 8000fa4:	9301      	str	r3, [sp, #4]
 8000fa6:	f107 030c 	add.w	r3, r7, #12
 8000faa:	9300      	str	r3, [sp, #0]
 8000fac:	2302      	movs	r3, #2
 8000fae:	f24f 322d 	movw	r2, #62253	; 0xf32d
 8000fb2:	2188      	movs	r1, #136	; 0x88
 8000fb4:	f002 ff64 	bl	8003e80 <HAL_I2C_Mem_Read>
 8000fb8:	4603      	mov	r3, r0
					  sizeof(status_reg_and_checksum), SHT30_I2C_TIMEOUT) != HAL_OK) {
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	bf14      	ite	ne
 8000fbe:	2301      	movne	r3, #1
 8000fc0:	2300      	moveq	r3, #0
 8000fc2:	b2db      	uxtb	r3, r3
	if (HAL_I2C_Mem_Read(sht->hi2c, SHT30_I2C_ADDR << 1u, SHT30_COMMAND_READ_STATUS, 2, (uint8_t*)&status_reg_and_checksum,
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <_Z10SHT30_initP7SHT30_t+0x50>
		return 0;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	e00e      	b.n	8000fea <_Z10SHT30_initP7SHT30_t+0x6e>
	}

	uint8_t calculated_crc = calculate_crc(status_reg_and_checksum, 2);
 8000fcc:	f107 030c 	add.w	r3, r7, #12
 8000fd0:	2102      	movs	r1, #2
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f7ff ff86 	bl	8000ee4 <_ZL13calculate_crcPKhj>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	73fb      	strb	r3, [r7, #15]

	if (calculated_crc != status_reg_and_checksum[2]) {
 8000fdc:	7bbb      	ldrb	r3, [r7, #14]
 8000fde:	7bfa      	ldrb	r2, [r7, #15]
 8000fe0:	429a      	cmp	r2, r3
 8000fe2:	d001      	beq.n	8000fe8 <_Z10SHT30_initP7SHT30_t+0x6c>
		return 0;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	e000      	b.n	8000fea <_Z10SHT30_initP7SHT30_t+0x6e>
	}

	return 1;
 8000fe8:	2301      	movs	r3, #1
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3710      	adds	r7, #16
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	0800b608 	.word	0x0800b608
 8000ff8:	0800b640 	.word	0x0800b640
 8000ffc:	0800b660 	.word	0x0800b660

08001000 <_Z14SHT30_send_cmdP7SHT30_tt>:

uint8_t SHT30_send_cmd(SHT30_t* sht, uint16_t cmd) {
 8001000:	b580      	push	{r7, lr}
 8001002:	b086      	sub	sp, #24
 8001004:	af02      	add	r7, sp, #8
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	460b      	mov	r3, r1
 800100a:	807b      	strh	r3, [r7, #2]
	uint8_t command_buffer[2] = {(uint8_t)((cmd & 0xff00u) >> 8u), uint8_t(cmd & 0xffu)};
 800100c:	887b      	ldrh	r3, [r7, #2]
 800100e:	0a1b      	lsrs	r3, r3, #8
 8001010:	b29b      	uxth	r3, r3
 8001012:	b2db      	uxtb	r3, r3
 8001014:	733b      	strb	r3, [r7, #12]
 8001016:	887b      	ldrh	r3, [r7, #2]
 8001018:	b2db      	uxtb	r3, r3
 800101a:	737b      	strb	r3, [r7, #13]

	if (HAL_I2C_Master_Transmit(sht->hi2c, SHT30_I2C_ADDR << 1u, command_buffer, sizeof(command_buffer),
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6818      	ldr	r0, [r3, #0]
 8001020:	f107 020c 	add.w	r2, r7, #12
 8001024:	231e      	movs	r3, #30
 8001026:	9300      	str	r3, [sp, #0]
 8001028:	2302      	movs	r3, #2
 800102a:	2188      	movs	r1, #136	; 0x88
 800102c:	f002 fc04 	bl	8003838 <HAL_I2C_Master_Transmit>
 8001030:	4603      	mov	r3, r0
								SHT30_I2C_TIMEOUT) != HAL_OK) {
 8001032:	2b00      	cmp	r3, #0
 8001034:	bf14      	ite	ne
 8001036:	2301      	movne	r3, #1
 8001038:	2300      	moveq	r3, #0
 800103a:	b2db      	uxtb	r3, r3
	if (HAL_I2C_Master_Transmit(sht->hi2c, SHT30_I2C_ADDR << 1u, command_buffer, sizeof(command_buffer),
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <_Z14SHT30_send_cmdP7SHT30_tt+0x44>
		return 0;
 8001040:	2300      	movs	r3, #0
 8001042:	e000      	b.n	8001046 <_Z14SHT30_send_cmdP7SHT30_tt+0x46>
	}

	return 1;
 8001044:	2301      	movs	r3, #1

}
 8001046:	4618      	mov	r0, r3
 8001048:	3710      	adds	r7, #16
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
	...

08001050 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_>:

uint8_t SHT30_read_temp_humidity(SHT30_t* sht, float* temperature, float* humidity) {
 8001050:	b580      	push	{r7, lr}
 8001052:	b08a      	sub	sp, #40	; 0x28
 8001054:	af02      	add	r7, sp, #8
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	607a      	str	r2, [r7, #4]
	SHT30_send_cmd(sht, SHT30_COMMAND_MEASURE_HIGHREP_STRETCH);
 800105c:	f642 4106 	movw	r1, #11270	; 0x2c06
 8001060:	68f8      	ldr	r0, [r7, #12]
 8001062:	f7ff ffcd 	bl	8001000 <_Z14SHT30_send_cmdP7SHT30_tt>

	HAL_Delay(1);
 8001066:	2001      	movs	r0, #1
 8001068:	f001 fffc 	bl	8003064 <HAL_Delay>

	uint8_t buffer[6];
	if (HAL_I2C_Master_Receive(sht->hi2c, SHT30_I2C_ADDR << 1u, buffer, sizeof(buffer), SHT30_I2C_TIMEOUT) != HAL_OK) {
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	6818      	ldr	r0, [r3, #0]
 8001070:	f107 0214 	add.w	r2, r7, #20
 8001074:	231e      	movs	r3, #30
 8001076:	9300      	str	r3, [sp, #0]
 8001078:	2306      	movs	r3, #6
 800107a:	2188      	movs	r1, #136	; 0x88
 800107c:	f002 fcda 	bl	8003a34 <HAL_I2C_Master_Receive>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	bf14      	ite	ne
 8001086:	2301      	movne	r3, #1
 8001088:	2300      	moveq	r3, #0
 800108a:	b2db      	uxtb	r3, r3
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0x44>
		return 0;
 8001090:	2300      	movs	r3, #0
 8001092:	e04f      	b.n	8001134 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0xe4>
	}

	uint8_t temperature_crc = calculate_crc(buffer, 2);
 8001094:	f107 0314 	add.w	r3, r7, #20
 8001098:	2102      	movs	r1, #2
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff ff22 	bl	8000ee4 <_ZL13calculate_crcPKhj>
 80010a0:	4603      	mov	r3, r0
 80010a2:	77fb      	strb	r3, [r7, #31]
	uint8_t humidity_crc = calculate_crc(buffer + 3, 2);
 80010a4:	f107 0314 	add.w	r3, r7, #20
 80010a8:	3303      	adds	r3, #3
 80010aa:	2102      	movs	r1, #2
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff ff19 	bl	8000ee4 <_ZL13calculate_crcPKhj>
 80010b2:	4603      	mov	r3, r0
 80010b4:	77bb      	strb	r3, [r7, #30]
	if (temperature_crc != buffer[2] || humidity_crc != buffer[5]) {
 80010b6:	7dbb      	ldrb	r3, [r7, #22]
 80010b8:	7ffa      	ldrb	r2, [r7, #31]
 80010ba:	429a      	cmp	r2, r3
 80010bc:	d103      	bne.n	80010c6 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0x76>
 80010be:	7e7b      	ldrb	r3, [r7, #25]
 80010c0:	7fba      	ldrb	r2, [r7, #30]
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d001      	beq.n	80010ca <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0x7a>
		return 0;
 80010c6:	2300      	movs	r3, #0
 80010c8:	e034      	b.n	8001134 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0xe4>
	}

	uint16_t temperature_raw = uint8_to_uint16(buffer[0], buffer[1]);
 80010ca:	7d3b      	ldrb	r3, [r7, #20]
 80010cc:	7d7a      	ldrb	r2, [r7, #21]
 80010ce:	4611      	mov	r1, r2
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff ff3d 	bl	8000f50 <_ZL15uint8_to_uint16hh>
 80010d6:	4603      	mov	r3, r0
 80010d8:	83bb      	strh	r3, [r7, #28]
	uint16_t humidity_raw = uint8_to_uint16(buffer[3], buffer[4]);
 80010da:	7dfb      	ldrb	r3, [r7, #23]
 80010dc:	7e3a      	ldrb	r2, [r7, #24]
 80010de:	4611      	mov	r1, r2
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff ff35 	bl	8000f50 <_ZL15uint8_to_uint16hh>
 80010e6:	4603      	mov	r3, r0
 80010e8:	837b      	strh	r3, [r7, #26]

	*temperature = -45.0f + 175.0f * (float)temperature_raw / 65535.0f;
 80010ea:	8bbb      	ldrh	r3, [r7, #28]
 80010ec:	ee07 3a90 	vmov	s15, r3
 80010f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010f4:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800113c <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0xec>
 80010f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010fc:	eddf 6a10 	vldr	s13, [pc, #64]	; 8001140 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0xf0>
 8001100:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001104:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001144 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0xf4>
 8001108:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	edc3 7a00 	vstr	s15, [r3]
	*humidity = 100.0f * (float)humidity_raw / 65535.0f;
 8001112:	8b7b      	ldrh	r3, [r7, #26]
 8001114:	ee07 3a90 	vmov	s15, r3
 8001118:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800111c:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001148 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0xf8>
 8001120:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001124:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001140 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_+0xf0>
 8001128:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	edc3 7a00 	vstr	s15, [r3]

	return 1;
 8001132:	2301      	movs	r3, #1
}
 8001134:	4618      	mov	r0, r3
 8001136:	3720      	adds	r7, #32
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	432f0000 	.word	0x432f0000
 8001140:	477fff00 	.word	0x477fff00
 8001144:	42340000 	.word	0x42340000
 8001148:	42c80000 	.word	0x42c80000

0800114c <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	6039      	str	r1, [r7, #0]
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	4618      	mov	r0, r3
 800115a:	370c      	adds	r7, #12
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr

08001164 <_ZNKSt4hashIhEclEh>:

  /// Explicit specialization for signed char.
  _Cxx_hashtable_define_trivial_hash(signed char)

  /// Explicit specialization for unsigned char.
  _Cxx_hashtable_define_trivial_hash(unsigned char)
 8001164:	b480      	push	{r7}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	460b      	mov	r3, r1
 800116e:	70fb      	strb	r3, [r7, #3]
 8001170:	78fb      	ldrb	r3, [r7, #3]
 8001172:	4618      	mov	r0, r3
 8001174:	370c      	adds	r7, #12
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr

0800117e <_ZNSt8__detail15_Hash_node_baseC1Ev>:
   */
  struct _Hash_node_base
  {
    _Hash_node_base* _M_nxt;

    _Hash_node_base() noexcept : _M_nxt() { }
 800117e:	b480      	push	{r7}
 8001180:	b083      	sub	sp, #12
 8001182:	af00      	add	r7, sp, #0
 8001184:	6078      	str	r0, [r7, #4]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	4618      	mov	r0, r3
 8001190:	370c      	adds	r7, #12
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr

0800119a <_ZNKSt8__detail18_Mod_range_hashingclEjj>:
    typedef std::size_t first_argument_type;
    typedef std::size_t second_argument_type;
    typedef std::size_t result_type;

    result_type
    operator()(first_argument_type __num,
 800119a:	b480      	push	{r7}
 800119c:	b085      	sub	sp, #20
 800119e:	af00      	add	r7, sp, #0
 80011a0:	60f8      	str	r0, [r7, #12]
 80011a2:	60b9      	str	r1, [r7, #8]
 80011a4:	607a      	str	r2, [r7, #4]
	       second_argument_type __den) const noexcept
    { return __num % __den; }
 80011a6:	68bb      	ldr	r3, [r7, #8]
 80011a8:	687a      	ldr	r2, [r7, #4]
 80011aa:	fbb3 f2f2 	udiv	r2, r3, r2
 80011ae:	6879      	ldr	r1, [r7, #4]
 80011b0:	fb01 f202 	mul.w	r2, r1, r2
 80011b4:	1a9b      	subs	r3, r3, r2
 80011b6:	4618      	mov	r0, r3
 80011b8:	3714      	adds	r7, #20
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr

080011c2 <_ZNSt8__detail20_Prime_rehash_policyC1Ef>:
  /// smallest prime that keeps the load factor small enough.
  struct _Prime_rehash_policy
  {
    using __has_load_factor = true_type;

    _Prime_rehash_policy(float __z = 1.0) noexcept
 80011c2:	b480      	push	{r7}
 80011c4:	b083      	sub	sp, #12
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	6078      	str	r0, [r7, #4]
 80011ca:	ed87 0a00 	vstr	s0, [r7]
    : _M_max_load_factor(__z), _M_next_resize(0) { }
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	683a      	ldr	r2, [r7, #0]
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2200      	movs	r2, #0
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4618      	mov	r0, r3
 80011de:	370c      	adds	r7, #12
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr

080011e8 <_ZNKSt8__detail20_Prime_rehash_policy8_M_stateEv>:
		   std::size_t __n_ins) const;

    typedef std::size_t _State;

    _State
    _M_state() const
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
    { return _M_next_resize; }
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	4618      	mov	r0, r3
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr

08001200 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEEC1ERKS9_>:
		      const allocator_type& __a = allocator_type())
	: _M_h(__first, __last, __n, __hf, __eql, __a)
	{ }

      /// Copy constructor.
      unordered_map(const unordered_map&) = default;
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	683a      	ldr	r2, [r7, #0]
 800120e:	4611      	mov	r1, r2
 8001210:	4618      	mov	r0, r3
 8001212:	f000 f9be 	bl	8001592 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ERKSG_>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4618      	mov	r0, r3
 800121a:	3708      	adds	r7, #8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}

08001220 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEED1Ev>:
    class unordered_map
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	4618      	mov	r0, r3
 800122c:	f000 f9f8 	bl	8001620 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEED1Ev>
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	4618      	mov	r0, r3
 8001234:	3708      	adds	r7, #8
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}

0800123a <_ZN8SelectorC1ESt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS1_EEE>:
	uint16_t pin;
};

class Selector {
public:
	Selector(const std::unordered_map<uint8_t, GPIOPortPin> panel_gpio) : panel_gpio(panel_gpio) {}
 800123a:	b580      	push	{r7, lr}
 800123c:	b082      	sub	sp, #8
 800123e:	af00      	add	r7, sp, #0
 8001240:	6078      	str	r0, [r7, #4]
 8001242:	6039      	str	r1, [r7, #0]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6839      	ldr	r1, [r7, #0]
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff ffd9 	bl	8001200 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEEC1ERKS9_>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4618      	mov	r0, r3
 8001252:	3708      	adds	r7, #8
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}

08001258 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800125c:	f001 fe90 	bl	8002f80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001260:	f000 f852 	bl	8001308 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001264:	f000 f91a 	bl	800149c <_ZL12MX_GPIO_Initv>
  MX_I2C1_Init();
 8001268:	f000 f8b6 	bl	80013d8 <_ZL12MX_I2C1_Initv>
  MX_USART1_UART_Init();
 800126c:	f000 f8e8 	bl	8001440 <_ZL19MX_USART1_UART_Initv>
  /* USER CODE BEGIN 2 */
  sprintf(msg, "Init\n");
 8001270:	491c      	ldr	r1, [pc, #112]	; (80012e4 <main+0x8c>)
 8001272:	481d      	ldr	r0, [pc, #116]	; (80012e8 <main+0x90>)
 8001274:	f008 f874 	bl	8009360 <siprintf>

  HAL_UART_Transmit(&huart1, (uint8_t*) msg, sizeof(msg), 100);
 8001278:	2364      	movs	r3, #100	; 0x64
 800127a:	2264      	movs	r2, #100	; 0x64
 800127c:	491a      	ldr	r1, [pc, #104]	; (80012e8 <main+0x90>)
 800127e:	481b      	ldr	r0, [pc, #108]	; (80012ec <main+0x94>)
 8001280:	f004 f8df 	bl	8005442 <HAL_UART_Transmit>
  if (!SHT30_init(&sht)) {
 8001284:	481a      	ldr	r0, [pc, #104]	; (80012f0 <main+0x98>)
 8001286:	f7ff fe79 	bl	8000f7c <_Z10SHT30_initP7SHT30_t>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	bf0c      	ite	eq
 8001290:	2301      	moveq	r3, #1
 8001292:	2300      	movne	r3, #0
 8001294:	b2db      	uxtb	r3, r3
 8001296:	2b00      	cmp	r3, #0
 8001298:	d00b      	beq.n	80012b2 <main+0x5a>
	  sprintf(msg, "SHT30 init FAIL\n");
 800129a:	4916      	ldr	r1, [pc, #88]	; (80012f4 <main+0x9c>)
 800129c:	4812      	ldr	r0, [pc, #72]	; (80012e8 <main+0x90>)
 800129e:	f008 f85f 	bl	8009360 <siprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t*) msg, sizeof(msg), 100);
 80012a2:	2364      	movs	r3, #100	; 0x64
 80012a4:	2264      	movs	r2, #100	; 0x64
 80012a6:	4910      	ldr	r1, [pc, #64]	; (80012e8 <main+0x90>)
 80012a8:	4810      	ldr	r0, [pc, #64]	; (80012ec <main+0x94>)
 80012aa:	f004 f8ca 	bl	8005442 <HAL_UART_Transmit>
	  return 0;
 80012ae:	2300      	movs	r3, #0
 80012b0:	e016      	b.n	80012e0 <main+0x88>
  }

  sprintf(msg, "SHT30 init OK\n");
 80012b2:	4911      	ldr	r1, [pc, #68]	; (80012f8 <main+0xa0>)
 80012b4:	480c      	ldr	r0, [pc, #48]	; (80012e8 <main+0x90>)
 80012b6:	f008 f853 	bl	8009360 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*) msg, sizeof(msg), 100);
 80012ba:	2364      	movs	r3, #100	; 0x64
 80012bc:	2264      	movs	r2, #100	; 0x64
 80012be:	490a      	ldr	r1, [pc, #40]	; (80012e8 <main+0x90>)
 80012c0:	480a      	ldr	r0, [pc, #40]	; (80012ec <main+0x94>)
 80012c2:	f004 f8be 	bl	8005442 <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80012c6:	f004 fc65 	bl	8005b94 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80012ca:	4a0c      	ldr	r2, [pc, #48]	; (80012fc <main+0xa4>)
 80012cc:	2100      	movs	r1, #0
 80012ce:	480c      	ldr	r0, [pc, #48]	; (8001300 <main+0xa8>)
 80012d0:	f004 fcaa 	bl	8005c28 <osThreadNew>
 80012d4:	4603      	mov	r3, r0
 80012d6:	4a0b      	ldr	r2, [pc, #44]	; (8001304 <main+0xac>)
 80012d8:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80012da:	f004 fc7f 	bl	8005bdc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80012de:	e7fe      	b.n	80012de <main+0x86>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	0800b684 	.word	0x0800b684
 80012e8:	200002cc 	.word	0x200002cc
 80012ec:	2000024c 	.word	0x2000024c
 80012f0:	20000000 	.word	0x20000000
 80012f4:	0800b68c 	.word	0x0800b68c
 80012f8:	0800b6a0 	.word	0x0800b6a0
 80012fc:	0800b6ec 	.word	0x0800b6ec
 8001300:	080014ed 	.word	0x080014ed
 8001304:	20000290 	.word	0x20000290

08001308 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b094      	sub	sp, #80	; 0x50
 800130c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800130e:	f107 0320 	add.w	r3, r7, #32
 8001312:	2230      	movs	r2, #48	; 0x30
 8001314:	2100      	movs	r1, #0
 8001316:	4618      	mov	r0, r3
 8001318:	f008 f916 	bl	8009548 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800131c:	f107 030c 	add.w	r3, r7, #12
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	605a      	str	r2, [r3, #4]
 8001326:	609a      	str	r2, [r3, #8]
 8001328:	60da      	str	r2, [r3, #12]
 800132a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800132c:	2300      	movs	r3, #0
 800132e:	60bb      	str	r3, [r7, #8]
 8001330:	4b27      	ldr	r3, [pc, #156]	; (80013d0 <_Z18SystemClock_Configv+0xc8>)
 8001332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001334:	4a26      	ldr	r2, [pc, #152]	; (80013d0 <_Z18SystemClock_Configv+0xc8>)
 8001336:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800133a:	6413      	str	r3, [r2, #64]	; 0x40
 800133c:	4b24      	ldr	r3, [pc, #144]	; (80013d0 <_Z18SystemClock_Configv+0xc8>)
 800133e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001340:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001344:	60bb      	str	r3, [r7, #8]
 8001346:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001348:	2300      	movs	r3, #0
 800134a:	607b      	str	r3, [r7, #4]
 800134c:	4b21      	ldr	r3, [pc, #132]	; (80013d4 <_Z18SystemClock_Configv+0xcc>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a20      	ldr	r2, [pc, #128]	; (80013d4 <_Z18SystemClock_Configv+0xcc>)
 8001352:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001356:	6013      	str	r3, [r2, #0]
 8001358:	4b1e      	ldr	r3, [pc, #120]	; (80013d4 <_Z18SystemClock_Configv+0xcc>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001360:	607b      	str	r3, [r7, #4]
 8001362:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001364:	2302      	movs	r3, #2
 8001366:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001368:	2301      	movs	r3, #1
 800136a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800136c:	2310      	movs	r3, #16
 800136e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001370:	2300      	movs	r3, #0
 8001372:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001374:	f107 0320 	add.w	r3, r7, #32
 8001378:	4618      	mov	r0, r3
 800137a:	f003 fbbd 	bl	8004af8 <HAL_RCC_OscConfig>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	bf14      	ite	ne
 8001384:	2301      	movne	r3, #1
 8001386:	2300      	moveq	r3, #0
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <_Z18SystemClock_Configv+0x8a>
  {
    Error_Handler();
 800138e:	f000 f8e3 	bl	8001558 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001392:	230f      	movs	r3, #15
 8001394:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001396:	2300      	movs	r3, #0
 8001398:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800139a:	2300      	movs	r3, #0
 800139c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800139e:	2300      	movs	r3, #0
 80013a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013a2:	2300      	movs	r3, #0
 80013a4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013a6:	f107 030c 	add.w	r3, r7, #12
 80013aa:	2100      	movs	r1, #0
 80013ac:	4618      	mov	r0, r3
 80013ae:	f003 fe1b 	bl	8004fe8 <HAL_RCC_ClockConfig>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	bf14      	ite	ne
 80013b8:	2301      	movne	r3, #1
 80013ba:	2300      	moveq	r3, #0
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <_Z18SystemClock_Configv+0xbe>
  {
    Error_Handler();
 80013c2:	f000 f8c9 	bl	8001558 <Error_Handler>
  }
}
 80013c6:	bf00      	nop
 80013c8:	3750      	adds	r7, #80	; 0x50
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	40023800 	.word	0x40023800
 80013d4:	40007000 	.word	0x40007000

080013d8 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013dc:	4b15      	ldr	r3, [pc, #84]	; (8001434 <_ZL12MX_I2C1_Initv+0x5c>)
 80013de:	4a16      	ldr	r2, [pc, #88]	; (8001438 <_ZL12MX_I2C1_Initv+0x60>)
 80013e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013e2:	4b14      	ldr	r3, [pc, #80]	; (8001434 <_ZL12MX_I2C1_Initv+0x5c>)
 80013e4:	4a15      	ldr	r2, [pc, #84]	; (800143c <_ZL12MX_I2C1_Initv+0x64>)
 80013e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013e8:	4b12      	ldr	r3, [pc, #72]	; (8001434 <_ZL12MX_I2C1_Initv+0x5c>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013ee:	4b11      	ldr	r3, [pc, #68]	; (8001434 <_ZL12MX_I2C1_Initv+0x5c>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013f4:	4b0f      	ldr	r3, [pc, #60]	; (8001434 <_ZL12MX_I2C1_Initv+0x5c>)
 80013f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80013fa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013fc:	4b0d      	ldr	r3, [pc, #52]	; (8001434 <_ZL12MX_I2C1_Initv+0x5c>)
 80013fe:	2200      	movs	r2, #0
 8001400:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001402:	4b0c      	ldr	r3, [pc, #48]	; (8001434 <_ZL12MX_I2C1_Initv+0x5c>)
 8001404:	2200      	movs	r2, #0
 8001406:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001408:	4b0a      	ldr	r3, [pc, #40]	; (8001434 <_ZL12MX_I2C1_Initv+0x5c>)
 800140a:	2200      	movs	r2, #0
 800140c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800140e:	4b09      	ldr	r3, [pc, #36]	; (8001434 <_ZL12MX_I2C1_Initv+0x5c>)
 8001410:	2200      	movs	r2, #0
 8001412:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001414:	4807      	ldr	r0, [pc, #28]	; (8001434 <_ZL12MX_I2C1_Initv+0x5c>)
 8001416:	f002 f8cb 	bl	80035b0 <HAL_I2C_Init>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	bf14      	ite	ne
 8001420:	2301      	movne	r3, #1
 8001422:	2300      	moveq	r3, #0
 8001424:	b2db      	uxtb	r3, r3
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 800142a:	f000 f895 	bl	8001558 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	200001f8 	.word	0x200001f8
 8001438:	40005400 	.word	0x40005400
 800143c:	000186a0 	.word	0x000186a0

08001440 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001444:	4b13      	ldr	r3, [pc, #76]	; (8001494 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001446:	4a14      	ldr	r2, [pc, #80]	; (8001498 <_ZL19MX_USART1_UART_Initv+0x58>)
 8001448:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800144a:	4b12      	ldr	r3, [pc, #72]	; (8001494 <_ZL19MX_USART1_UART_Initv+0x54>)
 800144c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001450:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001452:	4b10      	ldr	r3, [pc, #64]	; (8001494 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001454:	2200      	movs	r2, #0
 8001456:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001458:	4b0e      	ldr	r3, [pc, #56]	; (8001494 <_ZL19MX_USART1_UART_Initv+0x54>)
 800145a:	2200      	movs	r2, #0
 800145c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800145e:	4b0d      	ldr	r3, [pc, #52]	; (8001494 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001460:	2200      	movs	r2, #0
 8001462:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001464:	4b0b      	ldr	r3, [pc, #44]	; (8001494 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001466:	220c      	movs	r2, #12
 8001468:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800146a:	4b0a      	ldr	r3, [pc, #40]	; (8001494 <_ZL19MX_USART1_UART_Initv+0x54>)
 800146c:	2200      	movs	r2, #0
 800146e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001470:	4b08      	ldr	r3, [pc, #32]	; (8001494 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001472:	2200      	movs	r2, #0
 8001474:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001476:	4807      	ldr	r0, [pc, #28]	; (8001494 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001478:	f003 ff96 	bl	80053a8 <HAL_UART_Init>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	bf14      	ite	ne
 8001482:	2301      	movne	r3, #1
 8001484:	2300      	moveq	r3, #0
 8001486:	b2db      	uxtb	r3, r3
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 800148c:	f000 f864 	bl	8001558 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001490:	bf00      	nop
 8001492:	bd80      	pop	{r7, pc}
 8001494:	2000024c 	.word	0x2000024c
 8001498:	40011000 	.word	0x40011000

0800149c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014a2:	2300      	movs	r3, #0
 80014a4:	607b      	str	r3, [r7, #4]
 80014a6:	4b10      	ldr	r3, [pc, #64]	; (80014e8 <_ZL12MX_GPIO_Initv+0x4c>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014aa:	4a0f      	ldr	r2, [pc, #60]	; (80014e8 <_ZL12MX_GPIO_Initv+0x4c>)
 80014ac:	f043 0301 	orr.w	r3, r3, #1
 80014b0:	6313      	str	r3, [r2, #48]	; 0x30
 80014b2:	4b0d      	ldr	r3, [pc, #52]	; (80014e8 <_ZL12MX_GPIO_Initv+0x4c>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b6:	f003 0301 	and.w	r3, r3, #1
 80014ba:	607b      	str	r3, [r7, #4]
 80014bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	603b      	str	r3, [r7, #0]
 80014c2:	4b09      	ldr	r3, [pc, #36]	; (80014e8 <_ZL12MX_GPIO_Initv+0x4c>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c6:	4a08      	ldr	r2, [pc, #32]	; (80014e8 <_ZL12MX_GPIO_Initv+0x4c>)
 80014c8:	f043 0302 	orr.w	r3, r3, #2
 80014cc:	6313      	str	r3, [r2, #48]	; 0x30
 80014ce:	4b06      	ldr	r3, [pc, #24]	; (80014e8 <_ZL12MX_GPIO_Initv+0x4c>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d2:	f003 0302 	and.w	r3, r3, #2
 80014d6:	603b      	str	r3, [r7, #0]
 80014d8:	683b      	ldr	r3, [r7, #0]

}
 80014da:	bf00      	nop
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	40023800 	.word	0x40023800

080014ec <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80014ec:	b5b0      	push	{r4, r5, r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af02      	add	r7, sp, #8
 80014f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	SHT30_read_temp_humidity(&sht, &temp, &rh);
 80014f4:	4a12      	ldr	r2, [pc, #72]	; (8001540 <_Z16StartDefaultTaskPv+0x54>)
 80014f6:	4913      	ldr	r1, [pc, #76]	; (8001544 <_Z16StartDefaultTaskPv+0x58>)
 80014f8:	4813      	ldr	r0, [pc, #76]	; (8001548 <_Z16StartDefaultTaskPv+0x5c>)
 80014fa:	f7ff fda9 	bl	8001050 <_Z24SHT30_read_temp_humidityP7SHT30_tPfS1_>
	sprintf(msg, "temp: %.2f, rh: %.2f\n", temp, rh);
 80014fe:	4b11      	ldr	r3, [pc, #68]	; (8001544 <_Z16StartDefaultTaskPv+0x58>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff f820 	bl	8000548 <__aeabi_f2d>
 8001508:	4604      	mov	r4, r0
 800150a:	460d      	mov	r5, r1
 800150c:	4b0c      	ldr	r3, [pc, #48]	; (8001540 <_Z16StartDefaultTaskPv+0x54>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4618      	mov	r0, r3
 8001512:	f7ff f819 	bl	8000548 <__aeabi_f2d>
 8001516:	4602      	mov	r2, r0
 8001518:	460b      	mov	r3, r1
 800151a:	e9cd 2300 	strd	r2, r3, [sp]
 800151e:	4622      	mov	r2, r4
 8001520:	462b      	mov	r3, r5
 8001522:	490a      	ldr	r1, [pc, #40]	; (800154c <_Z16StartDefaultTaskPv+0x60>)
 8001524:	480a      	ldr	r0, [pc, #40]	; (8001550 <_Z16StartDefaultTaskPv+0x64>)
 8001526:	f007 ff1b 	bl	8009360 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) msg, sizeof(msg), 100);
 800152a:	2364      	movs	r3, #100	; 0x64
 800152c:	2264      	movs	r2, #100	; 0x64
 800152e:	4908      	ldr	r1, [pc, #32]	; (8001550 <_Z16StartDefaultTaskPv+0x64>)
 8001530:	4808      	ldr	r0, [pc, #32]	; (8001554 <_Z16StartDefaultTaskPv+0x68>)
 8001532:	f003 ff86 	bl	8005442 <HAL_UART_Transmit>
    osDelay(4000);
 8001536:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 800153a:	f004 fc07 	bl	8005d4c <osDelay>
	SHT30_read_temp_humidity(&sht, &temp, &rh);
 800153e:	e7d9      	b.n	80014f4 <_Z16StartDefaultTaskPv+0x8>
 8001540:	20000334 	.word	0x20000334
 8001544:	20000330 	.word	0x20000330
 8001548:	20000000 	.word	0x20000000
 800154c:	0800b6b0 	.word	0x0800b6b0
 8001550:	200002cc 	.word	0x200002cc
 8001554:	2000024c 	.word	0x2000024c

08001558 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800155c:	b672      	cpsid	i
}
 800155e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001560:	e7fe      	b.n	8001560 <Error_Handler+0x8>

08001562 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EED1Ev>:
	   bool __use_ebo = !__is_final(_Tp) && __is_empty(_Tp)>
    struct _Hashtable_ebo_helper;

  /// Specialization using EBO.
  template<int _Nm, typename _Tp>
    struct _Hashtable_ebo_helper<_Nm, _Tp, true>
 8001562:	b580      	push	{r7, lr}
 8001564:	b082      	sub	sp, #8
 8001566:	af00      	add	r7, sp, #0
 8001568:	6078      	str	r0, [r7, #4]
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	f000 f8c0 	bl	80016f0 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEED1Ev>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	4618      	mov	r0, r3
 8001574:	3708      	adds	r7, #8
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}

0800157a <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEED1Ev>:
  /**
   * This type deals with all allocation and keeps an allocator instance
   * through inheritance to benefit from EBO when possible.
   */
  template<typename _NodeAlloc>
    struct _Hashtable_alloc : private _Hashtable_ebo_helper<0, _NodeAlloc>
 800157a:	b580      	push	{r7, lr}
 800157c:	b082      	sub	sp, #8
 800157e:	af00      	add	r7, sp, #0
 8001580:	6078      	str	r0, [r7, #4]
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	f7ff ffed 	bl	8001562 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EED1Ev>
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	4618      	mov	r0, r3
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}

08001592 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ERKSG_>:

  template<typename _Key, typename _Value, typename _Alloc,
	   typename _ExtractKey, typename _Equal,
	   typename _Hash, typename _RangeHash, typename _Unused,
	   typename _RehashPolicy, typename _Traits>
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8001592:	b580      	push	{r7, lr}
 8001594:	b084      	sub	sp, #16
 8001596:	af00      	add	r7, sp, #0
 8001598:	6078      	str	r0, [r7, #4]
 800159a:	6039      	str	r1, [r7, #0]
    _Hashtable(const _Hashtable& __ht)
    : __hashtable_base(__ht),
      __map_base(__ht),
      __rehash_base(__ht),
      __hashtable_alloc(
	__node_alloc_traits::_S_select_on_copy(__ht._M_node_allocator())),
 800159c:	6838      	ldr	r0, [r7, #0]
 800159e:	f000 f89b 	bl	80016d8 <_ZNKSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>
 80015a2:	4602      	mov	r2, r0
      __enable_default_ctor(__ht),
      _M_buckets(nullptr),
      _M_bucket_count(__ht._M_bucket_count),
      _M_element_count(__ht._M_element_count),
      _M_rehash_policy(__ht._M_rehash_policy)
 80015a4:	f107 030c 	add.w	r3, r7, #12
 80015a8:	4611      	mov	r1, r2
 80015aa:	4618      	mov	r0, r3
 80015ac:	f000 f886 	bl	80016bc <_ZN9__gnu_cxx14__alloc_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEES7_E17_S_select_on_copyERKS8_>
 80015b0:	f107 030c 	add.w	r3, r7, #12
 80015b4:	4619      	mov	r1, r3
 80015b6:	6878      	ldr	r0, [r7, #4]
 80015b8:	f000 f8a6 	bl	8001708 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEC1IS7_EEOT_>
 80015bc:	f107 030c 	add.w	r3, r7, #12
 80015c0:	4618      	mov	r0, r3
 80015c2:	f000 f895 	bl	80016f0 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEED1Ev>
      _M_buckets(nullptr),
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
      _M_bucket_count(__ht._M_bucket_count),
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	685a      	ldr	r2, [r3, #4]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	605a      	str	r2, [r3, #4]
      _M_rehash_policy(__ht._M_rehash_policy)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	3308      	adds	r3, #8
 80015d8:	4618      	mov	r0, r3
 80015da:	f7ff fdd0 	bl	800117e <_ZNSt8__detail15_Hash_node_baseC1Ev>
      _M_element_count(__ht._M_element_count),
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	68da      	ldr	r2, [r3, #12]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	60da      	str	r2, [r3, #12]
      _M_rehash_policy(__ht._M_rehash_policy)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	683a      	ldr	r2, [r7, #0]
 80015ea:	3310      	adds	r3, #16
 80015ec:	3210      	adds	r2, #16
 80015ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015f2:	e883 0003 	stmia.w	r3, {r0, r1}
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2200      	movs	r2, #0
 80015fa:	619a      	str	r2, [r3, #24]
    {
      __alloc_node_gen_t __alloc_node_gen(*this);
 80015fc:	f107 0308 	add.w	r3, r7, #8
 8001600:	6879      	ldr	r1, [r7, #4]
 8001602:	4618      	mov	r0, r3
 8001604:	f000 f892 	bl	800172c <_ZNSt8__detail10_AllocNodeISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEC1ERNS_16_Hashtable_allocIS7_EE>
      _M_assign(__ht, __alloc_node_gen);
 8001608:	f107 0308 	add.w	r3, r7, #8
 800160c:	461a      	mov	r2, r3
 800160e:	6839      	ldr	r1, [r7, #0]
 8001610:	6878      	ldr	r0, [r7, #4]
 8001612:	f000 f89a 	bl	800174a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_>
    }
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4618      	mov	r0, r3
 800161a:	3710      	adds	r7, #16
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}

08001620 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEED1Ev>:

  template<typename _Key, typename _Value, typename _Alloc,
	   typename _ExtractKey, typename _Equal,
	   typename _Hash, typename _RangeHash, typename _Unused,
	   typename _RehashPolicy, typename _Traits>
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
	       _Hash, _RangeHash, _Unused, _RehashPolicy, _Traits>::
    ~_Hashtable() noexcept
    {
      clear();
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f000 f90c 	bl	8001846 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE5clearEv>
      _M_deallocate_buckets();
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f000 f929 	bl	8001886 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEv>
    }
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f7ff ffa0 	bl	800157a <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEED1Ev>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4618      	mov	r0, r3
 800163e:	3708      	adds	r7, #8
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}

08001644 <_ZNSaISt4pairIKh11GPIOPortPinEEC1Ev>:
#endif

      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 3035. std::allocator's constructors should be constexpr
      _GLIBCXX20_CONSTEXPR
      allocator() _GLIBCXX_NOTHROW { }
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	6878      	ldr	r0, [r7, #4]
 800164e:	f000 f92a 	bl	80018a6 <_ZN9__gnu_cxx13new_allocatorISt4pairIKh11GPIOPortPinEEC1Ev>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4618      	mov	r0, r3
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}

0800165c <_ZNSaISt4pairIKh11GPIOPortPinEED1Ev>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f000 f929 	bl	80018bc <_ZN9__gnu_cxx13new_allocatorISt4pairIKh11GPIOPortPinEED1Ev>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4618      	mov	r0, r3
 800166e:	3708      	adds	r7, #8
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}

08001674 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEEC1ESt16initializer_listIS7_EjRKS2_RKS4_RKS8_>:
       *  @param  __a  An allocator object.
       *
       *  Create an %unordered_map consisting of copies of the elements in the
       *  list. This is linear in N (where N is @a __l.size()).
       */
      unordered_map(initializer_list<value_type> __l,
 8001674:	b580      	push	{r7, lr}
 8001676:	b088      	sub	sp, #32
 8001678:	af04      	add	r7, sp, #16
 800167a:	60f8      	str	r0, [r7, #12]
 800167c:	1d38      	adds	r0, r7, #4
 800167e:	e880 0006 	stmia.w	r0, {r1, r2}
 8001682:	603b      	str	r3, [r7, #0]
		    size_type __n = 0,
		    const hasher& __hf = hasher(),
		    const key_equal& __eql = key_equal(),
		    const allocator_type& __a = allocator_type())
      : _M_h(__l, __n, __hf, __eql, __a)
 8001684:	68f8      	ldr	r0, [r7, #12]
 8001686:	6a3b      	ldr	r3, [r7, #32]
 8001688:	9302      	str	r3, [sp, #8]
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	9301      	str	r3, [sp, #4]
 800168e:	69bb      	ldr	r3, [r7, #24]
 8001690:	9300      	str	r3, [sp, #0]
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	1d3a      	adds	r2, r7, #4
 8001696:	ca06      	ldmia	r2, {r1, r2}
 8001698:	f000 f91b 	bl	80018d2 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ESt16initializer_listIS3_EjRKSA_RKS8_RKS4_>
      { }
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	4618      	mov	r0, r3
 80016a0:	3710      	adds	r7, #16
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}

080016a6 <_ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE>:
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80016a6:	b480      	push	{r7}
 80016a8:	b083      	sub	sp, #12
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4618      	mov	r0, r3
 80016b2:	370c      	adds	r7, #12
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr

080016bc <_ZN9__gnu_cxx14__alloc_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEES7_E17_S_select_on_copyERKS8_>:
      std::__enable_if_t<__is_custom_pointer<_Ptr>::value>
      destroy(_Alloc& __a, _Ptr __p)
      noexcept(noexcept(_Base_type::destroy(__a, std::__to_address(__p))))
      { _Base_type::destroy(__a, std::__to_address(__p)); }

    static constexpr _Alloc _S_select_on_copy(const _Alloc& __a)
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	6039      	str	r1, [r7, #0]
    { return _Base_type::select_on_container_copy_construction(__a); }
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6839      	ldr	r1, [r7, #0]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f000 f925 	bl	800191a <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE37select_on_container_copy_constructionERKS7_>
 80016d0:	6878      	ldr	r0, [r7, #4]
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <_ZNKSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>:
      __node_alloc_type&
      _M_node_allocator()
      { return __ebo_node_alloc::_M_get(); }

      const __node_alloc_type&
      _M_node_allocator() const
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
      { return __ebo_node_alloc::_M_cget(); }
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f000 f935 	bl	8001950 <_ZNKSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EE7_M_cgetEv>
 80016e6:	4603      	mov	r3, r0
 80016e8:	4618      	mov	r0, r3
 80016ea:	3708      	adds	r7, #8
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEED1Ev>:
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	f000 f934 	bl	8001966 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEED1Ev>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4618      	mov	r0, r3
 8001702:	3708      	adds	r7, #8
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}

08001708 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEC1IS7_EEOT_>:
	_Hashtable_alloc(_Alloc&& __a)
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]
	: __ebo_node_alloc(std::forward<_Alloc>(__a))
 8001712:	6838      	ldr	r0, [r7, #0]
 8001714:	f000 f932 	bl	800197c <_ZSt7forwardISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEOT_RNSt16remove_referenceIS8_E4typeE>
 8001718:	4603      	mov	r3, r0
 800171a:	4619      	mov	r1, r3
 800171c:	6878      	ldr	r0, [r7, #4]
 800171e:	f000 f938 	bl	8001992 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EEC1IS7_EEOT_>
	{ }
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	4618      	mov	r0, r3
 8001726:	3708      	adds	r7, #8
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}

0800172c <_ZNSt8__detail10_AllocNodeISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEC1ERNS_16_Hashtable_allocIS7_EE>:
      _AllocNode(__hashtable_alloc& __h)
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
      : _M_h(__h) { }
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	683a      	ldr	r2, [r7, #0]
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	4618      	mov	r0, r3
 8001740:	370c      	adds	r7, #12
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr

0800174a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_>:
      _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 800174a:	b580      	push	{r7, lr}
 800174c:	b08a      	sub	sp, #40	; 0x28
 800174e:	af00      	add	r7, sp, #0
 8001750:	60f8      	str	r0, [r7, #12]
 8001752:	60b9      	str	r1, [r7, #8]
 8001754:	607a      	str	r2, [r7, #4]
	__buckets_ptr __buckets = nullptr;
 8001756:	2300      	movs	r3, #0
 8001758:	61fb      	str	r3, [r7, #28]
	if (!_M_buckets)
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d109      	bne.n	8001776 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_+0x2c>
	  _M_buckets = __buckets = _M_allocate_buckets(_M_bucket_count);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	4619      	mov	r1, r3
 8001768:	68f8      	ldr	r0, [r7, #12]
 800176a:	f000 f924 	bl	80019b6 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEj>
 800176e:	61f8      	str	r0, [r7, #28]
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	69fa      	ldr	r2, [r7, #28]
 8001774:	601a      	str	r2, [r3, #0]
	    if (!__ht._M_before_begin._M_nxt)
 8001776:	68bb      	ldr	r3, [r7, #8]
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d05f      	beq.n	800183e <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_+0xf4>
	    __node_ptr __ht_n = __ht._M_begin();
 800177e:	68b8      	ldr	r0, [r7, #8]
 8001780:	f000 f936 	bl	80019f0 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>
 8001784:	6278      	str	r0, [r7, #36]	; 0x24
	      = __node_gen(__fwd_value_for<_Ht>(__ht_n->_M_v()));
 8001786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001788:	3304      	adds	r3, #4
 800178a:	4618      	mov	r0, r3
 800178c:	f000 f93c 	bl	8001a08 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE4_M_vEv>
 8001790:	4603      	mov	r3, r0
 8001792:	4618      	mov	r0, r3
 8001794:	f000 f944 	bl	8001a20 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15__fwd_value_forIRKSG_EENSt11conditionalIXsrSt19is_lvalue_referenceIT_E5valueERKS3_OS3_E4typeERS3_>
 8001798:	4603      	mov	r3, r0
 800179a:	4619      	mov	r1, r3
 800179c:	6878      	ldr	r0, [r7, #4]
 800179e:	f000 f94b 	bl	8001a38 <_ZNKSt8__detail10_AllocNodeISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEclIRKS5_EEPS6_OT_>
 80017a2:	61b8      	str	r0, [r7, #24]
	    this->_M_copy_code(*__this_n, *__ht_n);
 80017a4:	69bb      	ldr	r3, [r7, #24]
 80017a6:	1d19      	adds	r1, r3, #4
 80017a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017aa:	3304      	adds	r3, #4
 80017ac:	461a      	mov	r2, r3
 80017ae:	68f8      	ldr	r0, [r7, #12]
 80017b0:	f000 f956 	bl	8001a60 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_copy_codeERNS_21_Hash_node_code_cacheILb0EEERKSC_>
	    _M_update_bbegin(__this_n);
 80017b4:	69b9      	ldr	r1, [r7, #24]
 80017b6:	68f8      	ldr	r0, [r7, #12]
 80017b8:	f000 f95e 	bl	8001a78 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE16_M_update_bbeginEPNS5_10_Hash_nodeIS3_Lb0EEE>
	    __node_ptr __prev_n = __this_n;
 80017bc:	69bb      	ldr	r3, [r7, #24]
 80017be:	623b      	str	r3, [r7, #32]
	    for (__ht_n = __ht_n->_M_next(); __ht_n; __ht_n = __ht_n->_M_next())
 80017c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80017c2:	f000 f968 	bl	8001a96 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>
 80017c6:	6278      	str	r0, [r7, #36]	; 0x24
 80017c8:	e035      	b.n	8001836 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_+0xec>
		__this_n = __node_gen(__fwd_value_for<_Ht>(__ht_n->_M_v()));
 80017ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017cc:	3304      	adds	r3, #4
 80017ce:	4618      	mov	r0, r3
 80017d0:	f000 f91a 	bl	8001a08 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE4_M_vEv>
 80017d4:	4603      	mov	r3, r0
 80017d6:	4618      	mov	r0, r3
 80017d8:	f000 f922 	bl	8001a20 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15__fwd_value_forIRKSG_EENSt11conditionalIXsrSt19is_lvalue_referenceIT_E5valueERKS3_OS3_E4typeERS3_>
 80017dc:	4603      	mov	r3, r0
 80017de:	4619      	mov	r1, r3
 80017e0:	6878      	ldr	r0, [r7, #4]
 80017e2:	f000 f929 	bl	8001a38 <_ZNKSt8__detail10_AllocNodeISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEclIRKS5_EEPS6_OT_>
 80017e6:	61b8      	str	r0, [r7, #24]
		__prev_n->_M_nxt = __this_n;
 80017e8:	6a3b      	ldr	r3, [r7, #32]
 80017ea:	69ba      	ldr	r2, [r7, #24]
 80017ec:	601a      	str	r2, [r3, #0]
		this->_M_copy_code(*__this_n, *__ht_n);
 80017ee:	69bb      	ldr	r3, [r7, #24]
 80017f0:	1d19      	adds	r1, r3, #4
 80017f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f4:	3304      	adds	r3, #4
 80017f6:	461a      	mov	r2, r3
 80017f8:	68f8      	ldr	r0, [r7, #12]
 80017fa:	f000 f931 	bl	8001a60 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_copy_codeERNS_21_Hash_node_code_cacheILb0EEERKSC_>
		size_type __bkt = _M_bucket_index(*__this_n);
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	3304      	adds	r3, #4
 8001802:	4619      	mov	r1, r3
 8001804:	68f8      	ldr	r0, [r7, #12]
 8001806:	f000 f952 	bl	8001aae <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERKNS5_16_Hash_node_valueIS3_Lb0EEE>
 800180a:	6178      	str	r0, [r7, #20]
		if (!_M_buckets[__bkt])
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	4413      	add	r3, r2
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d106      	bne.n	800182a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_+0xe0>
		  _M_buckets[__bkt] = __prev_n;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	4413      	add	r3, r2
 8001826:	6a3a      	ldr	r2, [r7, #32]
 8001828:	601a      	str	r2, [r3, #0]
		__prev_n = __this_n;
 800182a:	69bb      	ldr	r3, [r7, #24]
 800182c:	623b      	str	r3, [r7, #32]
	    for (__ht_n = __ht_n->_M_next(); __ht_n; __ht_n = __ht_n->_M_next())
 800182e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001830:	f000 f931 	bl	8001a96 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>
 8001834:	6278      	str	r0, [r7, #36]	; 0x24
 8001836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001838:	2b00      	cmp	r3, #0
 800183a:	d1c6      	bne.n	80017ca <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_+0x80>
 800183c:	e000      	b.n	8001840 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_assignIRKSG_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEEvOT_RKT0_+0xf6>
	      return;
 800183e:	bf00      	nop
      }
 8001840:	3728      	adds	r7, #40	; 0x28
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}

08001846 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE5clearEv>:
  template<typename _Key, typename _Value, typename _Alloc,
	   typename _ExtractKey, typename _Equal,
	   typename _Hash, typename _RangeHash, typename _Unused,
	   typename _RehashPolicy, typename _Traits>
    void
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8001846:	b580      	push	{r7, lr}
 8001848:	b082      	sub	sp, #8
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]
	       _Hash, _RangeHash, _Unused, _RehashPolicy, _Traits>::
    clear() noexcept
    {
      this->_M_deallocate_nodes(_M_begin());
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f000 f8ce 	bl	80019f0 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>
 8001854:	4603      	mov	r3, r0
 8001856:	4619      	mov	r1, r3
 8001858:	6878      	ldr	r0, [r7, #4]
 800185a:	f000 f939 	bl	8001ad0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE19_M_deallocate_nodesEPS6_>
      __builtin_memset(_M_buckets, 0,
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681a      	ldr	r2, [r3, #0]
		       _M_bucket_count * sizeof(__node_base_ptr));
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	685b      	ldr	r3, [r3, #4]
      __builtin_memset(_M_buckets, 0,
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	4610      	mov	r0, r2
 800186a:	461a      	mov	r2, r3
 800186c:	2100      	movs	r1, #0
 800186e:	f007 fe6b 	bl	8009548 <memset>
      _M_element_count = 0;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2200      	movs	r2, #0
 8001876:	60da      	str	r2, [r3, #12]
      _M_before_begin._M_nxt = nullptr;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2200      	movs	r2, #0
 800187c:	609a      	str	r2, [r3, #8]
    }
 800187e:	bf00      	nop
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}

08001886 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEv>:
      _M_deallocate_buckets()
 8001886:	b580      	push	{r7, lr}
 8001888:	b082      	sub	sp, #8
 800188a:	af00      	add	r7, sp, #0
 800188c:	6078      	str	r0, [r7, #4]
      { _M_deallocate_buckets(_M_buckets, _M_bucket_count); }
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6819      	ldr	r1, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	461a      	mov	r2, r3
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	f000 f931 	bl	8001b00 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS5_15_Hash_node_baseEj>
 800189e:	bf00      	nop
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}

080018a6 <_ZN9__gnu_cxx13new_allocatorISt4pairIKh11GPIOPortPinEEC1Ev>:
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      _GLIBCXX20_CONSTEXPR
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80018a6:	b480      	push	{r7}
 80018a8:	b083      	sub	sp, #12
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	6078      	str	r0, [r7, #4]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4618      	mov	r0, r3
 80018b2:	370c      	adds	r7, #12
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr

080018bc <_ZN9__gnu_cxx13new_allocatorISt4pairIKh11GPIOPortPinEED1Ev>:
      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

#if __cplusplus <= 201703L
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	4618      	mov	r0, r3
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr

080018d2 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ESt16initializer_listIS3_EjRKSA_RKS8_RKS4_>:
      _Hashtable(initializer_list<value_type> __l,
 80018d2:	b5b0      	push	{r4, r5, r7, lr}
 80018d4:	b088      	sub	sp, #32
 80018d6:	af04      	add	r7, sp, #16
 80018d8:	60f8      	str	r0, [r7, #12]
 80018da:	1d38      	adds	r0, r7, #4
 80018dc:	e880 0006 	stmia.w	r0, {r1, r2}
 80018e0:	603b      	str	r3, [r7, #0]
		   __hf, __eql, __a, __unique_keys{})
 80018e2:	1d3b      	adds	r3, r7, #4
 80018e4:	4618      	mov	r0, r3
 80018e6:	f000 f922 	bl	8001b2e <_ZNKSt16initializer_listISt4pairIKh11GPIOPortPinEE5beginEv>
 80018ea:	4604      	mov	r4, r0
 80018ec:	1d3b      	adds	r3, r7, #4
 80018ee:	4618      	mov	r0, r3
 80018f0:	f000 f929 	bl	8001b46 <_ZNKSt16initializer_listISt4pairIKh11GPIOPortPinEE3endEv>
 80018f4:	4602      	mov	r2, r0
 80018f6:	f88d 500c 	strb.w	r5, [sp, #12]
 80018fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018fc:	9302      	str	r3, [sp, #8]
 80018fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001900:	9301      	str	r3, [sp, #4]
 8001902:	6a3b      	ldr	r3, [r7, #32]
 8001904:	9300      	str	r3, [sp, #0]
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	4621      	mov	r1, r4
 800190a:	68f8      	ldr	r0, [r7, #12]
 800190c:	f000 f930 	bl	8001b70 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1IPKS3_EET_SK_jRKSA_RKS8_RKS4_St17integral_constantIbLb1EE>
      { }
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	4618      	mov	r0, r3
 8001914:	3710      	adds	r7, #16
 8001916:	46bd      	mov	sp, r7
 8001918:	bdb0      	pop	{r4, r5, r7, pc}

0800191a <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE37select_on_container_copy_constructionERKS7_>:
       *  @brief  Obtain an allocator to use when copying a container.
       *  @param  __rhs  An allocator.
       *  @return @c __rhs
      */
      static _GLIBCXX20_CONSTEXPR allocator_type
      select_on_container_copy_construction(const allocator_type& __rhs)
 800191a:	b580      	push	{r7, lr}
 800191c:	b082      	sub	sp, #8
 800191e:	af00      	add	r7, sp, #0
 8001920:	6078      	str	r0, [r7, #4]
 8001922:	6039      	str	r1, [r7, #0]
      { return __rhs; }
 8001924:	6839      	ldr	r1, [r7, #0]
 8001926:	6878      	ldr	r0, [r7, #4]
 8001928:	f000 f804 	bl	8001934 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1ERKS6_>
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}

08001934 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1ERKS6_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 800193e:	6839      	ldr	r1, [r7, #0]
 8001940:	6878      	ldr	r0, [r7, #4]
 8001942:	f000 f938 	bl	8001bb6 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1ERKS8_>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4618      	mov	r0, r3
 800194a:	3708      	adds	r7, #8
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}

08001950 <_ZNKSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EE7_M_cgetEv>:
      const _Tp& _M_cget() const { return static_cast<const _Tp&>(*this); }
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	4618      	mov	r0, r3
 800195c:	370c      	adds	r7, #12
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr

08001966 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEED1Ev>:
 8001966:	b480      	push	{r7}
 8001968:	b083      	sub	sp, #12
 800196a:	af00      	add	r7, sp, #0
 800196c:	6078      	str	r0, [r7, #4]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4618      	mov	r0, r3
 8001972:	370c      	adds	r7, #12
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr

0800197c <_ZSt7forwardISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEOT_RNSt16remove_referenceIS8_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	4618      	mov	r0, r3
 8001988:	370c      	adds	r7, #12
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr

08001992 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EEC1IS7_EEOT_>:
	_Hashtable_ebo_helper(_OtherTp&& __tp)
 8001992:	b580      	push	{r7, lr}
 8001994:	b082      	sub	sp, #8
 8001996:	af00      	add	r7, sp, #0
 8001998:	6078      	str	r0, [r7, #4]
 800199a:	6039      	str	r1, [r7, #0]
	: _Tp(std::forward<_OtherTp>(__tp))
 800199c:	6838      	ldr	r0, [r7, #0]
 800199e:	f7ff ffed 	bl	800197c <_ZSt7forwardISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEOT_RNSt16remove_referenceIS8_E4typeE>
 80019a2:	4603      	mov	r3, r0
 80019a4:	4619      	mov	r1, r3
 80019a6:	6878      	ldr	r0, [r7, #4]
 80019a8:	f7ff ffc4 	bl	8001934 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1ERKS6_>
	{ }
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	4618      	mov	r0, r3
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}

080019b6 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEj>:
      _M_allocate_buckets(size_type __bkt_count)
 80019b6:	b580      	push	{r7, lr}
 80019b8:	b082      	sub	sp, #8
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	6078      	str	r0, [r7, #4]
 80019be:	6039      	str	r1, [r7, #0]
	if (__builtin_expect(__bkt_count == 1, false))
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	2b01      	cmp	r3, #1
 80019c4:	bf0c      	ite	eq
 80019c6:	2301      	moveq	r3, #1
 80019c8:	2300      	movne	r3, #0
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d005      	beq.n	80019dc <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEj+0x26>
	    _M_single_bucket = nullptr;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2200      	movs	r2, #0
 80019d4:	619a      	str	r2, [r3, #24]
	    return &_M_single_bucket;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	3318      	adds	r3, #24
 80019da:	e005      	b.n	80019e8 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEj+0x32>
	return __hashtable_alloc::_M_allocate_buckets(__bkt_count);
 80019dc:	6839      	ldr	r1, [r7, #0]
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f000 f8f5 	bl	8001bce <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE19_M_allocate_bucketsEj>
 80019e4:	4603      	mov	r3, r0
 80019e6:	bf00      	nop
      }
 80019e8:	4618      	mov	r0, r3
 80019ea:	3708      	adds	r7, #8
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}

080019f0 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>:
      _M_begin() const
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
      { return static_cast<__node_ptr>(_M_before_begin._M_nxt); }
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	4618      	mov	r0, r3
 80019fe:	370c      	adds	r7, #12
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr

08001a08 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE4_M_vEv>:
      _M_v() noexcept
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
      { return *_M_valptr(); }
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f000 f909 	bl	8001c28 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE9_M_valptrEv>
 8001a16:	4603      	mov	r3, r0
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3708      	adds	r7, #8
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15__fwd_value_forIRKSG_EENSt11conditionalIXsrSt19is_lvalue_referenceIT_E5valueERKS3_OS3_E4typeERS3_>:
	__fwd_value_for(value_type& __val) noexcept
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
	{ return std::move(__val); }
 8001a28:	6878      	ldr	r0, [r7, #4]
 8001a2a:	f000 f90a 	bl	8001c42 <_ZSt4moveIRSt4pairIKh11GPIOPortPinEEONSt16remove_referenceIT_E4typeEOS6_>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	4618      	mov	r0, r3
 8001a32:	3708      	adds	r7, #8
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <_ZNKSt8__detail10_AllocNodeISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEclIRKS5_EEPS6_OT_>:
	operator()(_Arg&& __arg) const
 8001a38:	b590      	push	{r4, r7, lr}
 8001a3a:	b083      	sub	sp, #12
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	6039      	str	r1, [r7, #0]
	{ return _M_h._M_allocate_node(std::forward<_Arg>(__arg)); }
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681c      	ldr	r4, [r3, #0]
 8001a46:	6838      	ldr	r0, [r7, #0]
 8001a48:	f000 f906 	bl	8001c58 <_ZSt7forwardIRKSt4pairIKh11GPIOPortPinEEOT_RNSt16remove_referenceIS6_E4typeE>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4620      	mov	r0, r4
 8001a52:	f000 f919 	bl	8001c88 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE16_M_allocate_nodeIJRKS5_EEEPS6_DpOT_>
 8001a56:	4603      	mov	r3, r0
 8001a58:	4618      	mov	r0, r3
 8001a5a:	370c      	adds	r7, #12
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd90      	pop	{r4, r7, pc}

08001a60 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_copy_codeERNS_21_Hash_node_code_cacheILb0EEERKSC_>:
      _M_copy_code(_Hash_node_code_cache<false>&,
 8001a60:	b480      	push	{r7}
 8001a62:	b085      	sub	sp, #20
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	60f8      	str	r0, [r7, #12]
 8001a68:	60b9      	str	r1, [r7, #8]
 8001a6a:	607a      	str	r2, [r7, #4]
      { }
 8001a6c:	bf00      	nop
 8001a6e:	3714      	adds	r7, #20
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr

08001a78 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE16_M_update_bbeginEPNS5_10_Hash_nodeIS3_Lb0EEE>:
      _M_update_bbegin(__node_ptr __n)
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
	_M_before_begin._M_nxt = __n;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	683a      	ldr	r2, [r7, #0]
 8001a86:	609a      	str	r2, [r3, #8]
	_M_update_bbegin();
 8001a88:	6878      	ldr	r0, [r7, #4]
 8001a8a:	f000 f930 	bl	8001cee <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE16_M_update_bbeginEv>
      }
 8001a8e:	bf00      	nop
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>:
      _M_next() const noexcept
 8001a96:	b480      	push	{r7}
 8001a98:	b083      	sub	sp, #12
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
      { return static_cast<_Hash_node*>(this->_M_nxt); }
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	370c      	adds	r7, #12
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr

08001aae <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERKNS5_16_Hash_node_valueIS3_Lb0EEE>:
      _M_bucket_index(const __node_value_type& __n) const noexcept
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b082      	sub	sp, #8
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
 8001ab6:	6039      	str	r1, [r7, #0]
      { return __hash_code_base::_M_bucket_index(__n, _M_bucket_count); }
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	461a      	mov	r2, r3
 8001abe:	6839      	ldr	r1, [r7, #0]
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f000 f938 	bl	8001d36 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexERKNS_16_Hash_node_valueIS4_Lb0EEEj>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3708      	adds	r7, #8
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE19_M_deallocate_nodesEPS6_>:
      __node_alloc_traits::deallocate(_M_node_allocator(), __ptr, 1);
    }

  template<typename _NodeAlloc>
    void
    _Hashtable_alloc<_NodeAlloc>::_M_deallocate_nodes(__node_ptr __n)
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
    {
      while (__n)
 8001ada:	e009      	b.n	8001af0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE19_M_deallocate_nodesEPS6_+0x20>
	{
	  __node_ptr __tmp = __n;
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	60fb      	str	r3, [r7, #12]
	  __n = __n->_M_next();
 8001ae0:	6838      	ldr	r0, [r7, #0]
 8001ae2:	f7ff ffd8 	bl	8001a96 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>
 8001ae6:	6038      	str	r0, [r7, #0]
	  _M_deallocate_node(__tmp);
 8001ae8:	68f9      	ldr	r1, [r7, #12]
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f000 f945 	bl	8001d7a <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE18_M_deallocate_nodeEPS6_>
      while (__n)
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d1f2      	bne.n	8001adc <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE19_M_deallocate_nodesEPS6_+0xc>
	}
    }
 8001af6:	bf00      	nop
 8001af8:	bf00      	nop
 8001afa:	3710      	adds	r7, #16
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}

08001b00 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS5_15_Hash_node_baseEj>:
      _M_deallocate_buckets(__buckets_ptr __bkts, size_type __bkt_count)
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	60b9      	str	r1, [r7, #8]
 8001b0a:	607a      	str	r2, [r7, #4]
	if (_M_uses_single_bucket(__bkts))
 8001b0c:	68b9      	ldr	r1, [r7, #8]
 8001b0e:	68f8      	ldr	r0, [r7, #12]
 8001b10:	f000 f94e 	bl	8001db0 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_uses_single_bucketEPPNS5_15_Hash_node_baseE>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d105      	bne.n	8001b26 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS5_15_Hash_node_baseEj+0x26>
	__hashtable_alloc::_M_deallocate_buckets(__bkts, __bkt_count);
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	68b9      	ldr	r1, [r7, #8]
 8001b1e:	68f8      	ldr	r0, [r7, #12]
 8001b20:	f000 f95e 	bl	8001de0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE21_M_deallocate_bucketsEPPNS_15_Hash_node_baseEj>
 8001b24:	e000      	b.n	8001b28 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEPPNS5_15_Hash_node_baseEj+0x28>
	  return;
 8001b26:	bf00      	nop
      }
 8001b28:	3710      	adds	r7, #16
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <_ZNKSt16initializer_listISt4pairIKh11GPIOPortPinEE5beginEv>:
      constexpr size_type
      size() const noexcept { return _M_len; }

      // First element.
      constexpr const_iterator
      begin() const noexcept { return _M_array; }
 8001b2e:	b480      	push	{r7}
 8001b30:	b083      	sub	sp, #12
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	6078      	str	r0, [r7, #4]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	370c      	adds	r7, #12
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr

08001b46 <_ZNKSt16initializer_listISt4pairIKh11GPIOPortPinEE3endEv>:

      // One past the last element.
      constexpr const_iterator
      end() const noexcept { return begin() + size(); }
 8001b46:	b590      	push	{r4, r7, lr}
 8001b48:	b083      	sub	sp, #12
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]
 8001b4e:	6878      	ldr	r0, [r7, #4]
 8001b50:	f7ff ffed 	bl	8001b2e <_ZNKSt16initializer_listISt4pairIKh11GPIOPortPinEE5beginEv>
 8001b54:	4604      	mov	r4, r0
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f000 f965 	bl	8001e26 <_ZNKSt16initializer_listISt4pairIKh11GPIOPortPinEE4sizeEv>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	4613      	mov	r3, r2
 8001b60:	005b      	lsls	r3, r3, #1
 8001b62:	4413      	add	r3, r2
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	4423      	add	r3, r4
 8001b68:	4618      	mov	r0, r3
 8001b6a:	370c      	adds	r7, #12
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd90      	pop	{r4, r7, pc}

08001b70 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1IPKS3_EET_SK_jRKSA_RKS8_RKS4_St17integral_constantIbLb1EE>:
      _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b088      	sub	sp, #32
 8001b74:	af02      	add	r7, sp, #8
 8001b76:	60f8      	str	r0, [r7, #12]
 8001b78:	60b9      	str	r1, [r7, #8]
 8001b7a:	607a      	str	r2, [r7, #4]
 8001b7c:	603b      	str	r3, [r7, #0]
      : _Hashtable(__bkt_count_hint, __h, __eq, __a)
 8001b7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b80:	9300      	str	r3, [sp, #0]
 8001b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b84:	6a3a      	ldr	r2, [r7, #32]
 8001b86:	6839      	ldr	r1, [r7, #0]
 8001b88:	68f8      	ldr	r0, [r7, #12]
 8001b8a:	f000 f958 	bl	8001e3e <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1EjRKSA_RKS8_RKS4_>
	for (; __f != __l; ++__f)
 8001b8e:	e009      	b.n	8001ba4 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1IPKS3_EET_SK_jRKSA_RKS8_RKS4_St17integral_constantIbLb1EE+0x34>
	  this->insert(*__f);
 8001b90:	f107 0310 	add.w	r3, r7, #16
 8001b94:	68ba      	ldr	r2, [r7, #8]
 8001b96:	68f9      	ldr	r1, [r7, #12]
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f000 f978 	bl	8001e8e <_ZNSt8__detail12_Insert_baseIhSt4pairIKh11GPIOPortPinESaIS4_ENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEEE6insertERKS4_>
	for (; __f != __l; ++__f)
 8001b9e:	68bb      	ldr	r3, [r7, #8]
 8001ba0:	330c      	adds	r3, #12
 8001ba2:	60bb      	str	r3, [r7, #8]
 8001ba4:	68ba      	ldr	r2, [r7, #8]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d1f1      	bne.n	8001b90 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1IPKS3_EET_SK_jRKSA_RKS8_RKS4_St17integral_constantIbLb1EE+0x20>
      }
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3718      	adds	r7, #24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1ERKS8_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 8001bb6:	b480      	push	{r7}
 8001bb8:	b083      	sub	sp, #12
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
 8001bbe:	6039      	str	r1, [r7, #0]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE19_M_allocate_bucketsEj>:

  template<typename _NodeAlloc>
    auto
    _Hashtable_alloc<_NodeAlloc>::_M_allocate_buckets(std::size_t __bkt_count)
 8001bce:	b590      	push	{r4, r7, lr}
 8001bd0:	b087      	sub	sp, #28
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
 8001bd6:	6039      	str	r1, [r7, #0]
    -> __buckets_ptr
    {
      __buckets_alloc_type __alloc(_M_node_allocator());
 8001bd8:	6878      	ldr	r0, [r7, #4]
 8001bda:	f000 f976 	bl	8001eca <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>
 8001bde:	4602      	mov	r2, r0
 8001be0:	f107 030c 	add.w	r3, r7, #12
 8001be4:	4611      	mov	r1, r2
 8001be6:	4618      	mov	r0, r3
 8001be8:	f000 f97b 	bl	8001ee2 <_ZNSaIPNSt8__detail15_Hash_node_baseEEC1INS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEERKSaIT_E>

      auto __ptr = __buckets_alloc_traits::allocate(__alloc, __bkt_count);
 8001bec:	f107 030c 	add.w	r3, r7, #12
 8001bf0:	6839      	ldr	r1, [r7, #0]
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f000 f98e 	bl	8001f14 <_ZNSt16allocator_traitsISaIPNSt8__detail15_Hash_node_baseEEE8allocateERS3_j>
 8001bf8:	6178      	str	r0, [r7, #20]
      __buckets_ptr __p = std::__to_address(__ptr);
 8001bfa:	6978      	ldr	r0, [r7, #20]
 8001bfc:	f000 f999 	bl	8001f32 <_ZSt12__to_addressIPNSt8__detail15_Hash_node_baseEEPT_S4_>
 8001c00:	6138      	str	r0, [r7, #16]
      __builtin_memset(__p, 0, __bkt_count * sizeof(__node_base_ptr));
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	693a      	ldr	r2, [r7, #16]
 8001c08:	4610      	mov	r0, r2
 8001c0a:	461a      	mov	r2, r3
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	f007 fc9b 	bl	8009548 <memset>
      return __p;
 8001c12:	693c      	ldr	r4, [r7, #16]
    }
 8001c14:	f107 030c 	add.w	r3, r7, #12
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f000 f96f 	bl	8001efc <_ZNSaIPNSt8__detail15_Hash_node_baseEED1Ev>
      return __p;
 8001c1e:	4623      	mov	r3, r4
    }
 8001c20:	4618      	mov	r0, r3
 8001c22:	371c      	adds	r7, #28
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd90      	pop	{r4, r7, pc}

08001c28 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE9_M_valptrEv>:
      _M_valptr() noexcept
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
      { return _M_storage._M_ptr(); }
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	4618      	mov	r0, r3
 8001c34:	f000 f988 	bl	8001f48 <_ZN9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE6_M_ptrEv>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}

08001c42 <_ZSt4moveIRSt4pairIKh11GPIOPortPinEEONSt16remove_referenceIT_E4typeEOS6_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8001c42:	b480      	push	{r7}
 8001c44:	b083      	sub	sp, #12
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	370c      	adds	r7, #12
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr

08001c58 <_ZSt7forwardIRKSt4pairIKh11GPIOPortPinEEOT_RNSt16remove_referenceIS6_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	4618      	mov	r0, r3
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr

08001c6e <_ZNSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEC1Ev>:
    struct _Hash_node
 8001c6e:	b580      	push	{r7, lr}
 8001c70:	b082      	sub	sp, #8
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7ff fa80 	bl	800117e <_ZNSt8__detail15_Hash_node_baseC1Ev>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	4618      	mov	r0, r3
 8001c82:	3708      	adds	r7, #8
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE16_M_allocate_nodeIJRKS5_EEEPS6_DpOT_>:
      _Hashtable_alloc<_NodeAlloc>::_M_allocate_node(_Args&&... __args)
 8001c88:	b5b0      	push	{r4, r5, r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	6039      	str	r1, [r7, #0]
	auto __nptr = __node_alloc_traits::allocate(_M_node_allocator(), 1);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f000 f919 	bl	8001eca <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2101      	movs	r1, #1
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f000 f95f 	bl	8001f60 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE8allocateERS7_j>
 8001ca2:	60f8      	str	r0, [r7, #12]
	__node_ptr __n = std::__to_address(__nptr);
 8001ca4:	68f8      	ldr	r0, [r7, #12]
 8001ca6:	f000 f96a 	bl	8001f7e <_ZSt12__to_addressINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEPT_S8_>
 8001caa:	60b8      	str	r0, [r7, #8]
	    ::new ((void*)__n) __node_type;
 8001cac:	68bb      	ldr	r3, [r7, #8]
 8001cae:	4619      	mov	r1, r3
 8001cb0:	2010      	movs	r0, #16
 8001cb2:	f7ff fa4b 	bl	800114c <_ZnwjPv>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7ff ffd8 	bl	8001c6e <_ZNSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEC1Ev>
	    __node_alloc_traits::construct(_M_node_allocator(),
 8001cbe:	6878      	ldr	r0, [r7, #4]
 8001cc0:	f000 f903 	bl	8001eca <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>
 8001cc4:	4604      	mov	r4, r0
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	3304      	adds	r3, #4
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7ff ffac 	bl	8001c28 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE9_M_valptrEv>
 8001cd0:	4605      	mov	r5, r0
 8001cd2:	6838      	ldr	r0, [r7, #0]
 8001cd4:	f7ff ffc0 	bl	8001c58 <_ZSt7forwardIRKSt4pairIKh11GPIOPortPinEEOT_RNSt16remove_referenceIS6_E4typeE>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	461a      	mov	r2, r3
 8001cdc:	4629      	mov	r1, r5
 8001cde:	4620      	mov	r0, r4
 8001ce0:	f000 f958 	bl	8001f94 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE9constructIS5_JRKS5_EEEvRS7_PT_DpOT0_>
	    return __n;
 8001ce4:	68bb      	ldr	r3, [r7, #8]
      }
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3710      	adds	r7, #16
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bdb0      	pop	{r4, r5, r7, pc}

08001cee <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE16_M_update_bbeginEv>:
      _M_update_bbegin()
 8001cee:	b590      	push	{r4, r7, lr}
 8001cf0:	b083      	sub	sp, #12
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
	if (_M_begin())
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f7ff fe7a 	bl	80019f0 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	bf14      	ite	ne
 8001d02:	2301      	movne	r3, #1
 8001d04:	2300      	moveq	r3, #0
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d010      	beq.n	8001d2e <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE16_M_update_bbeginEv+0x40>
	  _M_buckets[_M_bucket_index(*_M_begin())] = &_M_before_begin;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681c      	ldr	r4, [r3, #0]
 8001d10:	6878      	ldr	r0, [r7, #4]
 8001d12:	f7ff fe6d 	bl	80019f0 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>
 8001d16:	4603      	mov	r3, r0
 8001d18:	3304      	adds	r3, #4
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f7ff fec6 	bl	8001aae <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERKNS5_16_Hash_node_valueIS3_Lb0EEE>
 8001d22:	4603      	mov	r3, r0
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	4423      	add	r3, r4
 8001d28:	687a      	ldr	r2, [r7, #4]
 8001d2a:	3208      	adds	r2, #8
 8001d2c:	601a      	str	r2, [r3, #0]
      }
 8001d2e:	bf00      	nop
 8001d30:	370c      	adds	r7, #12
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd90      	pop	{r4, r7, pc}

08001d36 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexERKNS_16_Hash_node_valueIS4_Lb0EEEj>:
      _M_bucket_index(const _Hash_node_value<_Value, false>& __n,
 8001d36:	b580      	push	{r7, lr}
 8001d38:	b086      	sub	sp, #24
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	60f8      	str	r0, [r7, #12]
 8001d3e:	60b9      	str	r1, [r7, #8]
 8001d40:	607a      	str	r2, [r7, #4]
	return _RangeHash{}(_M_hash_code(_ExtractKey{}(__n._M_v())),
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	4618      	mov	r0, r3
 8001d46:	f000 f95b 	bl	8002000 <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE4_M_vEv>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	f107 0314 	add.w	r3, r7, #20
 8001d50:	4611      	mov	r1, r2
 8001d52:	4618      	mov	r0, r3
 8001d54:	f000 f960 	bl	8002018 <_ZNKSt8__detail10_Select1stclIRKSt4pairIKh11GPIOPortPinEEEDTcl3getILi0EEcl7forwardIT_Efp_EEEOS8_>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	68f8      	ldr	r0, [r7, #12]
 8001d5e:	f000 f93b 	bl	8001fd8 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_hash_codeERS2_>
 8001d62:	4601      	mov	r1, r0
 8001d64:	f107 0310 	add.w	r3, r7, #16
 8001d68:	687a      	ldr	r2, [r7, #4]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7ff fa15 	bl	800119a <_ZNKSt8__detail18_Mod_range_hashingclEjj>
 8001d70:	4603      	mov	r3, r0
      }
 8001d72:	4618      	mov	r0, r3
 8001d74:	3718      	adds	r7, #24
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}

08001d7a <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE18_M_deallocate_nodeEPS6_>:
    _Hashtable_alloc<_NodeAlloc>::_M_deallocate_node(__node_ptr __n)
 8001d7a:	b590      	push	{r4, r7, lr}
 8001d7c:	b083      	sub	sp, #12
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]
 8001d82:	6039      	str	r1, [r7, #0]
      __node_alloc_traits::destroy(_M_node_allocator(), __n->_M_valptr());
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	f000 f8a0 	bl	8001eca <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>
 8001d8a:	4604      	mov	r4, r0
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	3304      	adds	r3, #4
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7ff ff49 	bl	8001c28 <_ZNSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE9_M_valptrEv>
 8001d96:	4603      	mov	r3, r0
 8001d98:	4619      	mov	r1, r3
 8001d9a:	4620      	mov	r0, r4
 8001d9c:	f000 f94d 	bl	800203a <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE7destroyIS5_EEvRS7_PT_>
      _M_deallocate_node_ptr(__n);
 8001da0:	6839      	ldr	r1, [r7, #0]
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f000 f956 	bl	8002054 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE22_M_deallocate_node_ptrEPS6_>
    }
 8001da8:	bf00      	nop
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd90      	pop	{r4, r7, pc}

08001db0 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_uses_single_bucketEPPNS5_15_Hash_node_baseE>:
      _M_uses_single_bucket(__buckets_ptr __bkts) const
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	6039      	str	r1, [r7, #0]
      { return __builtin_expect(__bkts == &_M_single_bucket, false); }
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	3318      	adds	r3, #24
 8001dbe:	683a      	ldr	r2, [r7, #0]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	bf0c      	ite	eq
 8001dc4:	2301      	moveq	r3, #1
 8001dc6:	2300      	movne	r3, #0
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	bf14      	ite	ne
 8001dce:	2301      	movne	r3, #1
 8001dd0:	2300      	moveq	r3, #0
 8001dd2:	b2db      	uxtb	r3, r3
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	370c      	adds	r7, #12
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr

08001de0 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE21_M_deallocate_bucketsEPPNS_15_Hash_node_baseEj>:

  template<typename _NodeAlloc>
    void
    _Hashtable_alloc<_NodeAlloc>::
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b086      	sub	sp, #24
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	60f8      	str	r0, [r7, #12]
 8001de8:	60b9      	str	r1, [r7, #8]
 8001dea:	607a      	str	r2, [r7, #4]
    _M_deallocate_buckets(__buckets_ptr __bkts,
			  std::size_t __bkt_count)
    {
      typedef typename __buckets_alloc_traits::pointer _Ptr;
      auto __ptr = std::pointer_traits<_Ptr>::pointer_to(*__bkts);
 8001dec:	68b8      	ldr	r0, [r7, #8]
 8001dee:	f000 f947 	bl	8002080 <_ZNSt14pointer_traitsIPPNSt8__detail15_Hash_node_baseEE10pointer_toERS2_>
 8001df2:	6178      	str	r0, [r7, #20]
      __buckets_alloc_type __alloc(_M_node_allocator());
 8001df4:	68f8      	ldr	r0, [r7, #12]
 8001df6:	f000 f868 	bl	8001eca <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	f107 0310 	add.w	r3, r7, #16
 8001e00:	4611      	mov	r1, r2
 8001e02:	4618      	mov	r0, r3
 8001e04:	f000 f86d 	bl	8001ee2 <_ZNSaIPNSt8__detail15_Hash_node_baseEEC1INS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEERKSaIT_E>
      __buckets_alloc_traits::deallocate(__alloc, __ptr, __bkt_count);
 8001e08:	f107 0310 	add.w	r3, r7, #16
 8001e0c:	687a      	ldr	r2, [r7, #4]
 8001e0e:	6979      	ldr	r1, [r7, #20]
 8001e10:	4618      	mov	r0, r3
 8001e12:	f000 f941 	bl	8002098 <_ZNSt16allocator_traitsISaIPNSt8__detail15_Hash_node_baseEEE10deallocateERS3_PS2_j>
    }
 8001e16:	f107 0310 	add.w	r3, r7, #16
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f000 f86e 	bl	8001efc <_ZNSaIPNSt8__detail15_Hash_node_baseEED1Ev>
 8001e20:	3718      	adds	r7, #24
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <_ZNKSt16initializer_listISt4pairIKh11GPIOPortPinEE4sizeEv>:
      size() const noexcept { return _M_len; }
 8001e26:	b480      	push	{r7}
 8001e28:	b083      	sub	sp, #12
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	6078      	str	r0, [r7, #4]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	4618      	mov	r0, r3
 8001e34:	370c      	adds	r7, #12
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr

08001e3e <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1EjRKSA_RKS8_RKS4_>:
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8001e3e:	b580      	push	{r7, lr}
 8001e40:	b086      	sub	sp, #24
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	60f8      	str	r0, [r7, #12]
 8001e46:	60b9      	str	r1, [r7, #8]
 8001e48:	607a      	str	r2, [r7, #4]
 8001e4a:	603b      	str	r3, [r7, #0]
    : _Hashtable(__h, __eq, __a)
 8001e4c:	6a3b      	ldr	r3, [r7, #32]
 8001e4e:	683a      	ldr	r2, [r7, #0]
 8001e50:	6879      	ldr	r1, [r7, #4]
 8001e52:	68f8      	ldr	r0, [r7, #12]
 8001e54:	f000 f92f 	bl	80020b6 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ERKSA_RKS8_RKS4_>
      auto __bkt_count = _M_rehash_policy._M_next_bkt(__bkt_count_hint);
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	3310      	adds	r3, #16
 8001e5c:	68b9      	ldr	r1, [r7, #8]
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f006 fc06 	bl	8008670 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj>
 8001e64:	6178      	str	r0, [r7, #20]
      if (__bkt_count > _M_bucket_count)
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	697a      	ldr	r2, [r7, #20]
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d909      	bls.n	8001e84 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1EjRKSA_RKS8_RKS4_+0x46>
	  _M_buckets = _M_allocate_buckets(__bkt_count);
 8001e70:	6979      	ldr	r1, [r7, #20]
 8001e72:	68f8      	ldr	r0, [r7, #12]
 8001e74:	f7ff fd9f 	bl	80019b6 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEj>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	601a      	str	r2, [r3, #0]
	  _M_bucket_count = __bkt_count;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	697a      	ldr	r2, [r7, #20]
 8001e82:	605a      	str	r2, [r3, #4]
    }
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	4618      	mov	r0, r3
 8001e88:	3718      	adds	r7, #24
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}

08001e8e <_ZNSt8__detail12_Insert_baseIhSt4pairIKh11GPIOPortPinESaIS4_ENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEEE6insertERKS4_>:
      insert(const value_type& __v)
 8001e8e:	b590      	push	{r4, r7, lr}
 8001e90:	b089      	sub	sp, #36	; 0x24
 8001e92:	af02      	add	r7, sp, #8
 8001e94:	60f8      	str	r0, [r7, #12]
 8001e96:	60b9      	str	r1, [r7, #8]
 8001e98:	607a      	str	r2, [r7, #4]
	__hashtable& __h = _M_conjure_hashtable();
 8001e9a:	68b8      	ldr	r0, [r7, #8]
 8001e9c:	f000 f94b 	bl	8002136 <_ZNSt8__detail12_Insert_baseIhSt4pairIKh11GPIOPortPinESaIS4_ENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEEE20_M_conjure_hashtableEv>
 8001ea0:	6178      	str	r0, [r7, #20]
	__node_gen_type __node_gen(__h);
 8001ea2:	f107 0310 	add.w	r3, r7, #16
 8001ea6:	6979      	ldr	r1, [r7, #20]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7ff fc3f 	bl	800172c <_ZNSt8__detail10_AllocNodeISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEC1ERNS_16_Hashtable_allocIS7_EE>
	return __h._M_insert(__v, __node_gen, __unique_keys{});
 8001eae:	68f8      	ldr	r0, [r7, #12]
 8001eb0:	f107 0310 	add.w	r3, r7, #16
 8001eb4:	f88d 4000 	strb.w	r4, [sp]
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	6979      	ldr	r1, [r7, #20]
 8001ebc:	f000 f946 	bl	800214c <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_insertIRKS3_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEES0_INS5_14_Node_iteratorIS3_Lb0ELb0EEEbEOT_RKT0_St17integral_constantIbLb1EE>
 8001ec0:	bf00      	nop
      }
 8001ec2:	68f8      	ldr	r0, [r7, #12]
 8001ec4:	371c      	adds	r7, #28
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd90      	pop	{r4, r7, pc}

08001eca <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>:
      _M_node_allocator()
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	b082      	sub	sp, #8
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	6078      	str	r0, [r7, #4]
      { return __ebo_node_alloc::_M_get(); }
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 f99d 	bl	8002212 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EE6_M_getEv>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	4618      	mov	r0, r3
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <_ZNSaIPNSt8__detail15_Hash_node_baseEEC1INS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEERKSaIT_E>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	b082      	sub	sp, #8
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
 8001eea:	6039      	str	r1, [r7, #0]
 8001eec:	6878      	ldr	r0, [r7, #4]
 8001eee:	f000 f99b 	bl	8002228 <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEEC1Ev>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3708      	adds	r7, #8
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <_ZNSaIPNSt8__detail15_Hash_node_baseEED1Ev>:
      ~allocator() _GLIBCXX_NOTHROW { }
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f000 f99a 	bl	800223e <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEED1Ev>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3708      	adds	r7, #8
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <_ZNSt16allocator_traitsISaIPNSt8__detail15_Hash_node_baseEEE8allocateERS3_j>:
      allocate(allocator_type& __a, size_type __n)
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8001f1e:	2200      	movs	r2, #0
 8001f20:	6839      	ldr	r1, [r7, #0]
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f000 f9a2 	bl	800226c <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE8allocateEjPKv>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}

08001f32 <_ZSt12__to_addressIPNSt8__detail15_Hash_node_baseEEPT_S4_>:
  template<typename _Ptr, typename _Tp>
    using __ptr_rebind = typename pointer_traits<_Ptr>::template rebind<_Tp>;

  template<typename _Tp>
    constexpr _Tp*
    __to_address(_Tp* __ptr) noexcept
 8001f32:	b480      	push	{r7}
 8001f34:	b083      	sub	sp, #12
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
    {
      static_assert(!std::is_function<_Tp>::value, "not a function pointer");
      return __ptr;
 8001f3a:	687b      	ldr	r3, [r7, #4]
    }
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr

08001f48 <_ZN9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE6_M_ptrEv>:
      {
        return static_cast<const void*>(&_M_storage);
      }

      _Tp*
      _M_ptr() noexcept
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
      { return static_cast<_Tp*>(_M_addr()); }
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f000 f9b4 	bl	80022be <_ZN9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE7_M_addrEv>
 8001f56:	4603      	mov	r3, r0
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3708      	adds	r7, #8
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE8allocateERS7_j>:
      allocate(allocator_type& __a, size_type __n)
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	6839      	ldr	r1, [r7, #0]
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f000 f9bc 	bl	80022ec <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE8allocateEjPKv>
 8001f74:	4603      	mov	r3, r0
 8001f76:	4618      	mov	r0, r3
 8001f78:	3708      	adds	r7, #8
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}

08001f7e <_ZSt12__to_addressINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEPT_S8_>:
    __to_address(_Tp* __ptr) noexcept
 8001f7e:	b480      	push	{r7}
 8001f80:	b083      	sub	sp, #12
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6078      	str	r0, [r7, #4]
      return __ptr;
 8001f86:	687b      	ldr	r3, [r7, #4]
    }
 8001f88:	4618      	mov	r0, r3
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr

08001f94 <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE9constructIS5_JRKS5_EEEvRS7_PT_DpOT0_>:
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	607a      	str	r2, [r7, #4]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	f7ff fe59 	bl	8001c58 <_ZSt7forwardIRKSt4pairIKh11GPIOPortPinEEOT_RNSt16remove_referenceIS6_E4typeE>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	461a      	mov	r2, r3
 8001faa:	68b9      	ldr	r1, [r7, #8]
 8001fac:	68f8      	ldr	r0, [r7, #12]
 8001fae:	f000 f9c6 	bl	800233e <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE9constructIS6_JRKS6_EEEvPT_DpOT0_>
	}
 8001fb2:	bf00      	nop
 8001fb4:	3710      	adds	r7, #16
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}

08001fba <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE10deallocateERS7_PS6_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8001fba:	b580      	push	{r7, lr}
 8001fbc:	b084      	sub	sp, #16
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	60f8      	str	r0, [r7, #12]
 8001fc2:	60b9      	str	r1, [r7, #8]
 8001fc4:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	68b9      	ldr	r1, [r7, #8]
 8001fca:	68f8      	ldr	r0, [r7, #12]
 8001fcc:	f000 f9cf 	bl	800236e <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE10deallocateEPS7_j>
 8001fd0:	bf00      	nop
 8001fd2:	3710      	adds	r7, #16
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_hash_codeERS2_>:
      _M_hash_code(const _Key& __k) const
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
 8001fe0:	6039      	str	r1, [r7, #0]
	return _M_hash()(__k);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f000 f9d3 	bl	800238e <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE7_M_hashEv>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	4619      	mov	r1, r3
 8001ff0:	4610      	mov	r0, r2
 8001ff2:	f7ff f8b7 	bl	8001164 <_ZNKSt4hashIhEclEh>
 8001ff6:	4603      	mov	r3, r0
      }
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3708      	adds	r7, #8
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE4_M_vEv>:
      _M_v() const noexcept
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
      { return *_M_valptr(); }
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f000 f9cc 	bl	80023a6 <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE9_M_valptrEv>
 800200e:	4603      	mov	r3, r0
 8002010:	4618      	mov	r0, r3
 8002012:	3708      	adds	r7, #8
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <_ZNKSt8__detail10_Select1stclIRKSt4pairIKh11GPIOPortPinEEEDTcl3getILi0EEcl7forwardIT_Efp_EEEOS8_>:
      operator()(_Tp&& __x) const noexcept
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
      { return std::get<0>(std::forward<_Tp>(__x)); }
 8002022:	6838      	ldr	r0, [r7, #0]
 8002024:	f7ff fe18 	bl	8001c58 <_ZSt7forwardIRKSt4pairIKh11GPIOPortPinEEOT_RNSt16remove_referenceIS6_E4typeE>
 8002028:	4603      	mov	r3, r0
 800202a:	4618      	mov	r0, r3
 800202c:	f000 f9c8 	bl	80023c0 <_ZSt3getILj0EKh11GPIOPortPinERKNSt13tuple_elementIXT_ESt4pairIT0_T1_EE4typeERKS6_>
 8002030:	4603      	mov	r3, r0
 8002032:	4618      	mov	r0, r3
 8002034:	3708      	adds	r7, #8
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}

0800203a <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE7destroyIS5_EEvRS7_PT_>:
	destroy(allocator_type& __a __attribute__((__unused__)), _Up* __p)
 800203a:	b580      	push	{r7, lr}
 800203c:	b082      	sub	sp, #8
 800203e:	af00      	add	r7, sp, #0
 8002040:	6078      	str	r0, [r7, #4]
 8002042:	6039      	str	r1, [r7, #0]
	  __a.destroy(__p);
 8002044:	6839      	ldr	r1, [r7, #0]
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f000 f9c6 	bl	80023d8 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE7destroyIS6_EEvPT_>
	}
 800204c:	bf00      	nop
 800204e:	3708      	adds	r7, #8
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}

08002054 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE22_M_deallocate_node_ptrEPS6_>:
    _Hashtable_alloc<_NodeAlloc>::_M_deallocate_node_ptr(__node_ptr __n)
 8002054:	b580      	push	{r7, lr}
 8002056:	b084      	sub	sp, #16
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	6039      	str	r1, [r7, #0]
      auto __ptr = std::pointer_traits<_Ptr>::pointer_to(*__n);
 800205e:	6838      	ldr	r0, [r7, #0]
 8002060:	f000 f9c5 	bl	80023ee <_ZNSt14pointer_traitsIPNSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE10pointer_toERS6_>
 8002064:	60f8      	str	r0, [r7, #12]
      __node_alloc_traits::deallocate(_M_node_allocator(), __ptr, 1);
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f7ff ff2f 	bl	8001eca <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE17_M_node_allocatorEv>
 800206c:	4603      	mov	r3, r0
 800206e:	2201      	movs	r2, #1
 8002070:	68f9      	ldr	r1, [r7, #12]
 8002072:	4618      	mov	r0, r3
 8002074:	f7ff ffa1 	bl	8001fba <_ZNSt16allocator_traitsISaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE10deallocateERS7_PS6_j>
    }
 8002078:	bf00      	nop
 800207a:	3710      	adds	r7, #16
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}

08002080 <_ZNSt14pointer_traitsIPPNSt8__detail15_Hash_node_baseEE10pointer_toERS2_>:
      pointer_to(__make_not_void<element_type>& __r) noexcept
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
      { return std::addressof(__r); }
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	f000 f9bc 	bl	8002406 <_ZSt9addressofIPNSt8__detail15_Hash_node_baseEEPT_RS3_>
 800208e:	4603      	mov	r3, r0
 8002090:	4618      	mov	r0, r3
 8002092:	3708      	adds	r7, #8
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}

08002098 <_ZNSt16allocator_traitsISaIPNSt8__detail15_Hash_node_baseEEE10deallocateERS3_PS2_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8002098:	b580      	push	{r7, lr}
 800209a:	b084      	sub	sp, #16
 800209c:	af00      	add	r7, sp, #0
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	60b9      	str	r1, [r7, #8]
 80020a2:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	68b9      	ldr	r1, [r7, #8]
 80020a8:	68f8      	ldr	r0, [r7, #12]
 80020aa:	f000 f9b8 	bl	800241e <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE10deallocateEPS3_j>
 80020ae:	bf00      	nop
 80020b0:	3710      	adds	r7, #16
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}

080020b6 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ERKSA_RKS8_RKS4_>:
      _Hashtable(const _Hash& __h, const _Equal& __eq,
 80020b6:	b590      	push	{r4, r7, lr}
 80020b8:	b087      	sub	sp, #28
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	60f8      	str	r0, [r7, #12]
 80020be:	60b9      	str	r1, [r7, #8]
 80020c0:	607a      	str	r2, [r7, #4]
 80020c2:	603b      	str	r3, [r7, #0]
	__enable_default_ctor(_Enable_default_constructor_tag{})
 80020c4:	687a      	ldr	r2, [r7, #4]
 80020c6:	68b9      	ldr	r1, [r7, #8]
 80020c8:	68f8      	ldr	r0, [r7, #12]
 80020ca:	f000 f9c5 	bl	8002458 <_ZNSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ERKS9_RKS7_>
	__hashtable_alloc(__node_alloc_type(__a)),
 80020ce:	f107 0314 	add.w	r3, r7, #20
 80020d2:	6839      	ldr	r1, [r7, #0]
 80020d4:	4618      	mov	r0, r3
 80020d6:	f000 f9b2 	bl	800243e <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1IS4_EERKSaIT_E>
	__enable_default_ctor(_Enable_default_constructor_tag{})
 80020da:	f107 0314 	add.w	r3, r7, #20
 80020de:	4619      	mov	r1, r3
 80020e0:	68f8      	ldr	r0, [r7, #12]
 80020e2:	f7ff fb11 	bl	8001708 <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEC1IS7_EEOT_>
	__hashtable_alloc(__node_alloc_type(__a)),
 80020e6:	f107 0314 	add.w	r3, r7, #20
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7ff fb00 	bl	80016f0 <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEED1Ev>
	__enable_default_ctor(_Enable_default_constructor_tag{})
 80020f0:	4621      	mov	r1, r4
 80020f2:	68f8      	ldr	r0, [r7, #12]
 80020f4:	f000 f9c3 	bl	800247e <_ZNSt27_Enable_default_constructorILb1ENSt8__detail15_Hash_node_baseEEC1ESt31_Enable_default_constructor_tag>
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	f103 0218 	add.w	r2, r3, #24
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	601a      	str	r2, [r3, #0]
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	2201      	movs	r2, #1
 8002106:	605a      	str	r2, [r3, #4]
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	3308      	adds	r3, #8
 800210c:	4618      	mov	r0, r3
 800210e:	f7ff f836 	bl	800117e <_ZNSt8__detail15_Hash_node_baseC1Ev>
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2200      	movs	r2, #0
 8002116:	60da      	str	r2, [r3, #12]
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	3310      	adds	r3, #16
 800211c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8002120:	4618      	mov	r0, r3
 8002122:	f7ff f84e 	bl	80011c2 <_ZNSt8__detail20_Prime_rehash_policyC1Ef>
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2200      	movs	r2, #0
 800212a:	619a      	str	r2, [r3, #24]
      { }
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	4618      	mov	r0, r3
 8002130:	371c      	adds	r7, #28
 8002132:	46bd      	mov	sp, r7
 8002134:	bd90      	pop	{r4, r7, pc}

08002136 <_ZNSt8__detail12_Insert_baseIhSt4pairIKh11GPIOPortPinESaIS4_ENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_20_Prime_rehash_policyENS_17_Hashtable_traitsILb0ELb0ELb1EEEE20_M_conjure_hashtableEv>:
      _M_conjure_hashtable()
 8002136:	b480      	push	{r7}
 8002138:	b083      	sub	sp, #12
 800213a:	af00      	add	r7, sp, #0
 800213c:	6078      	str	r0, [r7, #4]
      { return *(static_cast<__hashtable*>(this)); }
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4618      	mov	r0, r3
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_insertIRKS3_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEES0_INS5_14_Node_iteratorIS3_Lb0ELb0EEEbEOT_RKT0_St17integral_constantIbLb1EE>:
      _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 800214c:	b580      	push	{r7, lr}
 800214e:	b090      	sub	sp, #64	; 0x40
 8002150:	af02      	add	r7, sp, #8
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	607a      	str	r2, [r7, #4]
 8002158:	603b      	str	r3, [r7, #0]
	const key_type& __k = _ExtractKey{}(__v);
 800215a:	f107 031c 	add.w	r3, r7, #28
 800215e:	6879      	ldr	r1, [r7, #4]
 8002160:	4618      	mov	r0, r3
 8002162:	f7ff ff59 	bl	8002018 <_ZNKSt8__detail10_Select1stclIRKSt4pairIKh11GPIOPortPinEEEDTcl3getILi0EEcl7forwardIT_Efp_EEEOS8_>
 8002166:	6378      	str	r0, [r7, #52]	; 0x34
	__hash_code __code = this->_M_hash_code(__k);
 8002168:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800216a:	68b8      	ldr	r0, [r7, #8]
 800216c:	f7ff ff34 	bl	8001fd8 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE12_M_hash_codeERS2_>
 8002170:	6338      	str	r0, [r7, #48]	; 0x30
	size_type __bkt = _M_bucket_index(__code);
 8002172:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002174:	68b8      	ldr	r0, [r7, #8]
 8002176:	f000 f98e 	bl	8002496 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexEj>
 800217a:	62f8      	str	r0, [r7, #44]	; 0x2c
	if (__node_ptr __node = _M_find_node(__bkt, __k, __code))
 800217c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800217e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002180:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002182:	68b8      	ldr	r0, [r7, #8]
 8002184:	f000 f998 	bl	80024b8 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEjRS1_j>
 8002188:	62b8      	str	r0, [r7, #40]	; 0x28
 800218a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800218c:	2b00      	cmp	r3, #0
 800218e:	d011      	beq.n	80021b4 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_insertIRKS3_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEES0_INS5_14_Node_iteratorIS3_Lb0ELb0EEEbEOT_RKT0_St17integral_constantIbLb1EE+0x68>
	  return { iterator(__node), false };
 8002190:	f107 0320 	add.w	r3, r7, #32
 8002194:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002196:	4618      	mov	r0, r3
 8002198:	f000 f9a7 	bl	80024ea <_ZNSt8__detail14_Node_iteratorISt4pairIKh11GPIOPortPinELb0ELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>
 800219c:	2300      	movs	r3, #0
 800219e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80021a2:	f107 0226 	add.w	r2, r7, #38	; 0x26
 80021a6:	f107 0320 	add.w	r3, r7, #32
 80021aa:	4619      	mov	r1, r3
 80021ac:	68f8      	ldr	r0, [r7, #12]
 80021ae:	f000 f9ab 	bl	8002508 <_ZNSt4pairINSt8__detail14_Node_iteratorIS_IKh11GPIOPortPinELb0ELb0EEEbEC1IS5_bLb1EEEOT_OT0_>
      }
 80021b2:	e02a      	b.n	800220a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_insertIRKS3_NS5_10_AllocNodeISaINS5_10_Hash_nodeIS3_Lb0EEEEEEEES0_INS5_14_Node_iteratorIS3_Lb0ELb0EEEbEOT_RKT0_St17integral_constantIbLb1EE+0xbe>
	_Scoped_node __node{ __node_gen(std::forward<_Arg>(__v)), this };
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	f7ff fd4f 	bl	8001c58 <_ZSt7forwardIRKSt4pairIKh11GPIOPortPinEEOT_RNSt16remove_referenceIS6_E4typeE>
 80021ba:	4603      	mov	r3, r0
 80021bc:	4619      	mov	r1, r3
 80021be:	6838      	ldr	r0, [r7, #0]
 80021c0:	f7ff fc3a 	bl	8001a38 <_ZNKSt8__detail10_AllocNodeISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEEclIRKS5_EEPS6_OT_>
 80021c4:	4601      	mov	r1, r0
 80021c6:	f107 0314 	add.w	r3, r7, #20
 80021ca:	68ba      	ldr	r2, [r7, #8]
 80021cc:	4618      	mov	r0, r3
 80021ce:	f000 f9b4 	bl	800253a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_Scoped_nodeC1EPNS5_10_Hash_nodeIS3_Lb0EEEPNS5_16_Hashtable_allocISaISJ_EEE>
	  = _M_insert_unique_node(__bkt, __code, __node._M_node);
 80021d2:	69bb      	ldr	r3, [r7, #24]
 80021d4:	2201      	movs	r2, #1
 80021d6:	9200      	str	r2, [sp, #0]
 80021d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80021da:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80021dc:	68b8      	ldr	r0, [r7, #8]
 80021de:	f000 f9d4 	bl	800258a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEjjPNS5_10_Hash_nodeIS3_Lb0EEEj>
 80021e2:	4603      	mov	r3, r0
 80021e4:	613b      	str	r3, [r7, #16]
	__node._M_node = nullptr;
 80021e6:	2300      	movs	r3, #0
 80021e8:	61bb      	str	r3, [r7, #24]
	return { __pos, true };
 80021ea:	2301      	movs	r3, #1
 80021ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80021f0:	f107 0227 	add.w	r2, r7, #39	; 0x27
 80021f4:	f107 0310 	add.w	r3, r7, #16
 80021f8:	4619      	mov	r1, r3
 80021fa:	68f8      	ldr	r0, [r7, #12]
 80021fc:	f000 fa0e 	bl	800261c <_ZNSt4pairINSt8__detail14_Node_iteratorIS_IKh11GPIOPortPinELb0ELb0EEEbEC1IRS5_bLb1EEEOT_OT0_>
      }
 8002200:	f107 0314 	add.w	r3, r7, #20
 8002204:	4618      	mov	r0, r3
 8002206:	f000 f9ab 	bl	8002560 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_Scoped_nodeD1Ev>
 800220a:	68f8      	ldr	r0, [r7, #12]
 800220c:	3738      	adds	r7, #56	; 0x38
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}

08002212 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEELb1EE6_M_getEv>:
      _Tp& _M_get() { return static_cast<_Tp&>(*this); }
 8002212:	b480      	push	{r7}
 8002214:	b083      	sub	sp, #12
 8002216:	af00      	add	r7, sp, #0
 8002218:	6078      	str	r0, [r7, #4]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4618      	mov	r0, r3
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	4618      	mov	r0, r3
 8002234:	370c      	adds	r7, #12
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr

0800223e <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800223e:	b480      	push	{r7}
 8002240:	b083      	sub	sp, #12
 8002242:	af00      	add	r7, sp, #0
 8002244:	6078      	str	r0, [r7, #4]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4618      	mov	r0, r3
 800224a:	370c      	adds	r7, #12
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <_ZNK9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 800225c:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 8002260:	4618      	mov	r0, r3
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	60b9      	str	r1, [r7, #8]
 8002276:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8002278:	68f8      	ldr	r0, [r7, #12]
 800227a:	f7ff ffeb 	bl	8002254 <_ZNK9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE11_M_max_sizeEv>
 800227e:	4602      	mov	r2, r0
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	4293      	cmp	r3, r2
 8002284:	bf8c      	ite	hi
 8002286:	2301      	movhi	r3, #1
 8002288:	2300      	movls	r3, #0
 800228a:	b2db      	uxtb	r3, r3
 800228c:	2b00      	cmp	r3, #0
 800228e:	bf14      	ite	ne
 8002290:	2301      	movne	r3, #1
 8002292:	2300      	moveq	r3, #0
 8002294:	b2db      	uxtb	r3, r3
 8002296:	2b00      	cmp	r3, #0
 8002298:	d007      	beq.n	80022aa <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022a0:	d301      	bcc.n	80022a6 <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 80022a2:	f006 f9e1 	bl	8008668 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 80022a6:	f006 f9dc 	bl	8008662 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	4618      	mov	r0, r3
 80022b0:	f006 f9c6 	bl	8008640 <_Znwj>
 80022b4:	4603      	mov	r3, r0
      }
 80022b6:	4618      	mov	r0, r3
 80022b8:	3710      	adds	r7, #16
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}

080022be <_ZN9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE7_M_addrEv>:
      _M_addr() noexcept
 80022be:	b480      	push	{r7}
 80022c0:	b083      	sub	sp, #12
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
        return static_cast<void*>(&_M_storage);
 80022c6:	687b      	ldr	r3, [r7, #4]
      }
 80022c8:	4618      	mov	r0, r3
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr

080022d4 <_ZNK9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE11_M_max_sizeEv>:
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 80022dc:	f06f 4378 	mvn.w	r3, #4160749568	; 0xf8000000
      }
 80022e0:	4618      	mov	r0, r3
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	60f8      	str	r0, [r7, #12]
 80022f4:	60b9      	str	r1, [r7, #8]
 80022f6:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 80022f8:	68f8      	ldr	r0, [r7, #12]
 80022fa:	f7ff ffeb 	bl	80022d4 <_ZNK9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE11_M_max_sizeEv>
 80022fe:	4602      	mov	r2, r0
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	4293      	cmp	r3, r2
 8002304:	bf8c      	ite	hi
 8002306:	2301      	movhi	r3, #1
 8002308:	2300      	movls	r3, #0
 800230a:	b2db      	uxtb	r3, r3
 800230c:	2b00      	cmp	r3, #0
 800230e:	bf14      	ite	ne
 8002310:	2301      	movne	r3, #1
 8002312:	2300      	moveq	r3, #0
 8002314:	b2db      	uxtb	r3, r3
 8002316:	2b00      	cmp	r3, #0
 8002318:	d007      	beq.n	800232a <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002320:	d301      	bcc.n	8002326 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8002322:	f006 f9a1 	bl	8008668 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8002326:	f006 f99c 	bl	8008662 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	011b      	lsls	r3, r3, #4
 800232e:	4618      	mov	r0, r3
 8002330:	f006 f986 	bl	8008640 <_Znwj>
 8002334:	4603      	mov	r3, r0
      }
 8002336:	4618      	mov	r0, r3
 8002338:	3710      	adds	r7, #16
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}

0800233e <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE9constructIS6_JRKS6_EEEvPT_DpOT0_>:
	construct(_Up* __p, _Args&&... __args)
 800233e:	b590      	push	{r4, r7, lr}
 8002340:	b085      	sub	sp, #20
 8002342:	af00      	add	r7, sp, #0
 8002344:	60f8      	str	r0, [r7, #12]
 8002346:	60b9      	str	r1, [r7, #8]
 8002348:	607a      	str	r2, [r7, #4]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f7ff fc84 	bl	8001c58 <_ZSt7forwardIRKSt4pairIKh11GPIOPortPinEEOT_RNSt16remove_referenceIS6_E4typeE>
 8002350:	4604      	mov	r4, r0
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	4619      	mov	r1, r3
 8002356:	200c      	movs	r0, #12
 8002358:	f7fe fef8 	bl	800114c <_ZnwjPv>
 800235c:	4603      	mov	r3, r0
 800235e:	4622      	mov	r2, r4
 8002360:	ca07      	ldmia	r2, {r0, r1, r2}
 8002362:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002366:	bf00      	nop
 8002368:	3714      	adds	r7, #20
 800236a:	46bd      	mov	sp, r7
 800236c:	bd90      	pop	{r4, r7, pc}

0800236e <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE10deallocateEPS7_j>:
      deallocate(_Tp* __p, size_type __t __attribute__ ((__unused__)))
 800236e:	b580      	push	{r7, lr}
 8002370:	b084      	sub	sp, #16
 8002372:	af00      	add	r7, sp, #0
 8002374:	60f8      	str	r0, [r7, #12]
 8002376:	60b9      	str	r1, [r7, #8]
 8002378:	607a      	str	r2, [r7, #4]
	::operator delete(__p
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	011b      	lsls	r3, r3, #4
 800237e:	4619      	mov	r1, r3
 8002380:	68b8      	ldr	r0, [r7, #8]
 8002382:	f006 f95b 	bl	800863c <_ZdlPvj>
      }
 8002386:	bf00      	nop
 8002388:	3710      	adds	r7, #16
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}

0800238e <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE7_M_hashEv>:
      _M_hash() const { return __ebo_hash::_M_cget(); }
 800238e:	b580      	push	{r7, lr}
 8002390:	b082      	sub	sp, #8
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f000 f959 	bl	800264e <_ZNKSt8__detail21_Hashtable_ebo_helperILi1ESt4hashIhELb1EE7_M_cgetEv>
 800239c:	4603      	mov	r3, r0
 800239e:	4618      	mov	r0, r3
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE9_M_valptrEv>:
      _M_valptr() const noexcept
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b082      	sub	sp, #8
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
      { return _M_storage._M_ptr(); }
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4618      	mov	r0, r3
 80023b2:	f000 f957 	bl	8002664 <_ZNK9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE6_M_ptrEv>
 80023b6:	4603      	mov	r3, r0
 80023b8:	4618      	mov	r0, r3
 80023ba:	3708      	adds	r7, #8
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}

080023c0 <_ZSt3getILj0EKh11GPIOPortPinERKNSt13tuple_elementIXT_ESt4pairIT0_T1_EE4typeERKS6_>:
    get(pair<_Tp1, _Tp2>&& __in) noexcept
    { return __pair_get<_Int>::__move_get(std::move(__in)); }

  template<size_t _Int, class _Tp1, class _Tp2>
    constexpr const typename tuple_element<_Int, pair<_Tp1, _Tp2>>::type&
    get(const pair<_Tp1, _Tp2>& __in) noexcept
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
    { return __pair_get<_Int>::__const_get(__in); }
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	f000 f957 	bl	800267c <_ZNSt10__pair_getILj0EE11__const_getIKh11GPIOPortPinEERKT_RKSt4pairIS4_T0_E>
 80023ce:	4603      	mov	r3, r0
 80023d0:	4618      	mov	r0, r3
 80023d2:	3708      	adds	r7, #8
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE7destroyIS6_EEvPT_>:
	destroy(_Up* __p)
 80023d8:	b480      	push	{r7}
 80023da:	b083      	sub	sp, #12
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
 80023e0:	6039      	str	r1, [r7, #0]
	{ __p->~_Up(); }
 80023e2:	bf00      	nop
 80023e4:	370c      	adds	r7, #12
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr

080023ee <_ZNSt14pointer_traitsIPNSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEE10pointer_toERS6_>:
      pointer_to(__make_not_void<element_type>& __r) noexcept
 80023ee:	b580      	push	{r7, lr}
 80023f0:	b082      	sub	sp, #8
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	6078      	str	r0, [r7, #4]
      { return std::addressof(__r); }
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f000 f94b 	bl	8002692 <_ZSt9addressofINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEPT_RS7_>
 80023fc:	4603      	mov	r3, r0
 80023fe:	4618      	mov	r0, r3
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}

08002406 <_ZSt9addressofIPNSt8__detail15_Hash_node_baseEEPT_RS3_>:
   *  @return   The actual address.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    inline _GLIBCXX17_CONSTEXPR _Tp*
    addressof(_Tp& __r) noexcept
 8002406:	b580      	push	{r7, lr}
 8002408:	b082      	sub	sp, #8
 800240a:	af00      	add	r7, sp, #0
 800240c:	6078      	str	r0, [r7, #4]
    { return std::__addressof(__r); }
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f000 f94b 	bl	80026aa <_ZSt11__addressofIPNSt8__detail15_Hash_node_baseEEPT_RS3_>
 8002414:	4603      	mov	r3, r0
 8002416:	4618      	mov	r0, r3
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}

0800241e <_ZN9__gnu_cxx13new_allocatorIPNSt8__detail15_Hash_node_baseEE10deallocateEPS3_j>:
      deallocate(_Tp* __p, size_type __t __attribute__ ((__unused__)))
 800241e:	b580      	push	{r7, lr}
 8002420:	b084      	sub	sp, #16
 8002422:	af00      	add	r7, sp, #0
 8002424:	60f8      	str	r0, [r7, #12]
 8002426:	60b9      	str	r1, [r7, #8]
 8002428:	607a      	str	r2, [r7, #4]
	::operator delete(__p
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	4619      	mov	r1, r3
 8002430:	68b8      	ldr	r0, [r7, #8]
 8002432:	f006 f903 	bl	800863c <_ZdlPvj>
      }
 8002436:	bf00      	nop
 8002438:	3710      	adds	r7, #16
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}

0800243e <_ZNSaINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1IS4_EERKSaIT_E>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }
 800243e:	b580      	push	{r7, lr}
 8002440:	b082      	sub	sp, #8
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
 8002446:	6039      	str	r1, [r7, #0]
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	f000 f939 	bl	80026c0 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1Ev>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4618      	mov	r0, r3
 8002452:	3708      	adds	r7, #8
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}

08002458 <_ZNSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEEC1ERKS9_RKS7_>:
      _Hashtable_base(const _Hash& __hash, const _Equal& __eq)
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	60b9      	str	r1, [r7, #8]
 8002462:	607a      	str	r2, [r7, #4]
      : __hash_code_base(__hash), _EqualEBO(__eq)
 8002464:	68b9      	ldr	r1, [r7, #8]
 8002466:	68f8      	ldr	r0, [r7, #12]
 8002468:	f000 f935 	bl	80026d6 <_ZNSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EEC1ERKS7_>
 800246c:	6879      	ldr	r1, [r7, #4]
 800246e:	68f8      	ldr	r0, [r7, #12]
 8002470:	f000 f93f 	bl	80026f2 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESt8equal_toIhELb1EEC1IRKS2_EEOT_>
      { }
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	4618      	mov	r0, r3
 8002478:	3710      	adds	r7, #16
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}

0800247e <_ZNSt27_Enable_default_constructorILb1ENSt8__detail15_Hash_node_baseEEC1ESt31_Enable_default_constructor_tag>:
    _Enable_default_constructor&
    operator=(_Enable_default_constructor&&) noexcept = default;

    // Can be used in other ctors.
    constexpr explicit
    _Enable_default_constructor(_Enable_default_constructor_tag) { }
 800247e:	b480      	push	{r7}
 8002480:	b083      	sub	sp, #12
 8002482:	af00      	add	r7, sp, #0
 8002484:	6078      	str	r0, [r7, #4]
 8002486:	7039      	strb	r1, [r7, #0]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	4618      	mov	r0, r3
 800248c:	370c      	adds	r7, #12
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr

08002496 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexEj>:
      _M_bucket_index(__hash_code __c) const
 8002496:	b580      	push	{r7, lr}
 8002498:	b082      	sub	sp, #8
 800249a:	af00      	add	r7, sp, #0
 800249c:	6078      	str	r0, [r7, #4]
 800249e:	6039      	str	r1, [r7, #0]
      { return __hash_code_base::_M_bucket_index(__c, _M_bucket_count); }
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	461a      	mov	r2, r3
 80024a6:	6839      	ldr	r1, [r7, #0]
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f000 f92f 	bl	800270c <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEjj>
 80024ae:	4603      	mov	r3, r0
 80024b0:	4618      	mov	r0, r3
 80024b2:	3708      	adds	r7, #8
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEjRS1_j>:
      _M_find_node(size_type __bkt, const key_type& __key,
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b086      	sub	sp, #24
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
 80024c4:	603b      	str	r3, [r7, #0]
	__node_base_ptr __before_n = _M_find_before_node(__bkt, __key, __c);
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	68b9      	ldr	r1, [r7, #8]
 80024cc:	68f8      	ldr	r0, [r7, #12]
 80024ce:	f000 f92f 	bl	8002730 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j>
 80024d2:	6178      	str	r0, [r7, #20]
	if (__before_n)
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d002      	beq.n	80024e0 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEjRS1_j+0x28>
	  return static_cast<__node_ptr>(__before_n->_M_nxt);
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	e000      	b.n	80024e2 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_M_find_nodeEjRS1_j+0x2a>
	return nullptr;
 80024e0:	2300      	movs	r3, #0
      }
 80024e2:	4618      	mov	r0, r3
 80024e4:	3718      	adds	r7, #24
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}

080024ea <_ZNSt8__detail14_Node_iteratorISt4pairIKh11GPIOPortPinELb0ELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>:
      _Node_iterator(__node_type* __p) noexcept
 80024ea:	b580      	push	{r7, lr}
 80024ec:	b082      	sub	sp, #8
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	6078      	str	r0, [r7, #4]
 80024f2:	6039      	str	r1, [r7, #0]
      : __base_type(__p) { }
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6839      	ldr	r1, [r7, #0]
 80024f8:	4618      	mov	r0, r3
 80024fa:	f000 f95e 	bl	80027ba <_ZNSt8__detail19_Node_iterator_baseISt4pairIKh11GPIOPortPinELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4618      	mov	r0, r3
 8002502:	3708      	adds	r7, #8
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <_ZNSt4pairINSt8__detail14_Node_iteratorIS_IKh11GPIOPortPinELb0ELb0EEEbEC1IS5_bLb1EEEOT_OT0_>:
	       enable_if<_PCCP::template
			   _MoveConstructiblePair<_U1, _U2>()
			  && _PCCP::template
			   _ImplicitlyMoveConvertiblePair<_U1, _U2>(),
                         bool>::type=true>
	constexpr pair(_U1&& __x, _U2&& __y)
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	607a      	str	r2, [r7, #4]
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 8002514:	68b8      	ldr	r0, [r7, #8]
 8002516:	f000 f95f 	bl	80027d8 <_ZSt7forwardINSt8__detail14_Node_iteratorISt4pairIKh11GPIOPortPinELb0ELb0EEEEOT_RNSt16remove_referenceIS7_E4typeE>
 800251a:	4602      	mov	r2, r0
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6812      	ldr	r2, [r2, #0]
 8002520:	601a      	str	r2, [r3, #0]
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f7ff f8bf 	bl	80016a6 <_ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE>
 8002528:	4603      	mov	r3, r0
 800252a:	781a      	ldrb	r2, [r3, #0]
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	711a      	strb	r2, [r3, #4]
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	4618      	mov	r0, r3
 8002534:	3710      	adds	r7, #16
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}

0800253a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_Scoped_nodeC1EPNS5_10_Hash_nodeIS3_Lb0EEEPNS5_16_Hashtable_allocISaISJ_EEE>:
	_Scoped_node(__node_ptr __n, __hashtable_alloc* __h)
 800253a:	b480      	push	{r7}
 800253c:	b085      	sub	sp, #20
 800253e:	af00      	add	r7, sp, #0
 8002540:	60f8      	str	r0, [r7, #12]
 8002542:	60b9      	str	r1, [r7, #8]
 8002544:	607a      	str	r2, [r7, #4]
	: _M_h(__h), _M_node(__n) { }
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	601a      	str	r2, [r3, #0]
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	68ba      	ldr	r2, [r7, #8]
 8002550:	605a      	str	r2, [r3, #4]
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	4618      	mov	r0, r3
 8002556:	3714      	adds	r7, #20
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_Scoped_nodeD1Ev>:
	~_Scoped_node() { if (_M_node) _M_h->_M_deallocate_node(_M_node); };
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d007      	beq.n	8002580 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE12_Scoped_nodeD1Ev+0x20>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	4619      	mov	r1, r3
 800257a:	4610      	mov	r0, r2
 800257c:	f7ff fbfd 	bl	8001d7a <_ZNSt8__detail16_Hashtable_allocISaINS_10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEE18_M_deallocate_nodeEPS6_>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	4618      	mov	r0, r3
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}

0800258a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEjjPNS5_10_Hash_nodeIS3_Lb0EEEj>:
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 800258a:	b590      	push	{r4, r7, lr}
 800258c:	b08d      	sub	sp, #52	; 0x34
 800258e:	af02      	add	r7, sp, #8
 8002590:	60f8      	str	r0, [r7, #12]
 8002592:	60b9      	str	r1, [r7, #8]
 8002594:	607a      	str	r2, [r7, #4]
 8002596:	603b      	str	r3, [r7, #0]
      const __rehash_state& __saved_state = _M_rehash_policy._M_state();
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	3310      	adds	r3, #16
 800259c:	4618      	mov	r0, r3
 800259e:	f7fe fe23 	bl	80011e8 <_ZNKSt8__detail20_Prime_rehash_policy8_M_stateEv>
 80025a2:	4603      	mov	r3, r0
 80025a4:	61fb      	str	r3, [r7, #28]
 80025a6:	f107 031c 	add.w	r3, r7, #28
 80025aa:	627b      	str	r3, [r7, #36]	; 0x24
	= _M_rehash_policy._M_need_rehash(_M_bucket_count, _M_element_count,
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	f103 0110 	add.w	r1, r3, #16
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	685a      	ldr	r2, [r3, #4]
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	68dc      	ldr	r4, [r3, #12]
 80025ba:	f107 0014 	add.w	r0, r7, #20
 80025be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025c0:	9300      	str	r3, [sp, #0]
 80025c2:	4623      	mov	r3, r4
 80025c4:	f006 f898 	bl	80086f8 <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj>
      if (__do_rehash.first)
 80025c8:	7d3b      	ldrb	r3, [r7, #20]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d00a      	beq.n	80025e4 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_insert_unique_nodeEjjPNS5_10_Hash_nodeIS3_Lb0EEEj+0x5a>
	  _M_rehash(__do_rehash.second, __saved_state);
 80025ce:	69bb      	ldr	r3, [r7, #24]
 80025d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025d2:	4619      	mov	r1, r3
 80025d4:	68f8      	ldr	r0, [r7, #12]
 80025d6:	f000 f90a 	bl	80027ee <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_rehashEjRKj>
	  __bkt = _M_bucket_index(__code);
 80025da:	6879      	ldr	r1, [r7, #4]
 80025dc:	68f8      	ldr	r0, [r7, #12]
 80025de:	f7ff ff5a 	bl	8002496 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexEj>
 80025e2:	60b8      	str	r0, [r7, #8]
      this->_M_store_code(*__node, __code);
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	3304      	adds	r3, #4
 80025e8:	687a      	ldr	r2, [r7, #4]
 80025ea:	4619      	mov	r1, r3
 80025ec:	68f8      	ldr	r0, [r7, #12]
 80025ee:	f000 f90d 	bl	800280c <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE13_M_store_codeERNS_21_Hash_node_code_cacheILb0EEEj>
      _M_insert_bucket_begin(__bkt, __node);
 80025f2:	683a      	ldr	r2, [r7, #0]
 80025f4:	68b9      	ldr	r1, [r7, #8]
 80025f6:	68f8      	ldr	r0, [r7, #12]
 80025f8:	f000 f914 	bl	8002824 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEE>
      ++_M_element_count;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	1c5a      	adds	r2, r3, #1
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	60da      	str	r2, [r3, #12]
      return iterator(__node);
 8002606:	f107 0320 	add.w	r3, r7, #32
 800260a:	6839      	ldr	r1, [r7, #0]
 800260c:	4618      	mov	r0, r3
 800260e:	f7ff ff6c 	bl	80024ea <_ZNSt8__detail14_Node_iteratorISt4pairIKh11GPIOPortPinELb0ELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>
 8002612:	6a3b      	ldr	r3, [r7, #32]
    }
 8002614:	4618      	mov	r0, r3
 8002616:	372c      	adds	r7, #44	; 0x2c
 8002618:	46bd      	mov	sp, r7
 800261a:	bd90      	pop	{r4, r7, pc}

0800261c <_ZNSt4pairINSt8__detail14_Node_iteratorIS_IKh11GPIOPortPinELb0ELb0EEEbEC1IRS5_bLb1EEEOT_OT0_>:
	constexpr pair(_U1&& __x, _U2&& __y)
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	60f8      	str	r0, [r7, #12]
 8002624:	60b9      	str	r1, [r7, #8]
 8002626:	607a      	str	r2, [r7, #4]
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 8002628:	68b8      	ldr	r0, [r7, #8]
 800262a:	f000 f942 	bl	80028b2 <_ZSt7forwardIRNSt8__detail14_Node_iteratorISt4pairIKh11GPIOPortPinELb0ELb0EEEEOT_RNSt16remove_referenceIS8_E4typeE>
 800262e:	4602      	mov	r2, r0
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	6812      	ldr	r2, [r2, #0]
 8002634:	601a      	str	r2, [r3, #0]
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f7ff f835 	bl	80016a6 <_ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE>
 800263c:	4603      	mov	r3, r0
 800263e:	781a      	ldrb	r2, [r3, #0]
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	711a      	strb	r2, [r3, #4]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	4618      	mov	r0, r3
 8002648:	3710      	adds	r7, #16
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}

0800264e <_ZNKSt8__detail21_Hashtable_ebo_helperILi1ESt4hashIhELb1EE7_M_cgetEv>:
      const _Tp& _M_cget() const { return static_cast<const _Tp&>(*this); }
 800264e:	b480      	push	{r7}
 8002650:	b083      	sub	sp, #12
 8002652:	af00      	add	r7, sp, #0
 8002654:	6078      	str	r0, [r7, #4]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4618      	mov	r0, r3
 800265a:	370c      	adds	r7, #12
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <_ZNK9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE6_M_ptrEv>:

      const _Tp*
      _M_ptr() const noexcept
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
      { return static_cast<const _Tp*>(_M_addr()); }
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f000 f92b 	bl	80028c8 <_ZNK9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE7_M_addrEv>
 8002672:	4603      	mov	r3, r0
 8002674:	4618      	mov	r0, r3
 8002676:	3708      	adds	r7, #8
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}

0800267c <_ZNSt10__pair_getILj0EE11__const_getIKh11GPIOPortPinEERKT_RKSt4pairIS4_T0_E>:
	__const_get(const pair<_Tp1, _Tp2>& __pair) noexcept
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
	{ return __pair.first; }
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	4618      	mov	r0, r3
 8002688:	370c      	adds	r7, #12
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr

08002692 <_ZSt9addressofINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEPT_RS7_>:
    addressof(_Tp& __r) noexcept
 8002692:	b580      	push	{r7, lr}
 8002694:	b082      	sub	sp, #8
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
    { return std::__addressof(__r); }
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f000 f91f 	bl	80028de <_ZSt11__addressofINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEPT_RS7_>
 80026a0:	4603      	mov	r3, r0
 80026a2:	4618      	mov	r0, r3
 80026a4:	3708      	adds	r7, #8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}

080026aa <_ZSt11__addressofIPNSt8__detail15_Hash_node_baseEEPT_RS3_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 80026aa:	b480      	push	{r7}
 80026ac:	b083      	sub	sp, #12
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4618      	mov	r0, r3
 80026b6:	370c      	adds	r7, #12
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <_ZN9__gnu_cxx13new_allocatorINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	4618      	mov	r0, r3
 80026cc:	370c      	adds	r7, #12
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr

080026d6 <_ZNSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EEC1ERKS7_>:
      _Hash_code_base(const _Hash& __hash) : __ebo_hash(__hash) { }
 80026d6:	b580      	push	{r7, lr}
 80026d8:	b082      	sub	sp, #8
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
 80026de:	6039      	str	r1, [r7, #0]
 80026e0:	6839      	ldr	r1, [r7, #0]
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	f000 f906 	bl	80028f4 <_ZNSt8__detail21_Hashtable_ebo_helperILi1ESt4hashIhELb1EEC1IRKS2_EEOT_>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	4618      	mov	r0, r3
 80026ec:	3708      	adds	r7, #8
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}

080026f2 <_ZNSt8__detail21_Hashtable_ebo_helperILi0ESt8equal_toIhELb1EEC1IRKS2_EEOT_>:
	_Hashtable_ebo_helper(_OtherTp&& __tp)
 80026f2:	b580      	push	{r7, lr}
 80026f4:	b082      	sub	sp, #8
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	6078      	str	r0, [r7, #4]
 80026fa:	6039      	str	r1, [r7, #0]
	: _Tp(std::forward<_OtherTp>(__tp))
 80026fc:	6838      	ldr	r0, [r7, #0]
 80026fe:	f000 f906 	bl	800290e <_ZSt7forwardIRKSt8equal_toIhEEOT_RNSt16remove_referenceIS4_E4typeE>
	{ }
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4618      	mov	r0, r3
 8002706:	3708      	adds	r7, #8
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}

0800270c <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexEjj>:
      _M_bucket_index(__hash_code __c, std::size_t __bkt_count) const
 800270c:	b580      	push	{r7, lr}
 800270e:	b086      	sub	sp, #24
 8002710:	af00      	add	r7, sp, #0
 8002712:	60f8      	str	r0, [r7, #12]
 8002714:	60b9      	str	r1, [r7, #8]
 8002716:	607a      	str	r2, [r7, #4]
      { return _RangeHash{}(__c, __bkt_count); }
 8002718:	f107 0314 	add.w	r3, r7, #20
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	68b9      	ldr	r1, [r7, #8]
 8002720:	4618      	mov	r0, r3
 8002722:	f7fe fd3a 	bl	800119a <_ZNKSt8__detail18_Mod_range_hashingclEjj>
 8002726:	4603      	mov	r3, r0
 8002728:	4618      	mov	r0, r3
 800272a:	3718      	adds	r7, #24
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}

08002730 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j>:
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8002730:	b580      	push	{r7, lr}
 8002732:	b086      	sub	sp, #24
 8002734:	af00      	add	r7, sp, #0
 8002736:	60f8      	str	r0, [r7, #12]
 8002738:	60b9      	str	r1, [r7, #8]
 800273a:	607a      	str	r2, [r7, #4]
 800273c:	603b      	str	r3, [r7, #0]
      __node_base_ptr __prev_p = _M_buckets[__bkt];
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	4413      	add	r3, r2
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	617b      	str	r3, [r7, #20]
      if (!__prev_p)
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d101      	bne.n	8002756 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x26>
	return nullptr;
 8002752:	2300      	movs	r3, #0
 8002754:	e02d      	b.n	80027b2 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x82>
      for (__node_ptr __p = static_cast<__node_ptr>(__prev_p->_M_nxt);;
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	613b      	str	r3, [r7, #16]
	  if (this->_M_equals(__k, __code, *__p))
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	3304      	adds	r3, #4
 8002760:	683a      	ldr	r2, [r7, #0]
 8002762:	6879      	ldr	r1, [r7, #4]
 8002764:	68f8      	ldr	r0, [r7, #12]
 8002766:	f000 f8dd 	bl	8002924 <_ZNKSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_jRKNS_16_Hash_node_valueIS4_Lb0EEE>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x44>
	    return __prev_p;
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	e01e      	b.n	80027b2 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x82>
	  if (!__p->_M_nxt || _M_bucket_index(*__p->_M_next()) != __bkt)
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d00c      	beq.n	8002796 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x66>
 800277c:	6938      	ldr	r0, [r7, #16]
 800277e:	f7ff f98a 	bl	8001a96 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>
 8002782:	4603      	mov	r3, r0
 8002784:	3304      	adds	r3, #4
 8002786:	4619      	mov	r1, r3
 8002788:	68f8      	ldr	r0, [r7, #12]
 800278a:	f7ff f990 	bl	8001aae <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERKNS5_16_Hash_node_valueIS3_Lb0EEE>
 800278e:	4602      	mov	r2, r0
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	4293      	cmp	r3, r2
 8002794:	d001      	beq.n	800279a <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x6a>
 8002796:	2301      	movs	r3, #1
 8002798:	e000      	b.n	800279c <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x6c>
 800279a:	2300      	movs	r3, #0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d106      	bne.n	80027ae <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x7e>
	  __prev_p = __p;
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	617b      	str	r3, [r7, #20]
	   __p = __p->_M_next())
 80027a4:	6938      	ldr	r0, [r7, #16]
 80027a6:	f7ff f976 	bl	8001a96 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>
 80027aa:	6138      	str	r0, [r7, #16]
	  if (this->_M_equals(__k, __code, *__p))
 80027ac:	e7d6      	b.n	800275c <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_find_before_nodeEjRS1_j+0x2c>
	    break;
 80027ae:	bf00      	nop
      return nullptr;
 80027b0:	2300      	movs	r3, #0
    }
 80027b2:	4618      	mov	r0, r3
 80027b4:	3718      	adds	r7, #24
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}

080027ba <_ZNSt8__detail19_Node_iterator_baseISt4pairIKh11GPIOPortPinELb0EEC1EPNS_10_Hash_nodeIS4_Lb0EEE>:
      _Node_iterator_base(__node_type* __p) noexcept
 80027ba:	b480      	push	{r7}
 80027bc:	b083      	sub	sp, #12
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
 80027c2:	6039      	str	r1, [r7, #0]
      : _M_cur(__p) { }
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	683a      	ldr	r2, [r7, #0]
 80027c8:	601a      	str	r2, [r3, #0]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4618      	mov	r0, r3
 80027ce:	370c      	adds	r7, #12
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr

080027d8 <_ZSt7forwardINSt8__detail14_Node_iteratorISt4pairIKh11GPIOPortPinELb0ELb0EEEEOT_RNSt16remove_referenceIS7_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80027d8:	b480      	push	{r7}
 80027da:	b083      	sub	sp, #12
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	4618      	mov	r0, r3
 80027e4:	370c      	adds	r7, #12
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr

080027ee <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_rehashEjRKj>:
  template<typename _Key, typename _Value, typename _Alloc,
	   typename _ExtractKey, typename _Equal,
	   typename _Hash, typename _RangeHash, typename _Unused,
	   typename _RehashPolicy, typename _Traits>
    void
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 80027ee:	b580      	push	{r7, lr}
 80027f0:	b084      	sub	sp, #16
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	60f8      	str	r0, [r7, #12]
 80027f6:	60b9      	str	r1, [r7, #8]
 80027f8:	607a      	str	r2, [r7, #4]
	       _Hash, _RangeHash, _Unused, _RehashPolicy, _Traits>::
    _M_rehash(size_type __bkt_count, const __rehash_state& __state)
    {
      __try
	{
	  _M_rehash_aux(__bkt_count, __unique_keys{});
 80027fa:	461a      	mov	r2, r3
 80027fc:	68b9      	ldr	r1, [r7, #8]
 80027fe:	68f8      	ldr	r0, [r7, #12]
 8002800:	f000 f8bd 	bl	800297e <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE>
	  // A failure here means that buckets allocation failed.  We only
	  // have to restore hash policy previous state.
	  _M_rehash_policy._M_reset(__state);
	  __throw_exception_again;
	}
    }
 8002804:	bf00      	nop
 8002806:	3710      	adds	r7, #16
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE13_M_store_codeERNS_21_Hash_node_code_cacheILb0EEEj>:
      _M_store_code(_Hash_node_code_cache<false>&, __hash_code) const
 800280c:	b480      	push	{r7}
 800280e:	b085      	sub	sp, #20
 8002810:	af00      	add	r7, sp, #0
 8002812:	60f8      	str	r0, [r7, #12]
 8002814:	60b9      	str	r1, [r7, #8]
 8002816:	607a      	str	r2, [r7, #4]
      { }
 8002818:	bf00      	nop
 800281a:	3714      	adds	r7, #20
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr

08002824 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEE>:
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 8002824:	b590      	push	{r4, r7, lr}
 8002826:	b085      	sub	sp, #20
 8002828:	af00      	add	r7, sp, #0
 800282a:	60f8      	str	r0, [r7, #12]
 800282c:	60b9      	str	r1, [r7, #8]
 800282e:	607a      	str	r2, [r7, #4]
      if (_M_buckets[__bkt])
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	4413      	add	r3, r2
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d011      	beq.n	8002864 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEE+0x40>
	  __node->_M_nxt = _M_buckets[__bkt]->_M_nxt;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	009b      	lsls	r3, r3, #2
 8002848:	4413      	add	r3, r2
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	601a      	str	r2, [r3, #0]
	  _M_buckets[__bkt]->_M_nxt = __node;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	4413      	add	r3, r2
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	601a      	str	r2, [r3, #0]
    }
 8002862:	e022      	b.n	80028aa <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEE+0x86>
	  __node->_M_nxt = _M_before_begin._M_nxt;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	689a      	ldr	r2, [r3, #8]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	601a      	str	r2, [r3, #0]
	  _M_before_begin._M_nxt = __node;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	609a      	str	r2, [r3, #8]
	  if (__node->_M_nxt)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d00f      	beq.n	800289a <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE22_M_insert_bucket_beginEjPNS5_10_Hash_nodeIS3_Lb0EEE+0x76>
	    _M_buckets[_M_bucket_index(*__node->_M_next())] = __node;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681c      	ldr	r4, [r3, #0]
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f7ff f909 	bl	8001a96 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>
 8002884:	4603      	mov	r3, r0
 8002886:	3304      	adds	r3, #4
 8002888:	4619      	mov	r1, r3
 800288a:	68f8      	ldr	r0, [r7, #12]
 800288c:	f7ff f90f 	bl	8001aae <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE15_M_bucket_indexERKNS5_16_Hash_node_valueIS3_Lb0EEE>
 8002890:	4603      	mov	r3, r0
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	4423      	add	r3, r4
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	601a      	str	r2, [r3, #0]
	  _M_buckets[__bkt] = &_M_before_begin;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	4413      	add	r3, r2
 80028a4:	68fa      	ldr	r2, [r7, #12]
 80028a6:	3208      	adds	r2, #8
 80028a8:	601a      	str	r2, [r3, #0]
    }
 80028aa:	bf00      	nop
 80028ac:	3714      	adds	r7, #20
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd90      	pop	{r4, r7, pc}

080028b2 <_ZSt7forwardIRNSt8__detail14_Node_iteratorISt4pairIKh11GPIOPortPinELb0ELb0EEEEOT_RNSt16remove_referenceIS8_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80028b2:	b480      	push	{r7}
 80028b4:	b083      	sub	sp, #12
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4618      	mov	r0, r3
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <_ZNK9__gnu_cxx16__aligned_bufferISt4pairIKh11GPIOPortPinEE7_M_addrEv>:
      _M_addr() const noexcept
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
        return static_cast<const void*>(&_M_storage);
 80028d0:	687b      	ldr	r3, [r7, #4]
      }
 80028d2:	4618      	mov	r0, r3
 80028d4:	370c      	adds	r7, #12
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr

080028de <_ZSt11__addressofINSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EEEEPT_RS7_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 80028de:	b480      	push	{r7}
 80028e0:	b083      	sub	sp, #12
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4618      	mov	r0, r3
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr

080028f4 <_ZNSt8__detail21_Hashtable_ebo_helperILi1ESt4hashIhELb1EEC1IRKS2_EEOT_>:
	_Hashtable_ebo_helper(_OtherTp&& __tp)
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
	: _Tp(std::forward<_OtherTp>(__tp))
 80028fe:	6838      	ldr	r0, [r7, #0]
 8002900:	f000 f8a1 	bl	8002a46 <_ZSt7forwardIRKSt4hashIhEEOT_RNSt16remove_referenceIS4_E4typeE>
	{ }
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	4618      	mov	r0, r3
 8002908:	3708      	adds	r7, #8
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}

0800290e <_ZSt7forwardIRKSt8equal_toIhEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800290e:	b480      	push	{r7}
 8002910:	b083      	sub	sp, #12
 8002912:	af00      	add	r7, sp, #0
 8002914:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4618      	mov	r0, r3
 800291a:	370c      	adds	r7, #12
 800291c:	46bd      	mov	sp, r7
 800291e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002922:	4770      	bx	lr

08002924 <_ZNKSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_jRKNS_16_Hash_node_valueIS4_Lb0EEE>:
      _M_equals(const _Key& __k, __hash_code __c,
 8002924:	b590      	push	{r4, r7, lr}
 8002926:	b087      	sub	sp, #28
 8002928:	af00      	add	r7, sp, #0
 800292a:	60f8      	str	r0, [r7, #12]
 800292c:	60b9      	str	r1, [r7, #8]
 800292e:	607a      	str	r2, [r7, #4]
 8002930:	603b      	str	r3, [r7, #0]
	return _S_equals(__c, __n) && _M_eq()(__k, _ExtractKey{}(__n._M_v()));
 8002932:	6839      	ldr	r1, [r7, #0]
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	f000 f891 	bl	8002a5c <_ZNSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_S_equalsEjRKNS_21_Hash_node_code_cacheILb0EEE>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d019      	beq.n	8002974 <_ZNKSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_jRKNS_16_Hash_node_valueIS4_Lb0EEE+0x50>
 8002940:	68f8      	ldr	r0, [r7, #12]
 8002942:	f000 f897 	bl	8002a74 <_ZNKSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE5_M_eqEv>
 8002946:	4604      	mov	r4, r0
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	4618      	mov	r0, r3
 800294c:	f7ff fb58 	bl	8002000 <_ZNKSt8__detail21_Hash_node_value_baseISt4pairIKh11GPIOPortPinEE4_M_vEv>
 8002950:	4602      	mov	r2, r0
 8002952:	f107 0314 	add.w	r3, r7, #20
 8002956:	4611      	mov	r1, r2
 8002958:	4618      	mov	r0, r3
 800295a:	f7ff fb5d 	bl	8002018 <_ZNKSt8__detail10_Select1stclIRKSt4pairIKh11GPIOPortPinEEEDTcl3getILi0EEcl7forwardIT_Efp_EEEOS8_>
 800295e:	4603      	mov	r3, r0
 8002960:	461a      	mov	r2, r3
 8002962:	68b9      	ldr	r1, [r7, #8]
 8002964:	4620      	mov	r0, r4
 8002966:	f000 f891 	bl	8002a8c <_ZNKSt8equal_toIhEclERKhS2_>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d001      	beq.n	8002974 <_ZNKSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_jRKNS_16_Hash_node_valueIS4_Lb0EEE+0x50>
 8002970:	2301      	movs	r3, #1
 8002972:	e000      	b.n	8002976 <_ZNKSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_M_equalsERS2_jRKNS_16_Hash_node_valueIS4_Lb0EEE+0x52>
 8002974:	2300      	movs	r3, #0
      }
 8002976:	4618      	mov	r0, r3
 8002978:	371c      	adds	r7, #28
 800297a:	46bd      	mov	sp, r7
 800297c:	bd90      	pop	{r4, r7, pc}

0800297e <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE>:
  template<typename _Key, typename _Value, typename _Alloc,
	   typename _ExtractKey, typename _Equal,
	   typename _Hash, typename _RangeHash, typename _Unused,
	   typename _RehashPolicy, typename _Traits>
    void
    _Hashtable<_Key, _Value, _Alloc, _ExtractKey, _Equal,
 800297e:	b580      	push	{r7, lr}
 8002980:	b08a      	sub	sp, #40	; 0x28
 8002982:	af00      	add	r7, sp, #0
 8002984:	60f8      	str	r0, [r7, #12]
 8002986:	60b9      	str	r1, [r7, #8]
 8002988:	713a      	strb	r2, [r7, #4]
	       _Hash, _RangeHash, _Unused, _RehashPolicy, _Traits>::
    _M_rehash_aux(size_type __bkt_count, true_type /* __uks */)
    {
      __buckets_ptr __new_buckets = _M_allocate_buckets(__bkt_count);
 800298a:	68b9      	ldr	r1, [r7, #8]
 800298c:	68f8      	ldr	r0, [r7, #12]
 800298e:	f7ff f812 	bl	80019b6 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE19_M_allocate_bucketsEj>
 8002992:	61f8      	str	r0, [r7, #28]
      __node_ptr __p = _M_begin();
 8002994:	68f8      	ldr	r0, [r7, #12]
 8002996:	f7ff f82b 	bl	80019f0 <_ZNKSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE8_M_beginEv>
 800299a:	6278      	str	r0, [r7, #36]	; 0x24
      _M_before_begin._M_nxt = nullptr;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2200      	movs	r2, #0
 80029a0:	609a      	str	r2, [r3, #8]
      std::size_t __bbegin_bkt = 0;
 80029a2:	2300      	movs	r3, #0
 80029a4:	623b      	str	r3, [r7, #32]
      while (__p)
 80029a6:	e03e      	b.n	8002a26 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE+0xa8>
	{
	  __node_ptr __next = __p->_M_next();
 80029a8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80029aa:	f7ff f874 	bl	8001a96 <_ZNKSt8__detail10_Hash_nodeISt4pairIKh11GPIOPortPinELb0EE7_M_nextEv>
 80029ae:	61b8      	str	r0, [r7, #24]
	  std::size_t __bkt
	    = __hash_code_base::_M_bucket_index(*__p, __bkt_count);
 80029b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b2:	3304      	adds	r3, #4
 80029b4:	68ba      	ldr	r2, [r7, #8]
 80029b6:	4619      	mov	r1, r3
 80029b8:	68f8      	ldr	r0, [r7, #12]
 80029ba:	f7ff f9bc 	bl	8001d36 <_ZNKSt8__detail15_Hash_code_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashELb0EE15_M_bucket_indexERKNS_16_Hash_node_valueIS4_Lb0EEEj>
 80029be:	6178      	str	r0, [r7, #20]
	  if (!__new_buckets[__bkt])
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	69fa      	ldr	r2, [r7, #28]
 80029c6:	4413      	add	r3, r2
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d11a      	bne.n	8002a04 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE+0x86>
	    {
	      __p->_M_nxt = _M_before_begin._M_nxt;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	689a      	ldr	r2, [r3, #8]
 80029d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d4:	601a      	str	r2, [r3, #0]
	      _M_before_begin._M_nxt = __p;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029da:	609a      	str	r2, [r3, #8]
	      __new_buckets[__bkt] = &_M_before_begin;
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	69fa      	ldr	r2, [r7, #28]
 80029e2:	4413      	add	r3, r2
 80029e4:	68fa      	ldr	r2, [r7, #12]
 80029e6:	3208      	adds	r2, #8
 80029e8:	601a      	str	r2, [r3, #0]
	      if (__p->_M_nxt)
 80029ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d005      	beq.n	80029fe <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE+0x80>
		__new_buckets[__bbegin_bkt] = __p;
 80029f2:	6a3b      	ldr	r3, [r7, #32]
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	69fa      	ldr	r2, [r7, #28]
 80029f8:	4413      	add	r3, r2
 80029fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029fc:	601a      	str	r2, [r3, #0]
	      __bbegin_bkt = __bkt;
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	623b      	str	r3, [r7, #32]
 8002a02:	e00e      	b.n	8002a22 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE+0xa4>
	    }
	  else
	    {
	      __p->_M_nxt = __new_buckets[__bkt]->_M_nxt;
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	69fa      	ldr	r2, [r7, #28]
 8002a0a:	4413      	add	r3, r2
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a12:	601a      	str	r2, [r3, #0]
	      __new_buckets[__bkt]->_M_nxt = __p;
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	69fa      	ldr	r2, [r7, #28]
 8002a1a:	4413      	add	r3, r2
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a20:	601a      	str	r2, [r3, #0]
	    }

	  __p = __next;
 8002a22:	69bb      	ldr	r3, [r7, #24]
 8002a24:	627b      	str	r3, [r7, #36]	; 0x24
      while (__p)
 8002a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d1bd      	bne.n	80029a8 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE13_M_rehash_auxEjSt17integral_constantIbLb1EE+0x2a>
	}

      _M_deallocate_buckets();
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f7fe ff2a 	bl	8001886 <_ZNSt10_HashtableIhSt4pairIKh11GPIOPortPinESaIS3_ENSt8__detail10_Select1stESt8equal_toIhESt4hashIhENS5_18_Mod_range_hashingENS5_20_Default_ranged_hashENS5_20_Prime_rehash_policyENS5_17_Hashtable_traitsILb0ELb0ELb1EEEE21_M_deallocate_bucketsEv>
      _M_bucket_count = __bkt_count;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	68ba      	ldr	r2, [r7, #8]
 8002a36:	605a      	str	r2, [r3, #4]
      _M_buckets = __new_buckets;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	69fa      	ldr	r2, [r7, #28]
 8002a3c:	601a      	str	r2, [r3, #0]
    }
 8002a3e:	bf00      	nop
 8002a40:	3728      	adds	r7, #40	; 0x28
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}

08002a46 <_ZSt7forwardIRKSt4hashIhEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002a46:	b480      	push	{r7}
 8002a48:	b083      	sub	sp, #12
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	4618      	mov	r0, r3
 8002a52:	370c      	adds	r7, #12
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr

08002a5c <_ZNSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE9_S_equalsEjRKNS_21_Hash_node_code_cacheILb0EEE>:
      _S_equals(__hash_code, const _Hash_node_code_cache<false>&)
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
 8002a64:	6039      	str	r1, [r7, #0]
      { return true; }
 8002a66:	2301      	movs	r3, #1
 8002a68:	4618      	mov	r0, r3
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr

08002a74 <_ZNKSt8__detail15_Hashtable_baseIhSt4pairIKh11GPIOPortPinENS_10_Select1stESt8equal_toIhESt4hashIhENS_18_Mod_range_hashingENS_20_Default_ranged_hashENS_17_Hashtable_traitsILb0ELb0ELb1EEEE5_M_eqEv>:
      _M_eq() const { return _EqualEBO::_M_cget(); }
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f000 f81a 	bl	8002ab6 <_ZNKSt8__detail21_Hashtable_ebo_helperILi0ESt8equal_toIhELb1EE7_M_cgetEv>
 8002a82:	4603      	mov	r3, r0
 8002a84:	4618      	mov	r0, r3
 8002a86:	3708      	adds	r7, #8
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <_ZNKSt8equal_toIhEclERKhS2_>:
  template<typename _Tp>
    struct equal_to : public binary_function<_Tp, _Tp, bool>
    {
      _GLIBCXX14_CONSTEXPR
      bool
      operator()(const _Tp& __x, const _Tp& __y) const
 8002a8c:	b480      	push	{r7}
 8002a8e:	b085      	sub	sp, #20
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	60f8      	str	r0, [r7, #12]
 8002a94:	60b9      	str	r1, [r7, #8]
 8002a96:	607a      	str	r2, [r7, #4]
      { return __x == __y; }
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	781a      	ldrb	r2, [r3, #0]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	bf0c      	ite	eq
 8002aa4:	2301      	moveq	r3, #1
 8002aa6:	2300      	movne	r3, #0
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3714      	adds	r7, #20
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr

08002ab6 <_ZNKSt8__detail21_Hashtable_ebo_helperILi0ESt8equal_toIhELb1EE7_M_cgetEv>:
      const _Tp& _M_cget() const { return static_cast<const _Tp&>(*this); }
 8002ab6:	b480      	push	{r7}
 8002ab8:	b083      	sub	sp, #12
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	6078      	str	r0, [r7, #4]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr

08002acc <_ZN8SelectorD1Ev>:
class Selector {
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7fe fba2 	bl	8001220 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEED1Ev>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3708      	adds	r7, #8
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
	...

08002ae8 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b096      	sub	sp, #88	; 0x58
 8002aec:	af04      	add	r7, sp, #16
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	6039      	str	r1, [r7, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d13a      	bne.n	8002b6e <_Z41__static_initialization_and_destruction_0ii+0x86>
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d135      	bne.n	8002b6e <_Z41__static_initialization_and_destruction_0ii+0x86>
std::unordered_map<uint8_t, GPIOPortPin> panels = {
 8002b02:	4a24      	ldr	r2, [pc, #144]	; (8002b94 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8002b04:	f107 0314 	add.w	r3, r7, #20
 8002b08:	ca07      	ldmia	r2, {r0, r1, r2}
 8002b0a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002b0e:	f107 0314 	add.w	r3, r7, #20
 8002b12:	60fb      	str	r3, [r7, #12]
 8002b14:	2301      	movs	r3, #1
 8002b16:	613b      	str	r3, [r7, #16]
 8002b18:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7fe fd91 	bl	8001644 <_ZNSaISt4pairIKh11GPIOPortPinEEC1Ev>
 8002b22:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b26:	9302      	str	r3, [sp, #8]
 8002b28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b2c:	9301      	str	r3, [sp, #4]
 8002b2e:	f107 0320 	add.w	r3, r7, #32
 8002b32:	9300      	str	r3, [sp, #0]
 8002b34:	2300      	movs	r3, #0
 8002b36:	f107 020c 	add.w	r2, r7, #12
 8002b3a:	ca06      	ldmia	r2, {r1, r2}
 8002b3c:	4816      	ldr	r0, [pc, #88]	; (8002b98 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8002b3e:	f7fe fd99 	bl	8001674 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEEC1ESt16initializer_listIS7_EjRKS2_RKS4_RKS8_>
 8002b42:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7fe fd88 	bl	800165c <_ZNSaISt4pairIKh11GPIOPortPinEED1Ev>
Selector selector(panels);
 8002b4c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b50:	4911      	ldr	r1, [pc, #68]	; (8002b98 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8002b52:	4618      	mov	r0, r3
 8002b54:	f7fe fb54 	bl	8001200 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEEC1ERKS9_>
 8002b58:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	480f      	ldr	r0, [pc, #60]	; (8002b9c <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8002b60:	f7fe fb6b 	bl	800123a <_ZN8SelectorC1ESt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS1_EEE>
 8002b64:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7fe fb59 	bl	8001220 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEED1Ev>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d10a      	bne.n	8002b8a <_Z41__static_initialization_and_destruction_0ii+0xa2>
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d105      	bne.n	8002b8a <_Z41__static_initialization_and_destruction_0ii+0xa2>
 8002b7e:	4807      	ldr	r0, [pc, #28]	; (8002b9c <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8002b80:	f7ff ffa4 	bl	8002acc <_ZN8SelectorD1Ev>
std::unordered_map<uint8_t, GPIOPortPin> panels = {
 8002b84:	4804      	ldr	r0, [pc, #16]	; (8002b98 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8002b86:	f7fe fb4b 	bl	8001220 <_ZNSt13unordered_mapIh11GPIOPortPinSt4hashIhESt8equal_toIhESaISt4pairIKhS0_EEED1Ev>
}
 8002b8a:	bf00      	nop
 8002b8c:	3748      	adds	r7, #72	; 0x48
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	0800b6c8 	.word	0x0800b6c8
 8002b98:	20000294 	.word	0x20000294
 8002b9c:	200002b0 	.word	0x200002b0

08002ba0 <_GLOBAL__sub_I_hi2c1>:
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002ba8:	2001      	movs	r0, #1
 8002baa:	f7ff ff9d 	bl	8002ae8 <_Z41__static_initialization_and_destruction_0ii>
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <_GLOBAL__sub_D_hi2c1>:
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002bb8:	2000      	movs	r0, #0
 8002bba:	f7ff ff95 	bl	8002ae8 <_Z41__static_initialization_and_destruction_0ii>
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	607b      	str	r3, [r7, #4]
 8002bca:	4b12      	ldr	r3, [pc, #72]	; (8002c14 <HAL_MspInit+0x54>)
 8002bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bce:	4a11      	ldr	r2, [pc, #68]	; (8002c14 <HAL_MspInit+0x54>)
 8002bd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bd4:	6453      	str	r3, [r2, #68]	; 0x44
 8002bd6:	4b0f      	ldr	r3, [pc, #60]	; (8002c14 <HAL_MspInit+0x54>)
 8002bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bde:	607b      	str	r3, [r7, #4]
 8002be0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002be2:	2300      	movs	r3, #0
 8002be4:	603b      	str	r3, [r7, #0]
 8002be6:	4b0b      	ldr	r3, [pc, #44]	; (8002c14 <HAL_MspInit+0x54>)
 8002be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bea:	4a0a      	ldr	r2, [pc, #40]	; (8002c14 <HAL_MspInit+0x54>)
 8002bec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bf0:	6413      	str	r3, [r2, #64]	; 0x40
 8002bf2:	4b08      	ldr	r3, [pc, #32]	; (8002c14 <HAL_MspInit+0x54>)
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bfa:	603b      	str	r3, [r7, #0]
 8002bfc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002bfe:	2200      	movs	r2, #0
 8002c00:	210f      	movs	r1, #15
 8002c02:	f06f 0001 	mvn.w	r0, #1
 8002c06:	f000 fb0e 	bl	8003226 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c0a:	bf00      	nop
 8002c0c:	3708      	adds	r7, #8
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	40023800 	.word	0x40023800

08002c18 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b08a      	sub	sp, #40	; 0x28
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c20:	f107 0314 	add.w	r3, r7, #20
 8002c24:	2200      	movs	r2, #0
 8002c26:	601a      	str	r2, [r3, #0]
 8002c28:	605a      	str	r2, [r3, #4]
 8002c2a:	609a      	str	r2, [r3, #8]
 8002c2c:	60da      	str	r2, [r3, #12]
 8002c2e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a19      	ldr	r2, [pc, #100]	; (8002c9c <HAL_I2C_MspInit+0x84>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d12b      	bne.n	8002c92 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	613b      	str	r3, [r7, #16]
 8002c3e:	4b18      	ldr	r3, [pc, #96]	; (8002ca0 <HAL_I2C_MspInit+0x88>)
 8002c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c42:	4a17      	ldr	r2, [pc, #92]	; (8002ca0 <HAL_I2C_MspInit+0x88>)
 8002c44:	f043 0302 	orr.w	r3, r3, #2
 8002c48:	6313      	str	r3, [r2, #48]	; 0x30
 8002c4a:	4b15      	ldr	r3, [pc, #84]	; (8002ca0 <HAL_I2C_MspInit+0x88>)
 8002c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4e:	f003 0302 	and.w	r3, r3, #2
 8002c52:	613b      	str	r3, [r7, #16]
 8002c54:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002c56:	23c0      	movs	r3, #192	; 0xc0
 8002c58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c5a:	2312      	movs	r3, #18
 8002c5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c62:	2303      	movs	r3, #3
 8002c64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c66:	2304      	movs	r3, #4
 8002c68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c6a:	f107 0314 	add.w	r3, r7, #20
 8002c6e:	4619      	mov	r1, r3
 8002c70:	480c      	ldr	r0, [pc, #48]	; (8002ca4 <HAL_I2C_MspInit+0x8c>)
 8002c72:	f000 fb01 	bl	8003278 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002c76:	2300      	movs	r3, #0
 8002c78:	60fb      	str	r3, [r7, #12]
 8002c7a:	4b09      	ldr	r3, [pc, #36]	; (8002ca0 <HAL_I2C_MspInit+0x88>)
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7e:	4a08      	ldr	r2, [pc, #32]	; (8002ca0 <HAL_I2C_MspInit+0x88>)
 8002c80:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002c84:	6413      	str	r3, [r2, #64]	; 0x40
 8002c86:	4b06      	ldr	r3, [pc, #24]	; (8002ca0 <HAL_I2C_MspInit+0x88>)
 8002c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c8e:	60fb      	str	r3, [r7, #12]
 8002c90:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002c92:	bf00      	nop
 8002c94:	3728      	adds	r7, #40	; 0x28
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	40005400 	.word	0x40005400
 8002ca0:	40023800 	.word	0x40023800
 8002ca4:	40020400 	.word	0x40020400

08002ca8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b08a      	sub	sp, #40	; 0x28
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cb0:	f107 0314 	add.w	r3, r7, #20
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	601a      	str	r2, [r3, #0]
 8002cb8:	605a      	str	r2, [r3, #4]
 8002cba:	609a      	str	r2, [r3, #8]
 8002cbc:	60da      	str	r2, [r3, #12]
 8002cbe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a19      	ldr	r2, [pc, #100]	; (8002d2c <HAL_UART_MspInit+0x84>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d12c      	bne.n	8002d24 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002cca:	2300      	movs	r3, #0
 8002ccc:	613b      	str	r3, [r7, #16]
 8002cce:	4b18      	ldr	r3, [pc, #96]	; (8002d30 <HAL_UART_MspInit+0x88>)
 8002cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd2:	4a17      	ldr	r2, [pc, #92]	; (8002d30 <HAL_UART_MspInit+0x88>)
 8002cd4:	f043 0310 	orr.w	r3, r3, #16
 8002cd8:	6453      	str	r3, [r2, #68]	; 0x44
 8002cda:	4b15      	ldr	r3, [pc, #84]	; (8002d30 <HAL_UART_MspInit+0x88>)
 8002cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cde:	f003 0310 	and.w	r3, r3, #16
 8002ce2:	613b      	str	r3, [r7, #16]
 8002ce4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	60fb      	str	r3, [r7, #12]
 8002cea:	4b11      	ldr	r3, [pc, #68]	; (8002d30 <HAL_UART_MspInit+0x88>)
 8002cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cee:	4a10      	ldr	r2, [pc, #64]	; (8002d30 <HAL_UART_MspInit+0x88>)
 8002cf0:	f043 0301 	orr.w	r3, r3, #1
 8002cf4:	6313      	str	r3, [r2, #48]	; 0x30
 8002cf6:	4b0e      	ldr	r3, [pc, #56]	; (8002d30 <HAL_UART_MspInit+0x88>)
 8002cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfa:	f003 0301 	and.w	r3, r3, #1
 8002cfe:	60fb      	str	r3, [r7, #12]
 8002d00:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002d02:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002d06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d08:	2302      	movs	r3, #2
 8002d0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d10:	2303      	movs	r3, #3
 8002d12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d14:	2307      	movs	r3, #7
 8002d16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d18:	f107 0314 	add.w	r3, r7, #20
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	4805      	ldr	r0, [pc, #20]	; (8002d34 <HAL_UART_MspInit+0x8c>)
 8002d20:	f000 faaa 	bl	8003278 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002d24:	bf00      	nop
 8002d26:	3728      	adds	r7, #40	; 0x28
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	40011000 	.word	0x40011000
 8002d30:	40023800 	.word	0x40023800
 8002d34:	40020000 	.word	0x40020000

08002d38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d3c:	e7fe      	b.n	8002d3c <NMI_Handler+0x4>

08002d3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d3e:	b480      	push	{r7}
 8002d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d42:	e7fe      	b.n	8002d42 <HardFault_Handler+0x4>

08002d44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d48:	e7fe      	b.n	8002d48 <MemManage_Handler+0x4>

08002d4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d4e:	e7fe      	b.n	8002d4e <BusFault_Handler+0x4>

08002d50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d54:	e7fe      	b.n	8002d54 <UsageFault_Handler+0x4>

08002d56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d56:	b480      	push	{r7}
 8002d58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d5a:	bf00      	nop
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d68:	f000 f95c 	bl	8003024 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002d6c:	f004 fbfc 	bl	8007568 <xTaskGetSchedulerState>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d001      	beq.n	8002d7a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002d76:	f005 f9e7 	bl	8008148 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d7a:	bf00      	nop
 8002d7c:	bd80      	pop	{r7, pc}

08002d7e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d7e:	b480      	push	{r7}
 8002d80:	af00      	add	r7, sp, #0
	return 1;
 8002d82:	2301      	movs	r3, #1
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr

08002d8e <_kill>:

int _kill(int pid, int sig)
{
 8002d8e:	b580      	push	{r7, lr}
 8002d90:	b082      	sub	sp, #8
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]
 8002d96:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002d98:	f006 fc36 	bl	8009608 <__errno>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2216      	movs	r2, #22
 8002da0:	601a      	str	r2, [r3, #0]
	return -1;
 8002da2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3708      	adds	r7, #8
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}

08002dae <_exit>:

void _exit (int status)
{
 8002dae:	b580      	push	{r7, lr}
 8002db0:	b082      	sub	sp, #8
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002db6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f7ff ffe7 	bl	8002d8e <_kill>
	while (1) {}		/* Make sure we hang here */
 8002dc0:	e7fe      	b.n	8002dc0 <_exit+0x12>

08002dc2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002dc2:	b580      	push	{r7, lr}
 8002dc4:	b086      	sub	sp, #24
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	60f8      	str	r0, [r7, #12]
 8002dca:	60b9      	str	r1, [r7, #8]
 8002dcc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dce:	2300      	movs	r3, #0
 8002dd0:	617b      	str	r3, [r7, #20]
 8002dd2:	e00a      	b.n	8002dea <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002dd4:	f3af 8000 	nop.w
 8002dd8:	4601      	mov	r1, r0
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	1c5a      	adds	r2, r3, #1
 8002dde:	60ba      	str	r2, [r7, #8]
 8002de0:	b2ca      	uxtb	r2, r1
 8002de2:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	3301      	adds	r3, #1
 8002de8:	617b      	str	r3, [r7, #20]
 8002dea:	697a      	ldr	r2, [r7, #20]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	429a      	cmp	r2, r3
 8002df0:	dbf0      	blt.n	8002dd4 <_read+0x12>
	}

return len;
 8002df2:	687b      	ldr	r3, [r7, #4]
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	3718      	adds	r7, #24
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}

08002dfc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b086      	sub	sp, #24
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	60b9      	str	r1, [r7, #8]
 8002e06:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e08:	2300      	movs	r3, #0
 8002e0a:	617b      	str	r3, [r7, #20]
 8002e0c:	e009      	b.n	8002e22 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	1c5a      	adds	r2, r3, #1
 8002e12:	60ba      	str	r2, [r7, #8]
 8002e14:	781b      	ldrb	r3, [r3, #0]
 8002e16:	4618      	mov	r0, r3
 8002e18:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	3301      	adds	r3, #1
 8002e20:	617b      	str	r3, [r7, #20]
 8002e22:	697a      	ldr	r2, [r7, #20]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	dbf1      	blt.n	8002e0e <_write+0x12>
	}
	return len;
 8002e2a:	687b      	ldr	r3, [r7, #4]
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	3718      	adds	r7, #24
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}

08002e34 <_close>:

int _close(int file)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
	return -1;
 8002e3c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	370c      	adds	r7, #12
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr

08002e4c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e5c:	605a      	str	r2, [r3, #4]
	return 0;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	370c      	adds	r7, #12
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr

08002e6c <_isatty>:

int _isatty(int file)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
	return 1;
 8002e74:	2301      	movs	r3, #1
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	370c      	adds	r7, #12
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr

08002e82 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e82:	b480      	push	{r7}
 8002e84:	b085      	sub	sp, #20
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	60f8      	str	r0, [r7, #12]
 8002e8a:	60b9      	str	r1, [r7, #8]
 8002e8c:	607a      	str	r2, [r7, #4]
	return 0;
 8002e8e:	2300      	movs	r3, #0
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3714      	adds	r7, #20
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr

08002e9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b086      	sub	sp, #24
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ea4:	4a14      	ldr	r2, [pc, #80]	; (8002ef8 <_sbrk+0x5c>)
 8002ea6:	4b15      	ldr	r3, [pc, #84]	; (8002efc <_sbrk+0x60>)
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002eb0:	4b13      	ldr	r3, [pc, #76]	; (8002f00 <_sbrk+0x64>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d102      	bne.n	8002ebe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002eb8:	4b11      	ldr	r3, [pc, #68]	; (8002f00 <_sbrk+0x64>)
 8002eba:	4a12      	ldr	r2, [pc, #72]	; (8002f04 <_sbrk+0x68>)
 8002ebc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ebe:	4b10      	ldr	r3, [pc, #64]	; (8002f00 <_sbrk+0x64>)
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	4413      	add	r3, r2
 8002ec6:	693a      	ldr	r2, [r7, #16]
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d207      	bcs.n	8002edc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ecc:	f006 fb9c 	bl	8009608 <__errno>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	220c      	movs	r2, #12
 8002ed4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ed6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002eda:	e009      	b.n	8002ef0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002edc:	4b08      	ldr	r3, [pc, #32]	; (8002f00 <_sbrk+0x64>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ee2:	4b07      	ldr	r3, [pc, #28]	; (8002f00 <_sbrk+0x64>)
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4413      	add	r3, r2
 8002eea:	4a05      	ldr	r2, [pc, #20]	; (8002f00 <_sbrk+0x64>)
 8002eec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002eee:	68fb      	ldr	r3, [r7, #12]
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3718      	adds	r7, #24
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	20020000 	.word	0x20020000
 8002efc:	00000400 	.word	0x00000400
 8002f00:	20000338 	.word	0x20000338
 8002f04:	20004de0 	.word	0x20004de0

08002f08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f0c:	4b06      	ldr	r3, [pc, #24]	; (8002f28 <SystemInit+0x20>)
 8002f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f12:	4a05      	ldr	r2, [pc, #20]	; (8002f28 <SystemInit+0x20>)
 8002f14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f1c:	bf00      	nop
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop
 8002f28:	e000ed00 	.word	0xe000ed00

08002f2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002f2c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002f64 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002f30:	480d      	ldr	r0, [pc, #52]	; (8002f68 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002f32:	490e      	ldr	r1, [pc, #56]	; (8002f6c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002f34:	4a0e      	ldr	r2, [pc, #56]	; (8002f70 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002f36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f38:	e002      	b.n	8002f40 <LoopCopyDataInit>

08002f3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f3e:	3304      	adds	r3, #4

08002f40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f44:	d3f9      	bcc.n	8002f3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f46:	4a0b      	ldr	r2, [pc, #44]	; (8002f74 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002f48:	4c0b      	ldr	r4, [pc, #44]	; (8002f78 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002f4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f4c:	e001      	b.n	8002f52 <LoopFillZerobss>

08002f4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f50:	3204      	adds	r2, #4

08002f52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f54:	d3fb      	bcc.n	8002f4e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002f56:	f7ff ffd7 	bl	8002f08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f5a:	f006 fb5b 	bl	8009614 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f5e:	f7fe f97b 	bl	8001258 <main>
  bx  lr    
 8002f62:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002f64:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002f68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f6c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002f70:	0800bec8 	.word	0x0800bec8
  ldr r2, =_sbss
 8002f74:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002f78:	20004de0 	.word	0x20004de0

08002f7c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f7c:	e7fe      	b.n	8002f7c <ADC_IRQHandler>
	...

08002f80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f84:	4b0e      	ldr	r3, [pc, #56]	; (8002fc0 <HAL_Init+0x40>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a0d      	ldr	r2, [pc, #52]	; (8002fc0 <HAL_Init+0x40>)
 8002f8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f8e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f90:	4b0b      	ldr	r3, [pc, #44]	; (8002fc0 <HAL_Init+0x40>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a0a      	ldr	r2, [pc, #40]	; (8002fc0 <HAL_Init+0x40>)
 8002f96:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f9a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f9c:	4b08      	ldr	r3, [pc, #32]	; (8002fc0 <HAL_Init+0x40>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a07      	ldr	r2, [pc, #28]	; (8002fc0 <HAL_Init+0x40>)
 8002fa2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fa6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fa8:	2003      	movs	r0, #3
 8002faa:	f000 f931 	bl	8003210 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002fae:	200f      	movs	r0, #15
 8002fb0:	f000 f808 	bl	8002fc4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002fb4:	f7ff fe04 	bl	8002bc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002fb8:	2300      	movs	r3, #0
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	40023c00 	.word	0x40023c00

08002fc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002fcc:	4b12      	ldr	r3, [pc, #72]	; (8003018 <HAL_InitTick+0x54>)
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	4b12      	ldr	r3, [pc, #72]	; (800301c <HAL_InitTick+0x58>)
 8002fd2:	781b      	ldrb	r3, [r3, #0]
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002fda:	fbb3 f3f1 	udiv	r3, r3, r1
 8002fde:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f000 f93b 	bl	800325e <HAL_SYSTICK_Config>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d001      	beq.n	8002ff2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e00e      	b.n	8003010 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2b0f      	cmp	r3, #15
 8002ff6:	d80a      	bhi.n	800300e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	6879      	ldr	r1, [r7, #4]
 8002ffc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003000:	f000 f911 	bl	8003226 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003004:	4a06      	ldr	r2, [pc, #24]	; (8003020 <HAL_InitTick+0x5c>)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800300a:	2300      	movs	r3, #0
 800300c:	e000      	b.n	8003010 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
}
 8003010:	4618      	mov	r0, r3
 8003012:	3708      	adds	r7, #8
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	20000004 	.word	0x20000004
 800301c:	2000000c 	.word	0x2000000c
 8003020:	20000008 	.word	0x20000008

08003024 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003024:	b480      	push	{r7}
 8003026:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003028:	4b06      	ldr	r3, [pc, #24]	; (8003044 <HAL_IncTick+0x20>)
 800302a:	781b      	ldrb	r3, [r3, #0]
 800302c:	461a      	mov	r2, r3
 800302e:	4b06      	ldr	r3, [pc, #24]	; (8003048 <HAL_IncTick+0x24>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4413      	add	r3, r2
 8003034:	4a04      	ldr	r2, [pc, #16]	; (8003048 <HAL_IncTick+0x24>)
 8003036:	6013      	str	r3, [r2, #0]
}
 8003038:	bf00      	nop
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	2000000c 	.word	0x2000000c
 8003048:	2000033c 	.word	0x2000033c

0800304c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800304c:	b480      	push	{r7}
 800304e:	af00      	add	r7, sp, #0
  return uwTick;
 8003050:	4b03      	ldr	r3, [pc, #12]	; (8003060 <HAL_GetTick+0x14>)
 8003052:	681b      	ldr	r3, [r3, #0]
}
 8003054:	4618      	mov	r0, r3
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr
 800305e:	bf00      	nop
 8003060:	2000033c 	.word	0x2000033c

08003064 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b084      	sub	sp, #16
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800306c:	f7ff ffee 	bl	800304c <HAL_GetTick>
 8003070:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800307c:	d005      	beq.n	800308a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800307e:	4b0a      	ldr	r3, [pc, #40]	; (80030a8 <HAL_Delay+0x44>)
 8003080:	781b      	ldrb	r3, [r3, #0]
 8003082:	461a      	mov	r2, r3
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	4413      	add	r3, r2
 8003088:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800308a:	bf00      	nop
 800308c:	f7ff ffde 	bl	800304c <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	68fa      	ldr	r2, [r7, #12]
 8003098:	429a      	cmp	r2, r3
 800309a:	d8f7      	bhi.n	800308c <HAL_Delay+0x28>
  {
  }
}
 800309c:	bf00      	nop
 800309e:	bf00      	nop
 80030a0:	3710      	adds	r7, #16
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	2000000c 	.word	0x2000000c

080030ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b085      	sub	sp, #20
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f003 0307 	and.w	r3, r3, #7
 80030ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030bc:	4b0c      	ldr	r3, [pc, #48]	; (80030f0 <__NVIC_SetPriorityGrouping+0x44>)
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030c2:	68ba      	ldr	r2, [r7, #8]
 80030c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80030c8:	4013      	ands	r3, r2
 80030ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80030d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030de:	4a04      	ldr	r2, [pc, #16]	; (80030f0 <__NVIC_SetPriorityGrouping+0x44>)
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	60d3      	str	r3, [r2, #12]
}
 80030e4:	bf00      	nop
 80030e6:	3714      	adds	r7, #20
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr
 80030f0:	e000ed00 	.word	0xe000ed00

080030f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030f4:	b480      	push	{r7}
 80030f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030f8:	4b04      	ldr	r3, [pc, #16]	; (800310c <__NVIC_GetPriorityGrouping+0x18>)
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	0a1b      	lsrs	r3, r3, #8
 80030fe:	f003 0307 	and.w	r3, r3, #7
}
 8003102:	4618      	mov	r0, r3
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr
 800310c:	e000ed00 	.word	0xe000ed00

08003110 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003110:	b480      	push	{r7}
 8003112:	b083      	sub	sp, #12
 8003114:	af00      	add	r7, sp, #0
 8003116:	4603      	mov	r3, r0
 8003118:	6039      	str	r1, [r7, #0]
 800311a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800311c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003120:	2b00      	cmp	r3, #0
 8003122:	db0a      	blt.n	800313a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	b2da      	uxtb	r2, r3
 8003128:	490c      	ldr	r1, [pc, #48]	; (800315c <__NVIC_SetPriority+0x4c>)
 800312a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800312e:	0112      	lsls	r2, r2, #4
 8003130:	b2d2      	uxtb	r2, r2
 8003132:	440b      	add	r3, r1
 8003134:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003138:	e00a      	b.n	8003150 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	b2da      	uxtb	r2, r3
 800313e:	4908      	ldr	r1, [pc, #32]	; (8003160 <__NVIC_SetPriority+0x50>)
 8003140:	79fb      	ldrb	r3, [r7, #7]
 8003142:	f003 030f 	and.w	r3, r3, #15
 8003146:	3b04      	subs	r3, #4
 8003148:	0112      	lsls	r2, r2, #4
 800314a:	b2d2      	uxtb	r2, r2
 800314c:	440b      	add	r3, r1
 800314e:	761a      	strb	r2, [r3, #24]
}
 8003150:	bf00      	nop
 8003152:	370c      	adds	r7, #12
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr
 800315c:	e000e100 	.word	0xe000e100
 8003160:	e000ed00 	.word	0xe000ed00

08003164 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003164:	b480      	push	{r7}
 8003166:	b089      	sub	sp, #36	; 0x24
 8003168:	af00      	add	r7, sp, #0
 800316a:	60f8      	str	r0, [r7, #12]
 800316c:	60b9      	str	r1, [r7, #8]
 800316e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	f003 0307 	and.w	r3, r3, #7
 8003176:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003178:	69fb      	ldr	r3, [r7, #28]
 800317a:	f1c3 0307 	rsb	r3, r3, #7
 800317e:	2b04      	cmp	r3, #4
 8003180:	bf28      	it	cs
 8003182:	2304      	movcs	r3, #4
 8003184:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	3304      	adds	r3, #4
 800318a:	2b06      	cmp	r3, #6
 800318c:	d902      	bls.n	8003194 <NVIC_EncodePriority+0x30>
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	3b03      	subs	r3, #3
 8003192:	e000      	b.n	8003196 <NVIC_EncodePriority+0x32>
 8003194:	2300      	movs	r3, #0
 8003196:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003198:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800319c:	69bb      	ldr	r3, [r7, #24]
 800319e:	fa02 f303 	lsl.w	r3, r2, r3
 80031a2:	43da      	mvns	r2, r3
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	401a      	ands	r2, r3
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031ac:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	fa01 f303 	lsl.w	r3, r1, r3
 80031b6:	43d9      	mvns	r1, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031bc:	4313      	orrs	r3, r2
         );
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3724      	adds	r7, #36	; 0x24
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr
	...

080031cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b082      	sub	sp, #8
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	3b01      	subs	r3, #1
 80031d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80031dc:	d301      	bcc.n	80031e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031de:	2301      	movs	r3, #1
 80031e0:	e00f      	b.n	8003202 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031e2:	4a0a      	ldr	r2, [pc, #40]	; (800320c <SysTick_Config+0x40>)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	3b01      	subs	r3, #1
 80031e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031ea:	210f      	movs	r1, #15
 80031ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80031f0:	f7ff ff8e 	bl	8003110 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031f4:	4b05      	ldr	r3, [pc, #20]	; (800320c <SysTick_Config+0x40>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031fa:	4b04      	ldr	r3, [pc, #16]	; (800320c <SysTick_Config+0x40>)
 80031fc:	2207      	movs	r2, #7
 80031fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003200:	2300      	movs	r3, #0
}
 8003202:	4618      	mov	r0, r3
 8003204:	3708      	adds	r7, #8
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	e000e010 	.word	0xe000e010

08003210 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b082      	sub	sp, #8
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003218:	6878      	ldr	r0, [r7, #4]
 800321a:	f7ff ff47 	bl	80030ac <__NVIC_SetPriorityGrouping>
}
 800321e:	bf00      	nop
 8003220:	3708      	adds	r7, #8
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}

08003226 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003226:	b580      	push	{r7, lr}
 8003228:	b086      	sub	sp, #24
 800322a:	af00      	add	r7, sp, #0
 800322c:	4603      	mov	r3, r0
 800322e:	60b9      	str	r1, [r7, #8]
 8003230:	607a      	str	r2, [r7, #4]
 8003232:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003234:	2300      	movs	r3, #0
 8003236:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003238:	f7ff ff5c 	bl	80030f4 <__NVIC_GetPriorityGrouping>
 800323c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800323e:	687a      	ldr	r2, [r7, #4]
 8003240:	68b9      	ldr	r1, [r7, #8]
 8003242:	6978      	ldr	r0, [r7, #20]
 8003244:	f7ff ff8e 	bl	8003164 <NVIC_EncodePriority>
 8003248:	4602      	mov	r2, r0
 800324a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800324e:	4611      	mov	r1, r2
 8003250:	4618      	mov	r0, r3
 8003252:	f7ff ff5d 	bl	8003110 <__NVIC_SetPriority>
}
 8003256:	bf00      	nop
 8003258:	3718      	adds	r7, #24
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}

0800325e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800325e:	b580      	push	{r7, lr}
 8003260:	b082      	sub	sp, #8
 8003262:	af00      	add	r7, sp, #0
 8003264:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f7ff ffb0 	bl	80031cc <SysTick_Config>
 800326c:	4603      	mov	r3, r0
}
 800326e:	4618      	mov	r0, r3
 8003270:	3708      	adds	r7, #8
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
	...

08003278 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003278:	b480      	push	{r7}
 800327a:	b089      	sub	sp, #36	; 0x24
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003282:	2300      	movs	r3, #0
 8003284:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003286:	2300      	movs	r3, #0
 8003288:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800328a:	2300      	movs	r3, #0
 800328c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800328e:	2300      	movs	r3, #0
 8003290:	61fb      	str	r3, [r7, #28]
 8003292:	e16b      	b.n	800356c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003294:	2201      	movs	r2, #1
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	fa02 f303 	lsl.w	r3, r2, r3
 800329c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	697a      	ldr	r2, [r7, #20]
 80032a4:	4013      	ands	r3, r2
 80032a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032a8:	693a      	ldr	r2, [r7, #16]
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	f040 815a 	bne.w	8003566 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	f003 0303 	and.w	r3, r3, #3
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	d005      	beq.n	80032ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032c6:	2b02      	cmp	r3, #2
 80032c8:	d130      	bne.n	800332c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	005b      	lsls	r3, r3, #1
 80032d4:	2203      	movs	r2, #3
 80032d6:	fa02 f303 	lsl.w	r3, r2, r3
 80032da:	43db      	mvns	r3, r3
 80032dc:	69ba      	ldr	r2, [r7, #24]
 80032de:	4013      	ands	r3, r2
 80032e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	68da      	ldr	r2, [r3, #12]
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	005b      	lsls	r3, r3, #1
 80032ea:	fa02 f303 	lsl.w	r3, r2, r3
 80032ee:	69ba      	ldr	r2, [r7, #24]
 80032f0:	4313      	orrs	r3, r2
 80032f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	69ba      	ldr	r2, [r7, #24]
 80032f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003300:	2201      	movs	r2, #1
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	fa02 f303 	lsl.w	r3, r2, r3
 8003308:	43db      	mvns	r3, r3
 800330a:	69ba      	ldr	r2, [r7, #24]
 800330c:	4013      	ands	r3, r2
 800330e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	091b      	lsrs	r3, r3, #4
 8003316:	f003 0201 	and.w	r2, r3, #1
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	fa02 f303 	lsl.w	r3, r2, r3
 8003320:	69ba      	ldr	r2, [r7, #24]
 8003322:	4313      	orrs	r3, r2
 8003324:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	69ba      	ldr	r2, [r7, #24]
 800332a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f003 0303 	and.w	r3, r3, #3
 8003334:	2b03      	cmp	r3, #3
 8003336:	d017      	beq.n	8003368 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	68db      	ldr	r3, [r3, #12]
 800333c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	005b      	lsls	r3, r3, #1
 8003342:	2203      	movs	r2, #3
 8003344:	fa02 f303 	lsl.w	r3, r2, r3
 8003348:	43db      	mvns	r3, r3
 800334a:	69ba      	ldr	r2, [r7, #24]
 800334c:	4013      	ands	r3, r2
 800334e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	689a      	ldr	r2, [r3, #8]
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	005b      	lsls	r3, r3, #1
 8003358:	fa02 f303 	lsl.w	r3, r2, r3
 800335c:	69ba      	ldr	r2, [r7, #24]
 800335e:	4313      	orrs	r3, r2
 8003360:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	69ba      	ldr	r2, [r7, #24]
 8003366:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	f003 0303 	and.w	r3, r3, #3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d123      	bne.n	80033bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	08da      	lsrs	r2, r3, #3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	3208      	adds	r2, #8
 800337c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003380:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	f003 0307 	and.w	r3, r3, #7
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	220f      	movs	r2, #15
 800338c:	fa02 f303 	lsl.w	r3, r2, r3
 8003390:	43db      	mvns	r3, r3
 8003392:	69ba      	ldr	r2, [r7, #24]
 8003394:	4013      	ands	r3, r2
 8003396:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	691a      	ldr	r2, [r3, #16]
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	f003 0307 	and.w	r3, r3, #7
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	fa02 f303 	lsl.w	r3, r2, r3
 80033a8:	69ba      	ldr	r2, [r7, #24]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033ae:	69fb      	ldr	r3, [r7, #28]
 80033b0:	08da      	lsrs	r2, r3, #3
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	3208      	adds	r2, #8
 80033b6:	69b9      	ldr	r1, [r7, #24]
 80033b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	005b      	lsls	r3, r3, #1
 80033c6:	2203      	movs	r2, #3
 80033c8:	fa02 f303 	lsl.w	r3, r2, r3
 80033cc:	43db      	mvns	r3, r3
 80033ce:	69ba      	ldr	r2, [r7, #24]
 80033d0:	4013      	ands	r3, r2
 80033d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	f003 0203 	and.w	r2, r3, #3
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	fa02 f303 	lsl.w	r3, r2, r3
 80033e4:	69ba      	ldr	r2, [r7, #24]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	69ba      	ldr	r2, [r7, #24]
 80033ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	f000 80b4 	beq.w	8003566 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033fe:	2300      	movs	r3, #0
 8003400:	60fb      	str	r3, [r7, #12]
 8003402:	4b60      	ldr	r3, [pc, #384]	; (8003584 <HAL_GPIO_Init+0x30c>)
 8003404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003406:	4a5f      	ldr	r2, [pc, #380]	; (8003584 <HAL_GPIO_Init+0x30c>)
 8003408:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800340c:	6453      	str	r3, [r2, #68]	; 0x44
 800340e:	4b5d      	ldr	r3, [pc, #372]	; (8003584 <HAL_GPIO_Init+0x30c>)
 8003410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003412:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003416:	60fb      	str	r3, [r7, #12]
 8003418:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800341a:	4a5b      	ldr	r2, [pc, #364]	; (8003588 <HAL_GPIO_Init+0x310>)
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	089b      	lsrs	r3, r3, #2
 8003420:	3302      	adds	r3, #2
 8003422:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003426:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	f003 0303 	and.w	r3, r3, #3
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	220f      	movs	r2, #15
 8003432:	fa02 f303 	lsl.w	r3, r2, r3
 8003436:	43db      	mvns	r3, r3
 8003438:	69ba      	ldr	r2, [r7, #24]
 800343a:	4013      	ands	r3, r2
 800343c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a52      	ldr	r2, [pc, #328]	; (800358c <HAL_GPIO_Init+0x314>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d02b      	beq.n	800349e <HAL_GPIO_Init+0x226>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a51      	ldr	r2, [pc, #324]	; (8003590 <HAL_GPIO_Init+0x318>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d025      	beq.n	800349a <HAL_GPIO_Init+0x222>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a50      	ldr	r2, [pc, #320]	; (8003594 <HAL_GPIO_Init+0x31c>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d01f      	beq.n	8003496 <HAL_GPIO_Init+0x21e>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a4f      	ldr	r2, [pc, #316]	; (8003598 <HAL_GPIO_Init+0x320>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d019      	beq.n	8003492 <HAL_GPIO_Init+0x21a>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a4e      	ldr	r2, [pc, #312]	; (800359c <HAL_GPIO_Init+0x324>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d013      	beq.n	800348e <HAL_GPIO_Init+0x216>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a4d      	ldr	r2, [pc, #308]	; (80035a0 <HAL_GPIO_Init+0x328>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d00d      	beq.n	800348a <HAL_GPIO_Init+0x212>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a4c      	ldr	r2, [pc, #304]	; (80035a4 <HAL_GPIO_Init+0x32c>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d007      	beq.n	8003486 <HAL_GPIO_Init+0x20e>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a4b      	ldr	r2, [pc, #300]	; (80035a8 <HAL_GPIO_Init+0x330>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d101      	bne.n	8003482 <HAL_GPIO_Init+0x20a>
 800347e:	2307      	movs	r3, #7
 8003480:	e00e      	b.n	80034a0 <HAL_GPIO_Init+0x228>
 8003482:	2308      	movs	r3, #8
 8003484:	e00c      	b.n	80034a0 <HAL_GPIO_Init+0x228>
 8003486:	2306      	movs	r3, #6
 8003488:	e00a      	b.n	80034a0 <HAL_GPIO_Init+0x228>
 800348a:	2305      	movs	r3, #5
 800348c:	e008      	b.n	80034a0 <HAL_GPIO_Init+0x228>
 800348e:	2304      	movs	r3, #4
 8003490:	e006      	b.n	80034a0 <HAL_GPIO_Init+0x228>
 8003492:	2303      	movs	r3, #3
 8003494:	e004      	b.n	80034a0 <HAL_GPIO_Init+0x228>
 8003496:	2302      	movs	r3, #2
 8003498:	e002      	b.n	80034a0 <HAL_GPIO_Init+0x228>
 800349a:	2301      	movs	r3, #1
 800349c:	e000      	b.n	80034a0 <HAL_GPIO_Init+0x228>
 800349e:	2300      	movs	r3, #0
 80034a0:	69fa      	ldr	r2, [r7, #28]
 80034a2:	f002 0203 	and.w	r2, r2, #3
 80034a6:	0092      	lsls	r2, r2, #2
 80034a8:	4093      	lsls	r3, r2
 80034aa:	69ba      	ldr	r2, [r7, #24]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034b0:	4935      	ldr	r1, [pc, #212]	; (8003588 <HAL_GPIO_Init+0x310>)
 80034b2:	69fb      	ldr	r3, [r7, #28]
 80034b4:	089b      	lsrs	r3, r3, #2
 80034b6:	3302      	adds	r3, #2
 80034b8:	69ba      	ldr	r2, [r7, #24]
 80034ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034be:	4b3b      	ldr	r3, [pc, #236]	; (80035ac <HAL_GPIO_Init+0x334>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	43db      	mvns	r3, r3
 80034c8:	69ba      	ldr	r2, [r7, #24]
 80034ca:	4013      	ands	r3, r2
 80034cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d003      	beq.n	80034e2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80034da:	69ba      	ldr	r2, [r7, #24]
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	4313      	orrs	r3, r2
 80034e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034e2:	4a32      	ldr	r2, [pc, #200]	; (80035ac <HAL_GPIO_Init+0x334>)
 80034e4:	69bb      	ldr	r3, [r7, #24]
 80034e6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80034e8:	4b30      	ldr	r3, [pc, #192]	; (80035ac <HAL_GPIO_Init+0x334>)
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	43db      	mvns	r3, r3
 80034f2:	69ba      	ldr	r2, [r7, #24]
 80034f4:	4013      	ands	r3, r2
 80034f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d003      	beq.n	800350c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003504:	69ba      	ldr	r2, [r7, #24]
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	4313      	orrs	r3, r2
 800350a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800350c:	4a27      	ldr	r2, [pc, #156]	; (80035ac <HAL_GPIO_Init+0x334>)
 800350e:	69bb      	ldr	r3, [r7, #24]
 8003510:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003512:	4b26      	ldr	r3, [pc, #152]	; (80035ac <HAL_GPIO_Init+0x334>)
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	43db      	mvns	r3, r3
 800351c:	69ba      	ldr	r2, [r7, #24]
 800351e:	4013      	ands	r3, r2
 8003520:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d003      	beq.n	8003536 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800352e:	69ba      	ldr	r2, [r7, #24]
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	4313      	orrs	r3, r2
 8003534:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003536:	4a1d      	ldr	r2, [pc, #116]	; (80035ac <HAL_GPIO_Init+0x334>)
 8003538:	69bb      	ldr	r3, [r7, #24]
 800353a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800353c:	4b1b      	ldr	r3, [pc, #108]	; (80035ac <HAL_GPIO_Init+0x334>)
 800353e:	68db      	ldr	r3, [r3, #12]
 8003540:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	43db      	mvns	r3, r3
 8003546:	69ba      	ldr	r2, [r7, #24]
 8003548:	4013      	ands	r3, r2
 800354a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003554:	2b00      	cmp	r3, #0
 8003556:	d003      	beq.n	8003560 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003558:	69ba      	ldr	r2, [r7, #24]
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	4313      	orrs	r3, r2
 800355e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003560:	4a12      	ldr	r2, [pc, #72]	; (80035ac <HAL_GPIO_Init+0x334>)
 8003562:	69bb      	ldr	r3, [r7, #24]
 8003564:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	3301      	adds	r3, #1
 800356a:	61fb      	str	r3, [r7, #28]
 800356c:	69fb      	ldr	r3, [r7, #28]
 800356e:	2b0f      	cmp	r3, #15
 8003570:	f67f ae90 	bls.w	8003294 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003574:	bf00      	nop
 8003576:	bf00      	nop
 8003578:	3724      	adds	r7, #36	; 0x24
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr
 8003582:	bf00      	nop
 8003584:	40023800 	.word	0x40023800
 8003588:	40013800 	.word	0x40013800
 800358c:	40020000 	.word	0x40020000
 8003590:	40020400 	.word	0x40020400
 8003594:	40020800 	.word	0x40020800
 8003598:	40020c00 	.word	0x40020c00
 800359c:	40021000 	.word	0x40021000
 80035a0:	40021400 	.word	0x40021400
 80035a4:	40021800 	.word	0x40021800
 80035a8:	40021c00 	.word	0x40021c00
 80035ac:	40013c00 	.word	0x40013c00

080035b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d101      	bne.n	80035c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e12b      	b.n	800381a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d106      	bne.n	80035dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f7ff fb1e 	bl	8002c18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2224      	movs	r2, #36	; 0x24
 80035e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f022 0201 	bic.w	r2, r2, #1
 80035f2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003602:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003612:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003614:	f001 fea0 	bl	8005358 <HAL_RCC_GetPCLK1Freq>
 8003618:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	4a81      	ldr	r2, [pc, #516]	; (8003824 <HAL_I2C_Init+0x274>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d807      	bhi.n	8003634 <HAL_I2C_Init+0x84>
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	4a80      	ldr	r2, [pc, #512]	; (8003828 <HAL_I2C_Init+0x278>)
 8003628:	4293      	cmp	r3, r2
 800362a:	bf94      	ite	ls
 800362c:	2301      	movls	r3, #1
 800362e:	2300      	movhi	r3, #0
 8003630:	b2db      	uxtb	r3, r3
 8003632:	e006      	b.n	8003642 <HAL_I2C_Init+0x92>
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	4a7d      	ldr	r2, [pc, #500]	; (800382c <HAL_I2C_Init+0x27c>)
 8003638:	4293      	cmp	r3, r2
 800363a:	bf94      	ite	ls
 800363c:	2301      	movls	r3, #1
 800363e:	2300      	movhi	r3, #0
 8003640:	b2db      	uxtb	r3, r3
 8003642:	2b00      	cmp	r3, #0
 8003644:	d001      	beq.n	800364a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e0e7      	b.n	800381a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	4a78      	ldr	r2, [pc, #480]	; (8003830 <HAL_I2C_Init+0x280>)
 800364e:	fba2 2303 	umull	r2, r3, r2, r3
 8003652:	0c9b      	lsrs	r3, r3, #18
 8003654:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	68ba      	ldr	r2, [r7, #8]
 8003666:	430a      	orrs	r2, r1
 8003668:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	6a1b      	ldr	r3, [r3, #32]
 8003670:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	4a6a      	ldr	r2, [pc, #424]	; (8003824 <HAL_I2C_Init+0x274>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d802      	bhi.n	8003684 <HAL_I2C_Init+0xd4>
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	3301      	adds	r3, #1
 8003682:	e009      	b.n	8003698 <HAL_I2C_Init+0xe8>
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800368a:	fb02 f303 	mul.w	r3, r2, r3
 800368e:	4a69      	ldr	r2, [pc, #420]	; (8003834 <HAL_I2C_Init+0x284>)
 8003690:	fba2 2303 	umull	r2, r3, r2, r3
 8003694:	099b      	lsrs	r3, r3, #6
 8003696:	3301      	adds	r3, #1
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	6812      	ldr	r2, [r2, #0]
 800369c:	430b      	orrs	r3, r1
 800369e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	69db      	ldr	r3, [r3, #28]
 80036a6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80036aa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	495c      	ldr	r1, [pc, #368]	; (8003824 <HAL_I2C_Init+0x274>)
 80036b4:	428b      	cmp	r3, r1
 80036b6:	d819      	bhi.n	80036ec <HAL_I2C_Init+0x13c>
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	1e59      	subs	r1, r3, #1
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	005b      	lsls	r3, r3, #1
 80036c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80036c6:	1c59      	adds	r1, r3, #1
 80036c8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80036cc:	400b      	ands	r3, r1
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d00a      	beq.n	80036e8 <HAL_I2C_Init+0x138>
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	1e59      	subs	r1, r3, #1
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80036e0:	3301      	adds	r3, #1
 80036e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036e6:	e051      	b.n	800378c <HAL_I2C_Init+0x1dc>
 80036e8:	2304      	movs	r3, #4
 80036ea:	e04f      	b.n	800378c <HAL_I2C_Init+0x1dc>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d111      	bne.n	8003718 <HAL_I2C_Init+0x168>
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	1e58      	subs	r0, r3, #1
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6859      	ldr	r1, [r3, #4]
 80036fc:	460b      	mov	r3, r1
 80036fe:	005b      	lsls	r3, r3, #1
 8003700:	440b      	add	r3, r1
 8003702:	fbb0 f3f3 	udiv	r3, r0, r3
 8003706:	3301      	adds	r3, #1
 8003708:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800370c:	2b00      	cmp	r3, #0
 800370e:	bf0c      	ite	eq
 8003710:	2301      	moveq	r3, #1
 8003712:	2300      	movne	r3, #0
 8003714:	b2db      	uxtb	r3, r3
 8003716:	e012      	b.n	800373e <HAL_I2C_Init+0x18e>
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	1e58      	subs	r0, r3, #1
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6859      	ldr	r1, [r3, #4]
 8003720:	460b      	mov	r3, r1
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	440b      	add	r3, r1
 8003726:	0099      	lsls	r1, r3, #2
 8003728:	440b      	add	r3, r1
 800372a:	fbb0 f3f3 	udiv	r3, r0, r3
 800372e:	3301      	adds	r3, #1
 8003730:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003734:	2b00      	cmp	r3, #0
 8003736:	bf0c      	ite	eq
 8003738:	2301      	moveq	r3, #1
 800373a:	2300      	movne	r3, #0
 800373c:	b2db      	uxtb	r3, r3
 800373e:	2b00      	cmp	r3, #0
 8003740:	d001      	beq.n	8003746 <HAL_I2C_Init+0x196>
 8003742:	2301      	movs	r3, #1
 8003744:	e022      	b.n	800378c <HAL_I2C_Init+0x1dc>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d10e      	bne.n	800376c <HAL_I2C_Init+0x1bc>
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	1e58      	subs	r0, r3, #1
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6859      	ldr	r1, [r3, #4]
 8003756:	460b      	mov	r3, r1
 8003758:	005b      	lsls	r3, r3, #1
 800375a:	440b      	add	r3, r1
 800375c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003760:	3301      	adds	r3, #1
 8003762:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003766:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800376a:	e00f      	b.n	800378c <HAL_I2C_Init+0x1dc>
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	1e58      	subs	r0, r3, #1
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6859      	ldr	r1, [r3, #4]
 8003774:	460b      	mov	r3, r1
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	440b      	add	r3, r1
 800377a:	0099      	lsls	r1, r3, #2
 800377c:	440b      	add	r3, r1
 800377e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003782:	3301      	adds	r3, #1
 8003784:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003788:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800378c:	6879      	ldr	r1, [r7, #4]
 800378e:	6809      	ldr	r1, [r1, #0]
 8003790:	4313      	orrs	r3, r2
 8003792:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	69da      	ldr	r2, [r3, #28]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a1b      	ldr	r3, [r3, #32]
 80037a6:	431a      	orrs	r2, r3
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	430a      	orrs	r2, r1
 80037ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80037ba:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	6911      	ldr	r1, [r2, #16]
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	68d2      	ldr	r2, [r2, #12]
 80037c6:	4311      	orrs	r1, r2
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	6812      	ldr	r2, [r2, #0]
 80037cc:	430b      	orrs	r3, r1
 80037ce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	695a      	ldr	r2, [r3, #20]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	699b      	ldr	r3, [r3, #24]
 80037e2:	431a      	orrs	r2, r3
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	430a      	orrs	r2, r1
 80037ea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f042 0201 	orr.w	r2, r2, #1
 80037fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2200      	movs	r2, #0
 8003800:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2220      	movs	r2, #32
 8003806:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003818:	2300      	movs	r3, #0
}
 800381a:	4618      	mov	r0, r3
 800381c:	3710      	adds	r7, #16
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop
 8003824:	000186a0 	.word	0x000186a0
 8003828:	001e847f 	.word	0x001e847f
 800382c:	003d08ff 	.word	0x003d08ff
 8003830:	431bde83 	.word	0x431bde83
 8003834:	10624dd3 	.word	0x10624dd3

08003838 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b088      	sub	sp, #32
 800383c:	af02      	add	r7, sp, #8
 800383e:	60f8      	str	r0, [r7, #12]
 8003840:	607a      	str	r2, [r7, #4]
 8003842:	461a      	mov	r2, r3
 8003844:	460b      	mov	r3, r1
 8003846:	817b      	strh	r3, [r7, #10]
 8003848:	4613      	mov	r3, r2
 800384a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800384c:	f7ff fbfe 	bl	800304c <HAL_GetTick>
 8003850:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003858:	b2db      	uxtb	r3, r3
 800385a:	2b20      	cmp	r3, #32
 800385c:	f040 80e0 	bne.w	8003a20 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	9300      	str	r3, [sp, #0]
 8003864:	2319      	movs	r3, #25
 8003866:	2201      	movs	r2, #1
 8003868:	4970      	ldr	r1, [pc, #448]	; (8003a2c <HAL_I2C_Master_Transmit+0x1f4>)
 800386a:	68f8      	ldr	r0, [r7, #12]
 800386c:	f000 ff66 	bl	800473c <I2C_WaitOnFlagUntilTimeout>
 8003870:	4603      	mov	r3, r0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d001      	beq.n	800387a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003876:	2302      	movs	r3, #2
 8003878:	e0d3      	b.n	8003a22 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003880:	2b01      	cmp	r3, #1
 8003882:	d101      	bne.n	8003888 <HAL_I2C_Master_Transmit+0x50>
 8003884:	2302      	movs	r3, #2
 8003886:	e0cc      	b.n	8003a22 <HAL_I2C_Master_Transmit+0x1ea>
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2201      	movs	r2, #1
 800388c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 0301 	and.w	r3, r3, #1
 800389a:	2b01      	cmp	r3, #1
 800389c:	d007      	beq.n	80038ae <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f042 0201 	orr.w	r2, r2, #1
 80038ac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038bc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2221      	movs	r2, #33	; 0x21
 80038c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2210      	movs	r2, #16
 80038ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2200      	movs	r2, #0
 80038d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	893a      	ldrh	r2, [r7, #8]
 80038de:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038e4:	b29a      	uxth	r2, r3
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	4a50      	ldr	r2, [pc, #320]	; (8003a30 <HAL_I2C_Master_Transmit+0x1f8>)
 80038ee:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80038f0:	8979      	ldrh	r1, [r7, #10]
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	6a3a      	ldr	r2, [r7, #32]
 80038f6:	68f8      	ldr	r0, [r7, #12]
 80038f8:	f000 fce8 	bl	80042cc <I2C_MasterRequestWrite>
 80038fc:	4603      	mov	r3, r0
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d001      	beq.n	8003906 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e08d      	b.n	8003a22 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003906:	2300      	movs	r3, #0
 8003908:	613b      	str	r3, [r7, #16]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	613b      	str	r3, [r7, #16]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	699b      	ldr	r3, [r3, #24]
 8003918:	613b      	str	r3, [r7, #16]
 800391a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800391c:	e066      	b.n	80039ec <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800391e:	697a      	ldr	r2, [r7, #20]
 8003920:	6a39      	ldr	r1, [r7, #32]
 8003922:	68f8      	ldr	r0, [r7, #12]
 8003924:	f000 ffe0 	bl	80048e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d00d      	beq.n	800394a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003932:	2b04      	cmp	r3, #4
 8003934:	d107      	bne.n	8003946 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003944:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e06b      	b.n	8003a22 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800394e:	781a      	ldrb	r2, [r3, #0]
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800395a:	1c5a      	adds	r2, r3, #1
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003964:	b29b      	uxth	r3, r3
 8003966:	3b01      	subs	r3, #1
 8003968:	b29a      	uxth	r2, r3
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003972:	3b01      	subs	r3, #1
 8003974:	b29a      	uxth	r2, r3
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	695b      	ldr	r3, [r3, #20]
 8003980:	f003 0304 	and.w	r3, r3, #4
 8003984:	2b04      	cmp	r3, #4
 8003986:	d11b      	bne.n	80039c0 <HAL_I2C_Master_Transmit+0x188>
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800398c:	2b00      	cmp	r3, #0
 800398e:	d017      	beq.n	80039c0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003994:	781a      	ldrb	r2, [r3, #0]
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a0:	1c5a      	adds	r2, r3, #1
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039aa:	b29b      	uxth	r3, r3
 80039ac:	3b01      	subs	r3, #1
 80039ae:	b29a      	uxth	r2, r3
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039b8:	3b01      	subs	r3, #1
 80039ba:	b29a      	uxth	r2, r3
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039c0:	697a      	ldr	r2, [r7, #20]
 80039c2:	6a39      	ldr	r1, [r7, #32]
 80039c4:	68f8      	ldr	r0, [r7, #12]
 80039c6:	f000 ffd0 	bl	800496a <I2C_WaitOnBTFFlagUntilTimeout>
 80039ca:	4603      	mov	r3, r0
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d00d      	beq.n	80039ec <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d4:	2b04      	cmp	r3, #4
 80039d6:	d107      	bne.n	80039e8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039e6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e01a      	b.n	8003a22 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d194      	bne.n	800391e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2220      	movs	r2, #32
 8003a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2200      	movs	r2, #0
 8003a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	e000      	b.n	8003a22 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003a20:	2302      	movs	r3, #2
  }
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3718      	adds	r7, #24
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	00100002 	.word	0x00100002
 8003a30:	ffff0000 	.word	0xffff0000

08003a34 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b08c      	sub	sp, #48	; 0x30
 8003a38:	af02      	add	r7, sp, #8
 8003a3a:	60f8      	str	r0, [r7, #12]
 8003a3c:	607a      	str	r2, [r7, #4]
 8003a3e:	461a      	mov	r2, r3
 8003a40:	460b      	mov	r3, r1
 8003a42:	817b      	strh	r3, [r7, #10]
 8003a44:	4613      	mov	r3, r2
 8003a46:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a48:	f7ff fb00 	bl	800304c <HAL_GetTick>
 8003a4c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	2b20      	cmp	r3, #32
 8003a58:	f040 820b 	bne.w	8003e72 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a5e:	9300      	str	r3, [sp, #0]
 8003a60:	2319      	movs	r3, #25
 8003a62:	2201      	movs	r2, #1
 8003a64:	497c      	ldr	r1, [pc, #496]	; (8003c58 <HAL_I2C_Master_Receive+0x224>)
 8003a66:	68f8      	ldr	r0, [r7, #12]
 8003a68:	f000 fe68 	bl	800473c <I2C_WaitOnFlagUntilTimeout>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003a72:	2302      	movs	r3, #2
 8003a74:	e1fe      	b.n	8003e74 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d101      	bne.n	8003a84 <HAL_I2C_Master_Receive+0x50>
 8003a80:	2302      	movs	r3, #2
 8003a82:	e1f7      	b.n	8003e74 <HAL_I2C_Master_Receive+0x440>
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f003 0301 	and.w	r3, r3, #1
 8003a96:	2b01      	cmp	r3, #1
 8003a98:	d007      	beq.n	8003aaa <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f042 0201 	orr.w	r2, r2, #1
 8003aa8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ab8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2222      	movs	r2, #34	; 0x22
 8003abe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2210      	movs	r2, #16
 8003ac6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2200      	movs	r2, #0
 8003ace:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	893a      	ldrh	r2, [r7, #8]
 8003ada:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ae0:	b29a      	uxth	r2, r3
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	4a5c      	ldr	r2, [pc, #368]	; (8003c5c <HAL_I2C_Master_Receive+0x228>)
 8003aea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003aec:	8979      	ldrh	r1, [r7, #10]
 8003aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003af2:	68f8      	ldr	r0, [r7, #12]
 8003af4:	f000 fc6c 	bl	80043d0 <I2C_MasterRequestRead>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d001      	beq.n	8003b02 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e1b8      	b.n	8003e74 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d113      	bne.n	8003b32 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	623b      	str	r3, [r7, #32]
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	695b      	ldr	r3, [r3, #20]
 8003b14:	623b      	str	r3, [r7, #32]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	699b      	ldr	r3, [r3, #24]
 8003b1c:	623b      	str	r3, [r7, #32]
 8003b1e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b2e:	601a      	str	r2, [r3, #0]
 8003b30:	e18c      	b.n	8003e4c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d11b      	bne.n	8003b72 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b48:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	61fb      	str	r3, [r7, #28]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	695b      	ldr	r3, [r3, #20]
 8003b54:	61fb      	str	r3, [r7, #28]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	699b      	ldr	r3, [r3, #24]
 8003b5c:	61fb      	str	r3, [r7, #28]
 8003b5e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b6e:	601a      	str	r2, [r3, #0]
 8003b70:	e16c      	b.n	8003e4c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d11b      	bne.n	8003bb2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b88:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b98:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	61bb      	str	r3, [r7, #24]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	695b      	ldr	r3, [r3, #20]
 8003ba4:	61bb      	str	r3, [r7, #24]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	699b      	ldr	r3, [r3, #24]
 8003bac:	61bb      	str	r3, [r7, #24]
 8003bae:	69bb      	ldr	r3, [r7, #24]
 8003bb0:	e14c      	b.n	8003e4c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003bc0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	617b      	str	r3, [r7, #20]
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	695b      	ldr	r3, [r3, #20]
 8003bcc:	617b      	str	r3, [r7, #20]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	699b      	ldr	r3, [r3, #24]
 8003bd4:	617b      	str	r3, [r7, #20]
 8003bd6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003bd8:	e138      	b.n	8003e4c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bde:	2b03      	cmp	r3, #3
 8003be0:	f200 80f1 	bhi.w	8003dc6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d123      	bne.n	8003c34 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bee:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003bf0:	68f8      	ldr	r0, [r7, #12]
 8003bf2:	f000 fefb 	bl	80049ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d001      	beq.n	8003c00 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e139      	b.n	8003e74 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	691a      	ldr	r2, [r3, #16]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c0a:	b2d2      	uxtb	r2, r2
 8003c0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c12:	1c5a      	adds	r2, r3, #1
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c1c:	3b01      	subs	r3, #1
 8003c1e:	b29a      	uxth	r2, r3
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c28:	b29b      	uxth	r3, r3
 8003c2a:	3b01      	subs	r3, #1
 8003c2c:	b29a      	uxth	r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003c32:	e10b      	b.n	8003e4c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d14e      	bne.n	8003cda <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3e:	9300      	str	r3, [sp, #0]
 8003c40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c42:	2200      	movs	r2, #0
 8003c44:	4906      	ldr	r1, [pc, #24]	; (8003c60 <HAL_I2C_Master_Receive+0x22c>)
 8003c46:	68f8      	ldr	r0, [r7, #12]
 8003c48:	f000 fd78 	bl	800473c <I2C_WaitOnFlagUntilTimeout>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d008      	beq.n	8003c64 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e10e      	b.n	8003e74 <HAL_I2C_Master_Receive+0x440>
 8003c56:	bf00      	nop
 8003c58:	00100002 	.word	0x00100002
 8003c5c:	ffff0000 	.word	0xffff0000
 8003c60:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c72:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	691a      	ldr	r2, [r3, #16]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c7e:	b2d2      	uxtb	r2, r2
 8003c80:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c86:	1c5a      	adds	r2, r3, #1
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c90:	3b01      	subs	r3, #1
 8003c92:	b29a      	uxth	r2, r3
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	3b01      	subs	r3, #1
 8003ca0:	b29a      	uxth	r2, r3
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	691a      	ldr	r2, [r3, #16]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cb0:	b2d2      	uxtb	r2, r2
 8003cb2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cb8:	1c5a      	adds	r2, r3, #1
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cc2:	3b01      	subs	r3, #1
 8003cc4:	b29a      	uxth	r2, r3
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	3b01      	subs	r3, #1
 8003cd2:	b29a      	uxth	r2, r3
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003cd8:	e0b8      	b.n	8003e4c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cdc:	9300      	str	r3, [sp, #0]
 8003cde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	4966      	ldr	r1, [pc, #408]	; (8003e7c <HAL_I2C_Master_Receive+0x448>)
 8003ce4:	68f8      	ldr	r0, [r7, #12]
 8003ce6:	f000 fd29 	bl	800473c <I2C_WaitOnFlagUntilTimeout>
 8003cea:	4603      	mov	r3, r0
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d001      	beq.n	8003cf4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e0bf      	b.n	8003e74 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d02:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	691a      	ldr	r2, [r3, #16]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d0e:	b2d2      	uxtb	r2, r2
 8003d10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d16:	1c5a      	adds	r2, r3, #1
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d20:	3b01      	subs	r3, #1
 8003d22:	b29a      	uxth	r2, r3
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d2c:	b29b      	uxth	r3, r3
 8003d2e:	3b01      	subs	r3, #1
 8003d30:	b29a      	uxth	r2, r3
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d38:	9300      	str	r3, [sp, #0]
 8003d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	494f      	ldr	r1, [pc, #316]	; (8003e7c <HAL_I2C_Master_Receive+0x448>)
 8003d40:	68f8      	ldr	r0, [r7, #12]
 8003d42:	f000 fcfb 	bl	800473c <I2C_WaitOnFlagUntilTimeout>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d001      	beq.n	8003d50 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e091      	b.n	8003e74 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d5e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	691a      	ldr	r2, [r3, #16]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d6a:	b2d2      	uxtb	r2, r2
 8003d6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d72:	1c5a      	adds	r2, r3, #1
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d7c:	3b01      	subs	r3, #1
 8003d7e:	b29a      	uxth	r2, r3
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	3b01      	subs	r3, #1
 8003d8c:	b29a      	uxth	r2, r3
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	691a      	ldr	r2, [r3, #16]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d9c:	b2d2      	uxtb	r2, r2
 8003d9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da4:	1c5a      	adds	r2, r3, #1
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dae:	3b01      	subs	r3, #1
 8003db0:	b29a      	uxth	r2, r3
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	3b01      	subs	r3, #1
 8003dbe:	b29a      	uxth	r2, r3
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003dc4:	e042      	b.n	8003e4c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dc8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003dca:	68f8      	ldr	r0, [r7, #12]
 8003dcc:	f000 fe0e 	bl	80049ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d001      	beq.n	8003dda <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e04c      	b.n	8003e74 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	691a      	ldr	r2, [r3, #16]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de4:	b2d2      	uxtb	r2, r2
 8003de6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dec:	1c5a      	adds	r2, r3, #1
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003df6:	3b01      	subs	r3, #1
 8003df8:	b29a      	uxth	r2, r3
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e02:	b29b      	uxth	r3, r3
 8003e04:	3b01      	subs	r3, #1
 8003e06:	b29a      	uxth	r2, r3
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	f003 0304 	and.w	r3, r3, #4
 8003e16:	2b04      	cmp	r3, #4
 8003e18:	d118      	bne.n	8003e4c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	691a      	ldr	r2, [r3, #16]
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e24:	b2d2      	uxtb	r2, r2
 8003e26:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2c:	1c5a      	adds	r2, r3, #1
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e36:	3b01      	subs	r3, #1
 8003e38:	b29a      	uxth	r2, r3
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	3b01      	subs	r3, #1
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	f47f aec2 	bne.w	8003bda <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2220      	movs	r2, #32
 8003e5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2200      	movs	r2, #0
 8003e62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	e000      	b.n	8003e74 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003e72:	2302      	movs	r3, #2
  }
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3728      	adds	r7, #40	; 0x28
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	00010004 	.word	0x00010004

08003e80 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b08c      	sub	sp, #48	; 0x30
 8003e84:	af02      	add	r7, sp, #8
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	4608      	mov	r0, r1
 8003e8a:	4611      	mov	r1, r2
 8003e8c:	461a      	mov	r2, r3
 8003e8e:	4603      	mov	r3, r0
 8003e90:	817b      	strh	r3, [r7, #10]
 8003e92:	460b      	mov	r3, r1
 8003e94:	813b      	strh	r3, [r7, #8]
 8003e96:	4613      	mov	r3, r2
 8003e98:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003e9a:	f7ff f8d7 	bl	800304c <HAL_GetTick>
 8003e9e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	2b20      	cmp	r3, #32
 8003eaa:	f040 8208 	bne.w	80042be <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb0:	9300      	str	r3, [sp, #0]
 8003eb2:	2319      	movs	r3, #25
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	497b      	ldr	r1, [pc, #492]	; (80040a4 <HAL_I2C_Mem_Read+0x224>)
 8003eb8:	68f8      	ldr	r0, [r7, #12]
 8003eba:	f000 fc3f 	bl	800473c <I2C_WaitOnFlagUntilTimeout>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d001      	beq.n	8003ec8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003ec4:	2302      	movs	r3, #2
 8003ec6:	e1fb      	b.n	80042c0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d101      	bne.n	8003ed6 <HAL_I2C_Mem_Read+0x56>
 8003ed2:	2302      	movs	r3, #2
 8003ed4:	e1f4      	b.n	80042c0 <HAL_I2C_Mem_Read+0x440>
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2201      	movs	r2, #1
 8003eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0301 	and.w	r3, r3, #1
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d007      	beq.n	8003efc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f042 0201 	orr.w	r2, r2, #1
 8003efa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f0a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2222      	movs	r2, #34	; 0x22
 8003f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2240      	movs	r2, #64	; 0x40
 8003f18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f26:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003f2c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f32:	b29a      	uxth	r2, r3
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	4a5b      	ldr	r2, [pc, #364]	; (80040a8 <HAL_I2C_Mem_Read+0x228>)
 8003f3c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f3e:	88f8      	ldrh	r0, [r7, #6]
 8003f40:	893a      	ldrh	r2, [r7, #8]
 8003f42:	8979      	ldrh	r1, [r7, #10]
 8003f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f46:	9301      	str	r3, [sp, #4]
 8003f48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f4a:	9300      	str	r3, [sp, #0]
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	68f8      	ldr	r0, [r7, #12]
 8003f50:	f000 fb0c 	bl	800456c <I2C_RequestMemoryRead>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d001      	beq.n	8003f5e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e1b0      	b.n	80042c0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d113      	bne.n	8003f8e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f66:	2300      	movs	r3, #0
 8003f68:	623b      	str	r3, [r7, #32]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	695b      	ldr	r3, [r3, #20]
 8003f70:	623b      	str	r3, [r7, #32]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	699b      	ldr	r3, [r3, #24]
 8003f78:	623b      	str	r3, [r7, #32]
 8003f7a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f8a:	601a      	str	r2, [r3, #0]
 8003f8c:	e184      	b.n	8004298 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d11b      	bne.n	8003fce <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fa4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	61fb      	str	r3, [r7, #28]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	695b      	ldr	r3, [r3, #20]
 8003fb0:	61fb      	str	r3, [r7, #28]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	61fb      	str	r3, [r7, #28]
 8003fba:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fca:	601a      	str	r2, [r3, #0]
 8003fcc:	e164      	b.n	8004298 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d11b      	bne.n	800400e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fe4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ff4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	61bb      	str	r3, [r7, #24]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	695b      	ldr	r3, [r3, #20]
 8004000:	61bb      	str	r3, [r7, #24]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	699b      	ldr	r3, [r3, #24]
 8004008:	61bb      	str	r3, [r7, #24]
 800400a:	69bb      	ldr	r3, [r7, #24]
 800400c:	e144      	b.n	8004298 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800400e:	2300      	movs	r3, #0
 8004010:	617b      	str	r3, [r7, #20]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	695b      	ldr	r3, [r3, #20]
 8004018:	617b      	str	r3, [r7, #20]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	699b      	ldr	r3, [r3, #24]
 8004020:	617b      	str	r3, [r7, #20]
 8004022:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004024:	e138      	b.n	8004298 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800402a:	2b03      	cmp	r3, #3
 800402c:	f200 80f1 	bhi.w	8004212 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004034:	2b01      	cmp	r3, #1
 8004036:	d123      	bne.n	8004080 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004038:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800403a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800403c:	68f8      	ldr	r0, [r7, #12]
 800403e:	f000 fcd5 	bl	80049ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d001      	beq.n	800404c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e139      	b.n	80042c0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	691a      	ldr	r2, [r3, #16]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004056:	b2d2      	uxtb	r2, r2
 8004058:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800405e:	1c5a      	adds	r2, r3, #1
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004068:	3b01      	subs	r3, #1
 800406a:	b29a      	uxth	r2, r3
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004074:	b29b      	uxth	r3, r3
 8004076:	3b01      	subs	r3, #1
 8004078:	b29a      	uxth	r2, r3
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800407e:	e10b      	b.n	8004298 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004084:	2b02      	cmp	r3, #2
 8004086:	d14e      	bne.n	8004126 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800408a:	9300      	str	r3, [sp, #0]
 800408c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800408e:	2200      	movs	r2, #0
 8004090:	4906      	ldr	r1, [pc, #24]	; (80040ac <HAL_I2C_Mem_Read+0x22c>)
 8004092:	68f8      	ldr	r0, [r7, #12]
 8004094:	f000 fb52 	bl	800473c <I2C_WaitOnFlagUntilTimeout>
 8004098:	4603      	mov	r3, r0
 800409a:	2b00      	cmp	r3, #0
 800409c:	d008      	beq.n	80040b0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e10e      	b.n	80042c0 <HAL_I2C_Mem_Read+0x440>
 80040a2:	bf00      	nop
 80040a4:	00100002 	.word	0x00100002
 80040a8:	ffff0000 	.word	0xffff0000
 80040ac:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	691a      	ldr	r2, [r3, #16]
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ca:	b2d2      	uxtb	r2, r2
 80040cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d2:	1c5a      	adds	r2, r3, #1
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040dc:	3b01      	subs	r3, #1
 80040de:	b29a      	uxth	r2, r3
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040e8:	b29b      	uxth	r3, r3
 80040ea:	3b01      	subs	r3, #1
 80040ec:	b29a      	uxth	r2, r3
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	691a      	ldr	r2, [r3, #16]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040fc:	b2d2      	uxtb	r2, r2
 80040fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004104:	1c5a      	adds	r2, r3, #1
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800410e:	3b01      	subs	r3, #1
 8004110:	b29a      	uxth	r2, r3
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800411a:	b29b      	uxth	r3, r3
 800411c:	3b01      	subs	r3, #1
 800411e:	b29a      	uxth	r2, r3
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004124:	e0b8      	b.n	8004298 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004128:	9300      	str	r3, [sp, #0]
 800412a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800412c:	2200      	movs	r2, #0
 800412e:	4966      	ldr	r1, [pc, #408]	; (80042c8 <HAL_I2C_Mem_Read+0x448>)
 8004130:	68f8      	ldr	r0, [r7, #12]
 8004132:	f000 fb03 	bl	800473c <I2C_WaitOnFlagUntilTimeout>
 8004136:	4603      	mov	r3, r0
 8004138:	2b00      	cmp	r3, #0
 800413a:	d001      	beq.n	8004140 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e0bf      	b.n	80042c0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800414e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	691a      	ldr	r2, [r3, #16]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800415a:	b2d2      	uxtb	r2, r2
 800415c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004162:	1c5a      	adds	r2, r3, #1
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800416c:	3b01      	subs	r3, #1
 800416e:	b29a      	uxth	r2, r3
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004178:	b29b      	uxth	r3, r3
 800417a:	3b01      	subs	r3, #1
 800417c:	b29a      	uxth	r2, r3
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004184:	9300      	str	r3, [sp, #0]
 8004186:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004188:	2200      	movs	r2, #0
 800418a:	494f      	ldr	r1, [pc, #316]	; (80042c8 <HAL_I2C_Mem_Read+0x448>)
 800418c:	68f8      	ldr	r0, [r7, #12]
 800418e:	f000 fad5 	bl	800473c <I2C_WaitOnFlagUntilTimeout>
 8004192:	4603      	mov	r3, r0
 8004194:	2b00      	cmp	r3, #0
 8004196:	d001      	beq.n	800419c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e091      	b.n	80042c0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	691a      	ldr	r2, [r3, #16]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b6:	b2d2      	uxtb	r2, r2
 80041b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041be:	1c5a      	adds	r2, r3, #1
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041c8:	3b01      	subs	r3, #1
 80041ca:	b29a      	uxth	r2, r3
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	3b01      	subs	r3, #1
 80041d8:	b29a      	uxth	r2, r3
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	691a      	ldr	r2, [r3, #16]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e8:	b2d2      	uxtb	r2, r2
 80041ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f0:	1c5a      	adds	r2, r3, #1
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041fa:	3b01      	subs	r3, #1
 80041fc:	b29a      	uxth	r2, r3
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004206:	b29b      	uxth	r3, r3
 8004208:	3b01      	subs	r3, #1
 800420a:	b29a      	uxth	r2, r3
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004210:	e042      	b.n	8004298 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004212:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004214:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004216:	68f8      	ldr	r0, [r7, #12]
 8004218:	f000 fbe8 	bl	80049ec <I2C_WaitOnRXNEFlagUntilTimeout>
 800421c:	4603      	mov	r3, r0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d001      	beq.n	8004226 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e04c      	b.n	80042c0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	691a      	ldr	r2, [r3, #16]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004230:	b2d2      	uxtb	r2, r2
 8004232:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004238:	1c5a      	adds	r2, r3, #1
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004242:	3b01      	subs	r3, #1
 8004244:	b29a      	uxth	r2, r3
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800424e:	b29b      	uxth	r3, r3
 8004250:	3b01      	subs	r3, #1
 8004252:	b29a      	uxth	r2, r3
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	695b      	ldr	r3, [r3, #20]
 800425e:	f003 0304 	and.w	r3, r3, #4
 8004262:	2b04      	cmp	r3, #4
 8004264:	d118      	bne.n	8004298 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	691a      	ldr	r2, [r3, #16]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004270:	b2d2      	uxtb	r2, r2
 8004272:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004278:	1c5a      	adds	r2, r3, #1
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004282:	3b01      	subs	r3, #1
 8004284:	b29a      	uxth	r2, r3
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800428e:	b29b      	uxth	r3, r3
 8004290:	3b01      	subs	r3, #1
 8004292:	b29a      	uxth	r2, r3
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800429c:	2b00      	cmp	r3, #0
 800429e:	f47f aec2 	bne.w	8004026 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2220      	movs	r2, #32
 80042a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	2200      	movs	r2, #0
 80042ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2200      	movs	r2, #0
 80042b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80042ba:	2300      	movs	r3, #0
 80042bc:	e000      	b.n	80042c0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80042be:	2302      	movs	r3, #2
  }
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3728      	adds	r7, #40	; 0x28
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	00010004 	.word	0x00010004

080042cc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b088      	sub	sp, #32
 80042d0:	af02      	add	r7, sp, #8
 80042d2:	60f8      	str	r0, [r7, #12]
 80042d4:	607a      	str	r2, [r7, #4]
 80042d6:	603b      	str	r3, [r7, #0]
 80042d8:	460b      	mov	r3, r1
 80042da:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	2b08      	cmp	r3, #8
 80042e6:	d006      	beq.n	80042f6 <I2C_MasterRequestWrite+0x2a>
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d003      	beq.n	80042f6 <I2C_MasterRequestWrite+0x2a>
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80042f4:	d108      	bne.n	8004308 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004304:	601a      	str	r2, [r3, #0]
 8004306:	e00b      	b.n	8004320 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800430c:	2b12      	cmp	r3, #18
 800430e:	d107      	bne.n	8004320 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800431e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	9300      	str	r3, [sp, #0]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2200      	movs	r2, #0
 8004328:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800432c:	68f8      	ldr	r0, [r7, #12]
 800432e:	f000 fa05 	bl	800473c <I2C_WaitOnFlagUntilTimeout>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d00d      	beq.n	8004354 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004342:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004346:	d103      	bne.n	8004350 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800434e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004350:	2303      	movs	r3, #3
 8004352:	e035      	b.n	80043c0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	691b      	ldr	r3, [r3, #16]
 8004358:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800435c:	d108      	bne.n	8004370 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800435e:	897b      	ldrh	r3, [r7, #10]
 8004360:	b2db      	uxtb	r3, r3
 8004362:	461a      	mov	r2, r3
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800436c:	611a      	str	r2, [r3, #16]
 800436e:	e01b      	b.n	80043a8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004370:	897b      	ldrh	r3, [r7, #10]
 8004372:	11db      	asrs	r3, r3, #7
 8004374:	b2db      	uxtb	r3, r3
 8004376:	f003 0306 	and.w	r3, r3, #6
 800437a:	b2db      	uxtb	r3, r3
 800437c:	f063 030f 	orn	r3, r3, #15
 8004380:	b2da      	uxtb	r2, r3
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	490e      	ldr	r1, [pc, #56]	; (80043c8 <I2C_MasterRequestWrite+0xfc>)
 800438e:	68f8      	ldr	r0, [r7, #12]
 8004390:	f000 fa2b 	bl	80047ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004394:	4603      	mov	r3, r0
 8004396:	2b00      	cmp	r3, #0
 8004398:	d001      	beq.n	800439e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e010      	b.n	80043c0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800439e:	897b      	ldrh	r3, [r7, #10]
 80043a0:	b2da      	uxtb	r2, r3
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	4907      	ldr	r1, [pc, #28]	; (80043cc <I2C_MasterRequestWrite+0x100>)
 80043ae:	68f8      	ldr	r0, [r7, #12]
 80043b0:	f000 fa1b 	bl	80047ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043b4:	4603      	mov	r3, r0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d001      	beq.n	80043be <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e000      	b.n	80043c0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80043be:	2300      	movs	r3, #0
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3718      	adds	r7, #24
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}
 80043c8:	00010008 	.word	0x00010008
 80043cc:	00010002 	.word	0x00010002

080043d0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b088      	sub	sp, #32
 80043d4:	af02      	add	r7, sp, #8
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	607a      	str	r2, [r7, #4]
 80043da:	603b      	str	r3, [r7, #0]
 80043dc:	460b      	mov	r3, r1
 80043de:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043e4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80043f4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	2b08      	cmp	r3, #8
 80043fa:	d006      	beq.n	800440a <I2C_MasterRequestRead+0x3a>
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d003      	beq.n	800440a <I2C_MasterRequestRead+0x3a>
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004408:	d108      	bne.n	800441c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004418:	601a      	str	r2, [r3, #0]
 800441a:	e00b      	b.n	8004434 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004420:	2b11      	cmp	r3, #17
 8004422:	d107      	bne.n	8004434 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004432:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	9300      	str	r3, [sp, #0]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004440:	68f8      	ldr	r0, [r7, #12]
 8004442:	f000 f97b 	bl	800473c <I2C_WaitOnFlagUntilTimeout>
 8004446:	4603      	mov	r3, r0
 8004448:	2b00      	cmp	r3, #0
 800444a:	d00d      	beq.n	8004468 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004456:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800445a:	d103      	bne.n	8004464 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004462:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004464:	2303      	movs	r3, #3
 8004466:	e079      	b.n	800455c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	691b      	ldr	r3, [r3, #16]
 800446c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004470:	d108      	bne.n	8004484 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004472:	897b      	ldrh	r3, [r7, #10]
 8004474:	b2db      	uxtb	r3, r3
 8004476:	f043 0301 	orr.w	r3, r3, #1
 800447a:	b2da      	uxtb	r2, r3
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	611a      	str	r2, [r3, #16]
 8004482:	e05f      	b.n	8004544 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004484:	897b      	ldrh	r3, [r7, #10]
 8004486:	11db      	asrs	r3, r3, #7
 8004488:	b2db      	uxtb	r3, r3
 800448a:	f003 0306 	and.w	r3, r3, #6
 800448e:	b2db      	uxtb	r3, r3
 8004490:	f063 030f 	orn	r3, r3, #15
 8004494:	b2da      	uxtb	r2, r3
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	4930      	ldr	r1, [pc, #192]	; (8004564 <I2C_MasterRequestRead+0x194>)
 80044a2:	68f8      	ldr	r0, [r7, #12]
 80044a4:	f000 f9a1 	bl	80047ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d001      	beq.n	80044b2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e054      	b.n	800455c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80044b2:	897b      	ldrh	r3, [r7, #10]
 80044b4:	b2da      	uxtb	r2, r3
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	687a      	ldr	r2, [r7, #4]
 80044c0:	4929      	ldr	r1, [pc, #164]	; (8004568 <I2C_MasterRequestRead+0x198>)
 80044c2:	68f8      	ldr	r0, [r7, #12]
 80044c4:	f000 f991 	bl	80047ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d001      	beq.n	80044d2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e044      	b.n	800455c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044d2:	2300      	movs	r3, #0
 80044d4:	613b      	str	r3, [r7, #16]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	695b      	ldr	r3, [r3, #20]
 80044dc:	613b      	str	r3, [r7, #16]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	699b      	ldr	r3, [r3, #24]
 80044e4:	613b      	str	r3, [r7, #16]
 80044e6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044f6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	9300      	str	r3, [sp, #0]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2200      	movs	r2, #0
 8004500:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004504:	68f8      	ldr	r0, [r7, #12]
 8004506:	f000 f919 	bl	800473c <I2C_WaitOnFlagUntilTimeout>
 800450a:	4603      	mov	r3, r0
 800450c:	2b00      	cmp	r3, #0
 800450e:	d00d      	beq.n	800452c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800451a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800451e:	d103      	bne.n	8004528 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004526:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004528:	2303      	movs	r3, #3
 800452a:	e017      	b.n	800455c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800452c:	897b      	ldrh	r3, [r7, #10]
 800452e:	11db      	asrs	r3, r3, #7
 8004530:	b2db      	uxtb	r3, r3
 8004532:	f003 0306 	and.w	r3, r3, #6
 8004536:	b2db      	uxtb	r3, r3
 8004538:	f063 030e 	orn	r3, r3, #14
 800453c:	b2da      	uxtb	r2, r3
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	687a      	ldr	r2, [r7, #4]
 8004548:	4907      	ldr	r1, [pc, #28]	; (8004568 <I2C_MasterRequestRead+0x198>)
 800454a:	68f8      	ldr	r0, [r7, #12]
 800454c:	f000 f94d 	bl	80047ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004550:	4603      	mov	r3, r0
 8004552:	2b00      	cmp	r3, #0
 8004554:	d001      	beq.n	800455a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e000      	b.n	800455c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800455a:	2300      	movs	r3, #0
}
 800455c:	4618      	mov	r0, r3
 800455e:	3718      	adds	r7, #24
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}
 8004564:	00010008 	.word	0x00010008
 8004568:	00010002 	.word	0x00010002

0800456c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b088      	sub	sp, #32
 8004570:	af02      	add	r7, sp, #8
 8004572:	60f8      	str	r0, [r7, #12]
 8004574:	4608      	mov	r0, r1
 8004576:	4611      	mov	r1, r2
 8004578:	461a      	mov	r2, r3
 800457a:	4603      	mov	r3, r0
 800457c:	817b      	strh	r3, [r7, #10]
 800457e:	460b      	mov	r3, r1
 8004580:	813b      	strh	r3, [r7, #8]
 8004582:	4613      	mov	r3, r2
 8004584:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004594:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045a4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80045a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a8:	9300      	str	r3, [sp, #0]
 80045aa:	6a3b      	ldr	r3, [r7, #32]
 80045ac:	2200      	movs	r2, #0
 80045ae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80045b2:	68f8      	ldr	r0, [r7, #12]
 80045b4:	f000 f8c2 	bl	800473c <I2C_WaitOnFlagUntilTimeout>
 80045b8:	4603      	mov	r3, r0
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d00d      	beq.n	80045da <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045cc:	d103      	bne.n	80045d6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045d4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e0aa      	b.n	8004730 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80045da:	897b      	ldrh	r3, [r7, #10]
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	461a      	mov	r2, r3
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80045e8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80045ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ec:	6a3a      	ldr	r2, [r7, #32]
 80045ee:	4952      	ldr	r1, [pc, #328]	; (8004738 <I2C_RequestMemoryRead+0x1cc>)
 80045f0:	68f8      	ldr	r0, [r7, #12]
 80045f2:	f000 f8fa 	bl	80047ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045f6:	4603      	mov	r3, r0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d001      	beq.n	8004600 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e097      	b.n	8004730 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004600:	2300      	movs	r3, #0
 8004602:	617b      	str	r3, [r7, #20]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	695b      	ldr	r3, [r3, #20]
 800460a:	617b      	str	r3, [r7, #20]
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	699b      	ldr	r3, [r3, #24]
 8004612:	617b      	str	r3, [r7, #20]
 8004614:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004616:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004618:	6a39      	ldr	r1, [r7, #32]
 800461a:	68f8      	ldr	r0, [r7, #12]
 800461c:	f000 f964 	bl	80048e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004620:	4603      	mov	r3, r0
 8004622:	2b00      	cmp	r3, #0
 8004624:	d00d      	beq.n	8004642 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462a:	2b04      	cmp	r3, #4
 800462c:	d107      	bne.n	800463e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800463c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e076      	b.n	8004730 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004642:	88fb      	ldrh	r3, [r7, #6]
 8004644:	2b01      	cmp	r3, #1
 8004646:	d105      	bne.n	8004654 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004648:	893b      	ldrh	r3, [r7, #8]
 800464a:	b2da      	uxtb	r2, r3
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	611a      	str	r2, [r3, #16]
 8004652:	e021      	b.n	8004698 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004654:	893b      	ldrh	r3, [r7, #8]
 8004656:	0a1b      	lsrs	r3, r3, #8
 8004658:	b29b      	uxth	r3, r3
 800465a:	b2da      	uxtb	r2, r3
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004662:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004664:	6a39      	ldr	r1, [r7, #32]
 8004666:	68f8      	ldr	r0, [r7, #12]
 8004668:	f000 f93e 	bl	80048e8 <I2C_WaitOnTXEFlagUntilTimeout>
 800466c:	4603      	mov	r3, r0
 800466e:	2b00      	cmp	r3, #0
 8004670:	d00d      	beq.n	800468e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004676:	2b04      	cmp	r3, #4
 8004678:	d107      	bne.n	800468a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004688:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e050      	b.n	8004730 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800468e:	893b      	ldrh	r3, [r7, #8]
 8004690:	b2da      	uxtb	r2, r3
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004698:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800469a:	6a39      	ldr	r1, [r7, #32]
 800469c:	68f8      	ldr	r0, [r7, #12]
 800469e:	f000 f923 	bl	80048e8 <I2C_WaitOnTXEFlagUntilTimeout>
 80046a2:	4603      	mov	r3, r0
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d00d      	beq.n	80046c4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ac:	2b04      	cmp	r3, #4
 80046ae:	d107      	bne.n	80046c0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046be:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	e035      	b.n	8004730 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046d2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80046d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d6:	9300      	str	r3, [sp, #0]
 80046d8:	6a3b      	ldr	r3, [r7, #32]
 80046da:	2200      	movs	r2, #0
 80046dc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80046e0:	68f8      	ldr	r0, [r7, #12]
 80046e2:	f000 f82b 	bl	800473c <I2C_WaitOnFlagUntilTimeout>
 80046e6:	4603      	mov	r3, r0
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d00d      	beq.n	8004708 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046fa:	d103      	bne.n	8004704 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004702:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004704:	2303      	movs	r3, #3
 8004706:	e013      	b.n	8004730 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004708:	897b      	ldrh	r3, [r7, #10]
 800470a:	b2db      	uxtb	r3, r3
 800470c:	f043 0301 	orr.w	r3, r3, #1
 8004710:	b2da      	uxtb	r2, r3
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800471a:	6a3a      	ldr	r2, [r7, #32]
 800471c:	4906      	ldr	r1, [pc, #24]	; (8004738 <I2C_RequestMemoryRead+0x1cc>)
 800471e:	68f8      	ldr	r0, [r7, #12]
 8004720:	f000 f863 	bl	80047ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004724:	4603      	mov	r3, r0
 8004726:	2b00      	cmp	r3, #0
 8004728:	d001      	beq.n	800472e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e000      	b.n	8004730 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800472e:	2300      	movs	r3, #0
}
 8004730:	4618      	mov	r0, r3
 8004732:	3718      	adds	r7, #24
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}
 8004738:	00010002 	.word	0x00010002

0800473c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b084      	sub	sp, #16
 8004740:	af00      	add	r7, sp, #0
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	60b9      	str	r1, [r7, #8]
 8004746:	603b      	str	r3, [r7, #0]
 8004748:	4613      	mov	r3, r2
 800474a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800474c:	e025      	b.n	800479a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004754:	d021      	beq.n	800479a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004756:	f7fe fc79 	bl	800304c <HAL_GetTick>
 800475a:	4602      	mov	r2, r0
 800475c:	69bb      	ldr	r3, [r7, #24]
 800475e:	1ad3      	subs	r3, r2, r3
 8004760:	683a      	ldr	r2, [r7, #0]
 8004762:	429a      	cmp	r2, r3
 8004764:	d302      	bcc.n	800476c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d116      	bne.n	800479a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2200      	movs	r2, #0
 8004770:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2220      	movs	r2, #32
 8004776:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2200      	movs	r2, #0
 800477e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004786:	f043 0220 	orr.w	r2, r3, #32
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2200      	movs	r2, #0
 8004792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e023      	b.n	80047e2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	0c1b      	lsrs	r3, r3, #16
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d10d      	bne.n	80047c0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	695b      	ldr	r3, [r3, #20]
 80047aa:	43da      	mvns	r2, r3
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	4013      	ands	r3, r2
 80047b0:	b29b      	uxth	r3, r3
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	bf0c      	ite	eq
 80047b6:	2301      	moveq	r3, #1
 80047b8:	2300      	movne	r3, #0
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	461a      	mov	r2, r3
 80047be:	e00c      	b.n	80047da <I2C_WaitOnFlagUntilTimeout+0x9e>
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	699b      	ldr	r3, [r3, #24]
 80047c6:	43da      	mvns	r2, r3
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	4013      	ands	r3, r2
 80047cc:	b29b      	uxth	r3, r3
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	bf0c      	ite	eq
 80047d2:	2301      	moveq	r3, #1
 80047d4:	2300      	movne	r3, #0
 80047d6:	b2db      	uxtb	r3, r3
 80047d8:	461a      	mov	r2, r3
 80047da:	79fb      	ldrb	r3, [r7, #7]
 80047dc:	429a      	cmp	r2, r3
 80047de:	d0b6      	beq.n	800474e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80047e0:	2300      	movs	r3, #0
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3710      	adds	r7, #16
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}

080047ea <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80047ea:	b580      	push	{r7, lr}
 80047ec:	b084      	sub	sp, #16
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	60f8      	str	r0, [r7, #12]
 80047f2:	60b9      	str	r1, [r7, #8]
 80047f4:	607a      	str	r2, [r7, #4]
 80047f6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80047f8:	e051      	b.n	800489e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	695b      	ldr	r3, [r3, #20]
 8004800:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004804:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004808:	d123      	bne.n	8004852 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004818:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004822:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2200      	movs	r2, #0
 8004828:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2220      	movs	r2, #32
 800482e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2200      	movs	r2, #0
 8004836:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483e:	f043 0204 	orr.w	r2, r3, #4
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e046      	b.n	80048e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004858:	d021      	beq.n	800489e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800485a:	f7fe fbf7 	bl	800304c <HAL_GetTick>
 800485e:	4602      	mov	r2, r0
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	687a      	ldr	r2, [r7, #4]
 8004866:	429a      	cmp	r2, r3
 8004868:	d302      	bcc.n	8004870 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d116      	bne.n	800489e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2200      	movs	r2, #0
 8004874:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2220      	movs	r2, #32
 800487a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2200      	movs	r2, #0
 8004882:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800488a:	f043 0220 	orr.w	r2, r3, #32
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2200      	movs	r2, #0
 8004896:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e020      	b.n	80048e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	0c1b      	lsrs	r3, r3, #16
 80048a2:	b2db      	uxtb	r3, r3
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d10c      	bne.n	80048c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	695b      	ldr	r3, [r3, #20]
 80048ae:	43da      	mvns	r2, r3
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	4013      	ands	r3, r2
 80048b4:	b29b      	uxth	r3, r3
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	bf14      	ite	ne
 80048ba:	2301      	movne	r3, #1
 80048bc:	2300      	moveq	r3, #0
 80048be:	b2db      	uxtb	r3, r3
 80048c0:	e00b      	b.n	80048da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	699b      	ldr	r3, [r3, #24]
 80048c8:	43da      	mvns	r2, r3
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	4013      	ands	r3, r2
 80048ce:	b29b      	uxth	r3, r3
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	bf14      	ite	ne
 80048d4:	2301      	movne	r3, #1
 80048d6:	2300      	moveq	r3, #0
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d18d      	bne.n	80047fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80048de:	2300      	movs	r3, #0
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3710      	adds	r7, #16
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	60b9      	str	r1, [r7, #8]
 80048f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80048f4:	e02d      	b.n	8004952 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80048f6:	68f8      	ldr	r0, [r7, #12]
 80048f8:	f000 f8ce 	bl	8004a98 <I2C_IsAcknowledgeFailed>
 80048fc:	4603      	mov	r3, r0
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d001      	beq.n	8004906 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004902:	2301      	movs	r3, #1
 8004904:	e02d      	b.n	8004962 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800490c:	d021      	beq.n	8004952 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800490e:	f7fe fb9d 	bl	800304c <HAL_GetTick>
 8004912:	4602      	mov	r2, r0
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	1ad3      	subs	r3, r2, r3
 8004918:	68ba      	ldr	r2, [r7, #8]
 800491a:	429a      	cmp	r2, r3
 800491c:	d302      	bcc.n	8004924 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d116      	bne.n	8004952 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2200      	movs	r2, #0
 8004928:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2220      	movs	r2, #32
 800492e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2200      	movs	r2, #0
 8004936:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800493e:	f043 0220 	orr.w	r2, r3, #32
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e007      	b.n	8004962 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	695b      	ldr	r3, [r3, #20]
 8004958:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800495c:	2b80      	cmp	r3, #128	; 0x80
 800495e:	d1ca      	bne.n	80048f6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004960:	2300      	movs	r3, #0
}
 8004962:	4618      	mov	r0, r3
 8004964:	3710      	adds	r7, #16
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}

0800496a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800496a:	b580      	push	{r7, lr}
 800496c:	b084      	sub	sp, #16
 800496e:	af00      	add	r7, sp, #0
 8004970:	60f8      	str	r0, [r7, #12]
 8004972:	60b9      	str	r1, [r7, #8]
 8004974:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004976:	e02d      	b.n	80049d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004978:	68f8      	ldr	r0, [r7, #12]
 800497a:	f000 f88d 	bl	8004a98 <I2C_IsAcknowledgeFailed>
 800497e:	4603      	mov	r3, r0
 8004980:	2b00      	cmp	r3, #0
 8004982:	d001      	beq.n	8004988 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e02d      	b.n	80049e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800498e:	d021      	beq.n	80049d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004990:	f7fe fb5c 	bl	800304c <HAL_GetTick>
 8004994:	4602      	mov	r2, r0
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	1ad3      	subs	r3, r2, r3
 800499a:	68ba      	ldr	r2, [r7, #8]
 800499c:	429a      	cmp	r2, r3
 800499e:	d302      	bcc.n	80049a6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d116      	bne.n	80049d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2200      	movs	r2, #0
 80049aa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2220      	movs	r2, #32
 80049b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2200      	movs	r2, #0
 80049b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c0:	f043 0220 	orr.w	r2, r3, #32
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2200      	movs	r2, #0
 80049cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	e007      	b.n	80049e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	695b      	ldr	r3, [r3, #20]
 80049da:	f003 0304 	and.w	r3, r3, #4
 80049de:	2b04      	cmp	r3, #4
 80049e0:	d1ca      	bne.n	8004978 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80049e2:	2300      	movs	r3, #0
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3710      	adds	r7, #16
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}

080049ec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b084      	sub	sp, #16
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	60f8      	str	r0, [r7, #12]
 80049f4:	60b9      	str	r1, [r7, #8]
 80049f6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80049f8:	e042      	b.n	8004a80 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	695b      	ldr	r3, [r3, #20]
 8004a00:	f003 0310 	and.w	r3, r3, #16
 8004a04:	2b10      	cmp	r3, #16
 8004a06:	d119      	bne.n	8004a3c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f06f 0210 	mvn.w	r2, #16
 8004a10:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2200      	movs	r2, #0
 8004a16:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2220      	movs	r2, #32
 8004a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2200      	movs	r2, #0
 8004a34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e029      	b.n	8004a90 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a3c:	f7fe fb06 	bl	800304c <HAL_GetTick>
 8004a40:	4602      	mov	r2, r0
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	1ad3      	subs	r3, r2, r3
 8004a46:	68ba      	ldr	r2, [r7, #8]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d302      	bcc.n	8004a52 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d116      	bne.n	8004a80 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2200      	movs	r2, #0
 8004a56:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2220      	movs	r2, #32
 8004a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2200      	movs	r2, #0
 8004a64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a6c:	f043 0220 	orr.w	r2, r3, #32
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2200      	movs	r2, #0
 8004a78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e007      	b.n	8004a90 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	695b      	ldr	r3, [r3, #20]
 8004a86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a8a:	2b40      	cmp	r3, #64	; 0x40
 8004a8c:	d1b5      	bne.n	80049fa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004a8e:	2300      	movs	r3, #0
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3710      	adds	r7, #16
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}

08004a98 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	695b      	ldr	r3, [r3, #20]
 8004aa6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004aaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004aae:	d11b      	bne.n	8004ae8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004ab8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2220      	movs	r2, #32
 8004ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2200      	movs	r2, #0
 8004acc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad4:	f043 0204 	orr.w	r2, r3, #4
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e000      	b.n	8004aea <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004ae8:	2300      	movs	r3, #0
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	370c      	adds	r7, #12
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr
	...

08004af8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b086      	sub	sp, #24
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d101      	bne.n	8004b0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e267      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 0301 	and.w	r3, r3, #1
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d075      	beq.n	8004c02 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004b16:	4b88      	ldr	r3, [pc, #544]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f003 030c 	and.w	r3, r3, #12
 8004b1e:	2b04      	cmp	r3, #4
 8004b20:	d00c      	beq.n	8004b3c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b22:	4b85      	ldr	r3, [pc, #532]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004b2a:	2b08      	cmp	r3, #8
 8004b2c:	d112      	bne.n	8004b54 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b2e:	4b82      	ldr	r3, [pc, #520]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b36:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b3a:	d10b      	bne.n	8004b54 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b3c:	4b7e      	ldr	r3, [pc, #504]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d05b      	beq.n	8004c00 <HAL_RCC_OscConfig+0x108>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d157      	bne.n	8004c00 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	e242      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b5c:	d106      	bne.n	8004b6c <HAL_RCC_OscConfig+0x74>
 8004b5e:	4b76      	ldr	r3, [pc, #472]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a75      	ldr	r2, [pc, #468]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b68:	6013      	str	r3, [r2, #0]
 8004b6a:	e01d      	b.n	8004ba8 <HAL_RCC_OscConfig+0xb0>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b74:	d10c      	bne.n	8004b90 <HAL_RCC_OscConfig+0x98>
 8004b76:	4b70      	ldr	r3, [pc, #448]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a6f      	ldr	r2, [pc, #444]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b80:	6013      	str	r3, [r2, #0]
 8004b82:	4b6d      	ldr	r3, [pc, #436]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a6c      	ldr	r2, [pc, #432]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b8c:	6013      	str	r3, [r2, #0]
 8004b8e:	e00b      	b.n	8004ba8 <HAL_RCC_OscConfig+0xb0>
 8004b90:	4b69      	ldr	r3, [pc, #420]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a68      	ldr	r2, [pc, #416]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b9a:	6013      	str	r3, [r2, #0]
 8004b9c:	4b66      	ldr	r3, [pc, #408]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a65      	ldr	r2, [pc, #404]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004ba2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ba6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d013      	beq.n	8004bd8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bb0:	f7fe fa4c 	bl	800304c <HAL_GetTick>
 8004bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bb6:	e008      	b.n	8004bca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004bb8:	f7fe fa48 	bl	800304c <HAL_GetTick>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	1ad3      	subs	r3, r2, r3
 8004bc2:	2b64      	cmp	r3, #100	; 0x64
 8004bc4:	d901      	bls.n	8004bca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	e207      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bca:	4b5b      	ldr	r3, [pc, #364]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d0f0      	beq.n	8004bb8 <HAL_RCC_OscConfig+0xc0>
 8004bd6:	e014      	b.n	8004c02 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bd8:	f7fe fa38 	bl	800304c <HAL_GetTick>
 8004bdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bde:	e008      	b.n	8004bf2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004be0:	f7fe fa34 	bl	800304c <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	2b64      	cmp	r3, #100	; 0x64
 8004bec:	d901      	bls.n	8004bf2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e1f3      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bf2:	4b51      	ldr	r3, [pc, #324]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d1f0      	bne.n	8004be0 <HAL_RCC_OscConfig+0xe8>
 8004bfe:	e000      	b.n	8004c02 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0302 	and.w	r3, r3, #2
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d063      	beq.n	8004cd6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004c0e:	4b4a      	ldr	r3, [pc, #296]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	f003 030c 	and.w	r3, r3, #12
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d00b      	beq.n	8004c32 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c1a:	4b47      	ldr	r3, [pc, #284]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004c22:	2b08      	cmp	r3, #8
 8004c24:	d11c      	bne.n	8004c60 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c26:	4b44      	ldr	r3, [pc, #272]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d116      	bne.n	8004c60 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c32:	4b41      	ldr	r3, [pc, #260]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 0302 	and.w	r3, r3, #2
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d005      	beq.n	8004c4a <HAL_RCC_OscConfig+0x152>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	68db      	ldr	r3, [r3, #12]
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d001      	beq.n	8004c4a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	e1c7      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c4a:	4b3b      	ldr	r3, [pc, #236]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	691b      	ldr	r3, [r3, #16]
 8004c56:	00db      	lsls	r3, r3, #3
 8004c58:	4937      	ldr	r1, [pc, #220]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c5e:	e03a      	b.n	8004cd6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d020      	beq.n	8004caa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c68:	4b34      	ldr	r3, [pc, #208]	; (8004d3c <HAL_RCC_OscConfig+0x244>)
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c6e:	f7fe f9ed 	bl	800304c <HAL_GetTick>
 8004c72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c74:	e008      	b.n	8004c88 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c76:	f7fe f9e9 	bl	800304c <HAL_GetTick>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	1ad3      	subs	r3, r2, r3
 8004c80:	2b02      	cmp	r3, #2
 8004c82:	d901      	bls.n	8004c88 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004c84:	2303      	movs	r3, #3
 8004c86:	e1a8      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c88:	4b2b      	ldr	r3, [pc, #172]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f003 0302 	and.w	r3, r3, #2
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d0f0      	beq.n	8004c76 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c94:	4b28      	ldr	r3, [pc, #160]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	691b      	ldr	r3, [r3, #16]
 8004ca0:	00db      	lsls	r3, r3, #3
 8004ca2:	4925      	ldr	r1, [pc, #148]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	600b      	str	r3, [r1, #0]
 8004ca8:	e015      	b.n	8004cd6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004caa:	4b24      	ldr	r3, [pc, #144]	; (8004d3c <HAL_RCC_OscConfig+0x244>)
 8004cac:	2200      	movs	r2, #0
 8004cae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb0:	f7fe f9cc 	bl	800304c <HAL_GetTick>
 8004cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cb6:	e008      	b.n	8004cca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004cb8:	f7fe f9c8 	bl	800304c <HAL_GetTick>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	2b02      	cmp	r3, #2
 8004cc4:	d901      	bls.n	8004cca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004cc6:	2303      	movs	r3, #3
 8004cc8:	e187      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cca:	4b1b      	ldr	r3, [pc, #108]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 0302 	and.w	r3, r3, #2
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d1f0      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0308 	and.w	r3, r3, #8
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d036      	beq.n	8004d50 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	695b      	ldr	r3, [r3, #20]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d016      	beq.n	8004d18 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004cea:	4b15      	ldr	r3, [pc, #84]	; (8004d40 <HAL_RCC_OscConfig+0x248>)
 8004cec:	2201      	movs	r2, #1
 8004cee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cf0:	f7fe f9ac 	bl	800304c <HAL_GetTick>
 8004cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cf6:	e008      	b.n	8004d0a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004cf8:	f7fe f9a8 	bl	800304c <HAL_GetTick>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	2b02      	cmp	r3, #2
 8004d04:	d901      	bls.n	8004d0a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004d06:	2303      	movs	r3, #3
 8004d08:	e167      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d0a:	4b0b      	ldr	r3, [pc, #44]	; (8004d38 <HAL_RCC_OscConfig+0x240>)
 8004d0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d0e:	f003 0302 	and.w	r3, r3, #2
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d0f0      	beq.n	8004cf8 <HAL_RCC_OscConfig+0x200>
 8004d16:	e01b      	b.n	8004d50 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d18:	4b09      	ldr	r3, [pc, #36]	; (8004d40 <HAL_RCC_OscConfig+0x248>)
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d1e:	f7fe f995 	bl	800304c <HAL_GetTick>
 8004d22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d24:	e00e      	b.n	8004d44 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d26:	f7fe f991 	bl	800304c <HAL_GetTick>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	1ad3      	subs	r3, r2, r3
 8004d30:	2b02      	cmp	r3, #2
 8004d32:	d907      	bls.n	8004d44 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004d34:	2303      	movs	r3, #3
 8004d36:	e150      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
 8004d38:	40023800 	.word	0x40023800
 8004d3c:	42470000 	.word	0x42470000
 8004d40:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d44:	4b88      	ldr	r3, [pc, #544]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004d46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d48:	f003 0302 	and.w	r3, r3, #2
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d1ea      	bne.n	8004d26 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f003 0304 	and.w	r3, r3, #4
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	f000 8097 	beq.w	8004e8c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d62:	4b81      	ldr	r3, [pc, #516]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d10f      	bne.n	8004d8e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d6e:	2300      	movs	r3, #0
 8004d70:	60bb      	str	r3, [r7, #8]
 8004d72:	4b7d      	ldr	r3, [pc, #500]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d76:	4a7c      	ldr	r2, [pc, #496]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004d78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d7c:	6413      	str	r3, [r2, #64]	; 0x40
 8004d7e:	4b7a      	ldr	r3, [pc, #488]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d86:	60bb      	str	r3, [r7, #8]
 8004d88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d8e:	4b77      	ldr	r3, [pc, #476]	; (8004f6c <HAL_RCC_OscConfig+0x474>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d118      	bne.n	8004dcc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d9a:	4b74      	ldr	r3, [pc, #464]	; (8004f6c <HAL_RCC_OscConfig+0x474>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a73      	ldr	r2, [pc, #460]	; (8004f6c <HAL_RCC_OscConfig+0x474>)
 8004da0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004da4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004da6:	f7fe f951 	bl	800304c <HAL_GetTick>
 8004daa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dac:	e008      	b.n	8004dc0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dae:	f7fe f94d 	bl	800304c <HAL_GetTick>
 8004db2:	4602      	mov	r2, r0
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	1ad3      	subs	r3, r2, r3
 8004db8:	2b02      	cmp	r3, #2
 8004dba:	d901      	bls.n	8004dc0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	e10c      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dc0:	4b6a      	ldr	r3, [pc, #424]	; (8004f6c <HAL_RCC_OscConfig+0x474>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d0f0      	beq.n	8004dae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d106      	bne.n	8004de2 <HAL_RCC_OscConfig+0x2ea>
 8004dd4:	4b64      	ldr	r3, [pc, #400]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004dd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dd8:	4a63      	ldr	r2, [pc, #396]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004dda:	f043 0301 	orr.w	r3, r3, #1
 8004dde:	6713      	str	r3, [r2, #112]	; 0x70
 8004de0:	e01c      	b.n	8004e1c <HAL_RCC_OscConfig+0x324>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	2b05      	cmp	r3, #5
 8004de8:	d10c      	bne.n	8004e04 <HAL_RCC_OscConfig+0x30c>
 8004dea:	4b5f      	ldr	r3, [pc, #380]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004dec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dee:	4a5e      	ldr	r2, [pc, #376]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004df0:	f043 0304 	orr.w	r3, r3, #4
 8004df4:	6713      	str	r3, [r2, #112]	; 0x70
 8004df6:	4b5c      	ldr	r3, [pc, #368]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004df8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dfa:	4a5b      	ldr	r2, [pc, #364]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004dfc:	f043 0301 	orr.w	r3, r3, #1
 8004e00:	6713      	str	r3, [r2, #112]	; 0x70
 8004e02:	e00b      	b.n	8004e1c <HAL_RCC_OscConfig+0x324>
 8004e04:	4b58      	ldr	r3, [pc, #352]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004e06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e08:	4a57      	ldr	r2, [pc, #348]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004e0a:	f023 0301 	bic.w	r3, r3, #1
 8004e0e:	6713      	str	r3, [r2, #112]	; 0x70
 8004e10:	4b55      	ldr	r3, [pc, #340]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004e12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e14:	4a54      	ldr	r2, [pc, #336]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004e16:	f023 0304 	bic.w	r3, r3, #4
 8004e1a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d015      	beq.n	8004e50 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e24:	f7fe f912 	bl	800304c <HAL_GetTick>
 8004e28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e2a:	e00a      	b.n	8004e42 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e2c:	f7fe f90e 	bl	800304c <HAL_GetTick>
 8004e30:	4602      	mov	r2, r0
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	1ad3      	subs	r3, r2, r3
 8004e36:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d901      	bls.n	8004e42 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e0cb      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e42:	4b49      	ldr	r3, [pc, #292]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004e44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e46:	f003 0302 	and.w	r3, r3, #2
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d0ee      	beq.n	8004e2c <HAL_RCC_OscConfig+0x334>
 8004e4e:	e014      	b.n	8004e7a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e50:	f7fe f8fc 	bl	800304c <HAL_GetTick>
 8004e54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e56:	e00a      	b.n	8004e6e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e58:	f7fe f8f8 	bl	800304c <HAL_GetTick>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	1ad3      	subs	r3, r2, r3
 8004e62:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d901      	bls.n	8004e6e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004e6a:	2303      	movs	r3, #3
 8004e6c:	e0b5      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e6e:	4b3e      	ldr	r3, [pc, #248]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004e70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e72:	f003 0302 	and.w	r3, r3, #2
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d1ee      	bne.n	8004e58 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e7a:	7dfb      	ldrb	r3, [r7, #23]
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	d105      	bne.n	8004e8c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e80:	4b39      	ldr	r3, [pc, #228]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e84:	4a38      	ldr	r2, [pc, #224]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004e86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e8a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	699b      	ldr	r3, [r3, #24]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	f000 80a1 	beq.w	8004fd8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e96:	4b34      	ldr	r3, [pc, #208]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	f003 030c 	and.w	r3, r3, #12
 8004e9e:	2b08      	cmp	r3, #8
 8004ea0:	d05c      	beq.n	8004f5c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	699b      	ldr	r3, [r3, #24]
 8004ea6:	2b02      	cmp	r3, #2
 8004ea8:	d141      	bne.n	8004f2e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004eaa:	4b31      	ldr	r3, [pc, #196]	; (8004f70 <HAL_RCC_OscConfig+0x478>)
 8004eac:	2200      	movs	r2, #0
 8004eae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eb0:	f7fe f8cc 	bl	800304c <HAL_GetTick>
 8004eb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004eb6:	e008      	b.n	8004eca <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004eb8:	f7fe f8c8 	bl	800304c <HAL_GetTick>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	1ad3      	subs	r3, r2, r3
 8004ec2:	2b02      	cmp	r3, #2
 8004ec4:	d901      	bls.n	8004eca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004ec6:	2303      	movs	r3, #3
 8004ec8:	e087      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004eca:	4b27      	ldr	r3, [pc, #156]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d1f0      	bne.n	8004eb8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	69da      	ldr	r2, [r3, #28]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6a1b      	ldr	r3, [r3, #32]
 8004ede:	431a      	orrs	r2, r3
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ee4:	019b      	lsls	r3, r3, #6
 8004ee6:	431a      	orrs	r2, r3
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eec:	085b      	lsrs	r3, r3, #1
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	041b      	lsls	r3, r3, #16
 8004ef2:	431a      	orrs	r2, r3
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ef8:	061b      	lsls	r3, r3, #24
 8004efa:	491b      	ldr	r1, [pc, #108]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004efc:	4313      	orrs	r3, r2
 8004efe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f00:	4b1b      	ldr	r3, [pc, #108]	; (8004f70 <HAL_RCC_OscConfig+0x478>)
 8004f02:	2201      	movs	r2, #1
 8004f04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f06:	f7fe f8a1 	bl	800304c <HAL_GetTick>
 8004f0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f0c:	e008      	b.n	8004f20 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f0e:	f7fe f89d 	bl	800304c <HAL_GetTick>
 8004f12:	4602      	mov	r2, r0
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	1ad3      	subs	r3, r2, r3
 8004f18:	2b02      	cmp	r3, #2
 8004f1a:	d901      	bls.n	8004f20 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004f1c:	2303      	movs	r3, #3
 8004f1e:	e05c      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f20:	4b11      	ldr	r3, [pc, #68]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d0f0      	beq.n	8004f0e <HAL_RCC_OscConfig+0x416>
 8004f2c:	e054      	b.n	8004fd8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f2e:	4b10      	ldr	r3, [pc, #64]	; (8004f70 <HAL_RCC_OscConfig+0x478>)
 8004f30:	2200      	movs	r2, #0
 8004f32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f34:	f7fe f88a 	bl	800304c <HAL_GetTick>
 8004f38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f3a:	e008      	b.n	8004f4e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f3c:	f7fe f886 	bl	800304c <HAL_GetTick>
 8004f40:	4602      	mov	r2, r0
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	1ad3      	subs	r3, r2, r3
 8004f46:	2b02      	cmp	r3, #2
 8004f48:	d901      	bls.n	8004f4e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004f4a:	2303      	movs	r3, #3
 8004f4c:	e045      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f4e:	4b06      	ldr	r3, [pc, #24]	; (8004f68 <HAL_RCC_OscConfig+0x470>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d1f0      	bne.n	8004f3c <HAL_RCC_OscConfig+0x444>
 8004f5a:	e03d      	b.n	8004fd8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	699b      	ldr	r3, [r3, #24]
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d107      	bne.n	8004f74 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004f64:	2301      	movs	r3, #1
 8004f66:	e038      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
 8004f68:	40023800 	.word	0x40023800
 8004f6c:	40007000 	.word	0x40007000
 8004f70:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004f74:	4b1b      	ldr	r3, [pc, #108]	; (8004fe4 <HAL_RCC_OscConfig+0x4ec>)
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	699b      	ldr	r3, [r3, #24]
 8004f7e:	2b01      	cmp	r3, #1
 8004f80:	d028      	beq.n	8004fd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d121      	bne.n	8004fd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d11a      	bne.n	8004fd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f9e:	68fa      	ldr	r2, [r7, #12]
 8004fa0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	687a      	ldr	r2, [r7, #4]
 8004fa8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004faa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d111      	bne.n	8004fd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fba:	085b      	lsrs	r3, r3, #1
 8004fbc:	3b01      	subs	r3, #1
 8004fbe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d107      	bne.n	8004fd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d001      	beq.n	8004fd8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	e000      	b.n	8004fda <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004fd8:	2300      	movs	r3, #0
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	3718      	adds	r7, #24
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}
 8004fe2:	bf00      	nop
 8004fe4:	40023800 	.word	0x40023800

08004fe8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b084      	sub	sp, #16
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
 8004ff0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d101      	bne.n	8004ffc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e0cc      	b.n	8005196 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ffc:	4b68      	ldr	r3, [pc, #416]	; (80051a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 0307 	and.w	r3, r3, #7
 8005004:	683a      	ldr	r2, [r7, #0]
 8005006:	429a      	cmp	r2, r3
 8005008:	d90c      	bls.n	8005024 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800500a:	4b65      	ldr	r3, [pc, #404]	; (80051a0 <HAL_RCC_ClockConfig+0x1b8>)
 800500c:	683a      	ldr	r2, [r7, #0]
 800500e:	b2d2      	uxtb	r2, r2
 8005010:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005012:	4b63      	ldr	r3, [pc, #396]	; (80051a0 <HAL_RCC_ClockConfig+0x1b8>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f003 0307 	and.w	r3, r3, #7
 800501a:	683a      	ldr	r2, [r7, #0]
 800501c:	429a      	cmp	r2, r3
 800501e:	d001      	beq.n	8005024 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	e0b8      	b.n	8005196 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f003 0302 	and.w	r3, r3, #2
 800502c:	2b00      	cmp	r3, #0
 800502e:	d020      	beq.n	8005072 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0304 	and.w	r3, r3, #4
 8005038:	2b00      	cmp	r3, #0
 800503a:	d005      	beq.n	8005048 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800503c:	4b59      	ldr	r3, [pc, #356]	; (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	4a58      	ldr	r2, [pc, #352]	; (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 8005042:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005046:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0308 	and.w	r3, r3, #8
 8005050:	2b00      	cmp	r3, #0
 8005052:	d005      	beq.n	8005060 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005054:	4b53      	ldr	r3, [pc, #332]	; (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	4a52      	ldr	r2, [pc, #328]	; (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 800505a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800505e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005060:	4b50      	ldr	r3, [pc, #320]	; (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	494d      	ldr	r1, [pc, #308]	; (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 800506e:	4313      	orrs	r3, r2
 8005070:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 0301 	and.w	r3, r3, #1
 800507a:	2b00      	cmp	r3, #0
 800507c:	d044      	beq.n	8005108 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	2b01      	cmp	r3, #1
 8005084:	d107      	bne.n	8005096 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005086:	4b47      	ldr	r3, [pc, #284]	; (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800508e:	2b00      	cmp	r3, #0
 8005090:	d119      	bne.n	80050c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e07f      	b.n	8005196 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	2b02      	cmp	r3, #2
 800509c:	d003      	beq.n	80050a6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80050a2:	2b03      	cmp	r3, #3
 80050a4:	d107      	bne.n	80050b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050a6:	4b3f      	ldr	r3, [pc, #252]	; (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d109      	bne.n	80050c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e06f      	b.n	8005196 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050b6:	4b3b      	ldr	r3, [pc, #236]	; (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 0302 	and.w	r3, r3, #2
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d101      	bne.n	80050c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	e067      	b.n	8005196 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80050c6:	4b37      	ldr	r3, [pc, #220]	; (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	f023 0203 	bic.w	r2, r3, #3
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	4934      	ldr	r1, [pc, #208]	; (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 80050d4:	4313      	orrs	r3, r2
 80050d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80050d8:	f7fd ffb8 	bl	800304c <HAL_GetTick>
 80050dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050de:	e00a      	b.n	80050f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050e0:	f7fd ffb4 	bl	800304c <HAL_GetTick>
 80050e4:	4602      	mov	r2, r0
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	1ad3      	subs	r3, r2, r3
 80050ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d901      	bls.n	80050f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	e04f      	b.n	8005196 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050f6:	4b2b      	ldr	r3, [pc, #172]	; (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	f003 020c 	and.w	r2, r3, #12
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	429a      	cmp	r2, r3
 8005106:	d1eb      	bne.n	80050e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005108:	4b25      	ldr	r3, [pc, #148]	; (80051a0 <HAL_RCC_ClockConfig+0x1b8>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f003 0307 	and.w	r3, r3, #7
 8005110:	683a      	ldr	r2, [r7, #0]
 8005112:	429a      	cmp	r2, r3
 8005114:	d20c      	bcs.n	8005130 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005116:	4b22      	ldr	r3, [pc, #136]	; (80051a0 <HAL_RCC_ClockConfig+0x1b8>)
 8005118:	683a      	ldr	r2, [r7, #0]
 800511a:	b2d2      	uxtb	r2, r2
 800511c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800511e:	4b20      	ldr	r3, [pc, #128]	; (80051a0 <HAL_RCC_ClockConfig+0x1b8>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f003 0307 	and.w	r3, r3, #7
 8005126:	683a      	ldr	r2, [r7, #0]
 8005128:	429a      	cmp	r2, r3
 800512a:	d001      	beq.n	8005130 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800512c:	2301      	movs	r3, #1
 800512e:	e032      	b.n	8005196 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f003 0304 	and.w	r3, r3, #4
 8005138:	2b00      	cmp	r3, #0
 800513a:	d008      	beq.n	800514e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800513c:	4b19      	ldr	r3, [pc, #100]	; (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	68db      	ldr	r3, [r3, #12]
 8005148:	4916      	ldr	r1, [pc, #88]	; (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 800514a:	4313      	orrs	r3, r2
 800514c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 0308 	and.w	r3, r3, #8
 8005156:	2b00      	cmp	r3, #0
 8005158:	d009      	beq.n	800516e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800515a:	4b12      	ldr	r3, [pc, #72]	; (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	691b      	ldr	r3, [r3, #16]
 8005166:	00db      	lsls	r3, r3, #3
 8005168:	490e      	ldr	r1, [pc, #56]	; (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 800516a:	4313      	orrs	r3, r2
 800516c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800516e:	f000 f821 	bl	80051b4 <HAL_RCC_GetSysClockFreq>
 8005172:	4602      	mov	r2, r0
 8005174:	4b0b      	ldr	r3, [pc, #44]	; (80051a4 <HAL_RCC_ClockConfig+0x1bc>)
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	091b      	lsrs	r3, r3, #4
 800517a:	f003 030f 	and.w	r3, r3, #15
 800517e:	490a      	ldr	r1, [pc, #40]	; (80051a8 <HAL_RCC_ClockConfig+0x1c0>)
 8005180:	5ccb      	ldrb	r3, [r1, r3]
 8005182:	fa22 f303 	lsr.w	r3, r2, r3
 8005186:	4a09      	ldr	r2, [pc, #36]	; (80051ac <HAL_RCC_ClockConfig+0x1c4>)
 8005188:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800518a:	4b09      	ldr	r3, [pc, #36]	; (80051b0 <HAL_RCC_ClockConfig+0x1c8>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4618      	mov	r0, r3
 8005190:	f7fd ff18 	bl	8002fc4 <HAL_InitTick>

  return HAL_OK;
 8005194:	2300      	movs	r3, #0
}
 8005196:	4618      	mov	r0, r3
 8005198:	3710      	adds	r7, #16
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	40023c00 	.word	0x40023c00
 80051a4:	40023800 	.word	0x40023800
 80051a8:	0800b710 	.word	0x0800b710
 80051ac:	20000004 	.word	0x20000004
 80051b0:	20000008 	.word	0x20000008

080051b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051b8:	b090      	sub	sp, #64	; 0x40
 80051ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80051bc:	2300      	movs	r3, #0
 80051be:	637b      	str	r3, [r7, #52]	; 0x34
 80051c0:	2300      	movs	r3, #0
 80051c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80051c4:	2300      	movs	r3, #0
 80051c6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80051c8:	2300      	movs	r3, #0
 80051ca:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80051cc:	4b59      	ldr	r3, [pc, #356]	; (8005334 <HAL_RCC_GetSysClockFreq+0x180>)
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	f003 030c 	and.w	r3, r3, #12
 80051d4:	2b08      	cmp	r3, #8
 80051d6:	d00d      	beq.n	80051f4 <HAL_RCC_GetSysClockFreq+0x40>
 80051d8:	2b08      	cmp	r3, #8
 80051da:	f200 80a1 	bhi.w	8005320 <HAL_RCC_GetSysClockFreq+0x16c>
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d002      	beq.n	80051e8 <HAL_RCC_GetSysClockFreq+0x34>
 80051e2:	2b04      	cmp	r3, #4
 80051e4:	d003      	beq.n	80051ee <HAL_RCC_GetSysClockFreq+0x3a>
 80051e6:	e09b      	b.n	8005320 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80051e8:	4b53      	ldr	r3, [pc, #332]	; (8005338 <HAL_RCC_GetSysClockFreq+0x184>)
 80051ea:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80051ec:	e09b      	b.n	8005326 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80051ee:	4b53      	ldr	r3, [pc, #332]	; (800533c <HAL_RCC_GetSysClockFreq+0x188>)
 80051f0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80051f2:	e098      	b.n	8005326 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80051f4:	4b4f      	ldr	r3, [pc, #316]	; (8005334 <HAL_RCC_GetSysClockFreq+0x180>)
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80051fc:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80051fe:	4b4d      	ldr	r3, [pc, #308]	; (8005334 <HAL_RCC_GetSysClockFreq+0x180>)
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005206:	2b00      	cmp	r3, #0
 8005208:	d028      	beq.n	800525c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800520a:	4b4a      	ldr	r3, [pc, #296]	; (8005334 <HAL_RCC_GetSysClockFreq+0x180>)
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	099b      	lsrs	r3, r3, #6
 8005210:	2200      	movs	r2, #0
 8005212:	623b      	str	r3, [r7, #32]
 8005214:	627a      	str	r2, [r7, #36]	; 0x24
 8005216:	6a3b      	ldr	r3, [r7, #32]
 8005218:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800521c:	2100      	movs	r1, #0
 800521e:	4b47      	ldr	r3, [pc, #284]	; (800533c <HAL_RCC_GetSysClockFreq+0x188>)
 8005220:	fb03 f201 	mul.w	r2, r3, r1
 8005224:	2300      	movs	r3, #0
 8005226:	fb00 f303 	mul.w	r3, r0, r3
 800522a:	4413      	add	r3, r2
 800522c:	4a43      	ldr	r2, [pc, #268]	; (800533c <HAL_RCC_GetSysClockFreq+0x188>)
 800522e:	fba0 1202 	umull	r1, r2, r0, r2
 8005232:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005234:	460a      	mov	r2, r1
 8005236:	62ba      	str	r2, [r7, #40]	; 0x28
 8005238:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800523a:	4413      	add	r3, r2
 800523c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800523e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005240:	2200      	movs	r2, #0
 8005242:	61bb      	str	r3, [r7, #24]
 8005244:	61fa      	str	r2, [r7, #28]
 8005246:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800524a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800524e:	f7fb fccb 	bl	8000be8 <__aeabi_uldivmod>
 8005252:	4602      	mov	r2, r0
 8005254:	460b      	mov	r3, r1
 8005256:	4613      	mov	r3, r2
 8005258:	63fb      	str	r3, [r7, #60]	; 0x3c
 800525a:	e053      	b.n	8005304 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800525c:	4b35      	ldr	r3, [pc, #212]	; (8005334 <HAL_RCC_GetSysClockFreq+0x180>)
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	099b      	lsrs	r3, r3, #6
 8005262:	2200      	movs	r2, #0
 8005264:	613b      	str	r3, [r7, #16]
 8005266:	617a      	str	r2, [r7, #20]
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800526e:	f04f 0b00 	mov.w	fp, #0
 8005272:	4652      	mov	r2, sl
 8005274:	465b      	mov	r3, fp
 8005276:	f04f 0000 	mov.w	r0, #0
 800527a:	f04f 0100 	mov.w	r1, #0
 800527e:	0159      	lsls	r1, r3, #5
 8005280:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005284:	0150      	lsls	r0, r2, #5
 8005286:	4602      	mov	r2, r0
 8005288:	460b      	mov	r3, r1
 800528a:	ebb2 080a 	subs.w	r8, r2, sl
 800528e:	eb63 090b 	sbc.w	r9, r3, fp
 8005292:	f04f 0200 	mov.w	r2, #0
 8005296:	f04f 0300 	mov.w	r3, #0
 800529a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800529e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80052a2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80052a6:	ebb2 0408 	subs.w	r4, r2, r8
 80052aa:	eb63 0509 	sbc.w	r5, r3, r9
 80052ae:	f04f 0200 	mov.w	r2, #0
 80052b2:	f04f 0300 	mov.w	r3, #0
 80052b6:	00eb      	lsls	r3, r5, #3
 80052b8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80052bc:	00e2      	lsls	r2, r4, #3
 80052be:	4614      	mov	r4, r2
 80052c0:	461d      	mov	r5, r3
 80052c2:	eb14 030a 	adds.w	r3, r4, sl
 80052c6:	603b      	str	r3, [r7, #0]
 80052c8:	eb45 030b 	adc.w	r3, r5, fp
 80052cc:	607b      	str	r3, [r7, #4]
 80052ce:	f04f 0200 	mov.w	r2, #0
 80052d2:	f04f 0300 	mov.w	r3, #0
 80052d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80052da:	4629      	mov	r1, r5
 80052dc:	028b      	lsls	r3, r1, #10
 80052de:	4621      	mov	r1, r4
 80052e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80052e4:	4621      	mov	r1, r4
 80052e6:	028a      	lsls	r2, r1, #10
 80052e8:	4610      	mov	r0, r2
 80052ea:	4619      	mov	r1, r3
 80052ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052ee:	2200      	movs	r2, #0
 80052f0:	60bb      	str	r3, [r7, #8]
 80052f2:	60fa      	str	r2, [r7, #12]
 80052f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80052f8:	f7fb fc76 	bl	8000be8 <__aeabi_uldivmod>
 80052fc:	4602      	mov	r2, r0
 80052fe:	460b      	mov	r3, r1
 8005300:	4613      	mov	r3, r2
 8005302:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005304:	4b0b      	ldr	r3, [pc, #44]	; (8005334 <HAL_RCC_GetSysClockFreq+0x180>)
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	0c1b      	lsrs	r3, r3, #16
 800530a:	f003 0303 	and.w	r3, r3, #3
 800530e:	3301      	adds	r3, #1
 8005310:	005b      	lsls	r3, r3, #1
 8005312:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005314:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005318:	fbb2 f3f3 	udiv	r3, r2, r3
 800531c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800531e:	e002      	b.n	8005326 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005320:	4b05      	ldr	r3, [pc, #20]	; (8005338 <HAL_RCC_GetSysClockFreq+0x184>)
 8005322:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005324:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005326:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005328:	4618      	mov	r0, r3
 800532a:	3740      	adds	r7, #64	; 0x40
 800532c:	46bd      	mov	sp, r7
 800532e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005332:	bf00      	nop
 8005334:	40023800 	.word	0x40023800
 8005338:	00f42400 	.word	0x00f42400
 800533c:	017d7840 	.word	0x017d7840

08005340 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005340:	b480      	push	{r7}
 8005342:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005344:	4b03      	ldr	r3, [pc, #12]	; (8005354 <HAL_RCC_GetHCLKFreq+0x14>)
 8005346:	681b      	ldr	r3, [r3, #0]
}
 8005348:	4618      	mov	r0, r3
 800534a:	46bd      	mov	sp, r7
 800534c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005350:	4770      	bx	lr
 8005352:	bf00      	nop
 8005354:	20000004 	.word	0x20000004

08005358 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800535c:	f7ff fff0 	bl	8005340 <HAL_RCC_GetHCLKFreq>
 8005360:	4602      	mov	r2, r0
 8005362:	4b05      	ldr	r3, [pc, #20]	; (8005378 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	0a9b      	lsrs	r3, r3, #10
 8005368:	f003 0307 	and.w	r3, r3, #7
 800536c:	4903      	ldr	r1, [pc, #12]	; (800537c <HAL_RCC_GetPCLK1Freq+0x24>)
 800536e:	5ccb      	ldrb	r3, [r1, r3]
 8005370:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005374:	4618      	mov	r0, r3
 8005376:	bd80      	pop	{r7, pc}
 8005378:	40023800 	.word	0x40023800
 800537c:	0800b720 	.word	0x0800b720

08005380 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005384:	f7ff ffdc 	bl	8005340 <HAL_RCC_GetHCLKFreq>
 8005388:	4602      	mov	r2, r0
 800538a:	4b05      	ldr	r3, [pc, #20]	; (80053a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	0b5b      	lsrs	r3, r3, #13
 8005390:	f003 0307 	and.w	r3, r3, #7
 8005394:	4903      	ldr	r1, [pc, #12]	; (80053a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005396:	5ccb      	ldrb	r3, [r1, r3]
 8005398:	fa22 f303 	lsr.w	r3, r2, r3
}
 800539c:	4618      	mov	r0, r3
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	40023800 	.word	0x40023800
 80053a4:	0800b720 	.word	0x0800b720

080053a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b082      	sub	sp, #8
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d101      	bne.n	80053ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e03f      	b.n	800543a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d106      	bne.n	80053d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f7fd fc6a 	bl	8002ca8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2224      	movs	r2, #36	; 0x24
 80053d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	68da      	ldr	r2, [r3, #12]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80053ec:	6878      	ldr	r0, [r7, #4]
 80053ee:	f000 f929 	bl	8005644 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	691a      	ldr	r2, [r3, #16]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005400:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	695a      	ldr	r2, [r3, #20]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005410:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	68da      	ldr	r2, [r3, #12]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005420:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2200      	movs	r2, #0
 8005426:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2220      	movs	r2, #32
 800542c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2220      	movs	r2, #32
 8005434:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005438:	2300      	movs	r3, #0
}
 800543a:	4618      	mov	r0, r3
 800543c:	3708      	adds	r7, #8
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}

08005442 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005442:	b580      	push	{r7, lr}
 8005444:	b08a      	sub	sp, #40	; 0x28
 8005446:	af02      	add	r7, sp, #8
 8005448:	60f8      	str	r0, [r7, #12]
 800544a:	60b9      	str	r1, [r7, #8]
 800544c:	603b      	str	r3, [r7, #0]
 800544e:	4613      	mov	r3, r2
 8005450:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005452:	2300      	movs	r3, #0
 8005454:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800545c:	b2db      	uxtb	r3, r3
 800545e:	2b20      	cmp	r3, #32
 8005460:	d17c      	bne.n	800555c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d002      	beq.n	800546e <HAL_UART_Transmit+0x2c>
 8005468:	88fb      	ldrh	r3, [r7, #6]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d101      	bne.n	8005472 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	e075      	b.n	800555e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005478:	2b01      	cmp	r3, #1
 800547a:	d101      	bne.n	8005480 <HAL_UART_Transmit+0x3e>
 800547c:	2302      	movs	r3, #2
 800547e:	e06e      	b.n	800555e <HAL_UART_Transmit+0x11c>
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2200      	movs	r2, #0
 800548c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2221      	movs	r2, #33	; 0x21
 8005492:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005496:	f7fd fdd9 	bl	800304c <HAL_GetTick>
 800549a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	88fa      	ldrh	r2, [r7, #6]
 80054a0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	88fa      	ldrh	r2, [r7, #6]
 80054a6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054b0:	d108      	bne.n	80054c4 <HAL_UART_Transmit+0x82>
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	691b      	ldr	r3, [r3, #16]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d104      	bne.n	80054c4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80054ba:	2300      	movs	r3, #0
 80054bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	61bb      	str	r3, [r7, #24]
 80054c2:	e003      	b.n	80054cc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054c8:	2300      	movs	r3, #0
 80054ca:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	2200      	movs	r2, #0
 80054d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80054d4:	e02a      	b.n	800552c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	9300      	str	r3, [sp, #0]
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	2200      	movs	r2, #0
 80054de:	2180      	movs	r1, #128	; 0x80
 80054e0:	68f8      	ldr	r0, [r7, #12]
 80054e2:	f000 f840 	bl	8005566 <UART_WaitOnFlagUntilTimeout>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d001      	beq.n	80054f0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80054ec:	2303      	movs	r3, #3
 80054ee:	e036      	b.n	800555e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80054f0:	69fb      	ldr	r3, [r7, #28]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d10b      	bne.n	800550e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80054f6:	69bb      	ldr	r3, [r7, #24]
 80054f8:	881b      	ldrh	r3, [r3, #0]
 80054fa:	461a      	mov	r2, r3
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005504:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005506:	69bb      	ldr	r3, [r7, #24]
 8005508:	3302      	adds	r3, #2
 800550a:	61bb      	str	r3, [r7, #24]
 800550c:	e007      	b.n	800551e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800550e:	69fb      	ldr	r3, [r7, #28]
 8005510:	781a      	ldrb	r2, [r3, #0]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005518:	69fb      	ldr	r3, [r7, #28]
 800551a:	3301      	adds	r3, #1
 800551c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005522:	b29b      	uxth	r3, r3
 8005524:	3b01      	subs	r3, #1
 8005526:	b29a      	uxth	r2, r3
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005530:	b29b      	uxth	r3, r3
 8005532:	2b00      	cmp	r3, #0
 8005534:	d1cf      	bne.n	80054d6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	9300      	str	r3, [sp, #0]
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	2200      	movs	r2, #0
 800553e:	2140      	movs	r1, #64	; 0x40
 8005540:	68f8      	ldr	r0, [r7, #12]
 8005542:	f000 f810 	bl	8005566 <UART_WaitOnFlagUntilTimeout>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d001      	beq.n	8005550 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800554c:	2303      	movs	r3, #3
 800554e:	e006      	b.n	800555e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2220      	movs	r2, #32
 8005554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005558:	2300      	movs	r3, #0
 800555a:	e000      	b.n	800555e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800555c:	2302      	movs	r3, #2
  }
}
 800555e:	4618      	mov	r0, r3
 8005560:	3720      	adds	r7, #32
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}

08005566 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005566:	b580      	push	{r7, lr}
 8005568:	b090      	sub	sp, #64	; 0x40
 800556a:	af00      	add	r7, sp, #0
 800556c:	60f8      	str	r0, [r7, #12]
 800556e:	60b9      	str	r1, [r7, #8]
 8005570:	603b      	str	r3, [r7, #0]
 8005572:	4613      	mov	r3, r2
 8005574:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005576:	e050      	b.n	800561a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005578:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800557a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800557e:	d04c      	beq.n	800561a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005580:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005582:	2b00      	cmp	r3, #0
 8005584:	d007      	beq.n	8005596 <UART_WaitOnFlagUntilTimeout+0x30>
 8005586:	f7fd fd61 	bl	800304c <HAL_GetTick>
 800558a:	4602      	mov	r2, r0
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	1ad3      	subs	r3, r2, r3
 8005590:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005592:	429a      	cmp	r2, r3
 8005594:	d241      	bcs.n	800561a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	330c      	adds	r3, #12
 800559c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800559e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055a0:	e853 3f00 	ldrex	r3, [r3]
 80055a4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80055a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80055ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	330c      	adds	r3, #12
 80055b4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80055b6:	637a      	str	r2, [r7, #52]	; 0x34
 80055b8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80055bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80055be:	e841 2300 	strex	r3, r2, [r1]
 80055c2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80055c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d1e5      	bne.n	8005596 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	3314      	adds	r3, #20
 80055d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	e853 3f00 	ldrex	r3, [r3]
 80055d8:	613b      	str	r3, [r7, #16]
   return(result);
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	f023 0301 	bic.w	r3, r3, #1
 80055e0:	63bb      	str	r3, [r7, #56]	; 0x38
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	3314      	adds	r3, #20
 80055e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80055ea:	623a      	str	r2, [r7, #32]
 80055ec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ee:	69f9      	ldr	r1, [r7, #28]
 80055f0:	6a3a      	ldr	r2, [r7, #32]
 80055f2:	e841 2300 	strex	r3, r2, [r1]
 80055f6:	61bb      	str	r3, [r7, #24]
   return(result);
 80055f8:	69bb      	ldr	r3, [r7, #24]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d1e5      	bne.n	80055ca <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2220      	movs	r2, #32
 8005602:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2220      	movs	r2, #32
 800560a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2200      	movs	r2, #0
 8005612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005616:	2303      	movs	r3, #3
 8005618:	e00f      	b.n	800563a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	4013      	ands	r3, r2
 8005624:	68ba      	ldr	r2, [r7, #8]
 8005626:	429a      	cmp	r2, r3
 8005628:	bf0c      	ite	eq
 800562a:	2301      	moveq	r3, #1
 800562c:	2300      	movne	r3, #0
 800562e:	b2db      	uxtb	r3, r3
 8005630:	461a      	mov	r2, r3
 8005632:	79fb      	ldrb	r3, [r7, #7]
 8005634:	429a      	cmp	r2, r3
 8005636:	d09f      	beq.n	8005578 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005638:	2300      	movs	r3, #0
}
 800563a:	4618      	mov	r0, r3
 800563c:	3740      	adds	r7, #64	; 0x40
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
	...

08005644 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005644:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005648:	b0c0      	sub	sp, #256	; 0x100
 800564a:	af00      	add	r7, sp, #0
 800564c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	691b      	ldr	r3, [r3, #16]
 8005658:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800565c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005660:	68d9      	ldr	r1, [r3, #12]
 8005662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	ea40 0301 	orr.w	r3, r0, r1
 800566c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800566e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005672:	689a      	ldr	r2, [r3, #8]
 8005674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005678:	691b      	ldr	r3, [r3, #16]
 800567a:	431a      	orrs	r2, r3
 800567c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005680:	695b      	ldr	r3, [r3, #20]
 8005682:	431a      	orrs	r2, r3
 8005684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005688:	69db      	ldr	r3, [r3, #28]
 800568a:	4313      	orrs	r3, r2
 800568c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	68db      	ldr	r3, [r3, #12]
 8005698:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800569c:	f021 010c 	bic.w	r1, r1, #12
 80056a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80056aa:	430b      	orrs	r3, r1
 80056ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80056ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	695b      	ldr	r3, [r3, #20]
 80056b6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80056ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056be:	6999      	ldr	r1, [r3, #24]
 80056c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	ea40 0301 	orr.w	r3, r0, r1
 80056ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80056cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	4b8f      	ldr	r3, [pc, #572]	; (8005910 <UART_SetConfig+0x2cc>)
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d005      	beq.n	80056e4 <UART_SetConfig+0xa0>
 80056d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056dc:	681a      	ldr	r2, [r3, #0]
 80056de:	4b8d      	ldr	r3, [pc, #564]	; (8005914 <UART_SetConfig+0x2d0>)
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d104      	bne.n	80056ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80056e4:	f7ff fe4c 	bl	8005380 <HAL_RCC_GetPCLK2Freq>
 80056e8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80056ec:	e003      	b.n	80056f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80056ee:	f7ff fe33 	bl	8005358 <HAL_RCC_GetPCLK1Freq>
 80056f2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80056f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056fa:	69db      	ldr	r3, [r3, #28]
 80056fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005700:	f040 810c 	bne.w	800591c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005704:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005708:	2200      	movs	r2, #0
 800570a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800570e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005712:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005716:	4622      	mov	r2, r4
 8005718:	462b      	mov	r3, r5
 800571a:	1891      	adds	r1, r2, r2
 800571c:	65b9      	str	r1, [r7, #88]	; 0x58
 800571e:	415b      	adcs	r3, r3
 8005720:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005722:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005726:	4621      	mov	r1, r4
 8005728:	eb12 0801 	adds.w	r8, r2, r1
 800572c:	4629      	mov	r1, r5
 800572e:	eb43 0901 	adc.w	r9, r3, r1
 8005732:	f04f 0200 	mov.w	r2, #0
 8005736:	f04f 0300 	mov.w	r3, #0
 800573a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800573e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005742:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005746:	4690      	mov	r8, r2
 8005748:	4699      	mov	r9, r3
 800574a:	4623      	mov	r3, r4
 800574c:	eb18 0303 	adds.w	r3, r8, r3
 8005750:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005754:	462b      	mov	r3, r5
 8005756:	eb49 0303 	adc.w	r3, r9, r3
 800575a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800575e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	2200      	movs	r2, #0
 8005766:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800576a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800576e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005772:	460b      	mov	r3, r1
 8005774:	18db      	adds	r3, r3, r3
 8005776:	653b      	str	r3, [r7, #80]	; 0x50
 8005778:	4613      	mov	r3, r2
 800577a:	eb42 0303 	adc.w	r3, r2, r3
 800577e:	657b      	str	r3, [r7, #84]	; 0x54
 8005780:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005784:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005788:	f7fb fa2e 	bl	8000be8 <__aeabi_uldivmod>
 800578c:	4602      	mov	r2, r0
 800578e:	460b      	mov	r3, r1
 8005790:	4b61      	ldr	r3, [pc, #388]	; (8005918 <UART_SetConfig+0x2d4>)
 8005792:	fba3 2302 	umull	r2, r3, r3, r2
 8005796:	095b      	lsrs	r3, r3, #5
 8005798:	011c      	lsls	r4, r3, #4
 800579a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800579e:	2200      	movs	r2, #0
 80057a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80057a4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80057a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80057ac:	4642      	mov	r2, r8
 80057ae:	464b      	mov	r3, r9
 80057b0:	1891      	adds	r1, r2, r2
 80057b2:	64b9      	str	r1, [r7, #72]	; 0x48
 80057b4:	415b      	adcs	r3, r3
 80057b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80057b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80057bc:	4641      	mov	r1, r8
 80057be:	eb12 0a01 	adds.w	sl, r2, r1
 80057c2:	4649      	mov	r1, r9
 80057c4:	eb43 0b01 	adc.w	fp, r3, r1
 80057c8:	f04f 0200 	mov.w	r2, #0
 80057cc:	f04f 0300 	mov.w	r3, #0
 80057d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80057d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80057d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80057dc:	4692      	mov	sl, r2
 80057de:	469b      	mov	fp, r3
 80057e0:	4643      	mov	r3, r8
 80057e2:	eb1a 0303 	adds.w	r3, sl, r3
 80057e6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80057ea:	464b      	mov	r3, r9
 80057ec:	eb4b 0303 	adc.w	r3, fp, r3
 80057f0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80057f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	2200      	movs	r2, #0
 80057fc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005800:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005804:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005808:	460b      	mov	r3, r1
 800580a:	18db      	adds	r3, r3, r3
 800580c:	643b      	str	r3, [r7, #64]	; 0x40
 800580e:	4613      	mov	r3, r2
 8005810:	eb42 0303 	adc.w	r3, r2, r3
 8005814:	647b      	str	r3, [r7, #68]	; 0x44
 8005816:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800581a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800581e:	f7fb f9e3 	bl	8000be8 <__aeabi_uldivmod>
 8005822:	4602      	mov	r2, r0
 8005824:	460b      	mov	r3, r1
 8005826:	4611      	mov	r1, r2
 8005828:	4b3b      	ldr	r3, [pc, #236]	; (8005918 <UART_SetConfig+0x2d4>)
 800582a:	fba3 2301 	umull	r2, r3, r3, r1
 800582e:	095b      	lsrs	r3, r3, #5
 8005830:	2264      	movs	r2, #100	; 0x64
 8005832:	fb02 f303 	mul.w	r3, r2, r3
 8005836:	1acb      	subs	r3, r1, r3
 8005838:	00db      	lsls	r3, r3, #3
 800583a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800583e:	4b36      	ldr	r3, [pc, #216]	; (8005918 <UART_SetConfig+0x2d4>)
 8005840:	fba3 2302 	umull	r2, r3, r3, r2
 8005844:	095b      	lsrs	r3, r3, #5
 8005846:	005b      	lsls	r3, r3, #1
 8005848:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800584c:	441c      	add	r4, r3
 800584e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005852:	2200      	movs	r2, #0
 8005854:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005858:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800585c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005860:	4642      	mov	r2, r8
 8005862:	464b      	mov	r3, r9
 8005864:	1891      	adds	r1, r2, r2
 8005866:	63b9      	str	r1, [r7, #56]	; 0x38
 8005868:	415b      	adcs	r3, r3
 800586a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800586c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005870:	4641      	mov	r1, r8
 8005872:	1851      	adds	r1, r2, r1
 8005874:	6339      	str	r1, [r7, #48]	; 0x30
 8005876:	4649      	mov	r1, r9
 8005878:	414b      	adcs	r3, r1
 800587a:	637b      	str	r3, [r7, #52]	; 0x34
 800587c:	f04f 0200 	mov.w	r2, #0
 8005880:	f04f 0300 	mov.w	r3, #0
 8005884:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005888:	4659      	mov	r1, fp
 800588a:	00cb      	lsls	r3, r1, #3
 800588c:	4651      	mov	r1, sl
 800588e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005892:	4651      	mov	r1, sl
 8005894:	00ca      	lsls	r2, r1, #3
 8005896:	4610      	mov	r0, r2
 8005898:	4619      	mov	r1, r3
 800589a:	4603      	mov	r3, r0
 800589c:	4642      	mov	r2, r8
 800589e:	189b      	adds	r3, r3, r2
 80058a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80058a4:	464b      	mov	r3, r9
 80058a6:	460a      	mov	r2, r1
 80058a8:	eb42 0303 	adc.w	r3, r2, r3
 80058ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80058b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	2200      	movs	r2, #0
 80058b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80058bc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80058c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80058c4:	460b      	mov	r3, r1
 80058c6:	18db      	adds	r3, r3, r3
 80058c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80058ca:	4613      	mov	r3, r2
 80058cc:	eb42 0303 	adc.w	r3, r2, r3
 80058d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80058d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80058d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80058da:	f7fb f985 	bl	8000be8 <__aeabi_uldivmod>
 80058de:	4602      	mov	r2, r0
 80058e0:	460b      	mov	r3, r1
 80058e2:	4b0d      	ldr	r3, [pc, #52]	; (8005918 <UART_SetConfig+0x2d4>)
 80058e4:	fba3 1302 	umull	r1, r3, r3, r2
 80058e8:	095b      	lsrs	r3, r3, #5
 80058ea:	2164      	movs	r1, #100	; 0x64
 80058ec:	fb01 f303 	mul.w	r3, r1, r3
 80058f0:	1ad3      	subs	r3, r2, r3
 80058f2:	00db      	lsls	r3, r3, #3
 80058f4:	3332      	adds	r3, #50	; 0x32
 80058f6:	4a08      	ldr	r2, [pc, #32]	; (8005918 <UART_SetConfig+0x2d4>)
 80058f8:	fba2 2303 	umull	r2, r3, r2, r3
 80058fc:	095b      	lsrs	r3, r3, #5
 80058fe:	f003 0207 	and.w	r2, r3, #7
 8005902:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4422      	add	r2, r4
 800590a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800590c:	e106      	b.n	8005b1c <UART_SetConfig+0x4d8>
 800590e:	bf00      	nop
 8005910:	40011000 	.word	0x40011000
 8005914:	40011400 	.word	0x40011400
 8005918:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800591c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005920:	2200      	movs	r2, #0
 8005922:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005926:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800592a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800592e:	4642      	mov	r2, r8
 8005930:	464b      	mov	r3, r9
 8005932:	1891      	adds	r1, r2, r2
 8005934:	6239      	str	r1, [r7, #32]
 8005936:	415b      	adcs	r3, r3
 8005938:	627b      	str	r3, [r7, #36]	; 0x24
 800593a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800593e:	4641      	mov	r1, r8
 8005940:	1854      	adds	r4, r2, r1
 8005942:	4649      	mov	r1, r9
 8005944:	eb43 0501 	adc.w	r5, r3, r1
 8005948:	f04f 0200 	mov.w	r2, #0
 800594c:	f04f 0300 	mov.w	r3, #0
 8005950:	00eb      	lsls	r3, r5, #3
 8005952:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005956:	00e2      	lsls	r2, r4, #3
 8005958:	4614      	mov	r4, r2
 800595a:	461d      	mov	r5, r3
 800595c:	4643      	mov	r3, r8
 800595e:	18e3      	adds	r3, r4, r3
 8005960:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005964:	464b      	mov	r3, r9
 8005966:	eb45 0303 	adc.w	r3, r5, r3
 800596a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800596e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	2200      	movs	r2, #0
 8005976:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800597a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800597e:	f04f 0200 	mov.w	r2, #0
 8005982:	f04f 0300 	mov.w	r3, #0
 8005986:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800598a:	4629      	mov	r1, r5
 800598c:	008b      	lsls	r3, r1, #2
 800598e:	4621      	mov	r1, r4
 8005990:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005994:	4621      	mov	r1, r4
 8005996:	008a      	lsls	r2, r1, #2
 8005998:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800599c:	f7fb f924 	bl	8000be8 <__aeabi_uldivmod>
 80059a0:	4602      	mov	r2, r0
 80059a2:	460b      	mov	r3, r1
 80059a4:	4b60      	ldr	r3, [pc, #384]	; (8005b28 <UART_SetConfig+0x4e4>)
 80059a6:	fba3 2302 	umull	r2, r3, r3, r2
 80059aa:	095b      	lsrs	r3, r3, #5
 80059ac:	011c      	lsls	r4, r3, #4
 80059ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80059b2:	2200      	movs	r2, #0
 80059b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80059b8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80059bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80059c0:	4642      	mov	r2, r8
 80059c2:	464b      	mov	r3, r9
 80059c4:	1891      	adds	r1, r2, r2
 80059c6:	61b9      	str	r1, [r7, #24]
 80059c8:	415b      	adcs	r3, r3
 80059ca:	61fb      	str	r3, [r7, #28]
 80059cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059d0:	4641      	mov	r1, r8
 80059d2:	1851      	adds	r1, r2, r1
 80059d4:	6139      	str	r1, [r7, #16]
 80059d6:	4649      	mov	r1, r9
 80059d8:	414b      	adcs	r3, r1
 80059da:	617b      	str	r3, [r7, #20]
 80059dc:	f04f 0200 	mov.w	r2, #0
 80059e0:	f04f 0300 	mov.w	r3, #0
 80059e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80059e8:	4659      	mov	r1, fp
 80059ea:	00cb      	lsls	r3, r1, #3
 80059ec:	4651      	mov	r1, sl
 80059ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80059f2:	4651      	mov	r1, sl
 80059f4:	00ca      	lsls	r2, r1, #3
 80059f6:	4610      	mov	r0, r2
 80059f8:	4619      	mov	r1, r3
 80059fa:	4603      	mov	r3, r0
 80059fc:	4642      	mov	r2, r8
 80059fe:	189b      	adds	r3, r3, r2
 8005a00:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005a04:	464b      	mov	r3, r9
 8005a06:	460a      	mov	r2, r1
 8005a08:	eb42 0303 	adc.w	r3, r2, r3
 8005a0c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	2200      	movs	r2, #0
 8005a18:	67bb      	str	r3, [r7, #120]	; 0x78
 8005a1a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005a1c:	f04f 0200 	mov.w	r2, #0
 8005a20:	f04f 0300 	mov.w	r3, #0
 8005a24:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005a28:	4649      	mov	r1, r9
 8005a2a:	008b      	lsls	r3, r1, #2
 8005a2c:	4641      	mov	r1, r8
 8005a2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a32:	4641      	mov	r1, r8
 8005a34:	008a      	lsls	r2, r1, #2
 8005a36:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005a3a:	f7fb f8d5 	bl	8000be8 <__aeabi_uldivmod>
 8005a3e:	4602      	mov	r2, r0
 8005a40:	460b      	mov	r3, r1
 8005a42:	4611      	mov	r1, r2
 8005a44:	4b38      	ldr	r3, [pc, #224]	; (8005b28 <UART_SetConfig+0x4e4>)
 8005a46:	fba3 2301 	umull	r2, r3, r3, r1
 8005a4a:	095b      	lsrs	r3, r3, #5
 8005a4c:	2264      	movs	r2, #100	; 0x64
 8005a4e:	fb02 f303 	mul.w	r3, r2, r3
 8005a52:	1acb      	subs	r3, r1, r3
 8005a54:	011b      	lsls	r3, r3, #4
 8005a56:	3332      	adds	r3, #50	; 0x32
 8005a58:	4a33      	ldr	r2, [pc, #204]	; (8005b28 <UART_SetConfig+0x4e4>)
 8005a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a5e:	095b      	lsrs	r3, r3, #5
 8005a60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005a64:	441c      	add	r4, r3
 8005a66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	673b      	str	r3, [r7, #112]	; 0x70
 8005a6e:	677a      	str	r2, [r7, #116]	; 0x74
 8005a70:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005a74:	4642      	mov	r2, r8
 8005a76:	464b      	mov	r3, r9
 8005a78:	1891      	adds	r1, r2, r2
 8005a7a:	60b9      	str	r1, [r7, #8]
 8005a7c:	415b      	adcs	r3, r3
 8005a7e:	60fb      	str	r3, [r7, #12]
 8005a80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a84:	4641      	mov	r1, r8
 8005a86:	1851      	adds	r1, r2, r1
 8005a88:	6039      	str	r1, [r7, #0]
 8005a8a:	4649      	mov	r1, r9
 8005a8c:	414b      	adcs	r3, r1
 8005a8e:	607b      	str	r3, [r7, #4]
 8005a90:	f04f 0200 	mov.w	r2, #0
 8005a94:	f04f 0300 	mov.w	r3, #0
 8005a98:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005a9c:	4659      	mov	r1, fp
 8005a9e:	00cb      	lsls	r3, r1, #3
 8005aa0:	4651      	mov	r1, sl
 8005aa2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005aa6:	4651      	mov	r1, sl
 8005aa8:	00ca      	lsls	r2, r1, #3
 8005aaa:	4610      	mov	r0, r2
 8005aac:	4619      	mov	r1, r3
 8005aae:	4603      	mov	r3, r0
 8005ab0:	4642      	mov	r2, r8
 8005ab2:	189b      	adds	r3, r3, r2
 8005ab4:	66bb      	str	r3, [r7, #104]	; 0x68
 8005ab6:	464b      	mov	r3, r9
 8005ab8:	460a      	mov	r2, r1
 8005aba:	eb42 0303 	adc.w	r3, r2, r3
 8005abe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	663b      	str	r3, [r7, #96]	; 0x60
 8005aca:	667a      	str	r2, [r7, #100]	; 0x64
 8005acc:	f04f 0200 	mov.w	r2, #0
 8005ad0:	f04f 0300 	mov.w	r3, #0
 8005ad4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005ad8:	4649      	mov	r1, r9
 8005ada:	008b      	lsls	r3, r1, #2
 8005adc:	4641      	mov	r1, r8
 8005ade:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ae2:	4641      	mov	r1, r8
 8005ae4:	008a      	lsls	r2, r1, #2
 8005ae6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005aea:	f7fb f87d 	bl	8000be8 <__aeabi_uldivmod>
 8005aee:	4602      	mov	r2, r0
 8005af0:	460b      	mov	r3, r1
 8005af2:	4b0d      	ldr	r3, [pc, #52]	; (8005b28 <UART_SetConfig+0x4e4>)
 8005af4:	fba3 1302 	umull	r1, r3, r3, r2
 8005af8:	095b      	lsrs	r3, r3, #5
 8005afa:	2164      	movs	r1, #100	; 0x64
 8005afc:	fb01 f303 	mul.w	r3, r1, r3
 8005b00:	1ad3      	subs	r3, r2, r3
 8005b02:	011b      	lsls	r3, r3, #4
 8005b04:	3332      	adds	r3, #50	; 0x32
 8005b06:	4a08      	ldr	r2, [pc, #32]	; (8005b28 <UART_SetConfig+0x4e4>)
 8005b08:	fba2 2303 	umull	r2, r3, r2, r3
 8005b0c:	095b      	lsrs	r3, r3, #5
 8005b0e:	f003 020f 	and.w	r2, r3, #15
 8005b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4422      	add	r2, r4
 8005b1a:	609a      	str	r2, [r3, #8]
}
 8005b1c:	bf00      	nop
 8005b1e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005b22:	46bd      	mov	sp, r7
 8005b24:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b28:	51eb851f 	.word	0x51eb851f

08005b2c <__NVIC_SetPriority>:
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b083      	sub	sp, #12
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	4603      	mov	r3, r0
 8005b34:	6039      	str	r1, [r7, #0]
 8005b36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	db0a      	blt.n	8005b56 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	b2da      	uxtb	r2, r3
 8005b44:	490c      	ldr	r1, [pc, #48]	; (8005b78 <__NVIC_SetPriority+0x4c>)
 8005b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b4a:	0112      	lsls	r2, r2, #4
 8005b4c:	b2d2      	uxtb	r2, r2
 8005b4e:	440b      	add	r3, r1
 8005b50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005b54:	e00a      	b.n	8005b6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	b2da      	uxtb	r2, r3
 8005b5a:	4908      	ldr	r1, [pc, #32]	; (8005b7c <__NVIC_SetPriority+0x50>)
 8005b5c:	79fb      	ldrb	r3, [r7, #7]
 8005b5e:	f003 030f 	and.w	r3, r3, #15
 8005b62:	3b04      	subs	r3, #4
 8005b64:	0112      	lsls	r2, r2, #4
 8005b66:	b2d2      	uxtb	r2, r2
 8005b68:	440b      	add	r3, r1
 8005b6a:	761a      	strb	r2, [r3, #24]
}
 8005b6c:	bf00      	nop
 8005b6e:	370c      	adds	r7, #12
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr
 8005b78:	e000e100 	.word	0xe000e100
 8005b7c:	e000ed00 	.word	0xe000ed00

08005b80 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005b80:	b580      	push	{r7, lr}
 8005b82:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005b84:	2100      	movs	r1, #0
 8005b86:	f06f 0004 	mvn.w	r0, #4
 8005b8a:	f7ff ffcf 	bl	8005b2c <__NVIC_SetPriority>
#endif
}
 8005b8e:	bf00      	nop
 8005b90:	bd80      	pop	{r7, pc}
	...

08005b94 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005b94:	b480      	push	{r7}
 8005b96:	b083      	sub	sp, #12
 8005b98:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b9a:	f3ef 8305 	mrs	r3, IPSR
 8005b9e:	603b      	str	r3, [r7, #0]
  return(result);
 8005ba0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d003      	beq.n	8005bae <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005ba6:	f06f 0305 	mvn.w	r3, #5
 8005baa:	607b      	str	r3, [r7, #4]
 8005bac:	e00c      	b.n	8005bc8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005bae:	4b0a      	ldr	r3, [pc, #40]	; (8005bd8 <osKernelInitialize+0x44>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d105      	bne.n	8005bc2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005bb6:	4b08      	ldr	r3, [pc, #32]	; (8005bd8 <osKernelInitialize+0x44>)
 8005bb8:	2201      	movs	r2, #1
 8005bba:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	607b      	str	r3, [r7, #4]
 8005bc0:	e002      	b.n	8005bc8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005bc2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005bc6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005bc8:	687b      	ldr	r3, [r7, #4]
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	370c      	adds	r7, #12
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd4:	4770      	bx	lr
 8005bd6:	bf00      	nop
 8005bd8:	20000340 	.word	0x20000340

08005bdc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b082      	sub	sp, #8
 8005be0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005be2:	f3ef 8305 	mrs	r3, IPSR
 8005be6:	603b      	str	r3, [r7, #0]
  return(result);
 8005be8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d003      	beq.n	8005bf6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8005bee:	f06f 0305 	mvn.w	r3, #5
 8005bf2:	607b      	str	r3, [r7, #4]
 8005bf4:	e010      	b.n	8005c18 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005bf6:	4b0b      	ldr	r3, [pc, #44]	; (8005c24 <osKernelStart+0x48>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d109      	bne.n	8005c12 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005bfe:	f7ff ffbf 	bl	8005b80 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005c02:	4b08      	ldr	r3, [pc, #32]	; (8005c24 <osKernelStart+0x48>)
 8005c04:	2202      	movs	r2, #2
 8005c06:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005c08:	f001 f866 	bl	8006cd8 <vTaskStartScheduler>
      stat = osOK;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	607b      	str	r3, [r7, #4]
 8005c10:	e002      	b.n	8005c18 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005c12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005c16:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005c18:	687b      	ldr	r3, [r7, #4]
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3708      	adds	r7, #8
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}
 8005c22:	bf00      	nop
 8005c24:	20000340 	.word	0x20000340

08005c28 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b08e      	sub	sp, #56	; 0x38
 8005c2c:	af04      	add	r7, sp, #16
 8005c2e:	60f8      	str	r0, [r7, #12]
 8005c30:	60b9      	str	r1, [r7, #8]
 8005c32:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005c34:	2300      	movs	r3, #0
 8005c36:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c38:	f3ef 8305 	mrs	r3, IPSR
 8005c3c:	617b      	str	r3, [r7, #20]
  return(result);
 8005c3e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d17e      	bne.n	8005d42 <osThreadNew+0x11a>
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d07b      	beq.n	8005d42 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005c4a:	2380      	movs	r3, #128	; 0x80
 8005c4c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005c4e:	2318      	movs	r3, #24
 8005c50:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005c52:	2300      	movs	r3, #0
 8005c54:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8005c56:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005c5a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d045      	beq.n	8005cee <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d002      	beq.n	8005c70 <osThreadNew+0x48>
        name = attr->name;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	699b      	ldr	r3, [r3, #24]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d002      	beq.n	8005c7e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	699b      	ldr	r3, [r3, #24]
 8005c7c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005c7e:	69fb      	ldr	r3, [r7, #28]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d008      	beq.n	8005c96 <osThreadNew+0x6e>
 8005c84:	69fb      	ldr	r3, [r7, #28]
 8005c86:	2b38      	cmp	r3, #56	; 0x38
 8005c88:	d805      	bhi.n	8005c96 <osThreadNew+0x6e>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	f003 0301 	and.w	r3, r3, #1
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d001      	beq.n	8005c9a <osThreadNew+0x72>
        return (NULL);
 8005c96:	2300      	movs	r3, #0
 8005c98:	e054      	b.n	8005d44 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	695b      	ldr	r3, [r3, #20]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d003      	beq.n	8005caa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	695b      	ldr	r3, [r3, #20]
 8005ca6:	089b      	lsrs	r3, r3, #2
 8005ca8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d00e      	beq.n	8005cd0 <osThreadNew+0xa8>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	68db      	ldr	r3, [r3, #12]
 8005cb6:	2b5b      	cmp	r3, #91	; 0x5b
 8005cb8:	d90a      	bls.n	8005cd0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d006      	beq.n	8005cd0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	695b      	ldr	r3, [r3, #20]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d002      	beq.n	8005cd0 <osThreadNew+0xa8>
        mem = 1;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	61bb      	str	r3, [r7, #24]
 8005cce:	e010      	b.n	8005cf2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	689b      	ldr	r3, [r3, #8]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d10c      	bne.n	8005cf2 <osThreadNew+0xca>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	68db      	ldr	r3, [r3, #12]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d108      	bne.n	8005cf2 <osThreadNew+0xca>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	691b      	ldr	r3, [r3, #16]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d104      	bne.n	8005cf2 <osThreadNew+0xca>
          mem = 0;
 8005ce8:	2300      	movs	r3, #0
 8005cea:	61bb      	str	r3, [r7, #24]
 8005cec:	e001      	b.n	8005cf2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d110      	bne.n	8005d1a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005cfc:	687a      	ldr	r2, [r7, #4]
 8005cfe:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005d00:	9202      	str	r2, [sp, #8]
 8005d02:	9301      	str	r3, [sp, #4]
 8005d04:	69fb      	ldr	r3, [r7, #28]
 8005d06:	9300      	str	r3, [sp, #0]
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	6a3a      	ldr	r2, [r7, #32]
 8005d0c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005d0e:	68f8      	ldr	r0, [r7, #12]
 8005d10:	f000 fe0c 	bl	800692c <xTaskCreateStatic>
 8005d14:	4603      	mov	r3, r0
 8005d16:	613b      	str	r3, [r7, #16]
 8005d18:	e013      	b.n	8005d42 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005d1a:	69bb      	ldr	r3, [r7, #24]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d110      	bne.n	8005d42 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005d20:	6a3b      	ldr	r3, [r7, #32]
 8005d22:	b29a      	uxth	r2, r3
 8005d24:	f107 0310 	add.w	r3, r7, #16
 8005d28:	9301      	str	r3, [sp, #4]
 8005d2a:	69fb      	ldr	r3, [r7, #28]
 8005d2c:	9300      	str	r3, [sp, #0]
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005d32:	68f8      	ldr	r0, [r7, #12]
 8005d34:	f000 fe57 	bl	80069e6 <xTaskCreate>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b01      	cmp	r3, #1
 8005d3c:	d001      	beq.n	8005d42 <osThreadNew+0x11a>
            hTask = NULL;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005d42:	693b      	ldr	r3, [r7, #16]
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	3728      	adds	r7, #40	; 0x28
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}

08005d4c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b084      	sub	sp, #16
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d54:	f3ef 8305 	mrs	r3, IPSR
 8005d58:	60bb      	str	r3, [r7, #8]
  return(result);
 8005d5a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d003      	beq.n	8005d68 <osDelay+0x1c>
    stat = osErrorISR;
 8005d60:	f06f 0305 	mvn.w	r3, #5
 8005d64:	60fb      	str	r3, [r7, #12]
 8005d66:	e007      	b.n	8005d78 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d002      	beq.n	8005d78 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f000 ff7c 	bl	8006c70 <vTaskDelay>
    }
  }

  return (stat);
 8005d78:	68fb      	ldr	r3, [r7, #12]
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3710      	adds	r7, #16
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}
	...

08005d84 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005d84:	b480      	push	{r7}
 8005d86:	b085      	sub	sp, #20
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	60b9      	str	r1, [r7, #8]
 8005d8e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	4a07      	ldr	r2, [pc, #28]	; (8005db0 <vApplicationGetIdleTaskMemory+0x2c>)
 8005d94:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	4a06      	ldr	r2, [pc, #24]	; (8005db4 <vApplicationGetIdleTaskMemory+0x30>)
 8005d9a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2280      	movs	r2, #128	; 0x80
 8005da0:	601a      	str	r2, [r3, #0]
}
 8005da2:	bf00      	nop
 8005da4:	3714      	adds	r7, #20
 8005da6:	46bd      	mov	sp, r7
 8005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dac:	4770      	bx	lr
 8005dae:	bf00      	nop
 8005db0:	20000344 	.word	0x20000344
 8005db4:	200003a0 	.word	0x200003a0

08005db8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005db8:	b480      	push	{r7}
 8005dba:	b085      	sub	sp, #20
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	60f8      	str	r0, [r7, #12]
 8005dc0:	60b9      	str	r1, [r7, #8]
 8005dc2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	4a07      	ldr	r2, [pc, #28]	; (8005de4 <vApplicationGetTimerTaskMemory+0x2c>)
 8005dc8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	4a06      	ldr	r2, [pc, #24]	; (8005de8 <vApplicationGetTimerTaskMemory+0x30>)
 8005dce:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005dd6:	601a      	str	r2, [r3, #0]
}
 8005dd8:	bf00      	nop
 8005dda:	3714      	adds	r7, #20
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr
 8005de4:	200005a0 	.word	0x200005a0
 8005de8:	200005fc 	.word	0x200005fc

08005dec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005dec:	b480      	push	{r7}
 8005dee:	b083      	sub	sp, #12
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f103 0208 	add.w	r2, r3, #8
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005e04:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f103 0208 	add.w	r2, r3, #8
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f103 0208 	add.w	r2, r3, #8
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005e20:	bf00      	nop
 8005e22:	370c      	adds	r7, #12
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr

08005e2c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b083      	sub	sp, #12
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2200      	movs	r2, #0
 8005e38:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005e3a:	bf00      	nop
 8005e3c:	370c      	adds	r7, #12
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr

08005e46 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005e46:	b480      	push	{r7}
 8005e48:	b085      	sub	sp, #20
 8005e4a:	af00      	add	r7, sp, #0
 8005e4c:	6078      	str	r0, [r7, #4]
 8005e4e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	68fa      	ldr	r2, [r7, #12]
 8005e5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	689a      	ldr	r2, [r3, #8]
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	683a      	ldr	r2, [r7, #0]
 8005e6a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	683a      	ldr	r2, [r7, #0]
 8005e70:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	687a      	ldr	r2, [r7, #4]
 8005e76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	1c5a      	adds	r2, r3, #1
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	601a      	str	r2, [r3, #0]
}
 8005e82:	bf00      	nop
 8005e84:	3714      	adds	r7, #20
 8005e86:	46bd      	mov	sp, r7
 8005e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8c:	4770      	bx	lr

08005e8e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005e8e:	b480      	push	{r7}
 8005e90:	b085      	sub	sp, #20
 8005e92:	af00      	add	r7, sp, #0
 8005e94:	6078      	str	r0, [r7, #4]
 8005e96:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ea4:	d103      	bne.n	8005eae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	691b      	ldr	r3, [r3, #16]
 8005eaa:	60fb      	str	r3, [r7, #12]
 8005eac:	e00c      	b.n	8005ec8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	3308      	adds	r3, #8
 8005eb2:	60fb      	str	r3, [r7, #12]
 8005eb4:	e002      	b.n	8005ebc <vListInsert+0x2e>
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	60fb      	str	r3, [r7, #12]
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	68ba      	ldr	r2, [r7, #8]
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	d2f6      	bcs.n	8005eb6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	685a      	ldr	r2, [r3, #4]
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	683a      	ldr	r2, [r7, #0]
 8005ed6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	68fa      	ldr	r2, [r7, #12]
 8005edc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	683a      	ldr	r2, [r7, #0]
 8005ee2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	687a      	ldr	r2, [r7, #4]
 8005ee8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	1c5a      	adds	r2, r3, #1
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	601a      	str	r2, [r3, #0]
}
 8005ef4:	bf00      	nop
 8005ef6:	3714      	adds	r7, #20
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efe:	4770      	bx	lr

08005f00 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005f00:	b480      	push	{r7}
 8005f02:	b085      	sub	sp, #20
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	691b      	ldr	r3, [r3, #16]
 8005f0c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	687a      	ldr	r2, [r7, #4]
 8005f14:	6892      	ldr	r2, [r2, #8]
 8005f16:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	687a      	ldr	r2, [r7, #4]
 8005f1e:	6852      	ldr	r2, [r2, #4]
 8005f20:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	687a      	ldr	r2, [r7, #4]
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	d103      	bne.n	8005f34 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	689a      	ldr	r2, [r3, #8]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2200      	movs	r2, #0
 8005f38:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	1e5a      	subs	r2, r3, #1
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3714      	adds	r7, #20
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr

08005f54 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b084      	sub	sp, #16
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
 8005f5c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d10a      	bne.n	8005f7e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005f68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f6c:	f383 8811 	msr	BASEPRI, r3
 8005f70:	f3bf 8f6f 	isb	sy
 8005f74:	f3bf 8f4f 	dsb	sy
 8005f78:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005f7a:	bf00      	nop
 8005f7c:	e7fe      	b.n	8005f7c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005f7e:	f002 f851 	bl	8008024 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f8a:	68f9      	ldr	r1, [r7, #12]
 8005f8c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005f8e:	fb01 f303 	mul.w	r3, r1, r3
 8005f92:	441a      	add	r2, r3
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681a      	ldr	r2, [r3, #0]
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681a      	ldr	r2, [r3, #0]
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fae:	3b01      	subs	r3, #1
 8005fb0:	68f9      	ldr	r1, [r7, #12]
 8005fb2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005fb4:	fb01 f303 	mul.w	r3, r1, r3
 8005fb8:	441a      	add	r2, r3
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	22ff      	movs	r2, #255	; 0xff
 8005fc2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	22ff      	movs	r2, #255	; 0xff
 8005fca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d114      	bne.n	8005ffe <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	691b      	ldr	r3, [r3, #16]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d01a      	beq.n	8006012 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	3310      	adds	r3, #16
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	f001 f903 	bl	80071ec <xTaskRemoveFromEventList>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d012      	beq.n	8006012 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005fec:	4b0c      	ldr	r3, [pc, #48]	; (8006020 <xQueueGenericReset+0xcc>)
 8005fee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ff2:	601a      	str	r2, [r3, #0]
 8005ff4:	f3bf 8f4f 	dsb	sy
 8005ff8:	f3bf 8f6f 	isb	sy
 8005ffc:	e009      	b.n	8006012 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	3310      	adds	r3, #16
 8006002:	4618      	mov	r0, r3
 8006004:	f7ff fef2 	bl	8005dec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	3324      	adds	r3, #36	; 0x24
 800600c:	4618      	mov	r0, r3
 800600e:	f7ff feed 	bl	8005dec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006012:	f002 f837 	bl	8008084 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006016:	2301      	movs	r3, #1
}
 8006018:	4618      	mov	r0, r3
 800601a:	3710      	adds	r7, #16
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}
 8006020:	e000ed04 	.word	0xe000ed04

08006024 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006024:	b580      	push	{r7, lr}
 8006026:	b08e      	sub	sp, #56	; 0x38
 8006028:	af02      	add	r7, sp, #8
 800602a:	60f8      	str	r0, [r7, #12]
 800602c:	60b9      	str	r1, [r7, #8]
 800602e:	607a      	str	r2, [r7, #4]
 8006030:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d10a      	bne.n	800604e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006038:	f04f 0350 	mov.w	r3, #80	; 0x50
 800603c:	f383 8811 	msr	BASEPRI, r3
 8006040:	f3bf 8f6f 	isb	sy
 8006044:	f3bf 8f4f 	dsb	sy
 8006048:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800604a:	bf00      	nop
 800604c:	e7fe      	b.n	800604c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d10a      	bne.n	800606a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006058:	f383 8811 	msr	BASEPRI, r3
 800605c:	f3bf 8f6f 	isb	sy
 8006060:	f3bf 8f4f 	dsb	sy
 8006064:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006066:	bf00      	nop
 8006068:	e7fe      	b.n	8006068 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d002      	beq.n	8006076 <xQueueGenericCreateStatic+0x52>
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d001      	beq.n	800607a <xQueueGenericCreateStatic+0x56>
 8006076:	2301      	movs	r3, #1
 8006078:	e000      	b.n	800607c <xQueueGenericCreateStatic+0x58>
 800607a:	2300      	movs	r3, #0
 800607c:	2b00      	cmp	r3, #0
 800607e:	d10a      	bne.n	8006096 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006084:	f383 8811 	msr	BASEPRI, r3
 8006088:	f3bf 8f6f 	isb	sy
 800608c:	f3bf 8f4f 	dsb	sy
 8006090:	623b      	str	r3, [r7, #32]
}
 8006092:	bf00      	nop
 8006094:	e7fe      	b.n	8006094 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d102      	bne.n	80060a2 <xQueueGenericCreateStatic+0x7e>
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d101      	bne.n	80060a6 <xQueueGenericCreateStatic+0x82>
 80060a2:	2301      	movs	r3, #1
 80060a4:	e000      	b.n	80060a8 <xQueueGenericCreateStatic+0x84>
 80060a6:	2300      	movs	r3, #0
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d10a      	bne.n	80060c2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80060ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060b0:	f383 8811 	msr	BASEPRI, r3
 80060b4:	f3bf 8f6f 	isb	sy
 80060b8:	f3bf 8f4f 	dsb	sy
 80060bc:	61fb      	str	r3, [r7, #28]
}
 80060be:	bf00      	nop
 80060c0:	e7fe      	b.n	80060c0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80060c2:	2350      	movs	r3, #80	; 0x50
 80060c4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	2b50      	cmp	r3, #80	; 0x50
 80060ca:	d00a      	beq.n	80060e2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80060cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060d0:	f383 8811 	msr	BASEPRI, r3
 80060d4:	f3bf 8f6f 	isb	sy
 80060d8:	f3bf 8f4f 	dsb	sy
 80060dc:	61bb      	str	r3, [r7, #24]
}
 80060de:	bf00      	nop
 80060e0:	e7fe      	b.n	80060e0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80060e2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80060e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d00d      	beq.n	800610a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80060ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060f0:	2201      	movs	r2, #1
 80060f2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80060f6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80060fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060fc:	9300      	str	r3, [sp, #0]
 80060fe:	4613      	mov	r3, r2
 8006100:	687a      	ldr	r2, [r7, #4]
 8006102:	68b9      	ldr	r1, [r7, #8]
 8006104:	68f8      	ldr	r0, [r7, #12]
 8006106:	f000 f805 	bl	8006114 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800610a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800610c:	4618      	mov	r0, r3
 800610e:	3730      	adds	r7, #48	; 0x30
 8006110:	46bd      	mov	sp, r7
 8006112:	bd80      	pop	{r7, pc}

08006114 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b084      	sub	sp, #16
 8006118:	af00      	add	r7, sp, #0
 800611a:	60f8      	str	r0, [r7, #12]
 800611c:	60b9      	str	r1, [r7, #8]
 800611e:	607a      	str	r2, [r7, #4]
 8006120:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d103      	bne.n	8006130 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006128:	69bb      	ldr	r3, [r7, #24]
 800612a:	69ba      	ldr	r2, [r7, #24]
 800612c:	601a      	str	r2, [r3, #0]
 800612e:	e002      	b.n	8006136 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006130:	69bb      	ldr	r3, [r7, #24]
 8006132:	687a      	ldr	r2, [r7, #4]
 8006134:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006136:	69bb      	ldr	r3, [r7, #24]
 8006138:	68fa      	ldr	r2, [r7, #12]
 800613a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800613c:	69bb      	ldr	r3, [r7, #24]
 800613e:	68ba      	ldr	r2, [r7, #8]
 8006140:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006142:	2101      	movs	r1, #1
 8006144:	69b8      	ldr	r0, [r7, #24]
 8006146:	f7ff ff05 	bl	8005f54 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800614a:	69bb      	ldr	r3, [r7, #24]
 800614c:	78fa      	ldrb	r2, [r7, #3]
 800614e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006152:	bf00      	nop
 8006154:	3710      	adds	r7, #16
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}
	...

0800615c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b08e      	sub	sp, #56	; 0x38
 8006160:	af00      	add	r7, sp, #0
 8006162:	60f8      	str	r0, [r7, #12]
 8006164:	60b9      	str	r1, [r7, #8]
 8006166:	607a      	str	r2, [r7, #4]
 8006168:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800616a:	2300      	movs	r3, #0
 800616c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006174:	2b00      	cmp	r3, #0
 8006176:	d10a      	bne.n	800618e <xQueueGenericSend+0x32>
	__asm volatile
 8006178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800617c:	f383 8811 	msr	BASEPRI, r3
 8006180:	f3bf 8f6f 	isb	sy
 8006184:	f3bf 8f4f 	dsb	sy
 8006188:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800618a:	bf00      	nop
 800618c:	e7fe      	b.n	800618c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d103      	bne.n	800619c <xQueueGenericSend+0x40>
 8006194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006198:	2b00      	cmp	r3, #0
 800619a:	d101      	bne.n	80061a0 <xQueueGenericSend+0x44>
 800619c:	2301      	movs	r3, #1
 800619e:	e000      	b.n	80061a2 <xQueueGenericSend+0x46>
 80061a0:	2300      	movs	r3, #0
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d10a      	bne.n	80061bc <xQueueGenericSend+0x60>
	__asm volatile
 80061a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061aa:	f383 8811 	msr	BASEPRI, r3
 80061ae:	f3bf 8f6f 	isb	sy
 80061b2:	f3bf 8f4f 	dsb	sy
 80061b6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80061b8:	bf00      	nop
 80061ba:	e7fe      	b.n	80061ba <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	2b02      	cmp	r3, #2
 80061c0:	d103      	bne.n	80061ca <xQueueGenericSend+0x6e>
 80061c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061c6:	2b01      	cmp	r3, #1
 80061c8:	d101      	bne.n	80061ce <xQueueGenericSend+0x72>
 80061ca:	2301      	movs	r3, #1
 80061cc:	e000      	b.n	80061d0 <xQueueGenericSend+0x74>
 80061ce:	2300      	movs	r3, #0
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d10a      	bne.n	80061ea <xQueueGenericSend+0x8e>
	__asm volatile
 80061d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061d8:	f383 8811 	msr	BASEPRI, r3
 80061dc:	f3bf 8f6f 	isb	sy
 80061e0:	f3bf 8f4f 	dsb	sy
 80061e4:	623b      	str	r3, [r7, #32]
}
 80061e6:	bf00      	nop
 80061e8:	e7fe      	b.n	80061e8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80061ea:	f001 f9bd 	bl	8007568 <xTaskGetSchedulerState>
 80061ee:	4603      	mov	r3, r0
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d102      	bne.n	80061fa <xQueueGenericSend+0x9e>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d101      	bne.n	80061fe <xQueueGenericSend+0xa2>
 80061fa:	2301      	movs	r3, #1
 80061fc:	e000      	b.n	8006200 <xQueueGenericSend+0xa4>
 80061fe:	2300      	movs	r3, #0
 8006200:	2b00      	cmp	r3, #0
 8006202:	d10a      	bne.n	800621a <xQueueGenericSend+0xbe>
	__asm volatile
 8006204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006208:	f383 8811 	msr	BASEPRI, r3
 800620c:	f3bf 8f6f 	isb	sy
 8006210:	f3bf 8f4f 	dsb	sy
 8006214:	61fb      	str	r3, [r7, #28]
}
 8006216:	bf00      	nop
 8006218:	e7fe      	b.n	8006218 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800621a:	f001 ff03 	bl	8008024 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800621e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006220:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006224:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006226:	429a      	cmp	r2, r3
 8006228:	d302      	bcc.n	8006230 <xQueueGenericSend+0xd4>
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	2b02      	cmp	r3, #2
 800622e:	d129      	bne.n	8006284 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006230:	683a      	ldr	r2, [r7, #0]
 8006232:	68b9      	ldr	r1, [r7, #8]
 8006234:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006236:	f000 fa0b 	bl	8006650 <prvCopyDataToQueue>
 800623a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800623c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800623e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006240:	2b00      	cmp	r3, #0
 8006242:	d010      	beq.n	8006266 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006244:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006246:	3324      	adds	r3, #36	; 0x24
 8006248:	4618      	mov	r0, r3
 800624a:	f000 ffcf 	bl	80071ec <xTaskRemoveFromEventList>
 800624e:	4603      	mov	r3, r0
 8006250:	2b00      	cmp	r3, #0
 8006252:	d013      	beq.n	800627c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006254:	4b3f      	ldr	r3, [pc, #252]	; (8006354 <xQueueGenericSend+0x1f8>)
 8006256:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800625a:	601a      	str	r2, [r3, #0]
 800625c:	f3bf 8f4f 	dsb	sy
 8006260:	f3bf 8f6f 	isb	sy
 8006264:	e00a      	b.n	800627c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006268:	2b00      	cmp	r3, #0
 800626a:	d007      	beq.n	800627c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800626c:	4b39      	ldr	r3, [pc, #228]	; (8006354 <xQueueGenericSend+0x1f8>)
 800626e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006272:	601a      	str	r2, [r3, #0]
 8006274:	f3bf 8f4f 	dsb	sy
 8006278:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800627c:	f001 ff02 	bl	8008084 <vPortExitCritical>
				return pdPASS;
 8006280:	2301      	movs	r3, #1
 8006282:	e063      	b.n	800634c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d103      	bne.n	8006292 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800628a:	f001 fefb 	bl	8008084 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800628e:	2300      	movs	r3, #0
 8006290:	e05c      	b.n	800634c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006292:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006294:	2b00      	cmp	r3, #0
 8006296:	d106      	bne.n	80062a6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006298:	f107 0314 	add.w	r3, r7, #20
 800629c:	4618      	mov	r0, r3
 800629e:	f001 f809 	bl	80072b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80062a2:	2301      	movs	r3, #1
 80062a4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80062a6:	f001 feed 	bl	8008084 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80062aa:	f000 fd7b 	bl	8006da4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80062ae:	f001 feb9 	bl	8008024 <vPortEnterCritical>
 80062b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80062b8:	b25b      	sxtb	r3, r3
 80062ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80062be:	d103      	bne.n	80062c8 <xQueueGenericSend+0x16c>
 80062c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062c2:	2200      	movs	r2, #0
 80062c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80062c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80062ce:	b25b      	sxtb	r3, r3
 80062d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80062d4:	d103      	bne.n	80062de <xQueueGenericSend+0x182>
 80062d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062d8:	2200      	movs	r2, #0
 80062da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80062de:	f001 fed1 	bl	8008084 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80062e2:	1d3a      	adds	r2, r7, #4
 80062e4:	f107 0314 	add.w	r3, r7, #20
 80062e8:	4611      	mov	r1, r2
 80062ea:	4618      	mov	r0, r3
 80062ec:	f000 fff8 	bl	80072e0 <xTaskCheckForTimeOut>
 80062f0:	4603      	mov	r3, r0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d124      	bne.n	8006340 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80062f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80062f8:	f000 faa2 	bl	8006840 <prvIsQueueFull>
 80062fc:	4603      	mov	r3, r0
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d018      	beq.n	8006334 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006304:	3310      	adds	r3, #16
 8006306:	687a      	ldr	r2, [r7, #4]
 8006308:	4611      	mov	r1, r2
 800630a:	4618      	mov	r0, r3
 800630c:	f000 ff1e 	bl	800714c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006310:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006312:	f000 fa2d 	bl	8006770 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006316:	f000 fd53 	bl	8006dc0 <xTaskResumeAll>
 800631a:	4603      	mov	r3, r0
 800631c:	2b00      	cmp	r3, #0
 800631e:	f47f af7c 	bne.w	800621a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006322:	4b0c      	ldr	r3, [pc, #48]	; (8006354 <xQueueGenericSend+0x1f8>)
 8006324:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006328:	601a      	str	r2, [r3, #0]
 800632a:	f3bf 8f4f 	dsb	sy
 800632e:	f3bf 8f6f 	isb	sy
 8006332:	e772      	b.n	800621a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006334:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006336:	f000 fa1b 	bl	8006770 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800633a:	f000 fd41 	bl	8006dc0 <xTaskResumeAll>
 800633e:	e76c      	b.n	800621a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006340:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006342:	f000 fa15 	bl	8006770 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006346:	f000 fd3b 	bl	8006dc0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800634a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800634c:	4618      	mov	r0, r3
 800634e:	3738      	adds	r7, #56	; 0x38
 8006350:	46bd      	mov	sp, r7
 8006352:	bd80      	pop	{r7, pc}
 8006354:	e000ed04 	.word	0xe000ed04

08006358 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b090      	sub	sp, #64	; 0x40
 800635c:	af00      	add	r7, sp, #0
 800635e:	60f8      	str	r0, [r7, #12]
 8006360:	60b9      	str	r1, [r7, #8]
 8006362:	607a      	str	r2, [r7, #4]
 8006364:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800636a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800636c:	2b00      	cmp	r3, #0
 800636e:	d10a      	bne.n	8006386 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006374:	f383 8811 	msr	BASEPRI, r3
 8006378:	f3bf 8f6f 	isb	sy
 800637c:	f3bf 8f4f 	dsb	sy
 8006380:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006382:	bf00      	nop
 8006384:	e7fe      	b.n	8006384 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d103      	bne.n	8006394 <xQueueGenericSendFromISR+0x3c>
 800638c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800638e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006390:	2b00      	cmp	r3, #0
 8006392:	d101      	bne.n	8006398 <xQueueGenericSendFromISR+0x40>
 8006394:	2301      	movs	r3, #1
 8006396:	e000      	b.n	800639a <xQueueGenericSendFromISR+0x42>
 8006398:	2300      	movs	r3, #0
 800639a:	2b00      	cmp	r3, #0
 800639c:	d10a      	bne.n	80063b4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800639e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063a2:	f383 8811 	msr	BASEPRI, r3
 80063a6:	f3bf 8f6f 	isb	sy
 80063aa:	f3bf 8f4f 	dsb	sy
 80063ae:	627b      	str	r3, [r7, #36]	; 0x24
}
 80063b0:	bf00      	nop
 80063b2:	e7fe      	b.n	80063b2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	2b02      	cmp	r3, #2
 80063b8:	d103      	bne.n	80063c2 <xQueueGenericSendFromISR+0x6a>
 80063ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063be:	2b01      	cmp	r3, #1
 80063c0:	d101      	bne.n	80063c6 <xQueueGenericSendFromISR+0x6e>
 80063c2:	2301      	movs	r3, #1
 80063c4:	e000      	b.n	80063c8 <xQueueGenericSendFromISR+0x70>
 80063c6:	2300      	movs	r3, #0
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d10a      	bne.n	80063e2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80063cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063d0:	f383 8811 	msr	BASEPRI, r3
 80063d4:	f3bf 8f6f 	isb	sy
 80063d8:	f3bf 8f4f 	dsb	sy
 80063dc:	623b      	str	r3, [r7, #32]
}
 80063de:	bf00      	nop
 80063e0:	e7fe      	b.n	80063e0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80063e2:	f001 ff01 	bl	80081e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80063e6:	f3ef 8211 	mrs	r2, BASEPRI
 80063ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ee:	f383 8811 	msr	BASEPRI, r3
 80063f2:	f3bf 8f6f 	isb	sy
 80063f6:	f3bf 8f4f 	dsb	sy
 80063fa:	61fa      	str	r2, [r7, #28]
 80063fc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80063fe:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006400:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006404:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006408:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800640a:	429a      	cmp	r2, r3
 800640c:	d302      	bcc.n	8006414 <xQueueGenericSendFromISR+0xbc>
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	2b02      	cmp	r3, #2
 8006412:	d12f      	bne.n	8006474 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006414:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006416:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800641a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800641e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006422:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006424:	683a      	ldr	r2, [r7, #0]
 8006426:	68b9      	ldr	r1, [r7, #8]
 8006428:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800642a:	f000 f911 	bl	8006650 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800642e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006432:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006436:	d112      	bne.n	800645e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800643a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800643c:	2b00      	cmp	r3, #0
 800643e:	d016      	beq.n	800646e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006440:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006442:	3324      	adds	r3, #36	; 0x24
 8006444:	4618      	mov	r0, r3
 8006446:	f000 fed1 	bl	80071ec <xTaskRemoveFromEventList>
 800644a:	4603      	mov	r3, r0
 800644c:	2b00      	cmp	r3, #0
 800644e:	d00e      	beq.n	800646e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d00b      	beq.n	800646e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2201      	movs	r2, #1
 800645a:	601a      	str	r2, [r3, #0]
 800645c:	e007      	b.n	800646e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800645e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006462:	3301      	adds	r3, #1
 8006464:	b2db      	uxtb	r3, r3
 8006466:	b25a      	sxtb	r2, r3
 8006468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800646a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800646e:	2301      	movs	r3, #1
 8006470:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8006472:	e001      	b.n	8006478 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006474:	2300      	movs	r3, #0
 8006476:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006478:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800647a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006482:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006484:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006486:	4618      	mov	r0, r3
 8006488:	3740      	adds	r7, #64	; 0x40
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}
	...

08006490 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b08c      	sub	sp, #48	; 0x30
 8006494:	af00      	add	r7, sp, #0
 8006496:	60f8      	str	r0, [r7, #12]
 8006498:	60b9      	str	r1, [r7, #8]
 800649a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800649c:	2300      	movs	r3, #0
 800649e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80064a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d10a      	bne.n	80064c0 <xQueueReceive+0x30>
	__asm volatile
 80064aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ae:	f383 8811 	msr	BASEPRI, r3
 80064b2:	f3bf 8f6f 	isb	sy
 80064b6:	f3bf 8f4f 	dsb	sy
 80064ba:	623b      	str	r3, [r7, #32]
}
 80064bc:	bf00      	nop
 80064be:	e7fe      	b.n	80064be <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d103      	bne.n	80064ce <xQueueReceive+0x3e>
 80064c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d101      	bne.n	80064d2 <xQueueReceive+0x42>
 80064ce:	2301      	movs	r3, #1
 80064d0:	e000      	b.n	80064d4 <xQueueReceive+0x44>
 80064d2:	2300      	movs	r3, #0
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d10a      	bne.n	80064ee <xQueueReceive+0x5e>
	__asm volatile
 80064d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064dc:	f383 8811 	msr	BASEPRI, r3
 80064e0:	f3bf 8f6f 	isb	sy
 80064e4:	f3bf 8f4f 	dsb	sy
 80064e8:	61fb      	str	r3, [r7, #28]
}
 80064ea:	bf00      	nop
 80064ec:	e7fe      	b.n	80064ec <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80064ee:	f001 f83b 	bl	8007568 <xTaskGetSchedulerState>
 80064f2:	4603      	mov	r3, r0
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d102      	bne.n	80064fe <xQueueReceive+0x6e>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d101      	bne.n	8006502 <xQueueReceive+0x72>
 80064fe:	2301      	movs	r3, #1
 8006500:	e000      	b.n	8006504 <xQueueReceive+0x74>
 8006502:	2300      	movs	r3, #0
 8006504:	2b00      	cmp	r3, #0
 8006506:	d10a      	bne.n	800651e <xQueueReceive+0x8e>
	__asm volatile
 8006508:	f04f 0350 	mov.w	r3, #80	; 0x50
 800650c:	f383 8811 	msr	BASEPRI, r3
 8006510:	f3bf 8f6f 	isb	sy
 8006514:	f3bf 8f4f 	dsb	sy
 8006518:	61bb      	str	r3, [r7, #24]
}
 800651a:	bf00      	nop
 800651c:	e7fe      	b.n	800651c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800651e:	f001 fd81 	bl	8008024 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006522:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006526:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800652a:	2b00      	cmp	r3, #0
 800652c:	d01f      	beq.n	800656e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800652e:	68b9      	ldr	r1, [r7, #8]
 8006530:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006532:	f000 f8f7 	bl	8006724 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006538:	1e5a      	subs	r2, r3, #1
 800653a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800653c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800653e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006540:	691b      	ldr	r3, [r3, #16]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d00f      	beq.n	8006566 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006548:	3310      	adds	r3, #16
 800654a:	4618      	mov	r0, r3
 800654c:	f000 fe4e 	bl	80071ec <xTaskRemoveFromEventList>
 8006550:	4603      	mov	r3, r0
 8006552:	2b00      	cmp	r3, #0
 8006554:	d007      	beq.n	8006566 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006556:	4b3d      	ldr	r3, [pc, #244]	; (800664c <xQueueReceive+0x1bc>)
 8006558:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800655c:	601a      	str	r2, [r3, #0]
 800655e:	f3bf 8f4f 	dsb	sy
 8006562:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006566:	f001 fd8d 	bl	8008084 <vPortExitCritical>
				return pdPASS;
 800656a:	2301      	movs	r3, #1
 800656c:	e069      	b.n	8006642 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d103      	bne.n	800657c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006574:	f001 fd86 	bl	8008084 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006578:	2300      	movs	r3, #0
 800657a:	e062      	b.n	8006642 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800657c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800657e:	2b00      	cmp	r3, #0
 8006580:	d106      	bne.n	8006590 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006582:	f107 0310 	add.w	r3, r7, #16
 8006586:	4618      	mov	r0, r3
 8006588:	f000 fe94 	bl	80072b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800658c:	2301      	movs	r3, #1
 800658e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006590:	f001 fd78 	bl	8008084 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006594:	f000 fc06 	bl	8006da4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006598:	f001 fd44 	bl	8008024 <vPortEnterCritical>
 800659c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800659e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80065a2:	b25b      	sxtb	r3, r3
 80065a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80065a8:	d103      	bne.n	80065b2 <xQueueReceive+0x122>
 80065aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065ac:	2200      	movs	r2, #0
 80065ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065b4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80065b8:	b25b      	sxtb	r3, r3
 80065ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80065be:	d103      	bne.n	80065c8 <xQueueReceive+0x138>
 80065c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065c2:	2200      	movs	r2, #0
 80065c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80065c8:	f001 fd5c 	bl	8008084 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80065cc:	1d3a      	adds	r2, r7, #4
 80065ce:	f107 0310 	add.w	r3, r7, #16
 80065d2:	4611      	mov	r1, r2
 80065d4:	4618      	mov	r0, r3
 80065d6:	f000 fe83 	bl	80072e0 <xTaskCheckForTimeOut>
 80065da:	4603      	mov	r3, r0
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d123      	bne.n	8006628 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80065e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80065e2:	f000 f917 	bl	8006814 <prvIsQueueEmpty>
 80065e6:	4603      	mov	r3, r0
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d017      	beq.n	800661c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80065ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065ee:	3324      	adds	r3, #36	; 0x24
 80065f0:	687a      	ldr	r2, [r7, #4]
 80065f2:	4611      	mov	r1, r2
 80065f4:	4618      	mov	r0, r3
 80065f6:	f000 fda9 	bl	800714c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80065fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80065fc:	f000 f8b8 	bl	8006770 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006600:	f000 fbde 	bl	8006dc0 <xTaskResumeAll>
 8006604:	4603      	mov	r3, r0
 8006606:	2b00      	cmp	r3, #0
 8006608:	d189      	bne.n	800651e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800660a:	4b10      	ldr	r3, [pc, #64]	; (800664c <xQueueReceive+0x1bc>)
 800660c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006610:	601a      	str	r2, [r3, #0]
 8006612:	f3bf 8f4f 	dsb	sy
 8006616:	f3bf 8f6f 	isb	sy
 800661a:	e780      	b.n	800651e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800661c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800661e:	f000 f8a7 	bl	8006770 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006622:	f000 fbcd 	bl	8006dc0 <xTaskResumeAll>
 8006626:	e77a      	b.n	800651e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006628:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800662a:	f000 f8a1 	bl	8006770 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800662e:	f000 fbc7 	bl	8006dc0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006632:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006634:	f000 f8ee 	bl	8006814 <prvIsQueueEmpty>
 8006638:	4603      	mov	r3, r0
 800663a:	2b00      	cmp	r3, #0
 800663c:	f43f af6f 	beq.w	800651e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006640:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006642:	4618      	mov	r0, r3
 8006644:	3730      	adds	r7, #48	; 0x30
 8006646:	46bd      	mov	sp, r7
 8006648:	bd80      	pop	{r7, pc}
 800664a:	bf00      	nop
 800664c:	e000ed04 	.word	0xe000ed04

08006650 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b086      	sub	sp, #24
 8006654:	af00      	add	r7, sp, #0
 8006656:	60f8      	str	r0, [r7, #12]
 8006658:	60b9      	str	r1, [r7, #8]
 800665a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800665c:	2300      	movs	r3, #0
 800665e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006664:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800666a:	2b00      	cmp	r3, #0
 800666c:	d10d      	bne.n	800668a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d14d      	bne.n	8006712 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	4618      	mov	r0, r3
 800667c:	f000 ff92 	bl	80075a4 <xTaskPriorityDisinherit>
 8006680:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2200      	movs	r2, #0
 8006686:	609a      	str	r2, [r3, #8]
 8006688:	e043      	b.n	8006712 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d119      	bne.n	80066c4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	6858      	ldr	r0, [r3, #4]
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006698:	461a      	mov	r2, r3
 800669a:	68b9      	ldr	r1, [r7, #8]
 800669c:	f002 ffe1 	bl	8009662 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	685a      	ldr	r2, [r3, #4]
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066a8:	441a      	add	r2, r3
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	685a      	ldr	r2, [r3, #4]
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	689b      	ldr	r3, [r3, #8]
 80066b6:	429a      	cmp	r2, r3
 80066b8:	d32b      	bcc.n	8006712 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681a      	ldr	r2, [r3, #0]
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	605a      	str	r2, [r3, #4]
 80066c2:	e026      	b.n	8006712 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	68d8      	ldr	r0, [r3, #12]
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066cc:	461a      	mov	r2, r3
 80066ce:	68b9      	ldr	r1, [r7, #8]
 80066d0:	f002 ffc7 	bl	8009662 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	68da      	ldr	r2, [r3, #12]
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066dc:	425b      	negs	r3, r3
 80066de:	441a      	add	r2, r3
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	68da      	ldr	r2, [r3, #12]
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	429a      	cmp	r2, r3
 80066ee:	d207      	bcs.n	8006700 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	689a      	ldr	r2, [r3, #8]
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066f8:	425b      	negs	r3, r3
 80066fa:	441a      	add	r2, r3
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2b02      	cmp	r3, #2
 8006704:	d105      	bne.n	8006712 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d002      	beq.n	8006712 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800670c:	693b      	ldr	r3, [r7, #16]
 800670e:	3b01      	subs	r3, #1
 8006710:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	1c5a      	adds	r2, r3, #1
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800671a:	697b      	ldr	r3, [r7, #20]
}
 800671c:	4618      	mov	r0, r3
 800671e:	3718      	adds	r7, #24
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}

08006724 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b082      	sub	sp, #8
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
 800672c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006732:	2b00      	cmp	r3, #0
 8006734:	d018      	beq.n	8006768 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	68da      	ldr	r2, [r3, #12]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800673e:	441a      	add	r2, r3
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	68da      	ldr	r2, [r3, #12]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	429a      	cmp	r2, r3
 800674e:	d303      	bcc.n	8006758 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681a      	ldr	r2, [r3, #0]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	68d9      	ldr	r1, [r3, #12]
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006760:	461a      	mov	r2, r3
 8006762:	6838      	ldr	r0, [r7, #0]
 8006764:	f002 ff7d 	bl	8009662 <memcpy>
	}
}
 8006768:	bf00      	nop
 800676a:	3708      	adds	r7, #8
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}

08006770 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b084      	sub	sp, #16
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006778:	f001 fc54 	bl	8008024 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006782:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006784:	e011      	b.n	80067aa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800678a:	2b00      	cmp	r3, #0
 800678c:	d012      	beq.n	80067b4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	3324      	adds	r3, #36	; 0x24
 8006792:	4618      	mov	r0, r3
 8006794:	f000 fd2a 	bl	80071ec <xTaskRemoveFromEventList>
 8006798:	4603      	mov	r3, r0
 800679a:	2b00      	cmp	r3, #0
 800679c:	d001      	beq.n	80067a2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800679e:	f000 fe01 	bl	80073a4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80067a2:	7bfb      	ldrb	r3, [r7, #15]
 80067a4:	3b01      	subs	r3, #1
 80067a6:	b2db      	uxtb	r3, r3
 80067a8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80067aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	dce9      	bgt.n	8006786 <prvUnlockQueue+0x16>
 80067b2:	e000      	b.n	80067b6 <prvUnlockQueue+0x46>
					break;
 80067b4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	22ff      	movs	r2, #255	; 0xff
 80067ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80067be:	f001 fc61 	bl	8008084 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80067c2:	f001 fc2f 	bl	8008024 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80067cc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80067ce:	e011      	b.n	80067f4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	691b      	ldr	r3, [r3, #16]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d012      	beq.n	80067fe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	3310      	adds	r3, #16
 80067dc:	4618      	mov	r0, r3
 80067de:	f000 fd05 	bl	80071ec <xTaskRemoveFromEventList>
 80067e2:	4603      	mov	r3, r0
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d001      	beq.n	80067ec <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80067e8:	f000 fddc 	bl	80073a4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80067ec:	7bbb      	ldrb	r3, [r7, #14]
 80067ee:	3b01      	subs	r3, #1
 80067f0:	b2db      	uxtb	r3, r3
 80067f2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80067f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	dce9      	bgt.n	80067d0 <prvUnlockQueue+0x60>
 80067fc:	e000      	b.n	8006800 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80067fe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	22ff      	movs	r2, #255	; 0xff
 8006804:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006808:	f001 fc3c 	bl	8008084 <vPortExitCritical>
}
 800680c:	bf00      	nop
 800680e:	3710      	adds	r7, #16
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}

08006814 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b084      	sub	sp, #16
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800681c:	f001 fc02 	bl	8008024 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006824:	2b00      	cmp	r3, #0
 8006826:	d102      	bne.n	800682e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006828:	2301      	movs	r3, #1
 800682a:	60fb      	str	r3, [r7, #12]
 800682c:	e001      	b.n	8006832 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800682e:	2300      	movs	r3, #0
 8006830:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006832:	f001 fc27 	bl	8008084 <vPortExitCritical>

	return xReturn;
 8006836:	68fb      	ldr	r3, [r7, #12]
}
 8006838:	4618      	mov	r0, r3
 800683a:	3710      	adds	r7, #16
 800683c:	46bd      	mov	sp, r7
 800683e:	bd80      	pop	{r7, pc}

08006840 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b084      	sub	sp, #16
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006848:	f001 fbec 	bl	8008024 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006854:	429a      	cmp	r2, r3
 8006856:	d102      	bne.n	800685e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006858:	2301      	movs	r3, #1
 800685a:	60fb      	str	r3, [r7, #12]
 800685c:	e001      	b.n	8006862 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800685e:	2300      	movs	r3, #0
 8006860:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006862:	f001 fc0f 	bl	8008084 <vPortExitCritical>

	return xReturn;
 8006866:	68fb      	ldr	r3, [r7, #12]
}
 8006868:	4618      	mov	r0, r3
 800686a:	3710      	adds	r7, #16
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}

08006870 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006870:	b480      	push	{r7}
 8006872:	b085      	sub	sp, #20
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800687a:	2300      	movs	r3, #0
 800687c:	60fb      	str	r3, [r7, #12]
 800687e:	e014      	b.n	80068aa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006880:	4a0f      	ldr	r2, [pc, #60]	; (80068c0 <vQueueAddToRegistry+0x50>)
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d10b      	bne.n	80068a4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800688c:	490c      	ldr	r1, [pc, #48]	; (80068c0 <vQueueAddToRegistry+0x50>)
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	683a      	ldr	r2, [r7, #0]
 8006892:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006896:	4a0a      	ldr	r2, [pc, #40]	; (80068c0 <vQueueAddToRegistry+0x50>)
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	00db      	lsls	r3, r3, #3
 800689c:	4413      	add	r3, r2
 800689e:	687a      	ldr	r2, [r7, #4]
 80068a0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80068a2:	e006      	b.n	80068b2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	3301      	adds	r3, #1
 80068a8:	60fb      	str	r3, [r7, #12]
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2b07      	cmp	r3, #7
 80068ae:	d9e7      	bls.n	8006880 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80068b0:	bf00      	nop
 80068b2:	bf00      	nop
 80068b4:	3714      	adds	r7, #20
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr
 80068be:	bf00      	nop
 80068c0:	200009fc 	.word	0x200009fc

080068c4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b086      	sub	sp, #24
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	60f8      	str	r0, [r7, #12]
 80068cc:	60b9      	str	r1, [r7, #8]
 80068ce:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80068d4:	f001 fba6 	bl	8008024 <vPortEnterCritical>
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80068de:	b25b      	sxtb	r3, r3
 80068e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80068e4:	d103      	bne.n	80068ee <vQueueWaitForMessageRestricted+0x2a>
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	2200      	movs	r2, #0
 80068ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80068f4:	b25b      	sxtb	r3, r3
 80068f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80068fa:	d103      	bne.n	8006904 <vQueueWaitForMessageRestricted+0x40>
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	2200      	movs	r2, #0
 8006900:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006904:	f001 fbbe 	bl	8008084 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006908:	697b      	ldr	r3, [r7, #20]
 800690a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800690c:	2b00      	cmp	r3, #0
 800690e:	d106      	bne.n	800691e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	3324      	adds	r3, #36	; 0x24
 8006914:	687a      	ldr	r2, [r7, #4]
 8006916:	68b9      	ldr	r1, [r7, #8]
 8006918:	4618      	mov	r0, r3
 800691a:	f000 fc3b 	bl	8007194 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800691e:	6978      	ldr	r0, [r7, #20]
 8006920:	f7ff ff26 	bl	8006770 <prvUnlockQueue>
	}
 8006924:	bf00      	nop
 8006926:	3718      	adds	r7, #24
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}

0800692c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800692c:	b580      	push	{r7, lr}
 800692e:	b08e      	sub	sp, #56	; 0x38
 8006930:	af04      	add	r7, sp, #16
 8006932:	60f8      	str	r0, [r7, #12]
 8006934:	60b9      	str	r1, [r7, #8]
 8006936:	607a      	str	r2, [r7, #4]
 8006938:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800693a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800693c:	2b00      	cmp	r3, #0
 800693e:	d10a      	bne.n	8006956 <xTaskCreateStatic+0x2a>
	__asm volatile
 8006940:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006944:	f383 8811 	msr	BASEPRI, r3
 8006948:	f3bf 8f6f 	isb	sy
 800694c:	f3bf 8f4f 	dsb	sy
 8006950:	623b      	str	r3, [r7, #32]
}
 8006952:	bf00      	nop
 8006954:	e7fe      	b.n	8006954 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006958:	2b00      	cmp	r3, #0
 800695a:	d10a      	bne.n	8006972 <xTaskCreateStatic+0x46>
	__asm volatile
 800695c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006960:	f383 8811 	msr	BASEPRI, r3
 8006964:	f3bf 8f6f 	isb	sy
 8006968:	f3bf 8f4f 	dsb	sy
 800696c:	61fb      	str	r3, [r7, #28]
}
 800696e:	bf00      	nop
 8006970:	e7fe      	b.n	8006970 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006972:	235c      	movs	r3, #92	; 0x5c
 8006974:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	2b5c      	cmp	r3, #92	; 0x5c
 800697a:	d00a      	beq.n	8006992 <xTaskCreateStatic+0x66>
	__asm volatile
 800697c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006980:	f383 8811 	msr	BASEPRI, r3
 8006984:	f3bf 8f6f 	isb	sy
 8006988:	f3bf 8f4f 	dsb	sy
 800698c:	61bb      	str	r3, [r7, #24]
}
 800698e:	bf00      	nop
 8006990:	e7fe      	b.n	8006990 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006992:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006996:	2b00      	cmp	r3, #0
 8006998:	d01e      	beq.n	80069d8 <xTaskCreateStatic+0xac>
 800699a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800699c:	2b00      	cmp	r3, #0
 800699e:	d01b      	beq.n	80069d8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80069a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069a2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80069a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80069a8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80069aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ac:	2202      	movs	r2, #2
 80069ae:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80069b2:	2300      	movs	r3, #0
 80069b4:	9303      	str	r3, [sp, #12]
 80069b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069b8:	9302      	str	r3, [sp, #8]
 80069ba:	f107 0314 	add.w	r3, r7, #20
 80069be:	9301      	str	r3, [sp, #4]
 80069c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069c2:	9300      	str	r3, [sp, #0]
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	68b9      	ldr	r1, [r7, #8]
 80069ca:	68f8      	ldr	r0, [r7, #12]
 80069cc:	f000 f850 	bl	8006a70 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80069d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80069d2:	f000 f8dd 	bl	8006b90 <prvAddNewTaskToReadyList>
 80069d6:	e001      	b.n	80069dc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80069d8:	2300      	movs	r3, #0
 80069da:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80069dc:	697b      	ldr	r3, [r7, #20]
	}
 80069de:	4618      	mov	r0, r3
 80069e0:	3728      	adds	r7, #40	; 0x28
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}

080069e6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80069e6:	b580      	push	{r7, lr}
 80069e8:	b08c      	sub	sp, #48	; 0x30
 80069ea:	af04      	add	r7, sp, #16
 80069ec:	60f8      	str	r0, [r7, #12]
 80069ee:	60b9      	str	r1, [r7, #8]
 80069f0:	603b      	str	r3, [r7, #0]
 80069f2:	4613      	mov	r3, r2
 80069f4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80069f6:	88fb      	ldrh	r3, [r7, #6]
 80069f8:	009b      	lsls	r3, r3, #2
 80069fa:	4618      	mov	r0, r3
 80069fc:	f001 fc34 	bl	8008268 <pvPortMalloc>
 8006a00:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d00e      	beq.n	8006a26 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006a08:	205c      	movs	r0, #92	; 0x5c
 8006a0a:	f001 fc2d 	bl	8008268 <pvPortMalloc>
 8006a0e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006a10:	69fb      	ldr	r3, [r7, #28]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d003      	beq.n	8006a1e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006a16:	69fb      	ldr	r3, [r7, #28]
 8006a18:	697a      	ldr	r2, [r7, #20]
 8006a1a:	631a      	str	r2, [r3, #48]	; 0x30
 8006a1c:	e005      	b.n	8006a2a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006a1e:	6978      	ldr	r0, [r7, #20]
 8006a20:	f001 fcee 	bl	8008400 <vPortFree>
 8006a24:	e001      	b.n	8006a2a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006a26:	2300      	movs	r3, #0
 8006a28:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006a2a:	69fb      	ldr	r3, [r7, #28]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d017      	beq.n	8006a60 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006a30:	69fb      	ldr	r3, [r7, #28]
 8006a32:	2200      	movs	r2, #0
 8006a34:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006a38:	88fa      	ldrh	r2, [r7, #6]
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	9303      	str	r3, [sp, #12]
 8006a3e:	69fb      	ldr	r3, [r7, #28]
 8006a40:	9302      	str	r3, [sp, #8]
 8006a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a44:	9301      	str	r3, [sp, #4]
 8006a46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a48:	9300      	str	r3, [sp, #0]
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	68b9      	ldr	r1, [r7, #8]
 8006a4e:	68f8      	ldr	r0, [r7, #12]
 8006a50:	f000 f80e 	bl	8006a70 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006a54:	69f8      	ldr	r0, [r7, #28]
 8006a56:	f000 f89b 	bl	8006b90 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	61bb      	str	r3, [r7, #24]
 8006a5e:	e002      	b.n	8006a66 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006a60:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006a64:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006a66:	69bb      	ldr	r3, [r7, #24]
	}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3720      	adds	r7, #32
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}

08006a70 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b088      	sub	sp, #32
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	60f8      	str	r0, [r7, #12]
 8006a78:	60b9      	str	r1, [r7, #8]
 8006a7a:	607a      	str	r2, [r7, #4]
 8006a7c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a80:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	009b      	lsls	r3, r3, #2
 8006a86:	461a      	mov	r2, r3
 8006a88:	21a5      	movs	r1, #165	; 0xa5
 8006a8a:	f002 fd5d 	bl	8009548 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006a98:	3b01      	subs	r3, #1
 8006a9a:	009b      	lsls	r3, r3, #2
 8006a9c:	4413      	add	r3, r2
 8006a9e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006aa0:	69bb      	ldr	r3, [r7, #24]
 8006aa2:	f023 0307 	bic.w	r3, r3, #7
 8006aa6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006aa8:	69bb      	ldr	r3, [r7, #24]
 8006aaa:	f003 0307 	and.w	r3, r3, #7
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d00a      	beq.n	8006ac8 <prvInitialiseNewTask+0x58>
	__asm volatile
 8006ab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ab6:	f383 8811 	msr	BASEPRI, r3
 8006aba:	f3bf 8f6f 	isb	sy
 8006abe:	f3bf 8f4f 	dsb	sy
 8006ac2:	617b      	str	r3, [r7, #20]
}
 8006ac4:	bf00      	nop
 8006ac6:	e7fe      	b.n	8006ac6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d01f      	beq.n	8006b0e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006ace:	2300      	movs	r3, #0
 8006ad0:	61fb      	str	r3, [r7, #28]
 8006ad2:	e012      	b.n	8006afa <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006ad4:	68ba      	ldr	r2, [r7, #8]
 8006ad6:	69fb      	ldr	r3, [r7, #28]
 8006ad8:	4413      	add	r3, r2
 8006ada:	7819      	ldrb	r1, [r3, #0]
 8006adc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ade:	69fb      	ldr	r3, [r7, #28]
 8006ae0:	4413      	add	r3, r2
 8006ae2:	3334      	adds	r3, #52	; 0x34
 8006ae4:	460a      	mov	r2, r1
 8006ae6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006ae8:	68ba      	ldr	r2, [r7, #8]
 8006aea:	69fb      	ldr	r3, [r7, #28]
 8006aec:	4413      	add	r3, r2
 8006aee:	781b      	ldrb	r3, [r3, #0]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d006      	beq.n	8006b02 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006af4:	69fb      	ldr	r3, [r7, #28]
 8006af6:	3301      	adds	r3, #1
 8006af8:	61fb      	str	r3, [r7, #28]
 8006afa:	69fb      	ldr	r3, [r7, #28]
 8006afc:	2b0f      	cmp	r3, #15
 8006afe:	d9e9      	bls.n	8006ad4 <prvInitialiseNewTask+0x64>
 8006b00:	e000      	b.n	8006b04 <prvInitialiseNewTask+0x94>
			{
				break;
 8006b02:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006b04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b06:	2200      	movs	r2, #0
 8006b08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006b0c:	e003      	b.n	8006b16 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b10:	2200      	movs	r2, #0
 8006b12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006b16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b18:	2b37      	cmp	r3, #55	; 0x37
 8006b1a:	d901      	bls.n	8006b20 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006b1c:	2337      	movs	r3, #55	; 0x37
 8006b1e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006b20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b22:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b24:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006b26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b28:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b2a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b2e:	2200      	movs	r2, #0
 8006b30:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b34:	3304      	adds	r3, #4
 8006b36:	4618      	mov	r0, r3
 8006b38:	f7ff f978 	bl	8005e2c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006b3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b3e:	3318      	adds	r3, #24
 8006b40:	4618      	mov	r0, r3
 8006b42:	f7ff f973 	bl	8005e2c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b4a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b4e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006b52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b54:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b5a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006b5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b5e:	2200      	movs	r2, #0
 8006b60:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b64:	2200      	movs	r2, #0
 8006b66:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006b6a:	683a      	ldr	r2, [r7, #0]
 8006b6c:	68f9      	ldr	r1, [r7, #12]
 8006b6e:	69b8      	ldr	r0, [r7, #24]
 8006b70:	f001 f928 	bl	8007dc4 <pxPortInitialiseStack>
 8006b74:	4602      	mov	r2, r0
 8006b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b78:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d002      	beq.n	8006b86 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006b80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b86:	bf00      	nop
 8006b88:	3720      	adds	r7, #32
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}
	...

08006b90 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b082      	sub	sp, #8
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006b98:	f001 fa44 	bl	8008024 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006b9c:	4b2d      	ldr	r3, [pc, #180]	; (8006c54 <prvAddNewTaskToReadyList+0xc4>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	3301      	adds	r3, #1
 8006ba2:	4a2c      	ldr	r2, [pc, #176]	; (8006c54 <prvAddNewTaskToReadyList+0xc4>)
 8006ba4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006ba6:	4b2c      	ldr	r3, [pc, #176]	; (8006c58 <prvAddNewTaskToReadyList+0xc8>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d109      	bne.n	8006bc2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006bae:	4a2a      	ldr	r2, [pc, #168]	; (8006c58 <prvAddNewTaskToReadyList+0xc8>)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006bb4:	4b27      	ldr	r3, [pc, #156]	; (8006c54 <prvAddNewTaskToReadyList+0xc4>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d110      	bne.n	8006bde <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006bbc:	f000 fc16 	bl	80073ec <prvInitialiseTaskLists>
 8006bc0:	e00d      	b.n	8006bde <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006bc2:	4b26      	ldr	r3, [pc, #152]	; (8006c5c <prvAddNewTaskToReadyList+0xcc>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d109      	bne.n	8006bde <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006bca:	4b23      	ldr	r3, [pc, #140]	; (8006c58 <prvAddNewTaskToReadyList+0xc8>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d802      	bhi.n	8006bde <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006bd8:	4a1f      	ldr	r2, [pc, #124]	; (8006c58 <prvAddNewTaskToReadyList+0xc8>)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006bde:	4b20      	ldr	r3, [pc, #128]	; (8006c60 <prvAddNewTaskToReadyList+0xd0>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	3301      	adds	r3, #1
 8006be4:	4a1e      	ldr	r2, [pc, #120]	; (8006c60 <prvAddNewTaskToReadyList+0xd0>)
 8006be6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006be8:	4b1d      	ldr	r3, [pc, #116]	; (8006c60 <prvAddNewTaskToReadyList+0xd0>)
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bf4:	4b1b      	ldr	r3, [pc, #108]	; (8006c64 <prvAddNewTaskToReadyList+0xd4>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d903      	bls.n	8006c04 <prvAddNewTaskToReadyList+0x74>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c00:	4a18      	ldr	r2, [pc, #96]	; (8006c64 <prvAddNewTaskToReadyList+0xd4>)
 8006c02:	6013      	str	r3, [r2, #0]
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c08:	4613      	mov	r3, r2
 8006c0a:	009b      	lsls	r3, r3, #2
 8006c0c:	4413      	add	r3, r2
 8006c0e:	009b      	lsls	r3, r3, #2
 8006c10:	4a15      	ldr	r2, [pc, #84]	; (8006c68 <prvAddNewTaskToReadyList+0xd8>)
 8006c12:	441a      	add	r2, r3
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	3304      	adds	r3, #4
 8006c18:	4619      	mov	r1, r3
 8006c1a:	4610      	mov	r0, r2
 8006c1c:	f7ff f913 	bl	8005e46 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006c20:	f001 fa30 	bl	8008084 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006c24:	4b0d      	ldr	r3, [pc, #52]	; (8006c5c <prvAddNewTaskToReadyList+0xcc>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d00e      	beq.n	8006c4a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006c2c:	4b0a      	ldr	r3, [pc, #40]	; (8006c58 <prvAddNewTaskToReadyList+0xc8>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c36:	429a      	cmp	r2, r3
 8006c38:	d207      	bcs.n	8006c4a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006c3a:	4b0c      	ldr	r3, [pc, #48]	; (8006c6c <prvAddNewTaskToReadyList+0xdc>)
 8006c3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c40:	601a      	str	r2, [r3, #0]
 8006c42:	f3bf 8f4f 	dsb	sy
 8006c46:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c4a:	bf00      	nop
 8006c4c:	3708      	adds	r7, #8
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}
 8006c52:	bf00      	nop
 8006c54:	20000f10 	.word	0x20000f10
 8006c58:	20000a3c 	.word	0x20000a3c
 8006c5c:	20000f1c 	.word	0x20000f1c
 8006c60:	20000f2c 	.word	0x20000f2c
 8006c64:	20000f18 	.word	0x20000f18
 8006c68:	20000a40 	.word	0x20000a40
 8006c6c:	e000ed04 	.word	0xe000ed04

08006c70 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b084      	sub	sp, #16
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006c78:	2300      	movs	r3, #0
 8006c7a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d017      	beq.n	8006cb2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006c82:	4b13      	ldr	r3, [pc, #76]	; (8006cd0 <vTaskDelay+0x60>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d00a      	beq.n	8006ca0 <vTaskDelay+0x30>
	__asm volatile
 8006c8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c8e:	f383 8811 	msr	BASEPRI, r3
 8006c92:	f3bf 8f6f 	isb	sy
 8006c96:	f3bf 8f4f 	dsb	sy
 8006c9a:	60bb      	str	r3, [r7, #8]
}
 8006c9c:	bf00      	nop
 8006c9e:	e7fe      	b.n	8006c9e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006ca0:	f000 f880 	bl	8006da4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006ca4:	2100      	movs	r1, #0
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f000 fcea 	bl	8007680 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006cac:	f000 f888 	bl	8006dc0 <xTaskResumeAll>
 8006cb0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d107      	bne.n	8006cc8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006cb8:	4b06      	ldr	r3, [pc, #24]	; (8006cd4 <vTaskDelay+0x64>)
 8006cba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cbe:	601a      	str	r2, [r3, #0]
 8006cc0:	f3bf 8f4f 	dsb	sy
 8006cc4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006cc8:	bf00      	nop
 8006cca:	3710      	adds	r7, #16
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}
 8006cd0:	20000f38 	.word	0x20000f38
 8006cd4:	e000ed04 	.word	0xe000ed04

08006cd8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b08a      	sub	sp, #40	; 0x28
 8006cdc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006cde:	2300      	movs	r3, #0
 8006ce0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006ce6:	463a      	mov	r2, r7
 8006ce8:	1d39      	adds	r1, r7, #4
 8006cea:	f107 0308 	add.w	r3, r7, #8
 8006cee:	4618      	mov	r0, r3
 8006cf0:	f7ff f848 	bl	8005d84 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006cf4:	6839      	ldr	r1, [r7, #0]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	68ba      	ldr	r2, [r7, #8]
 8006cfa:	9202      	str	r2, [sp, #8]
 8006cfc:	9301      	str	r3, [sp, #4]
 8006cfe:	2300      	movs	r3, #0
 8006d00:	9300      	str	r3, [sp, #0]
 8006d02:	2300      	movs	r3, #0
 8006d04:	460a      	mov	r2, r1
 8006d06:	4921      	ldr	r1, [pc, #132]	; (8006d8c <vTaskStartScheduler+0xb4>)
 8006d08:	4821      	ldr	r0, [pc, #132]	; (8006d90 <vTaskStartScheduler+0xb8>)
 8006d0a:	f7ff fe0f 	bl	800692c <xTaskCreateStatic>
 8006d0e:	4603      	mov	r3, r0
 8006d10:	4a20      	ldr	r2, [pc, #128]	; (8006d94 <vTaskStartScheduler+0xbc>)
 8006d12:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006d14:	4b1f      	ldr	r3, [pc, #124]	; (8006d94 <vTaskStartScheduler+0xbc>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d002      	beq.n	8006d22 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	617b      	str	r3, [r7, #20]
 8006d20:	e001      	b.n	8006d26 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006d22:	2300      	movs	r3, #0
 8006d24:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	2b01      	cmp	r3, #1
 8006d2a:	d102      	bne.n	8006d32 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006d2c:	f000 fcfc 	bl	8007728 <xTimerCreateTimerTask>
 8006d30:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006d32:	697b      	ldr	r3, [r7, #20]
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	d116      	bne.n	8006d66 <vTaskStartScheduler+0x8e>
	__asm volatile
 8006d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d3c:	f383 8811 	msr	BASEPRI, r3
 8006d40:	f3bf 8f6f 	isb	sy
 8006d44:	f3bf 8f4f 	dsb	sy
 8006d48:	613b      	str	r3, [r7, #16]
}
 8006d4a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006d4c:	4b12      	ldr	r3, [pc, #72]	; (8006d98 <vTaskStartScheduler+0xc0>)
 8006d4e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006d52:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006d54:	4b11      	ldr	r3, [pc, #68]	; (8006d9c <vTaskStartScheduler+0xc4>)
 8006d56:	2201      	movs	r2, #1
 8006d58:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006d5a:	4b11      	ldr	r3, [pc, #68]	; (8006da0 <vTaskStartScheduler+0xc8>)
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006d60:	f001 f8be 	bl	8007ee0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006d64:	e00e      	b.n	8006d84 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006d6c:	d10a      	bne.n	8006d84 <vTaskStartScheduler+0xac>
	__asm volatile
 8006d6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d72:	f383 8811 	msr	BASEPRI, r3
 8006d76:	f3bf 8f6f 	isb	sy
 8006d7a:	f3bf 8f4f 	dsb	sy
 8006d7e:	60fb      	str	r3, [r7, #12]
}
 8006d80:	bf00      	nop
 8006d82:	e7fe      	b.n	8006d82 <vTaskStartScheduler+0xaa>
}
 8006d84:	bf00      	nop
 8006d86:	3718      	adds	r7, #24
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}
 8006d8c:	0800b6d4 	.word	0x0800b6d4
 8006d90:	080073bd 	.word	0x080073bd
 8006d94:	20000f34 	.word	0x20000f34
 8006d98:	20000f30 	.word	0x20000f30
 8006d9c:	20000f1c 	.word	0x20000f1c
 8006da0:	20000f14 	.word	0x20000f14

08006da4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006da4:	b480      	push	{r7}
 8006da6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006da8:	4b04      	ldr	r3, [pc, #16]	; (8006dbc <vTaskSuspendAll+0x18>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	3301      	adds	r3, #1
 8006dae:	4a03      	ldr	r2, [pc, #12]	; (8006dbc <vTaskSuspendAll+0x18>)
 8006db0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006db2:	bf00      	nop
 8006db4:	46bd      	mov	sp, r7
 8006db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dba:	4770      	bx	lr
 8006dbc:	20000f38 	.word	0x20000f38

08006dc0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b084      	sub	sp, #16
 8006dc4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006dce:	4b42      	ldr	r3, [pc, #264]	; (8006ed8 <xTaskResumeAll+0x118>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d10a      	bne.n	8006dec <xTaskResumeAll+0x2c>
	__asm volatile
 8006dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dda:	f383 8811 	msr	BASEPRI, r3
 8006dde:	f3bf 8f6f 	isb	sy
 8006de2:	f3bf 8f4f 	dsb	sy
 8006de6:	603b      	str	r3, [r7, #0]
}
 8006de8:	bf00      	nop
 8006dea:	e7fe      	b.n	8006dea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006dec:	f001 f91a 	bl	8008024 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006df0:	4b39      	ldr	r3, [pc, #228]	; (8006ed8 <xTaskResumeAll+0x118>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	3b01      	subs	r3, #1
 8006df6:	4a38      	ldr	r2, [pc, #224]	; (8006ed8 <xTaskResumeAll+0x118>)
 8006df8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006dfa:	4b37      	ldr	r3, [pc, #220]	; (8006ed8 <xTaskResumeAll+0x118>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d162      	bne.n	8006ec8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006e02:	4b36      	ldr	r3, [pc, #216]	; (8006edc <xTaskResumeAll+0x11c>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d05e      	beq.n	8006ec8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e0a:	e02f      	b.n	8006e6c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e0c:	4b34      	ldr	r3, [pc, #208]	; (8006ee0 <xTaskResumeAll+0x120>)
 8006e0e:	68db      	ldr	r3, [r3, #12]
 8006e10:	68db      	ldr	r3, [r3, #12]
 8006e12:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	3318      	adds	r3, #24
 8006e18:	4618      	mov	r0, r3
 8006e1a:	f7ff f871 	bl	8005f00 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	3304      	adds	r3, #4
 8006e22:	4618      	mov	r0, r3
 8006e24:	f7ff f86c 	bl	8005f00 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e2c:	4b2d      	ldr	r3, [pc, #180]	; (8006ee4 <xTaskResumeAll+0x124>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	429a      	cmp	r2, r3
 8006e32:	d903      	bls.n	8006e3c <xTaskResumeAll+0x7c>
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e38:	4a2a      	ldr	r2, [pc, #168]	; (8006ee4 <xTaskResumeAll+0x124>)
 8006e3a:	6013      	str	r3, [r2, #0]
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e40:	4613      	mov	r3, r2
 8006e42:	009b      	lsls	r3, r3, #2
 8006e44:	4413      	add	r3, r2
 8006e46:	009b      	lsls	r3, r3, #2
 8006e48:	4a27      	ldr	r2, [pc, #156]	; (8006ee8 <xTaskResumeAll+0x128>)
 8006e4a:	441a      	add	r2, r3
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	3304      	adds	r3, #4
 8006e50:	4619      	mov	r1, r3
 8006e52:	4610      	mov	r0, r2
 8006e54:	f7fe fff7 	bl	8005e46 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e5c:	4b23      	ldr	r3, [pc, #140]	; (8006eec <xTaskResumeAll+0x12c>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e62:	429a      	cmp	r2, r3
 8006e64:	d302      	bcc.n	8006e6c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006e66:	4b22      	ldr	r3, [pc, #136]	; (8006ef0 <xTaskResumeAll+0x130>)
 8006e68:	2201      	movs	r2, #1
 8006e6a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e6c:	4b1c      	ldr	r3, [pc, #112]	; (8006ee0 <xTaskResumeAll+0x120>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d1cb      	bne.n	8006e0c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d001      	beq.n	8006e7e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006e7a:	f000 fb55 	bl	8007528 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006e7e:	4b1d      	ldr	r3, [pc, #116]	; (8006ef4 <xTaskResumeAll+0x134>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d010      	beq.n	8006eac <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006e8a:	f000 f847 	bl	8006f1c <xTaskIncrementTick>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d002      	beq.n	8006e9a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006e94:	4b16      	ldr	r3, [pc, #88]	; (8006ef0 <xTaskResumeAll+0x130>)
 8006e96:	2201      	movs	r2, #1
 8006e98:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	3b01      	subs	r3, #1
 8006e9e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d1f1      	bne.n	8006e8a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006ea6:	4b13      	ldr	r3, [pc, #76]	; (8006ef4 <xTaskResumeAll+0x134>)
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006eac:	4b10      	ldr	r3, [pc, #64]	; (8006ef0 <xTaskResumeAll+0x130>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d009      	beq.n	8006ec8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006eb8:	4b0f      	ldr	r3, [pc, #60]	; (8006ef8 <xTaskResumeAll+0x138>)
 8006eba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ebe:	601a      	str	r2, [r3, #0]
 8006ec0:	f3bf 8f4f 	dsb	sy
 8006ec4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006ec8:	f001 f8dc 	bl	8008084 <vPortExitCritical>

	return xAlreadyYielded;
 8006ecc:	68bb      	ldr	r3, [r7, #8]
}
 8006ece:	4618      	mov	r0, r3
 8006ed0:	3710      	adds	r7, #16
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	bd80      	pop	{r7, pc}
 8006ed6:	bf00      	nop
 8006ed8:	20000f38 	.word	0x20000f38
 8006edc:	20000f10 	.word	0x20000f10
 8006ee0:	20000ed0 	.word	0x20000ed0
 8006ee4:	20000f18 	.word	0x20000f18
 8006ee8:	20000a40 	.word	0x20000a40
 8006eec:	20000a3c 	.word	0x20000a3c
 8006ef0:	20000f24 	.word	0x20000f24
 8006ef4:	20000f20 	.word	0x20000f20
 8006ef8:	e000ed04 	.word	0xe000ed04

08006efc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006efc:	b480      	push	{r7}
 8006efe:	b083      	sub	sp, #12
 8006f00:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006f02:	4b05      	ldr	r3, [pc, #20]	; (8006f18 <xTaskGetTickCount+0x1c>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006f08:	687b      	ldr	r3, [r7, #4]
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	370c      	adds	r7, #12
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f14:	4770      	bx	lr
 8006f16:	bf00      	nop
 8006f18:	20000f14 	.word	0x20000f14

08006f1c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b086      	sub	sp, #24
 8006f20:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006f22:	2300      	movs	r3, #0
 8006f24:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f26:	4b4f      	ldr	r3, [pc, #316]	; (8007064 <xTaskIncrementTick+0x148>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	f040 808f 	bne.w	800704e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006f30:	4b4d      	ldr	r3, [pc, #308]	; (8007068 <xTaskIncrementTick+0x14c>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	3301      	adds	r3, #1
 8006f36:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006f38:	4a4b      	ldr	r2, [pc, #300]	; (8007068 <xTaskIncrementTick+0x14c>)
 8006f3a:	693b      	ldr	r3, [r7, #16]
 8006f3c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d120      	bne.n	8006f86 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006f44:	4b49      	ldr	r3, [pc, #292]	; (800706c <xTaskIncrementTick+0x150>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d00a      	beq.n	8006f64 <xTaskIncrementTick+0x48>
	__asm volatile
 8006f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f52:	f383 8811 	msr	BASEPRI, r3
 8006f56:	f3bf 8f6f 	isb	sy
 8006f5a:	f3bf 8f4f 	dsb	sy
 8006f5e:	603b      	str	r3, [r7, #0]
}
 8006f60:	bf00      	nop
 8006f62:	e7fe      	b.n	8006f62 <xTaskIncrementTick+0x46>
 8006f64:	4b41      	ldr	r3, [pc, #260]	; (800706c <xTaskIncrementTick+0x150>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	60fb      	str	r3, [r7, #12]
 8006f6a:	4b41      	ldr	r3, [pc, #260]	; (8007070 <xTaskIncrementTick+0x154>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a3f      	ldr	r2, [pc, #252]	; (800706c <xTaskIncrementTick+0x150>)
 8006f70:	6013      	str	r3, [r2, #0]
 8006f72:	4a3f      	ldr	r2, [pc, #252]	; (8007070 <xTaskIncrementTick+0x154>)
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	6013      	str	r3, [r2, #0]
 8006f78:	4b3e      	ldr	r3, [pc, #248]	; (8007074 <xTaskIncrementTick+0x158>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	3301      	adds	r3, #1
 8006f7e:	4a3d      	ldr	r2, [pc, #244]	; (8007074 <xTaskIncrementTick+0x158>)
 8006f80:	6013      	str	r3, [r2, #0]
 8006f82:	f000 fad1 	bl	8007528 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006f86:	4b3c      	ldr	r3, [pc, #240]	; (8007078 <xTaskIncrementTick+0x15c>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	693a      	ldr	r2, [r7, #16]
 8006f8c:	429a      	cmp	r2, r3
 8006f8e:	d349      	bcc.n	8007024 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f90:	4b36      	ldr	r3, [pc, #216]	; (800706c <xTaskIncrementTick+0x150>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d104      	bne.n	8006fa4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f9a:	4b37      	ldr	r3, [pc, #220]	; (8007078 <xTaskIncrementTick+0x15c>)
 8006f9c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006fa0:	601a      	str	r2, [r3, #0]
					break;
 8006fa2:	e03f      	b.n	8007024 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006fa4:	4b31      	ldr	r3, [pc, #196]	; (800706c <xTaskIncrementTick+0x150>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	68db      	ldr	r3, [r3, #12]
 8006faa:	68db      	ldr	r3, [r3, #12]
 8006fac:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	685b      	ldr	r3, [r3, #4]
 8006fb2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006fb4:	693a      	ldr	r2, [r7, #16]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d203      	bcs.n	8006fc4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006fbc:	4a2e      	ldr	r2, [pc, #184]	; (8007078 <xTaskIncrementTick+0x15c>)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006fc2:	e02f      	b.n	8007024 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	3304      	adds	r3, #4
 8006fc8:	4618      	mov	r0, r3
 8006fca:	f7fe ff99 	bl	8005f00 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d004      	beq.n	8006fe0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	3318      	adds	r3, #24
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f7fe ff90 	bl	8005f00 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fe4:	4b25      	ldr	r3, [pc, #148]	; (800707c <xTaskIncrementTick+0x160>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	429a      	cmp	r2, r3
 8006fea:	d903      	bls.n	8006ff4 <xTaskIncrementTick+0xd8>
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ff0:	4a22      	ldr	r2, [pc, #136]	; (800707c <xTaskIncrementTick+0x160>)
 8006ff2:	6013      	str	r3, [r2, #0]
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ff8:	4613      	mov	r3, r2
 8006ffa:	009b      	lsls	r3, r3, #2
 8006ffc:	4413      	add	r3, r2
 8006ffe:	009b      	lsls	r3, r3, #2
 8007000:	4a1f      	ldr	r2, [pc, #124]	; (8007080 <xTaskIncrementTick+0x164>)
 8007002:	441a      	add	r2, r3
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	3304      	adds	r3, #4
 8007008:	4619      	mov	r1, r3
 800700a:	4610      	mov	r0, r2
 800700c:	f7fe ff1b 	bl	8005e46 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007014:	4b1b      	ldr	r3, [pc, #108]	; (8007084 <xTaskIncrementTick+0x168>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800701a:	429a      	cmp	r2, r3
 800701c:	d3b8      	bcc.n	8006f90 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800701e:	2301      	movs	r3, #1
 8007020:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007022:	e7b5      	b.n	8006f90 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007024:	4b17      	ldr	r3, [pc, #92]	; (8007084 <xTaskIncrementTick+0x168>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800702a:	4915      	ldr	r1, [pc, #84]	; (8007080 <xTaskIncrementTick+0x164>)
 800702c:	4613      	mov	r3, r2
 800702e:	009b      	lsls	r3, r3, #2
 8007030:	4413      	add	r3, r2
 8007032:	009b      	lsls	r3, r3, #2
 8007034:	440b      	add	r3, r1
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	2b01      	cmp	r3, #1
 800703a:	d901      	bls.n	8007040 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800703c:	2301      	movs	r3, #1
 800703e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007040:	4b11      	ldr	r3, [pc, #68]	; (8007088 <xTaskIncrementTick+0x16c>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d007      	beq.n	8007058 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007048:	2301      	movs	r3, #1
 800704a:	617b      	str	r3, [r7, #20]
 800704c:	e004      	b.n	8007058 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800704e:	4b0f      	ldr	r3, [pc, #60]	; (800708c <xTaskIncrementTick+0x170>)
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	3301      	adds	r3, #1
 8007054:	4a0d      	ldr	r2, [pc, #52]	; (800708c <xTaskIncrementTick+0x170>)
 8007056:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007058:	697b      	ldr	r3, [r7, #20]
}
 800705a:	4618      	mov	r0, r3
 800705c:	3718      	adds	r7, #24
 800705e:	46bd      	mov	sp, r7
 8007060:	bd80      	pop	{r7, pc}
 8007062:	bf00      	nop
 8007064:	20000f38 	.word	0x20000f38
 8007068:	20000f14 	.word	0x20000f14
 800706c:	20000ec8 	.word	0x20000ec8
 8007070:	20000ecc 	.word	0x20000ecc
 8007074:	20000f28 	.word	0x20000f28
 8007078:	20000f30 	.word	0x20000f30
 800707c:	20000f18 	.word	0x20000f18
 8007080:	20000a40 	.word	0x20000a40
 8007084:	20000a3c 	.word	0x20000a3c
 8007088:	20000f24 	.word	0x20000f24
 800708c:	20000f20 	.word	0x20000f20

08007090 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007090:	b480      	push	{r7}
 8007092:	b085      	sub	sp, #20
 8007094:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007096:	4b28      	ldr	r3, [pc, #160]	; (8007138 <vTaskSwitchContext+0xa8>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d003      	beq.n	80070a6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800709e:	4b27      	ldr	r3, [pc, #156]	; (800713c <vTaskSwitchContext+0xac>)
 80070a0:	2201      	movs	r2, #1
 80070a2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80070a4:	e041      	b.n	800712a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80070a6:	4b25      	ldr	r3, [pc, #148]	; (800713c <vTaskSwitchContext+0xac>)
 80070a8:	2200      	movs	r2, #0
 80070aa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070ac:	4b24      	ldr	r3, [pc, #144]	; (8007140 <vTaskSwitchContext+0xb0>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	60fb      	str	r3, [r7, #12]
 80070b2:	e010      	b.n	80070d6 <vTaskSwitchContext+0x46>
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d10a      	bne.n	80070d0 <vTaskSwitchContext+0x40>
	__asm volatile
 80070ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070be:	f383 8811 	msr	BASEPRI, r3
 80070c2:	f3bf 8f6f 	isb	sy
 80070c6:	f3bf 8f4f 	dsb	sy
 80070ca:	607b      	str	r3, [r7, #4]
}
 80070cc:	bf00      	nop
 80070ce:	e7fe      	b.n	80070ce <vTaskSwitchContext+0x3e>
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	3b01      	subs	r3, #1
 80070d4:	60fb      	str	r3, [r7, #12]
 80070d6:	491b      	ldr	r1, [pc, #108]	; (8007144 <vTaskSwitchContext+0xb4>)
 80070d8:	68fa      	ldr	r2, [r7, #12]
 80070da:	4613      	mov	r3, r2
 80070dc:	009b      	lsls	r3, r3, #2
 80070de:	4413      	add	r3, r2
 80070e0:	009b      	lsls	r3, r3, #2
 80070e2:	440b      	add	r3, r1
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d0e4      	beq.n	80070b4 <vTaskSwitchContext+0x24>
 80070ea:	68fa      	ldr	r2, [r7, #12]
 80070ec:	4613      	mov	r3, r2
 80070ee:	009b      	lsls	r3, r3, #2
 80070f0:	4413      	add	r3, r2
 80070f2:	009b      	lsls	r3, r3, #2
 80070f4:	4a13      	ldr	r2, [pc, #76]	; (8007144 <vTaskSwitchContext+0xb4>)
 80070f6:	4413      	add	r3, r2
 80070f8:	60bb      	str	r3, [r7, #8]
 80070fa:	68bb      	ldr	r3, [r7, #8]
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	685a      	ldr	r2, [r3, #4]
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	605a      	str	r2, [r3, #4]
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	685a      	ldr	r2, [r3, #4]
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	3308      	adds	r3, #8
 800710c:	429a      	cmp	r2, r3
 800710e:	d104      	bne.n	800711a <vTaskSwitchContext+0x8a>
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	685a      	ldr	r2, [r3, #4]
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	605a      	str	r2, [r3, #4]
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	685b      	ldr	r3, [r3, #4]
 800711e:	68db      	ldr	r3, [r3, #12]
 8007120:	4a09      	ldr	r2, [pc, #36]	; (8007148 <vTaskSwitchContext+0xb8>)
 8007122:	6013      	str	r3, [r2, #0]
 8007124:	4a06      	ldr	r2, [pc, #24]	; (8007140 <vTaskSwitchContext+0xb0>)
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	6013      	str	r3, [r2, #0]
}
 800712a:	bf00      	nop
 800712c:	3714      	adds	r7, #20
 800712e:	46bd      	mov	sp, r7
 8007130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007134:	4770      	bx	lr
 8007136:	bf00      	nop
 8007138:	20000f38 	.word	0x20000f38
 800713c:	20000f24 	.word	0x20000f24
 8007140:	20000f18 	.word	0x20000f18
 8007144:	20000a40 	.word	0x20000a40
 8007148:	20000a3c 	.word	0x20000a3c

0800714c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b084      	sub	sp, #16
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
 8007154:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d10a      	bne.n	8007172 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800715c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007160:	f383 8811 	msr	BASEPRI, r3
 8007164:	f3bf 8f6f 	isb	sy
 8007168:	f3bf 8f4f 	dsb	sy
 800716c:	60fb      	str	r3, [r7, #12]
}
 800716e:	bf00      	nop
 8007170:	e7fe      	b.n	8007170 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007172:	4b07      	ldr	r3, [pc, #28]	; (8007190 <vTaskPlaceOnEventList+0x44>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	3318      	adds	r3, #24
 8007178:	4619      	mov	r1, r3
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f7fe fe87 	bl	8005e8e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007180:	2101      	movs	r1, #1
 8007182:	6838      	ldr	r0, [r7, #0]
 8007184:	f000 fa7c 	bl	8007680 <prvAddCurrentTaskToDelayedList>
}
 8007188:	bf00      	nop
 800718a:	3710      	adds	r7, #16
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}
 8007190:	20000a3c 	.word	0x20000a3c

08007194 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007194:	b580      	push	{r7, lr}
 8007196:	b086      	sub	sp, #24
 8007198:	af00      	add	r7, sp, #0
 800719a:	60f8      	str	r0, [r7, #12]
 800719c:	60b9      	str	r1, [r7, #8]
 800719e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d10a      	bne.n	80071bc <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80071a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071aa:	f383 8811 	msr	BASEPRI, r3
 80071ae:	f3bf 8f6f 	isb	sy
 80071b2:	f3bf 8f4f 	dsb	sy
 80071b6:	617b      	str	r3, [r7, #20]
}
 80071b8:	bf00      	nop
 80071ba:	e7fe      	b.n	80071ba <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80071bc:	4b0a      	ldr	r3, [pc, #40]	; (80071e8 <vTaskPlaceOnEventListRestricted+0x54>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	3318      	adds	r3, #24
 80071c2:	4619      	mov	r1, r3
 80071c4:	68f8      	ldr	r0, [r7, #12]
 80071c6:	f7fe fe3e 	bl	8005e46 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d002      	beq.n	80071d6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80071d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80071d4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80071d6:	6879      	ldr	r1, [r7, #4]
 80071d8:	68b8      	ldr	r0, [r7, #8]
 80071da:	f000 fa51 	bl	8007680 <prvAddCurrentTaskToDelayedList>
	}
 80071de:	bf00      	nop
 80071e0:	3718      	adds	r7, #24
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}
 80071e6:	bf00      	nop
 80071e8:	20000a3c 	.word	0x20000a3c

080071ec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b086      	sub	sp, #24
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	68db      	ldr	r3, [r3, #12]
 80071f8:	68db      	ldr	r3, [r3, #12]
 80071fa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80071fc:	693b      	ldr	r3, [r7, #16]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d10a      	bne.n	8007218 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007206:	f383 8811 	msr	BASEPRI, r3
 800720a:	f3bf 8f6f 	isb	sy
 800720e:	f3bf 8f4f 	dsb	sy
 8007212:	60fb      	str	r3, [r7, #12]
}
 8007214:	bf00      	nop
 8007216:	e7fe      	b.n	8007216 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007218:	693b      	ldr	r3, [r7, #16]
 800721a:	3318      	adds	r3, #24
 800721c:	4618      	mov	r0, r3
 800721e:	f7fe fe6f 	bl	8005f00 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007222:	4b1e      	ldr	r3, [pc, #120]	; (800729c <xTaskRemoveFromEventList+0xb0>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d11d      	bne.n	8007266 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800722a:	693b      	ldr	r3, [r7, #16]
 800722c:	3304      	adds	r3, #4
 800722e:	4618      	mov	r0, r3
 8007230:	f7fe fe66 	bl	8005f00 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007238:	4b19      	ldr	r3, [pc, #100]	; (80072a0 <xTaskRemoveFromEventList+0xb4>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	429a      	cmp	r2, r3
 800723e:	d903      	bls.n	8007248 <xTaskRemoveFromEventList+0x5c>
 8007240:	693b      	ldr	r3, [r7, #16]
 8007242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007244:	4a16      	ldr	r2, [pc, #88]	; (80072a0 <xTaskRemoveFromEventList+0xb4>)
 8007246:	6013      	str	r3, [r2, #0]
 8007248:	693b      	ldr	r3, [r7, #16]
 800724a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800724c:	4613      	mov	r3, r2
 800724e:	009b      	lsls	r3, r3, #2
 8007250:	4413      	add	r3, r2
 8007252:	009b      	lsls	r3, r3, #2
 8007254:	4a13      	ldr	r2, [pc, #76]	; (80072a4 <xTaskRemoveFromEventList+0xb8>)
 8007256:	441a      	add	r2, r3
 8007258:	693b      	ldr	r3, [r7, #16]
 800725a:	3304      	adds	r3, #4
 800725c:	4619      	mov	r1, r3
 800725e:	4610      	mov	r0, r2
 8007260:	f7fe fdf1 	bl	8005e46 <vListInsertEnd>
 8007264:	e005      	b.n	8007272 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007266:	693b      	ldr	r3, [r7, #16]
 8007268:	3318      	adds	r3, #24
 800726a:	4619      	mov	r1, r3
 800726c:	480e      	ldr	r0, [pc, #56]	; (80072a8 <xTaskRemoveFromEventList+0xbc>)
 800726e:	f7fe fdea 	bl	8005e46 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007276:	4b0d      	ldr	r3, [pc, #52]	; (80072ac <xTaskRemoveFromEventList+0xc0>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800727c:	429a      	cmp	r2, r3
 800727e:	d905      	bls.n	800728c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007280:	2301      	movs	r3, #1
 8007282:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007284:	4b0a      	ldr	r3, [pc, #40]	; (80072b0 <xTaskRemoveFromEventList+0xc4>)
 8007286:	2201      	movs	r2, #1
 8007288:	601a      	str	r2, [r3, #0]
 800728a:	e001      	b.n	8007290 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800728c:	2300      	movs	r3, #0
 800728e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007290:	697b      	ldr	r3, [r7, #20]
}
 8007292:	4618      	mov	r0, r3
 8007294:	3718      	adds	r7, #24
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}
 800729a:	bf00      	nop
 800729c:	20000f38 	.word	0x20000f38
 80072a0:	20000f18 	.word	0x20000f18
 80072a4:	20000a40 	.word	0x20000a40
 80072a8:	20000ed0 	.word	0x20000ed0
 80072ac:	20000a3c 	.word	0x20000a3c
 80072b0:	20000f24 	.word	0x20000f24

080072b4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80072b4:	b480      	push	{r7}
 80072b6:	b083      	sub	sp, #12
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80072bc:	4b06      	ldr	r3, [pc, #24]	; (80072d8 <vTaskInternalSetTimeOutState+0x24>)
 80072be:	681a      	ldr	r2, [r3, #0]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80072c4:	4b05      	ldr	r3, [pc, #20]	; (80072dc <vTaskInternalSetTimeOutState+0x28>)
 80072c6:	681a      	ldr	r2, [r3, #0]
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	605a      	str	r2, [r3, #4]
}
 80072cc:	bf00      	nop
 80072ce:	370c      	adds	r7, #12
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr
 80072d8:	20000f28 	.word	0x20000f28
 80072dc:	20000f14 	.word	0x20000f14

080072e0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b088      	sub	sp, #32
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
 80072e8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d10a      	bne.n	8007306 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80072f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072f4:	f383 8811 	msr	BASEPRI, r3
 80072f8:	f3bf 8f6f 	isb	sy
 80072fc:	f3bf 8f4f 	dsb	sy
 8007300:	613b      	str	r3, [r7, #16]
}
 8007302:	bf00      	nop
 8007304:	e7fe      	b.n	8007304 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d10a      	bne.n	8007322 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800730c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007310:	f383 8811 	msr	BASEPRI, r3
 8007314:	f3bf 8f6f 	isb	sy
 8007318:	f3bf 8f4f 	dsb	sy
 800731c:	60fb      	str	r3, [r7, #12]
}
 800731e:	bf00      	nop
 8007320:	e7fe      	b.n	8007320 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007322:	f000 fe7f 	bl	8008024 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007326:	4b1d      	ldr	r3, [pc, #116]	; (800739c <xTaskCheckForTimeOut+0xbc>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	685b      	ldr	r3, [r3, #4]
 8007330:	69ba      	ldr	r2, [r7, #24]
 8007332:	1ad3      	subs	r3, r2, r3
 8007334:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800733e:	d102      	bne.n	8007346 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007340:	2300      	movs	r3, #0
 8007342:	61fb      	str	r3, [r7, #28]
 8007344:	e023      	b.n	800738e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681a      	ldr	r2, [r3, #0]
 800734a:	4b15      	ldr	r3, [pc, #84]	; (80073a0 <xTaskCheckForTimeOut+0xc0>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	429a      	cmp	r2, r3
 8007350:	d007      	beq.n	8007362 <xTaskCheckForTimeOut+0x82>
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	685b      	ldr	r3, [r3, #4]
 8007356:	69ba      	ldr	r2, [r7, #24]
 8007358:	429a      	cmp	r2, r3
 800735a:	d302      	bcc.n	8007362 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800735c:	2301      	movs	r3, #1
 800735e:	61fb      	str	r3, [r7, #28]
 8007360:	e015      	b.n	800738e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	697a      	ldr	r2, [r7, #20]
 8007368:	429a      	cmp	r2, r3
 800736a:	d20b      	bcs.n	8007384 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	681a      	ldr	r2, [r3, #0]
 8007370:	697b      	ldr	r3, [r7, #20]
 8007372:	1ad2      	subs	r2, r2, r3
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f7ff ff9b 	bl	80072b4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800737e:	2300      	movs	r3, #0
 8007380:	61fb      	str	r3, [r7, #28]
 8007382:	e004      	b.n	800738e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	2200      	movs	r2, #0
 8007388:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800738a:	2301      	movs	r3, #1
 800738c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800738e:	f000 fe79 	bl	8008084 <vPortExitCritical>

	return xReturn;
 8007392:	69fb      	ldr	r3, [r7, #28]
}
 8007394:	4618      	mov	r0, r3
 8007396:	3720      	adds	r7, #32
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}
 800739c:	20000f14 	.word	0x20000f14
 80073a0:	20000f28 	.word	0x20000f28

080073a4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80073a4:	b480      	push	{r7}
 80073a6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80073a8:	4b03      	ldr	r3, [pc, #12]	; (80073b8 <vTaskMissedYield+0x14>)
 80073aa:	2201      	movs	r2, #1
 80073ac:	601a      	str	r2, [r3, #0]
}
 80073ae:	bf00      	nop
 80073b0:	46bd      	mov	sp, r7
 80073b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b6:	4770      	bx	lr
 80073b8:	20000f24 	.word	0x20000f24

080073bc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b082      	sub	sp, #8
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80073c4:	f000 f852 	bl	800746c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80073c8:	4b06      	ldr	r3, [pc, #24]	; (80073e4 <prvIdleTask+0x28>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	d9f9      	bls.n	80073c4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80073d0:	4b05      	ldr	r3, [pc, #20]	; (80073e8 <prvIdleTask+0x2c>)
 80073d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073d6:	601a      	str	r2, [r3, #0]
 80073d8:	f3bf 8f4f 	dsb	sy
 80073dc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80073e0:	e7f0      	b.n	80073c4 <prvIdleTask+0x8>
 80073e2:	bf00      	nop
 80073e4:	20000a40 	.word	0x20000a40
 80073e8:	e000ed04 	.word	0xe000ed04

080073ec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b082      	sub	sp, #8
 80073f0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80073f2:	2300      	movs	r3, #0
 80073f4:	607b      	str	r3, [r7, #4]
 80073f6:	e00c      	b.n	8007412 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80073f8:	687a      	ldr	r2, [r7, #4]
 80073fa:	4613      	mov	r3, r2
 80073fc:	009b      	lsls	r3, r3, #2
 80073fe:	4413      	add	r3, r2
 8007400:	009b      	lsls	r3, r3, #2
 8007402:	4a12      	ldr	r2, [pc, #72]	; (800744c <prvInitialiseTaskLists+0x60>)
 8007404:	4413      	add	r3, r2
 8007406:	4618      	mov	r0, r3
 8007408:	f7fe fcf0 	bl	8005dec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	3301      	adds	r3, #1
 8007410:	607b      	str	r3, [r7, #4]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2b37      	cmp	r3, #55	; 0x37
 8007416:	d9ef      	bls.n	80073f8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007418:	480d      	ldr	r0, [pc, #52]	; (8007450 <prvInitialiseTaskLists+0x64>)
 800741a:	f7fe fce7 	bl	8005dec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800741e:	480d      	ldr	r0, [pc, #52]	; (8007454 <prvInitialiseTaskLists+0x68>)
 8007420:	f7fe fce4 	bl	8005dec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007424:	480c      	ldr	r0, [pc, #48]	; (8007458 <prvInitialiseTaskLists+0x6c>)
 8007426:	f7fe fce1 	bl	8005dec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800742a:	480c      	ldr	r0, [pc, #48]	; (800745c <prvInitialiseTaskLists+0x70>)
 800742c:	f7fe fcde 	bl	8005dec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007430:	480b      	ldr	r0, [pc, #44]	; (8007460 <prvInitialiseTaskLists+0x74>)
 8007432:	f7fe fcdb 	bl	8005dec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007436:	4b0b      	ldr	r3, [pc, #44]	; (8007464 <prvInitialiseTaskLists+0x78>)
 8007438:	4a05      	ldr	r2, [pc, #20]	; (8007450 <prvInitialiseTaskLists+0x64>)
 800743a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800743c:	4b0a      	ldr	r3, [pc, #40]	; (8007468 <prvInitialiseTaskLists+0x7c>)
 800743e:	4a05      	ldr	r2, [pc, #20]	; (8007454 <prvInitialiseTaskLists+0x68>)
 8007440:	601a      	str	r2, [r3, #0]
}
 8007442:	bf00      	nop
 8007444:	3708      	adds	r7, #8
 8007446:	46bd      	mov	sp, r7
 8007448:	bd80      	pop	{r7, pc}
 800744a:	bf00      	nop
 800744c:	20000a40 	.word	0x20000a40
 8007450:	20000ea0 	.word	0x20000ea0
 8007454:	20000eb4 	.word	0x20000eb4
 8007458:	20000ed0 	.word	0x20000ed0
 800745c:	20000ee4 	.word	0x20000ee4
 8007460:	20000efc 	.word	0x20000efc
 8007464:	20000ec8 	.word	0x20000ec8
 8007468:	20000ecc 	.word	0x20000ecc

0800746c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b082      	sub	sp, #8
 8007470:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007472:	e019      	b.n	80074a8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007474:	f000 fdd6 	bl	8008024 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007478:	4b10      	ldr	r3, [pc, #64]	; (80074bc <prvCheckTasksWaitingTermination+0x50>)
 800747a:	68db      	ldr	r3, [r3, #12]
 800747c:	68db      	ldr	r3, [r3, #12]
 800747e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	3304      	adds	r3, #4
 8007484:	4618      	mov	r0, r3
 8007486:	f7fe fd3b 	bl	8005f00 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800748a:	4b0d      	ldr	r3, [pc, #52]	; (80074c0 <prvCheckTasksWaitingTermination+0x54>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	3b01      	subs	r3, #1
 8007490:	4a0b      	ldr	r2, [pc, #44]	; (80074c0 <prvCheckTasksWaitingTermination+0x54>)
 8007492:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007494:	4b0b      	ldr	r3, [pc, #44]	; (80074c4 <prvCheckTasksWaitingTermination+0x58>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	3b01      	subs	r3, #1
 800749a:	4a0a      	ldr	r2, [pc, #40]	; (80074c4 <prvCheckTasksWaitingTermination+0x58>)
 800749c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800749e:	f000 fdf1 	bl	8008084 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f000 f810 	bl	80074c8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80074a8:	4b06      	ldr	r3, [pc, #24]	; (80074c4 <prvCheckTasksWaitingTermination+0x58>)
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d1e1      	bne.n	8007474 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80074b0:	bf00      	nop
 80074b2:	bf00      	nop
 80074b4:	3708      	adds	r7, #8
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}
 80074ba:	bf00      	nop
 80074bc:	20000ee4 	.word	0x20000ee4
 80074c0:	20000f10 	.word	0x20000f10
 80074c4:	20000ef8 	.word	0x20000ef8

080074c8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b084      	sub	sp, #16
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d108      	bne.n	80074ec <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074de:	4618      	mov	r0, r3
 80074e0:	f000 ff8e 	bl	8008400 <vPortFree>
				vPortFree( pxTCB );
 80074e4:	6878      	ldr	r0, [r7, #4]
 80074e6:	f000 ff8b 	bl	8008400 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80074ea:	e018      	b.n	800751e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80074f2:	2b01      	cmp	r3, #1
 80074f4:	d103      	bne.n	80074fe <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	f000 ff82 	bl	8008400 <vPortFree>
	}
 80074fc:	e00f      	b.n	800751e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007504:	2b02      	cmp	r3, #2
 8007506:	d00a      	beq.n	800751e <prvDeleteTCB+0x56>
	__asm volatile
 8007508:	f04f 0350 	mov.w	r3, #80	; 0x50
 800750c:	f383 8811 	msr	BASEPRI, r3
 8007510:	f3bf 8f6f 	isb	sy
 8007514:	f3bf 8f4f 	dsb	sy
 8007518:	60fb      	str	r3, [r7, #12]
}
 800751a:	bf00      	nop
 800751c:	e7fe      	b.n	800751c <prvDeleteTCB+0x54>
	}
 800751e:	bf00      	nop
 8007520:	3710      	adds	r7, #16
 8007522:	46bd      	mov	sp, r7
 8007524:	bd80      	pop	{r7, pc}
	...

08007528 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007528:	b480      	push	{r7}
 800752a:	b083      	sub	sp, #12
 800752c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800752e:	4b0c      	ldr	r3, [pc, #48]	; (8007560 <prvResetNextTaskUnblockTime+0x38>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d104      	bne.n	8007542 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007538:	4b0a      	ldr	r3, [pc, #40]	; (8007564 <prvResetNextTaskUnblockTime+0x3c>)
 800753a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800753e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007540:	e008      	b.n	8007554 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007542:	4b07      	ldr	r3, [pc, #28]	; (8007560 <prvResetNextTaskUnblockTime+0x38>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	68db      	ldr	r3, [r3, #12]
 8007548:	68db      	ldr	r3, [r3, #12]
 800754a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	4a04      	ldr	r2, [pc, #16]	; (8007564 <prvResetNextTaskUnblockTime+0x3c>)
 8007552:	6013      	str	r3, [r2, #0]
}
 8007554:	bf00      	nop
 8007556:	370c      	adds	r7, #12
 8007558:	46bd      	mov	sp, r7
 800755a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755e:	4770      	bx	lr
 8007560:	20000ec8 	.word	0x20000ec8
 8007564:	20000f30 	.word	0x20000f30

08007568 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007568:	b480      	push	{r7}
 800756a:	b083      	sub	sp, #12
 800756c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800756e:	4b0b      	ldr	r3, [pc, #44]	; (800759c <xTaskGetSchedulerState+0x34>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d102      	bne.n	800757c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007576:	2301      	movs	r3, #1
 8007578:	607b      	str	r3, [r7, #4]
 800757a:	e008      	b.n	800758e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800757c:	4b08      	ldr	r3, [pc, #32]	; (80075a0 <xTaskGetSchedulerState+0x38>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d102      	bne.n	800758a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007584:	2302      	movs	r3, #2
 8007586:	607b      	str	r3, [r7, #4]
 8007588:	e001      	b.n	800758e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800758a:	2300      	movs	r3, #0
 800758c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800758e:	687b      	ldr	r3, [r7, #4]
	}
 8007590:	4618      	mov	r0, r3
 8007592:	370c      	adds	r7, #12
 8007594:	46bd      	mov	sp, r7
 8007596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759a:	4770      	bx	lr
 800759c:	20000f1c 	.word	0x20000f1c
 80075a0:	20000f38 	.word	0x20000f38

080075a4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b086      	sub	sp, #24
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80075b0:	2300      	movs	r3, #0
 80075b2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d056      	beq.n	8007668 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80075ba:	4b2e      	ldr	r3, [pc, #184]	; (8007674 <xTaskPriorityDisinherit+0xd0>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	693a      	ldr	r2, [r7, #16]
 80075c0:	429a      	cmp	r2, r3
 80075c2:	d00a      	beq.n	80075da <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80075c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075c8:	f383 8811 	msr	BASEPRI, r3
 80075cc:	f3bf 8f6f 	isb	sy
 80075d0:	f3bf 8f4f 	dsb	sy
 80075d4:	60fb      	str	r3, [r7, #12]
}
 80075d6:	bf00      	nop
 80075d8:	e7fe      	b.n	80075d8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d10a      	bne.n	80075f8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80075e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075e6:	f383 8811 	msr	BASEPRI, r3
 80075ea:	f3bf 8f6f 	isb	sy
 80075ee:	f3bf 8f4f 	dsb	sy
 80075f2:	60bb      	str	r3, [r7, #8]
}
 80075f4:	bf00      	nop
 80075f6:	e7fe      	b.n	80075f6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075fc:	1e5a      	subs	r2, r3, #1
 80075fe:	693b      	ldr	r3, [r7, #16]
 8007600:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007602:	693b      	ldr	r3, [r7, #16]
 8007604:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007606:	693b      	ldr	r3, [r7, #16]
 8007608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800760a:	429a      	cmp	r2, r3
 800760c:	d02c      	beq.n	8007668 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007612:	2b00      	cmp	r3, #0
 8007614:	d128      	bne.n	8007668 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007616:	693b      	ldr	r3, [r7, #16]
 8007618:	3304      	adds	r3, #4
 800761a:	4618      	mov	r0, r3
 800761c:	f7fe fc70 	bl	8005f00 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007624:	693b      	ldr	r3, [r7, #16]
 8007626:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800762c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007638:	4b0f      	ldr	r3, [pc, #60]	; (8007678 <xTaskPriorityDisinherit+0xd4>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	429a      	cmp	r2, r3
 800763e:	d903      	bls.n	8007648 <xTaskPriorityDisinherit+0xa4>
 8007640:	693b      	ldr	r3, [r7, #16]
 8007642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007644:	4a0c      	ldr	r2, [pc, #48]	; (8007678 <xTaskPriorityDisinherit+0xd4>)
 8007646:	6013      	str	r3, [r2, #0]
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800764c:	4613      	mov	r3, r2
 800764e:	009b      	lsls	r3, r3, #2
 8007650:	4413      	add	r3, r2
 8007652:	009b      	lsls	r3, r3, #2
 8007654:	4a09      	ldr	r2, [pc, #36]	; (800767c <xTaskPriorityDisinherit+0xd8>)
 8007656:	441a      	add	r2, r3
 8007658:	693b      	ldr	r3, [r7, #16]
 800765a:	3304      	adds	r3, #4
 800765c:	4619      	mov	r1, r3
 800765e:	4610      	mov	r0, r2
 8007660:	f7fe fbf1 	bl	8005e46 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007664:	2301      	movs	r3, #1
 8007666:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007668:	697b      	ldr	r3, [r7, #20]
	}
 800766a:	4618      	mov	r0, r3
 800766c:	3718      	adds	r7, #24
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}
 8007672:	bf00      	nop
 8007674:	20000a3c 	.word	0x20000a3c
 8007678:	20000f18 	.word	0x20000f18
 800767c:	20000a40 	.word	0x20000a40

08007680 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b084      	sub	sp, #16
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
 8007688:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800768a:	4b21      	ldr	r3, [pc, #132]	; (8007710 <prvAddCurrentTaskToDelayedList+0x90>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007690:	4b20      	ldr	r3, [pc, #128]	; (8007714 <prvAddCurrentTaskToDelayedList+0x94>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	3304      	adds	r3, #4
 8007696:	4618      	mov	r0, r3
 8007698:	f7fe fc32 	bl	8005f00 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80076a2:	d10a      	bne.n	80076ba <prvAddCurrentTaskToDelayedList+0x3a>
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d007      	beq.n	80076ba <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80076aa:	4b1a      	ldr	r3, [pc, #104]	; (8007714 <prvAddCurrentTaskToDelayedList+0x94>)
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	3304      	adds	r3, #4
 80076b0:	4619      	mov	r1, r3
 80076b2:	4819      	ldr	r0, [pc, #100]	; (8007718 <prvAddCurrentTaskToDelayedList+0x98>)
 80076b4:	f7fe fbc7 	bl	8005e46 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80076b8:	e026      	b.n	8007708 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80076ba:	68fa      	ldr	r2, [r7, #12]
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	4413      	add	r3, r2
 80076c0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80076c2:	4b14      	ldr	r3, [pc, #80]	; (8007714 <prvAddCurrentTaskToDelayedList+0x94>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	68ba      	ldr	r2, [r7, #8]
 80076c8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80076ca:	68ba      	ldr	r2, [r7, #8]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d209      	bcs.n	80076e6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80076d2:	4b12      	ldr	r3, [pc, #72]	; (800771c <prvAddCurrentTaskToDelayedList+0x9c>)
 80076d4:	681a      	ldr	r2, [r3, #0]
 80076d6:	4b0f      	ldr	r3, [pc, #60]	; (8007714 <prvAddCurrentTaskToDelayedList+0x94>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	3304      	adds	r3, #4
 80076dc:	4619      	mov	r1, r3
 80076de:	4610      	mov	r0, r2
 80076e0:	f7fe fbd5 	bl	8005e8e <vListInsert>
}
 80076e4:	e010      	b.n	8007708 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80076e6:	4b0e      	ldr	r3, [pc, #56]	; (8007720 <prvAddCurrentTaskToDelayedList+0xa0>)
 80076e8:	681a      	ldr	r2, [r3, #0]
 80076ea:	4b0a      	ldr	r3, [pc, #40]	; (8007714 <prvAddCurrentTaskToDelayedList+0x94>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	3304      	adds	r3, #4
 80076f0:	4619      	mov	r1, r3
 80076f2:	4610      	mov	r0, r2
 80076f4:	f7fe fbcb 	bl	8005e8e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80076f8:	4b0a      	ldr	r3, [pc, #40]	; (8007724 <prvAddCurrentTaskToDelayedList+0xa4>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	68ba      	ldr	r2, [r7, #8]
 80076fe:	429a      	cmp	r2, r3
 8007700:	d202      	bcs.n	8007708 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007702:	4a08      	ldr	r2, [pc, #32]	; (8007724 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	6013      	str	r3, [r2, #0]
}
 8007708:	bf00      	nop
 800770a:	3710      	adds	r7, #16
 800770c:	46bd      	mov	sp, r7
 800770e:	bd80      	pop	{r7, pc}
 8007710:	20000f14 	.word	0x20000f14
 8007714:	20000a3c 	.word	0x20000a3c
 8007718:	20000efc 	.word	0x20000efc
 800771c:	20000ecc 	.word	0x20000ecc
 8007720:	20000ec8 	.word	0x20000ec8
 8007724:	20000f30 	.word	0x20000f30

08007728 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b08a      	sub	sp, #40	; 0x28
 800772c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800772e:	2300      	movs	r3, #0
 8007730:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007732:	f000 fb07 	bl	8007d44 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007736:	4b1c      	ldr	r3, [pc, #112]	; (80077a8 <xTimerCreateTimerTask+0x80>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d021      	beq.n	8007782 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800773e:	2300      	movs	r3, #0
 8007740:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007742:	2300      	movs	r3, #0
 8007744:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007746:	1d3a      	adds	r2, r7, #4
 8007748:	f107 0108 	add.w	r1, r7, #8
 800774c:	f107 030c 	add.w	r3, r7, #12
 8007750:	4618      	mov	r0, r3
 8007752:	f7fe fb31 	bl	8005db8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007756:	6879      	ldr	r1, [r7, #4]
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	68fa      	ldr	r2, [r7, #12]
 800775c:	9202      	str	r2, [sp, #8]
 800775e:	9301      	str	r3, [sp, #4]
 8007760:	2302      	movs	r3, #2
 8007762:	9300      	str	r3, [sp, #0]
 8007764:	2300      	movs	r3, #0
 8007766:	460a      	mov	r2, r1
 8007768:	4910      	ldr	r1, [pc, #64]	; (80077ac <xTimerCreateTimerTask+0x84>)
 800776a:	4811      	ldr	r0, [pc, #68]	; (80077b0 <xTimerCreateTimerTask+0x88>)
 800776c:	f7ff f8de 	bl	800692c <xTaskCreateStatic>
 8007770:	4603      	mov	r3, r0
 8007772:	4a10      	ldr	r2, [pc, #64]	; (80077b4 <xTimerCreateTimerTask+0x8c>)
 8007774:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007776:	4b0f      	ldr	r3, [pc, #60]	; (80077b4 <xTimerCreateTimerTask+0x8c>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d001      	beq.n	8007782 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800777e:	2301      	movs	r3, #1
 8007780:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d10a      	bne.n	800779e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800778c:	f383 8811 	msr	BASEPRI, r3
 8007790:	f3bf 8f6f 	isb	sy
 8007794:	f3bf 8f4f 	dsb	sy
 8007798:	613b      	str	r3, [r7, #16]
}
 800779a:	bf00      	nop
 800779c:	e7fe      	b.n	800779c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800779e:	697b      	ldr	r3, [r7, #20]
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	3718      	adds	r7, #24
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}
 80077a8:	20000f6c 	.word	0x20000f6c
 80077ac:	0800b6dc 	.word	0x0800b6dc
 80077b0:	080078ed 	.word	0x080078ed
 80077b4:	20000f70 	.word	0x20000f70

080077b8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b08a      	sub	sp, #40	; 0x28
 80077bc:	af00      	add	r7, sp, #0
 80077be:	60f8      	str	r0, [r7, #12]
 80077c0:	60b9      	str	r1, [r7, #8]
 80077c2:	607a      	str	r2, [r7, #4]
 80077c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80077c6:	2300      	movs	r3, #0
 80077c8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d10a      	bne.n	80077e6 <xTimerGenericCommand+0x2e>
	__asm volatile
 80077d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d4:	f383 8811 	msr	BASEPRI, r3
 80077d8:	f3bf 8f6f 	isb	sy
 80077dc:	f3bf 8f4f 	dsb	sy
 80077e0:	623b      	str	r3, [r7, #32]
}
 80077e2:	bf00      	nop
 80077e4:	e7fe      	b.n	80077e4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80077e6:	4b1a      	ldr	r3, [pc, #104]	; (8007850 <xTimerGenericCommand+0x98>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d02a      	beq.n	8007844 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	2b05      	cmp	r3, #5
 80077fe:	dc18      	bgt.n	8007832 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007800:	f7ff feb2 	bl	8007568 <xTaskGetSchedulerState>
 8007804:	4603      	mov	r3, r0
 8007806:	2b02      	cmp	r3, #2
 8007808:	d109      	bne.n	800781e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800780a:	4b11      	ldr	r3, [pc, #68]	; (8007850 <xTimerGenericCommand+0x98>)
 800780c:	6818      	ldr	r0, [r3, #0]
 800780e:	f107 0110 	add.w	r1, r7, #16
 8007812:	2300      	movs	r3, #0
 8007814:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007816:	f7fe fca1 	bl	800615c <xQueueGenericSend>
 800781a:	6278      	str	r0, [r7, #36]	; 0x24
 800781c:	e012      	b.n	8007844 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800781e:	4b0c      	ldr	r3, [pc, #48]	; (8007850 <xTimerGenericCommand+0x98>)
 8007820:	6818      	ldr	r0, [r3, #0]
 8007822:	f107 0110 	add.w	r1, r7, #16
 8007826:	2300      	movs	r3, #0
 8007828:	2200      	movs	r2, #0
 800782a:	f7fe fc97 	bl	800615c <xQueueGenericSend>
 800782e:	6278      	str	r0, [r7, #36]	; 0x24
 8007830:	e008      	b.n	8007844 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007832:	4b07      	ldr	r3, [pc, #28]	; (8007850 <xTimerGenericCommand+0x98>)
 8007834:	6818      	ldr	r0, [r3, #0]
 8007836:	f107 0110 	add.w	r1, r7, #16
 800783a:	2300      	movs	r3, #0
 800783c:	683a      	ldr	r2, [r7, #0]
 800783e:	f7fe fd8b 	bl	8006358 <xQueueGenericSendFromISR>
 8007842:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007846:	4618      	mov	r0, r3
 8007848:	3728      	adds	r7, #40	; 0x28
 800784a:	46bd      	mov	sp, r7
 800784c:	bd80      	pop	{r7, pc}
 800784e:	bf00      	nop
 8007850:	20000f6c 	.word	0x20000f6c

08007854 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b088      	sub	sp, #32
 8007858:	af02      	add	r7, sp, #8
 800785a:	6078      	str	r0, [r7, #4]
 800785c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800785e:	4b22      	ldr	r3, [pc, #136]	; (80078e8 <prvProcessExpiredTimer+0x94>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	68db      	ldr	r3, [r3, #12]
 8007864:	68db      	ldr	r3, [r3, #12]
 8007866:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	3304      	adds	r3, #4
 800786c:	4618      	mov	r0, r3
 800786e:	f7fe fb47 	bl	8005f00 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007872:	697b      	ldr	r3, [r7, #20]
 8007874:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007878:	f003 0304 	and.w	r3, r3, #4
 800787c:	2b00      	cmp	r3, #0
 800787e:	d022      	beq.n	80078c6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007880:	697b      	ldr	r3, [r7, #20]
 8007882:	699a      	ldr	r2, [r3, #24]
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	18d1      	adds	r1, r2, r3
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	683a      	ldr	r2, [r7, #0]
 800788c:	6978      	ldr	r0, [r7, #20]
 800788e:	f000 f8d1 	bl	8007a34 <prvInsertTimerInActiveList>
 8007892:	4603      	mov	r3, r0
 8007894:	2b00      	cmp	r3, #0
 8007896:	d01f      	beq.n	80078d8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007898:	2300      	movs	r3, #0
 800789a:	9300      	str	r3, [sp, #0]
 800789c:	2300      	movs	r3, #0
 800789e:	687a      	ldr	r2, [r7, #4]
 80078a0:	2100      	movs	r1, #0
 80078a2:	6978      	ldr	r0, [r7, #20]
 80078a4:	f7ff ff88 	bl	80077b8 <xTimerGenericCommand>
 80078a8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80078aa:	693b      	ldr	r3, [r7, #16]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d113      	bne.n	80078d8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80078b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078b4:	f383 8811 	msr	BASEPRI, r3
 80078b8:	f3bf 8f6f 	isb	sy
 80078bc:	f3bf 8f4f 	dsb	sy
 80078c0:	60fb      	str	r3, [r7, #12]
}
 80078c2:	bf00      	nop
 80078c4:	e7fe      	b.n	80078c4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80078c6:	697b      	ldr	r3, [r7, #20]
 80078c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80078cc:	f023 0301 	bic.w	r3, r3, #1
 80078d0:	b2da      	uxtb	r2, r3
 80078d2:	697b      	ldr	r3, [r7, #20]
 80078d4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	6a1b      	ldr	r3, [r3, #32]
 80078dc:	6978      	ldr	r0, [r7, #20]
 80078de:	4798      	blx	r3
}
 80078e0:	bf00      	nop
 80078e2:	3718      	adds	r7, #24
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}
 80078e8:	20000f64 	.word	0x20000f64

080078ec <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b084      	sub	sp, #16
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80078f4:	f107 0308 	add.w	r3, r7, #8
 80078f8:	4618      	mov	r0, r3
 80078fa:	f000 f857 	bl	80079ac <prvGetNextExpireTime>
 80078fe:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	4619      	mov	r1, r3
 8007904:	68f8      	ldr	r0, [r7, #12]
 8007906:	f000 f803 	bl	8007910 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800790a:	f000 f8d5 	bl	8007ab8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800790e:	e7f1      	b.n	80078f4 <prvTimerTask+0x8>

08007910 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b084      	sub	sp, #16
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
 8007918:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800791a:	f7ff fa43 	bl	8006da4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800791e:	f107 0308 	add.w	r3, r7, #8
 8007922:	4618      	mov	r0, r3
 8007924:	f000 f866 	bl	80079f4 <prvSampleTimeNow>
 8007928:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d130      	bne.n	8007992 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d10a      	bne.n	800794c <prvProcessTimerOrBlockTask+0x3c>
 8007936:	687a      	ldr	r2, [r7, #4]
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	429a      	cmp	r2, r3
 800793c:	d806      	bhi.n	800794c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800793e:	f7ff fa3f 	bl	8006dc0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007942:	68f9      	ldr	r1, [r7, #12]
 8007944:	6878      	ldr	r0, [r7, #4]
 8007946:	f7ff ff85 	bl	8007854 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800794a:	e024      	b.n	8007996 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d008      	beq.n	8007964 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007952:	4b13      	ldr	r3, [pc, #76]	; (80079a0 <prvProcessTimerOrBlockTask+0x90>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d101      	bne.n	8007960 <prvProcessTimerOrBlockTask+0x50>
 800795c:	2301      	movs	r3, #1
 800795e:	e000      	b.n	8007962 <prvProcessTimerOrBlockTask+0x52>
 8007960:	2300      	movs	r3, #0
 8007962:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007964:	4b0f      	ldr	r3, [pc, #60]	; (80079a4 <prvProcessTimerOrBlockTask+0x94>)
 8007966:	6818      	ldr	r0, [r3, #0]
 8007968:	687a      	ldr	r2, [r7, #4]
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	1ad3      	subs	r3, r2, r3
 800796e:	683a      	ldr	r2, [r7, #0]
 8007970:	4619      	mov	r1, r3
 8007972:	f7fe ffa7 	bl	80068c4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007976:	f7ff fa23 	bl	8006dc0 <xTaskResumeAll>
 800797a:	4603      	mov	r3, r0
 800797c:	2b00      	cmp	r3, #0
 800797e:	d10a      	bne.n	8007996 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007980:	4b09      	ldr	r3, [pc, #36]	; (80079a8 <prvProcessTimerOrBlockTask+0x98>)
 8007982:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007986:	601a      	str	r2, [r3, #0]
 8007988:	f3bf 8f4f 	dsb	sy
 800798c:	f3bf 8f6f 	isb	sy
}
 8007990:	e001      	b.n	8007996 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007992:	f7ff fa15 	bl	8006dc0 <xTaskResumeAll>
}
 8007996:	bf00      	nop
 8007998:	3710      	adds	r7, #16
 800799a:	46bd      	mov	sp, r7
 800799c:	bd80      	pop	{r7, pc}
 800799e:	bf00      	nop
 80079a0:	20000f68 	.word	0x20000f68
 80079a4:	20000f6c 	.word	0x20000f6c
 80079a8:	e000ed04 	.word	0xe000ed04

080079ac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80079ac:	b480      	push	{r7}
 80079ae:	b085      	sub	sp, #20
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80079b4:	4b0e      	ldr	r3, [pc, #56]	; (80079f0 <prvGetNextExpireTime+0x44>)
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d101      	bne.n	80079c2 <prvGetNextExpireTime+0x16>
 80079be:	2201      	movs	r2, #1
 80079c0:	e000      	b.n	80079c4 <prvGetNextExpireTime+0x18>
 80079c2:	2200      	movs	r2, #0
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d105      	bne.n	80079dc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80079d0:	4b07      	ldr	r3, [pc, #28]	; (80079f0 <prvGetNextExpireTime+0x44>)
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	68db      	ldr	r3, [r3, #12]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	60fb      	str	r3, [r7, #12]
 80079da:	e001      	b.n	80079e0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80079dc:	2300      	movs	r3, #0
 80079de:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80079e0:	68fb      	ldr	r3, [r7, #12]
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	3714      	adds	r7, #20
 80079e6:	46bd      	mov	sp, r7
 80079e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ec:	4770      	bx	lr
 80079ee:	bf00      	nop
 80079f0:	20000f64 	.word	0x20000f64

080079f4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b084      	sub	sp, #16
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80079fc:	f7ff fa7e 	bl	8006efc <xTaskGetTickCount>
 8007a00:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007a02:	4b0b      	ldr	r3, [pc, #44]	; (8007a30 <prvSampleTimeNow+0x3c>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	68fa      	ldr	r2, [r7, #12]
 8007a08:	429a      	cmp	r2, r3
 8007a0a:	d205      	bcs.n	8007a18 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007a0c:	f000 f936 	bl	8007c7c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2201      	movs	r2, #1
 8007a14:	601a      	str	r2, [r3, #0]
 8007a16:	e002      	b.n	8007a1e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007a1e:	4a04      	ldr	r2, [pc, #16]	; (8007a30 <prvSampleTimeNow+0x3c>)
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007a24:	68fb      	ldr	r3, [r7, #12]
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3710      	adds	r7, #16
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}
 8007a2e:	bf00      	nop
 8007a30:	20000f74 	.word	0x20000f74

08007a34 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b086      	sub	sp, #24
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	60f8      	str	r0, [r7, #12]
 8007a3c:	60b9      	str	r1, [r7, #8]
 8007a3e:	607a      	str	r2, [r7, #4]
 8007a40:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007a42:	2300      	movs	r3, #0
 8007a44:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	68ba      	ldr	r2, [r7, #8]
 8007a4a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	68fa      	ldr	r2, [r7, #12]
 8007a50:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007a52:	68ba      	ldr	r2, [r7, #8]
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	429a      	cmp	r2, r3
 8007a58:	d812      	bhi.n	8007a80 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a5a:	687a      	ldr	r2, [r7, #4]
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	1ad2      	subs	r2, r2, r3
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	699b      	ldr	r3, [r3, #24]
 8007a64:	429a      	cmp	r2, r3
 8007a66:	d302      	bcc.n	8007a6e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	617b      	str	r3, [r7, #20]
 8007a6c:	e01b      	b.n	8007aa6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007a6e:	4b10      	ldr	r3, [pc, #64]	; (8007ab0 <prvInsertTimerInActiveList+0x7c>)
 8007a70:	681a      	ldr	r2, [r3, #0]
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	3304      	adds	r3, #4
 8007a76:	4619      	mov	r1, r3
 8007a78:	4610      	mov	r0, r2
 8007a7a:	f7fe fa08 	bl	8005e8e <vListInsert>
 8007a7e:	e012      	b.n	8007aa6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007a80:	687a      	ldr	r2, [r7, #4]
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	429a      	cmp	r2, r3
 8007a86:	d206      	bcs.n	8007a96 <prvInsertTimerInActiveList+0x62>
 8007a88:	68ba      	ldr	r2, [r7, #8]
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	429a      	cmp	r2, r3
 8007a8e:	d302      	bcc.n	8007a96 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007a90:	2301      	movs	r3, #1
 8007a92:	617b      	str	r3, [r7, #20]
 8007a94:	e007      	b.n	8007aa6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007a96:	4b07      	ldr	r3, [pc, #28]	; (8007ab4 <prvInsertTimerInActiveList+0x80>)
 8007a98:	681a      	ldr	r2, [r3, #0]
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	3304      	adds	r3, #4
 8007a9e:	4619      	mov	r1, r3
 8007aa0:	4610      	mov	r0, r2
 8007aa2:	f7fe f9f4 	bl	8005e8e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007aa6:	697b      	ldr	r3, [r7, #20]
}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	3718      	adds	r7, #24
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bd80      	pop	{r7, pc}
 8007ab0:	20000f68 	.word	0x20000f68
 8007ab4:	20000f64 	.word	0x20000f64

08007ab8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b08e      	sub	sp, #56	; 0x38
 8007abc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007abe:	e0ca      	b.n	8007c56 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	da18      	bge.n	8007af8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007ac6:	1d3b      	adds	r3, r7, #4
 8007ac8:	3304      	adds	r3, #4
 8007aca:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007acc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d10a      	bne.n	8007ae8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8007ad2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ad6:	f383 8811 	msr	BASEPRI, r3
 8007ada:	f3bf 8f6f 	isb	sy
 8007ade:	f3bf 8f4f 	dsb	sy
 8007ae2:	61fb      	str	r3, [r7, #28]
}
 8007ae4:	bf00      	nop
 8007ae6:	e7fe      	b.n	8007ae6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007aee:	6850      	ldr	r0, [r2, #4]
 8007af0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007af2:	6892      	ldr	r2, [r2, #8]
 8007af4:	4611      	mov	r1, r2
 8007af6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	f2c0 80ab 	blt.w	8007c56 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007b04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b06:	695b      	ldr	r3, [r3, #20]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d004      	beq.n	8007b16 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b0e:	3304      	adds	r3, #4
 8007b10:	4618      	mov	r0, r3
 8007b12:	f7fe f9f5 	bl	8005f00 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007b16:	463b      	mov	r3, r7
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f7ff ff6b 	bl	80079f4 <prvSampleTimeNow>
 8007b1e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2b09      	cmp	r3, #9
 8007b24:	f200 8096 	bhi.w	8007c54 <prvProcessReceivedCommands+0x19c>
 8007b28:	a201      	add	r2, pc, #4	; (adr r2, 8007b30 <prvProcessReceivedCommands+0x78>)
 8007b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b2e:	bf00      	nop
 8007b30:	08007b59 	.word	0x08007b59
 8007b34:	08007b59 	.word	0x08007b59
 8007b38:	08007b59 	.word	0x08007b59
 8007b3c:	08007bcd 	.word	0x08007bcd
 8007b40:	08007be1 	.word	0x08007be1
 8007b44:	08007c2b 	.word	0x08007c2b
 8007b48:	08007b59 	.word	0x08007b59
 8007b4c:	08007b59 	.word	0x08007b59
 8007b50:	08007bcd 	.word	0x08007bcd
 8007b54:	08007be1 	.word	0x08007be1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b5a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b5e:	f043 0301 	orr.w	r3, r3, #1
 8007b62:	b2da      	uxtb	r2, r3
 8007b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b66:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007b6a:	68ba      	ldr	r2, [r7, #8]
 8007b6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b6e:	699b      	ldr	r3, [r3, #24]
 8007b70:	18d1      	adds	r1, r2, r3
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b76:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007b78:	f7ff ff5c 	bl	8007a34 <prvInsertTimerInActiveList>
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d069      	beq.n	8007c56 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b84:	6a1b      	ldr	r3, [r3, #32]
 8007b86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007b88:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b90:	f003 0304 	and.w	r3, r3, #4
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d05e      	beq.n	8007c56 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007b98:	68ba      	ldr	r2, [r7, #8]
 8007b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b9c:	699b      	ldr	r3, [r3, #24]
 8007b9e:	441a      	add	r2, r3
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	9300      	str	r3, [sp, #0]
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	2100      	movs	r1, #0
 8007ba8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007baa:	f7ff fe05 	bl	80077b8 <xTimerGenericCommand>
 8007bae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007bb0:	6a3b      	ldr	r3, [r7, #32]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d14f      	bne.n	8007c56 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8007bb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bba:	f383 8811 	msr	BASEPRI, r3
 8007bbe:	f3bf 8f6f 	isb	sy
 8007bc2:	f3bf 8f4f 	dsb	sy
 8007bc6:	61bb      	str	r3, [r7, #24]
}
 8007bc8:	bf00      	nop
 8007bca:	e7fe      	b.n	8007bca <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007bd2:	f023 0301 	bic.w	r3, r3, #1
 8007bd6:	b2da      	uxtb	r2, r3
 8007bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bda:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8007bde:	e03a      	b.n	8007c56 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007be2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007be6:	f043 0301 	orr.w	r3, r3, #1
 8007bea:	b2da      	uxtb	r2, r3
 8007bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007bf2:	68ba      	ldr	r2, [r7, #8]
 8007bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bf6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007bf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bfa:	699b      	ldr	r3, [r3, #24]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d10a      	bne.n	8007c16 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8007c00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c04:	f383 8811 	msr	BASEPRI, r3
 8007c08:	f3bf 8f6f 	isb	sy
 8007c0c:	f3bf 8f4f 	dsb	sy
 8007c10:	617b      	str	r3, [r7, #20]
}
 8007c12:	bf00      	nop
 8007c14:	e7fe      	b.n	8007c14 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007c16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c18:	699a      	ldr	r2, [r3, #24]
 8007c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c1c:	18d1      	adds	r1, r2, r3
 8007c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007c24:	f7ff ff06 	bl	8007a34 <prvInsertTimerInActiveList>
					break;
 8007c28:	e015      	b.n	8007c56 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c2c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c30:	f003 0302 	and.w	r3, r3, #2
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d103      	bne.n	8007c40 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8007c38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007c3a:	f000 fbe1 	bl	8008400 <vPortFree>
 8007c3e:	e00a      	b.n	8007c56 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007c40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c42:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c46:	f023 0301 	bic.w	r3, r3, #1
 8007c4a:	b2da      	uxtb	r2, r3
 8007c4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007c52:	e000      	b.n	8007c56 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8007c54:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007c56:	4b08      	ldr	r3, [pc, #32]	; (8007c78 <prvProcessReceivedCommands+0x1c0>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	1d39      	adds	r1, r7, #4
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	4618      	mov	r0, r3
 8007c60:	f7fe fc16 	bl	8006490 <xQueueReceive>
 8007c64:	4603      	mov	r3, r0
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	f47f af2a 	bne.w	8007ac0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007c6c:	bf00      	nop
 8007c6e:	bf00      	nop
 8007c70:	3730      	adds	r7, #48	; 0x30
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bd80      	pop	{r7, pc}
 8007c76:	bf00      	nop
 8007c78:	20000f6c 	.word	0x20000f6c

08007c7c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b088      	sub	sp, #32
 8007c80:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007c82:	e048      	b.n	8007d16 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007c84:	4b2d      	ldr	r3, [pc, #180]	; (8007d3c <prvSwitchTimerLists+0xc0>)
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	68db      	ldr	r3, [r3, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c8e:	4b2b      	ldr	r3, [pc, #172]	; (8007d3c <prvSwitchTimerLists+0xc0>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	68db      	ldr	r3, [r3, #12]
 8007c94:	68db      	ldr	r3, [r3, #12]
 8007c96:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	3304      	adds	r3, #4
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	f7fe f92f 	bl	8005f00 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	6a1b      	ldr	r3, [r3, #32]
 8007ca6:	68f8      	ldr	r0, [r7, #12]
 8007ca8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007cb0:	f003 0304 	and.w	r3, r3, #4
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d02e      	beq.n	8007d16 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	699b      	ldr	r3, [r3, #24]
 8007cbc:	693a      	ldr	r2, [r7, #16]
 8007cbe:	4413      	add	r3, r2
 8007cc0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007cc2:	68ba      	ldr	r2, [r7, #8]
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	429a      	cmp	r2, r3
 8007cc8:	d90e      	bls.n	8007ce8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	68ba      	ldr	r2, [r7, #8]
 8007cce:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	68fa      	ldr	r2, [r7, #12]
 8007cd4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007cd6:	4b19      	ldr	r3, [pc, #100]	; (8007d3c <prvSwitchTimerLists+0xc0>)
 8007cd8:	681a      	ldr	r2, [r3, #0]
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	3304      	adds	r3, #4
 8007cde:	4619      	mov	r1, r3
 8007ce0:	4610      	mov	r0, r2
 8007ce2:	f7fe f8d4 	bl	8005e8e <vListInsert>
 8007ce6:	e016      	b.n	8007d16 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007ce8:	2300      	movs	r3, #0
 8007cea:	9300      	str	r3, [sp, #0]
 8007cec:	2300      	movs	r3, #0
 8007cee:	693a      	ldr	r2, [r7, #16]
 8007cf0:	2100      	movs	r1, #0
 8007cf2:	68f8      	ldr	r0, [r7, #12]
 8007cf4:	f7ff fd60 	bl	80077b8 <xTimerGenericCommand>
 8007cf8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d10a      	bne.n	8007d16 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8007d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d04:	f383 8811 	msr	BASEPRI, r3
 8007d08:	f3bf 8f6f 	isb	sy
 8007d0c:	f3bf 8f4f 	dsb	sy
 8007d10:	603b      	str	r3, [r7, #0]
}
 8007d12:	bf00      	nop
 8007d14:	e7fe      	b.n	8007d14 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007d16:	4b09      	ldr	r3, [pc, #36]	; (8007d3c <prvSwitchTimerLists+0xc0>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d1b1      	bne.n	8007c84 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007d20:	4b06      	ldr	r3, [pc, #24]	; (8007d3c <prvSwitchTimerLists+0xc0>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007d26:	4b06      	ldr	r3, [pc, #24]	; (8007d40 <prvSwitchTimerLists+0xc4>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a04      	ldr	r2, [pc, #16]	; (8007d3c <prvSwitchTimerLists+0xc0>)
 8007d2c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007d2e:	4a04      	ldr	r2, [pc, #16]	; (8007d40 <prvSwitchTimerLists+0xc4>)
 8007d30:	697b      	ldr	r3, [r7, #20]
 8007d32:	6013      	str	r3, [r2, #0]
}
 8007d34:	bf00      	nop
 8007d36:	3718      	adds	r7, #24
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd80      	pop	{r7, pc}
 8007d3c:	20000f64 	.word	0x20000f64
 8007d40:	20000f68 	.word	0x20000f68

08007d44 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b082      	sub	sp, #8
 8007d48:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007d4a:	f000 f96b 	bl	8008024 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007d4e:	4b15      	ldr	r3, [pc, #84]	; (8007da4 <prvCheckForValidListAndQueue+0x60>)
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d120      	bne.n	8007d98 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007d56:	4814      	ldr	r0, [pc, #80]	; (8007da8 <prvCheckForValidListAndQueue+0x64>)
 8007d58:	f7fe f848 	bl	8005dec <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007d5c:	4813      	ldr	r0, [pc, #76]	; (8007dac <prvCheckForValidListAndQueue+0x68>)
 8007d5e:	f7fe f845 	bl	8005dec <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007d62:	4b13      	ldr	r3, [pc, #76]	; (8007db0 <prvCheckForValidListAndQueue+0x6c>)
 8007d64:	4a10      	ldr	r2, [pc, #64]	; (8007da8 <prvCheckForValidListAndQueue+0x64>)
 8007d66:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007d68:	4b12      	ldr	r3, [pc, #72]	; (8007db4 <prvCheckForValidListAndQueue+0x70>)
 8007d6a:	4a10      	ldr	r2, [pc, #64]	; (8007dac <prvCheckForValidListAndQueue+0x68>)
 8007d6c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007d6e:	2300      	movs	r3, #0
 8007d70:	9300      	str	r3, [sp, #0]
 8007d72:	4b11      	ldr	r3, [pc, #68]	; (8007db8 <prvCheckForValidListAndQueue+0x74>)
 8007d74:	4a11      	ldr	r2, [pc, #68]	; (8007dbc <prvCheckForValidListAndQueue+0x78>)
 8007d76:	2110      	movs	r1, #16
 8007d78:	200a      	movs	r0, #10
 8007d7a:	f7fe f953 	bl	8006024 <xQueueGenericCreateStatic>
 8007d7e:	4603      	mov	r3, r0
 8007d80:	4a08      	ldr	r2, [pc, #32]	; (8007da4 <prvCheckForValidListAndQueue+0x60>)
 8007d82:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007d84:	4b07      	ldr	r3, [pc, #28]	; (8007da4 <prvCheckForValidListAndQueue+0x60>)
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d005      	beq.n	8007d98 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007d8c:	4b05      	ldr	r3, [pc, #20]	; (8007da4 <prvCheckForValidListAndQueue+0x60>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	490b      	ldr	r1, [pc, #44]	; (8007dc0 <prvCheckForValidListAndQueue+0x7c>)
 8007d92:	4618      	mov	r0, r3
 8007d94:	f7fe fd6c 	bl	8006870 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007d98:	f000 f974 	bl	8008084 <vPortExitCritical>
}
 8007d9c:	bf00      	nop
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	bd80      	pop	{r7, pc}
 8007da2:	bf00      	nop
 8007da4:	20000f6c 	.word	0x20000f6c
 8007da8:	20000f3c 	.word	0x20000f3c
 8007dac:	20000f50 	.word	0x20000f50
 8007db0:	20000f64 	.word	0x20000f64
 8007db4:	20000f68 	.word	0x20000f68
 8007db8:	20001018 	.word	0x20001018
 8007dbc:	20000f78 	.word	0x20000f78
 8007dc0:	0800b6e4 	.word	0x0800b6e4

08007dc4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b085      	sub	sp, #20
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	60f8      	str	r0, [r7, #12]
 8007dcc:	60b9      	str	r1, [r7, #8]
 8007dce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	3b04      	subs	r3, #4
 8007dd4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007ddc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	3b04      	subs	r3, #4
 8007de2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	f023 0201 	bic.w	r2, r3, #1
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	3b04      	subs	r3, #4
 8007df2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007df4:	4a0c      	ldr	r2, [pc, #48]	; (8007e28 <pxPortInitialiseStack+0x64>)
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	3b14      	subs	r3, #20
 8007dfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007e00:	687a      	ldr	r2, [r7, #4]
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	3b04      	subs	r3, #4
 8007e0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f06f 0202 	mvn.w	r2, #2
 8007e12:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	3b20      	subs	r3, #32
 8007e18:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
}
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	3714      	adds	r7, #20
 8007e20:	46bd      	mov	sp, r7
 8007e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e26:	4770      	bx	lr
 8007e28:	08007e2d 	.word	0x08007e2d

08007e2c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b085      	sub	sp, #20
 8007e30:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007e32:	2300      	movs	r3, #0
 8007e34:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007e36:	4b12      	ldr	r3, [pc, #72]	; (8007e80 <prvTaskExitError+0x54>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e3e:	d00a      	beq.n	8007e56 <prvTaskExitError+0x2a>
	__asm volatile
 8007e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e44:	f383 8811 	msr	BASEPRI, r3
 8007e48:	f3bf 8f6f 	isb	sy
 8007e4c:	f3bf 8f4f 	dsb	sy
 8007e50:	60fb      	str	r3, [r7, #12]
}
 8007e52:	bf00      	nop
 8007e54:	e7fe      	b.n	8007e54 <prvTaskExitError+0x28>
	__asm volatile
 8007e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e5a:	f383 8811 	msr	BASEPRI, r3
 8007e5e:	f3bf 8f6f 	isb	sy
 8007e62:	f3bf 8f4f 	dsb	sy
 8007e66:	60bb      	str	r3, [r7, #8]
}
 8007e68:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007e6a:	bf00      	nop
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d0fc      	beq.n	8007e6c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007e72:	bf00      	nop
 8007e74:	bf00      	nop
 8007e76:	3714      	adds	r7, #20
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7e:	4770      	bx	lr
 8007e80:	20000010 	.word	0x20000010
	...

08007e90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007e90:	4b07      	ldr	r3, [pc, #28]	; (8007eb0 <pxCurrentTCBConst2>)
 8007e92:	6819      	ldr	r1, [r3, #0]
 8007e94:	6808      	ldr	r0, [r1, #0]
 8007e96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e9a:	f380 8809 	msr	PSP, r0
 8007e9e:	f3bf 8f6f 	isb	sy
 8007ea2:	f04f 0000 	mov.w	r0, #0
 8007ea6:	f380 8811 	msr	BASEPRI, r0
 8007eaa:	4770      	bx	lr
 8007eac:	f3af 8000 	nop.w

08007eb0 <pxCurrentTCBConst2>:
 8007eb0:	20000a3c 	.word	0x20000a3c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007eb4:	bf00      	nop
 8007eb6:	bf00      	nop

08007eb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007eb8:	4808      	ldr	r0, [pc, #32]	; (8007edc <prvPortStartFirstTask+0x24>)
 8007eba:	6800      	ldr	r0, [r0, #0]
 8007ebc:	6800      	ldr	r0, [r0, #0]
 8007ebe:	f380 8808 	msr	MSP, r0
 8007ec2:	f04f 0000 	mov.w	r0, #0
 8007ec6:	f380 8814 	msr	CONTROL, r0
 8007eca:	b662      	cpsie	i
 8007ecc:	b661      	cpsie	f
 8007ece:	f3bf 8f4f 	dsb	sy
 8007ed2:	f3bf 8f6f 	isb	sy
 8007ed6:	df00      	svc	0
 8007ed8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007eda:	bf00      	nop
 8007edc:	e000ed08 	.word	0xe000ed08

08007ee0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	b086      	sub	sp, #24
 8007ee4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007ee6:	4b46      	ldr	r3, [pc, #280]	; (8008000 <xPortStartScheduler+0x120>)
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	4a46      	ldr	r2, [pc, #280]	; (8008004 <xPortStartScheduler+0x124>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d10a      	bne.n	8007f06 <xPortStartScheduler+0x26>
	__asm volatile
 8007ef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ef4:	f383 8811 	msr	BASEPRI, r3
 8007ef8:	f3bf 8f6f 	isb	sy
 8007efc:	f3bf 8f4f 	dsb	sy
 8007f00:	613b      	str	r3, [r7, #16]
}
 8007f02:	bf00      	nop
 8007f04:	e7fe      	b.n	8007f04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007f06:	4b3e      	ldr	r3, [pc, #248]	; (8008000 <xPortStartScheduler+0x120>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	4a3f      	ldr	r2, [pc, #252]	; (8008008 <xPortStartScheduler+0x128>)
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d10a      	bne.n	8007f26 <xPortStartScheduler+0x46>
	__asm volatile
 8007f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f14:	f383 8811 	msr	BASEPRI, r3
 8007f18:	f3bf 8f6f 	isb	sy
 8007f1c:	f3bf 8f4f 	dsb	sy
 8007f20:	60fb      	str	r3, [r7, #12]
}
 8007f22:	bf00      	nop
 8007f24:	e7fe      	b.n	8007f24 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007f26:	4b39      	ldr	r3, [pc, #228]	; (800800c <xPortStartScheduler+0x12c>)
 8007f28:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	781b      	ldrb	r3, [r3, #0]
 8007f2e:	b2db      	uxtb	r3, r3
 8007f30:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	22ff      	movs	r2, #255	; 0xff
 8007f36:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007f38:	697b      	ldr	r3, [r7, #20]
 8007f3a:	781b      	ldrb	r3, [r3, #0]
 8007f3c:	b2db      	uxtb	r3, r3
 8007f3e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007f40:	78fb      	ldrb	r3, [r7, #3]
 8007f42:	b2db      	uxtb	r3, r3
 8007f44:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007f48:	b2da      	uxtb	r2, r3
 8007f4a:	4b31      	ldr	r3, [pc, #196]	; (8008010 <xPortStartScheduler+0x130>)
 8007f4c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007f4e:	4b31      	ldr	r3, [pc, #196]	; (8008014 <xPortStartScheduler+0x134>)
 8007f50:	2207      	movs	r2, #7
 8007f52:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007f54:	e009      	b.n	8007f6a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007f56:	4b2f      	ldr	r3, [pc, #188]	; (8008014 <xPortStartScheduler+0x134>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	3b01      	subs	r3, #1
 8007f5c:	4a2d      	ldr	r2, [pc, #180]	; (8008014 <xPortStartScheduler+0x134>)
 8007f5e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007f60:	78fb      	ldrb	r3, [r7, #3]
 8007f62:	b2db      	uxtb	r3, r3
 8007f64:	005b      	lsls	r3, r3, #1
 8007f66:	b2db      	uxtb	r3, r3
 8007f68:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007f6a:	78fb      	ldrb	r3, [r7, #3]
 8007f6c:	b2db      	uxtb	r3, r3
 8007f6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f72:	2b80      	cmp	r3, #128	; 0x80
 8007f74:	d0ef      	beq.n	8007f56 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007f76:	4b27      	ldr	r3, [pc, #156]	; (8008014 <xPortStartScheduler+0x134>)
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f1c3 0307 	rsb	r3, r3, #7
 8007f7e:	2b04      	cmp	r3, #4
 8007f80:	d00a      	beq.n	8007f98 <xPortStartScheduler+0xb8>
	__asm volatile
 8007f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f86:	f383 8811 	msr	BASEPRI, r3
 8007f8a:	f3bf 8f6f 	isb	sy
 8007f8e:	f3bf 8f4f 	dsb	sy
 8007f92:	60bb      	str	r3, [r7, #8]
}
 8007f94:	bf00      	nop
 8007f96:	e7fe      	b.n	8007f96 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007f98:	4b1e      	ldr	r3, [pc, #120]	; (8008014 <xPortStartScheduler+0x134>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	021b      	lsls	r3, r3, #8
 8007f9e:	4a1d      	ldr	r2, [pc, #116]	; (8008014 <xPortStartScheduler+0x134>)
 8007fa0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007fa2:	4b1c      	ldr	r3, [pc, #112]	; (8008014 <xPortStartScheduler+0x134>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007faa:	4a1a      	ldr	r2, [pc, #104]	; (8008014 <xPortStartScheduler+0x134>)
 8007fac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	b2da      	uxtb	r2, r3
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007fb6:	4b18      	ldr	r3, [pc, #96]	; (8008018 <xPortStartScheduler+0x138>)
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	4a17      	ldr	r2, [pc, #92]	; (8008018 <xPortStartScheduler+0x138>)
 8007fbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007fc0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007fc2:	4b15      	ldr	r3, [pc, #84]	; (8008018 <xPortStartScheduler+0x138>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	4a14      	ldr	r2, [pc, #80]	; (8008018 <xPortStartScheduler+0x138>)
 8007fc8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007fcc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007fce:	f000 f8dd 	bl	800818c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007fd2:	4b12      	ldr	r3, [pc, #72]	; (800801c <xPortStartScheduler+0x13c>)
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007fd8:	f000 f8fc 	bl	80081d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007fdc:	4b10      	ldr	r3, [pc, #64]	; (8008020 <xPortStartScheduler+0x140>)
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	4a0f      	ldr	r2, [pc, #60]	; (8008020 <xPortStartScheduler+0x140>)
 8007fe2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007fe6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007fe8:	f7ff ff66 	bl	8007eb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007fec:	f7ff f850 	bl	8007090 <vTaskSwitchContext>
	prvTaskExitError();
 8007ff0:	f7ff ff1c 	bl	8007e2c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007ff4:	2300      	movs	r3, #0
}
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	3718      	adds	r7, #24
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}
 8007ffe:	bf00      	nop
 8008000:	e000ed00 	.word	0xe000ed00
 8008004:	410fc271 	.word	0x410fc271
 8008008:	410fc270 	.word	0x410fc270
 800800c:	e000e400 	.word	0xe000e400
 8008010:	20001068 	.word	0x20001068
 8008014:	2000106c 	.word	0x2000106c
 8008018:	e000ed20 	.word	0xe000ed20
 800801c:	20000010 	.word	0x20000010
 8008020:	e000ef34 	.word	0xe000ef34

08008024 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008024:	b480      	push	{r7}
 8008026:	b083      	sub	sp, #12
 8008028:	af00      	add	r7, sp, #0
	__asm volatile
 800802a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800802e:	f383 8811 	msr	BASEPRI, r3
 8008032:	f3bf 8f6f 	isb	sy
 8008036:	f3bf 8f4f 	dsb	sy
 800803a:	607b      	str	r3, [r7, #4]
}
 800803c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800803e:	4b0f      	ldr	r3, [pc, #60]	; (800807c <vPortEnterCritical+0x58>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	3301      	adds	r3, #1
 8008044:	4a0d      	ldr	r2, [pc, #52]	; (800807c <vPortEnterCritical+0x58>)
 8008046:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008048:	4b0c      	ldr	r3, [pc, #48]	; (800807c <vPortEnterCritical+0x58>)
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	2b01      	cmp	r3, #1
 800804e:	d10f      	bne.n	8008070 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008050:	4b0b      	ldr	r3, [pc, #44]	; (8008080 <vPortEnterCritical+0x5c>)
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	b2db      	uxtb	r3, r3
 8008056:	2b00      	cmp	r3, #0
 8008058:	d00a      	beq.n	8008070 <vPortEnterCritical+0x4c>
	__asm volatile
 800805a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800805e:	f383 8811 	msr	BASEPRI, r3
 8008062:	f3bf 8f6f 	isb	sy
 8008066:	f3bf 8f4f 	dsb	sy
 800806a:	603b      	str	r3, [r7, #0]
}
 800806c:	bf00      	nop
 800806e:	e7fe      	b.n	800806e <vPortEnterCritical+0x4a>
	}
}
 8008070:	bf00      	nop
 8008072:	370c      	adds	r7, #12
 8008074:	46bd      	mov	sp, r7
 8008076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807a:	4770      	bx	lr
 800807c:	20000010 	.word	0x20000010
 8008080:	e000ed04 	.word	0xe000ed04

08008084 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008084:	b480      	push	{r7}
 8008086:	b083      	sub	sp, #12
 8008088:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800808a:	4b12      	ldr	r3, [pc, #72]	; (80080d4 <vPortExitCritical+0x50>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d10a      	bne.n	80080a8 <vPortExitCritical+0x24>
	__asm volatile
 8008092:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008096:	f383 8811 	msr	BASEPRI, r3
 800809a:	f3bf 8f6f 	isb	sy
 800809e:	f3bf 8f4f 	dsb	sy
 80080a2:	607b      	str	r3, [r7, #4]
}
 80080a4:	bf00      	nop
 80080a6:	e7fe      	b.n	80080a6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80080a8:	4b0a      	ldr	r3, [pc, #40]	; (80080d4 <vPortExitCritical+0x50>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	3b01      	subs	r3, #1
 80080ae:	4a09      	ldr	r2, [pc, #36]	; (80080d4 <vPortExitCritical+0x50>)
 80080b0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80080b2:	4b08      	ldr	r3, [pc, #32]	; (80080d4 <vPortExitCritical+0x50>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d105      	bne.n	80080c6 <vPortExitCritical+0x42>
 80080ba:	2300      	movs	r3, #0
 80080bc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	f383 8811 	msr	BASEPRI, r3
}
 80080c4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80080c6:	bf00      	nop
 80080c8:	370c      	adds	r7, #12
 80080ca:	46bd      	mov	sp, r7
 80080cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d0:	4770      	bx	lr
 80080d2:	bf00      	nop
 80080d4:	20000010 	.word	0x20000010
	...

080080e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80080e0:	f3ef 8009 	mrs	r0, PSP
 80080e4:	f3bf 8f6f 	isb	sy
 80080e8:	4b15      	ldr	r3, [pc, #84]	; (8008140 <pxCurrentTCBConst>)
 80080ea:	681a      	ldr	r2, [r3, #0]
 80080ec:	f01e 0f10 	tst.w	lr, #16
 80080f0:	bf08      	it	eq
 80080f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80080f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080fa:	6010      	str	r0, [r2, #0]
 80080fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008100:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008104:	f380 8811 	msr	BASEPRI, r0
 8008108:	f3bf 8f4f 	dsb	sy
 800810c:	f3bf 8f6f 	isb	sy
 8008110:	f7fe ffbe 	bl	8007090 <vTaskSwitchContext>
 8008114:	f04f 0000 	mov.w	r0, #0
 8008118:	f380 8811 	msr	BASEPRI, r0
 800811c:	bc09      	pop	{r0, r3}
 800811e:	6819      	ldr	r1, [r3, #0]
 8008120:	6808      	ldr	r0, [r1, #0]
 8008122:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008126:	f01e 0f10 	tst.w	lr, #16
 800812a:	bf08      	it	eq
 800812c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008130:	f380 8809 	msr	PSP, r0
 8008134:	f3bf 8f6f 	isb	sy
 8008138:	4770      	bx	lr
 800813a:	bf00      	nop
 800813c:	f3af 8000 	nop.w

08008140 <pxCurrentTCBConst>:
 8008140:	20000a3c 	.word	0x20000a3c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008144:	bf00      	nop
 8008146:	bf00      	nop

08008148 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b082      	sub	sp, #8
 800814c:	af00      	add	r7, sp, #0
	__asm volatile
 800814e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008152:	f383 8811 	msr	BASEPRI, r3
 8008156:	f3bf 8f6f 	isb	sy
 800815a:	f3bf 8f4f 	dsb	sy
 800815e:	607b      	str	r3, [r7, #4]
}
 8008160:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008162:	f7fe fedb 	bl	8006f1c <xTaskIncrementTick>
 8008166:	4603      	mov	r3, r0
 8008168:	2b00      	cmp	r3, #0
 800816a:	d003      	beq.n	8008174 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800816c:	4b06      	ldr	r3, [pc, #24]	; (8008188 <xPortSysTickHandler+0x40>)
 800816e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008172:	601a      	str	r2, [r3, #0]
 8008174:	2300      	movs	r3, #0
 8008176:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	f383 8811 	msr	BASEPRI, r3
}
 800817e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008180:	bf00      	nop
 8008182:	3708      	adds	r7, #8
 8008184:	46bd      	mov	sp, r7
 8008186:	bd80      	pop	{r7, pc}
 8008188:	e000ed04 	.word	0xe000ed04

0800818c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800818c:	b480      	push	{r7}
 800818e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008190:	4b0b      	ldr	r3, [pc, #44]	; (80081c0 <vPortSetupTimerInterrupt+0x34>)
 8008192:	2200      	movs	r2, #0
 8008194:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008196:	4b0b      	ldr	r3, [pc, #44]	; (80081c4 <vPortSetupTimerInterrupt+0x38>)
 8008198:	2200      	movs	r2, #0
 800819a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800819c:	4b0a      	ldr	r3, [pc, #40]	; (80081c8 <vPortSetupTimerInterrupt+0x3c>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	4a0a      	ldr	r2, [pc, #40]	; (80081cc <vPortSetupTimerInterrupt+0x40>)
 80081a2:	fba2 2303 	umull	r2, r3, r2, r3
 80081a6:	099b      	lsrs	r3, r3, #6
 80081a8:	4a09      	ldr	r2, [pc, #36]	; (80081d0 <vPortSetupTimerInterrupt+0x44>)
 80081aa:	3b01      	subs	r3, #1
 80081ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80081ae:	4b04      	ldr	r3, [pc, #16]	; (80081c0 <vPortSetupTimerInterrupt+0x34>)
 80081b0:	2207      	movs	r2, #7
 80081b2:	601a      	str	r2, [r3, #0]
}
 80081b4:	bf00      	nop
 80081b6:	46bd      	mov	sp, r7
 80081b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081bc:	4770      	bx	lr
 80081be:	bf00      	nop
 80081c0:	e000e010 	.word	0xe000e010
 80081c4:	e000e018 	.word	0xe000e018
 80081c8:	20000004 	.word	0x20000004
 80081cc:	10624dd3 	.word	0x10624dd3
 80081d0:	e000e014 	.word	0xe000e014

080081d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80081d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80081e4 <vPortEnableVFP+0x10>
 80081d8:	6801      	ldr	r1, [r0, #0]
 80081da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80081de:	6001      	str	r1, [r0, #0]
 80081e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80081e2:	bf00      	nop
 80081e4:	e000ed88 	.word	0xe000ed88

080081e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80081e8:	b480      	push	{r7}
 80081ea:	b085      	sub	sp, #20
 80081ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80081ee:	f3ef 8305 	mrs	r3, IPSR
 80081f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	2b0f      	cmp	r3, #15
 80081f8:	d914      	bls.n	8008224 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80081fa:	4a17      	ldr	r2, [pc, #92]	; (8008258 <vPortValidateInterruptPriority+0x70>)
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	4413      	add	r3, r2
 8008200:	781b      	ldrb	r3, [r3, #0]
 8008202:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008204:	4b15      	ldr	r3, [pc, #84]	; (800825c <vPortValidateInterruptPriority+0x74>)
 8008206:	781b      	ldrb	r3, [r3, #0]
 8008208:	7afa      	ldrb	r2, [r7, #11]
 800820a:	429a      	cmp	r2, r3
 800820c:	d20a      	bcs.n	8008224 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800820e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008212:	f383 8811 	msr	BASEPRI, r3
 8008216:	f3bf 8f6f 	isb	sy
 800821a:	f3bf 8f4f 	dsb	sy
 800821e:	607b      	str	r3, [r7, #4]
}
 8008220:	bf00      	nop
 8008222:	e7fe      	b.n	8008222 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008224:	4b0e      	ldr	r3, [pc, #56]	; (8008260 <vPortValidateInterruptPriority+0x78>)
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800822c:	4b0d      	ldr	r3, [pc, #52]	; (8008264 <vPortValidateInterruptPriority+0x7c>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	429a      	cmp	r2, r3
 8008232:	d90a      	bls.n	800824a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008234:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008238:	f383 8811 	msr	BASEPRI, r3
 800823c:	f3bf 8f6f 	isb	sy
 8008240:	f3bf 8f4f 	dsb	sy
 8008244:	603b      	str	r3, [r7, #0]
}
 8008246:	bf00      	nop
 8008248:	e7fe      	b.n	8008248 <vPortValidateInterruptPriority+0x60>
	}
 800824a:	bf00      	nop
 800824c:	3714      	adds	r7, #20
 800824e:	46bd      	mov	sp, r7
 8008250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008254:	4770      	bx	lr
 8008256:	bf00      	nop
 8008258:	e000e3f0 	.word	0xe000e3f0
 800825c:	20001068 	.word	0x20001068
 8008260:	e000ed0c 	.word	0xe000ed0c
 8008264:	2000106c 	.word	0x2000106c

08008268 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b08a      	sub	sp, #40	; 0x28
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008270:	2300      	movs	r3, #0
 8008272:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008274:	f7fe fd96 	bl	8006da4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008278:	4b5b      	ldr	r3, [pc, #364]	; (80083e8 <pvPortMalloc+0x180>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d101      	bne.n	8008284 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008280:	f000 f920 	bl	80084c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008284:	4b59      	ldr	r3, [pc, #356]	; (80083ec <pvPortMalloc+0x184>)
 8008286:	681a      	ldr	r2, [r3, #0]
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	4013      	ands	r3, r2
 800828c:	2b00      	cmp	r3, #0
 800828e:	f040 8093 	bne.w	80083b8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d01d      	beq.n	80082d4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008298:	2208      	movs	r2, #8
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	4413      	add	r3, r2
 800829e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f003 0307 	and.w	r3, r3, #7
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d014      	beq.n	80082d4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f023 0307 	bic.w	r3, r3, #7
 80082b0:	3308      	adds	r3, #8
 80082b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	f003 0307 	and.w	r3, r3, #7
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d00a      	beq.n	80082d4 <pvPortMalloc+0x6c>
	__asm volatile
 80082be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082c2:	f383 8811 	msr	BASEPRI, r3
 80082c6:	f3bf 8f6f 	isb	sy
 80082ca:	f3bf 8f4f 	dsb	sy
 80082ce:	617b      	str	r3, [r7, #20]
}
 80082d0:	bf00      	nop
 80082d2:	e7fe      	b.n	80082d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d06e      	beq.n	80083b8 <pvPortMalloc+0x150>
 80082da:	4b45      	ldr	r3, [pc, #276]	; (80083f0 <pvPortMalloc+0x188>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	687a      	ldr	r2, [r7, #4]
 80082e0:	429a      	cmp	r2, r3
 80082e2:	d869      	bhi.n	80083b8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80082e4:	4b43      	ldr	r3, [pc, #268]	; (80083f4 <pvPortMalloc+0x18c>)
 80082e6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80082e8:	4b42      	ldr	r3, [pc, #264]	; (80083f4 <pvPortMalloc+0x18c>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80082ee:	e004      	b.n	80082fa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80082f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082f2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80082f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80082fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082fc:	685b      	ldr	r3, [r3, #4]
 80082fe:	687a      	ldr	r2, [r7, #4]
 8008300:	429a      	cmp	r2, r3
 8008302:	d903      	bls.n	800830c <pvPortMalloc+0xa4>
 8008304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d1f1      	bne.n	80082f0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800830c:	4b36      	ldr	r3, [pc, #216]	; (80083e8 <pvPortMalloc+0x180>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008312:	429a      	cmp	r2, r3
 8008314:	d050      	beq.n	80083b8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008316:	6a3b      	ldr	r3, [r7, #32]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	2208      	movs	r2, #8
 800831c:	4413      	add	r3, r2
 800831e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008322:	681a      	ldr	r2, [r3, #0]
 8008324:	6a3b      	ldr	r3, [r7, #32]
 8008326:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800832a:	685a      	ldr	r2, [r3, #4]
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	1ad2      	subs	r2, r2, r3
 8008330:	2308      	movs	r3, #8
 8008332:	005b      	lsls	r3, r3, #1
 8008334:	429a      	cmp	r2, r3
 8008336:	d91f      	bls.n	8008378 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008338:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	4413      	add	r3, r2
 800833e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008340:	69bb      	ldr	r3, [r7, #24]
 8008342:	f003 0307 	and.w	r3, r3, #7
 8008346:	2b00      	cmp	r3, #0
 8008348:	d00a      	beq.n	8008360 <pvPortMalloc+0xf8>
	__asm volatile
 800834a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800834e:	f383 8811 	msr	BASEPRI, r3
 8008352:	f3bf 8f6f 	isb	sy
 8008356:	f3bf 8f4f 	dsb	sy
 800835a:	613b      	str	r3, [r7, #16]
}
 800835c:	bf00      	nop
 800835e:	e7fe      	b.n	800835e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008362:	685a      	ldr	r2, [r3, #4]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	1ad2      	subs	r2, r2, r3
 8008368:	69bb      	ldr	r3, [r7, #24]
 800836a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800836c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800836e:	687a      	ldr	r2, [r7, #4]
 8008370:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008372:	69b8      	ldr	r0, [r7, #24]
 8008374:	f000 f908 	bl	8008588 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008378:	4b1d      	ldr	r3, [pc, #116]	; (80083f0 <pvPortMalloc+0x188>)
 800837a:	681a      	ldr	r2, [r3, #0]
 800837c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800837e:	685b      	ldr	r3, [r3, #4]
 8008380:	1ad3      	subs	r3, r2, r3
 8008382:	4a1b      	ldr	r2, [pc, #108]	; (80083f0 <pvPortMalloc+0x188>)
 8008384:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008386:	4b1a      	ldr	r3, [pc, #104]	; (80083f0 <pvPortMalloc+0x188>)
 8008388:	681a      	ldr	r2, [r3, #0]
 800838a:	4b1b      	ldr	r3, [pc, #108]	; (80083f8 <pvPortMalloc+0x190>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	429a      	cmp	r2, r3
 8008390:	d203      	bcs.n	800839a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008392:	4b17      	ldr	r3, [pc, #92]	; (80083f0 <pvPortMalloc+0x188>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4a18      	ldr	r2, [pc, #96]	; (80083f8 <pvPortMalloc+0x190>)
 8008398:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800839a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800839c:	685a      	ldr	r2, [r3, #4]
 800839e:	4b13      	ldr	r3, [pc, #76]	; (80083ec <pvPortMalloc+0x184>)
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	431a      	orrs	r2, r3
 80083a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80083a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083aa:	2200      	movs	r2, #0
 80083ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80083ae:	4b13      	ldr	r3, [pc, #76]	; (80083fc <pvPortMalloc+0x194>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	3301      	adds	r3, #1
 80083b4:	4a11      	ldr	r2, [pc, #68]	; (80083fc <pvPortMalloc+0x194>)
 80083b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80083b8:	f7fe fd02 	bl	8006dc0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80083bc:	69fb      	ldr	r3, [r7, #28]
 80083be:	f003 0307 	and.w	r3, r3, #7
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d00a      	beq.n	80083dc <pvPortMalloc+0x174>
	__asm volatile
 80083c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083ca:	f383 8811 	msr	BASEPRI, r3
 80083ce:	f3bf 8f6f 	isb	sy
 80083d2:	f3bf 8f4f 	dsb	sy
 80083d6:	60fb      	str	r3, [r7, #12]
}
 80083d8:	bf00      	nop
 80083da:	e7fe      	b.n	80083da <pvPortMalloc+0x172>
	return pvReturn;
 80083dc:	69fb      	ldr	r3, [r7, #28]
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3728      	adds	r7, #40	; 0x28
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}
 80083e6:	bf00      	nop
 80083e8:	20004c78 	.word	0x20004c78
 80083ec:	20004c8c 	.word	0x20004c8c
 80083f0:	20004c7c 	.word	0x20004c7c
 80083f4:	20004c70 	.word	0x20004c70
 80083f8:	20004c80 	.word	0x20004c80
 80083fc:	20004c84 	.word	0x20004c84

08008400 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b086      	sub	sp, #24
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d04d      	beq.n	80084ae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008412:	2308      	movs	r3, #8
 8008414:	425b      	negs	r3, r3
 8008416:	697a      	ldr	r2, [r7, #20]
 8008418:	4413      	add	r3, r2
 800841a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800841c:	697b      	ldr	r3, [r7, #20]
 800841e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008420:	693b      	ldr	r3, [r7, #16]
 8008422:	685a      	ldr	r2, [r3, #4]
 8008424:	4b24      	ldr	r3, [pc, #144]	; (80084b8 <vPortFree+0xb8>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4013      	ands	r3, r2
 800842a:	2b00      	cmp	r3, #0
 800842c:	d10a      	bne.n	8008444 <vPortFree+0x44>
	__asm volatile
 800842e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008432:	f383 8811 	msr	BASEPRI, r3
 8008436:	f3bf 8f6f 	isb	sy
 800843a:	f3bf 8f4f 	dsb	sy
 800843e:	60fb      	str	r3, [r7, #12]
}
 8008440:	bf00      	nop
 8008442:	e7fe      	b.n	8008442 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008444:	693b      	ldr	r3, [r7, #16]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	2b00      	cmp	r3, #0
 800844a:	d00a      	beq.n	8008462 <vPortFree+0x62>
	__asm volatile
 800844c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008450:	f383 8811 	msr	BASEPRI, r3
 8008454:	f3bf 8f6f 	isb	sy
 8008458:	f3bf 8f4f 	dsb	sy
 800845c:	60bb      	str	r3, [r7, #8]
}
 800845e:	bf00      	nop
 8008460:	e7fe      	b.n	8008460 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	685a      	ldr	r2, [r3, #4]
 8008466:	4b14      	ldr	r3, [pc, #80]	; (80084b8 <vPortFree+0xb8>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4013      	ands	r3, r2
 800846c:	2b00      	cmp	r3, #0
 800846e:	d01e      	beq.n	80084ae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008470:	693b      	ldr	r3, [r7, #16]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d11a      	bne.n	80084ae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008478:	693b      	ldr	r3, [r7, #16]
 800847a:	685a      	ldr	r2, [r3, #4]
 800847c:	4b0e      	ldr	r3, [pc, #56]	; (80084b8 <vPortFree+0xb8>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	43db      	mvns	r3, r3
 8008482:	401a      	ands	r2, r3
 8008484:	693b      	ldr	r3, [r7, #16]
 8008486:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008488:	f7fe fc8c 	bl	8006da4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800848c:	693b      	ldr	r3, [r7, #16]
 800848e:	685a      	ldr	r2, [r3, #4]
 8008490:	4b0a      	ldr	r3, [pc, #40]	; (80084bc <vPortFree+0xbc>)
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4413      	add	r3, r2
 8008496:	4a09      	ldr	r2, [pc, #36]	; (80084bc <vPortFree+0xbc>)
 8008498:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800849a:	6938      	ldr	r0, [r7, #16]
 800849c:	f000 f874 	bl	8008588 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80084a0:	4b07      	ldr	r3, [pc, #28]	; (80084c0 <vPortFree+0xc0>)
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	3301      	adds	r3, #1
 80084a6:	4a06      	ldr	r2, [pc, #24]	; (80084c0 <vPortFree+0xc0>)
 80084a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80084aa:	f7fe fc89 	bl	8006dc0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80084ae:	bf00      	nop
 80084b0:	3718      	adds	r7, #24
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bd80      	pop	{r7, pc}
 80084b6:	bf00      	nop
 80084b8:	20004c8c 	.word	0x20004c8c
 80084bc:	20004c7c 	.word	0x20004c7c
 80084c0:	20004c88 	.word	0x20004c88

080084c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80084c4:	b480      	push	{r7}
 80084c6:	b085      	sub	sp, #20
 80084c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80084ca:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80084ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80084d0:	4b27      	ldr	r3, [pc, #156]	; (8008570 <prvHeapInit+0xac>)
 80084d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	f003 0307 	and.w	r3, r3, #7
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d00c      	beq.n	80084f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	3307      	adds	r3, #7
 80084e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	f023 0307 	bic.w	r3, r3, #7
 80084ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80084ec:	68ba      	ldr	r2, [r7, #8]
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	1ad3      	subs	r3, r2, r3
 80084f2:	4a1f      	ldr	r2, [pc, #124]	; (8008570 <prvHeapInit+0xac>)
 80084f4:	4413      	add	r3, r2
 80084f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80084fc:	4a1d      	ldr	r2, [pc, #116]	; (8008574 <prvHeapInit+0xb0>)
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008502:	4b1c      	ldr	r3, [pc, #112]	; (8008574 <prvHeapInit+0xb0>)
 8008504:	2200      	movs	r2, #0
 8008506:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	68ba      	ldr	r2, [r7, #8]
 800850c:	4413      	add	r3, r2
 800850e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008510:	2208      	movs	r2, #8
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	1a9b      	subs	r3, r3, r2
 8008516:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	f023 0307 	bic.w	r3, r3, #7
 800851e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	4a15      	ldr	r2, [pc, #84]	; (8008578 <prvHeapInit+0xb4>)
 8008524:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008526:	4b14      	ldr	r3, [pc, #80]	; (8008578 <prvHeapInit+0xb4>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	2200      	movs	r2, #0
 800852c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800852e:	4b12      	ldr	r3, [pc, #72]	; (8008578 <prvHeapInit+0xb4>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	2200      	movs	r2, #0
 8008534:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	68fa      	ldr	r2, [r7, #12]
 800853e:	1ad2      	subs	r2, r2, r3
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008544:	4b0c      	ldr	r3, [pc, #48]	; (8008578 <prvHeapInit+0xb4>)
 8008546:	681a      	ldr	r2, [r3, #0]
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	685b      	ldr	r3, [r3, #4]
 8008550:	4a0a      	ldr	r2, [pc, #40]	; (800857c <prvHeapInit+0xb8>)
 8008552:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	685b      	ldr	r3, [r3, #4]
 8008558:	4a09      	ldr	r2, [pc, #36]	; (8008580 <prvHeapInit+0xbc>)
 800855a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800855c:	4b09      	ldr	r3, [pc, #36]	; (8008584 <prvHeapInit+0xc0>)
 800855e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008562:	601a      	str	r2, [r3, #0]
}
 8008564:	bf00      	nop
 8008566:	3714      	adds	r7, #20
 8008568:	46bd      	mov	sp, r7
 800856a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856e:	4770      	bx	lr
 8008570:	20001070 	.word	0x20001070
 8008574:	20004c70 	.word	0x20004c70
 8008578:	20004c78 	.word	0x20004c78
 800857c:	20004c80 	.word	0x20004c80
 8008580:	20004c7c 	.word	0x20004c7c
 8008584:	20004c8c 	.word	0x20004c8c

08008588 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008588:	b480      	push	{r7}
 800858a:	b085      	sub	sp, #20
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008590:	4b28      	ldr	r3, [pc, #160]	; (8008634 <prvInsertBlockIntoFreeList+0xac>)
 8008592:	60fb      	str	r3, [r7, #12]
 8008594:	e002      	b.n	800859c <prvInsertBlockIntoFreeList+0x14>
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	60fb      	str	r3, [r7, #12]
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	687a      	ldr	r2, [r7, #4]
 80085a2:	429a      	cmp	r2, r3
 80085a4:	d8f7      	bhi.n	8008596 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	685b      	ldr	r3, [r3, #4]
 80085ae:	68ba      	ldr	r2, [r7, #8]
 80085b0:	4413      	add	r3, r2
 80085b2:	687a      	ldr	r2, [r7, #4]
 80085b4:	429a      	cmp	r2, r3
 80085b6:	d108      	bne.n	80085ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	685a      	ldr	r2, [r3, #4]
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	685b      	ldr	r3, [r3, #4]
 80085c0:	441a      	add	r2, r3
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	685b      	ldr	r3, [r3, #4]
 80085d2:	68ba      	ldr	r2, [r7, #8]
 80085d4:	441a      	add	r2, r3
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	429a      	cmp	r2, r3
 80085dc:	d118      	bne.n	8008610 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681a      	ldr	r2, [r3, #0]
 80085e2:	4b15      	ldr	r3, [pc, #84]	; (8008638 <prvInsertBlockIntoFreeList+0xb0>)
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	429a      	cmp	r2, r3
 80085e8:	d00d      	beq.n	8008606 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	685a      	ldr	r2, [r3, #4]
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	685b      	ldr	r3, [r3, #4]
 80085f4:	441a      	add	r2, r3
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	681a      	ldr	r2, [r3, #0]
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	601a      	str	r2, [r3, #0]
 8008604:	e008      	b.n	8008618 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008606:	4b0c      	ldr	r3, [pc, #48]	; (8008638 <prvInsertBlockIntoFreeList+0xb0>)
 8008608:	681a      	ldr	r2, [r3, #0]
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	601a      	str	r2, [r3, #0]
 800860e:	e003      	b.n	8008618 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681a      	ldr	r2, [r3, #0]
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008618:	68fa      	ldr	r2, [r7, #12]
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	429a      	cmp	r2, r3
 800861e:	d002      	beq.n	8008626 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	687a      	ldr	r2, [r7, #4]
 8008624:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008626:	bf00      	nop
 8008628:	3714      	adds	r7, #20
 800862a:	46bd      	mov	sp, r7
 800862c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008630:	4770      	bx	lr
 8008632:	bf00      	nop
 8008634:	20004c70 	.word	0x20004c70
 8008638:	20004c78 	.word	0x20004c78

0800863c <_ZdlPvj>:
 800863c:	f000 b8be 	b.w	80087bc <_ZdlPv>

08008640 <_Znwj>:
 8008640:	2801      	cmp	r0, #1
 8008642:	bf38      	it	cc
 8008644:	2001      	movcc	r0, #1
 8008646:	b510      	push	{r4, lr}
 8008648:	4604      	mov	r4, r0
 800864a:	4620      	mov	r0, r4
 800864c:	f000 fc3c 	bl	8008ec8 <malloc>
 8008650:	b100      	cbz	r0, 8008654 <_Znwj+0x14>
 8008652:	bd10      	pop	{r4, pc}
 8008654:	f000 f8b4 	bl	80087c0 <_ZSt15get_new_handlerv>
 8008658:	b908      	cbnz	r0, 800865e <_Znwj+0x1e>
 800865a:	f000 f939 	bl	80088d0 <abort>
 800865e:	4780      	blx	r0
 8008660:	e7f3      	b.n	800864a <_Znwj+0xa>

08008662 <_ZSt17__throw_bad_allocv>:
 8008662:	b508      	push	{r3, lr}
 8008664:	f000 f934 	bl	80088d0 <abort>

08008668 <_ZSt28__throw_bad_array_new_lengthv>:
 8008668:	b508      	push	{r3, lr}
 800866a:	f000 f931 	bl	80088d0 <abort>
	...

08008670 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj>:
 8008670:	290d      	cmp	r1, #13
 8008672:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008674:	4605      	mov	r5, r0
 8008676:	d81c      	bhi.n	80086b2 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x42>
 8008678:	2900      	cmp	r1, #0
 800867a:	d035      	beq.n	80086e8 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x78>
 800867c:	4b1b      	ldr	r3, [pc, #108]	; (80086ec <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x7c>)
 800867e:	5c5c      	ldrb	r4, [r3, r1]
 8008680:	4620      	mov	r0, r4
 8008682:	f7f7 ff4f 	bl	8000524 <__aeabi_i2d>
 8008686:	4606      	mov	r6, r0
 8008688:	6828      	ldr	r0, [r5, #0]
 800868a:	460f      	mov	r7, r1
 800868c:	f7f7 ff5c 	bl	8000548 <__aeabi_f2d>
 8008690:	4602      	mov	r2, r0
 8008692:	460b      	mov	r3, r1
 8008694:	4630      	mov	r0, r6
 8008696:	4639      	mov	r1, r7
 8008698:	f7f7 ffae 	bl	80005f8 <__aeabi_dmul>
 800869c:	ec41 0b10 	vmov	d0, r0, r1
 80086a0:	f000 f896 	bl	80087d0 <floor>
 80086a4:	ec51 0b10 	vmov	r0, r1, d0
 80086a8:	f7f8 fa7e 	bl	8000ba8 <__aeabi_d2uiz>
 80086ac:	6068      	str	r0, [r5, #4]
 80086ae:	4620      	mov	r0, r4
 80086b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086b2:	4a0f      	ldr	r2, [pc, #60]	; (80086f0 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x80>)
 80086b4:	23f9      	movs	r3, #249	; 0xf9
 80086b6:	1058      	asrs	r0, r3, #1
 80086b8:	eb02 0480 	add.w	r4, r2, r0, lsl #2
 80086bc:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 80086c0:	428e      	cmp	r6, r1
 80086c2:	bf3b      	ittet	cc
 80086c4:	1a1b      	subcc	r3, r3, r0
 80086c6:	f103 33ff 	addcc.w	r3, r3, #4294967295	; 0xffffffff
 80086ca:	4603      	movcs	r3, r0
 80086cc:	1d22      	addcc	r2, r4, #4
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	dcf1      	bgt.n	80086b6 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x46>
 80086d2:	4b08      	ldr	r3, [pc, #32]	; (80086f4 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x84>)
 80086d4:	6814      	ldr	r4, [r2, #0]
 80086d6:	429a      	cmp	r2, r3
 80086d8:	d003      	beq.n	80086e2 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x72>
 80086da:	4620      	mov	r0, r4
 80086dc:	f7f7 ff12 	bl	8000504 <__aeabi_ui2d>
 80086e0:	e7d1      	b.n	8008686 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x16>
 80086e2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80086e6:	e7e1      	b.n	80086ac <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x3c>
 80086e8:	2401      	movs	r4, #1
 80086ea:	e7e0      	b.n	80086ae <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj+0x3e>
 80086ec:	0800bb2c 	.word	0x0800bb2c
 80086f0:	0800b740 	.word	0x0800b740
 80086f4:	0800bb24 	.word	0x0800bb24

080086f8 <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj>:
 80086f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086fc:	ed2d 8b02 	vpush	{d8}
 8008700:	4692      	mov	sl, r2
 8008702:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008704:	eb03 0802 	add.w	r8, r3, r2
 8008708:	684b      	ldr	r3, [r1, #4]
 800870a:	4598      	cmp	r8, r3
 800870c:	4604      	mov	r4, r0
 800870e:	460d      	mov	r5, r1
 8008710:	d94d      	bls.n	80087ae <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj+0xb6>
 8008712:	2b00      	cmp	r3, #0
 8008714:	6808      	ldr	r0, [r1, #0]
 8008716:	bf14      	ite	ne
 8008718:	f04f 0900 	movne.w	r9, #0
 800871c:	f04f 090b 	moveq.w	r9, #11
 8008720:	f7f7 ff12 	bl	8000548 <__aeabi_f2d>
 8008724:	45c8      	cmp	r8, r9
 8008726:	4606      	mov	r6, r0
 8008728:	460f      	mov	r7, r1
 800872a:	4640      	mov	r0, r8
 800872c:	bf38      	it	cc
 800872e:	4648      	movcc	r0, r9
 8008730:	f7f7 fee8 	bl	8000504 <__aeabi_ui2d>
 8008734:	4632      	mov	r2, r6
 8008736:	463b      	mov	r3, r7
 8008738:	f7f8 f888 	bl	800084c <__aeabi_ddiv>
 800873c:	ec41 0b18 	vmov	d8, r0, r1
 8008740:	4650      	mov	r0, sl
 8008742:	f7f7 fedf 	bl	8000504 <__aeabi_ui2d>
 8008746:	ec53 2b18 	vmov	r2, r3, d8
 800874a:	4680      	mov	r8, r0
 800874c:	4689      	mov	r9, r1
 800874e:	f7f8 f9cf 	bl	8000af0 <__aeabi_dcmple>
 8008752:	b1e8      	cbz	r0, 8008790 <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj+0x98>
 8008754:	eeb0 0a48 	vmov.f32	s0, s16
 8008758:	eef0 0a68 	vmov.f32	s1, s17
 800875c:	f000 f838 	bl	80087d0 <floor>
 8008760:	4b15      	ldr	r3, [pc, #84]	; (80087b8 <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj+0xc0>)
 8008762:	ec51 0b10 	vmov	r0, r1, d0
 8008766:	2200      	movs	r2, #0
 8008768:	f7f7 fd90 	bl	800028c <__adddf3>
 800876c:	f7f8 fa1c 	bl	8000ba8 <__aeabi_d2uiz>
 8008770:	ea4f 014a 	mov.w	r1, sl, lsl #1
 8008774:	4281      	cmp	r1, r0
 8008776:	bf38      	it	cc
 8008778:	4601      	movcc	r1, r0
 800877a:	4628      	mov	r0, r5
 800877c:	f7ff ff78 	bl	8008670 <_ZNKSt8__detail20_Prime_rehash_policy11_M_next_bktEj>
 8008780:	2301      	movs	r3, #1
 8008782:	7023      	strb	r3, [r4, #0]
 8008784:	6060      	str	r0, [r4, #4]
 8008786:	ecbd 8b02 	vpop	{d8}
 800878a:	4620      	mov	r0, r4
 800878c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008790:	4642      	mov	r2, r8
 8008792:	464b      	mov	r3, r9
 8008794:	4630      	mov	r0, r6
 8008796:	4639      	mov	r1, r7
 8008798:	f7f7 ff2e 	bl	80005f8 <__aeabi_dmul>
 800879c:	ec41 0b10 	vmov	d0, r0, r1
 80087a0:	f000 f816 	bl	80087d0 <floor>
 80087a4:	ec51 0b10 	vmov	r0, r1, d0
 80087a8:	f7f8 f9fe 	bl	8000ba8 <__aeabi_d2uiz>
 80087ac:	6068      	str	r0, [r5, #4]
 80087ae:	2300      	movs	r3, #0
 80087b0:	e9c4 3300 	strd	r3, r3, [r4]
 80087b4:	e7e7      	b.n	8008786 <_ZNKSt8__detail20_Prime_rehash_policy14_M_need_rehashEjjj+0x8e>
 80087b6:	bf00      	nop
 80087b8:	3ff00000 	.word	0x3ff00000

080087bc <_ZdlPv>:
 80087bc:	f000 bb8c 	b.w	8008ed8 <free>

080087c0 <_ZSt15get_new_handlerv>:
 80087c0:	4b02      	ldr	r3, [pc, #8]	; (80087cc <_ZSt15get_new_handlerv+0xc>)
 80087c2:	6818      	ldr	r0, [r3, #0]
 80087c4:	f3bf 8f5b 	dmb	ish
 80087c8:	4770      	bx	lr
 80087ca:	bf00      	nop
 80087cc:	20004c90 	.word	0x20004c90

080087d0 <floor>:
 80087d0:	ec51 0b10 	vmov	r0, r1, d0
 80087d4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80087d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087dc:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 80087e0:	2e13      	cmp	r6, #19
 80087e2:	ee10 5a10 	vmov	r5, s0
 80087e6:	ee10 8a10 	vmov	r8, s0
 80087ea:	460c      	mov	r4, r1
 80087ec:	dc31      	bgt.n	8008852 <floor+0x82>
 80087ee:	2e00      	cmp	r6, #0
 80087f0:	da14      	bge.n	800881c <floor+0x4c>
 80087f2:	a333      	add	r3, pc, #204	; (adr r3, 80088c0 <floor+0xf0>)
 80087f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087f8:	f7f7 fd48 	bl	800028c <__adddf3>
 80087fc:	2200      	movs	r2, #0
 80087fe:	2300      	movs	r3, #0
 8008800:	f7f8 f98a 	bl	8000b18 <__aeabi_dcmpgt>
 8008804:	b138      	cbz	r0, 8008816 <floor+0x46>
 8008806:	2c00      	cmp	r4, #0
 8008808:	da53      	bge.n	80088b2 <floor+0xe2>
 800880a:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800880e:	4325      	orrs	r5, r4
 8008810:	d052      	beq.n	80088b8 <floor+0xe8>
 8008812:	4c2d      	ldr	r4, [pc, #180]	; (80088c8 <floor+0xf8>)
 8008814:	2500      	movs	r5, #0
 8008816:	4621      	mov	r1, r4
 8008818:	4628      	mov	r0, r5
 800881a:	e024      	b.n	8008866 <floor+0x96>
 800881c:	4f2b      	ldr	r7, [pc, #172]	; (80088cc <floor+0xfc>)
 800881e:	4137      	asrs	r7, r6
 8008820:	ea01 0307 	and.w	r3, r1, r7
 8008824:	4303      	orrs	r3, r0
 8008826:	d01e      	beq.n	8008866 <floor+0x96>
 8008828:	a325      	add	r3, pc, #148	; (adr r3, 80088c0 <floor+0xf0>)
 800882a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800882e:	f7f7 fd2d 	bl	800028c <__adddf3>
 8008832:	2200      	movs	r2, #0
 8008834:	2300      	movs	r3, #0
 8008836:	f7f8 f96f 	bl	8000b18 <__aeabi_dcmpgt>
 800883a:	2800      	cmp	r0, #0
 800883c:	d0eb      	beq.n	8008816 <floor+0x46>
 800883e:	2c00      	cmp	r4, #0
 8008840:	bfbe      	ittt	lt
 8008842:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8008846:	4133      	asrlt	r3, r6
 8008848:	18e4      	addlt	r4, r4, r3
 800884a:	ea24 0407 	bic.w	r4, r4, r7
 800884e:	2500      	movs	r5, #0
 8008850:	e7e1      	b.n	8008816 <floor+0x46>
 8008852:	2e33      	cmp	r6, #51	; 0x33
 8008854:	dd0b      	ble.n	800886e <floor+0x9e>
 8008856:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800885a:	d104      	bne.n	8008866 <floor+0x96>
 800885c:	ee10 2a10 	vmov	r2, s0
 8008860:	460b      	mov	r3, r1
 8008862:	f7f7 fd13 	bl	800028c <__adddf3>
 8008866:	ec41 0b10 	vmov	d0, r0, r1
 800886a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800886e:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 8008872:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008876:	40df      	lsrs	r7, r3
 8008878:	4238      	tst	r0, r7
 800887a:	d0f4      	beq.n	8008866 <floor+0x96>
 800887c:	a310      	add	r3, pc, #64	; (adr r3, 80088c0 <floor+0xf0>)
 800887e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008882:	f7f7 fd03 	bl	800028c <__adddf3>
 8008886:	2200      	movs	r2, #0
 8008888:	2300      	movs	r3, #0
 800888a:	f7f8 f945 	bl	8000b18 <__aeabi_dcmpgt>
 800888e:	2800      	cmp	r0, #0
 8008890:	d0c1      	beq.n	8008816 <floor+0x46>
 8008892:	2c00      	cmp	r4, #0
 8008894:	da0a      	bge.n	80088ac <floor+0xdc>
 8008896:	2e14      	cmp	r6, #20
 8008898:	d101      	bne.n	800889e <floor+0xce>
 800889a:	3401      	adds	r4, #1
 800889c:	e006      	b.n	80088ac <floor+0xdc>
 800889e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80088a2:	2301      	movs	r3, #1
 80088a4:	40b3      	lsls	r3, r6
 80088a6:	441d      	add	r5, r3
 80088a8:	45a8      	cmp	r8, r5
 80088aa:	d8f6      	bhi.n	800889a <floor+0xca>
 80088ac:	ea25 0507 	bic.w	r5, r5, r7
 80088b0:	e7b1      	b.n	8008816 <floor+0x46>
 80088b2:	2500      	movs	r5, #0
 80088b4:	462c      	mov	r4, r5
 80088b6:	e7ae      	b.n	8008816 <floor+0x46>
 80088b8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80088bc:	e7ab      	b.n	8008816 <floor+0x46>
 80088be:	bf00      	nop
 80088c0:	8800759c 	.word	0x8800759c
 80088c4:	7e37e43c 	.word	0x7e37e43c
 80088c8:	bff00000 	.word	0xbff00000
 80088cc:	000fffff 	.word	0x000fffff

080088d0 <abort>:
 80088d0:	b508      	push	{r3, lr}
 80088d2:	2006      	movs	r0, #6
 80088d4:	f000 fe6c 	bl	80095b0 <raise>
 80088d8:	2001      	movs	r0, #1
 80088da:	f7fa fa68 	bl	8002dae <_exit>
	...

080088e0 <__assert_func>:
 80088e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80088e2:	4614      	mov	r4, r2
 80088e4:	461a      	mov	r2, r3
 80088e6:	4b09      	ldr	r3, [pc, #36]	; (800890c <__assert_func+0x2c>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	4605      	mov	r5, r0
 80088ec:	68d8      	ldr	r0, [r3, #12]
 80088ee:	b14c      	cbz	r4, 8008904 <__assert_func+0x24>
 80088f0:	4b07      	ldr	r3, [pc, #28]	; (8008910 <__assert_func+0x30>)
 80088f2:	9100      	str	r1, [sp, #0]
 80088f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80088f8:	4906      	ldr	r1, [pc, #24]	; (8008914 <__assert_func+0x34>)
 80088fa:	462b      	mov	r3, r5
 80088fc:	f000 fdf4 	bl	80094e8 <fiprintf>
 8008900:	f7ff ffe6 	bl	80088d0 <abort>
 8008904:	4b04      	ldr	r3, [pc, #16]	; (8008918 <__assert_func+0x38>)
 8008906:	461c      	mov	r4, r3
 8008908:	e7f3      	b.n	80088f2 <__assert_func+0x12>
 800890a:	bf00      	nop
 800890c:	2000006c 	.word	0x2000006c
 8008910:	0800bb3a 	.word	0x0800bb3a
 8008914:	0800bb47 	.word	0x0800bb47
 8008918:	0800bb75 	.word	0x0800bb75

0800891c <__cvt>:
 800891c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008920:	ec55 4b10 	vmov	r4, r5, d0
 8008924:	2d00      	cmp	r5, #0
 8008926:	460e      	mov	r6, r1
 8008928:	4619      	mov	r1, r3
 800892a:	462b      	mov	r3, r5
 800892c:	bfbb      	ittet	lt
 800892e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008932:	461d      	movlt	r5, r3
 8008934:	2300      	movge	r3, #0
 8008936:	232d      	movlt	r3, #45	; 0x2d
 8008938:	700b      	strb	r3, [r1, #0]
 800893a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800893c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008940:	4691      	mov	r9, r2
 8008942:	f023 0820 	bic.w	r8, r3, #32
 8008946:	bfbc      	itt	lt
 8008948:	4622      	movlt	r2, r4
 800894a:	4614      	movlt	r4, r2
 800894c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008950:	d005      	beq.n	800895e <__cvt+0x42>
 8008952:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008956:	d100      	bne.n	800895a <__cvt+0x3e>
 8008958:	3601      	adds	r6, #1
 800895a:	2102      	movs	r1, #2
 800895c:	e000      	b.n	8008960 <__cvt+0x44>
 800895e:	2103      	movs	r1, #3
 8008960:	ab03      	add	r3, sp, #12
 8008962:	9301      	str	r3, [sp, #4]
 8008964:	ab02      	add	r3, sp, #8
 8008966:	9300      	str	r3, [sp, #0]
 8008968:	ec45 4b10 	vmov	d0, r4, r5
 800896c:	4653      	mov	r3, sl
 800896e:	4632      	mov	r2, r6
 8008970:	f000 ff0e 	bl	8009790 <_dtoa_r>
 8008974:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008978:	4607      	mov	r7, r0
 800897a:	d102      	bne.n	8008982 <__cvt+0x66>
 800897c:	f019 0f01 	tst.w	r9, #1
 8008980:	d022      	beq.n	80089c8 <__cvt+0xac>
 8008982:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008986:	eb07 0906 	add.w	r9, r7, r6
 800898a:	d110      	bne.n	80089ae <__cvt+0x92>
 800898c:	783b      	ldrb	r3, [r7, #0]
 800898e:	2b30      	cmp	r3, #48	; 0x30
 8008990:	d10a      	bne.n	80089a8 <__cvt+0x8c>
 8008992:	2200      	movs	r2, #0
 8008994:	2300      	movs	r3, #0
 8008996:	4620      	mov	r0, r4
 8008998:	4629      	mov	r1, r5
 800899a:	f7f8 f895 	bl	8000ac8 <__aeabi_dcmpeq>
 800899e:	b918      	cbnz	r0, 80089a8 <__cvt+0x8c>
 80089a0:	f1c6 0601 	rsb	r6, r6, #1
 80089a4:	f8ca 6000 	str.w	r6, [sl]
 80089a8:	f8da 3000 	ldr.w	r3, [sl]
 80089ac:	4499      	add	r9, r3
 80089ae:	2200      	movs	r2, #0
 80089b0:	2300      	movs	r3, #0
 80089b2:	4620      	mov	r0, r4
 80089b4:	4629      	mov	r1, r5
 80089b6:	f7f8 f887 	bl	8000ac8 <__aeabi_dcmpeq>
 80089ba:	b108      	cbz	r0, 80089c0 <__cvt+0xa4>
 80089bc:	f8cd 900c 	str.w	r9, [sp, #12]
 80089c0:	2230      	movs	r2, #48	; 0x30
 80089c2:	9b03      	ldr	r3, [sp, #12]
 80089c4:	454b      	cmp	r3, r9
 80089c6:	d307      	bcc.n	80089d8 <__cvt+0xbc>
 80089c8:	9b03      	ldr	r3, [sp, #12]
 80089ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80089cc:	1bdb      	subs	r3, r3, r7
 80089ce:	4638      	mov	r0, r7
 80089d0:	6013      	str	r3, [r2, #0]
 80089d2:	b004      	add	sp, #16
 80089d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089d8:	1c59      	adds	r1, r3, #1
 80089da:	9103      	str	r1, [sp, #12]
 80089dc:	701a      	strb	r2, [r3, #0]
 80089de:	e7f0      	b.n	80089c2 <__cvt+0xa6>

080089e0 <__exponent>:
 80089e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80089e2:	4603      	mov	r3, r0
 80089e4:	2900      	cmp	r1, #0
 80089e6:	bfb8      	it	lt
 80089e8:	4249      	neglt	r1, r1
 80089ea:	f803 2b02 	strb.w	r2, [r3], #2
 80089ee:	bfb4      	ite	lt
 80089f0:	222d      	movlt	r2, #45	; 0x2d
 80089f2:	222b      	movge	r2, #43	; 0x2b
 80089f4:	2909      	cmp	r1, #9
 80089f6:	7042      	strb	r2, [r0, #1]
 80089f8:	dd2a      	ble.n	8008a50 <__exponent+0x70>
 80089fa:	f10d 0207 	add.w	r2, sp, #7
 80089fe:	4617      	mov	r7, r2
 8008a00:	260a      	movs	r6, #10
 8008a02:	4694      	mov	ip, r2
 8008a04:	fb91 f5f6 	sdiv	r5, r1, r6
 8008a08:	fb06 1415 	mls	r4, r6, r5, r1
 8008a0c:	3430      	adds	r4, #48	; 0x30
 8008a0e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8008a12:	460c      	mov	r4, r1
 8008a14:	2c63      	cmp	r4, #99	; 0x63
 8008a16:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8008a1a:	4629      	mov	r1, r5
 8008a1c:	dcf1      	bgt.n	8008a02 <__exponent+0x22>
 8008a1e:	3130      	adds	r1, #48	; 0x30
 8008a20:	f1ac 0402 	sub.w	r4, ip, #2
 8008a24:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008a28:	1c41      	adds	r1, r0, #1
 8008a2a:	4622      	mov	r2, r4
 8008a2c:	42ba      	cmp	r2, r7
 8008a2e:	d30a      	bcc.n	8008a46 <__exponent+0x66>
 8008a30:	f10d 0209 	add.w	r2, sp, #9
 8008a34:	eba2 020c 	sub.w	r2, r2, ip
 8008a38:	42bc      	cmp	r4, r7
 8008a3a:	bf88      	it	hi
 8008a3c:	2200      	movhi	r2, #0
 8008a3e:	4413      	add	r3, r2
 8008a40:	1a18      	subs	r0, r3, r0
 8008a42:	b003      	add	sp, #12
 8008a44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a46:	f812 5b01 	ldrb.w	r5, [r2], #1
 8008a4a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8008a4e:	e7ed      	b.n	8008a2c <__exponent+0x4c>
 8008a50:	2330      	movs	r3, #48	; 0x30
 8008a52:	3130      	adds	r1, #48	; 0x30
 8008a54:	7083      	strb	r3, [r0, #2]
 8008a56:	70c1      	strb	r1, [r0, #3]
 8008a58:	1d03      	adds	r3, r0, #4
 8008a5a:	e7f1      	b.n	8008a40 <__exponent+0x60>

08008a5c <_printf_float>:
 8008a5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a60:	ed2d 8b02 	vpush	{d8}
 8008a64:	b08d      	sub	sp, #52	; 0x34
 8008a66:	460c      	mov	r4, r1
 8008a68:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008a6c:	4616      	mov	r6, r2
 8008a6e:	461f      	mov	r7, r3
 8008a70:	4605      	mov	r5, r0
 8008a72:	f000 fd71 	bl	8009558 <_localeconv_r>
 8008a76:	f8d0 a000 	ldr.w	sl, [r0]
 8008a7a:	4650      	mov	r0, sl
 8008a7c:	f7f7 fbf8 	bl	8000270 <strlen>
 8008a80:	2300      	movs	r3, #0
 8008a82:	930a      	str	r3, [sp, #40]	; 0x28
 8008a84:	6823      	ldr	r3, [r4, #0]
 8008a86:	9305      	str	r3, [sp, #20]
 8008a88:	f8d8 3000 	ldr.w	r3, [r8]
 8008a8c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008a90:	3307      	adds	r3, #7
 8008a92:	f023 0307 	bic.w	r3, r3, #7
 8008a96:	f103 0208 	add.w	r2, r3, #8
 8008a9a:	f8c8 2000 	str.w	r2, [r8]
 8008a9e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008aa2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008aa6:	9307      	str	r3, [sp, #28]
 8008aa8:	f8cd 8018 	str.w	r8, [sp, #24]
 8008aac:	ee08 0a10 	vmov	s16, r0
 8008ab0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8008ab4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008ab8:	4b9e      	ldr	r3, [pc, #632]	; (8008d34 <_printf_float+0x2d8>)
 8008aba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008abe:	f7f8 f835 	bl	8000b2c <__aeabi_dcmpun>
 8008ac2:	bb88      	cbnz	r0, 8008b28 <_printf_float+0xcc>
 8008ac4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008ac8:	4b9a      	ldr	r3, [pc, #616]	; (8008d34 <_printf_float+0x2d8>)
 8008aca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008ace:	f7f8 f80f 	bl	8000af0 <__aeabi_dcmple>
 8008ad2:	bb48      	cbnz	r0, 8008b28 <_printf_float+0xcc>
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	4640      	mov	r0, r8
 8008ada:	4649      	mov	r1, r9
 8008adc:	f7f7 fffe 	bl	8000adc <__aeabi_dcmplt>
 8008ae0:	b110      	cbz	r0, 8008ae8 <_printf_float+0x8c>
 8008ae2:	232d      	movs	r3, #45	; 0x2d
 8008ae4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ae8:	4a93      	ldr	r2, [pc, #588]	; (8008d38 <_printf_float+0x2dc>)
 8008aea:	4b94      	ldr	r3, [pc, #592]	; (8008d3c <_printf_float+0x2e0>)
 8008aec:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008af0:	bf94      	ite	ls
 8008af2:	4690      	movls	r8, r2
 8008af4:	4698      	movhi	r8, r3
 8008af6:	2303      	movs	r3, #3
 8008af8:	6123      	str	r3, [r4, #16]
 8008afa:	9b05      	ldr	r3, [sp, #20]
 8008afc:	f023 0304 	bic.w	r3, r3, #4
 8008b00:	6023      	str	r3, [r4, #0]
 8008b02:	f04f 0900 	mov.w	r9, #0
 8008b06:	9700      	str	r7, [sp, #0]
 8008b08:	4633      	mov	r3, r6
 8008b0a:	aa0b      	add	r2, sp, #44	; 0x2c
 8008b0c:	4621      	mov	r1, r4
 8008b0e:	4628      	mov	r0, r5
 8008b10:	f000 fa8a 	bl	8009028 <_printf_common>
 8008b14:	3001      	adds	r0, #1
 8008b16:	f040 8090 	bne.w	8008c3a <_printf_float+0x1de>
 8008b1a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008b1e:	b00d      	add	sp, #52	; 0x34
 8008b20:	ecbd 8b02 	vpop	{d8}
 8008b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b28:	4642      	mov	r2, r8
 8008b2a:	464b      	mov	r3, r9
 8008b2c:	4640      	mov	r0, r8
 8008b2e:	4649      	mov	r1, r9
 8008b30:	f7f7 fffc 	bl	8000b2c <__aeabi_dcmpun>
 8008b34:	b140      	cbz	r0, 8008b48 <_printf_float+0xec>
 8008b36:	464b      	mov	r3, r9
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	bfbc      	itt	lt
 8008b3c:	232d      	movlt	r3, #45	; 0x2d
 8008b3e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008b42:	4a7f      	ldr	r2, [pc, #508]	; (8008d40 <_printf_float+0x2e4>)
 8008b44:	4b7f      	ldr	r3, [pc, #508]	; (8008d44 <_printf_float+0x2e8>)
 8008b46:	e7d1      	b.n	8008aec <_printf_float+0x90>
 8008b48:	6863      	ldr	r3, [r4, #4]
 8008b4a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008b4e:	9206      	str	r2, [sp, #24]
 8008b50:	1c5a      	adds	r2, r3, #1
 8008b52:	d13f      	bne.n	8008bd4 <_printf_float+0x178>
 8008b54:	2306      	movs	r3, #6
 8008b56:	6063      	str	r3, [r4, #4]
 8008b58:	9b05      	ldr	r3, [sp, #20]
 8008b5a:	6861      	ldr	r1, [r4, #4]
 8008b5c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008b60:	2300      	movs	r3, #0
 8008b62:	9303      	str	r3, [sp, #12]
 8008b64:	ab0a      	add	r3, sp, #40	; 0x28
 8008b66:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008b6a:	ab09      	add	r3, sp, #36	; 0x24
 8008b6c:	ec49 8b10 	vmov	d0, r8, r9
 8008b70:	9300      	str	r3, [sp, #0]
 8008b72:	6022      	str	r2, [r4, #0]
 8008b74:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008b78:	4628      	mov	r0, r5
 8008b7a:	f7ff fecf 	bl	800891c <__cvt>
 8008b7e:	9b06      	ldr	r3, [sp, #24]
 8008b80:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008b82:	2b47      	cmp	r3, #71	; 0x47
 8008b84:	4680      	mov	r8, r0
 8008b86:	d108      	bne.n	8008b9a <_printf_float+0x13e>
 8008b88:	1cc8      	adds	r0, r1, #3
 8008b8a:	db02      	blt.n	8008b92 <_printf_float+0x136>
 8008b8c:	6863      	ldr	r3, [r4, #4]
 8008b8e:	4299      	cmp	r1, r3
 8008b90:	dd41      	ble.n	8008c16 <_printf_float+0x1ba>
 8008b92:	f1ab 0302 	sub.w	r3, fp, #2
 8008b96:	fa5f fb83 	uxtb.w	fp, r3
 8008b9a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008b9e:	d820      	bhi.n	8008be2 <_printf_float+0x186>
 8008ba0:	3901      	subs	r1, #1
 8008ba2:	465a      	mov	r2, fp
 8008ba4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008ba8:	9109      	str	r1, [sp, #36]	; 0x24
 8008baa:	f7ff ff19 	bl	80089e0 <__exponent>
 8008bae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008bb0:	1813      	adds	r3, r2, r0
 8008bb2:	2a01      	cmp	r2, #1
 8008bb4:	4681      	mov	r9, r0
 8008bb6:	6123      	str	r3, [r4, #16]
 8008bb8:	dc02      	bgt.n	8008bc0 <_printf_float+0x164>
 8008bba:	6822      	ldr	r2, [r4, #0]
 8008bbc:	07d2      	lsls	r2, r2, #31
 8008bbe:	d501      	bpl.n	8008bc4 <_printf_float+0x168>
 8008bc0:	3301      	adds	r3, #1
 8008bc2:	6123      	str	r3, [r4, #16]
 8008bc4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d09c      	beq.n	8008b06 <_printf_float+0xaa>
 8008bcc:	232d      	movs	r3, #45	; 0x2d
 8008bce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008bd2:	e798      	b.n	8008b06 <_printf_float+0xaa>
 8008bd4:	9a06      	ldr	r2, [sp, #24]
 8008bd6:	2a47      	cmp	r2, #71	; 0x47
 8008bd8:	d1be      	bne.n	8008b58 <_printf_float+0xfc>
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d1bc      	bne.n	8008b58 <_printf_float+0xfc>
 8008bde:	2301      	movs	r3, #1
 8008be0:	e7b9      	b.n	8008b56 <_printf_float+0xfa>
 8008be2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008be6:	d118      	bne.n	8008c1a <_printf_float+0x1be>
 8008be8:	2900      	cmp	r1, #0
 8008bea:	6863      	ldr	r3, [r4, #4]
 8008bec:	dd0b      	ble.n	8008c06 <_printf_float+0x1aa>
 8008bee:	6121      	str	r1, [r4, #16]
 8008bf0:	b913      	cbnz	r3, 8008bf8 <_printf_float+0x19c>
 8008bf2:	6822      	ldr	r2, [r4, #0]
 8008bf4:	07d0      	lsls	r0, r2, #31
 8008bf6:	d502      	bpl.n	8008bfe <_printf_float+0x1a2>
 8008bf8:	3301      	adds	r3, #1
 8008bfa:	440b      	add	r3, r1
 8008bfc:	6123      	str	r3, [r4, #16]
 8008bfe:	65a1      	str	r1, [r4, #88]	; 0x58
 8008c00:	f04f 0900 	mov.w	r9, #0
 8008c04:	e7de      	b.n	8008bc4 <_printf_float+0x168>
 8008c06:	b913      	cbnz	r3, 8008c0e <_printf_float+0x1b2>
 8008c08:	6822      	ldr	r2, [r4, #0]
 8008c0a:	07d2      	lsls	r2, r2, #31
 8008c0c:	d501      	bpl.n	8008c12 <_printf_float+0x1b6>
 8008c0e:	3302      	adds	r3, #2
 8008c10:	e7f4      	b.n	8008bfc <_printf_float+0x1a0>
 8008c12:	2301      	movs	r3, #1
 8008c14:	e7f2      	b.n	8008bfc <_printf_float+0x1a0>
 8008c16:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008c1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c1c:	4299      	cmp	r1, r3
 8008c1e:	db05      	blt.n	8008c2c <_printf_float+0x1d0>
 8008c20:	6823      	ldr	r3, [r4, #0]
 8008c22:	6121      	str	r1, [r4, #16]
 8008c24:	07d8      	lsls	r0, r3, #31
 8008c26:	d5ea      	bpl.n	8008bfe <_printf_float+0x1a2>
 8008c28:	1c4b      	adds	r3, r1, #1
 8008c2a:	e7e7      	b.n	8008bfc <_printf_float+0x1a0>
 8008c2c:	2900      	cmp	r1, #0
 8008c2e:	bfd4      	ite	le
 8008c30:	f1c1 0202 	rsble	r2, r1, #2
 8008c34:	2201      	movgt	r2, #1
 8008c36:	4413      	add	r3, r2
 8008c38:	e7e0      	b.n	8008bfc <_printf_float+0x1a0>
 8008c3a:	6823      	ldr	r3, [r4, #0]
 8008c3c:	055a      	lsls	r2, r3, #21
 8008c3e:	d407      	bmi.n	8008c50 <_printf_float+0x1f4>
 8008c40:	6923      	ldr	r3, [r4, #16]
 8008c42:	4642      	mov	r2, r8
 8008c44:	4631      	mov	r1, r6
 8008c46:	4628      	mov	r0, r5
 8008c48:	47b8      	blx	r7
 8008c4a:	3001      	adds	r0, #1
 8008c4c:	d12c      	bne.n	8008ca8 <_printf_float+0x24c>
 8008c4e:	e764      	b.n	8008b1a <_printf_float+0xbe>
 8008c50:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008c54:	f240 80e0 	bls.w	8008e18 <_printf_float+0x3bc>
 8008c58:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	2300      	movs	r3, #0
 8008c60:	f7f7 ff32 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c64:	2800      	cmp	r0, #0
 8008c66:	d034      	beq.n	8008cd2 <_printf_float+0x276>
 8008c68:	4a37      	ldr	r2, [pc, #220]	; (8008d48 <_printf_float+0x2ec>)
 8008c6a:	2301      	movs	r3, #1
 8008c6c:	4631      	mov	r1, r6
 8008c6e:	4628      	mov	r0, r5
 8008c70:	47b8      	blx	r7
 8008c72:	3001      	adds	r0, #1
 8008c74:	f43f af51 	beq.w	8008b1a <_printf_float+0xbe>
 8008c78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008c7c:	429a      	cmp	r2, r3
 8008c7e:	db02      	blt.n	8008c86 <_printf_float+0x22a>
 8008c80:	6823      	ldr	r3, [r4, #0]
 8008c82:	07d8      	lsls	r0, r3, #31
 8008c84:	d510      	bpl.n	8008ca8 <_printf_float+0x24c>
 8008c86:	ee18 3a10 	vmov	r3, s16
 8008c8a:	4652      	mov	r2, sl
 8008c8c:	4631      	mov	r1, r6
 8008c8e:	4628      	mov	r0, r5
 8008c90:	47b8      	blx	r7
 8008c92:	3001      	adds	r0, #1
 8008c94:	f43f af41 	beq.w	8008b1a <_printf_float+0xbe>
 8008c98:	f04f 0800 	mov.w	r8, #0
 8008c9c:	f104 091a 	add.w	r9, r4, #26
 8008ca0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ca2:	3b01      	subs	r3, #1
 8008ca4:	4543      	cmp	r3, r8
 8008ca6:	dc09      	bgt.n	8008cbc <_printf_float+0x260>
 8008ca8:	6823      	ldr	r3, [r4, #0]
 8008caa:	079b      	lsls	r3, r3, #30
 8008cac:	f100 8107 	bmi.w	8008ebe <_printf_float+0x462>
 8008cb0:	68e0      	ldr	r0, [r4, #12]
 8008cb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cb4:	4298      	cmp	r0, r3
 8008cb6:	bfb8      	it	lt
 8008cb8:	4618      	movlt	r0, r3
 8008cba:	e730      	b.n	8008b1e <_printf_float+0xc2>
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	464a      	mov	r2, r9
 8008cc0:	4631      	mov	r1, r6
 8008cc2:	4628      	mov	r0, r5
 8008cc4:	47b8      	blx	r7
 8008cc6:	3001      	adds	r0, #1
 8008cc8:	f43f af27 	beq.w	8008b1a <_printf_float+0xbe>
 8008ccc:	f108 0801 	add.w	r8, r8, #1
 8008cd0:	e7e6      	b.n	8008ca0 <_printf_float+0x244>
 8008cd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	dc39      	bgt.n	8008d4c <_printf_float+0x2f0>
 8008cd8:	4a1b      	ldr	r2, [pc, #108]	; (8008d48 <_printf_float+0x2ec>)
 8008cda:	2301      	movs	r3, #1
 8008cdc:	4631      	mov	r1, r6
 8008cde:	4628      	mov	r0, r5
 8008ce0:	47b8      	blx	r7
 8008ce2:	3001      	adds	r0, #1
 8008ce4:	f43f af19 	beq.w	8008b1a <_printf_float+0xbe>
 8008ce8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008cec:	4313      	orrs	r3, r2
 8008cee:	d102      	bne.n	8008cf6 <_printf_float+0x29a>
 8008cf0:	6823      	ldr	r3, [r4, #0]
 8008cf2:	07d9      	lsls	r1, r3, #31
 8008cf4:	d5d8      	bpl.n	8008ca8 <_printf_float+0x24c>
 8008cf6:	ee18 3a10 	vmov	r3, s16
 8008cfa:	4652      	mov	r2, sl
 8008cfc:	4631      	mov	r1, r6
 8008cfe:	4628      	mov	r0, r5
 8008d00:	47b8      	blx	r7
 8008d02:	3001      	adds	r0, #1
 8008d04:	f43f af09 	beq.w	8008b1a <_printf_float+0xbe>
 8008d08:	f04f 0900 	mov.w	r9, #0
 8008d0c:	f104 0a1a 	add.w	sl, r4, #26
 8008d10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d12:	425b      	negs	r3, r3
 8008d14:	454b      	cmp	r3, r9
 8008d16:	dc01      	bgt.n	8008d1c <_printf_float+0x2c0>
 8008d18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d1a:	e792      	b.n	8008c42 <_printf_float+0x1e6>
 8008d1c:	2301      	movs	r3, #1
 8008d1e:	4652      	mov	r2, sl
 8008d20:	4631      	mov	r1, r6
 8008d22:	4628      	mov	r0, r5
 8008d24:	47b8      	blx	r7
 8008d26:	3001      	adds	r0, #1
 8008d28:	f43f aef7 	beq.w	8008b1a <_printf_float+0xbe>
 8008d2c:	f109 0901 	add.w	r9, r9, #1
 8008d30:	e7ee      	b.n	8008d10 <_printf_float+0x2b4>
 8008d32:	bf00      	nop
 8008d34:	7fefffff 	.word	0x7fefffff
 8008d38:	0800bb76 	.word	0x0800bb76
 8008d3c:	0800bb7a 	.word	0x0800bb7a
 8008d40:	0800bb7e 	.word	0x0800bb7e
 8008d44:	0800bb82 	.word	0x0800bb82
 8008d48:	0800bb86 	.word	0x0800bb86
 8008d4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d4e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008d50:	429a      	cmp	r2, r3
 8008d52:	bfa8      	it	ge
 8008d54:	461a      	movge	r2, r3
 8008d56:	2a00      	cmp	r2, #0
 8008d58:	4691      	mov	r9, r2
 8008d5a:	dc37      	bgt.n	8008dcc <_printf_float+0x370>
 8008d5c:	f04f 0b00 	mov.w	fp, #0
 8008d60:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008d64:	f104 021a 	add.w	r2, r4, #26
 8008d68:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008d6a:	9305      	str	r3, [sp, #20]
 8008d6c:	eba3 0309 	sub.w	r3, r3, r9
 8008d70:	455b      	cmp	r3, fp
 8008d72:	dc33      	bgt.n	8008ddc <_printf_float+0x380>
 8008d74:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008d78:	429a      	cmp	r2, r3
 8008d7a:	db3b      	blt.n	8008df4 <_printf_float+0x398>
 8008d7c:	6823      	ldr	r3, [r4, #0]
 8008d7e:	07da      	lsls	r2, r3, #31
 8008d80:	d438      	bmi.n	8008df4 <_printf_float+0x398>
 8008d82:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008d86:	eba2 0903 	sub.w	r9, r2, r3
 8008d8a:	9b05      	ldr	r3, [sp, #20]
 8008d8c:	1ad2      	subs	r2, r2, r3
 8008d8e:	4591      	cmp	r9, r2
 8008d90:	bfa8      	it	ge
 8008d92:	4691      	movge	r9, r2
 8008d94:	f1b9 0f00 	cmp.w	r9, #0
 8008d98:	dc35      	bgt.n	8008e06 <_printf_float+0x3aa>
 8008d9a:	f04f 0800 	mov.w	r8, #0
 8008d9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008da2:	f104 0a1a 	add.w	sl, r4, #26
 8008da6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008daa:	1a9b      	subs	r3, r3, r2
 8008dac:	eba3 0309 	sub.w	r3, r3, r9
 8008db0:	4543      	cmp	r3, r8
 8008db2:	f77f af79 	ble.w	8008ca8 <_printf_float+0x24c>
 8008db6:	2301      	movs	r3, #1
 8008db8:	4652      	mov	r2, sl
 8008dba:	4631      	mov	r1, r6
 8008dbc:	4628      	mov	r0, r5
 8008dbe:	47b8      	blx	r7
 8008dc0:	3001      	adds	r0, #1
 8008dc2:	f43f aeaa 	beq.w	8008b1a <_printf_float+0xbe>
 8008dc6:	f108 0801 	add.w	r8, r8, #1
 8008dca:	e7ec      	b.n	8008da6 <_printf_float+0x34a>
 8008dcc:	4613      	mov	r3, r2
 8008dce:	4631      	mov	r1, r6
 8008dd0:	4642      	mov	r2, r8
 8008dd2:	4628      	mov	r0, r5
 8008dd4:	47b8      	blx	r7
 8008dd6:	3001      	adds	r0, #1
 8008dd8:	d1c0      	bne.n	8008d5c <_printf_float+0x300>
 8008dda:	e69e      	b.n	8008b1a <_printf_float+0xbe>
 8008ddc:	2301      	movs	r3, #1
 8008dde:	4631      	mov	r1, r6
 8008de0:	4628      	mov	r0, r5
 8008de2:	9205      	str	r2, [sp, #20]
 8008de4:	47b8      	blx	r7
 8008de6:	3001      	adds	r0, #1
 8008de8:	f43f ae97 	beq.w	8008b1a <_printf_float+0xbe>
 8008dec:	9a05      	ldr	r2, [sp, #20]
 8008dee:	f10b 0b01 	add.w	fp, fp, #1
 8008df2:	e7b9      	b.n	8008d68 <_printf_float+0x30c>
 8008df4:	ee18 3a10 	vmov	r3, s16
 8008df8:	4652      	mov	r2, sl
 8008dfa:	4631      	mov	r1, r6
 8008dfc:	4628      	mov	r0, r5
 8008dfe:	47b8      	blx	r7
 8008e00:	3001      	adds	r0, #1
 8008e02:	d1be      	bne.n	8008d82 <_printf_float+0x326>
 8008e04:	e689      	b.n	8008b1a <_printf_float+0xbe>
 8008e06:	9a05      	ldr	r2, [sp, #20]
 8008e08:	464b      	mov	r3, r9
 8008e0a:	4442      	add	r2, r8
 8008e0c:	4631      	mov	r1, r6
 8008e0e:	4628      	mov	r0, r5
 8008e10:	47b8      	blx	r7
 8008e12:	3001      	adds	r0, #1
 8008e14:	d1c1      	bne.n	8008d9a <_printf_float+0x33e>
 8008e16:	e680      	b.n	8008b1a <_printf_float+0xbe>
 8008e18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e1a:	2a01      	cmp	r2, #1
 8008e1c:	dc01      	bgt.n	8008e22 <_printf_float+0x3c6>
 8008e1e:	07db      	lsls	r3, r3, #31
 8008e20:	d53a      	bpl.n	8008e98 <_printf_float+0x43c>
 8008e22:	2301      	movs	r3, #1
 8008e24:	4642      	mov	r2, r8
 8008e26:	4631      	mov	r1, r6
 8008e28:	4628      	mov	r0, r5
 8008e2a:	47b8      	blx	r7
 8008e2c:	3001      	adds	r0, #1
 8008e2e:	f43f ae74 	beq.w	8008b1a <_printf_float+0xbe>
 8008e32:	ee18 3a10 	vmov	r3, s16
 8008e36:	4652      	mov	r2, sl
 8008e38:	4631      	mov	r1, r6
 8008e3a:	4628      	mov	r0, r5
 8008e3c:	47b8      	blx	r7
 8008e3e:	3001      	adds	r0, #1
 8008e40:	f43f ae6b 	beq.w	8008b1a <_printf_float+0xbe>
 8008e44:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008e48:	2200      	movs	r2, #0
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8008e50:	f7f7 fe3a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e54:	b9d8      	cbnz	r0, 8008e8e <_printf_float+0x432>
 8008e56:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8008e5a:	f108 0201 	add.w	r2, r8, #1
 8008e5e:	4631      	mov	r1, r6
 8008e60:	4628      	mov	r0, r5
 8008e62:	47b8      	blx	r7
 8008e64:	3001      	adds	r0, #1
 8008e66:	d10e      	bne.n	8008e86 <_printf_float+0x42a>
 8008e68:	e657      	b.n	8008b1a <_printf_float+0xbe>
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	4652      	mov	r2, sl
 8008e6e:	4631      	mov	r1, r6
 8008e70:	4628      	mov	r0, r5
 8008e72:	47b8      	blx	r7
 8008e74:	3001      	adds	r0, #1
 8008e76:	f43f ae50 	beq.w	8008b1a <_printf_float+0xbe>
 8008e7a:	f108 0801 	add.w	r8, r8, #1
 8008e7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e80:	3b01      	subs	r3, #1
 8008e82:	4543      	cmp	r3, r8
 8008e84:	dcf1      	bgt.n	8008e6a <_printf_float+0x40e>
 8008e86:	464b      	mov	r3, r9
 8008e88:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008e8c:	e6da      	b.n	8008c44 <_printf_float+0x1e8>
 8008e8e:	f04f 0800 	mov.w	r8, #0
 8008e92:	f104 0a1a 	add.w	sl, r4, #26
 8008e96:	e7f2      	b.n	8008e7e <_printf_float+0x422>
 8008e98:	2301      	movs	r3, #1
 8008e9a:	4642      	mov	r2, r8
 8008e9c:	e7df      	b.n	8008e5e <_printf_float+0x402>
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	464a      	mov	r2, r9
 8008ea2:	4631      	mov	r1, r6
 8008ea4:	4628      	mov	r0, r5
 8008ea6:	47b8      	blx	r7
 8008ea8:	3001      	adds	r0, #1
 8008eaa:	f43f ae36 	beq.w	8008b1a <_printf_float+0xbe>
 8008eae:	f108 0801 	add.w	r8, r8, #1
 8008eb2:	68e3      	ldr	r3, [r4, #12]
 8008eb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008eb6:	1a5b      	subs	r3, r3, r1
 8008eb8:	4543      	cmp	r3, r8
 8008eba:	dcf0      	bgt.n	8008e9e <_printf_float+0x442>
 8008ebc:	e6f8      	b.n	8008cb0 <_printf_float+0x254>
 8008ebe:	f04f 0800 	mov.w	r8, #0
 8008ec2:	f104 0919 	add.w	r9, r4, #25
 8008ec6:	e7f4      	b.n	8008eb2 <_printf_float+0x456>

08008ec8 <malloc>:
 8008ec8:	4b02      	ldr	r3, [pc, #8]	; (8008ed4 <malloc+0xc>)
 8008eca:	4601      	mov	r1, r0
 8008ecc:	6818      	ldr	r0, [r3, #0]
 8008ece:	f000 b82b 	b.w	8008f28 <_malloc_r>
 8008ed2:	bf00      	nop
 8008ed4:	2000006c 	.word	0x2000006c

08008ed8 <free>:
 8008ed8:	4b02      	ldr	r3, [pc, #8]	; (8008ee4 <free+0xc>)
 8008eda:	4601      	mov	r1, r0
 8008edc:	6818      	ldr	r0, [r3, #0]
 8008ede:	f001 ba49 	b.w	800a374 <_free_r>
 8008ee2:	bf00      	nop
 8008ee4:	2000006c 	.word	0x2000006c

08008ee8 <sbrk_aligned>:
 8008ee8:	b570      	push	{r4, r5, r6, lr}
 8008eea:	4e0e      	ldr	r6, [pc, #56]	; (8008f24 <sbrk_aligned+0x3c>)
 8008eec:	460c      	mov	r4, r1
 8008eee:	6831      	ldr	r1, [r6, #0]
 8008ef0:	4605      	mov	r5, r0
 8008ef2:	b911      	cbnz	r1, 8008efa <sbrk_aligned+0x12>
 8008ef4:	f000 fb78 	bl	80095e8 <_sbrk_r>
 8008ef8:	6030      	str	r0, [r6, #0]
 8008efa:	4621      	mov	r1, r4
 8008efc:	4628      	mov	r0, r5
 8008efe:	f000 fb73 	bl	80095e8 <_sbrk_r>
 8008f02:	1c43      	adds	r3, r0, #1
 8008f04:	d00a      	beq.n	8008f1c <sbrk_aligned+0x34>
 8008f06:	1cc4      	adds	r4, r0, #3
 8008f08:	f024 0403 	bic.w	r4, r4, #3
 8008f0c:	42a0      	cmp	r0, r4
 8008f0e:	d007      	beq.n	8008f20 <sbrk_aligned+0x38>
 8008f10:	1a21      	subs	r1, r4, r0
 8008f12:	4628      	mov	r0, r5
 8008f14:	f000 fb68 	bl	80095e8 <_sbrk_r>
 8008f18:	3001      	adds	r0, #1
 8008f1a:	d101      	bne.n	8008f20 <sbrk_aligned+0x38>
 8008f1c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008f20:	4620      	mov	r0, r4
 8008f22:	bd70      	pop	{r4, r5, r6, pc}
 8008f24:	20004c98 	.word	0x20004c98

08008f28 <_malloc_r>:
 8008f28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f2c:	1ccd      	adds	r5, r1, #3
 8008f2e:	f025 0503 	bic.w	r5, r5, #3
 8008f32:	3508      	adds	r5, #8
 8008f34:	2d0c      	cmp	r5, #12
 8008f36:	bf38      	it	cc
 8008f38:	250c      	movcc	r5, #12
 8008f3a:	2d00      	cmp	r5, #0
 8008f3c:	4607      	mov	r7, r0
 8008f3e:	db01      	blt.n	8008f44 <_malloc_r+0x1c>
 8008f40:	42a9      	cmp	r1, r5
 8008f42:	d905      	bls.n	8008f50 <_malloc_r+0x28>
 8008f44:	230c      	movs	r3, #12
 8008f46:	603b      	str	r3, [r7, #0]
 8008f48:	2600      	movs	r6, #0
 8008f4a:	4630      	mov	r0, r6
 8008f4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f50:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009024 <_malloc_r+0xfc>
 8008f54:	f000 f9f8 	bl	8009348 <__malloc_lock>
 8008f58:	f8d8 3000 	ldr.w	r3, [r8]
 8008f5c:	461c      	mov	r4, r3
 8008f5e:	bb5c      	cbnz	r4, 8008fb8 <_malloc_r+0x90>
 8008f60:	4629      	mov	r1, r5
 8008f62:	4638      	mov	r0, r7
 8008f64:	f7ff ffc0 	bl	8008ee8 <sbrk_aligned>
 8008f68:	1c43      	adds	r3, r0, #1
 8008f6a:	4604      	mov	r4, r0
 8008f6c:	d155      	bne.n	800901a <_malloc_r+0xf2>
 8008f6e:	f8d8 4000 	ldr.w	r4, [r8]
 8008f72:	4626      	mov	r6, r4
 8008f74:	2e00      	cmp	r6, #0
 8008f76:	d145      	bne.n	8009004 <_malloc_r+0xdc>
 8008f78:	2c00      	cmp	r4, #0
 8008f7a:	d048      	beq.n	800900e <_malloc_r+0xe6>
 8008f7c:	6823      	ldr	r3, [r4, #0]
 8008f7e:	4631      	mov	r1, r6
 8008f80:	4638      	mov	r0, r7
 8008f82:	eb04 0903 	add.w	r9, r4, r3
 8008f86:	f000 fb2f 	bl	80095e8 <_sbrk_r>
 8008f8a:	4581      	cmp	r9, r0
 8008f8c:	d13f      	bne.n	800900e <_malloc_r+0xe6>
 8008f8e:	6821      	ldr	r1, [r4, #0]
 8008f90:	1a6d      	subs	r5, r5, r1
 8008f92:	4629      	mov	r1, r5
 8008f94:	4638      	mov	r0, r7
 8008f96:	f7ff ffa7 	bl	8008ee8 <sbrk_aligned>
 8008f9a:	3001      	adds	r0, #1
 8008f9c:	d037      	beq.n	800900e <_malloc_r+0xe6>
 8008f9e:	6823      	ldr	r3, [r4, #0]
 8008fa0:	442b      	add	r3, r5
 8008fa2:	6023      	str	r3, [r4, #0]
 8008fa4:	f8d8 3000 	ldr.w	r3, [r8]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d038      	beq.n	800901e <_malloc_r+0xf6>
 8008fac:	685a      	ldr	r2, [r3, #4]
 8008fae:	42a2      	cmp	r2, r4
 8008fb0:	d12b      	bne.n	800900a <_malloc_r+0xe2>
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	605a      	str	r2, [r3, #4]
 8008fb6:	e00f      	b.n	8008fd8 <_malloc_r+0xb0>
 8008fb8:	6822      	ldr	r2, [r4, #0]
 8008fba:	1b52      	subs	r2, r2, r5
 8008fbc:	d41f      	bmi.n	8008ffe <_malloc_r+0xd6>
 8008fbe:	2a0b      	cmp	r2, #11
 8008fc0:	d917      	bls.n	8008ff2 <_malloc_r+0xca>
 8008fc2:	1961      	adds	r1, r4, r5
 8008fc4:	42a3      	cmp	r3, r4
 8008fc6:	6025      	str	r5, [r4, #0]
 8008fc8:	bf18      	it	ne
 8008fca:	6059      	strne	r1, [r3, #4]
 8008fcc:	6863      	ldr	r3, [r4, #4]
 8008fce:	bf08      	it	eq
 8008fd0:	f8c8 1000 	streq.w	r1, [r8]
 8008fd4:	5162      	str	r2, [r4, r5]
 8008fd6:	604b      	str	r3, [r1, #4]
 8008fd8:	4638      	mov	r0, r7
 8008fda:	f104 060b 	add.w	r6, r4, #11
 8008fde:	f000 f9b9 	bl	8009354 <__malloc_unlock>
 8008fe2:	f026 0607 	bic.w	r6, r6, #7
 8008fe6:	1d23      	adds	r3, r4, #4
 8008fe8:	1af2      	subs	r2, r6, r3
 8008fea:	d0ae      	beq.n	8008f4a <_malloc_r+0x22>
 8008fec:	1b9b      	subs	r3, r3, r6
 8008fee:	50a3      	str	r3, [r4, r2]
 8008ff0:	e7ab      	b.n	8008f4a <_malloc_r+0x22>
 8008ff2:	42a3      	cmp	r3, r4
 8008ff4:	6862      	ldr	r2, [r4, #4]
 8008ff6:	d1dd      	bne.n	8008fb4 <_malloc_r+0x8c>
 8008ff8:	f8c8 2000 	str.w	r2, [r8]
 8008ffc:	e7ec      	b.n	8008fd8 <_malloc_r+0xb0>
 8008ffe:	4623      	mov	r3, r4
 8009000:	6864      	ldr	r4, [r4, #4]
 8009002:	e7ac      	b.n	8008f5e <_malloc_r+0x36>
 8009004:	4634      	mov	r4, r6
 8009006:	6876      	ldr	r6, [r6, #4]
 8009008:	e7b4      	b.n	8008f74 <_malloc_r+0x4c>
 800900a:	4613      	mov	r3, r2
 800900c:	e7cc      	b.n	8008fa8 <_malloc_r+0x80>
 800900e:	230c      	movs	r3, #12
 8009010:	603b      	str	r3, [r7, #0]
 8009012:	4638      	mov	r0, r7
 8009014:	f000 f99e 	bl	8009354 <__malloc_unlock>
 8009018:	e797      	b.n	8008f4a <_malloc_r+0x22>
 800901a:	6025      	str	r5, [r4, #0]
 800901c:	e7dc      	b.n	8008fd8 <_malloc_r+0xb0>
 800901e:	605b      	str	r3, [r3, #4]
 8009020:	deff      	udf	#255	; 0xff
 8009022:	bf00      	nop
 8009024:	20004c94 	.word	0x20004c94

08009028 <_printf_common>:
 8009028:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800902c:	4616      	mov	r6, r2
 800902e:	4699      	mov	r9, r3
 8009030:	688a      	ldr	r2, [r1, #8]
 8009032:	690b      	ldr	r3, [r1, #16]
 8009034:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009038:	4293      	cmp	r3, r2
 800903a:	bfb8      	it	lt
 800903c:	4613      	movlt	r3, r2
 800903e:	6033      	str	r3, [r6, #0]
 8009040:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009044:	4607      	mov	r7, r0
 8009046:	460c      	mov	r4, r1
 8009048:	b10a      	cbz	r2, 800904e <_printf_common+0x26>
 800904a:	3301      	adds	r3, #1
 800904c:	6033      	str	r3, [r6, #0]
 800904e:	6823      	ldr	r3, [r4, #0]
 8009050:	0699      	lsls	r1, r3, #26
 8009052:	bf42      	ittt	mi
 8009054:	6833      	ldrmi	r3, [r6, #0]
 8009056:	3302      	addmi	r3, #2
 8009058:	6033      	strmi	r3, [r6, #0]
 800905a:	6825      	ldr	r5, [r4, #0]
 800905c:	f015 0506 	ands.w	r5, r5, #6
 8009060:	d106      	bne.n	8009070 <_printf_common+0x48>
 8009062:	f104 0a19 	add.w	sl, r4, #25
 8009066:	68e3      	ldr	r3, [r4, #12]
 8009068:	6832      	ldr	r2, [r6, #0]
 800906a:	1a9b      	subs	r3, r3, r2
 800906c:	42ab      	cmp	r3, r5
 800906e:	dc26      	bgt.n	80090be <_printf_common+0x96>
 8009070:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009074:	1e13      	subs	r3, r2, #0
 8009076:	6822      	ldr	r2, [r4, #0]
 8009078:	bf18      	it	ne
 800907a:	2301      	movne	r3, #1
 800907c:	0692      	lsls	r2, r2, #26
 800907e:	d42b      	bmi.n	80090d8 <_printf_common+0xb0>
 8009080:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009084:	4649      	mov	r1, r9
 8009086:	4638      	mov	r0, r7
 8009088:	47c0      	blx	r8
 800908a:	3001      	adds	r0, #1
 800908c:	d01e      	beq.n	80090cc <_printf_common+0xa4>
 800908e:	6823      	ldr	r3, [r4, #0]
 8009090:	6922      	ldr	r2, [r4, #16]
 8009092:	f003 0306 	and.w	r3, r3, #6
 8009096:	2b04      	cmp	r3, #4
 8009098:	bf02      	ittt	eq
 800909a:	68e5      	ldreq	r5, [r4, #12]
 800909c:	6833      	ldreq	r3, [r6, #0]
 800909e:	1aed      	subeq	r5, r5, r3
 80090a0:	68a3      	ldr	r3, [r4, #8]
 80090a2:	bf0c      	ite	eq
 80090a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80090a8:	2500      	movne	r5, #0
 80090aa:	4293      	cmp	r3, r2
 80090ac:	bfc4      	itt	gt
 80090ae:	1a9b      	subgt	r3, r3, r2
 80090b0:	18ed      	addgt	r5, r5, r3
 80090b2:	2600      	movs	r6, #0
 80090b4:	341a      	adds	r4, #26
 80090b6:	42b5      	cmp	r5, r6
 80090b8:	d11a      	bne.n	80090f0 <_printf_common+0xc8>
 80090ba:	2000      	movs	r0, #0
 80090bc:	e008      	b.n	80090d0 <_printf_common+0xa8>
 80090be:	2301      	movs	r3, #1
 80090c0:	4652      	mov	r2, sl
 80090c2:	4649      	mov	r1, r9
 80090c4:	4638      	mov	r0, r7
 80090c6:	47c0      	blx	r8
 80090c8:	3001      	adds	r0, #1
 80090ca:	d103      	bne.n	80090d4 <_printf_common+0xac>
 80090cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80090d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090d4:	3501      	adds	r5, #1
 80090d6:	e7c6      	b.n	8009066 <_printf_common+0x3e>
 80090d8:	18e1      	adds	r1, r4, r3
 80090da:	1c5a      	adds	r2, r3, #1
 80090dc:	2030      	movs	r0, #48	; 0x30
 80090de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80090e2:	4422      	add	r2, r4
 80090e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80090e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80090ec:	3302      	adds	r3, #2
 80090ee:	e7c7      	b.n	8009080 <_printf_common+0x58>
 80090f0:	2301      	movs	r3, #1
 80090f2:	4622      	mov	r2, r4
 80090f4:	4649      	mov	r1, r9
 80090f6:	4638      	mov	r0, r7
 80090f8:	47c0      	blx	r8
 80090fa:	3001      	adds	r0, #1
 80090fc:	d0e6      	beq.n	80090cc <_printf_common+0xa4>
 80090fe:	3601      	adds	r6, #1
 8009100:	e7d9      	b.n	80090b6 <_printf_common+0x8e>
	...

08009104 <_printf_i>:
 8009104:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009108:	7e0f      	ldrb	r7, [r1, #24]
 800910a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800910c:	2f78      	cmp	r7, #120	; 0x78
 800910e:	4691      	mov	r9, r2
 8009110:	4680      	mov	r8, r0
 8009112:	460c      	mov	r4, r1
 8009114:	469a      	mov	sl, r3
 8009116:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800911a:	d807      	bhi.n	800912c <_printf_i+0x28>
 800911c:	2f62      	cmp	r7, #98	; 0x62
 800911e:	d80a      	bhi.n	8009136 <_printf_i+0x32>
 8009120:	2f00      	cmp	r7, #0
 8009122:	f000 80d4 	beq.w	80092ce <_printf_i+0x1ca>
 8009126:	2f58      	cmp	r7, #88	; 0x58
 8009128:	f000 80c0 	beq.w	80092ac <_printf_i+0x1a8>
 800912c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009130:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009134:	e03a      	b.n	80091ac <_printf_i+0xa8>
 8009136:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800913a:	2b15      	cmp	r3, #21
 800913c:	d8f6      	bhi.n	800912c <_printf_i+0x28>
 800913e:	a101      	add	r1, pc, #4	; (adr r1, 8009144 <_printf_i+0x40>)
 8009140:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009144:	0800919d 	.word	0x0800919d
 8009148:	080091b1 	.word	0x080091b1
 800914c:	0800912d 	.word	0x0800912d
 8009150:	0800912d 	.word	0x0800912d
 8009154:	0800912d 	.word	0x0800912d
 8009158:	0800912d 	.word	0x0800912d
 800915c:	080091b1 	.word	0x080091b1
 8009160:	0800912d 	.word	0x0800912d
 8009164:	0800912d 	.word	0x0800912d
 8009168:	0800912d 	.word	0x0800912d
 800916c:	0800912d 	.word	0x0800912d
 8009170:	080092b5 	.word	0x080092b5
 8009174:	080091dd 	.word	0x080091dd
 8009178:	0800926f 	.word	0x0800926f
 800917c:	0800912d 	.word	0x0800912d
 8009180:	0800912d 	.word	0x0800912d
 8009184:	080092d7 	.word	0x080092d7
 8009188:	0800912d 	.word	0x0800912d
 800918c:	080091dd 	.word	0x080091dd
 8009190:	0800912d 	.word	0x0800912d
 8009194:	0800912d 	.word	0x0800912d
 8009198:	08009277 	.word	0x08009277
 800919c:	682b      	ldr	r3, [r5, #0]
 800919e:	1d1a      	adds	r2, r3, #4
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	602a      	str	r2, [r5, #0]
 80091a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80091a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80091ac:	2301      	movs	r3, #1
 80091ae:	e09f      	b.n	80092f0 <_printf_i+0x1ec>
 80091b0:	6820      	ldr	r0, [r4, #0]
 80091b2:	682b      	ldr	r3, [r5, #0]
 80091b4:	0607      	lsls	r7, r0, #24
 80091b6:	f103 0104 	add.w	r1, r3, #4
 80091ba:	6029      	str	r1, [r5, #0]
 80091bc:	d501      	bpl.n	80091c2 <_printf_i+0xbe>
 80091be:	681e      	ldr	r6, [r3, #0]
 80091c0:	e003      	b.n	80091ca <_printf_i+0xc6>
 80091c2:	0646      	lsls	r6, r0, #25
 80091c4:	d5fb      	bpl.n	80091be <_printf_i+0xba>
 80091c6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80091ca:	2e00      	cmp	r6, #0
 80091cc:	da03      	bge.n	80091d6 <_printf_i+0xd2>
 80091ce:	232d      	movs	r3, #45	; 0x2d
 80091d0:	4276      	negs	r6, r6
 80091d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80091d6:	485a      	ldr	r0, [pc, #360]	; (8009340 <_printf_i+0x23c>)
 80091d8:	230a      	movs	r3, #10
 80091da:	e012      	b.n	8009202 <_printf_i+0xfe>
 80091dc:	682b      	ldr	r3, [r5, #0]
 80091de:	6820      	ldr	r0, [r4, #0]
 80091e0:	1d19      	adds	r1, r3, #4
 80091e2:	6029      	str	r1, [r5, #0]
 80091e4:	0605      	lsls	r5, r0, #24
 80091e6:	d501      	bpl.n	80091ec <_printf_i+0xe8>
 80091e8:	681e      	ldr	r6, [r3, #0]
 80091ea:	e002      	b.n	80091f2 <_printf_i+0xee>
 80091ec:	0641      	lsls	r1, r0, #25
 80091ee:	d5fb      	bpl.n	80091e8 <_printf_i+0xe4>
 80091f0:	881e      	ldrh	r6, [r3, #0]
 80091f2:	4853      	ldr	r0, [pc, #332]	; (8009340 <_printf_i+0x23c>)
 80091f4:	2f6f      	cmp	r7, #111	; 0x6f
 80091f6:	bf0c      	ite	eq
 80091f8:	2308      	moveq	r3, #8
 80091fa:	230a      	movne	r3, #10
 80091fc:	2100      	movs	r1, #0
 80091fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009202:	6865      	ldr	r5, [r4, #4]
 8009204:	60a5      	str	r5, [r4, #8]
 8009206:	2d00      	cmp	r5, #0
 8009208:	bfa2      	ittt	ge
 800920a:	6821      	ldrge	r1, [r4, #0]
 800920c:	f021 0104 	bicge.w	r1, r1, #4
 8009210:	6021      	strge	r1, [r4, #0]
 8009212:	b90e      	cbnz	r6, 8009218 <_printf_i+0x114>
 8009214:	2d00      	cmp	r5, #0
 8009216:	d04b      	beq.n	80092b0 <_printf_i+0x1ac>
 8009218:	4615      	mov	r5, r2
 800921a:	fbb6 f1f3 	udiv	r1, r6, r3
 800921e:	fb03 6711 	mls	r7, r3, r1, r6
 8009222:	5dc7      	ldrb	r7, [r0, r7]
 8009224:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009228:	4637      	mov	r7, r6
 800922a:	42bb      	cmp	r3, r7
 800922c:	460e      	mov	r6, r1
 800922e:	d9f4      	bls.n	800921a <_printf_i+0x116>
 8009230:	2b08      	cmp	r3, #8
 8009232:	d10b      	bne.n	800924c <_printf_i+0x148>
 8009234:	6823      	ldr	r3, [r4, #0]
 8009236:	07de      	lsls	r6, r3, #31
 8009238:	d508      	bpl.n	800924c <_printf_i+0x148>
 800923a:	6923      	ldr	r3, [r4, #16]
 800923c:	6861      	ldr	r1, [r4, #4]
 800923e:	4299      	cmp	r1, r3
 8009240:	bfde      	ittt	le
 8009242:	2330      	movle	r3, #48	; 0x30
 8009244:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009248:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800924c:	1b52      	subs	r2, r2, r5
 800924e:	6122      	str	r2, [r4, #16]
 8009250:	f8cd a000 	str.w	sl, [sp]
 8009254:	464b      	mov	r3, r9
 8009256:	aa03      	add	r2, sp, #12
 8009258:	4621      	mov	r1, r4
 800925a:	4640      	mov	r0, r8
 800925c:	f7ff fee4 	bl	8009028 <_printf_common>
 8009260:	3001      	adds	r0, #1
 8009262:	d14a      	bne.n	80092fa <_printf_i+0x1f6>
 8009264:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009268:	b004      	add	sp, #16
 800926a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800926e:	6823      	ldr	r3, [r4, #0]
 8009270:	f043 0320 	orr.w	r3, r3, #32
 8009274:	6023      	str	r3, [r4, #0]
 8009276:	4833      	ldr	r0, [pc, #204]	; (8009344 <_printf_i+0x240>)
 8009278:	2778      	movs	r7, #120	; 0x78
 800927a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800927e:	6823      	ldr	r3, [r4, #0]
 8009280:	6829      	ldr	r1, [r5, #0]
 8009282:	061f      	lsls	r7, r3, #24
 8009284:	f851 6b04 	ldr.w	r6, [r1], #4
 8009288:	d402      	bmi.n	8009290 <_printf_i+0x18c>
 800928a:	065f      	lsls	r7, r3, #25
 800928c:	bf48      	it	mi
 800928e:	b2b6      	uxthmi	r6, r6
 8009290:	07df      	lsls	r7, r3, #31
 8009292:	bf48      	it	mi
 8009294:	f043 0320 	orrmi.w	r3, r3, #32
 8009298:	6029      	str	r1, [r5, #0]
 800929a:	bf48      	it	mi
 800929c:	6023      	strmi	r3, [r4, #0]
 800929e:	b91e      	cbnz	r6, 80092a8 <_printf_i+0x1a4>
 80092a0:	6823      	ldr	r3, [r4, #0]
 80092a2:	f023 0320 	bic.w	r3, r3, #32
 80092a6:	6023      	str	r3, [r4, #0]
 80092a8:	2310      	movs	r3, #16
 80092aa:	e7a7      	b.n	80091fc <_printf_i+0xf8>
 80092ac:	4824      	ldr	r0, [pc, #144]	; (8009340 <_printf_i+0x23c>)
 80092ae:	e7e4      	b.n	800927a <_printf_i+0x176>
 80092b0:	4615      	mov	r5, r2
 80092b2:	e7bd      	b.n	8009230 <_printf_i+0x12c>
 80092b4:	682b      	ldr	r3, [r5, #0]
 80092b6:	6826      	ldr	r6, [r4, #0]
 80092b8:	6961      	ldr	r1, [r4, #20]
 80092ba:	1d18      	adds	r0, r3, #4
 80092bc:	6028      	str	r0, [r5, #0]
 80092be:	0635      	lsls	r5, r6, #24
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	d501      	bpl.n	80092c8 <_printf_i+0x1c4>
 80092c4:	6019      	str	r1, [r3, #0]
 80092c6:	e002      	b.n	80092ce <_printf_i+0x1ca>
 80092c8:	0670      	lsls	r0, r6, #25
 80092ca:	d5fb      	bpl.n	80092c4 <_printf_i+0x1c0>
 80092cc:	8019      	strh	r1, [r3, #0]
 80092ce:	2300      	movs	r3, #0
 80092d0:	6123      	str	r3, [r4, #16]
 80092d2:	4615      	mov	r5, r2
 80092d4:	e7bc      	b.n	8009250 <_printf_i+0x14c>
 80092d6:	682b      	ldr	r3, [r5, #0]
 80092d8:	1d1a      	adds	r2, r3, #4
 80092da:	602a      	str	r2, [r5, #0]
 80092dc:	681d      	ldr	r5, [r3, #0]
 80092de:	6862      	ldr	r2, [r4, #4]
 80092e0:	2100      	movs	r1, #0
 80092e2:	4628      	mov	r0, r5
 80092e4:	f7f6 ff74 	bl	80001d0 <memchr>
 80092e8:	b108      	cbz	r0, 80092ee <_printf_i+0x1ea>
 80092ea:	1b40      	subs	r0, r0, r5
 80092ec:	6060      	str	r0, [r4, #4]
 80092ee:	6863      	ldr	r3, [r4, #4]
 80092f0:	6123      	str	r3, [r4, #16]
 80092f2:	2300      	movs	r3, #0
 80092f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80092f8:	e7aa      	b.n	8009250 <_printf_i+0x14c>
 80092fa:	6923      	ldr	r3, [r4, #16]
 80092fc:	462a      	mov	r2, r5
 80092fe:	4649      	mov	r1, r9
 8009300:	4640      	mov	r0, r8
 8009302:	47d0      	blx	sl
 8009304:	3001      	adds	r0, #1
 8009306:	d0ad      	beq.n	8009264 <_printf_i+0x160>
 8009308:	6823      	ldr	r3, [r4, #0]
 800930a:	079b      	lsls	r3, r3, #30
 800930c:	d413      	bmi.n	8009336 <_printf_i+0x232>
 800930e:	68e0      	ldr	r0, [r4, #12]
 8009310:	9b03      	ldr	r3, [sp, #12]
 8009312:	4298      	cmp	r0, r3
 8009314:	bfb8      	it	lt
 8009316:	4618      	movlt	r0, r3
 8009318:	e7a6      	b.n	8009268 <_printf_i+0x164>
 800931a:	2301      	movs	r3, #1
 800931c:	4632      	mov	r2, r6
 800931e:	4649      	mov	r1, r9
 8009320:	4640      	mov	r0, r8
 8009322:	47d0      	blx	sl
 8009324:	3001      	adds	r0, #1
 8009326:	d09d      	beq.n	8009264 <_printf_i+0x160>
 8009328:	3501      	adds	r5, #1
 800932a:	68e3      	ldr	r3, [r4, #12]
 800932c:	9903      	ldr	r1, [sp, #12]
 800932e:	1a5b      	subs	r3, r3, r1
 8009330:	42ab      	cmp	r3, r5
 8009332:	dcf2      	bgt.n	800931a <_printf_i+0x216>
 8009334:	e7eb      	b.n	800930e <_printf_i+0x20a>
 8009336:	2500      	movs	r5, #0
 8009338:	f104 0619 	add.w	r6, r4, #25
 800933c:	e7f5      	b.n	800932a <_printf_i+0x226>
 800933e:	bf00      	nop
 8009340:	0800bb88 	.word	0x0800bb88
 8009344:	0800bb99 	.word	0x0800bb99

08009348 <__malloc_lock>:
 8009348:	4801      	ldr	r0, [pc, #4]	; (8009350 <__malloc_lock+0x8>)
 800934a:	f000 b988 	b.w	800965e <__retarget_lock_acquire_recursive>
 800934e:	bf00      	nop
 8009350:	20004dd8 	.word	0x20004dd8

08009354 <__malloc_unlock>:
 8009354:	4801      	ldr	r0, [pc, #4]	; (800935c <__malloc_unlock+0x8>)
 8009356:	f000 b983 	b.w	8009660 <__retarget_lock_release_recursive>
 800935a:	bf00      	nop
 800935c:	20004dd8 	.word	0x20004dd8

08009360 <siprintf>:
 8009360:	b40e      	push	{r1, r2, r3}
 8009362:	b500      	push	{lr}
 8009364:	b09c      	sub	sp, #112	; 0x70
 8009366:	ab1d      	add	r3, sp, #116	; 0x74
 8009368:	9002      	str	r0, [sp, #8]
 800936a:	9006      	str	r0, [sp, #24]
 800936c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009370:	4809      	ldr	r0, [pc, #36]	; (8009398 <siprintf+0x38>)
 8009372:	9107      	str	r1, [sp, #28]
 8009374:	9104      	str	r1, [sp, #16]
 8009376:	4909      	ldr	r1, [pc, #36]	; (800939c <siprintf+0x3c>)
 8009378:	f853 2b04 	ldr.w	r2, [r3], #4
 800937c:	9105      	str	r1, [sp, #20]
 800937e:	6800      	ldr	r0, [r0, #0]
 8009380:	9301      	str	r3, [sp, #4]
 8009382:	a902      	add	r1, sp, #8
 8009384:	f001 f89c 	bl	800a4c0 <_svfiprintf_r>
 8009388:	9b02      	ldr	r3, [sp, #8]
 800938a:	2200      	movs	r2, #0
 800938c:	701a      	strb	r2, [r3, #0]
 800938e:	b01c      	add	sp, #112	; 0x70
 8009390:	f85d eb04 	ldr.w	lr, [sp], #4
 8009394:	b003      	add	sp, #12
 8009396:	4770      	bx	lr
 8009398:	2000006c 	.word	0x2000006c
 800939c:	ffff0208 	.word	0xffff0208

080093a0 <std>:
 80093a0:	2300      	movs	r3, #0
 80093a2:	b510      	push	{r4, lr}
 80093a4:	4604      	mov	r4, r0
 80093a6:	e9c0 3300 	strd	r3, r3, [r0]
 80093aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80093ae:	6083      	str	r3, [r0, #8]
 80093b0:	8181      	strh	r1, [r0, #12]
 80093b2:	6643      	str	r3, [r0, #100]	; 0x64
 80093b4:	81c2      	strh	r2, [r0, #14]
 80093b6:	6183      	str	r3, [r0, #24]
 80093b8:	4619      	mov	r1, r3
 80093ba:	2208      	movs	r2, #8
 80093bc:	305c      	adds	r0, #92	; 0x5c
 80093be:	f000 f8c3 	bl	8009548 <memset>
 80093c2:	4b0d      	ldr	r3, [pc, #52]	; (80093f8 <std+0x58>)
 80093c4:	6263      	str	r3, [r4, #36]	; 0x24
 80093c6:	4b0d      	ldr	r3, [pc, #52]	; (80093fc <std+0x5c>)
 80093c8:	62a3      	str	r3, [r4, #40]	; 0x28
 80093ca:	4b0d      	ldr	r3, [pc, #52]	; (8009400 <std+0x60>)
 80093cc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80093ce:	4b0d      	ldr	r3, [pc, #52]	; (8009404 <std+0x64>)
 80093d0:	6323      	str	r3, [r4, #48]	; 0x30
 80093d2:	4b0d      	ldr	r3, [pc, #52]	; (8009408 <std+0x68>)
 80093d4:	6224      	str	r4, [r4, #32]
 80093d6:	429c      	cmp	r4, r3
 80093d8:	d006      	beq.n	80093e8 <std+0x48>
 80093da:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80093de:	4294      	cmp	r4, r2
 80093e0:	d002      	beq.n	80093e8 <std+0x48>
 80093e2:	33d0      	adds	r3, #208	; 0xd0
 80093e4:	429c      	cmp	r4, r3
 80093e6:	d105      	bne.n	80093f4 <std+0x54>
 80093e8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80093ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093f0:	f000 b934 	b.w	800965c <__retarget_lock_init_recursive>
 80093f4:	bd10      	pop	{r4, pc}
 80093f6:	bf00      	nop
 80093f8:	0800b199 	.word	0x0800b199
 80093fc:	0800b1bb 	.word	0x0800b1bb
 8009400:	0800b1f3 	.word	0x0800b1f3
 8009404:	0800b217 	.word	0x0800b217
 8009408:	20004c9c 	.word	0x20004c9c

0800940c <stdio_exit_handler>:
 800940c:	4a02      	ldr	r2, [pc, #8]	; (8009418 <stdio_exit_handler+0xc>)
 800940e:	4903      	ldr	r1, [pc, #12]	; (800941c <stdio_exit_handler+0x10>)
 8009410:	4803      	ldr	r0, [pc, #12]	; (8009420 <stdio_exit_handler+0x14>)
 8009412:	f000 b87b 	b.w	800950c <_fwalk_sglue>
 8009416:	bf00      	nop
 8009418:	20000014 	.word	0x20000014
 800941c:	0800aa51 	.word	0x0800aa51
 8009420:	20000020 	.word	0x20000020

08009424 <cleanup_stdio>:
 8009424:	6841      	ldr	r1, [r0, #4]
 8009426:	4b0c      	ldr	r3, [pc, #48]	; (8009458 <cleanup_stdio+0x34>)
 8009428:	4299      	cmp	r1, r3
 800942a:	b510      	push	{r4, lr}
 800942c:	4604      	mov	r4, r0
 800942e:	d001      	beq.n	8009434 <cleanup_stdio+0x10>
 8009430:	f001 fb0e 	bl	800aa50 <_fflush_r>
 8009434:	68a1      	ldr	r1, [r4, #8]
 8009436:	4b09      	ldr	r3, [pc, #36]	; (800945c <cleanup_stdio+0x38>)
 8009438:	4299      	cmp	r1, r3
 800943a:	d002      	beq.n	8009442 <cleanup_stdio+0x1e>
 800943c:	4620      	mov	r0, r4
 800943e:	f001 fb07 	bl	800aa50 <_fflush_r>
 8009442:	68e1      	ldr	r1, [r4, #12]
 8009444:	4b06      	ldr	r3, [pc, #24]	; (8009460 <cleanup_stdio+0x3c>)
 8009446:	4299      	cmp	r1, r3
 8009448:	d004      	beq.n	8009454 <cleanup_stdio+0x30>
 800944a:	4620      	mov	r0, r4
 800944c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009450:	f001 bafe 	b.w	800aa50 <_fflush_r>
 8009454:	bd10      	pop	{r4, pc}
 8009456:	bf00      	nop
 8009458:	20004c9c 	.word	0x20004c9c
 800945c:	20004d04 	.word	0x20004d04
 8009460:	20004d6c 	.word	0x20004d6c

08009464 <global_stdio_init.part.0>:
 8009464:	b510      	push	{r4, lr}
 8009466:	4b0b      	ldr	r3, [pc, #44]	; (8009494 <global_stdio_init.part.0+0x30>)
 8009468:	4c0b      	ldr	r4, [pc, #44]	; (8009498 <global_stdio_init.part.0+0x34>)
 800946a:	4a0c      	ldr	r2, [pc, #48]	; (800949c <global_stdio_init.part.0+0x38>)
 800946c:	601a      	str	r2, [r3, #0]
 800946e:	4620      	mov	r0, r4
 8009470:	2200      	movs	r2, #0
 8009472:	2104      	movs	r1, #4
 8009474:	f7ff ff94 	bl	80093a0 <std>
 8009478:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800947c:	2201      	movs	r2, #1
 800947e:	2109      	movs	r1, #9
 8009480:	f7ff ff8e 	bl	80093a0 <std>
 8009484:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009488:	2202      	movs	r2, #2
 800948a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800948e:	2112      	movs	r1, #18
 8009490:	f7ff bf86 	b.w	80093a0 <std>
 8009494:	20004dd4 	.word	0x20004dd4
 8009498:	20004c9c 	.word	0x20004c9c
 800949c:	0800940d 	.word	0x0800940d

080094a0 <__sfp_lock_acquire>:
 80094a0:	4801      	ldr	r0, [pc, #4]	; (80094a8 <__sfp_lock_acquire+0x8>)
 80094a2:	f000 b8dc 	b.w	800965e <__retarget_lock_acquire_recursive>
 80094a6:	bf00      	nop
 80094a8:	20004dd9 	.word	0x20004dd9

080094ac <__sfp_lock_release>:
 80094ac:	4801      	ldr	r0, [pc, #4]	; (80094b4 <__sfp_lock_release+0x8>)
 80094ae:	f000 b8d7 	b.w	8009660 <__retarget_lock_release_recursive>
 80094b2:	bf00      	nop
 80094b4:	20004dd9 	.word	0x20004dd9

080094b8 <__sinit>:
 80094b8:	b510      	push	{r4, lr}
 80094ba:	4604      	mov	r4, r0
 80094bc:	f7ff fff0 	bl	80094a0 <__sfp_lock_acquire>
 80094c0:	6a23      	ldr	r3, [r4, #32]
 80094c2:	b11b      	cbz	r3, 80094cc <__sinit+0x14>
 80094c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094c8:	f7ff bff0 	b.w	80094ac <__sfp_lock_release>
 80094cc:	4b04      	ldr	r3, [pc, #16]	; (80094e0 <__sinit+0x28>)
 80094ce:	6223      	str	r3, [r4, #32]
 80094d0:	4b04      	ldr	r3, [pc, #16]	; (80094e4 <__sinit+0x2c>)
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d1f5      	bne.n	80094c4 <__sinit+0xc>
 80094d8:	f7ff ffc4 	bl	8009464 <global_stdio_init.part.0>
 80094dc:	e7f2      	b.n	80094c4 <__sinit+0xc>
 80094de:	bf00      	nop
 80094e0:	08009425 	.word	0x08009425
 80094e4:	20004dd4 	.word	0x20004dd4

080094e8 <fiprintf>:
 80094e8:	b40e      	push	{r1, r2, r3}
 80094ea:	b503      	push	{r0, r1, lr}
 80094ec:	4601      	mov	r1, r0
 80094ee:	ab03      	add	r3, sp, #12
 80094f0:	4805      	ldr	r0, [pc, #20]	; (8009508 <fiprintf+0x20>)
 80094f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80094f6:	6800      	ldr	r0, [r0, #0]
 80094f8:	9301      	str	r3, [sp, #4]
 80094fa:	f001 f909 	bl	800a710 <_vfiprintf_r>
 80094fe:	b002      	add	sp, #8
 8009500:	f85d eb04 	ldr.w	lr, [sp], #4
 8009504:	b003      	add	sp, #12
 8009506:	4770      	bx	lr
 8009508:	2000006c 	.word	0x2000006c

0800950c <_fwalk_sglue>:
 800950c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009510:	4607      	mov	r7, r0
 8009512:	4688      	mov	r8, r1
 8009514:	4614      	mov	r4, r2
 8009516:	2600      	movs	r6, #0
 8009518:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800951c:	f1b9 0901 	subs.w	r9, r9, #1
 8009520:	d505      	bpl.n	800952e <_fwalk_sglue+0x22>
 8009522:	6824      	ldr	r4, [r4, #0]
 8009524:	2c00      	cmp	r4, #0
 8009526:	d1f7      	bne.n	8009518 <_fwalk_sglue+0xc>
 8009528:	4630      	mov	r0, r6
 800952a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800952e:	89ab      	ldrh	r3, [r5, #12]
 8009530:	2b01      	cmp	r3, #1
 8009532:	d907      	bls.n	8009544 <_fwalk_sglue+0x38>
 8009534:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009538:	3301      	adds	r3, #1
 800953a:	d003      	beq.n	8009544 <_fwalk_sglue+0x38>
 800953c:	4629      	mov	r1, r5
 800953e:	4638      	mov	r0, r7
 8009540:	47c0      	blx	r8
 8009542:	4306      	orrs	r6, r0
 8009544:	3568      	adds	r5, #104	; 0x68
 8009546:	e7e9      	b.n	800951c <_fwalk_sglue+0x10>

08009548 <memset>:
 8009548:	4402      	add	r2, r0
 800954a:	4603      	mov	r3, r0
 800954c:	4293      	cmp	r3, r2
 800954e:	d100      	bne.n	8009552 <memset+0xa>
 8009550:	4770      	bx	lr
 8009552:	f803 1b01 	strb.w	r1, [r3], #1
 8009556:	e7f9      	b.n	800954c <memset+0x4>

08009558 <_localeconv_r>:
 8009558:	4800      	ldr	r0, [pc, #0]	; (800955c <_localeconv_r+0x4>)
 800955a:	4770      	bx	lr
 800955c:	20000160 	.word	0x20000160

08009560 <_raise_r>:
 8009560:	291f      	cmp	r1, #31
 8009562:	b538      	push	{r3, r4, r5, lr}
 8009564:	4604      	mov	r4, r0
 8009566:	460d      	mov	r5, r1
 8009568:	d904      	bls.n	8009574 <_raise_r+0x14>
 800956a:	2316      	movs	r3, #22
 800956c:	6003      	str	r3, [r0, #0]
 800956e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009572:	bd38      	pop	{r3, r4, r5, pc}
 8009574:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009576:	b112      	cbz	r2, 800957e <_raise_r+0x1e>
 8009578:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800957c:	b94b      	cbnz	r3, 8009592 <_raise_r+0x32>
 800957e:	4620      	mov	r0, r4
 8009580:	f000 f830 	bl	80095e4 <_getpid_r>
 8009584:	462a      	mov	r2, r5
 8009586:	4601      	mov	r1, r0
 8009588:	4620      	mov	r0, r4
 800958a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800958e:	f000 b817 	b.w	80095c0 <_kill_r>
 8009592:	2b01      	cmp	r3, #1
 8009594:	d00a      	beq.n	80095ac <_raise_r+0x4c>
 8009596:	1c59      	adds	r1, r3, #1
 8009598:	d103      	bne.n	80095a2 <_raise_r+0x42>
 800959a:	2316      	movs	r3, #22
 800959c:	6003      	str	r3, [r0, #0]
 800959e:	2001      	movs	r0, #1
 80095a0:	e7e7      	b.n	8009572 <_raise_r+0x12>
 80095a2:	2400      	movs	r4, #0
 80095a4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80095a8:	4628      	mov	r0, r5
 80095aa:	4798      	blx	r3
 80095ac:	2000      	movs	r0, #0
 80095ae:	e7e0      	b.n	8009572 <_raise_r+0x12>

080095b0 <raise>:
 80095b0:	4b02      	ldr	r3, [pc, #8]	; (80095bc <raise+0xc>)
 80095b2:	4601      	mov	r1, r0
 80095b4:	6818      	ldr	r0, [r3, #0]
 80095b6:	f7ff bfd3 	b.w	8009560 <_raise_r>
 80095ba:	bf00      	nop
 80095bc:	2000006c 	.word	0x2000006c

080095c0 <_kill_r>:
 80095c0:	b538      	push	{r3, r4, r5, lr}
 80095c2:	4d07      	ldr	r5, [pc, #28]	; (80095e0 <_kill_r+0x20>)
 80095c4:	2300      	movs	r3, #0
 80095c6:	4604      	mov	r4, r0
 80095c8:	4608      	mov	r0, r1
 80095ca:	4611      	mov	r1, r2
 80095cc:	602b      	str	r3, [r5, #0]
 80095ce:	f7f9 fbde 	bl	8002d8e <_kill>
 80095d2:	1c43      	adds	r3, r0, #1
 80095d4:	d102      	bne.n	80095dc <_kill_r+0x1c>
 80095d6:	682b      	ldr	r3, [r5, #0]
 80095d8:	b103      	cbz	r3, 80095dc <_kill_r+0x1c>
 80095da:	6023      	str	r3, [r4, #0]
 80095dc:	bd38      	pop	{r3, r4, r5, pc}
 80095de:	bf00      	nop
 80095e0:	20004ddc 	.word	0x20004ddc

080095e4 <_getpid_r>:
 80095e4:	f7f9 bbcb 	b.w	8002d7e <_getpid>

080095e8 <_sbrk_r>:
 80095e8:	b538      	push	{r3, r4, r5, lr}
 80095ea:	4d06      	ldr	r5, [pc, #24]	; (8009604 <_sbrk_r+0x1c>)
 80095ec:	2300      	movs	r3, #0
 80095ee:	4604      	mov	r4, r0
 80095f0:	4608      	mov	r0, r1
 80095f2:	602b      	str	r3, [r5, #0]
 80095f4:	f7f9 fc52 	bl	8002e9c <_sbrk>
 80095f8:	1c43      	adds	r3, r0, #1
 80095fa:	d102      	bne.n	8009602 <_sbrk_r+0x1a>
 80095fc:	682b      	ldr	r3, [r5, #0]
 80095fe:	b103      	cbz	r3, 8009602 <_sbrk_r+0x1a>
 8009600:	6023      	str	r3, [r4, #0]
 8009602:	bd38      	pop	{r3, r4, r5, pc}
 8009604:	20004ddc 	.word	0x20004ddc

08009608 <__errno>:
 8009608:	4b01      	ldr	r3, [pc, #4]	; (8009610 <__errno+0x8>)
 800960a:	6818      	ldr	r0, [r3, #0]
 800960c:	4770      	bx	lr
 800960e:	bf00      	nop
 8009610:	2000006c 	.word	0x2000006c

08009614 <__libc_init_array>:
 8009614:	b570      	push	{r4, r5, r6, lr}
 8009616:	4d0d      	ldr	r5, [pc, #52]	; (800964c <__libc_init_array+0x38>)
 8009618:	4c0d      	ldr	r4, [pc, #52]	; (8009650 <__libc_init_array+0x3c>)
 800961a:	1b64      	subs	r4, r4, r5
 800961c:	10a4      	asrs	r4, r4, #2
 800961e:	2600      	movs	r6, #0
 8009620:	42a6      	cmp	r6, r4
 8009622:	d109      	bne.n	8009638 <__libc_init_array+0x24>
 8009624:	4d0b      	ldr	r5, [pc, #44]	; (8009654 <__libc_init_array+0x40>)
 8009626:	4c0c      	ldr	r4, [pc, #48]	; (8009658 <__libc_init_array+0x44>)
 8009628:	f001 ffe0 	bl	800b5ec <_init>
 800962c:	1b64      	subs	r4, r4, r5
 800962e:	10a4      	asrs	r4, r4, #2
 8009630:	2600      	movs	r6, #0
 8009632:	42a6      	cmp	r6, r4
 8009634:	d105      	bne.n	8009642 <__libc_init_array+0x2e>
 8009636:	bd70      	pop	{r4, r5, r6, pc}
 8009638:	f855 3b04 	ldr.w	r3, [r5], #4
 800963c:	4798      	blx	r3
 800963e:	3601      	adds	r6, #1
 8009640:	e7ee      	b.n	8009620 <__libc_init_array+0xc>
 8009642:	f855 3b04 	ldr.w	r3, [r5], #4
 8009646:	4798      	blx	r3
 8009648:	3601      	adds	r6, #1
 800964a:	e7f2      	b.n	8009632 <__libc_init_array+0x1e>
 800964c:	0800beb8 	.word	0x0800beb8
 8009650:	0800beb8 	.word	0x0800beb8
 8009654:	0800beb8 	.word	0x0800beb8
 8009658:	0800bec0 	.word	0x0800bec0

0800965c <__retarget_lock_init_recursive>:
 800965c:	4770      	bx	lr

0800965e <__retarget_lock_acquire_recursive>:
 800965e:	4770      	bx	lr

08009660 <__retarget_lock_release_recursive>:
 8009660:	4770      	bx	lr

08009662 <memcpy>:
 8009662:	440a      	add	r2, r1
 8009664:	4291      	cmp	r1, r2
 8009666:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800966a:	d100      	bne.n	800966e <memcpy+0xc>
 800966c:	4770      	bx	lr
 800966e:	b510      	push	{r4, lr}
 8009670:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009674:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009678:	4291      	cmp	r1, r2
 800967a:	d1f9      	bne.n	8009670 <memcpy+0xe>
 800967c:	bd10      	pop	{r4, pc}

0800967e <quorem>:
 800967e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009682:	6903      	ldr	r3, [r0, #16]
 8009684:	690c      	ldr	r4, [r1, #16]
 8009686:	42a3      	cmp	r3, r4
 8009688:	4607      	mov	r7, r0
 800968a:	db7e      	blt.n	800978a <quorem+0x10c>
 800968c:	3c01      	subs	r4, #1
 800968e:	f101 0814 	add.w	r8, r1, #20
 8009692:	f100 0514 	add.w	r5, r0, #20
 8009696:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800969a:	9301      	str	r3, [sp, #4]
 800969c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80096a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80096a4:	3301      	adds	r3, #1
 80096a6:	429a      	cmp	r2, r3
 80096a8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80096ac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80096b0:	fbb2 f6f3 	udiv	r6, r2, r3
 80096b4:	d331      	bcc.n	800971a <quorem+0x9c>
 80096b6:	f04f 0e00 	mov.w	lr, #0
 80096ba:	4640      	mov	r0, r8
 80096bc:	46ac      	mov	ip, r5
 80096be:	46f2      	mov	sl, lr
 80096c0:	f850 2b04 	ldr.w	r2, [r0], #4
 80096c4:	b293      	uxth	r3, r2
 80096c6:	fb06 e303 	mla	r3, r6, r3, lr
 80096ca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80096ce:	0c1a      	lsrs	r2, r3, #16
 80096d0:	b29b      	uxth	r3, r3
 80096d2:	ebaa 0303 	sub.w	r3, sl, r3
 80096d6:	f8dc a000 	ldr.w	sl, [ip]
 80096da:	fa13 f38a 	uxtah	r3, r3, sl
 80096de:	fb06 220e 	mla	r2, r6, lr, r2
 80096e2:	9300      	str	r3, [sp, #0]
 80096e4:	9b00      	ldr	r3, [sp, #0]
 80096e6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80096ea:	b292      	uxth	r2, r2
 80096ec:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80096f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80096f4:	f8bd 3000 	ldrh.w	r3, [sp]
 80096f8:	4581      	cmp	r9, r0
 80096fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80096fe:	f84c 3b04 	str.w	r3, [ip], #4
 8009702:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009706:	d2db      	bcs.n	80096c0 <quorem+0x42>
 8009708:	f855 300b 	ldr.w	r3, [r5, fp]
 800970c:	b92b      	cbnz	r3, 800971a <quorem+0x9c>
 800970e:	9b01      	ldr	r3, [sp, #4]
 8009710:	3b04      	subs	r3, #4
 8009712:	429d      	cmp	r5, r3
 8009714:	461a      	mov	r2, r3
 8009716:	d32c      	bcc.n	8009772 <quorem+0xf4>
 8009718:	613c      	str	r4, [r7, #16]
 800971a:	4638      	mov	r0, r7
 800971c:	f001 fc3c 	bl	800af98 <__mcmp>
 8009720:	2800      	cmp	r0, #0
 8009722:	db22      	blt.n	800976a <quorem+0xec>
 8009724:	3601      	adds	r6, #1
 8009726:	4629      	mov	r1, r5
 8009728:	2000      	movs	r0, #0
 800972a:	f858 2b04 	ldr.w	r2, [r8], #4
 800972e:	f8d1 c000 	ldr.w	ip, [r1]
 8009732:	b293      	uxth	r3, r2
 8009734:	1ac3      	subs	r3, r0, r3
 8009736:	0c12      	lsrs	r2, r2, #16
 8009738:	fa13 f38c 	uxtah	r3, r3, ip
 800973c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009740:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009744:	b29b      	uxth	r3, r3
 8009746:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800974a:	45c1      	cmp	r9, r8
 800974c:	f841 3b04 	str.w	r3, [r1], #4
 8009750:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009754:	d2e9      	bcs.n	800972a <quorem+0xac>
 8009756:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800975a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800975e:	b922      	cbnz	r2, 800976a <quorem+0xec>
 8009760:	3b04      	subs	r3, #4
 8009762:	429d      	cmp	r5, r3
 8009764:	461a      	mov	r2, r3
 8009766:	d30a      	bcc.n	800977e <quorem+0x100>
 8009768:	613c      	str	r4, [r7, #16]
 800976a:	4630      	mov	r0, r6
 800976c:	b003      	add	sp, #12
 800976e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009772:	6812      	ldr	r2, [r2, #0]
 8009774:	3b04      	subs	r3, #4
 8009776:	2a00      	cmp	r2, #0
 8009778:	d1ce      	bne.n	8009718 <quorem+0x9a>
 800977a:	3c01      	subs	r4, #1
 800977c:	e7c9      	b.n	8009712 <quorem+0x94>
 800977e:	6812      	ldr	r2, [r2, #0]
 8009780:	3b04      	subs	r3, #4
 8009782:	2a00      	cmp	r2, #0
 8009784:	d1f0      	bne.n	8009768 <quorem+0xea>
 8009786:	3c01      	subs	r4, #1
 8009788:	e7eb      	b.n	8009762 <quorem+0xe4>
 800978a:	2000      	movs	r0, #0
 800978c:	e7ee      	b.n	800976c <quorem+0xee>
	...

08009790 <_dtoa_r>:
 8009790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009794:	ed2d 8b04 	vpush	{d8-d9}
 8009798:	69c5      	ldr	r5, [r0, #28]
 800979a:	b093      	sub	sp, #76	; 0x4c
 800979c:	ed8d 0b02 	vstr	d0, [sp, #8]
 80097a0:	ec57 6b10 	vmov	r6, r7, d0
 80097a4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80097a8:	9107      	str	r1, [sp, #28]
 80097aa:	4604      	mov	r4, r0
 80097ac:	920a      	str	r2, [sp, #40]	; 0x28
 80097ae:	930d      	str	r3, [sp, #52]	; 0x34
 80097b0:	b975      	cbnz	r5, 80097d0 <_dtoa_r+0x40>
 80097b2:	2010      	movs	r0, #16
 80097b4:	f7ff fb88 	bl	8008ec8 <malloc>
 80097b8:	4602      	mov	r2, r0
 80097ba:	61e0      	str	r0, [r4, #28]
 80097bc:	b920      	cbnz	r0, 80097c8 <_dtoa_r+0x38>
 80097be:	4bae      	ldr	r3, [pc, #696]	; (8009a78 <_dtoa_r+0x2e8>)
 80097c0:	21ef      	movs	r1, #239	; 0xef
 80097c2:	48ae      	ldr	r0, [pc, #696]	; (8009a7c <_dtoa_r+0x2ec>)
 80097c4:	f7ff f88c 	bl	80088e0 <__assert_func>
 80097c8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80097cc:	6005      	str	r5, [r0, #0]
 80097ce:	60c5      	str	r5, [r0, #12]
 80097d0:	69e3      	ldr	r3, [r4, #28]
 80097d2:	6819      	ldr	r1, [r3, #0]
 80097d4:	b151      	cbz	r1, 80097ec <_dtoa_r+0x5c>
 80097d6:	685a      	ldr	r2, [r3, #4]
 80097d8:	604a      	str	r2, [r1, #4]
 80097da:	2301      	movs	r3, #1
 80097dc:	4093      	lsls	r3, r2
 80097de:	608b      	str	r3, [r1, #8]
 80097e0:	4620      	mov	r0, r4
 80097e2:	f001 f99d 	bl	800ab20 <_Bfree>
 80097e6:	69e3      	ldr	r3, [r4, #28]
 80097e8:	2200      	movs	r2, #0
 80097ea:	601a      	str	r2, [r3, #0]
 80097ec:	1e3b      	subs	r3, r7, #0
 80097ee:	bfbb      	ittet	lt
 80097f0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80097f4:	9303      	strlt	r3, [sp, #12]
 80097f6:	2300      	movge	r3, #0
 80097f8:	2201      	movlt	r2, #1
 80097fa:	bfac      	ite	ge
 80097fc:	f8c8 3000 	strge.w	r3, [r8]
 8009800:	f8c8 2000 	strlt.w	r2, [r8]
 8009804:	4b9e      	ldr	r3, [pc, #632]	; (8009a80 <_dtoa_r+0x2f0>)
 8009806:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800980a:	ea33 0308 	bics.w	r3, r3, r8
 800980e:	d11b      	bne.n	8009848 <_dtoa_r+0xb8>
 8009810:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009812:	f242 730f 	movw	r3, #9999	; 0x270f
 8009816:	6013      	str	r3, [r2, #0]
 8009818:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800981c:	4333      	orrs	r3, r6
 800981e:	f000 8593 	beq.w	800a348 <_dtoa_r+0xbb8>
 8009822:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009824:	b963      	cbnz	r3, 8009840 <_dtoa_r+0xb0>
 8009826:	4b97      	ldr	r3, [pc, #604]	; (8009a84 <_dtoa_r+0x2f4>)
 8009828:	e027      	b.n	800987a <_dtoa_r+0xea>
 800982a:	4b97      	ldr	r3, [pc, #604]	; (8009a88 <_dtoa_r+0x2f8>)
 800982c:	9300      	str	r3, [sp, #0]
 800982e:	3308      	adds	r3, #8
 8009830:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009832:	6013      	str	r3, [r2, #0]
 8009834:	9800      	ldr	r0, [sp, #0]
 8009836:	b013      	add	sp, #76	; 0x4c
 8009838:	ecbd 8b04 	vpop	{d8-d9}
 800983c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009840:	4b90      	ldr	r3, [pc, #576]	; (8009a84 <_dtoa_r+0x2f4>)
 8009842:	9300      	str	r3, [sp, #0]
 8009844:	3303      	adds	r3, #3
 8009846:	e7f3      	b.n	8009830 <_dtoa_r+0xa0>
 8009848:	ed9d 7b02 	vldr	d7, [sp, #8]
 800984c:	2200      	movs	r2, #0
 800984e:	ec51 0b17 	vmov	r0, r1, d7
 8009852:	eeb0 8a47 	vmov.f32	s16, s14
 8009856:	eef0 8a67 	vmov.f32	s17, s15
 800985a:	2300      	movs	r3, #0
 800985c:	f7f7 f934 	bl	8000ac8 <__aeabi_dcmpeq>
 8009860:	4681      	mov	r9, r0
 8009862:	b160      	cbz	r0, 800987e <_dtoa_r+0xee>
 8009864:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009866:	2301      	movs	r3, #1
 8009868:	6013      	str	r3, [r2, #0]
 800986a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800986c:	2b00      	cmp	r3, #0
 800986e:	f000 8568 	beq.w	800a342 <_dtoa_r+0xbb2>
 8009872:	4b86      	ldr	r3, [pc, #536]	; (8009a8c <_dtoa_r+0x2fc>)
 8009874:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009876:	6013      	str	r3, [r2, #0]
 8009878:	3b01      	subs	r3, #1
 800987a:	9300      	str	r3, [sp, #0]
 800987c:	e7da      	b.n	8009834 <_dtoa_r+0xa4>
 800987e:	aa10      	add	r2, sp, #64	; 0x40
 8009880:	a911      	add	r1, sp, #68	; 0x44
 8009882:	4620      	mov	r0, r4
 8009884:	eeb0 0a48 	vmov.f32	s0, s16
 8009888:	eef0 0a68 	vmov.f32	s1, s17
 800988c:	f001 fc2a 	bl	800b0e4 <__d2b>
 8009890:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009894:	4682      	mov	sl, r0
 8009896:	2d00      	cmp	r5, #0
 8009898:	d07f      	beq.n	800999a <_dtoa_r+0x20a>
 800989a:	ee18 3a90 	vmov	r3, s17
 800989e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80098a2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80098a6:	ec51 0b18 	vmov	r0, r1, d8
 80098aa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80098ae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80098b2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80098b6:	4619      	mov	r1, r3
 80098b8:	2200      	movs	r2, #0
 80098ba:	4b75      	ldr	r3, [pc, #468]	; (8009a90 <_dtoa_r+0x300>)
 80098bc:	f7f6 fce4 	bl	8000288 <__aeabi_dsub>
 80098c0:	a367      	add	r3, pc, #412	; (adr r3, 8009a60 <_dtoa_r+0x2d0>)
 80098c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098c6:	f7f6 fe97 	bl	80005f8 <__aeabi_dmul>
 80098ca:	a367      	add	r3, pc, #412	; (adr r3, 8009a68 <_dtoa_r+0x2d8>)
 80098cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098d0:	f7f6 fcdc 	bl	800028c <__adddf3>
 80098d4:	4606      	mov	r6, r0
 80098d6:	4628      	mov	r0, r5
 80098d8:	460f      	mov	r7, r1
 80098da:	f7f6 fe23 	bl	8000524 <__aeabi_i2d>
 80098de:	a364      	add	r3, pc, #400	; (adr r3, 8009a70 <_dtoa_r+0x2e0>)
 80098e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098e4:	f7f6 fe88 	bl	80005f8 <__aeabi_dmul>
 80098e8:	4602      	mov	r2, r0
 80098ea:	460b      	mov	r3, r1
 80098ec:	4630      	mov	r0, r6
 80098ee:	4639      	mov	r1, r7
 80098f0:	f7f6 fccc 	bl	800028c <__adddf3>
 80098f4:	4606      	mov	r6, r0
 80098f6:	460f      	mov	r7, r1
 80098f8:	f7f7 f92e 	bl	8000b58 <__aeabi_d2iz>
 80098fc:	2200      	movs	r2, #0
 80098fe:	4683      	mov	fp, r0
 8009900:	2300      	movs	r3, #0
 8009902:	4630      	mov	r0, r6
 8009904:	4639      	mov	r1, r7
 8009906:	f7f7 f8e9 	bl	8000adc <__aeabi_dcmplt>
 800990a:	b148      	cbz	r0, 8009920 <_dtoa_r+0x190>
 800990c:	4658      	mov	r0, fp
 800990e:	f7f6 fe09 	bl	8000524 <__aeabi_i2d>
 8009912:	4632      	mov	r2, r6
 8009914:	463b      	mov	r3, r7
 8009916:	f7f7 f8d7 	bl	8000ac8 <__aeabi_dcmpeq>
 800991a:	b908      	cbnz	r0, 8009920 <_dtoa_r+0x190>
 800991c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8009920:	f1bb 0f16 	cmp.w	fp, #22
 8009924:	d857      	bhi.n	80099d6 <_dtoa_r+0x246>
 8009926:	4b5b      	ldr	r3, [pc, #364]	; (8009a94 <_dtoa_r+0x304>)
 8009928:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800992c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009930:	ec51 0b18 	vmov	r0, r1, d8
 8009934:	f7f7 f8d2 	bl	8000adc <__aeabi_dcmplt>
 8009938:	2800      	cmp	r0, #0
 800993a:	d04e      	beq.n	80099da <_dtoa_r+0x24a>
 800993c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8009940:	2300      	movs	r3, #0
 8009942:	930c      	str	r3, [sp, #48]	; 0x30
 8009944:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009946:	1b5b      	subs	r3, r3, r5
 8009948:	1e5a      	subs	r2, r3, #1
 800994a:	bf45      	ittet	mi
 800994c:	f1c3 0301 	rsbmi	r3, r3, #1
 8009950:	9305      	strmi	r3, [sp, #20]
 8009952:	2300      	movpl	r3, #0
 8009954:	2300      	movmi	r3, #0
 8009956:	9206      	str	r2, [sp, #24]
 8009958:	bf54      	ite	pl
 800995a:	9305      	strpl	r3, [sp, #20]
 800995c:	9306      	strmi	r3, [sp, #24]
 800995e:	f1bb 0f00 	cmp.w	fp, #0
 8009962:	db3c      	blt.n	80099de <_dtoa_r+0x24e>
 8009964:	9b06      	ldr	r3, [sp, #24]
 8009966:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800996a:	445b      	add	r3, fp
 800996c:	9306      	str	r3, [sp, #24]
 800996e:	2300      	movs	r3, #0
 8009970:	9308      	str	r3, [sp, #32]
 8009972:	9b07      	ldr	r3, [sp, #28]
 8009974:	2b09      	cmp	r3, #9
 8009976:	d868      	bhi.n	8009a4a <_dtoa_r+0x2ba>
 8009978:	2b05      	cmp	r3, #5
 800997a:	bfc4      	itt	gt
 800997c:	3b04      	subgt	r3, #4
 800997e:	9307      	strgt	r3, [sp, #28]
 8009980:	9b07      	ldr	r3, [sp, #28]
 8009982:	f1a3 0302 	sub.w	r3, r3, #2
 8009986:	bfcc      	ite	gt
 8009988:	2500      	movgt	r5, #0
 800998a:	2501      	movle	r5, #1
 800998c:	2b03      	cmp	r3, #3
 800998e:	f200 8085 	bhi.w	8009a9c <_dtoa_r+0x30c>
 8009992:	e8df f003 	tbb	[pc, r3]
 8009996:	3b2e      	.short	0x3b2e
 8009998:	5839      	.short	0x5839
 800999a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800999e:	441d      	add	r5, r3
 80099a0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80099a4:	2b20      	cmp	r3, #32
 80099a6:	bfc1      	itttt	gt
 80099a8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80099ac:	fa08 f803 	lslgt.w	r8, r8, r3
 80099b0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80099b4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80099b8:	bfd6      	itet	le
 80099ba:	f1c3 0320 	rsble	r3, r3, #32
 80099be:	ea48 0003 	orrgt.w	r0, r8, r3
 80099c2:	fa06 f003 	lslle.w	r0, r6, r3
 80099c6:	f7f6 fd9d 	bl	8000504 <__aeabi_ui2d>
 80099ca:	2201      	movs	r2, #1
 80099cc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80099d0:	3d01      	subs	r5, #1
 80099d2:	920e      	str	r2, [sp, #56]	; 0x38
 80099d4:	e76f      	b.n	80098b6 <_dtoa_r+0x126>
 80099d6:	2301      	movs	r3, #1
 80099d8:	e7b3      	b.n	8009942 <_dtoa_r+0x1b2>
 80099da:	900c      	str	r0, [sp, #48]	; 0x30
 80099dc:	e7b2      	b.n	8009944 <_dtoa_r+0x1b4>
 80099de:	9b05      	ldr	r3, [sp, #20]
 80099e0:	eba3 030b 	sub.w	r3, r3, fp
 80099e4:	9305      	str	r3, [sp, #20]
 80099e6:	f1cb 0300 	rsb	r3, fp, #0
 80099ea:	9308      	str	r3, [sp, #32]
 80099ec:	2300      	movs	r3, #0
 80099ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80099f0:	e7bf      	b.n	8009972 <_dtoa_r+0x1e2>
 80099f2:	2300      	movs	r3, #0
 80099f4:	9309      	str	r3, [sp, #36]	; 0x24
 80099f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	dc52      	bgt.n	8009aa2 <_dtoa_r+0x312>
 80099fc:	2301      	movs	r3, #1
 80099fe:	9301      	str	r3, [sp, #4]
 8009a00:	9304      	str	r3, [sp, #16]
 8009a02:	461a      	mov	r2, r3
 8009a04:	920a      	str	r2, [sp, #40]	; 0x28
 8009a06:	e00b      	b.n	8009a20 <_dtoa_r+0x290>
 8009a08:	2301      	movs	r3, #1
 8009a0a:	e7f3      	b.n	80099f4 <_dtoa_r+0x264>
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	9309      	str	r3, [sp, #36]	; 0x24
 8009a10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a12:	445b      	add	r3, fp
 8009a14:	9301      	str	r3, [sp, #4]
 8009a16:	3301      	adds	r3, #1
 8009a18:	2b01      	cmp	r3, #1
 8009a1a:	9304      	str	r3, [sp, #16]
 8009a1c:	bfb8      	it	lt
 8009a1e:	2301      	movlt	r3, #1
 8009a20:	69e0      	ldr	r0, [r4, #28]
 8009a22:	2100      	movs	r1, #0
 8009a24:	2204      	movs	r2, #4
 8009a26:	f102 0614 	add.w	r6, r2, #20
 8009a2a:	429e      	cmp	r6, r3
 8009a2c:	d93d      	bls.n	8009aaa <_dtoa_r+0x31a>
 8009a2e:	6041      	str	r1, [r0, #4]
 8009a30:	4620      	mov	r0, r4
 8009a32:	f001 f835 	bl	800aaa0 <_Balloc>
 8009a36:	9000      	str	r0, [sp, #0]
 8009a38:	2800      	cmp	r0, #0
 8009a3a:	d139      	bne.n	8009ab0 <_dtoa_r+0x320>
 8009a3c:	4b16      	ldr	r3, [pc, #88]	; (8009a98 <_dtoa_r+0x308>)
 8009a3e:	4602      	mov	r2, r0
 8009a40:	f240 11af 	movw	r1, #431	; 0x1af
 8009a44:	e6bd      	b.n	80097c2 <_dtoa_r+0x32>
 8009a46:	2301      	movs	r3, #1
 8009a48:	e7e1      	b.n	8009a0e <_dtoa_r+0x27e>
 8009a4a:	2501      	movs	r5, #1
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	9307      	str	r3, [sp, #28]
 8009a50:	9509      	str	r5, [sp, #36]	; 0x24
 8009a52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009a56:	9301      	str	r3, [sp, #4]
 8009a58:	9304      	str	r3, [sp, #16]
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	2312      	movs	r3, #18
 8009a5e:	e7d1      	b.n	8009a04 <_dtoa_r+0x274>
 8009a60:	636f4361 	.word	0x636f4361
 8009a64:	3fd287a7 	.word	0x3fd287a7
 8009a68:	8b60c8b3 	.word	0x8b60c8b3
 8009a6c:	3fc68a28 	.word	0x3fc68a28
 8009a70:	509f79fb 	.word	0x509f79fb
 8009a74:	3fd34413 	.word	0x3fd34413
 8009a78:	0800bbb7 	.word	0x0800bbb7
 8009a7c:	0800bbce 	.word	0x0800bbce
 8009a80:	7ff00000 	.word	0x7ff00000
 8009a84:	0800bbb3 	.word	0x0800bbb3
 8009a88:	0800bbaa 	.word	0x0800bbaa
 8009a8c:	0800bb87 	.word	0x0800bb87
 8009a90:	3ff80000 	.word	0x3ff80000
 8009a94:	0800bcd0 	.word	0x0800bcd0
 8009a98:	0800bc26 	.word	0x0800bc26
 8009a9c:	2301      	movs	r3, #1
 8009a9e:	9309      	str	r3, [sp, #36]	; 0x24
 8009aa0:	e7d7      	b.n	8009a52 <_dtoa_r+0x2c2>
 8009aa2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009aa4:	9301      	str	r3, [sp, #4]
 8009aa6:	9304      	str	r3, [sp, #16]
 8009aa8:	e7ba      	b.n	8009a20 <_dtoa_r+0x290>
 8009aaa:	3101      	adds	r1, #1
 8009aac:	0052      	lsls	r2, r2, #1
 8009aae:	e7ba      	b.n	8009a26 <_dtoa_r+0x296>
 8009ab0:	69e3      	ldr	r3, [r4, #28]
 8009ab2:	9a00      	ldr	r2, [sp, #0]
 8009ab4:	601a      	str	r2, [r3, #0]
 8009ab6:	9b04      	ldr	r3, [sp, #16]
 8009ab8:	2b0e      	cmp	r3, #14
 8009aba:	f200 80a8 	bhi.w	8009c0e <_dtoa_r+0x47e>
 8009abe:	2d00      	cmp	r5, #0
 8009ac0:	f000 80a5 	beq.w	8009c0e <_dtoa_r+0x47e>
 8009ac4:	f1bb 0f00 	cmp.w	fp, #0
 8009ac8:	dd38      	ble.n	8009b3c <_dtoa_r+0x3ac>
 8009aca:	4bc0      	ldr	r3, [pc, #768]	; (8009dcc <_dtoa_r+0x63c>)
 8009acc:	f00b 020f 	and.w	r2, fp, #15
 8009ad0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009ad4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009ad8:	e9d3 6700 	ldrd	r6, r7, [r3]
 8009adc:	ea4f 182b 	mov.w	r8, fp, asr #4
 8009ae0:	d019      	beq.n	8009b16 <_dtoa_r+0x386>
 8009ae2:	4bbb      	ldr	r3, [pc, #748]	; (8009dd0 <_dtoa_r+0x640>)
 8009ae4:	ec51 0b18 	vmov	r0, r1, d8
 8009ae8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009aec:	f7f6 feae 	bl	800084c <__aeabi_ddiv>
 8009af0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009af4:	f008 080f 	and.w	r8, r8, #15
 8009af8:	2503      	movs	r5, #3
 8009afa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009dd0 <_dtoa_r+0x640>
 8009afe:	f1b8 0f00 	cmp.w	r8, #0
 8009b02:	d10a      	bne.n	8009b1a <_dtoa_r+0x38a>
 8009b04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b08:	4632      	mov	r2, r6
 8009b0a:	463b      	mov	r3, r7
 8009b0c:	f7f6 fe9e 	bl	800084c <__aeabi_ddiv>
 8009b10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009b14:	e02b      	b.n	8009b6e <_dtoa_r+0x3de>
 8009b16:	2502      	movs	r5, #2
 8009b18:	e7ef      	b.n	8009afa <_dtoa_r+0x36a>
 8009b1a:	f018 0f01 	tst.w	r8, #1
 8009b1e:	d008      	beq.n	8009b32 <_dtoa_r+0x3a2>
 8009b20:	4630      	mov	r0, r6
 8009b22:	4639      	mov	r1, r7
 8009b24:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009b28:	f7f6 fd66 	bl	80005f8 <__aeabi_dmul>
 8009b2c:	3501      	adds	r5, #1
 8009b2e:	4606      	mov	r6, r0
 8009b30:	460f      	mov	r7, r1
 8009b32:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009b36:	f109 0908 	add.w	r9, r9, #8
 8009b3a:	e7e0      	b.n	8009afe <_dtoa_r+0x36e>
 8009b3c:	f000 809f 	beq.w	8009c7e <_dtoa_r+0x4ee>
 8009b40:	f1cb 0600 	rsb	r6, fp, #0
 8009b44:	4ba1      	ldr	r3, [pc, #644]	; (8009dcc <_dtoa_r+0x63c>)
 8009b46:	4fa2      	ldr	r7, [pc, #648]	; (8009dd0 <_dtoa_r+0x640>)
 8009b48:	f006 020f 	and.w	r2, r6, #15
 8009b4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b54:	ec51 0b18 	vmov	r0, r1, d8
 8009b58:	f7f6 fd4e 	bl	80005f8 <__aeabi_dmul>
 8009b5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009b60:	1136      	asrs	r6, r6, #4
 8009b62:	2300      	movs	r3, #0
 8009b64:	2502      	movs	r5, #2
 8009b66:	2e00      	cmp	r6, #0
 8009b68:	d17e      	bne.n	8009c68 <_dtoa_r+0x4d8>
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d1d0      	bne.n	8009b10 <_dtoa_r+0x380>
 8009b6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b70:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	f000 8084 	beq.w	8009c82 <_dtoa_r+0x4f2>
 8009b7a:	4b96      	ldr	r3, [pc, #600]	; (8009dd4 <_dtoa_r+0x644>)
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	4640      	mov	r0, r8
 8009b80:	4649      	mov	r1, r9
 8009b82:	f7f6 ffab 	bl	8000adc <__aeabi_dcmplt>
 8009b86:	2800      	cmp	r0, #0
 8009b88:	d07b      	beq.n	8009c82 <_dtoa_r+0x4f2>
 8009b8a:	9b04      	ldr	r3, [sp, #16]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d078      	beq.n	8009c82 <_dtoa_r+0x4f2>
 8009b90:	9b01      	ldr	r3, [sp, #4]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	dd39      	ble.n	8009c0a <_dtoa_r+0x47a>
 8009b96:	4b90      	ldr	r3, [pc, #576]	; (8009dd8 <_dtoa_r+0x648>)
 8009b98:	2200      	movs	r2, #0
 8009b9a:	4640      	mov	r0, r8
 8009b9c:	4649      	mov	r1, r9
 8009b9e:	f7f6 fd2b 	bl	80005f8 <__aeabi_dmul>
 8009ba2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ba6:	9e01      	ldr	r6, [sp, #4]
 8009ba8:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8009bac:	3501      	adds	r5, #1
 8009bae:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009bb2:	4628      	mov	r0, r5
 8009bb4:	f7f6 fcb6 	bl	8000524 <__aeabi_i2d>
 8009bb8:	4642      	mov	r2, r8
 8009bba:	464b      	mov	r3, r9
 8009bbc:	f7f6 fd1c 	bl	80005f8 <__aeabi_dmul>
 8009bc0:	4b86      	ldr	r3, [pc, #536]	; (8009ddc <_dtoa_r+0x64c>)
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	f7f6 fb62 	bl	800028c <__adddf3>
 8009bc8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009bcc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009bd0:	9303      	str	r3, [sp, #12]
 8009bd2:	2e00      	cmp	r6, #0
 8009bd4:	d158      	bne.n	8009c88 <_dtoa_r+0x4f8>
 8009bd6:	4b82      	ldr	r3, [pc, #520]	; (8009de0 <_dtoa_r+0x650>)
 8009bd8:	2200      	movs	r2, #0
 8009bda:	4640      	mov	r0, r8
 8009bdc:	4649      	mov	r1, r9
 8009bde:	f7f6 fb53 	bl	8000288 <__aeabi_dsub>
 8009be2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009be6:	4680      	mov	r8, r0
 8009be8:	4689      	mov	r9, r1
 8009bea:	f7f6 ff95 	bl	8000b18 <__aeabi_dcmpgt>
 8009bee:	2800      	cmp	r0, #0
 8009bf0:	f040 8296 	bne.w	800a120 <_dtoa_r+0x990>
 8009bf4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009bf8:	4640      	mov	r0, r8
 8009bfa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009bfe:	4649      	mov	r1, r9
 8009c00:	f7f6 ff6c 	bl	8000adc <__aeabi_dcmplt>
 8009c04:	2800      	cmp	r0, #0
 8009c06:	f040 8289 	bne.w	800a11c <_dtoa_r+0x98c>
 8009c0a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8009c0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	f2c0 814e 	blt.w	8009eb2 <_dtoa_r+0x722>
 8009c16:	f1bb 0f0e 	cmp.w	fp, #14
 8009c1a:	f300 814a 	bgt.w	8009eb2 <_dtoa_r+0x722>
 8009c1e:	4b6b      	ldr	r3, [pc, #428]	; (8009dcc <_dtoa_r+0x63c>)
 8009c20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009c24:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009c28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	f280 80dc 	bge.w	8009de8 <_dtoa_r+0x658>
 8009c30:	9b04      	ldr	r3, [sp, #16]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	f300 80d8 	bgt.w	8009de8 <_dtoa_r+0x658>
 8009c38:	f040 826f 	bne.w	800a11a <_dtoa_r+0x98a>
 8009c3c:	4b68      	ldr	r3, [pc, #416]	; (8009de0 <_dtoa_r+0x650>)
 8009c3e:	2200      	movs	r2, #0
 8009c40:	4640      	mov	r0, r8
 8009c42:	4649      	mov	r1, r9
 8009c44:	f7f6 fcd8 	bl	80005f8 <__aeabi_dmul>
 8009c48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009c4c:	f7f6 ff5a 	bl	8000b04 <__aeabi_dcmpge>
 8009c50:	9e04      	ldr	r6, [sp, #16]
 8009c52:	4637      	mov	r7, r6
 8009c54:	2800      	cmp	r0, #0
 8009c56:	f040 8245 	bne.w	800a0e4 <_dtoa_r+0x954>
 8009c5a:	9d00      	ldr	r5, [sp, #0]
 8009c5c:	2331      	movs	r3, #49	; 0x31
 8009c5e:	f805 3b01 	strb.w	r3, [r5], #1
 8009c62:	f10b 0b01 	add.w	fp, fp, #1
 8009c66:	e241      	b.n	800a0ec <_dtoa_r+0x95c>
 8009c68:	07f2      	lsls	r2, r6, #31
 8009c6a:	d505      	bpl.n	8009c78 <_dtoa_r+0x4e8>
 8009c6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009c70:	f7f6 fcc2 	bl	80005f8 <__aeabi_dmul>
 8009c74:	3501      	adds	r5, #1
 8009c76:	2301      	movs	r3, #1
 8009c78:	1076      	asrs	r6, r6, #1
 8009c7a:	3708      	adds	r7, #8
 8009c7c:	e773      	b.n	8009b66 <_dtoa_r+0x3d6>
 8009c7e:	2502      	movs	r5, #2
 8009c80:	e775      	b.n	8009b6e <_dtoa_r+0x3de>
 8009c82:	9e04      	ldr	r6, [sp, #16]
 8009c84:	465f      	mov	r7, fp
 8009c86:	e792      	b.n	8009bae <_dtoa_r+0x41e>
 8009c88:	9900      	ldr	r1, [sp, #0]
 8009c8a:	4b50      	ldr	r3, [pc, #320]	; (8009dcc <_dtoa_r+0x63c>)
 8009c8c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009c90:	4431      	add	r1, r6
 8009c92:	9102      	str	r1, [sp, #8]
 8009c94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009c96:	eeb0 9a47 	vmov.f32	s18, s14
 8009c9a:	eef0 9a67 	vmov.f32	s19, s15
 8009c9e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009ca2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009ca6:	2900      	cmp	r1, #0
 8009ca8:	d044      	beq.n	8009d34 <_dtoa_r+0x5a4>
 8009caa:	494e      	ldr	r1, [pc, #312]	; (8009de4 <_dtoa_r+0x654>)
 8009cac:	2000      	movs	r0, #0
 8009cae:	f7f6 fdcd 	bl	800084c <__aeabi_ddiv>
 8009cb2:	ec53 2b19 	vmov	r2, r3, d9
 8009cb6:	f7f6 fae7 	bl	8000288 <__aeabi_dsub>
 8009cba:	9d00      	ldr	r5, [sp, #0]
 8009cbc:	ec41 0b19 	vmov	d9, r0, r1
 8009cc0:	4649      	mov	r1, r9
 8009cc2:	4640      	mov	r0, r8
 8009cc4:	f7f6 ff48 	bl	8000b58 <__aeabi_d2iz>
 8009cc8:	4606      	mov	r6, r0
 8009cca:	f7f6 fc2b 	bl	8000524 <__aeabi_i2d>
 8009cce:	4602      	mov	r2, r0
 8009cd0:	460b      	mov	r3, r1
 8009cd2:	4640      	mov	r0, r8
 8009cd4:	4649      	mov	r1, r9
 8009cd6:	f7f6 fad7 	bl	8000288 <__aeabi_dsub>
 8009cda:	3630      	adds	r6, #48	; 0x30
 8009cdc:	f805 6b01 	strb.w	r6, [r5], #1
 8009ce0:	ec53 2b19 	vmov	r2, r3, d9
 8009ce4:	4680      	mov	r8, r0
 8009ce6:	4689      	mov	r9, r1
 8009ce8:	f7f6 fef8 	bl	8000adc <__aeabi_dcmplt>
 8009cec:	2800      	cmp	r0, #0
 8009cee:	d164      	bne.n	8009dba <_dtoa_r+0x62a>
 8009cf0:	4642      	mov	r2, r8
 8009cf2:	464b      	mov	r3, r9
 8009cf4:	4937      	ldr	r1, [pc, #220]	; (8009dd4 <_dtoa_r+0x644>)
 8009cf6:	2000      	movs	r0, #0
 8009cf8:	f7f6 fac6 	bl	8000288 <__aeabi_dsub>
 8009cfc:	ec53 2b19 	vmov	r2, r3, d9
 8009d00:	f7f6 feec 	bl	8000adc <__aeabi_dcmplt>
 8009d04:	2800      	cmp	r0, #0
 8009d06:	f040 80b6 	bne.w	8009e76 <_dtoa_r+0x6e6>
 8009d0a:	9b02      	ldr	r3, [sp, #8]
 8009d0c:	429d      	cmp	r5, r3
 8009d0e:	f43f af7c 	beq.w	8009c0a <_dtoa_r+0x47a>
 8009d12:	4b31      	ldr	r3, [pc, #196]	; (8009dd8 <_dtoa_r+0x648>)
 8009d14:	ec51 0b19 	vmov	r0, r1, d9
 8009d18:	2200      	movs	r2, #0
 8009d1a:	f7f6 fc6d 	bl	80005f8 <__aeabi_dmul>
 8009d1e:	4b2e      	ldr	r3, [pc, #184]	; (8009dd8 <_dtoa_r+0x648>)
 8009d20:	ec41 0b19 	vmov	d9, r0, r1
 8009d24:	2200      	movs	r2, #0
 8009d26:	4640      	mov	r0, r8
 8009d28:	4649      	mov	r1, r9
 8009d2a:	f7f6 fc65 	bl	80005f8 <__aeabi_dmul>
 8009d2e:	4680      	mov	r8, r0
 8009d30:	4689      	mov	r9, r1
 8009d32:	e7c5      	b.n	8009cc0 <_dtoa_r+0x530>
 8009d34:	ec51 0b17 	vmov	r0, r1, d7
 8009d38:	f7f6 fc5e 	bl	80005f8 <__aeabi_dmul>
 8009d3c:	9b02      	ldr	r3, [sp, #8]
 8009d3e:	9d00      	ldr	r5, [sp, #0]
 8009d40:	930f      	str	r3, [sp, #60]	; 0x3c
 8009d42:	ec41 0b19 	vmov	d9, r0, r1
 8009d46:	4649      	mov	r1, r9
 8009d48:	4640      	mov	r0, r8
 8009d4a:	f7f6 ff05 	bl	8000b58 <__aeabi_d2iz>
 8009d4e:	4606      	mov	r6, r0
 8009d50:	f7f6 fbe8 	bl	8000524 <__aeabi_i2d>
 8009d54:	3630      	adds	r6, #48	; 0x30
 8009d56:	4602      	mov	r2, r0
 8009d58:	460b      	mov	r3, r1
 8009d5a:	4640      	mov	r0, r8
 8009d5c:	4649      	mov	r1, r9
 8009d5e:	f7f6 fa93 	bl	8000288 <__aeabi_dsub>
 8009d62:	f805 6b01 	strb.w	r6, [r5], #1
 8009d66:	9b02      	ldr	r3, [sp, #8]
 8009d68:	429d      	cmp	r5, r3
 8009d6a:	4680      	mov	r8, r0
 8009d6c:	4689      	mov	r9, r1
 8009d6e:	f04f 0200 	mov.w	r2, #0
 8009d72:	d124      	bne.n	8009dbe <_dtoa_r+0x62e>
 8009d74:	4b1b      	ldr	r3, [pc, #108]	; (8009de4 <_dtoa_r+0x654>)
 8009d76:	ec51 0b19 	vmov	r0, r1, d9
 8009d7a:	f7f6 fa87 	bl	800028c <__adddf3>
 8009d7e:	4602      	mov	r2, r0
 8009d80:	460b      	mov	r3, r1
 8009d82:	4640      	mov	r0, r8
 8009d84:	4649      	mov	r1, r9
 8009d86:	f7f6 fec7 	bl	8000b18 <__aeabi_dcmpgt>
 8009d8a:	2800      	cmp	r0, #0
 8009d8c:	d173      	bne.n	8009e76 <_dtoa_r+0x6e6>
 8009d8e:	ec53 2b19 	vmov	r2, r3, d9
 8009d92:	4914      	ldr	r1, [pc, #80]	; (8009de4 <_dtoa_r+0x654>)
 8009d94:	2000      	movs	r0, #0
 8009d96:	f7f6 fa77 	bl	8000288 <__aeabi_dsub>
 8009d9a:	4602      	mov	r2, r0
 8009d9c:	460b      	mov	r3, r1
 8009d9e:	4640      	mov	r0, r8
 8009da0:	4649      	mov	r1, r9
 8009da2:	f7f6 fe9b 	bl	8000adc <__aeabi_dcmplt>
 8009da6:	2800      	cmp	r0, #0
 8009da8:	f43f af2f 	beq.w	8009c0a <_dtoa_r+0x47a>
 8009dac:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009dae:	1e6b      	subs	r3, r5, #1
 8009db0:	930f      	str	r3, [sp, #60]	; 0x3c
 8009db2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009db6:	2b30      	cmp	r3, #48	; 0x30
 8009db8:	d0f8      	beq.n	8009dac <_dtoa_r+0x61c>
 8009dba:	46bb      	mov	fp, r7
 8009dbc:	e04a      	b.n	8009e54 <_dtoa_r+0x6c4>
 8009dbe:	4b06      	ldr	r3, [pc, #24]	; (8009dd8 <_dtoa_r+0x648>)
 8009dc0:	f7f6 fc1a 	bl	80005f8 <__aeabi_dmul>
 8009dc4:	4680      	mov	r8, r0
 8009dc6:	4689      	mov	r9, r1
 8009dc8:	e7bd      	b.n	8009d46 <_dtoa_r+0x5b6>
 8009dca:	bf00      	nop
 8009dcc:	0800bcd0 	.word	0x0800bcd0
 8009dd0:	0800bca8 	.word	0x0800bca8
 8009dd4:	3ff00000 	.word	0x3ff00000
 8009dd8:	40240000 	.word	0x40240000
 8009ddc:	401c0000 	.word	0x401c0000
 8009de0:	40140000 	.word	0x40140000
 8009de4:	3fe00000 	.word	0x3fe00000
 8009de8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009dec:	9d00      	ldr	r5, [sp, #0]
 8009dee:	4642      	mov	r2, r8
 8009df0:	464b      	mov	r3, r9
 8009df2:	4630      	mov	r0, r6
 8009df4:	4639      	mov	r1, r7
 8009df6:	f7f6 fd29 	bl	800084c <__aeabi_ddiv>
 8009dfa:	f7f6 fead 	bl	8000b58 <__aeabi_d2iz>
 8009dfe:	9001      	str	r0, [sp, #4]
 8009e00:	f7f6 fb90 	bl	8000524 <__aeabi_i2d>
 8009e04:	4642      	mov	r2, r8
 8009e06:	464b      	mov	r3, r9
 8009e08:	f7f6 fbf6 	bl	80005f8 <__aeabi_dmul>
 8009e0c:	4602      	mov	r2, r0
 8009e0e:	460b      	mov	r3, r1
 8009e10:	4630      	mov	r0, r6
 8009e12:	4639      	mov	r1, r7
 8009e14:	f7f6 fa38 	bl	8000288 <__aeabi_dsub>
 8009e18:	9e01      	ldr	r6, [sp, #4]
 8009e1a:	9f04      	ldr	r7, [sp, #16]
 8009e1c:	3630      	adds	r6, #48	; 0x30
 8009e1e:	f805 6b01 	strb.w	r6, [r5], #1
 8009e22:	9e00      	ldr	r6, [sp, #0]
 8009e24:	1bae      	subs	r6, r5, r6
 8009e26:	42b7      	cmp	r7, r6
 8009e28:	4602      	mov	r2, r0
 8009e2a:	460b      	mov	r3, r1
 8009e2c:	d134      	bne.n	8009e98 <_dtoa_r+0x708>
 8009e2e:	f7f6 fa2d 	bl	800028c <__adddf3>
 8009e32:	4642      	mov	r2, r8
 8009e34:	464b      	mov	r3, r9
 8009e36:	4606      	mov	r6, r0
 8009e38:	460f      	mov	r7, r1
 8009e3a:	f7f6 fe6d 	bl	8000b18 <__aeabi_dcmpgt>
 8009e3e:	b9c8      	cbnz	r0, 8009e74 <_dtoa_r+0x6e4>
 8009e40:	4642      	mov	r2, r8
 8009e42:	464b      	mov	r3, r9
 8009e44:	4630      	mov	r0, r6
 8009e46:	4639      	mov	r1, r7
 8009e48:	f7f6 fe3e 	bl	8000ac8 <__aeabi_dcmpeq>
 8009e4c:	b110      	cbz	r0, 8009e54 <_dtoa_r+0x6c4>
 8009e4e:	9b01      	ldr	r3, [sp, #4]
 8009e50:	07db      	lsls	r3, r3, #31
 8009e52:	d40f      	bmi.n	8009e74 <_dtoa_r+0x6e4>
 8009e54:	4651      	mov	r1, sl
 8009e56:	4620      	mov	r0, r4
 8009e58:	f000 fe62 	bl	800ab20 <_Bfree>
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009e60:	702b      	strb	r3, [r5, #0]
 8009e62:	f10b 0301 	add.w	r3, fp, #1
 8009e66:	6013      	str	r3, [r2, #0]
 8009e68:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	f43f ace2 	beq.w	8009834 <_dtoa_r+0xa4>
 8009e70:	601d      	str	r5, [r3, #0]
 8009e72:	e4df      	b.n	8009834 <_dtoa_r+0xa4>
 8009e74:	465f      	mov	r7, fp
 8009e76:	462b      	mov	r3, r5
 8009e78:	461d      	mov	r5, r3
 8009e7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009e7e:	2a39      	cmp	r2, #57	; 0x39
 8009e80:	d106      	bne.n	8009e90 <_dtoa_r+0x700>
 8009e82:	9a00      	ldr	r2, [sp, #0]
 8009e84:	429a      	cmp	r2, r3
 8009e86:	d1f7      	bne.n	8009e78 <_dtoa_r+0x6e8>
 8009e88:	9900      	ldr	r1, [sp, #0]
 8009e8a:	2230      	movs	r2, #48	; 0x30
 8009e8c:	3701      	adds	r7, #1
 8009e8e:	700a      	strb	r2, [r1, #0]
 8009e90:	781a      	ldrb	r2, [r3, #0]
 8009e92:	3201      	adds	r2, #1
 8009e94:	701a      	strb	r2, [r3, #0]
 8009e96:	e790      	b.n	8009dba <_dtoa_r+0x62a>
 8009e98:	4ba3      	ldr	r3, [pc, #652]	; (800a128 <_dtoa_r+0x998>)
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	f7f6 fbac 	bl	80005f8 <__aeabi_dmul>
 8009ea0:	2200      	movs	r2, #0
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	4606      	mov	r6, r0
 8009ea6:	460f      	mov	r7, r1
 8009ea8:	f7f6 fe0e 	bl	8000ac8 <__aeabi_dcmpeq>
 8009eac:	2800      	cmp	r0, #0
 8009eae:	d09e      	beq.n	8009dee <_dtoa_r+0x65e>
 8009eb0:	e7d0      	b.n	8009e54 <_dtoa_r+0x6c4>
 8009eb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009eb4:	2a00      	cmp	r2, #0
 8009eb6:	f000 80ca 	beq.w	800a04e <_dtoa_r+0x8be>
 8009eba:	9a07      	ldr	r2, [sp, #28]
 8009ebc:	2a01      	cmp	r2, #1
 8009ebe:	f300 80ad 	bgt.w	800a01c <_dtoa_r+0x88c>
 8009ec2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009ec4:	2a00      	cmp	r2, #0
 8009ec6:	f000 80a5 	beq.w	800a014 <_dtoa_r+0x884>
 8009eca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009ece:	9e08      	ldr	r6, [sp, #32]
 8009ed0:	9d05      	ldr	r5, [sp, #20]
 8009ed2:	9a05      	ldr	r2, [sp, #20]
 8009ed4:	441a      	add	r2, r3
 8009ed6:	9205      	str	r2, [sp, #20]
 8009ed8:	9a06      	ldr	r2, [sp, #24]
 8009eda:	2101      	movs	r1, #1
 8009edc:	441a      	add	r2, r3
 8009ede:	4620      	mov	r0, r4
 8009ee0:	9206      	str	r2, [sp, #24]
 8009ee2:	f000 fed3 	bl	800ac8c <__i2b>
 8009ee6:	4607      	mov	r7, r0
 8009ee8:	b165      	cbz	r5, 8009f04 <_dtoa_r+0x774>
 8009eea:	9b06      	ldr	r3, [sp, #24]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	dd09      	ble.n	8009f04 <_dtoa_r+0x774>
 8009ef0:	42ab      	cmp	r3, r5
 8009ef2:	9a05      	ldr	r2, [sp, #20]
 8009ef4:	bfa8      	it	ge
 8009ef6:	462b      	movge	r3, r5
 8009ef8:	1ad2      	subs	r2, r2, r3
 8009efa:	9205      	str	r2, [sp, #20]
 8009efc:	9a06      	ldr	r2, [sp, #24]
 8009efe:	1aed      	subs	r5, r5, r3
 8009f00:	1ad3      	subs	r3, r2, r3
 8009f02:	9306      	str	r3, [sp, #24]
 8009f04:	9b08      	ldr	r3, [sp, #32]
 8009f06:	b1f3      	cbz	r3, 8009f46 <_dtoa_r+0x7b6>
 8009f08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	f000 80a3 	beq.w	800a056 <_dtoa_r+0x8c6>
 8009f10:	2e00      	cmp	r6, #0
 8009f12:	dd10      	ble.n	8009f36 <_dtoa_r+0x7a6>
 8009f14:	4639      	mov	r1, r7
 8009f16:	4632      	mov	r2, r6
 8009f18:	4620      	mov	r0, r4
 8009f1a:	f000 ff77 	bl	800ae0c <__pow5mult>
 8009f1e:	4652      	mov	r2, sl
 8009f20:	4601      	mov	r1, r0
 8009f22:	4607      	mov	r7, r0
 8009f24:	4620      	mov	r0, r4
 8009f26:	f000 fec7 	bl	800acb8 <__multiply>
 8009f2a:	4651      	mov	r1, sl
 8009f2c:	4680      	mov	r8, r0
 8009f2e:	4620      	mov	r0, r4
 8009f30:	f000 fdf6 	bl	800ab20 <_Bfree>
 8009f34:	46c2      	mov	sl, r8
 8009f36:	9b08      	ldr	r3, [sp, #32]
 8009f38:	1b9a      	subs	r2, r3, r6
 8009f3a:	d004      	beq.n	8009f46 <_dtoa_r+0x7b6>
 8009f3c:	4651      	mov	r1, sl
 8009f3e:	4620      	mov	r0, r4
 8009f40:	f000 ff64 	bl	800ae0c <__pow5mult>
 8009f44:	4682      	mov	sl, r0
 8009f46:	2101      	movs	r1, #1
 8009f48:	4620      	mov	r0, r4
 8009f4a:	f000 fe9f 	bl	800ac8c <__i2b>
 8009f4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	4606      	mov	r6, r0
 8009f54:	f340 8081 	ble.w	800a05a <_dtoa_r+0x8ca>
 8009f58:	461a      	mov	r2, r3
 8009f5a:	4601      	mov	r1, r0
 8009f5c:	4620      	mov	r0, r4
 8009f5e:	f000 ff55 	bl	800ae0c <__pow5mult>
 8009f62:	9b07      	ldr	r3, [sp, #28]
 8009f64:	2b01      	cmp	r3, #1
 8009f66:	4606      	mov	r6, r0
 8009f68:	dd7a      	ble.n	800a060 <_dtoa_r+0x8d0>
 8009f6a:	f04f 0800 	mov.w	r8, #0
 8009f6e:	6933      	ldr	r3, [r6, #16]
 8009f70:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009f74:	6918      	ldr	r0, [r3, #16]
 8009f76:	f000 fe3b 	bl	800abf0 <__hi0bits>
 8009f7a:	f1c0 0020 	rsb	r0, r0, #32
 8009f7e:	9b06      	ldr	r3, [sp, #24]
 8009f80:	4418      	add	r0, r3
 8009f82:	f010 001f 	ands.w	r0, r0, #31
 8009f86:	f000 8094 	beq.w	800a0b2 <_dtoa_r+0x922>
 8009f8a:	f1c0 0320 	rsb	r3, r0, #32
 8009f8e:	2b04      	cmp	r3, #4
 8009f90:	f340 8085 	ble.w	800a09e <_dtoa_r+0x90e>
 8009f94:	9b05      	ldr	r3, [sp, #20]
 8009f96:	f1c0 001c 	rsb	r0, r0, #28
 8009f9a:	4403      	add	r3, r0
 8009f9c:	9305      	str	r3, [sp, #20]
 8009f9e:	9b06      	ldr	r3, [sp, #24]
 8009fa0:	4403      	add	r3, r0
 8009fa2:	4405      	add	r5, r0
 8009fa4:	9306      	str	r3, [sp, #24]
 8009fa6:	9b05      	ldr	r3, [sp, #20]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	dd05      	ble.n	8009fb8 <_dtoa_r+0x828>
 8009fac:	4651      	mov	r1, sl
 8009fae:	461a      	mov	r2, r3
 8009fb0:	4620      	mov	r0, r4
 8009fb2:	f000 ff85 	bl	800aec0 <__lshift>
 8009fb6:	4682      	mov	sl, r0
 8009fb8:	9b06      	ldr	r3, [sp, #24]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	dd05      	ble.n	8009fca <_dtoa_r+0x83a>
 8009fbe:	4631      	mov	r1, r6
 8009fc0:	461a      	mov	r2, r3
 8009fc2:	4620      	mov	r0, r4
 8009fc4:	f000 ff7c 	bl	800aec0 <__lshift>
 8009fc8:	4606      	mov	r6, r0
 8009fca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d072      	beq.n	800a0b6 <_dtoa_r+0x926>
 8009fd0:	4631      	mov	r1, r6
 8009fd2:	4650      	mov	r0, sl
 8009fd4:	f000 ffe0 	bl	800af98 <__mcmp>
 8009fd8:	2800      	cmp	r0, #0
 8009fda:	da6c      	bge.n	800a0b6 <_dtoa_r+0x926>
 8009fdc:	2300      	movs	r3, #0
 8009fde:	4651      	mov	r1, sl
 8009fe0:	220a      	movs	r2, #10
 8009fe2:	4620      	mov	r0, r4
 8009fe4:	f000 fdbe 	bl	800ab64 <__multadd>
 8009fe8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fea:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8009fee:	4682      	mov	sl, r0
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	f000 81b0 	beq.w	800a356 <_dtoa_r+0xbc6>
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	4639      	mov	r1, r7
 8009ffa:	220a      	movs	r2, #10
 8009ffc:	4620      	mov	r0, r4
 8009ffe:	f000 fdb1 	bl	800ab64 <__multadd>
 800a002:	9b01      	ldr	r3, [sp, #4]
 800a004:	2b00      	cmp	r3, #0
 800a006:	4607      	mov	r7, r0
 800a008:	f300 8096 	bgt.w	800a138 <_dtoa_r+0x9a8>
 800a00c:	9b07      	ldr	r3, [sp, #28]
 800a00e:	2b02      	cmp	r3, #2
 800a010:	dc59      	bgt.n	800a0c6 <_dtoa_r+0x936>
 800a012:	e091      	b.n	800a138 <_dtoa_r+0x9a8>
 800a014:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a016:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a01a:	e758      	b.n	8009ece <_dtoa_r+0x73e>
 800a01c:	9b04      	ldr	r3, [sp, #16]
 800a01e:	1e5e      	subs	r6, r3, #1
 800a020:	9b08      	ldr	r3, [sp, #32]
 800a022:	42b3      	cmp	r3, r6
 800a024:	bfbf      	itttt	lt
 800a026:	9b08      	ldrlt	r3, [sp, #32]
 800a028:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800a02a:	9608      	strlt	r6, [sp, #32]
 800a02c:	1af3      	sublt	r3, r6, r3
 800a02e:	bfb4      	ite	lt
 800a030:	18d2      	addlt	r2, r2, r3
 800a032:	1b9e      	subge	r6, r3, r6
 800a034:	9b04      	ldr	r3, [sp, #16]
 800a036:	bfbc      	itt	lt
 800a038:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800a03a:	2600      	movlt	r6, #0
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	bfb7      	itett	lt
 800a040:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800a044:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800a048:	1a9d      	sublt	r5, r3, r2
 800a04a:	2300      	movlt	r3, #0
 800a04c:	e741      	b.n	8009ed2 <_dtoa_r+0x742>
 800a04e:	9e08      	ldr	r6, [sp, #32]
 800a050:	9d05      	ldr	r5, [sp, #20]
 800a052:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a054:	e748      	b.n	8009ee8 <_dtoa_r+0x758>
 800a056:	9a08      	ldr	r2, [sp, #32]
 800a058:	e770      	b.n	8009f3c <_dtoa_r+0x7ac>
 800a05a:	9b07      	ldr	r3, [sp, #28]
 800a05c:	2b01      	cmp	r3, #1
 800a05e:	dc19      	bgt.n	800a094 <_dtoa_r+0x904>
 800a060:	9b02      	ldr	r3, [sp, #8]
 800a062:	b9bb      	cbnz	r3, 800a094 <_dtoa_r+0x904>
 800a064:	9b03      	ldr	r3, [sp, #12]
 800a066:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a06a:	b99b      	cbnz	r3, 800a094 <_dtoa_r+0x904>
 800a06c:	9b03      	ldr	r3, [sp, #12]
 800a06e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a072:	0d1b      	lsrs	r3, r3, #20
 800a074:	051b      	lsls	r3, r3, #20
 800a076:	b183      	cbz	r3, 800a09a <_dtoa_r+0x90a>
 800a078:	9b05      	ldr	r3, [sp, #20]
 800a07a:	3301      	adds	r3, #1
 800a07c:	9305      	str	r3, [sp, #20]
 800a07e:	9b06      	ldr	r3, [sp, #24]
 800a080:	3301      	adds	r3, #1
 800a082:	9306      	str	r3, [sp, #24]
 800a084:	f04f 0801 	mov.w	r8, #1
 800a088:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	f47f af6f 	bne.w	8009f6e <_dtoa_r+0x7de>
 800a090:	2001      	movs	r0, #1
 800a092:	e774      	b.n	8009f7e <_dtoa_r+0x7ee>
 800a094:	f04f 0800 	mov.w	r8, #0
 800a098:	e7f6      	b.n	800a088 <_dtoa_r+0x8f8>
 800a09a:	4698      	mov	r8, r3
 800a09c:	e7f4      	b.n	800a088 <_dtoa_r+0x8f8>
 800a09e:	d082      	beq.n	8009fa6 <_dtoa_r+0x816>
 800a0a0:	9a05      	ldr	r2, [sp, #20]
 800a0a2:	331c      	adds	r3, #28
 800a0a4:	441a      	add	r2, r3
 800a0a6:	9205      	str	r2, [sp, #20]
 800a0a8:	9a06      	ldr	r2, [sp, #24]
 800a0aa:	441a      	add	r2, r3
 800a0ac:	441d      	add	r5, r3
 800a0ae:	9206      	str	r2, [sp, #24]
 800a0b0:	e779      	b.n	8009fa6 <_dtoa_r+0x816>
 800a0b2:	4603      	mov	r3, r0
 800a0b4:	e7f4      	b.n	800a0a0 <_dtoa_r+0x910>
 800a0b6:	9b04      	ldr	r3, [sp, #16]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	dc37      	bgt.n	800a12c <_dtoa_r+0x99c>
 800a0bc:	9b07      	ldr	r3, [sp, #28]
 800a0be:	2b02      	cmp	r3, #2
 800a0c0:	dd34      	ble.n	800a12c <_dtoa_r+0x99c>
 800a0c2:	9b04      	ldr	r3, [sp, #16]
 800a0c4:	9301      	str	r3, [sp, #4]
 800a0c6:	9b01      	ldr	r3, [sp, #4]
 800a0c8:	b963      	cbnz	r3, 800a0e4 <_dtoa_r+0x954>
 800a0ca:	4631      	mov	r1, r6
 800a0cc:	2205      	movs	r2, #5
 800a0ce:	4620      	mov	r0, r4
 800a0d0:	f000 fd48 	bl	800ab64 <__multadd>
 800a0d4:	4601      	mov	r1, r0
 800a0d6:	4606      	mov	r6, r0
 800a0d8:	4650      	mov	r0, sl
 800a0da:	f000 ff5d 	bl	800af98 <__mcmp>
 800a0de:	2800      	cmp	r0, #0
 800a0e0:	f73f adbb 	bgt.w	8009c5a <_dtoa_r+0x4ca>
 800a0e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0e6:	9d00      	ldr	r5, [sp, #0]
 800a0e8:	ea6f 0b03 	mvn.w	fp, r3
 800a0ec:	f04f 0800 	mov.w	r8, #0
 800a0f0:	4631      	mov	r1, r6
 800a0f2:	4620      	mov	r0, r4
 800a0f4:	f000 fd14 	bl	800ab20 <_Bfree>
 800a0f8:	2f00      	cmp	r7, #0
 800a0fa:	f43f aeab 	beq.w	8009e54 <_dtoa_r+0x6c4>
 800a0fe:	f1b8 0f00 	cmp.w	r8, #0
 800a102:	d005      	beq.n	800a110 <_dtoa_r+0x980>
 800a104:	45b8      	cmp	r8, r7
 800a106:	d003      	beq.n	800a110 <_dtoa_r+0x980>
 800a108:	4641      	mov	r1, r8
 800a10a:	4620      	mov	r0, r4
 800a10c:	f000 fd08 	bl	800ab20 <_Bfree>
 800a110:	4639      	mov	r1, r7
 800a112:	4620      	mov	r0, r4
 800a114:	f000 fd04 	bl	800ab20 <_Bfree>
 800a118:	e69c      	b.n	8009e54 <_dtoa_r+0x6c4>
 800a11a:	2600      	movs	r6, #0
 800a11c:	4637      	mov	r7, r6
 800a11e:	e7e1      	b.n	800a0e4 <_dtoa_r+0x954>
 800a120:	46bb      	mov	fp, r7
 800a122:	4637      	mov	r7, r6
 800a124:	e599      	b.n	8009c5a <_dtoa_r+0x4ca>
 800a126:	bf00      	nop
 800a128:	40240000 	.word	0x40240000
 800a12c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a12e:	2b00      	cmp	r3, #0
 800a130:	f000 80c8 	beq.w	800a2c4 <_dtoa_r+0xb34>
 800a134:	9b04      	ldr	r3, [sp, #16]
 800a136:	9301      	str	r3, [sp, #4]
 800a138:	2d00      	cmp	r5, #0
 800a13a:	dd05      	ble.n	800a148 <_dtoa_r+0x9b8>
 800a13c:	4639      	mov	r1, r7
 800a13e:	462a      	mov	r2, r5
 800a140:	4620      	mov	r0, r4
 800a142:	f000 febd 	bl	800aec0 <__lshift>
 800a146:	4607      	mov	r7, r0
 800a148:	f1b8 0f00 	cmp.w	r8, #0
 800a14c:	d05b      	beq.n	800a206 <_dtoa_r+0xa76>
 800a14e:	6879      	ldr	r1, [r7, #4]
 800a150:	4620      	mov	r0, r4
 800a152:	f000 fca5 	bl	800aaa0 <_Balloc>
 800a156:	4605      	mov	r5, r0
 800a158:	b928      	cbnz	r0, 800a166 <_dtoa_r+0x9d6>
 800a15a:	4b83      	ldr	r3, [pc, #524]	; (800a368 <_dtoa_r+0xbd8>)
 800a15c:	4602      	mov	r2, r0
 800a15e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800a162:	f7ff bb2e 	b.w	80097c2 <_dtoa_r+0x32>
 800a166:	693a      	ldr	r2, [r7, #16]
 800a168:	3202      	adds	r2, #2
 800a16a:	0092      	lsls	r2, r2, #2
 800a16c:	f107 010c 	add.w	r1, r7, #12
 800a170:	300c      	adds	r0, #12
 800a172:	f7ff fa76 	bl	8009662 <memcpy>
 800a176:	2201      	movs	r2, #1
 800a178:	4629      	mov	r1, r5
 800a17a:	4620      	mov	r0, r4
 800a17c:	f000 fea0 	bl	800aec0 <__lshift>
 800a180:	9b00      	ldr	r3, [sp, #0]
 800a182:	3301      	adds	r3, #1
 800a184:	9304      	str	r3, [sp, #16]
 800a186:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a18a:	4413      	add	r3, r2
 800a18c:	9308      	str	r3, [sp, #32]
 800a18e:	9b02      	ldr	r3, [sp, #8]
 800a190:	f003 0301 	and.w	r3, r3, #1
 800a194:	46b8      	mov	r8, r7
 800a196:	9306      	str	r3, [sp, #24]
 800a198:	4607      	mov	r7, r0
 800a19a:	9b04      	ldr	r3, [sp, #16]
 800a19c:	4631      	mov	r1, r6
 800a19e:	3b01      	subs	r3, #1
 800a1a0:	4650      	mov	r0, sl
 800a1a2:	9301      	str	r3, [sp, #4]
 800a1a4:	f7ff fa6b 	bl	800967e <quorem>
 800a1a8:	4641      	mov	r1, r8
 800a1aa:	9002      	str	r0, [sp, #8]
 800a1ac:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a1b0:	4650      	mov	r0, sl
 800a1b2:	f000 fef1 	bl	800af98 <__mcmp>
 800a1b6:	463a      	mov	r2, r7
 800a1b8:	9005      	str	r0, [sp, #20]
 800a1ba:	4631      	mov	r1, r6
 800a1bc:	4620      	mov	r0, r4
 800a1be:	f000 ff07 	bl	800afd0 <__mdiff>
 800a1c2:	68c2      	ldr	r2, [r0, #12]
 800a1c4:	4605      	mov	r5, r0
 800a1c6:	bb02      	cbnz	r2, 800a20a <_dtoa_r+0xa7a>
 800a1c8:	4601      	mov	r1, r0
 800a1ca:	4650      	mov	r0, sl
 800a1cc:	f000 fee4 	bl	800af98 <__mcmp>
 800a1d0:	4602      	mov	r2, r0
 800a1d2:	4629      	mov	r1, r5
 800a1d4:	4620      	mov	r0, r4
 800a1d6:	9209      	str	r2, [sp, #36]	; 0x24
 800a1d8:	f000 fca2 	bl	800ab20 <_Bfree>
 800a1dc:	9b07      	ldr	r3, [sp, #28]
 800a1de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a1e0:	9d04      	ldr	r5, [sp, #16]
 800a1e2:	ea43 0102 	orr.w	r1, r3, r2
 800a1e6:	9b06      	ldr	r3, [sp, #24]
 800a1e8:	4319      	orrs	r1, r3
 800a1ea:	d110      	bne.n	800a20e <_dtoa_r+0xa7e>
 800a1ec:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a1f0:	d029      	beq.n	800a246 <_dtoa_r+0xab6>
 800a1f2:	9b05      	ldr	r3, [sp, #20]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	dd02      	ble.n	800a1fe <_dtoa_r+0xa6e>
 800a1f8:	9b02      	ldr	r3, [sp, #8]
 800a1fa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800a1fe:	9b01      	ldr	r3, [sp, #4]
 800a200:	f883 9000 	strb.w	r9, [r3]
 800a204:	e774      	b.n	800a0f0 <_dtoa_r+0x960>
 800a206:	4638      	mov	r0, r7
 800a208:	e7ba      	b.n	800a180 <_dtoa_r+0x9f0>
 800a20a:	2201      	movs	r2, #1
 800a20c:	e7e1      	b.n	800a1d2 <_dtoa_r+0xa42>
 800a20e:	9b05      	ldr	r3, [sp, #20]
 800a210:	2b00      	cmp	r3, #0
 800a212:	db04      	blt.n	800a21e <_dtoa_r+0xa8e>
 800a214:	9907      	ldr	r1, [sp, #28]
 800a216:	430b      	orrs	r3, r1
 800a218:	9906      	ldr	r1, [sp, #24]
 800a21a:	430b      	orrs	r3, r1
 800a21c:	d120      	bne.n	800a260 <_dtoa_r+0xad0>
 800a21e:	2a00      	cmp	r2, #0
 800a220:	dded      	ble.n	800a1fe <_dtoa_r+0xa6e>
 800a222:	4651      	mov	r1, sl
 800a224:	2201      	movs	r2, #1
 800a226:	4620      	mov	r0, r4
 800a228:	f000 fe4a 	bl	800aec0 <__lshift>
 800a22c:	4631      	mov	r1, r6
 800a22e:	4682      	mov	sl, r0
 800a230:	f000 feb2 	bl	800af98 <__mcmp>
 800a234:	2800      	cmp	r0, #0
 800a236:	dc03      	bgt.n	800a240 <_dtoa_r+0xab0>
 800a238:	d1e1      	bne.n	800a1fe <_dtoa_r+0xa6e>
 800a23a:	f019 0f01 	tst.w	r9, #1
 800a23e:	d0de      	beq.n	800a1fe <_dtoa_r+0xa6e>
 800a240:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a244:	d1d8      	bne.n	800a1f8 <_dtoa_r+0xa68>
 800a246:	9a01      	ldr	r2, [sp, #4]
 800a248:	2339      	movs	r3, #57	; 0x39
 800a24a:	7013      	strb	r3, [r2, #0]
 800a24c:	462b      	mov	r3, r5
 800a24e:	461d      	mov	r5, r3
 800a250:	3b01      	subs	r3, #1
 800a252:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a256:	2a39      	cmp	r2, #57	; 0x39
 800a258:	d06c      	beq.n	800a334 <_dtoa_r+0xba4>
 800a25a:	3201      	adds	r2, #1
 800a25c:	701a      	strb	r2, [r3, #0]
 800a25e:	e747      	b.n	800a0f0 <_dtoa_r+0x960>
 800a260:	2a00      	cmp	r2, #0
 800a262:	dd07      	ble.n	800a274 <_dtoa_r+0xae4>
 800a264:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a268:	d0ed      	beq.n	800a246 <_dtoa_r+0xab6>
 800a26a:	9a01      	ldr	r2, [sp, #4]
 800a26c:	f109 0301 	add.w	r3, r9, #1
 800a270:	7013      	strb	r3, [r2, #0]
 800a272:	e73d      	b.n	800a0f0 <_dtoa_r+0x960>
 800a274:	9b04      	ldr	r3, [sp, #16]
 800a276:	9a08      	ldr	r2, [sp, #32]
 800a278:	f803 9c01 	strb.w	r9, [r3, #-1]
 800a27c:	4293      	cmp	r3, r2
 800a27e:	d043      	beq.n	800a308 <_dtoa_r+0xb78>
 800a280:	4651      	mov	r1, sl
 800a282:	2300      	movs	r3, #0
 800a284:	220a      	movs	r2, #10
 800a286:	4620      	mov	r0, r4
 800a288:	f000 fc6c 	bl	800ab64 <__multadd>
 800a28c:	45b8      	cmp	r8, r7
 800a28e:	4682      	mov	sl, r0
 800a290:	f04f 0300 	mov.w	r3, #0
 800a294:	f04f 020a 	mov.w	r2, #10
 800a298:	4641      	mov	r1, r8
 800a29a:	4620      	mov	r0, r4
 800a29c:	d107      	bne.n	800a2ae <_dtoa_r+0xb1e>
 800a29e:	f000 fc61 	bl	800ab64 <__multadd>
 800a2a2:	4680      	mov	r8, r0
 800a2a4:	4607      	mov	r7, r0
 800a2a6:	9b04      	ldr	r3, [sp, #16]
 800a2a8:	3301      	adds	r3, #1
 800a2aa:	9304      	str	r3, [sp, #16]
 800a2ac:	e775      	b.n	800a19a <_dtoa_r+0xa0a>
 800a2ae:	f000 fc59 	bl	800ab64 <__multadd>
 800a2b2:	4639      	mov	r1, r7
 800a2b4:	4680      	mov	r8, r0
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	220a      	movs	r2, #10
 800a2ba:	4620      	mov	r0, r4
 800a2bc:	f000 fc52 	bl	800ab64 <__multadd>
 800a2c0:	4607      	mov	r7, r0
 800a2c2:	e7f0      	b.n	800a2a6 <_dtoa_r+0xb16>
 800a2c4:	9b04      	ldr	r3, [sp, #16]
 800a2c6:	9301      	str	r3, [sp, #4]
 800a2c8:	9d00      	ldr	r5, [sp, #0]
 800a2ca:	4631      	mov	r1, r6
 800a2cc:	4650      	mov	r0, sl
 800a2ce:	f7ff f9d6 	bl	800967e <quorem>
 800a2d2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a2d6:	9b00      	ldr	r3, [sp, #0]
 800a2d8:	f805 9b01 	strb.w	r9, [r5], #1
 800a2dc:	1aea      	subs	r2, r5, r3
 800a2de:	9b01      	ldr	r3, [sp, #4]
 800a2e0:	4293      	cmp	r3, r2
 800a2e2:	dd07      	ble.n	800a2f4 <_dtoa_r+0xb64>
 800a2e4:	4651      	mov	r1, sl
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	220a      	movs	r2, #10
 800a2ea:	4620      	mov	r0, r4
 800a2ec:	f000 fc3a 	bl	800ab64 <__multadd>
 800a2f0:	4682      	mov	sl, r0
 800a2f2:	e7ea      	b.n	800a2ca <_dtoa_r+0xb3a>
 800a2f4:	9b01      	ldr	r3, [sp, #4]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	bfc8      	it	gt
 800a2fa:	461d      	movgt	r5, r3
 800a2fc:	9b00      	ldr	r3, [sp, #0]
 800a2fe:	bfd8      	it	le
 800a300:	2501      	movle	r5, #1
 800a302:	441d      	add	r5, r3
 800a304:	f04f 0800 	mov.w	r8, #0
 800a308:	4651      	mov	r1, sl
 800a30a:	2201      	movs	r2, #1
 800a30c:	4620      	mov	r0, r4
 800a30e:	f000 fdd7 	bl	800aec0 <__lshift>
 800a312:	4631      	mov	r1, r6
 800a314:	4682      	mov	sl, r0
 800a316:	f000 fe3f 	bl	800af98 <__mcmp>
 800a31a:	2800      	cmp	r0, #0
 800a31c:	dc96      	bgt.n	800a24c <_dtoa_r+0xabc>
 800a31e:	d102      	bne.n	800a326 <_dtoa_r+0xb96>
 800a320:	f019 0f01 	tst.w	r9, #1
 800a324:	d192      	bne.n	800a24c <_dtoa_r+0xabc>
 800a326:	462b      	mov	r3, r5
 800a328:	461d      	mov	r5, r3
 800a32a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a32e:	2a30      	cmp	r2, #48	; 0x30
 800a330:	d0fa      	beq.n	800a328 <_dtoa_r+0xb98>
 800a332:	e6dd      	b.n	800a0f0 <_dtoa_r+0x960>
 800a334:	9a00      	ldr	r2, [sp, #0]
 800a336:	429a      	cmp	r2, r3
 800a338:	d189      	bne.n	800a24e <_dtoa_r+0xabe>
 800a33a:	f10b 0b01 	add.w	fp, fp, #1
 800a33e:	2331      	movs	r3, #49	; 0x31
 800a340:	e796      	b.n	800a270 <_dtoa_r+0xae0>
 800a342:	4b0a      	ldr	r3, [pc, #40]	; (800a36c <_dtoa_r+0xbdc>)
 800a344:	f7ff ba99 	b.w	800987a <_dtoa_r+0xea>
 800a348:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	f47f aa6d 	bne.w	800982a <_dtoa_r+0x9a>
 800a350:	4b07      	ldr	r3, [pc, #28]	; (800a370 <_dtoa_r+0xbe0>)
 800a352:	f7ff ba92 	b.w	800987a <_dtoa_r+0xea>
 800a356:	9b01      	ldr	r3, [sp, #4]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	dcb5      	bgt.n	800a2c8 <_dtoa_r+0xb38>
 800a35c:	9b07      	ldr	r3, [sp, #28]
 800a35e:	2b02      	cmp	r3, #2
 800a360:	f73f aeb1 	bgt.w	800a0c6 <_dtoa_r+0x936>
 800a364:	e7b0      	b.n	800a2c8 <_dtoa_r+0xb38>
 800a366:	bf00      	nop
 800a368:	0800bc26 	.word	0x0800bc26
 800a36c:	0800bb86 	.word	0x0800bb86
 800a370:	0800bbaa 	.word	0x0800bbaa

0800a374 <_free_r>:
 800a374:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a376:	2900      	cmp	r1, #0
 800a378:	d044      	beq.n	800a404 <_free_r+0x90>
 800a37a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a37e:	9001      	str	r0, [sp, #4]
 800a380:	2b00      	cmp	r3, #0
 800a382:	f1a1 0404 	sub.w	r4, r1, #4
 800a386:	bfb8      	it	lt
 800a388:	18e4      	addlt	r4, r4, r3
 800a38a:	f7fe ffdd 	bl	8009348 <__malloc_lock>
 800a38e:	4a1e      	ldr	r2, [pc, #120]	; (800a408 <_free_r+0x94>)
 800a390:	9801      	ldr	r0, [sp, #4]
 800a392:	6813      	ldr	r3, [r2, #0]
 800a394:	b933      	cbnz	r3, 800a3a4 <_free_r+0x30>
 800a396:	6063      	str	r3, [r4, #4]
 800a398:	6014      	str	r4, [r2, #0]
 800a39a:	b003      	add	sp, #12
 800a39c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a3a0:	f7fe bfd8 	b.w	8009354 <__malloc_unlock>
 800a3a4:	42a3      	cmp	r3, r4
 800a3a6:	d908      	bls.n	800a3ba <_free_r+0x46>
 800a3a8:	6825      	ldr	r5, [r4, #0]
 800a3aa:	1961      	adds	r1, r4, r5
 800a3ac:	428b      	cmp	r3, r1
 800a3ae:	bf01      	itttt	eq
 800a3b0:	6819      	ldreq	r1, [r3, #0]
 800a3b2:	685b      	ldreq	r3, [r3, #4]
 800a3b4:	1949      	addeq	r1, r1, r5
 800a3b6:	6021      	streq	r1, [r4, #0]
 800a3b8:	e7ed      	b.n	800a396 <_free_r+0x22>
 800a3ba:	461a      	mov	r2, r3
 800a3bc:	685b      	ldr	r3, [r3, #4]
 800a3be:	b10b      	cbz	r3, 800a3c4 <_free_r+0x50>
 800a3c0:	42a3      	cmp	r3, r4
 800a3c2:	d9fa      	bls.n	800a3ba <_free_r+0x46>
 800a3c4:	6811      	ldr	r1, [r2, #0]
 800a3c6:	1855      	adds	r5, r2, r1
 800a3c8:	42a5      	cmp	r5, r4
 800a3ca:	d10b      	bne.n	800a3e4 <_free_r+0x70>
 800a3cc:	6824      	ldr	r4, [r4, #0]
 800a3ce:	4421      	add	r1, r4
 800a3d0:	1854      	adds	r4, r2, r1
 800a3d2:	42a3      	cmp	r3, r4
 800a3d4:	6011      	str	r1, [r2, #0]
 800a3d6:	d1e0      	bne.n	800a39a <_free_r+0x26>
 800a3d8:	681c      	ldr	r4, [r3, #0]
 800a3da:	685b      	ldr	r3, [r3, #4]
 800a3dc:	6053      	str	r3, [r2, #4]
 800a3de:	440c      	add	r4, r1
 800a3e0:	6014      	str	r4, [r2, #0]
 800a3e2:	e7da      	b.n	800a39a <_free_r+0x26>
 800a3e4:	d902      	bls.n	800a3ec <_free_r+0x78>
 800a3e6:	230c      	movs	r3, #12
 800a3e8:	6003      	str	r3, [r0, #0]
 800a3ea:	e7d6      	b.n	800a39a <_free_r+0x26>
 800a3ec:	6825      	ldr	r5, [r4, #0]
 800a3ee:	1961      	adds	r1, r4, r5
 800a3f0:	428b      	cmp	r3, r1
 800a3f2:	bf04      	itt	eq
 800a3f4:	6819      	ldreq	r1, [r3, #0]
 800a3f6:	685b      	ldreq	r3, [r3, #4]
 800a3f8:	6063      	str	r3, [r4, #4]
 800a3fa:	bf04      	itt	eq
 800a3fc:	1949      	addeq	r1, r1, r5
 800a3fe:	6021      	streq	r1, [r4, #0]
 800a400:	6054      	str	r4, [r2, #4]
 800a402:	e7ca      	b.n	800a39a <_free_r+0x26>
 800a404:	b003      	add	sp, #12
 800a406:	bd30      	pop	{r4, r5, pc}
 800a408:	20004c94 	.word	0x20004c94

0800a40c <__ssputs_r>:
 800a40c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a410:	688e      	ldr	r6, [r1, #8]
 800a412:	461f      	mov	r7, r3
 800a414:	42be      	cmp	r6, r7
 800a416:	680b      	ldr	r3, [r1, #0]
 800a418:	4682      	mov	sl, r0
 800a41a:	460c      	mov	r4, r1
 800a41c:	4690      	mov	r8, r2
 800a41e:	d82c      	bhi.n	800a47a <__ssputs_r+0x6e>
 800a420:	898a      	ldrh	r2, [r1, #12]
 800a422:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a426:	d026      	beq.n	800a476 <__ssputs_r+0x6a>
 800a428:	6965      	ldr	r5, [r4, #20]
 800a42a:	6909      	ldr	r1, [r1, #16]
 800a42c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a430:	eba3 0901 	sub.w	r9, r3, r1
 800a434:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a438:	1c7b      	adds	r3, r7, #1
 800a43a:	444b      	add	r3, r9
 800a43c:	106d      	asrs	r5, r5, #1
 800a43e:	429d      	cmp	r5, r3
 800a440:	bf38      	it	cc
 800a442:	461d      	movcc	r5, r3
 800a444:	0553      	lsls	r3, r2, #21
 800a446:	d527      	bpl.n	800a498 <__ssputs_r+0x8c>
 800a448:	4629      	mov	r1, r5
 800a44a:	f7fe fd6d 	bl	8008f28 <_malloc_r>
 800a44e:	4606      	mov	r6, r0
 800a450:	b360      	cbz	r0, 800a4ac <__ssputs_r+0xa0>
 800a452:	6921      	ldr	r1, [r4, #16]
 800a454:	464a      	mov	r2, r9
 800a456:	f7ff f904 	bl	8009662 <memcpy>
 800a45a:	89a3      	ldrh	r3, [r4, #12]
 800a45c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a460:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a464:	81a3      	strh	r3, [r4, #12]
 800a466:	6126      	str	r6, [r4, #16]
 800a468:	6165      	str	r5, [r4, #20]
 800a46a:	444e      	add	r6, r9
 800a46c:	eba5 0509 	sub.w	r5, r5, r9
 800a470:	6026      	str	r6, [r4, #0]
 800a472:	60a5      	str	r5, [r4, #8]
 800a474:	463e      	mov	r6, r7
 800a476:	42be      	cmp	r6, r7
 800a478:	d900      	bls.n	800a47c <__ssputs_r+0x70>
 800a47a:	463e      	mov	r6, r7
 800a47c:	6820      	ldr	r0, [r4, #0]
 800a47e:	4632      	mov	r2, r6
 800a480:	4641      	mov	r1, r8
 800a482:	f000 fff3 	bl	800b46c <memmove>
 800a486:	68a3      	ldr	r3, [r4, #8]
 800a488:	1b9b      	subs	r3, r3, r6
 800a48a:	60a3      	str	r3, [r4, #8]
 800a48c:	6823      	ldr	r3, [r4, #0]
 800a48e:	4433      	add	r3, r6
 800a490:	6023      	str	r3, [r4, #0]
 800a492:	2000      	movs	r0, #0
 800a494:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a498:	462a      	mov	r2, r5
 800a49a:	f000 fec0 	bl	800b21e <_realloc_r>
 800a49e:	4606      	mov	r6, r0
 800a4a0:	2800      	cmp	r0, #0
 800a4a2:	d1e0      	bne.n	800a466 <__ssputs_r+0x5a>
 800a4a4:	6921      	ldr	r1, [r4, #16]
 800a4a6:	4650      	mov	r0, sl
 800a4a8:	f7ff ff64 	bl	800a374 <_free_r>
 800a4ac:	230c      	movs	r3, #12
 800a4ae:	f8ca 3000 	str.w	r3, [sl]
 800a4b2:	89a3      	ldrh	r3, [r4, #12]
 800a4b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a4b8:	81a3      	strh	r3, [r4, #12]
 800a4ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a4be:	e7e9      	b.n	800a494 <__ssputs_r+0x88>

0800a4c0 <_svfiprintf_r>:
 800a4c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4c4:	4698      	mov	r8, r3
 800a4c6:	898b      	ldrh	r3, [r1, #12]
 800a4c8:	061b      	lsls	r3, r3, #24
 800a4ca:	b09d      	sub	sp, #116	; 0x74
 800a4cc:	4607      	mov	r7, r0
 800a4ce:	460d      	mov	r5, r1
 800a4d0:	4614      	mov	r4, r2
 800a4d2:	d50e      	bpl.n	800a4f2 <_svfiprintf_r+0x32>
 800a4d4:	690b      	ldr	r3, [r1, #16]
 800a4d6:	b963      	cbnz	r3, 800a4f2 <_svfiprintf_r+0x32>
 800a4d8:	2140      	movs	r1, #64	; 0x40
 800a4da:	f7fe fd25 	bl	8008f28 <_malloc_r>
 800a4de:	6028      	str	r0, [r5, #0]
 800a4e0:	6128      	str	r0, [r5, #16]
 800a4e2:	b920      	cbnz	r0, 800a4ee <_svfiprintf_r+0x2e>
 800a4e4:	230c      	movs	r3, #12
 800a4e6:	603b      	str	r3, [r7, #0]
 800a4e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a4ec:	e0d0      	b.n	800a690 <_svfiprintf_r+0x1d0>
 800a4ee:	2340      	movs	r3, #64	; 0x40
 800a4f0:	616b      	str	r3, [r5, #20]
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	9309      	str	r3, [sp, #36]	; 0x24
 800a4f6:	2320      	movs	r3, #32
 800a4f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a4fc:	f8cd 800c 	str.w	r8, [sp, #12]
 800a500:	2330      	movs	r3, #48	; 0x30
 800a502:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a6a8 <_svfiprintf_r+0x1e8>
 800a506:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a50a:	f04f 0901 	mov.w	r9, #1
 800a50e:	4623      	mov	r3, r4
 800a510:	469a      	mov	sl, r3
 800a512:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a516:	b10a      	cbz	r2, 800a51c <_svfiprintf_r+0x5c>
 800a518:	2a25      	cmp	r2, #37	; 0x25
 800a51a:	d1f9      	bne.n	800a510 <_svfiprintf_r+0x50>
 800a51c:	ebba 0b04 	subs.w	fp, sl, r4
 800a520:	d00b      	beq.n	800a53a <_svfiprintf_r+0x7a>
 800a522:	465b      	mov	r3, fp
 800a524:	4622      	mov	r2, r4
 800a526:	4629      	mov	r1, r5
 800a528:	4638      	mov	r0, r7
 800a52a:	f7ff ff6f 	bl	800a40c <__ssputs_r>
 800a52e:	3001      	adds	r0, #1
 800a530:	f000 80a9 	beq.w	800a686 <_svfiprintf_r+0x1c6>
 800a534:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a536:	445a      	add	r2, fp
 800a538:	9209      	str	r2, [sp, #36]	; 0x24
 800a53a:	f89a 3000 	ldrb.w	r3, [sl]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	f000 80a1 	beq.w	800a686 <_svfiprintf_r+0x1c6>
 800a544:	2300      	movs	r3, #0
 800a546:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a54a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a54e:	f10a 0a01 	add.w	sl, sl, #1
 800a552:	9304      	str	r3, [sp, #16]
 800a554:	9307      	str	r3, [sp, #28]
 800a556:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a55a:	931a      	str	r3, [sp, #104]	; 0x68
 800a55c:	4654      	mov	r4, sl
 800a55e:	2205      	movs	r2, #5
 800a560:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a564:	4850      	ldr	r0, [pc, #320]	; (800a6a8 <_svfiprintf_r+0x1e8>)
 800a566:	f7f5 fe33 	bl	80001d0 <memchr>
 800a56a:	9a04      	ldr	r2, [sp, #16]
 800a56c:	b9d8      	cbnz	r0, 800a5a6 <_svfiprintf_r+0xe6>
 800a56e:	06d0      	lsls	r0, r2, #27
 800a570:	bf44      	itt	mi
 800a572:	2320      	movmi	r3, #32
 800a574:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a578:	0711      	lsls	r1, r2, #28
 800a57a:	bf44      	itt	mi
 800a57c:	232b      	movmi	r3, #43	; 0x2b
 800a57e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a582:	f89a 3000 	ldrb.w	r3, [sl]
 800a586:	2b2a      	cmp	r3, #42	; 0x2a
 800a588:	d015      	beq.n	800a5b6 <_svfiprintf_r+0xf6>
 800a58a:	9a07      	ldr	r2, [sp, #28]
 800a58c:	4654      	mov	r4, sl
 800a58e:	2000      	movs	r0, #0
 800a590:	f04f 0c0a 	mov.w	ip, #10
 800a594:	4621      	mov	r1, r4
 800a596:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a59a:	3b30      	subs	r3, #48	; 0x30
 800a59c:	2b09      	cmp	r3, #9
 800a59e:	d94d      	bls.n	800a63c <_svfiprintf_r+0x17c>
 800a5a0:	b1b0      	cbz	r0, 800a5d0 <_svfiprintf_r+0x110>
 800a5a2:	9207      	str	r2, [sp, #28]
 800a5a4:	e014      	b.n	800a5d0 <_svfiprintf_r+0x110>
 800a5a6:	eba0 0308 	sub.w	r3, r0, r8
 800a5aa:	fa09 f303 	lsl.w	r3, r9, r3
 800a5ae:	4313      	orrs	r3, r2
 800a5b0:	9304      	str	r3, [sp, #16]
 800a5b2:	46a2      	mov	sl, r4
 800a5b4:	e7d2      	b.n	800a55c <_svfiprintf_r+0x9c>
 800a5b6:	9b03      	ldr	r3, [sp, #12]
 800a5b8:	1d19      	adds	r1, r3, #4
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	9103      	str	r1, [sp, #12]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	bfbb      	ittet	lt
 800a5c2:	425b      	neglt	r3, r3
 800a5c4:	f042 0202 	orrlt.w	r2, r2, #2
 800a5c8:	9307      	strge	r3, [sp, #28]
 800a5ca:	9307      	strlt	r3, [sp, #28]
 800a5cc:	bfb8      	it	lt
 800a5ce:	9204      	strlt	r2, [sp, #16]
 800a5d0:	7823      	ldrb	r3, [r4, #0]
 800a5d2:	2b2e      	cmp	r3, #46	; 0x2e
 800a5d4:	d10c      	bne.n	800a5f0 <_svfiprintf_r+0x130>
 800a5d6:	7863      	ldrb	r3, [r4, #1]
 800a5d8:	2b2a      	cmp	r3, #42	; 0x2a
 800a5da:	d134      	bne.n	800a646 <_svfiprintf_r+0x186>
 800a5dc:	9b03      	ldr	r3, [sp, #12]
 800a5de:	1d1a      	adds	r2, r3, #4
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	9203      	str	r2, [sp, #12]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	bfb8      	it	lt
 800a5e8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a5ec:	3402      	adds	r4, #2
 800a5ee:	9305      	str	r3, [sp, #20]
 800a5f0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a6b8 <_svfiprintf_r+0x1f8>
 800a5f4:	7821      	ldrb	r1, [r4, #0]
 800a5f6:	2203      	movs	r2, #3
 800a5f8:	4650      	mov	r0, sl
 800a5fa:	f7f5 fde9 	bl	80001d0 <memchr>
 800a5fe:	b138      	cbz	r0, 800a610 <_svfiprintf_r+0x150>
 800a600:	9b04      	ldr	r3, [sp, #16]
 800a602:	eba0 000a 	sub.w	r0, r0, sl
 800a606:	2240      	movs	r2, #64	; 0x40
 800a608:	4082      	lsls	r2, r0
 800a60a:	4313      	orrs	r3, r2
 800a60c:	3401      	adds	r4, #1
 800a60e:	9304      	str	r3, [sp, #16]
 800a610:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a614:	4825      	ldr	r0, [pc, #148]	; (800a6ac <_svfiprintf_r+0x1ec>)
 800a616:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a61a:	2206      	movs	r2, #6
 800a61c:	f7f5 fdd8 	bl	80001d0 <memchr>
 800a620:	2800      	cmp	r0, #0
 800a622:	d038      	beq.n	800a696 <_svfiprintf_r+0x1d6>
 800a624:	4b22      	ldr	r3, [pc, #136]	; (800a6b0 <_svfiprintf_r+0x1f0>)
 800a626:	bb1b      	cbnz	r3, 800a670 <_svfiprintf_r+0x1b0>
 800a628:	9b03      	ldr	r3, [sp, #12]
 800a62a:	3307      	adds	r3, #7
 800a62c:	f023 0307 	bic.w	r3, r3, #7
 800a630:	3308      	adds	r3, #8
 800a632:	9303      	str	r3, [sp, #12]
 800a634:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a636:	4433      	add	r3, r6
 800a638:	9309      	str	r3, [sp, #36]	; 0x24
 800a63a:	e768      	b.n	800a50e <_svfiprintf_r+0x4e>
 800a63c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a640:	460c      	mov	r4, r1
 800a642:	2001      	movs	r0, #1
 800a644:	e7a6      	b.n	800a594 <_svfiprintf_r+0xd4>
 800a646:	2300      	movs	r3, #0
 800a648:	3401      	adds	r4, #1
 800a64a:	9305      	str	r3, [sp, #20]
 800a64c:	4619      	mov	r1, r3
 800a64e:	f04f 0c0a 	mov.w	ip, #10
 800a652:	4620      	mov	r0, r4
 800a654:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a658:	3a30      	subs	r2, #48	; 0x30
 800a65a:	2a09      	cmp	r2, #9
 800a65c:	d903      	bls.n	800a666 <_svfiprintf_r+0x1a6>
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d0c6      	beq.n	800a5f0 <_svfiprintf_r+0x130>
 800a662:	9105      	str	r1, [sp, #20]
 800a664:	e7c4      	b.n	800a5f0 <_svfiprintf_r+0x130>
 800a666:	fb0c 2101 	mla	r1, ip, r1, r2
 800a66a:	4604      	mov	r4, r0
 800a66c:	2301      	movs	r3, #1
 800a66e:	e7f0      	b.n	800a652 <_svfiprintf_r+0x192>
 800a670:	ab03      	add	r3, sp, #12
 800a672:	9300      	str	r3, [sp, #0]
 800a674:	462a      	mov	r2, r5
 800a676:	4b0f      	ldr	r3, [pc, #60]	; (800a6b4 <_svfiprintf_r+0x1f4>)
 800a678:	a904      	add	r1, sp, #16
 800a67a:	4638      	mov	r0, r7
 800a67c:	f7fe f9ee 	bl	8008a5c <_printf_float>
 800a680:	1c42      	adds	r2, r0, #1
 800a682:	4606      	mov	r6, r0
 800a684:	d1d6      	bne.n	800a634 <_svfiprintf_r+0x174>
 800a686:	89ab      	ldrh	r3, [r5, #12]
 800a688:	065b      	lsls	r3, r3, #25
 800a68a:	f53f af2d 	bmi.w	800a4e8 <_svfiprintf_r+0x28>
 800a68e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a690:	b01d      	add	sp, #116	; 0x74
 800a692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a696:	ab03      	add	r3, sp, #12
 800a698:	9300      	str	r3, [sp, #0]
 800a69a:	462a      	mov	r2, r5
 800a69c:	4b05      	ldr	r3, [pc, #20]	; (800a6b4 <_svfiprintf_r+0x1f4>)
 800a69e:	a904      	add	r1, sp, #16
 800a6a0:	4638      	mov	r0, r7
 800a6a2:	f7fe fd2f 	bl	8009104 <_printf_i>
 800a6a6:	e7eb      	b.n	800a680 <_svfiprintf_r+0x1c0>
 800a6a8:	0800bc37 	.word	0x0800bc37
 800a6ac:	0800bc41 	.word	0x0800bc41
 800a6b0:	08008a5d 	.word	0x08008a5d
 800a6b4:	0800a40d 	.word	0x0800a40d
 800a6b8:	0800bc3d 	.word	0x0800bc3d

0800a6bc <__sfputc_r>:
 800a6bc:	6893      	ldr	r3, [r2, #8]
 800a6be:	3b01      	subs	r3, #1
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	b410      	push	{r4}
 800a6c4:	6093      	str	r3, [r2, #8]
 800a6c6:	da08      	bge.n	800a6da <__sfputc_r+0x1e>
 800a6c8:	6994      	ldr	r4, [r2, #24]
 800a6ca:	42a3      	cmp	r3, r4
 800a6cc:	db01      	blt.n	800a6d2 <__sfputc_r+0x16>
 800a6ce:	290a      	cmp	r1, #10
 800a6d0:	d103      	bne.n	800a6da <__sfputc_r+0x1e>
 800a6d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a6d6:	f000 bdd1 	b.w	800b27c <__swbuf_r>
 800a6da:	6813      	ldr	r3, [r2, #0]
 800a6dc:	1c58      	adds	r0, r3, #1
 800a6de:	6010      	str	r0, [r2, #0]
 800a6e0:	7019      	strb	r1, [r3, #0]
 800a6e2:	4608      	mov	r0, r1
 800a6e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a6e8:	4770      	bx	lr

0800a6ea <__sfputs_r>:
 800a6ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6ec:	4606      	mov	r6, r0
 800a6ee:	460f      	mov	r7, r1
 800a6f0:	4614      	mov	r4, r2
 800a6f2:	18d5      	adds	r5, r2, r3
 800a6f4:	42ac      	cmp	r4, r5
 800a6f6:	d101      	bne.n	800a6fc <__sfputs_r+0x12>
 800a6f8:	2000      	movs	r0, #0
 800a6fa:	e007      	b.n	800a70c <__sfputs_r+0x22>
 800a6fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a700:	463a      	mov	r2, r7
 800a702:	4630      	mov	r0, r6
 800a704:	f7ff ffda 	bl	800a6bc <__sfputc_r>
 800a708:	1c43      	adds	r3, r0, #1
 800a70a:	d1f3      	bne.n	800a6f4 <__sfputs_r+0xa>
 800a70c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a710 <_vfiprintf_r>:
 800a710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a714:	460d      	mov	r5, r1
 800a716:	b09d      	sub	sp, #116	; 0x74
 800a718:	4614      	mov	r4, r2
 800a71a:	4698      	mov	r8, r3
 800a71c:	4606      	mov	r6, r0
 800a71e:	b118      	cbz	r0, 800a728 <_vfiprintf_r+0x18>
 800a720:	6a03      	ldr	r3, [r0, #32]
 800a722:	b90b      	cbnz	r3, 800a728 <_vfiprintf_r+0x18>
 800a724:	f7fe fec8 	bl	80094b8 <__sinit>
 800a728:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a72a:	07d9      	lsls	r1, r3, #31
 800a72c:	d405      	bmi.n	800a73a <_vfiprintf_r+0x2a>
 800a72e:	89ab      	ldrh	r3, [r5, #12]
 800a730:	059a      	lsls	r2, r3, #22
 800a732:	d402      	bmi.n	800a73a <_vfiprintf_r+0x2a>
 800a734:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a736:	f7fe ff92 	bl	800965e <__retarget_lock_acquire_recursive>
 800a73a:	89ab      	ldrh	r3, [r5, #12]
 800a73c:	071b      	lsls	r3, r3, #28
 800a73e:	d501      	bpl.n	800a744 <_vfiprintf_r+0x34>
 800a740:	692b      	ldr	r3, [r5, #16]
 800a742:	b99b      	cbnz	r3, 800a76c <_vfiprintf_r+0x5c>
 800a744:	4629      	mov	r1, r5
 800a746:	4630      	mov	r0, r6
 800a748:	f000 fdd6 	bl	800b2f8 <__swsetup_r>
 800a74c:	b170      	cbz	r0, 800a76c <_vfiprintf_r+0x5c>
 800a74e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a750:	07dc      	lsls	r4, r3, #31
 800a752:	d504      	bpl.n	800a75e <_vfiprintf_r+0x4e>
 800a754:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a758:	b01d      	add	sp, #116	; 0x74
 800a75a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a75e:	89ab      	ldrh	r3, [r5, #12]
 800a760:	0598      	lsls	r0, r3, #22
 800a762:	d4f7      	bmi.n	800a754 <_vfiprintf_r+0x44>
 800a764:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a766:	f7fe ff7b 	bl	8009660 <__retarget_lock_release_recursive>
 800a76a:	e7f3      	b.n	800a754 <_vfiprintf_r+0x44>
 800a76c:	2300      	movs	r3, #0
 800a76e:	9309      	str	r3, [sp, #36]	; 0x24
 800a770:	2320      	movs	r3, #32
 800a772:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a776:	f8cd 800c 	str.w	r8, [sp, #12]
 800a77a:	2330      	movs	r3, #48	; 0x30
 800a77c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a930 <_vfiprintf_r+0x220>
 800a780:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a784:	f04f 0901 	mov.w	r9, #1
 800a788:	4623      	mov	r3, r4
 800a78a:	469a      	mov	sl, r3
 800a78c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a790:	b10a      	cbz	r2, 800a796 <_vfiprintf_r+0x86>
 800a792:	2a25      	cmp	r2, #37	; 0x25
 800a794:	d1f9      	bne.n	800a78a <_vfiprintf_r+0x7a>
 800a796:	ebba 0b04 	subs.w	fp, sl, r4
 800a79a:	d00b      	beq.n	800a7b4 <_vfiprintf_r+0xa4>
 800a79c:	465b      	mov	r3, fp
 800a79e:	4622      	mov	r2, r4
 800a7a0:	4629      	mov	r1, r5
 800a7a2:	4630      	mov	r0, r6
 800a7a4:	f7ff ffa1 	bl	800a6ea <__sfputs_r>
 800a7a8:	3001      	adds	r0, #1
 800a7aa:	f000 80a9 	beq.w	800a900 <_vfiprintf_r+0x1f0>
 800a7ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a7b0:	445a      	add	r2, fp
 800a7b2:	9209      	str	r2, [sp, #36]	; 0x24
 800a7b4:	f89a 3000 	ldrb.w	r3, [sl]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	f000 80a1 	beq.w	800a900 <_vfiprintf_r+0x1f0>
 800a7be:	2300      	movs	r3, #0
 800a7c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a7c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a7c8:	f10a 0a01 	add.w	sl, sl, #1
 800a7cc:	9304      	str	r3, [sp, #16]
 800a7ce:	9307      	str	r3, [sp, #28]
 800a7d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a7d4:	931a      	str	r3, [sp, #104]	; 0x68
 800a7d6:	4654      	mov	r4, sl
 800a7d8:	2205      	movs	r2, #5
 800a7da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7de:	4854      	ldr	r0, [pc, #336]	; (800a930 <_vfiprintf_r+0x220>)
 800a7e0:	f7f5 fcf6 	bl	80001d0 <memchr>
 800a7e4:	9a04      	ldr	r2, [sp, #16]
 800a7e6:	b9d8      	cbnz	r0, 800a820 <_vfiprintf_r+0x110>
 800a7e8:	06d1      	lsls	r1, r2, #27
 800a7ea:	bf44      	itt	mi
 800a7ec:	2320      	movmi	r3, #32
 800a7ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a7f2:	0713      	lsls	r3, r2, #28
 800a7f4:	bf44      	itt	mi
 800a7f6:	232b      	movmi	r3, #43	; 0x2b
 800a7f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a7fc:	f89a 3000 	ldrb.w	r3, [sl]
 800a800:	2b2a      	cmp	r3, #42	; 0x2a
 800a802:	d015      	beq.n	800a830 <_vfiprintf_r+0x120>
 800a804:	9a07      	ldr	r2, [sp, #28]
 800a806:	4654      	mov	r4, sl
 800a808:	2000      	movs	r0, #0
 800a80a:	f04f 0c0a 	mov.w	ip, #10
 800a80e:	4621      	mov	r1, r4
 800a810:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a814:	3b30      	subs	r3, #48	; 0x30
 800a816:	2b09      	cmp	r3, #9
 800a818:	d94d      	bls.n	800a8b6 <_vfiprintf_r+0x1a6>
 800a81a:	b1b0      	cbz	r0, 800a84a <_vfiprintf_r+0x13a>
 800a81c:	9207      	str	r2, [sp, #28]
 800a81e:	e014      	b.n	800a84a <_vfiprintf_r+0x13a>
 800a820:	eba0 0308 	sub.w	r3, r0, r8
 800a824:	fa09 f303 	lsl.w	r3, r9, r3
 800a828:	4313      	orrs	r3, r2
 800a82a:	9304      	str	r3, [sp, #16]
 800a82c:	46a2      	mov	sl, r4
 800a82e:	e7d2      	b.n	800a7d6 <_vfiprintf_r+0xc6>
 800a830:	9b03      	ldr	r3, [sp, #12]
 800a832:	1d19      	adds	r1, r3, #4
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	9103      	str	r1, [sp, #12]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	bfbb      	ittet	lt
 800a83c:	425b      	neglt	r3, r3
 800a83e:	f042 0202 	orrlt.w	r2, r2, #2
 800a842:	9307      	strge	r3, [sp, #28]
 800a844:	9307      	strlt	r3, [sp, #28]
 800a846:	bfb8      	it	lt
 800a848:	9204      	strlt	r2, [sp, #16]
 800a84a:	7823      	ldrb	r3, [r4, #0]
 800a84c:	2b2e      	cmp	r3, #46	; 0x2e
 800a84e:	d10c      	bne.n	800a86a <_vfiprintf_r+0x15a>
 800a850:	7863      	ldrb	r3, [r4, #1]
 800a852:	2b2a      	cmp	r3, #42	; 0x2a
 800a854:	d134      	bne.n	800a8c0 <_vfiprintf_r+0x1b0>
 800a856:	9b03      	ldr	r3, [sp, #12]
 800a858:	1d1a      	adds	r2, r3, #4
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	9203      	str	r2, [sp, #12]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	bfb8      	it	lt
 800a862:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a866:	3402      	adds	r4, #2
 800a868:	9305      	str	r3, [sp, #20]
 800a86a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a940 <_vfiprintf_r+0x230>
 800a86e:	7821      	ldrb	r1, [r4, #0]
 800a870:	2203      	movs	r2, #3
 800a872:	4650      	mov	r0, sl
 800a874:	f7f5 fcac 	bl	80001d0 <memchr>
 800a878:	b138      	cbz	r0, 800a88a <_vfiprintf_r+0x17a>
 800a87a:	9b04      	ldr	r3, [sp, #16]
 800a87c:	eba0 000a 	sub.w	r0, r0, sl
 800a880:	2240      	movs	r2, #64	; 0x40
 800a882:	4082      	lsls	r2, r0
 800a884:	4313      	orrs	r3, r2
 800a886:	3401      	adds	r4, #1
 800a888:	9304      	str	r3, [sp, #16]
 800a88a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a88e:	4829      	ldr	r0, [pc, #164]	; (800a934 <_vfiprintf_r+0x224>)
 800a890:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a894:	2206      	movs	r2, #6
 800a896:	f7f5 fc9b 	bl	80001d0 <memchr>
 800a89a:	2800      	cmp	r0, #0
 800a89c:	d03f      	beq.n	800a91e <_vfiprintf_r+0x20e>
 800a89e:	4b26      	ldr	r3, [pc, #152]	; (800a938 <_vfiprintf_r+0x228>)
 800a8a0:	bb1b      	cbnz	r3, 800a8ea <_vfiprintf_r+0x1da>
 800a8a2:	9b03      	ldr	r3, [sp, #12]
 800a8a4:	3307      	adds	r3, #7
 800a8a6:	f023 0307 	bic.w	r3, r3, #7
 800a8aa:	3308      	adds	r3, #8
 800a8ac:	9303      	str	r3, [sp, #12]
 800a8ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8b0:	443b      	add	r3, r7
 800a8b2:	9309      	str	r3, [sp, #36]	; 0x24
 800a8b4:	e768      	b.n	800a788 <_vfiprintf_r+0x78>
 800a8b6:	fb0c 3202 	mla	r2, ip, r2, r3
 800a8ba:	460c      	mov	r4, r1
 800a8bc:	2001      	movs	r0, #1
 800a8be:	e7a6      	b.n	800a80e <_vfiprintf_r+0xfe>
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	3401      	adds	r4, #1
 800a8c4:	9305      	str	r3, [sp, #20]
 800a8c6:	4619      	mov	r1, r3
 800a8c8:	f04f 0c0a 	mov.w	ip, #10
 800a8cc:	4620      	mov	r0, r4
 800a8ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a8d2:	3a30      	subs	r2, #48	; 0x30
 800a8d4:	2a09      	cmp	r2, #9
 800a8d6:	d903      	bls.n	800a8e0 <_vfiprintf_r+0x1d0>
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d0c6      	beq.n	800a86a <_vfiprintf_r+0x15a>
 800a8dc:	9105      	str	r1, [sp, #20]
 800a8de:	e7c4      	b.n	800a86a <_vfiprintf_r+0x15a>
 800a8e0:	fb0c 2101 	mla	r1, ip, r1, r2
 800a8e4:	4604      	mov	r4, r0
 800a8e6:	2301      	movs	r3, #1
 800a8e8:	e7f0      	b.n	800a8cc <_vfiprintf_r+0x1bc>
 800a8ea:	ab03      	add	r3, sp, #12
 800a8ec:	9300      	str	r3, [sp, #0]
 800a8ee:	462a      	mov	r2, r5
 800a8f0:	4b12      	ldr	r3, [pc, #72]	; (800a93c <_vfiprintf_r+0x22c>)
 800a8f2:	a904      	add	r1, sp, #16
 800a8f4:	4630      	mov	r0, r6
 800a8f6:	f7fe f8b1 	bl	8008a5c <_printf_float>
 800a8fa:	4607      	mov	r7, r0
 800a8fc:	1c78      	adds	r0, r7, #1
 800a8fe:	d1d6      	bne.n	800a8ae <_vfiprintf_r+0x19e>
 800a900:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a902:	07d9      	lsls	r1, r3, #31
 800a904:	d405      	bmi.n	800a912 <_vfiprintf_r+0x202>
 800a906:	89ab      	ldrh	r3, [r5, #12]
 800a908:	059a      	lsls	r2, r3, #22
 800a90a:	d402      	bmi.n	800a912 <_vfiprintf_r+0x202>
 800a90c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a90e:	f7fe fea7 	bl	8009660 <__retarget_lock_release_recursive>
 800a912:	89ab      	ldrh	r3, [r5, #12]
 800a914:	065b      	lsls	r3, r3, #25
 800a916:	f53f af1d 	bmi.w	800a754 <_vfiprintf_r+0x44>
 800a91a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a91c:	e71c      	b.n	800a758 <_vfiprintf_r+0x48>
 800a91e:	ab03      	add	r3, sp, #12
 800a920:	9300      	str	r3, [sp, #0]
 800a922:	462a      	mov	r2, r5
 800a924:	4b05      	ldr	r3, [pc, #20]	; (800a93c <_vfiprintf_r+0x22c>)
 800a926:	a904      	add	r1, sp, #16
 800a928:	4630      	mov	r0, r6
 800a92a:	f7fe fbeb 	bl	8009104 <_printf_i>
 800a92e:	e7e4      	b.n	800a8fa <_vfiprintf_r+0x1ea>
 800a930:	0800bc37 	.word	0x0800bc37
 800a934:	0800bc41 	.word	0x0800bc41
 800a938:	08008a5d 	.word	0x08008a5d
 800a93c:	0800a6eb 	.word	0x0800a6eb
 800a940:	0800bc3d 	.word	0x0800bc3d

0800a944 <__sflush_r>:
 800a944:	898a      	ldrh	r2, [r1, #12]
 800a946:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a94a:	4605      	mov	r5, r0
 800a94c:	0710      	lsls	r0, r2, #28
 800a94e:	460c      	mov	r4, r1
 800a950:	d458      	bmi.n	800aa04 <__sflush_r+0xc0>
 800a952:	684b      	ldr	r3, [r1, #4]
 800a954:	2b00      	cmp	r3, #0
 800a956:	dc05      	bgt.n	800a964 <__sflush_r+0x20>
 800a958:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	dc02      	bgt.n	800a964 <__sflush_r+0x20>
 800a95e:	2000      	movs	r0, #0
 800a960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a964:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a966:	2e00      	cmp	r6, #0
 800a968:	d0f9      	beq.n	800a95e <__sflush_r+0x1a>
 800a96a:	2300      	movs	r3, #0
 800a96c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a970:	682f      	ldr	r7, [r5, #0]
 800a972:	6a21      	ldr	r1, [r4, #32]
 800a974:	602b      	str	r3, [r5, #0]
 800a976:	d032      	beq.n	800a9de <__sflush_r+0x9a>
 800a978:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a97a:	89a3      	ldrh	r3, [r4, #12]
 800a97c:	075a      	lsls	r2, r3, #29
 800a97e:	d505      	bpl.n	800a98c <__sflush_r+0x48>
 800a980:	6863      	ldr	r3, [r4, #4]
 800a982:	1ac0      	subs	r0, r0, r3
 800a984:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a986:	b10b      	cbz	r3, 800a98c <__sflush_r+0x48>
 800a988:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a98a:	1ac0      	subs	r0, r0, r3
 800a98c:	2300      	movs	r3, #0
 800a98e:	4602      	mov	r2, r0
 800a990:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a992:	6a21      	ldr	r1, [r4, #32]
 800a994:	4628      	mov	r0, r5
 800a996:	47b0      	blx	r6
 800a998:	1c43      	adds	r3, r0, #1
 800a99a:	89a3      	ldrh	r3, [r4, #12]
 800a99c:	d106      	bne.n	800a9ac <__sflush_r+0x68>
 800a99e:	6829      	ldr	r1, [r5, #0]
 800a9a0:	291d      	cmp	r1, #29
 800a9a2:	d82b      	bhi.n	800a9fc <__sflush_r+0xb8>
 800a9a4:	4a29      	ldr	r2, [pc, #164]	; (800aa4c <__sflush_r+0x108>)
 800a9a6:	410a      	asrs	r2, r1
 800a9a8:	07d6      	lsls	r6, r2, #31
 800a9aa:	d427      	bmi.n	800a9fc <__sflush_r+0xb8>
 800a9ac:	2200      	movs	r2, #0
 800a9ae:	6062      	str	r2, [r4, #4]
 800a9b0:	04d9      	lsls	r1, r3, #19
 800a9b2:	6922      	ldr	r2, [r4, #16]
 800a9b4:	6022      	str	r2, [r4, #0]
 800a9b6:	d504      	bpl.n	800a9c2 <__sflush_r+0x7e>
 800a9b8:	1c42      	adds	r2, r0, #1
 800a9ba:	d101      	bne.n	800a9c0 <__sflush_r+0x7c>
 800a9bc:	682b      	ldr	r3, [r5, #0]
 800a9be:	b903      	cbnz	r3, 800a9c2 <__sflush_r+0x7e>
 800a9c0:	6560      	str	r0, [r4, #84]	; 0x54
 800a9c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a9c4:	602f      	str	r7, [r5, #0]
 800a9c6:	2900      	cmp	r1, #0
 800a9c8:	d0c9      	beq.n	800a95e <__sflush_r+0x1a>
 800a9ca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a9ce:	4299      	cmp	r1, r3
 800a9d0:	d002      	beq.n	800a9d8 <__sflush_r+0x94>
 800a9d2:	4628      	mov	r0, r5
 800a9d4:	f7ff fcce 	bl	800a374 <_free_r>
 800a9d8:	2000      	movs	r0, #0
 800a9da:	6360      	str	r0, [r4, #52]	; 0x34
 800a9dc:	e7c0      	b.n	800a960 <__sflush_r+0x1c>
 800a9de:	2301      	movs	r3, #1
 800a9e0:	4628      	mov	r0, r5
 800a9e2:	47b0      	blx	r6
 800a9e4:	1c41      	adds	r1, r0, #1
 800a9e6:	d1c8      	bne.n	800a97a <__sflush_r+0x36>
 800a9e8:	682b      	ldr	r3, [r5, #0]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d0c5      	beq.n	800a97a <__sflush_r+0x36>
 800a9ee:	2b1d      	cmp	r3, #29
 800a9f0:	d001      	beq.n	800a9f6 <__sflush_r+0xb2>
 800a9f2:	2b16      	cmp	r3, #22
 800a9f4:	d101      	bne.n	800a9fa <__sflush_r+0xb6>
 800a9f6:	602f      	str	r7, [r5, #0]
 800a9f8:	e7b1      	b.n	800a95e <__sflush_r+0x1a>
 800a9fa:	89a3      	ldrh	r3, [r4, #12]
 800a9fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa00:	81a3      	strh	r3, [r4, #12]
 800aa02:	e7ad      	b.n	800a960 <__sflush_r+0x1c>
 800aa04:	690f      	ldr	r7, [r1, #16]
 800aa06:	2f00      	cmp	r7, #0
 800aa08:	d0a9      	beq.n	800a95e <__sflush_r+0x1a>
 800aa0a:	0793      	lsls	r3, r2, #30
 800aa0c:	680e      	ldr	r6, [r1, #0]
 800aa0e:	bf08      	it	eq
 800aa10:	694b      	ldreq	r3, [r1, #20]
 800aa12:	600f      	str	r7, [r1, #0]
 800aa14:	bf18      	it	ne
 800aa16:	2300      	movne	r3, #0
 800aa18:	eba6 0807 	sub.w	r8, r6, r7
 800aa1c:	608b      	str	r3, [r1, #8]
 800aa1e:	f1b8 0f00 	cmp.w	r8, #0
 800aa22:	dd9c      	ble.n	800a95e <__sflush_r+0x1a>
 800aa24:	6a21      	ldr	r1, [r4, #32]
 800aa26:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800aa28:	4643      	mov	r3, r8
 800aa2a:	463a      	mov	r2, r7
 800aa2c:	4628      	mov	r0, r5
 800aa2e:	47b0      	blx	r6
 800aa30:	2800      	cmp	r0, #0
 800aa32:	dc06      	bgt.n	800aa42 <__sflush_r+0xfe>
 800aa34:	89a3      	ldrh	r3, [r4, #12]
 800aa36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa3a:	81a3      	strh	r3, [r4, #12]
 800aa3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aa40:	e78e      	b.n	800a960 <__sflush_r+0x1c>
 800aa42:	4407      	add	r7, r0
 800aa44:	eba8 0800 	sub.w	r8, r8, r0
 800aa48:	e7e9      	b.n	800aa1e <__sflush_r+0xda>
 800aa4a:	bf00      	nop
 800aa4c:	dfbffffe 	.word	0xdfbffffe

0800aa50 <_fflush_r>:
 800aa50:	b538      	push	{r3, r4, r5, lr}
 800aa52:	690b      	ldr	r3, [r1, #16]
 800aa54:	4605      	mov	r5, r0
 800aa56:	460c      	mov	r4, r1
 800aa58:	b913      	cbnz	r3, 800aa60 <_fflush_r+0x10>
 800aa5a:	2500      	movs	r5, #0
 800aa5c:	4628      	mov	r0, r5
 800aa5e:	bd38      	pop	{r3, r4, r5, pc}
 800aa60:	b118      	cbz	r0, 800aa6a <_fflush_r+0x1a>
 800aa62:	6a03      	ldr	r3, [r0, #32]
 800aa64:	b90b      	cbnz	r3, 800aa6a <_fflush_r+0x1a>
 800aa66:	f7fe fd27 	bl	80094b8 <__sinit>
 800aa6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d0f3      	beq.n	800aa5a <_fflush_r+0xa>
 800aa72:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800aa74:	07d0      	lsls	r0, r2, #31
 800aa76:	d404      	bmi.n	800aa82 <_fflush_r+0x32>
 800aa78:	0599      	lsls	r1, r3, #22
 800aa7a:	d402      	bmi.n	800aa82 <_fflush_r+0x32>
 800aa7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa7e:	f7fe fdee 	bl	800965e <__retarget_lock_acquire_recursive>
 800aa82:	4628      	mov	r0, r5
 800aa84:	4621      	mov	r1, r4
 800aa86:	f7ff ff5d 	bl	800a944 <__sflush_r>
 800aa8a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aa8c:	07da      	lsls	r2, r3, #31
 800aa8e:	4605      	mov	r5, r0
 800aa90:	d4e4      	bmi.n	800aa5c <_fflush_r+0xc>
 800aa92:	89a3      	ldrh	r3, [r4, #12]
 800aa94:	059b      	lsls	r3, r3, #22
 800aa96:	d4e1      	bmi.n	800aa5c <_fflush_r+0xc>
 800aa98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa9a:	f7fe fde1 	bl	8009660 <__retarget_lock_release_recursive>
 800aa9e:	e7dd      	b.n	800aa5c <_fflush_r+0xc>

0800aaa0 <_Balloc>:
 800aaa0:	b570      	push	{r4, r5, r6, lr}
 800aaa2:	69c6      	ldr	r6, [r0, #28]
 800aaa4:	4604      	mov	r4, r0
 800aaa6:	460d      	mov	r5, r1
 800aaa8:	b976      	cbnz	r6, 800aac8 <_Balloc+0x28>
 800aaaa:	2010      	movs	r0, #16
 800aaac:	f7fe fa0c 	bl	8008ec8 <malloc>
 800aab0:	4602      	mov	r2, r0
 800aab2:	61e0      	str	r0, [r4, #28]
 800aab4:	b920      	cbnz	r0, 800aac0 <_Balloc+0x20>
 800aab6:	4b18      	ldr	r3, [pc, #96]	; (800ab18 <_Balloc+0x78>)
 800aab8:	4818      	ldr	r0, [pc, #96]	; (800ab1c <_Balloc+0x7c>)
 800aaba:	216b      	movs	r1, #107	; 0x6b
 800aabc:	f7fd ff10 	bl	80088e0 <__assert_func>
 800aac0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aac4:	6006      	str	r6, [r0, #0]
 800aac6:	60c6      	str	r6, [r0, #12]
 800aac8:	69e6      	ldr	r6, [r4, #28]
 800aaca:	68f3      	ldr	r3, [r6, #12]
 800aacc:	b183      	cbz	r3, 800aaf0 <_Balloc+0x50>
 800aace:	69e3      	ldr	r3, [r4, #28]
 800aad0:	68db      	ldr	r3, [r3, #12]
 800aad2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aad6:	b9b8      	cbnz	r0, 800ab08 <_Balloc+0x68>
 800aad8:	2101      	movs	r1, #1
 800aada:	fa01 f605 	lsl.w	r6, r1, r5
 800aade:	1d72      	adds	r2, r6, #5
 800aae0:	0092      	lsls	r2, r2, #2
 800aae2:	4620      	mov	r0, r4
 800aae4:	f000 fd44 	bl	800b570 <_calloc_r>
 800aae8:	b160      	cbz	r0, 800ab04 <_Balloc+0x64>
 800aaea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aaee:	e00e      	b.n	800ab0e <_Balloc+0x6e>
 800aaf0:	2221      	movs	r2, #33	; 0x21
 800aaf2:	2104      	movs	r1, #4
 800aaf4:	4620      	mov	r0, r4
 800aaf6:	f000 fd3b 	bl	800b570 <_calloc_r>
 800aafa:	69e3      	ldr	r3, [r4, #28]
 800aafc:	60f0      	str	r0, [r6, #12]
 800aafe:	68db      	ldr	r3, [r3, #12]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d1e4      	bne.n	800aace <_Balloc+0x2e>
 800ab04:	2000      	movs	r0, #0
 800ab06:	bd70      	pop	{r4, r5, r6, pc}
 800ab08:	6802      	ldr	r2, [r0, #0]
 800ab0a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ab0e:	2300      	movs	r3, #0
 800ab10:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ab14:	e7f7      	b.n	800ab06 <_Balloc+0x66>
 800ab16:	bf00      	nop
 800ab18:	0800bbb7 	.word	0x0800bbb7
 800ab1c:	0800bc48 	.word	0x0800bc48

0800ab20 <_Bfree>:
 800ab20:	b570      	push	{r4, r5, r6, lr}
 800ab22:	69c6      	ldr	r6, [r0, #28]
 800ab24:	4605      	mov	r5, r0
 800ab26:	460c      	mov	r4, r1
 800ab28:	b976      	cbnz	r6, 800ab48 <_Bfree+0x28>
 800ab2a:	2010      	movs	r0, #16
 800ab2c:	f7fe f9cc 	bl	8008ec8 <malloc>
 800ab30:	4602      	mov	r2, r0
 800ab32:	61e8      	str	r0, [r5, #28]
 800ab34:	b920      	cbnz	r0, 800ab40 <_Bfree+0x20>
 800ab36:	4b09      	ldr	r3, [pc, #36]	; (800ab5c <_Bfree+0x3c>)
 800ab38:	4809      	ldr	r0, [pc, #36]	; (800ab60 <_Bfree+0x40>)
 800ab3a:	218f      	movs	r1, #143	; 0x8f
 800ab3c:	f7fd fed0 	bl	80088e0 <__assert_func>
 800ab40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ab44:	6006      	str	r6, [r0, #0]
 800ab46:	60c6      	str	r6, [r0, #12]
 800ab48:	b13c      	cbz	r4, 800ab5a <_Bfree+0x3a>
 800ab4a:	69eb      	ldr	r3, [r5, #28]
 800ab4c:	6862      	ldr	r2, [r4, #4]
 800ab4e:	68db      	ldr	r3, [r3, #12]
 800ab50:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ab54:	6021      	str	r1, [r4, #0]
 800ab56:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ab5a:	bd70      	pop	{r4, r5, r6, pc}
 800ab5c:	0800bbb7 	.word	0x0800bbb7
 800ab60:	0800bc48 	.word	0x0800bc48

0800ab64 <__multadd>:
 800ab64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab68:	690d      	ldr	r5, [r1, #16]
 800ab6a:	4607      	mov	r7, r0
 800ab6c:	460c      	mov	r4, r1
 800ab6e:	461e      	mov	r6, r3
 800ab70:	f101 0c14 	add.w	ip, r1, #20
 800ab74:	2000      	movs	r0, #0
 800ab76:	f8dc 3000 	ldr.w	r3, [ip]
 800ab7a:	b299      	uxth	r1, r3
 800ab7c:	fb02 6101 	mla	r1, r2, r1, r6
 800ab80:	0c1e      	lsrs	r6, r3, #16
 800ab82:	0c0b      	lsrs	r3, r1, #16
 800ab84:	fb02 3306 	mla	r3, r2, r6, r3
 800ab88:	b289      	uxth	r1, r1
 800ab8a:	3001      	adds	r0, #1
 800ab8c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ab90:	4285      	cmp	r5, r0
 800ab92:	f84c 1b04 	str.w	r1, [ip], #4
 800ab96:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ab9a:	dcec      	bgt.n	800ab76 <__multadd+0x12>
 800ab9c:	b30e      	cbz	r6, 800abe2 <__multadd+0x7e>
 800ab9e:	68a3      	ldr	r3, [r4, #8]
 800aba0:	42ab      	cmp	r3, r5
 800aba2:	dc19      	bgt.n	800abd8 <__multadd+0x74>
 800aba4:	6861      	ldr	r1, [r4, #4]
 800aba6:	4638      	mov	r0, r7
 800aba8:	3101      	adds	r1, #1
 800abaa:	f7ff ff79 	bl	800aaa0 <_Balloc>
 800abae:	4680      	mov	r8, r0
 800abb0:	b928      	cbnz	r0, 800abbe <__multadd+0x5a>
 800abb2:	4602      	mov	r2, r0
 800abb4:	4b0c      	ldr	r3, [pc, #48]	; (800abe8 <__multadd+0x84>)
 800abb6:	480d      	ldr	r0, [pc, #52]	; (800abec <__multadd+0x88>)
 800abb8:	21ba      	movs	r1, #186	; 0xba
 800abba:	f7fd fe91 	bl	80088e0 <__assert_func>
 800abbe:	6922      	ldr	r2, [r4, #16]
 800abc0:	3202      	adds	r2, #2
 800abc2:	f104 010c 	add.w	r1, r4, #12
 800abc6:	0092      	lsls	r2, r2, #2
 800abc8:	300c      	adds	r0, #12
 800abca:	f7fe fd4a 	bl	8009662 <memcpy>
 800abce:	4621      	mov	r1, r4
 800abd0:	4638      	mov	r0, r7
 800abd2:	f7ff ffa5 	bl	800ab20 <_Bfree>
 800abd6:	4644      	mov	r4, r8
 800abd8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800abdc:	3501      	adds	r5, #1
 800abde:	615e      	str	r6, [r3, #20]
 800abe0:	6125      	str	r5, [r4, #16]
 800abe2:	4620      	mov	r0, r4
 800abe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abe8:	0800bc26 	.word	0x0800bc26
 800abec:	0800bc48 	.word	0x0800bc48

0800abf0 <__hi0bits>:
 800abf0:	0c03      	lsrs	r3, r0, #16
 800abf2:	041b      	lsls	r3, r3, #16
 800abf4:	b9d3      	cbnz	r3, 800ac2c <__hi0bits+0x3c>
 800abf6:	0400      	lsls	r0, r0, #16
 800abf8:	2310      	movs	r3, #16
 800abfa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800abfe:	bf04      	itt	eq
 800ac00:	0200      	lsleq	r0, r0, #8
 800ac02:	3308      	addeq	r3, #8
 800ac04:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ac08:	bf04      	itt	eq
 800ac0a:	0100      	lsleq	r0, r0, #4
 800ac0c:	3304      	addeq	r3, #4
 800ac0e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ac12:	bf04      	itt	eq
 800ac14:	0080      	lsleq	r0, r0, #2
 800ac16:	3302      	addeq	r3, #2
 800ac18:	2800      	cmp	r0, #0
 800ac1a:	db05      	blt.n	800ac28 <__hi0bits+0x38>
 800ac1c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ac20:	f103 0301 	add.w	r3, r3, #1
 800ac24:	bf08      	it	eq
 800ac26:	2320      	moveq	r3, #32
 800ac28:	4618      	mov	r0, r3
 800ac2a:	4770      	bx	lr
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	e7e4      	b.n	800abfa <__hi0bits+0xa>

0800ac30 <__lo0bits>:
 800ac30:	6803      	ldr	r3, [r0, #0]
 800ac32:	f013 0207 	ands.w	r2, r3, #7
 800ac36:	d00c      	beq.n	800ac52 <__lo0bits+0x22>
 800ac38:	07d9      	lsls	r1, r3, #31
 800ac3a:	d422      	bmi.n	800ac82 <__lo0bits+0x52>
 800ac3c:	079a      	lsls	r2, r3, #30
 800ac3e:	bf49      	itett	mi
 800ac40:	085b      	lsrmi	r3, r3, #1
 800ac42:	089b      	lsrpl	r3, r3, #2
 800ac44:	6003      	strmi	r3, [r0, #0]
 800ac46:	2201      	movmi	r2, #1
 800ac48:	bf5c      	itt	pl
 800ac4a:	6003      	strpl	r3, [r0, #0]
 800ac4c:	2202      	movpl	r2, #2
 800ac4e:	4610      	mov	r0, r2
 800ac50:	4770      	bx	lr
 800ac52:	b299      	uxth	r1, r3
 800ac54:	b909      	cbnz	r1, 800ac5a <__lo0bits+0x2a>
 800ac56:	0c1b      	lsrs	r3, r3, #16
 800ac58:	2210      	movs	r2, #16
 800ac5a:	b2d9      	uxtb	r1, r3
 800ac5c:	b909      	cbnz	r1, 800ac62 <__lo0bits+0x32>
 800ac5e:	3208      	adds	r2, #8
 800ac60:	0a1b      	lsrs	r3, r3, #8
 800ac62:	0719      	lsls	r1, r3, #28
 800ac64:	bf04      	itt	eq
 800ac66:	091b      	lsreq	r3, r3, #4
 800ac68:	3204      	addeq	r2, #4
 800ac6a:	0799      	lsls	r1, r3, #30
 800ac6c:	bf04      	itt	eq
 800ac6e:	089b      	lsreq	r3, r3, #2
 800ac70:	3202      	addeq	r2, #2
 800ac72:	07d9      	lsls	r1, r3, #31
 800ac74:	d403      	bmi.n	800ac7e <__lo0bits+0x4e>
 800ac76:	085b      	lsrs	r3, r3, #1
 800ac78:	f102 0201 	add.w	r2, r2, #1
 800ac7c:	d003      	beq.n	800ac86 <__lo0bits+0x56>
 800ac7e:	6003      	str	r3, [r0, #0]
 800ac80:	e7e5      	b.n	800ac4e <__lo0bits+0x1e>
 800ac82:	2200      	movs	r2, #0
 800ac84:	e7e3      	b.n	800ac4e <__lo0bits+0x1e>
 800ac86:	2220      	movs	r2, #32
 800ac88:	e7e1      	b.n	800ac4e <__lo0bits+0x1e>
	...

0800ac8c <__i2b>:
 800ac8c:	b510      	push	{r4, lr}
 800ac8e:	460c      	mov	r4, r1
 800ac90:	2101      	movs	r1, #1
 800ac92:	f7ff ff05 	bl	800aaa0 <_Balloc>
 800ac96:	4602      	mov	r2, r0
 800ac98:	b928      	cbnz	r0, 800aca6 <__i2b+0x1a>
 800ac9a:	4b05      	ldr	r3, [pc, #20]	; (800acb0 <__i2b+0x24>)
 800ac9c:	4805      	ldr	r0, [pc, #20]	; (800acb4 <__i2b+0x28>)
 800ac9e:	f240 1145 	movw	r1, #325	; 0x145
 800aca2:	f7fd fe1d 	bl	80088e0 <__assert_func>
 800aca6:	2301      	movs	r3, #1
 800aca8:	6144      	str	r4, [r0, #20]
 800acaa:	6103      	str	r3, [r0, #16]
 800acac:	bd10      	pop	{r4, pc}
 800acae:	bf00      	nop
 800acb0:	0800bc26 	.word	0x0800bc26
 800acb4:	0800bc48 	.word	0x0800bc48

0800acb8 <__multiply>:
 800acb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acbc:	4691      	mov	r9, r2
 800acbe:	690a      	ldr	r2, [r1, #16]
 800acc0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800acc4:	429a      	cmp	r2, r3
 800acc6:	bfb8      	it	lt
 800acc8:	460b      	movlt	r3, r1
 800acca:	460c      	mov	r4, r1
 800accc:	bfbc      	itt	lt
 800acce:	464c      	movlt	r4, r9
 800acd0:	4699      	movlt	r9, r3
 800acd2:	6927      	ldr	r7, [r4, #16]
 800acd4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800acd8:	68a3      	ldr	r3, [r4, #8]
 800acda:	6861      	ldr	r1, [r4, #4]
 800acdc:	eb07 060a 	add.w	r6, r7, sl
 800ace0:	42b3      	cmp	r3, r6
 800ace2:	b085      	sub	sp, #20
 800ace4:	bfb8      	it	lt
 800ace6:	3101      	addlt	r1, #1
 800ace8:	f7ff feda 	bl	800aaa0 <_Balloc>
 800acec:	b930      	cbnz	r0, 800acfc <__multiply+0x44>
 800acee:	4602      	mov	r2, r0
 800acf0:	4b44      	ldr	r3, [pc, #272]	; (800ae04 <__multiply+0x14c>)
 800acf2:	4845      	ldr	r0, [pc, #276]	; (800ae08 <__multiply+0x150>)
 800acf4:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800acf8:	f7fd fdf2 	bl	80088e0 <__assert_func>
 800acfc:	f100 0514 	add.w	r5, r0, #20
 800ad00:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ad04:	462b      	mov	r3, r5
 800ad06:	2200      	movs	r2, #0
 800ad08:	4543      	cmp	r3, r8
 800ad0a:	d321      	bcc.n	800ad50 <__multiply+0x98>
 800ad0c:	f104 0314 	add.w	r3, r4, #20
 800ad10:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ad14:	f109 0314 	add.w	r3, r9, #20
 800ad18:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ad1c:	9202      	str	r2, [sp, #8]
 800ad1e:	1b3a      	subs	r2, r7, r4
 800ad20:	3a15      	subs	r2, #21
 800ad22:	f022 0203 	bic.w	r2, r2, #3
 800ad26:	3204      	adds	r2, #4
 800ad28:	f104 0115 	add.w	r1, r4, #21
 800ad2c:	428f      	cmp	r7, r1
 800ad2e:	bf38      	it	cc
 800ad30:	2204      	movcc	r2, #4
 800ad32:	9201      	str	r2, [sp, #4]
 800ad34:	9a02      	ldr	r2, [sp, #8]
 800ad36:	9303      	str	r3, [sp, #12]
 800ad38:	429a      	cmp	r2, r3
 800ad3a:	d80c      	bhi.n	800ad56 <__multiply+0x9e>
 800ad3c:	2e00      	cmp	r6, #0
 800ad3e:	dd03      	ble.n	800ad48 <__multiply+0x90>
 800ad40:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d05b      	beq.n	800ae00 <__multiply+0x148>
 800ad48:	6106      	str	r6, [r0, #16]
 800ad4a:	b005      	add	sp, #20
 800ad4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad50:	f843 2b04 	str.w	r2, [r3], #4
 800ad54:	e7d8      	b.n	800ad08 <__multiply+0x50>
 800ad56:	f8b3 a000 	ldrh.w	sl, [r3]
 800ad5a:	f1ba 0f00 	cmp.w	sl, #0
 800ad5e:	d024      	beq.n	800adaa <__multiply+0xf2>
 800ad60:	f104 0e14 	add.w	lr, r4, #20
 800ad64:	46a9      	mov	r9, r5
 800ad66:	f04f 0c00 	mov.w	ip, #0
 800ad6a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ad6e:	f8d9 1000 	ldr.w	r1, [r9]
 800ad72:	fa1f fb82 	uxth.w	fp, r2
 800ad76:	b289      	uxth	r1, r1
 800ad78:	fb0a 110b 	mla	r1, sl, fp, r1
 800ad7c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ad80:	f8d9 2000 	ldr.w	r2, [r9]
 800ad84:	4461      	add	r1, ip
 800ad86:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ad8a:	fb0a c20b 	mla	r2, sl, fp, ip
 800ad8e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ad92:	b289      	uxth	r1, r1
 800ad94:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ad98:	4577      	cmp	r7, lr
 800ad9a:	f849 1b04 	str.w	r1, [r9], #4
 800ad9e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ada2:	d8e2      	bhi.n	800ad6a <__multiply+0xb2>
 800ada4:	9a01      	ldr	r2, [sp, #4]
 800ada6:	f845 c002 	str.w	ip, [r5, r2]
 800adaa:	9a03      	ldr	r2, [sp, #12]
 800adac:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800adb0:	3304      	adds	r3, #4
 800adb2:	f1b9 0f00 	cmp.w	r9, #0
 800adb6:	d021      	beq.n	800adfc <__multiply+0x144>
 800adb8:	6829      	ldr	r1, [r5, #0]
 800adba:	f104 0c14 	add.w	ip, r4, #20
 800adbe:	46ae      	mov	lr, r5
 800adc0:	f04f 0a00 	mov.w	sl, #0
 800adc4:	f8bc b000 	ldrh.w	fp, [ip]
 800adc8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800adcc:	fb09 220b 	mla	r2, r9, fp, r2
 800add0:	4452      	add	r2, sl
 800add2:	b289      	uxth	r1, r1
 800add4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800add8:	f84e 1b04 	str.w	r1, [lr], #4
 800addc:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ade0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ade4:	f8be 1000 	ldrh.w	r1, [lr]
 800ade8:	fb09 110a 	mla	r1, r9, sl, r1
 800adec:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800adf0:	4567      	cmp	r7, ip
 800adf2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800adf6:	d8e5      	bhi.n	800adc4 <__multiply+0x10c>
 800adf8:	9a01      	ldr	r2, [sp, #4]
 800adfa:	50a9      	str	r1, [r5, r2]
 800adfc:	3504      	adds	r5, #4
 800adfe:	e799      	b.n	800ad34 <__multiply+0x7c>
 800ae00:	3e01      	subs	r6, #1
 800ae02:	e79b      	b.n	800ad3c <__multiply+0x84>
 800ae04:	0800bc26 	.word	0x0800bc26
 800ae08:	0800bc48 	.word	0x0800bc48

0800ae0c <__pow5mult>:
 800ae0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae10:	4615      	mov	r5, r2
 800ae12:	f012 0203 	ands.w	r2, r2, #3
 800ae16:	4606      	mov	r6, r0
 800ae18:	460f      	mov	r7, r1
 800ae1a:	d007      	beq.n	800ae2c <__pow5mult+0x20>
 800ae1c:	4c25      	ldr	r4, [pc, #148]	; (800aeb4 <__pow5mult+0xa8>)
 800ae1e:	3a01      	subs	r2, #1
 800ae20:	2300      	movs	r3, #0
 800ae22:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ae26:	f7ff fe9d 	bl	800ab64 <__multadd>
 800ae2a:	4607      	mov	r7, r0
 800ae2c:	10ad      	asrs	r5, r5, #2
 800ae2e:	d03d      	beq.n	800aeac <__pow5mult+0xa0>
 800ae30:	69f4      	ldr	r4, [r6, #28]
 800ae32:	b97c      	cbnz	r4, 800ae54 <__pow5mult+0x48>
 800ae34:	2010      	movs	r0, #16
 800ae36:	f7fe f847 	bl	8008ec8 <malloc>
 800ae3a:	4602      	mov	r2, r0
 800ae3c:	61f0      	str	r0, [r6, #28]
 800ae3e:	b928      	cbnz	r0, 800ae4c <__pow5mult+0x40>
 800ae40:	4b1d      	ldr	r3, [pc, #116]	; (800aeb8 <__pow5mult+0xac>)
 800ae42:	481e      	ldr	r0, [pc, #120]	; (800aebc <__pow5mult+0xb0>)
 800ae44:	f240 11b3 	movw	r1, #435	; 0x1b3
 800ae48:	f7fd fd4a 	bl	80088e0 <__assert_func>
 800ae4c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ae50:	6004      	str	r4, [r0, #0]
 800ae52:	60c4      	str	r4, [r0, #12]
 800ae54:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800ae58:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ae5c:	b94c      	cbnz	r4, 800ae72 <__pow5mult+0x66>
 800ae5e:	f240 2171 	movw	r1, #625	; 0x271
 800ae62:	4630      	mov	r0, r6
 800ae64:	f7ff ff12 	bl	800ac8c <__i2b>
 800ae68:	2300      	movs	r3, #0
 800ae6a:	f8c8 0008 	str.w	r0, [r8, #8]
 800ae6e:	4604      	mov	r4, r0
 800ae70:	6003      	str	r3, [r0, #0]
 800ae72:	f04f 0900 	mov.w	r9, #0
 800ae76:	07eb      	lsls	r3, r5, #31
 800ae78:	d50a      	bpl.n	800ae90 <__pow5mult+0x84>
 800ae7a:	4639      	mov	r1, r7
 800ae7c:	4622      	mov	r2, r4
 800ae7e:	4630      	mov	r0, r6
 800ae80:	f7ff ff1a 	bl	800acb8 <__multiply>
 800ae84:	4639      	mov	r1, r7
 800ae86:	4680      	mov	r8, r0
 800ae88:	4630      	mov	r0, r6
 800ae8a:	f7ff fe49 	bl	800ab20 <_Bfree>
 800ae8e:	4647      	mov	r7, r8
 800ae90:	106d      	asrs	r5, r5, #1
 800ae92:	d00b      	beq.n	800aeac <__pow5mult+0xa0>
 800ae94:	6820      	ldr	r0, [r4, #0]
 800ae96:	b938      	cbnz	r0, 800aea8 <__pow5mult+0x9c>
 800ae98:	4622      	mov	r2, r4
 800ae9a:	4621      	mov	r1, r4
 800ae9c:	4630      	mov	r0, r6
 800ae9e:	f7ff ff0b 	bl	800acb8 <__multiply>
 800aea2:	6020      	str	r0, [r4, #0]
 800aea4:	f8c0 9000 	str.w	r9, [r0]
 800aea8:	4604      	mov	r4, r0
 800aeaa:	e7e4      	b.n	800ae76 <__pow5mult+0x6a>
 800aeac:	4638      	mov	r0, r7
 800aeae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aeb2:	bf00      	nop
 800aeb4:	0800bd98 	.word	0x0800bd98
 800aeb8:	0800bbb7 	.word	0x0800bbb7
 800aebc:	0800bc48 	.word	0x0800bc48

0800aec0 <__lshift>:
 800aec0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aec4:	460c      	mov	r4, r1
 800aec6:	6849      	ldr	r1, [r1, #4]
 800aec8:	6923      	ldr	r3, [r4, #16]
 800aeca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800aece:	68a3      	ldr	r3, [r4, #8]
 800aed0:	4607      	mov	r7, r0
 800aed2:	4691      	mov	r9, r2
 800aed4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aed8:	f108 0601 	add.w	r6, r8, #1
 800aedc:	42b3      	cmp	r3, r6
 800aede:	db0b      	blt.n	800aef8 <__lshift+0x38>
 800aee0:	4638      	mov	r0, r7
 800aee2:	f7ff fddd 	bl	800aaa0 <_Balloc>
 800aee6:	4605      	mov	r5, r0
 800aee8:	b948      	cbnz	r0, 800aefe <__lshift+0x3e>
 800aeea:	4602      	mov	r2, r0
 800aeec:	4b28      	ldr	r3, [pc, #160]	; (800af90 <__lshift+0xd0>)
 800aeee:	4829      	ldr	r0, [pc, #164]	; (800af94 <__lshift+0xd4>)
 800aef0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800aef4:	f7fd fcf4 	bl	80088e0 <__assert_func>
 800aef8:	3101      	adds	r1, #1
 800aefa:	005b      	lsls	r3, r3, #1
 800aefc:	e7ee      	b.n	800aedc <__lshift+0x1c>
 800aefe:	2300      	movs	r3, #0
 800af00:	f100 0114 	add.w	r1, r0, #20
 800af04:	f100 0210 	add.w	r2, r0, #16
 800af08:	4618      	mov	r0, r3
 800af0a:	4553      	cmp	r3, sl
 800af0c:	db33      	blt.n	800af76 <__lshift+0xb6>
 800af0e:	6920      	ldr	r0, [r4, #16]
 800af10:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800af14:	f104 0314 	add.w	r3, r4, #20
 800af18:	f019 091f 	ands.w	r9, r9, #31
 800af1c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800af20:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800af24:	d02b      	beq.n	800af7e <__lshift+0xbe>
 800af26:	f1c9 0e20 	rsb	lr, r9, #32
 800af2a:	468a      	mov	sl, r1
 800af2c:	2200      	movs	r2, #0
 800af2e:	6818      	ldr	r0, [r3, #0]
 800af30:	fa00 f009 	lsl.w	r0, r0, r9
 800af34:	4310      	orrs	r0, r2
 800af36:	f84a 0b04 	str.w	r0, [sl], #4
 800af3a:	f853 2b04 	ldr.w	r2, [r3], #4
 800af3e:	459c      	cmp	ip, r3
 800af40:	fa22 f20e 	lsr.w	r2, r2, lr
 800af44:	d8f3      	bhi.n	800af2e <__lshift+0x6e>
 800af46:	ebac 0304 	sub.w	r3, ip, r4
 800af4a:	3b15      	subs	r3, #21
 800af4c:	f023 0303 	bic.w	r3, r3, #3
 800af50:	3304      	adds	r3, #4
 800af52:	f104 0015 	add.w	r0, r4, #21
 800af56:	4584      	cmp	ip, r0
 800af58:	bf38      	it	cc
 800af5a:	2304      	movcc	r3, #4
 800af5c:	50ca      	str	r2, [r1, r3]
 800af5e:	b10a      	cbz	r2, 800af64 <__lshift+0xa4>
 800af60:	f108 0602 	add.w	r6, r8, #2
 800af64:	3e01      	subs	r6, #1
 800af66:	4638      	mov	r0, r7
 800af68:	612e      	str	r6, [r5, #16]
 800af6a:	4621      	mov	r1, r4
 800af6c:	f7ff fdd8 	bl	800ab20 <_Bfree>
 800af70:	4628      	mov	r0, r5
 800af72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af76:	f842 0f04 	str.w	r0, [r2, #4]!
 800af7a:	3301      	adds	r3, #1
 800af7c:	e7c5      	b.n	800af0a <__lshift+0x4a>
 800af7e:	3904      	subs	r1, #4
 800af80:	f853 2b04 	ldr.w	r2, [r3], #4
 800af84:	f841 2f04 	str.w	r2, [r1, #4]!
 800af88:	459c      	cmp	ip, r3
 800af8a:	d8f9      	bhi.n	800af80 <__lshift+0xc0>
 800af8c:	e7ea      	b.n	800af64 <__lshift+0xa4>
 800af8e:	bf00      	nop
 800af90:	0800bc26 	.word	0x0800bc26
 800af94:	0800bc48 	.word	0x0800bc48

0800af98 <__mcmp>:
 800af98:	b530      	push	{r4, r5, lr}
 800af9a:	6902      	ldr	r2, [r0, #16]
 800af9c:	690c      	ldr	r4, [r1, #16]
 800af9e:	1b12      	subs	r2, r2, r4
 800afa0:	d10e      	bne.n	800afc0 <__mcmp+0x28>
 800afa2:	f100 0314 	add.w	r3, r0, #20
 800afa6:	3114      	adds	r1, #20
 800afa8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800afac:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800afb0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800afb4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800afb8:	42a5      	cmp	r5, r4
 800afba:	d003      	beq.n	800afc4 <__mcmp+0x2c>
 800afbc:	d305      	bcc.n	800afca <__mcmp+0x32>
 800afbe:	2201      	movs	r2, #1
 800afc0:	4610      	mov	r0, r2
 800afc2:	bd30      	pop	{r4, r5, pc}
 800afc4:	4283      	cmp	r3, r0
 800afc6:	d3f3      	bcc.n	800afb0 <__mcmp+0x18>
 800afc8:	e7fa      	b.n	800afc0 <__mcmp+0x28>
 800afca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800afce:	e7f7      	b.n	800afc0 <__mcmp+0x28>

0800afd0 <__mdiff>:
 800afd0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afd4:	460c      	mov	r4, r1
 800afd6:	4606      	mov	r6, r0
 800afd8:	4611      	mov	r1, r2
 800afda:	4620      	mov	r0, r4
 800afdc:	4690      	mov	r8, r2
 800afde:	f7ff ffdb 	bl	800af98 <__mcmp>
 800afe2:	1e05      	subs	r5, r0, #0
 800afe4:	d110      	bne.n	800b008 <__mdiff+0x38>
 800afe6:	4629      	mov	r1, r5
 800afe8:	4630      	mov	r0, r6
 800afea:	f7ff fd59 	bl	800aaa0 <_Balloc>
 800afee:	b930      	cbnz	r0, 800affe <__mdiff+0x2e>
 800aff0:	4b3a      	ldr	r3, [pc, #232]	; (800b0dc <__mdiff+0x10c>)
 800aff2:	4602      	mov	r2, r0
 800aff4:	f240 2137 	movw	r1, #567	; 0x237
 800aff8:	4839      	ldr	r0, [pc, #228]	; (800b0e0 <__mdiff+0x110>)
 800affa:	f7fd fc71 	bl	80088e0 <__assert_func>
 800affe:	2301      	movs	r3, #1
 800b000:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b004:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b008:	bfa4      	itt	ge
 800b00a:	4643      	movge	r3, r8
 800b00c:	46a0      	movge	r8, r4
 800b00e:	4630      	mov	r0, r6
 800b010:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b014:	bfa6      	itte	ge
 800b016:	461c      	movge	r4, r3
 800b018:	2500      	movge	r5, #0
 800b01a:	2501      	movlt	r5, #1
 800b01c:	f7ff fd40 	bl	800aaa0 <_Balloc>
 800b020:	b920      	cbnz	r0, 800b02c <__mdiff+0x5c>
 800b022:	4b2e      	ldr	r3, [pc, #184]	; (800b0dc <__mdiff+0x10c>)
 800b024:	4602      	mov	r2, r0
 800b026:	f240 2145 	movw	r1, #581	; 0x245
 800b02a:	e7e5      	b.n	800aff8 <__mdiff+0x28>
 800b02c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b030:	6926      	ldr	r6, [r4, #16]
 800b032:	60c5      	str	r5, [r0, #12]
 800b034:	f104 0914 	add.w	r9, r4, #20
 800b038:	f108 0514 	add.w	r5, r8, #20
 800b03c:	f100 0e14 	add.w	lr, r0, #20
 800b040:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b044:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b048:	f108 0210 	add.w	r2, r8, #16
 800b04c:	46f2      	mov	sl, lr
 800b04e:	2100      	movs	r1, #0
 800b050:	f859 3b04 	ldr.w	r3, [r9], #4
 800b054:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b058:	fa11 f88b 	uxtah	r8, r1, fp
 800b05c:	b299      	uxth	r1, r3
 800b05e:	0c1b      	lsrs	r3, r3, #16
 800b060:	eba8 0801 	sub.w	r8, r8, r1
 800b064:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b068:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b06c:	fa1f f888 	uxth.w	r8, r8
 800b070:	1419      	asrs	r1, r3, #16
 800b072:	454e      	cmp	r6, r9
 800b074:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b078:	f84a 3b04 	str.w	r3, [sl], #4
 800b07c:	d8e8      	bhi.n	800b050 <__mdiff+0x80>
 800b07e:	1b33      	subs	r3, r6, r4
 800b080:	3b15      	subs	r3, #21
 800b082:	f023 0303 	bic.w	r3, r3, #3
 800b086:	3304      	adds	r3, #4
 800b088:	3415      	adds	r4, #21
 800b08a:	42a6      	cmp	r6, r4
 800b08c:	bf38      	it	cc
 800b08e:	2304      	movcc	r3, #4
 800b090:	441d      	add	r5, r3
 800b092:	4473      	add	r3, lr
 800b094:	469e      	mov	lr, r3
 800b096:	462e      	mov	r6, r5
 800b098:	4566      	cmp	r6, ip
 800b09a:	d30e      	bcc.n	800b0ba <__mdiff+0xea>
 800b09c:	f10c 0203 	add.w	r2, ip, #3
 800b0a0:	1b52      	subs	r2, r2, r5
 800b0a2:	f022 0203 	bic.w	r2, r2, #3
 800b0a6:	3d03      	subs	r5, #3
 800b0a8:	45ac      	cmp	ip, r5
 800b0aa:	bf38      	it	cc
 800b0ac:	2200      	movcc	r2, #0
 800b0ae:	4413      	add	r3, r2
 800b0b0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b0b4:	b17a      	cbz	r2, 800b0d6 <__mdiff+0x106>
 800b0b6:	6107      	str	r7, [r0, #16]
 800b0b8:	e7a4      	b.n	800b004 <__mdiff+0x34>
 800b0ba:	f856 8b04 	ldr.w	r8, [r6], #4
 800b0be:	fa11 f288 	uxtah	r2, r1, r8
 800b0c2:	1414      	asrs	r4, r2, #16
 800b0c4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b0c8:	b292      	uxth	r2, r2
 800b0ca:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b0ce:	f84e 2b04 	str.w	r2, [lr], #4
 800b0d2:	1421      	asrs	r1, r4, #16
 800b0d4:	e7e0      	b.n	800b098 <__mdiff+0xc8>
 800b0d6:	3f01      	subs	r7, #1
 800b0d8:	e7ea      	b.n	800b0b0 <__mdiff+0xe0>
 800b0da:	bf00      	nop
 800b0dc:	0800bc26 	.word	0x0800bc26
 800b0e0:	0800bc48 	.word	0x0800bc48

0800b0e4 <__d2b>:
 800b0e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b0e8:	460f      	mov	r7, r1
 800b0ea:	2101      	movs	r1, #1
 800b0ec:	ec59 8b10 	vmov	r8, r9, d0
 800b0f0:	4616      	mov	r6, r2
 800b0f2:	f7ff fcd5 	bl	800aaa0 <_Balloc>
 800b0f6:	4604      	mov	r4, r0
 800b0f8:	b930      	cbnz	r0, 800b108 <__d2b+0x24>
 800b0fa:	4602      	mov	r2, r0
 800b0fc:	4b24      	ldr	r3, [pc, #144]	; (800b190 <__d2b+0xac>)
 800b0fe:	4825      	ldr	r0, [pc, #148]	; (800b194 <__d2b+0xb0>)
 800b100:	f240 310f 	movw	r1, #783	; 0x30f
 800b104:	f7fd fbec 	bl	80088e0 <__assert_func>
 800b108:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b10c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b110:	bb2d      	cbnz	r5, 800b15e <__d2b+0x7a>
 800b112:	9301      	str	r3, [sp, #4]
 800b114:	f1b8 0300 	subs.w	r3, r8, #0
 800b118:	d026      	beq.n	800b168 <__d2b+0x84>
 800b11a:	4668      	mov	r0, sp
 800b11c:	9300      	str	r3, [sp, #0]
 800b11e:	f7ff fd87 	bl	800ac30 <__lo0bits>
 800b122:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b126:	b1e8      	cbz	r0, 800b164 <__d2b+0x80>
 800b128:	f1c0 0320 	rsb	r3, r0, #32
 800b12c:	fa02 f303 	lsl.w	r3, r2, r3
 800b130:	430b      	orrs	r3, r1
 800b132:	40c2      	lsrs	r2, r0
 800b134:	6163      	str	r3, [r4, #20]
 800b136:	9201      	str	r2, [sp, #4]
 800b138:	9b01      	ldr	r3, [sp, #4]
 800b13a:	61a3      	str	r3, [r4, #24]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	bf14      	ite	ne
 800b140:	2202      	movne	r2, #2
 800b142:	2201      	moveq	r2, #1
 800b144:	6122      	str	r2, [r4, #16]
 800b146:	b1bd      	cbz	r5, 800b178 <__d2b+0x94>
 800b148:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b14c:	4405      	add	r5, r0
 800b14e:	603d      	str	r5, [r7, #0]
 800b150:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b154:	6030      	str	r0, [r6, #0]
 800b156:	4620      	mov	r0, r4
 800b158:	b003      	add	sp, #12
 800b15a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b15e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b162:	e7d6      	b.n	800b112 <__d2b+0x2e>
 800b164:	6161      	str	r1, [r4, #20]
 800b166:	e7e7      	b.n	800b138 <__d2b+0x54>
 800b168:	a801      	add	r0, sp, #4
 800b16a:	f7ff fd61 	bl	800ac30 <__lo0bits>
 800b16e:	9b01      	ldr	r3, [sp, #4]
 800b170:	6163      	str	r3, [r4, #20]
 800b172:	3020      	adds	r0, #32
 800b174:	2201      	movs	r2, #1
 800b176:	e7e5      	b.n	800b144 <__d2b+0x60>
 800b178:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b17c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b180:	6038      	str	r0, [r7, #0]
 800b182:	6918      	ldr	r0, [r3, #16]
 800b184:	f7ff fd34 	bl	800abf0 <__hi0bits>
 800b188:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b18c:	e7e2      	b.n	800b154 <__d2b+0x70>
 800b18e:	bf00      	nop
 800b190:	0800bc26 	.word	0x0800bc26
 800b194:	0800bc48 	.word	0x0800bc48

0800b198 <__sread>:
 800b198:	b510      	push	{r4, lr}
 800b19a:	460c      	mov	r4, r1
 800b19c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1a0:	f000 f9c2 	bl	800b528 <_read_r>
 800b1a4:	2800      	cmp	r0, #0
 800b1a6:	bfab      	itete	ge
 800b1a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b1aa:	89a3      	ldrhlt	r3, [r4, #12]
 800b1ac:	181b      	addge	r3, r3, r0
 800b1ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b1b2:	bfac      	ite	ge
 800b1b4:	6563      	strge	r3, [r4, #84]	; 0x54
 800b1b6:	81a3      	strhlt	r3, [r4, #12]
 800b1b8:	bd10      	pop	{r4, pc}

0800b1ba <__swrite>:
 800b1ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1be:	461f      	mov	r7, r3
 800b1c0:	898b      	ldrh	r3, [r1, #12]
 800b1c2:	05db      	lsls	r3, r3, #23
 800b1c4:	4605      	mov	r5, r0
 800b1c6:	460c      	mov	r4, r1
 800b1c8:	4616      	mov	r6, r2
 800b1ca:	d505      	bpl.n	800b1d8 <__swrite+0x1e>
 800b1cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1d0:	2302      	movs	r3, #2
 800b1d2:	2200      	movs	r2, #0
 800b1d4:	f000 f996 	bl	800b504 <_lseek_r>
 800b1d8:	89a3      	ldrh	r3, [r4, #12]
 800b1da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b1de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b1e2:	81a3      	strh	r3, [r4, #12]
 800b1e4:	4632      	mov	r2, r6
 800b1e6:	463b      	mov	r3, r7
 800b1e8:	4628      	mov	r0, r5
 800b1ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b1ee:	f000 b9ad 	b.w	800b54c <_write_r>

0800b1f2 <__sseek>:
 800b1f2:	b510      	push	{r4, lr}
 800b1f4:	460c      	mov	r4, r1
 800b1f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1fa:	f000 f983 	bl	800b504 <_lseek_r>
 800b1fe:	1c43      	adds	r3, r0, #1
 800b200:	89a3      	ldrh	r3, [r4, #12]
 800b202:	bf15      	itete	ne
 800b204:	6560      	strne	r0, [r4, #84]	; 0x54
 800b206:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b20a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b20e:	81a3      	strheq	r3, [r4, #12]
 800b210:	bf18      	it	ne
 800b212:	81a3      	strhne	r3, [r4, #12]
 800b214:	bd10      	pop	{r4, pc}

0800b216 <__sclose>:
 800b216:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b21a:	f000 b941 	b.w	800b4a0 <_close_r>

0800b21e <_realloc_r>:
 800b21e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b222:	4680      	mov	r8, r0
 800b224:	4614      	mov	r4, r2
 800b226:	460e      	mov	r6, r1
 800b228:	b921      	cbnz	r1, 800b234 <_realloc_r+0x16>
 800b22a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b22e:	4611      	mov	r1, r2
 800b230:	f7fd be7a 	b.w	8008f28 <_malloc_r>
 800b234:	b92a      	cbnz	r2, 800b242 <_realloc_r+0x24>
 800b236:	f7ff f89d 	bl	800a374 <_free_r>
 800b23a:	4625      	mov	r5, r4
 800b23c:	4628      	mov	r0, r5
 800b23e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b242:	f000 f9bd 	bl	800b5c0 <_malloc_usable_size_r>
 800b246:	4284      	cmp	r4, r0
 800b248:	4607      	mov	r7, r0
 800b24a:	d802      	bhi.n	800b252 <_realloc_r+0x34>
 800b24c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b250:	d812      	bhi.n	800b278 <_realloc_r+0x5a>
 800b252:	4621      	mov	r1, r4
 800b254:	4640      	mov	r0, r8
 800b256:	f7fd fe67 	bl	8008f28 <_malloc_r>
 800b25a:	4605      	mov	r5, r0
 800b25c:	2800      	cmp	r0, #0
 800b25e:	d0ed      	beq.n	800b23c <_realloc_r+0x1e>
 800b260:	42bc      	cmp	r4, r7
 800b262:	4622      	mov	r2, r4
 800b264:	4631      	mov	r1, r6
 800b266:	bf28      	it	cs
 800b268:	463a      	movcs	r2, r7
 800b26a:	f7fe f9fa 	bl	8009662 <memcpy>
 800b26e:	4631      	mov	r1, r6
 800b270:	4640      	mov	r0, r8
 800b272:	f7ff f87f 	bl	800a374 <_free_r>
 800b276:	e7e1      	b.n	800b23c <_realloc_r+0x1e>
 800b278:	4635      	mov	r5, r6
 800b27a:	e7df      	b.n	800b23c <_realloc_r+0x1e>

0800b27c <__swbuf_r>:
 800b27c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b27e:	460e      	mov	r6, r1
 800b280:	4614      	mov	r4, r2
 800b282:	4605      	mov	r5, r0
 800b284:	b118      	cbz	r0, 800b28e <__swbuf_r+0x12>
 800b286:	6a03      	ldr	r3, [r0, #32]
 800b288:	b90b      	cbnz	r3, 800b28e <__swbuf_r+0x12>
 800b28a:	f7fe f915 	bl	80094b8 <__sinit>
 800b28e:	69a3      	ldr	r3, [r4, #24]
 800b290:	60a3      	str	r3, [r4, #8]
 800b292:	89a3      	ldrh	r3, [r4, #12]
 800b294:	071a      	lsls	r2, r3, #28
 800b296:	d525      	bpl.n	800b2e4 <__swbuf_r+0x68>
 800b298:	6923      	ldr	r3, [r4, #16]
 800b29a:	b31b      	cbz	r3, 800b2e4 <__swbuf_r+0x68>
 800b29c:	6823      	ldr	r3, [r4, #0]
 800b29e:	6922      	ldr	r2, [r4, #16]
 800b2a0:	1a98      	subs	r0, r3, r2
 800b2a2:	6963      	ldr	r3, [r4, #20]
 800b2a4:	b2f6      	uxtb	r6, r6
 800b2a6:	4283      	cmp	r3, r0
 800b2a8:	4637      	mov	r7, r6
 800b2aa:	dc04      	bgt.n	800b2b6 <__swbuf_r+0x3a>
 800b2ac:	4621      	mov	r1, r4
 800b2ae:	4628      	mov	r0, r5
 800b2b0:	f7ff fbce 	bl	800aa50 <_fflush_r>
 800b2b4:	b9e0      	cbnz	r0, 800b2f0 <__swbuf_r+0x74>
 800b2b6:	68a3      	ldr	r3, [r4, #8]
 800b2b8:	3b01      	subs	r3, #1
 800b2ba:	60a3      	str	r3, [r4, #8]
 800b2bc:	6823      	ldr	r3, [r4, #0]
 800b2be:	1c5a      	adds	r2, r3, #1
 800b2c0:	6022      	str	r2, [r4, #0]
 800b2c2:	701e      	strb	r6, [r3, #0]
 800b2c4:	6962      	ldr	r2, [r4, #20]
 800b2c6:	1c43      	adds	r3, r0, #1
 800b2c8:	429a      	cmp	r2, r3
 800b2ca:	d004      	beq.n	800b2d6 <__swbuf_r+0x5a>
 800b2cc:	89a3      	ldrh	r3, [r4, #12]
 800b2ce:	07db      	lsls	r3, r3, #31
 800b2d0:	d506      	bpl.n	800b2e0 <__swbuf_r+0x64>
 800b2d2:	2e0a      	cmp	r6, #10
 800b2d4:	d104      	bne.n	800b2e0 <__swbuf_r+0x64>
 800b2d6:	4621      	mov	r1, r4
 800b2d8:	4628      	mov	r0, r5
 800b2da:	f7ff fbb9 	bl	800aa50 <_fflush_r>
 800b2de:	b938      	cbnz	r0, 800b2f0 <__swbuf_r+0x74>
 800b2e0:	4638      	mov	r0, r7
 800b2e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b2e4:	4621      	mov	r1, r4
 800b2e6:	4628      	mov	r0, r5
 800b2e8:	f000 f806 	bl	800b2f8 <__swsetup_r>
 800b2ec:	2800      	cmp	r0, #0
 800b2ee:	d0d5      	beq.n	800b29c <__swbuf_r+0x20>
 800b2f0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800b2f4:	e7f4      	b.n	800b2e0 <__swbuf_r+0x64>
	...

0800b2f8 <__swsetup_r>:
 800b2f8:	b538      	push	{r3, r4, r5, lr}
 800b2fa:	4b2a      	ldr	r3, [pc, #168]	; (800b3a4 <__swsetup_r+0xac>)
 800b2fc:	4605      	mov	r5, r0
 800b2fe:	6818      	ldr	r0, [r3, #0]
 800b300:	460c      	mov	r4, r1
 800b302:	b118      	cbz	r0, 800b30c <__swsetup_r+0x14>
 800b304:	6a03      	ldr	r3, [r0, #32]
 800b306:	b90b      	cbnz	r3, 800b30c <__swsetup_r+0x14>
 800b308:	f7fe f8d6 	bl	80094b8 <__sinit>
 800b30c:	89a3      	ldrh	r3, [r4, #12]
 800b30e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b312:	0718      	lsls	r0, r3, #28
 800b314:	d422      	bmi.n	800b35c <__swsetup_r+0x64>
 800b316:	06d9      	lsls	r1, r3, #27
 800b318:	d407      	bmi.n	800b32a <__swsetup_r+0x32>
 800b31a:	2309      	movs	r3, #9
 800b31c:	602b      	str	r3, [r5, #0]
 800b31e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b322:	81a3      	strh	r3, [r4, #12]
 800b324:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b328:	e034      	b.n	800b394 <__swsetup_r+0x9c>
 800b32a:	0758      	lsls	r0, r3, #29
 800b32c:	d512      	bpl.n	800b354 <__swsetup_r+0x5c>
 800b32e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b330:	b141      	cbz	r1, 800b344 <__swsetup_r+0x4c>
 800b332:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b336:	4299      	cmp	r1, r3
 800b338:	d002      	beq.n	800b340 <__swsetup_r+0x48>
 800b33a:	4628      	mov	r0, r5
 800b33c:	f7ff f81a 	bl	800a374 <_free_r>
 800b340:	2300      	movs	r3, #0
 800b342:	6363      	str	r3, [r4, #52]	; 0x34
 800b344:	89a3      	ldrh	r3, [r4, #12]
 800b346:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b34a:	81a3      	strh	r3, [r4, #12]
 800b34c:	2300      	movs	r3, #0
 800b34e:	6063      	str	r3, [r4, #4]
 800b350:	6923      	ldr	r3, [r4, #16]
 800b352:	6023      	str	r3, [r4, #0]
 800b354:	89a3      	ldrh	r3, [r4, #12]
 800b356:	f043 0308 	orr.w	r3, r3, #8
 800b35a:	81a3      	strh	r3, [r4, #12]
 800b35c:	6923      	ldr	r3, [r4, #16]
 800b35e:	b94b      	cbnz	r3, 800b374 <__swsetup_r+0x7c>
 800b360:	89a3      	ldrh	r3, [r4, #12]
 800b362:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b366:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b36a:	d003      	beq.n	800b374 <__swsetup_r+0x7c>
 800b36c:	4621      	mov	r1, r4
 800b36e:	4628      	mov	r0, r5
 800b370:	f000 f840 	bl	800b3f4 <__smakebuf_r>
 800b374:	89a0      	ldrh	r0, [r4, #12]
 800b376:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b37a:	f010 0301 	ands.w	r3, r0, #1
 800b37e:	d00a      	beq.n	800b396 <__swsetup_r+0x9e>
 800b380:	2300      	movs	r3, #0
 800b382:	60a3      	str	r3, [r4, #8]
 800b384:	6963      	ldr	r3, [r4, #20]
 800b386:	425b      	negs	r3, r3
 800b388:	61a3      	str	r3, [r4, #24]
 800b38a:	6923      	ldr	r3, [r4, #16]
 800b38c:	b943      	cbnz	r3, 800b3a0 <__swsetup_r+0xa8>
 800b38e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b392:	d1c4      	bne.n	800b31e <__swsetup_r+0x26>
 800b394:	bd38      	pop	{r3, r4, r5, pc}
 800b396:	0781      	lsls	r1, r0, #30
 800b398:	bf58      	it	pl
 800b39a:	6963      	ldrpl	r3, [r4, #20]
 800b39c:	60a3      	str	r3, [r4, #8]
 800b39e:	e7f4      	b.n	800b38a <__swsetup_r+0x92>
 800b3a0:	2000      	movs	r0, #0
 800b3a2:	e7f7      	b.n	800b394 <__swsetup_r+0x9c>
 800b3a4:	2000006c 	.word	0x2000006c

0800b3a8 <__swhatbuf_r>:
 800b3a8:	b570      	push	{r4, r5, r6, lr}
 800b3aa:	460c      	mov	r4, r1
 800b3ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3b0:	2900      	cmp	r1, #0
 800b3b2:	b096      	sub	sp, #88	; 0x58
 800b3b4:	4615      	mov	r5, r2
 800b3b6:	461e      	mov	r6, r3
 800b3b8:	da0d      	bge.n	800b3d6 <__swhatbuf_r+0x2e>
 800b3ba:	89a3      	ldrh	r3, [r4, #12]
 800b3bc:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b3c0:	f04f 0100 	mov.w	r1, #0
 800b3c4:	bf0c      	ite	eq
 800b3c6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b3ca:	2340      	movne	r3, #64	; 0x40
 800b3cc:	2000      	movs	r0, #0
 800b3ce:	6031      	str	r1, [r6, #0]
 800b3d0:	602b      	str	r3, [r5, #0]
 800b3d2:	b016      	add	sp, #88	; 0x58
 800b3d4:	bd70      	pop	{r4, r5, r6, pc}
 800b3d6:	466a      	mov	r2, sp
 800b3d8:	f000 f872 	bl	800b4c0 <_fstat_r>
 800b3dc:	2800      	cmp	r0, #0
 800b3de:	dbec      	blt.n	800b3ba <__swhatbuf_r+0x12>
 800b3e0:	9901      	ldr	r1, [sp, #4]
 800b3e2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800b3e6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800b3ea:	4259      	negs	r1, r3
 800b3ec:	4159      	adcs	r1, r3
 800b3ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b3f2:	e7eb      	b.n	800b3cc <__swhatbuf_r+0x24>

0800b3f4 <__smakebuf_r>:
 800b3f4:	898b      	ldrh	r3, [r1, #12]
 800b3f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b3f8:	079d      	lsls	r5, r3, #30
 800b3fa:	4606      	mov	r6, r0
 800b3fc:	460c      	mov	r4, r1
 800b3fe:	d507      	bpl.n	800b410 <__smakebuf_r+0x1c>
 800b400:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b404:	6023      	str	r3, [r4, #0]
 800b406:	6123      	str	r3, [r4, #16]
 800b408:	2301      	movs	r3, #1
 800b40a:	6163      	str	r3, [r4, #20]
 800b40c:	b002      	add	sp, #8
 800b40e:	bd70      	pop	{r4, r5, r6, pc}
 800b410:	ab01      	add	r3, sp, #4
 800b412:	466a      	mov	r2, sp
 800b414:	f7ff ffc8 	bl	800b3a8 <__swhatbuf_r>
 800b418:	9900      	ldr	r1, [sp, #0]
 800b41a:	4605      	mov	r5, r0
 800b41c:	4630      	mov	r0, r6
 800b41e:	f7fd fd83 	bl	8008f28 <_malloc_r>
 800b422:	b948      	cbnz	r0, 800b438 <__smakebuf_r+0x44>
 800b424:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b428:	059a      	lsls	r2, r3, #22
 800b42a:	d4ef      	bmi.n	800b40c <__smakebuf_r+0x18>
 800b42c:	f023 0303 	bic.w	r3, r3, #3
 800b430:	f043 0302 	orr.w	r3, r3, #2
 800b434:	81a3      	strh	r3, [r4, #12]
 800b436:	e7e3      	b.n	800b400 <__smakebuf_r+0xc>
 800b438:	89a3      	ldrh	r3, [r4, #12]
 800b43a:	6020      	str	r0, [r4, #0]
 800b43c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b440:	81a3      	strh	r3, [r4, #12]
 800b442:	9b00      	ldr	r3, [sp, #0]
 800b444:	6163      	str	r3, [r4, #20]
 800b446:	9b01      	ldr	r3, [sp, #4]
 800b448:	6120      	str	r0, [r4, #16]
 800b44a:	b15b      	cbz	r3, 800b464 <__smakebuf_r+0x70>
 800b44c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b450:	4630      	mov	r0, r6
 800b452:	f000 f847 	bl	800b4e4 <_isatty_r>
 800b456:	b128      	cbz	r0, 800b464 <__smakebuf_r+0x70>
 800b458:	89a3      	ldrh	r3, [r4, #12]
 800b45a:	f023 0303 	bic.w	r3, r3, #3
 800b45e:	f043 0301 	orr.w	r3, r3, #1
 800b462:	81a3      	strh	r3, [r4, #12]
 800b464:	89a3      	ldrh	r3, [r4, #12]
 800b466:	431d      	orrs	r5, r3
 800b468:	81a5      	strh	r5, [r4, #12]
 800b46a:	e7cf      	b.n	800b40c <__smakebuf_r+0x18>

0800b46c <memmove>:
 800b46c:	4288      	cmp	r0, r1
 800b46e:	b510      	push	{r4, lr}
 800b470:	eb01 0402 	add.w	r4, r1, r2
 800b474:	d902      	bls.n	800b47c <memmove+0x10>
 800b476:	4284      	cmp	r4, r0
 800b478:	4623      	mov	r3, r4
 800b47a:	d807      	bhi.n	800b48c <memmove+0x20>
 800b47c:	1e43      	subs	r3, r0, #1
 800b47e:	42a1      	cmp	r1, r4
 800b480:	d008      	beq.n	800b494 <memmove+0x28>
 800b482:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b486:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b48a:	e7f8      	b.n	800b47e <memmove+0x12>
 800b48c:	4402      	add	r2, r0
 800b48e:	4601      	mov	r1, r0
 800b490:	428a      	cmp	r2, r1
 800b492:	d100      	bne.n	800b496 <memmove+0x2a>
 800b494:	bd10      	pop	{r4, pc}
 800b496:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b49a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b49e:	e7f7      	b.n	800b490 <memmove+0x24>

0800b4a0 <_close_r>:
 800b4a0:	b538      	push	{r3, r4, r5, lr}
 800b4a2:	4d06      	ldr	r5, [pc, #24]	; (800b4bc <_close_r+0x1c>)
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	4604      	mov	r4, r0
 800b4a8:	4608      	mov	r0, r1
 800b4aa:	602b      	str	r3, [r5, #0]
 800b4ac:	f7f7 fcc2 	bl	8002e34 <_close>
 800b4b0:	1c43      	adds	r3, r0, #1
 800b4b2:	d102      	bne.n	800b4ba <_close_r+0x1a>
 800b4b4:	682b      	ldr	r3, [r5, #0]
 800b4b6:	b103      	cbz	r3, 800b4ba <_close_r+0x1a>
 800b4b8:	6023      	str	r3, [r4, #0]
 800b4ba:	bd38      	pop	{r3, r4, r5, pc}
 800b4bc:	20004ddc 	.word	0x20004ddc

0800b4c0 <_fstat_r>:
 800b4c0:	b538      	push	{r3, r4, r5, lr}
 800b4c2:	4d07      	ldr	r5, [pc, #28]	; (800b4e0 <_fstat_r+0x20>)
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	4604      	mov	r4, r0
 800b4c8:	4608      	mov	r0, r1
 800b4ca:	4611      	mov	r1, r2
 800b4cc:	602b      	str	r3, [r5, #0]
 800b4ce:	f7f7 fcbd 	bl	8002e4c <_fstat>
 800b4d2:	1c43      	adds	r3, r0, #1
 800b4d4:	d102      	bne.n	800b4dc <_fstat_r+0x1c>
 800b4d6:	682b      	ldr	r3, [r5, #0]
 800b4d8:	b103      	cbz	r3, 800b4dc <_fstat_r+0x1c>
 800b4da:	6023      	str	r3, [r4, #0]
 800b4dc:	bd38      	pop	{r3, r4, r5, pc}
 800b4de:	bf00      	nop
 800b4e0:	20004ddc 	.word	0x20004ddc

0800b4e4 <_isatty_r>:
 800b4e4:	b538      	push	{r3, r4, r5, lr}
 800b4e6:	4d06      	ldr	r5, [pc, #24]	; (800b500 <_isatty_r+0x1c>)
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	4604      	mov	r4, r0
 800b4ec:	4608      	mov	r0, r1
 800b4ee:	602b      	str	r3, [r5, #0]
 800b4f0:	f7f7 fcbc 	bl	8002e6c <_isatty>
 800b4f4:	1c43      	adds	r3, r0, #1
 800b4f6:	d102      	bne.n	800b4fe <_isatty_r+0x1a>
 800b4f8:	682b      	ldr	r3, [r5, #0]
 800b4fa:	b103      	cbz	r3, 800b4fe <_isatty_r+0x1a>
 800b4fc:	6023      	str	r3, [r4, #0]
 800b4fe:	bd38      	pop	{r3, r4, r5, pc}
 800b500:	20004ddc 	.word	0x20004ddc

0800b504 <_lseek_r>:
 800b504:	b538      	push	{r3, r4, r5, lr}
 800b506:	4d07      	ldr	r5, [pc, #28]	; (800b524 <_lseek_r+0x20>)
 800b508:	4604      	mov	r4, r0
 800b50a:	4608      	mov	r0, r1
 800b50c:	4611      	mov	r1, r2
 800b50e:	2200      	movs	r2, #0
 800b510:	602a      	str	r2, [r5, #0]
 800b512:	461a      	mov	r2, r3
 800b514:	f7f7 fcb5 	bl	8002e82 <_lseek>
 800b518:	1c43      	adds	r3, r0, #1
 800b51a:	d102      	bne.n	800b522 <_lseek_r+0x1e>
 800b51c:	682b      	ldr	r3, [r5, #0]
 800b51e:	b103      	cbz	r3, 800b522 <_lseek_r+0x1e>
 800b520:	6023      	str	r3, [r4, #0]
 800b522:	bd38      	pop	{r3, r4, r5, pc}
 800b524:	20004ddc 	.word	0x20004ddc

0800b528 <_read_r>:
 800b528:	b538      	push	{r3, r4, r5, lr}
 800b52a:	4d07      	ldr	r5, [pc, #28]	; (800b548 <_read_r+0x20>)
 800b52c:	4604      	mov	r4, r0
 800b52e:	4608      	mov	r0, r1
 800b530:	4611      	mov	r1, r2
 800b532:	2200      	movs	r2, #0
 800b534:	602a      	str	r2, [r5, #0]
 800b536:	461a      	mov	r2, r3
 800b538:	f7f7 fc43 	bl	8002dc2 <_read>
 800b53c:	1c43      	adds	r3, r0, #1
 800b53e:	d102      	bne.n	800b546 <_read_r+0x1e>
 800b540:	682b      	ldr	r3, [r5, #0]
 800b542:	b103      	cbz	r3, 800b546 <_read_r+0x1e>
 800b544:	6023      	str	r3, [r4, #0]
 800b546:	bd38      	pop	{r3, r4, r5, pc}
 800b548:	20004ddc 	.word	0x20004ddc

0800b54c <_write_r>:
 800b54c:	b538      	push	{r3, r4, r5, lr}
 800b54e:	4d07      	ldr	r5, [pc, #28]	; (800b56c <_write_r+0x20>)
 800b550:	4604      	mov	r4, r0
 800b552:	4608      	mov	r0, r1
 800b554:	4611      	mov	r1, r2
 800b556:	2200      	movs	r2, #0
 800b558:	602a      	str	r2, [r5, #0]
 800b55a:	461a      	mov	r2, r3
 800b55c:	f7f7 fc4e 	bl	8002dfc <_write>
 800b560:	1c43      	adds	r3, r0, #1
 800b562:	d102      	bne.n	800b56a <_write_r+0x1e>
 800b564:	682b      	ldr	r3, [r5, #0]
 800b566:	b103      	cbz	r3, 800b56a <_write_r+0x1e>
 800b568:	6023      	str	r3, [r4, #0]
 800b56a:	bd38      	pop	{r3, r4, r5, pc}
 800b56c:	20004ddc 	.word	0x20004ddc

0800b570 <_calloc_r>:
 800b570:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b572:	fba1 2402 	umull	r2, r4, r1, r2
 800b576:	b94c      	cbnz	r4, 800b58c <_calloc_r+0x1c>
 800b578:	4611      	mov	r1, r2
 800b57a:	9201      	str	r2, [sp, #4]
 800b57c:	f7fd fcd4 	bl	8008f28 <_malloc_r>
 800b580:	9a01      	ldr	r2, [sp, #4]
 800b582:	4605      	mov	r5, r0
 800b584:	b930      	cbnz	r0, 800b594 <_calloc_r+0x24>
 800b586:	4628      	mov	r0, r5
 800b588:	b003      	add	sp, #12
 800b58a:	bd30      	pop	{r4, r5, pc}
 800b58c:	220c      	movs	r2, #12
 800b58e:	6002      	str	r2, [r0, #0]
 800b590:	2500      	movs	r5, #0
 800b592:	e7f8      	b.n	800b586 <_calloc_r+0x16>
 800b594:	4621      	mov	r1, r4
 800b596:	f7fd ffd7 	bl	8009548 <memset>
 800b59a:	e7f4      	b.n	800b586 <_calloc_r+0x16>

0800b59c <__ascii_mbtowc>:
 800b59c:	b082      	sub	sp, #8
 800b59e:	b901      	cbnz	r1, 800b5a2 <__ascii_mbtowc+0x6>
 800b5a0:	a901      	add	r1, sp, #4
 800b5a2:	b142      	cbz	r2, 800b5b6 <__ascii_mbtowc+0x1a>
 800b5a4:	b14b      	cbz	r3, 800b5ba <__ascii_mbtowc+0x1e>
 800b5a6:	7813      	ldrb	r3, [r2, #0]
 800b5a8:	600b      	str	r3, [r1, #0]
 800b5aa:	7812      	ldrb	r2, [r2, #0]
 800b5ac:	1e10      	subs	r0, r2, #0
 800b5ae:	bf18      	it	ne
 800b5b0:	2001      	movne	r0, #1
 800b5b2:	b002      	add	sp, #8
 800b5b4:	4770      	bx	lr
 800b5b6:	4610      	mov	r0, r2
 800b5b8:	e7fb      	b.n	800b5b2 <__ascii_mbtowc+0x16>
 800b5ba:	f06f 0001 	mvn.w	r0, #1
 800b5be:	e7f8      	b.n	800b5b2 <__ascii_mbtowc+0x16>

0800b5c0 <_malloc_usable_size_r>:
 800b5c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b5c4:	1f18      	subs	r0, r3, #4
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	bfbc      	itt	lt
 800b5ca:	580b      	ldrlt	r3, [r1, r0]
 800b5cc:	18c0      	addlt	r0, r0, r3
 800b5ce:	4770      	bx	lr

0800b5d0 <__ascii_wctomb>:
 800b5d0:	b149      	cbz	r1, 800b5e6 <__ascii_wctomb+0x16>
 800b5d2:	2aff      	cmp	r2, #255	; 0xff
 800b5d4:	bf85      	ittet	hi
 800b5d6:	238a      	movhi	r3, #138	; 0x8a
 800b5d8:	6003      	strhi	r3, [r0, #0]
 800b5da:	700a      	strbls	r2, [r1, #0]
 800b5dc:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800b5e0:	bf98      	it	ls
 800b5e2:	2001      	movls	r0, #1
 800b5e4:	4770      	bx	lr
 800b5e6:	4608      	mov	r0, r1
 800b5e8:	4770      	bx	lr
	...

0800b5ec <_init>:
 800b5ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5ee:	bf00      	nop
 800b5f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5f2:	bc08      	pop	{r3}
 800b5f4:	469e      	mov	lr, r3
 800b5f6:	4770      	bx	lr

0800b5f8 <_fini>:
 800b5f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5fa:	bf00      	nop
 800b5fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5fe:	bc08      	pop	{r3}
 800b600:	469e      	mov	lr, r3
 800b602:	4770      	bx	lr
