# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1590 3.2e-05 1024 120 500 598528 42.0131 26.898 373.562 837.808 1280.42 1280.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1260 0.000512 1024 150 640 35840 1.66714 20.5046 90.7508 112.966 113.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1560 6.4e-05 4096 370 2470 270592 72.6142 55.5991 3026.7 1676.82 4831.84 4831.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1380 0.000256 512 220 530 69632 2.97382 1.8879 22.1002 101.412 128.505 128.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1590 3.2e-05 1024 120 500 598464 42.1138 26.9638 421.919 846.015 1337.16 1337.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1260 0.000512 1024 150 640 35856 1.6696 23.5537 90.7673 116.033 116.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1560 6.4e-05 4096 370 2470 270432 72.762 55.7013 3439.66 1691.33 5259.56 5259.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1380 0.000256 512 220 530 69120 2.90086 1.88653 25.4197 101.864 132.195 132.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1590 3.2e-05 1024 120 500 598400 41.9567 26.938 439.653 837.859 1346.55 1346.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1260 0.000512 1024 150 640 35840 1.66845 24.7762 90.8627 117.349 117.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1560 6.4e-05 4096 370 2470 270720 72.5643 55.6755 3597.66 1675.62 5401.63 5401.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1380 0.000256 512 220 530 69120 2.88243 1.88211 26.6092 100.106 131.609 131.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1590 3.2e-05 1024 120 500 598272 41.9122 26.9043 411.227 837.607 1317.8 1317.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1260 0.000512 1024 150 640 35808 1.66912 23.0652 90.7751 115.553 115.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1560 6.4e-05 4096 370 2470 270336 72.4582 55.5809 3349.02 1675.23 5152.41 5152.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1380 0.000256 512 220 530 69120 2.88157 1.88147 24.5698 100.208 129.669 129.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1590 3.2e-05 1024 120 500 598400 42.1683 26.9824 416.851 837.845 1323.98 1324.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1260 0.000512 1024 150 640 35800 1.66938 23.405 91.8315 116.948 117.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1560 6.4e-05 4096 370 2470 270800 72.9556 55.7609 3396.39 1675.75 5200.96 5201.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1380 0.000256 512 220 530 68800 2.99366 1.88374 24.7756 100.217 129.998 130.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1590 3.2e-05 1024 120 500 598528 41.952 26.9564 429.47 837.504 1336.03 1336.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1260 0.000512 1024 150 640 35728 1.66541 24.1414 90.5402 116.389 116.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1560 6.4e-05 4096 370 2470 270592 72.5526 55.643 3473.01 1675.09 5276.41 5276.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1380 0.000256 512 220 530 68992 2.91398 1.8903 25.9782 101.517 132.425 132.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1590 3.2e-05 1024 120 500 598080 42.0443 26.9437 430.018 837.129 1336.28 1336.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1260 0.000512 1024 150 640 35760 1.66707 24.1848 90.7532 116.649 116.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1560 6.4e-05 4096 370 2470 270240 72.776 55.7052 3495.17 1674.34 5298.1 5298.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1380 0.000256 512 220 530 69120 2.90784 1.88826 26.0848 101.409 132.418 132.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1590 3.2e-05 1024 120 500 598016 41.9199 26.897 416.087 837.956 1323 1323.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1260 0.000512 1024 150 640 35712 1.6657 23.3701 90.796 115.876 115.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1560 6.4e-05 4096 370 2470 270336 72.5776 55.5935 3384.74 1676.04 5189.06 5189.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1380 0.000256 512 220 530 69632 2.88928 1.88416 25.4586 101.459 131.823 131.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1590 3.2e-05 1024 120 500 597504 41.928 26.9577 417.819 836.564 1323.41 1323.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1260 0.000512 1024 150 640 35712 1.66906 23.6093 91.5827 116.904 116.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1560 6.4e-05 4096 370 2470 269568 72.5733 55.592 3404.03 1673.8 5206.11 5206.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1380 0.000256 512 220 530 67584 2.88173 1.86147 24.9533 99.7615 129.589 129.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1590 3.2e-05 1024 120 500 596800 42.1429 26.9785 447.603 837.122 1353.99 1354.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1260 0.000512 1024 150 640 35600 1.66205 25.1744 90.4321 117.311 117.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1560 6.4e-05 4096 370 2470 270400 72.7316 55.6954 3623.21 1674.55 5426.3 5426.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1380 0.000256 512 220 530 67200 2.89862 1.87187 26.8284 99.7635 131.493 131.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1590 3.2e-05 1024 120 500 598016 41.907 26.9021 526.417 838.048 1433.41 1433.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1260 0.000512 1024 150 640 35584 1.66502 29.6509 90.5524 121.909 121.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1560 6.4e-05 4096 370 2470 269312 72.4873 55.5381 4254.93 1671.07 6054.13 6054.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1380 0.000256 512 220 530 69632 2.74035 1.8897 32.8162 101.541 139.114 139.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1590 3.2e-05 1024 120 495 598784 42.248 26.9059 712.181 838.733 1620.21 1620.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1260 0.000512 1024 150 645 35872 1.67117 20.0777 92.6326 114.439 114.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1560 6.4e-05 4096 370 2475 270848 72.574 55.5827 3475.2 1677.32 5280.77 5280.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1380 0.000256 512 220 525 69888 3.02678 1.89235 21.4008 101.598 128.048 128.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1590 3.2e-05 1024 120 495 598720 42.2876 26.9701 659.594 838.12 1567.11 1567.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1260 0.000512 1024 150 645 35840 1.6665 20.3079 90.2499 112.267 112.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1560 6.4e-05 4096 370 2475 270720 72.9965 55.7081 3433.91 1675.26 5237.98 5238.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1380 0.000256 512 220 525 69760 3.0456 1.88925 21.8177 101.561 128.444 128.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1590 3.2e-05 1024 120 495 598656 42.0977 26.9367 363.096 838.556 1270.83 1270.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1260 0.000512 1024 150 645 35856 1.67475 20.2465 92.553 114.517 114.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1560 6.4e-05 4096 370 2475 270720 72.6676 55.6475 2990.47 1677.01 4795.9 4796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1380 0.000256 512 220 525 69504 3.03907 1.89101 21.7246 101.527 128.312 128.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1590 3.2e-05 1024 120 495 598080 42.197 26.9599 375.167 838.31 1282.78 1282.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1260 0.000512 1024 150 645 35840 1.66902 20.7811 90.9583 113.45 113.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1560 6.4e-05 4096 370 2475 270592 72.8733 55.7057 3044.15 1676.55 4849.38 4849.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1380 0.000256 512 220 525 69440 2.94646 1.8903 22.3046 101.543 128.814 128.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1590 3.2e-05 1024 120 495 598528 41.993 26.8987 385.004 838.628 1292.66 1292.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1260 0.000512 1024 150 645 35840 1.66893 21.5034 91.008 114.221 114.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1560 6.4e-05 4096 370 2475 270592 72.577 55.5952 3114.11 1677.13 4919.52 4919.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1380 0.000256 512 220 525 69632 2.9736 1.88787 22.4893 101.461 128.94 129.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1590 3.2e-05 1024 120 495 597888 42.105 26.9537 430.934 837.447 1337.58 1337.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1260 0.000512 1024 150 645 35784 1.67117 24.5011 90.5336 116.751 116.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1560 6.4e-05 4096 370 2475 270432 72.7777 55.7099 3509.41 1674.86 5312.87 5312.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1380 0.000256 512 220 525 69120 2.9032 1.88717 25.6977 101.378 132.003 132.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1590 3.2e-05 1024 120 495 598400 41.9246 26.9426 422.113 837.829 1328.95 1329.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1260 0.000512 1024 150 645 35760 1.66298 24.0037 90.6799 116.389 116.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1560 6.4e-05 4096 370 2475 270720 72.5748 55.6706 3425.8 1675.63 5229.78 5229.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1380 0.000256 512 220 525 69120 2.94294 1.87651 25.0101 100.117 130.071 130.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1590 3.2e-05 1024 120 495 598272 41.8293 26.8928 451.88 837.521 1358.26 1358.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1260 0.000512 1024 150 645 35808 1.67059 25.7126 90.598 118.026 118.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1560 6.4e-05 4096 370 2475 270336 72.4398 55.5807 3644.37 1675.04 5447.55 5447.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1380 0.000256 512 220 525 69120 2.8873 1.88006 27.0437 100.206 132.145 132.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1590 3.2e-05 1024 120 495 598400 42.0701 26.9799 447.972 838.038 1355.2 1355.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1260 0.000512 1024 150 645 35800 1.67117 25.501 90.6676 117.88 117.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1560 6.4e-05 4096 370 2475 270800 72.9242 55.7452 3621.21 1676.24 5426.23 5426.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1380 0.000256 512 220 525 68800 2.90688 1.88352 26.825 100.23 131.976 132.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1590 3.2e-05 1024 120 495 597632 41.9953 26.9372 449.969 837.684 1356.72 1356.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1260 0.000512 1024 150 645 35728 1.66672 25.5961 90.5069 117.814 117.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1560 6.4e-05 4096 370 2475 270592 72.5605 55.6661 3649.88 1675.5 5453.71 5453.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1380 0.000256 512 220 525 68992 2.91555 1.89315 26.7131 101.532 133.182 133.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1590 3.2e-05 1024 120 495 597120 42.0919 26.9451 440.666 837.708 1347.55 1347.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1260 0.000512 1024 150 645 35760 1.66349 25.1068 90.5667 117.381 117.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1560 6.4e-05 4096 370 2475 270240 72.7333 55.7058 3599.53 1675.51 5403.59 5403.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1380 0.000256 512 220 525 69120 2.91437 1.88621 26.4067 101.451 132.784 132.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1590 3.2e-05 1024 120 495 598016 41.8779 26.8963 423.16 845.91 1337.98 1338.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1260 0.000512 1024 150 645 35712 1.66368 24.0869 91.0714 116.865 116.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1560 6.4e-05 4096 370 2475 270336 72.5873 55.5933 3454.42 1691.95 5274.67 5274.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1380 0.000256 512 220 525 69632 2.88966 1.88826 25.2891 101.937 132.133 132.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1590 3.2e-05 1024 120 495 597504 41.8903 27.6839 496.789 836.633 1403.13 1403.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1260 0.000512 1024 150 645 35712 1.6711 28.2748 90.5663 120.556 120.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1560 6.4e-05 4096 370 2475 269568 72.5871 55.5995 3997.82 1673.58 5799.69 5799.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1380 0.000256 512 220 525 67584 2.73501 1.86739 29.3868 99.7645 133.883 134.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1590 3.2e-05 1024 120 495 596800 42.1247 26.9461 496.545 837.123 1402.88 1403.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1260 0.000512 1024 150 645 35600 1.66451 28.1753 91.5195 121.402 121.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1560 6.4e-05 4096 370 2475 270400 72.7242 55.6872 4028.92 1674.93 5832.37 5832.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1380 0.000256 512 220 525 67200 2.90125 1.87117 29.999 99.7711 134.67 134.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1590 3.2e-05 1024 120 495 598016 41.9214 26.9046 452.754 838.18 1359.9 1360.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1260 0.000512 1024 150 645 35584 1.66707 25.6718 90.5844 117.967 118.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1560 6.4e-05 4096 370 2475 269312 72.4927 55.5552 3680.33 1671.01 5479.5 5479.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1380 0.000256 512 220 525 69632 2.89968 1.89283 27.4547 101.537 133.914 134.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1590 3.2e-05 1024 120 500 598016 42.2272 26.9003 718.307 838.822 1626.4 1626.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1260 0.000512 1024 150 640 35872 1.66298 18.9199 92.6226 113.266 113.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1560 6.4e-05 4096 370 2480 270336 72.6146 55.5909 3313.83 1677.5 5119.65 5119.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1380 0.000256 512 220 540 69120 3.05062 1.88851 20.7324 101.593 127.397 127.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1590 3.2e-05 1024 120 500 598080 42.3524 26.9711 674.706 838.968 1583.14 1583.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1260 0.000512 1024 150 640 35880 1.66669 21.4343 91.2061 114.351 114.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1560 6.4e-05 4096 370 2480 270080 72.9334 55.7028 3585.03 1676.96 5390.73 5390.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1380 0.000256 512 220 540 69120 3.0065 1.89405 23.5962 101.601 130.221 130.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1590 3.2e-05 1024 120 500 597888 42.1018 26.9475 363.17 837.926 1270.29 1270.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1260 0.000512 1024 150 640 35856 1.66771 19.9598 91.0438 112.715 112.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1560 6.4e-05 4096 370 2480 270144 72.6741 55.6684 2930.78 1675.78 4735.01 4735.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1380 0.000256 512 220 540 69120 2.99677 1.88653 21.6932 101.479 128.185 128.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1590 3.2e-05 1024 120 500 597632 42.167 26.9558 372.721 838.309 1280.29 1280.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1260 0.000512 1024 150 640 35840 1.66912 20.5169 90.829 113.059 113.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1560 6.4e-05 4096 370 2480 270144 72.8351 55.7001 2980.47 1676.55 4785.66 4785.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1380 0.000256 512 220 540 68992 3.00819 1.89542 22.5958 101.531 129.156 129.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1590 3.2e-05 1024 120 500 597504 42.0327 26.9476 377.38 838.552 1285.05 1285.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1260 0.000512 1024 150 640 35840 1.66534 20.7713 90.9908 113.472 113.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1560 6.4e-05 4096 370 2480 270080 72.6215 55.6134 3023.91 1677.11 4829.37 4829.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1380 0.000256 512 220 540 68608 2.99446 1.88454 22.1586 101.448 128.617 128.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1590 3.2e-05 1024 120 500 597312 42.0979 26.9636 460.967 838.074 1368.24 1368.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1260 0.000512 1024 150 640 35856 1.66739 25.8146 90.6404 118.167 118.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1560 6.4e-05 4096 370 2480 269856 72.8148 55.7092 3681.98 1676.12 5486.73 5486.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1380 0.000256 512 220 540 68544 2.90822 1.89242 27.6259 101.41 133.966 134.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1590 3.2e-05 1024 120 500 596736 42.0489 26.9217 321.426 837.689 1228.22 1228.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1260 0.000512 1024 150 640 35712 1.66502 17.9857 90.5092 110.203 110.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1560 6.4e-05 4096 370 2480 269568 72.6068 55.6423 2556.77 1675.51 4360.64 4360.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1380 0.000256 512 220 540 67968 3.03578 1.87424 19.5793 99.9835 124.606 124.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1590 3.2e-05 1024 120 500 597760 41.9508 26.9388 441.09 838.611 1348.73 1348.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1260 0.000512 1024 150 640 35840 1.66934 24.6601 90.7121 117.085 117.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1560 6.4e-05 4096 370 2480 270080 72.5954 55.6603 3555.23 1677.23 5360.82 5360.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1380 0.000256 512 220 540 68480 2.89642 1.87654 26.8261 100.146 131.877 132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1590 3.2e-05 1024 120 500 597760 41.9104 26.9016 310.767 838.049 1217.77 1217.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1260 0.000512 1024 150 640 35680 1.66557 17.3854 90.5571 109.652 109.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1560 6.4e-05 4096 370 2480 270080 72.4908 55.5827 2491.07 1676.31 4295.56 4295.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1380 0.000256 512 220 540 67840 3.0151 1.86387 18.8025 101.452 125.262 125.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1590 3.2e-05 1024 120 500 597504 41.907 26.9005 413.519 838.286 1320.74 1320.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1260 0.000512 1024 150 640 35808 1.66912 23.1117 90.614 115.436 115.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1560 6.4e-05 4096 370 2480 269952 72.4601 55.5967 3339.84 1676.61 5144.62 5144.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1380 0.000256 512 220 540 68352 2.97533 1.88006 24.9038 100.253 130.137 130.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1590 3.2e-05 1024 120 500 595968 42.0379 26.8901 297.821 837.387 1204.28 1204.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1260 0.000512 1024 150 640 35712 1.66925 16.6468 90.5727 108.931 108.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1560 6.4e-05 4096 370 2480 269568 72.5688 55.5996 2376.09 1675.18 4179.54 4179.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1380 0.000256 512 220 540 67584 3.02458 1.86579 17.8249 99.8019 122.643 122.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1590 3.2e-05 1024 120 500 597600 42.1436 26.9844 433.968 838.054 1341.29 1341.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1260 0.000512 1024 150 640 35800 1.66544 24.2893 90.6367 116.637 116.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1560 6.4e-05 4096 370 2480 270000 73.0192 55.7323 3478.79 1676.77 5284.43 5284.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1380 0.000256 512 220 540 68800 2.90432 1.88621 25.9206 100.226 131.066 131.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1590 3.2e-05 1024 120 500 596800 42.1409 26.9502 306.859 837.704 1213.79 1213.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1260 0.000512 1024 150 640 35600 1.66048 17.103 91.5108 110.318 110.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1560 6.4e-05 4096 370 2480 269600 72.8376 55.701 2446.8 1675.68 4251.13 4251.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1380 0.000256 512 220 540 67200 3.04093 1.86982 18.3048 99.8004 123.143 123.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1590 3.2e-05 1024 120 500 597632 41.9817 26.9388 554.873 838.384 1462.32 1462.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1260 0.000512 1024 150 640 35728 1.66365 31.0507 89.4722 122.231 122.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1560 6.4e-05 4096 370 2480 270144 72.5659 55.6438 4432.45 1676.86 6237.63 6237.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1380 0.000256 512 220 540 68992 2.75523 1.88829 34.1568 101.56 140.485 140.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1590 3.2e-05 1024 120 500 596736 41.9216 26.8802 361.747 836.529 1267.22 1267.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1260 0.000512 1024 150 640 35616 1.66304 20.1689 91.489 113.364 113.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1560 6.4e-05 4096 370 2480 269696 72.4529 55.6045 2915.52 1673.43 4717.11 4717.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1380 0.000256 512 220 540 68096 2.97168 1.87382 22.5787 99.9324 127.486 127.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1590 3.2e-05 1024 120 500 597120 42.1066 26.943 529.672 837.121 1435.98 1436.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1260 0.000512 1024 150 640 35760 1.67117 29.6364 90.4948 121.844 121.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1560 6.4e-05 4096 370 2480 269760 72.7404 55.7053 4248.62 1674.32 6051.49 6051.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1380 0.000256 512 220 540 68160 2.77338 1.88826 32.6124 101.4 138.805 138.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1590 3.2e-05 1024 120 500 597120 41.9718 26.9195 359.081 837.15 1265.26 1265.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1260 0.000512 1024 150 640 35520 1.65744 20.1714 90.4613 112.335 112.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1560 6.4e-05 4096 370 2480 269760 72.546 55.6611 2879.18 1674.74 4682.24 4682.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1380 0.000256 512 220 540 67200 2.94445 1.87152 21.4275 99.7817 126.152 126.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1590 3.2e-05 1024 120 500 596992 41.9885 26.9134 512.467 838.068 1419.57 1419.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1260 0.000512 1024 150 640 35712 1.66474 28.6742 90.5622 120.944 121.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1560 6.4e-05 4096 370 2480 269824 72.6072 55.5936 4154.74 1676.13 5959.18 5959.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1380 0.000256 512 220 540 68608 2.7577 1.8889 31.9247 101.447 138.147 138.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1590 3.2e-05 1024 120 500 595968 41.9692 26.9083 345.548 837.898 1252.47 1252.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1260 0.000512 1024 150 640 35584 1.6648 19.5031 90.677 111.888 111.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1560 6.4e-05 4096 370 2480 268288 72.5062 55.5516 2767.85 1670.77 4566.79 4566.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1380 0.000256 512 220 540 67584 2.94518 1.89018 20.7556 101.524 127.24 127.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1590 3.2e-05 1024 120 500 595968 42.0332 26.8834 446.833 844.785 1360.67 1360.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1260 0.000512 1024 150 640 35712 1.66682 24.9874 92.0757 118.772 118.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1560 6.4e-05 4096 370 2480 269568 72.5521 55.5866 3636.84 1689.88 5454.96 5455.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1380 0.000256 512 220 540 67584 2.89715 1.86557 27.3514 100.236 132.482 132.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1590 3.2e-05 1024 120 500 595968 42.0589 26.8884 316.667 837.394 1223.14 1223.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1260 0.000512 1024 150 640 35328 1.64851 17.68 90.2986 109.668 109.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1560 6.4e-05 4096 370 2480 268800 72.59 55.5852 2520.38 1675.61 4324.27 4324.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1380 0.000256 512 220 540 67584 3.00646 1.87187 18.8648 99.9173 123.789 123.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1590 3.2e-05 1024 120 500 596800 42.132 26.9504 466.448 837.733 1373.41 1373.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1260 0.000512 1024 150 640 35600 1.66458 25.9403 90.4639 118.112 118.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1560 6.4e-05 4096 370 2480 269600 72.8196 55.7157 3716.91 1675.77 5521.33 5521.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1380 0.000256 512 220 540 67200 2.87658 1.86579 27.6989 99.7964 132.366 132.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1590 3.2e-05 1024 120 500 595200 42.0154 26.9307 330.36 837.982 1237.43 1237.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1260 0.000512 1024 150 640 35200 1.65034 18.2609 90.3271 110.282 110.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1560 6.4e-05 4096 370 2480 268800 72.6233 55.6667 2625.92 1676.86 4431.17 4431.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1380 0.000256 512 220 540 67200 2.99027 1.87616 19.9639 99.9232 124.888 125.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1590 3.2e-05 1024 120 504 598272 42.2053 26.9041 690.547 838.942 1598.74 1598.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1260 0.000512 1024 150 648 35840 1.66912 18.9735 92.2465 112.952 113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1560 6.4e-05 4096 370 2472 270208 72.6612 55.5841 3251.92 1677.64 5057.92 5058.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1380 0.000256 512 220 528 69888 3.03242 1.88621 20.2427 101.61 126.901 127.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1590 3.2e-05 1024 120 504 598400 42.1406 26.9699 364.806 838.178 1272.24 1272.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1260 0.000512 1024 150 648 35840 1.67056 20.149 91.0356 112.897 112.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1560 6.4e-05 4096 370 2472 270080 72.8893 55.7136 2920.5 1675.4 4724.62 4724.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1380 0.000256 512 220 528 69760 2.99715 1.89638 21.2071 101.569 127.801 127.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1590 3.2e-05 1024 120 504 598272 41.9942 26.9373 359.241 838.744 1267.06 1267.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1260 0.000512 1024 150 648 35808 1.67024 20.1468 90.9988 112.858 112.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1560 6.4e-05 4096 370 2472 270144 72.6244 55.6566 2877.37 1677.39 4683.16 4683.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1380 0.000256 512 220 528 69888 3.02157 1.89232 21.5623 101.535 128.144 128.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1590 3.2e-05 1024 120 504 597504 42.185 26.9 572.297 838.198 1479.72 1479.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1260 0.000512 1024 150 648 35712 1.66646 13.0278 90.6167 105.355 105.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1560 6.4e-05 4096 370 2472 269952 72.5156 55.6074 2404.48 1676.44 4209.14 4209.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1380 0.000256 512 220 528 69120 3.01846 1.87968 14.018 100.253 119.3 119.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1590 3.2e-05 1024 120 504 598080 42.0841 26.9652 416.145 838.24 1323.58 1323.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1260 0.000512 1024 150 648 35784 1.66826 23.3185 90.6442 115.673 115.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1560 6.4e-05 4096 370 2472 269920 72.7968 55.7042 3343.02 1676.34 5147.97 5148.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1380 0.000256 512 220 528 69888 2.90326 1.8889 25.2824 101.538 131.74 131.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1590 3.2e-05 1024 120 504 597632 42.0076 26.9681 267.449 837.643 1174.21 1174.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1260 0.000512 1024 150 648 35728 1.66682 14.8781 90.5274 107.114 107.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1560 6.4e-05 4096 370 2472 269696 72.6503 55.6576 2105.82 1675.39 3909.62 3909.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1380 0.000256 512 220 528 69888 3.02803 1.8919 16.0951 101.526 122.672 122.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1590 3.2e-05 1024 120 504 598016 41.8881 26.8945 401.356 838.556 1308.83 1308.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1260 0.000512 1024 150 648 35776 1.66893 22.6038 90.7358 115.052 115.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1560 6.4e-05 4096 370 2472 270080 72.5817 55.5909 3227.31 1677.06 5032.65 5032.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1380 0.000256 512 220 528 69632 2.88694 1.88413 23.748 101.456 130.108 130.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1590 3.2e-05 1024 120 504 598016 41.92 26.8948 273.768 837.831 1180.55 1180.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1260 0.000512 1024 150 648 35712 1.67069 15.2535 90.5994 107.567 107.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1560 6.4e-05 4096 370 2472 269824 72.6325 55.5902 2139.01 1675.78 3943.12 3943.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1380 0.000256 512 220 528 69632 3.02877 1.88704 15.7681 101.454 122.266 122.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1590 3.2e-05 1024 120 504 597888 42.0552 26.9624 439.596 837.45 1346.21 1346.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1260 0.000512 1024 150 648 35784 1.66726 24.8649 91.6035 118.182 118.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1560 6.4e-05 4096 370 2472 269856 72.7997 55.7132 3525.36 1674.87 5328.86 5328.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1380 0.000256 512 220 528 69696 2.88627 1.88669 26.1319 101.374 132.41 132.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1590 3.2e-05 1024 120 504 597888 41.9575 26.9317 309.128 837.548 1215.71 1215.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1260 0.000512 1024 150 648 35712 1.66912 17.5 90.5482 109.758 109.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1560 6.4e-05 4096 370 2472 269568 72.6002 55.6605 2470.68 1675.28 4274.33 4274.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1380 0.000256 512 220 528 69120 3.00774 1.87597 18.2709 99.9794 123.264 123.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1590 3.2e-05 1024 120 504 597760 41.9593 26.9346 415.347 838.602 1322.98 1323.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1260 0.000512 1024 150 648 35760 1.66502 23.5413 90.6593 115.908 115.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1560 6.4e-05 4096 370 2472 270080 72.6 55.6733 3356.4 1677.22 5162.01 5162.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1380 0.000256 512 220 528 69120 2.9488 1.87658 24.5812 100.157 129.698 129.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1590 3.2e-05 1024 120 504 597760 41.8784 26.8983 299.804 837.905 1206.62 1206.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1260 0.000512 1024 150 648 35680 1.66525 16.9938 90.6034 109.307 109.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1560 6.4e-05 4096 370 2472 270080 72.5097 55.5848 2399.97 1676.03 4204.2 4204.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1380 0.000256 512 220 528 67840 3.016 1.86176 17.5635 99.7426 122.314 122.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1590 3.2e-05 1024 120 504 597504 41.9077 26.8974 538.874 838.284 1446.11 1446.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1260 0.000512 1024 150 648 35712 1.66294 30.4087 91.5853 123.702 123.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1560 6.4e-05 4096 370 2472 269952 72.4553 55.5956 4275.29 1676.63 6080.07 6080.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1380 0.000256 512 220 528 69120 2.79402 1.88006 32.3145 100.255 137.367 137.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1590 3.2e-05 1024 120 504 595968 42.0544 26.8805 342.589 837.286 1248.95 1249.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1260 0.000512 1024 150 648 35520 1.65786 19.4238 90.4638 111.587 111.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1560 6.4e-05 4096 370 2472 269568 72.5387 55.5868 2750.08 1674.85 4553.17 4553.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1380 0.000256 512 220 528 67584 2.97424 1.86976 20.7047 99.8171 125.494 125.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1590 3.2e-05 1024 120 504 597600 42.1703 26.9817 528.047 837.887 1435.22 1435.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1260 0.000512 1024 150 648 35700 1.66563 29.8435 90.5386 122.091 122.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1560 6.4e-05 4096 370 2472 270000 73.0004 55.7527 4238.01 1675.79 6042.65 6042.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1380 0.000256 512 220 528 68800 2.75782 1.8832 32.0344 100.218 137.023 137.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1590 3.2e-05 1024 120 504 596800 42.1335 26.9517 357.062 837.81 1264.1 1264.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1260 0.000512 1024 150 648 35600 1.66736 20.2854 90.6131 112.608 112.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1560 6.4e-05 4096 370 2472 269600 72.7972 55.6934 2857.59 1675.95 4662.15 4662.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1380 0.000256 512 220 528 67200 3.04694 1.86989 20.6344 99.8038 125.485 125.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1590 3.2e-05 1024 120 504 597632 42.0085 26.9356 515.368 837.811 1422.27 1422.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1260 0.000512 1024 150 648 35728 1.67126 29.2003 90.537 121.452 121.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1560 6.4e-05 4096 370 2472 269696 72.6423 55.663 4150.78 1675.7 5954.89 5954.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1380 0.000256 512 220 528 69888 2.73802 1.8895 31.5011 101.534 137.796 137.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1590 3.2e-05 1024 120 504 596736 41.915 26.8841 342.056 836.642 1247.64 1247.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1260 0.000512 1024 150 648 35616 1.67117 19.5236 91.6815 112.918 112.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1560 6.4e-05 4096 370 2472 268800 72.4979 55.5852 2720.96 1673.66 4522.82 4522.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1380 0.000256 512 220 528 68096 3.03315 1.87421 20.0697 99.9505 125.054 125.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1590 3.2e-05 1024 120 504 597120 42.0842 26.9394 503.285 837.806 1410.25 1410.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1260 0.000512 1024 150 648 35760 1.67117 28.4908 91.6513 121.854 121.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1560 6.4e-05 4096 370 2472 269760 72.7835 55.7057 4007.88 1675.69 5812.17 5812.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1380 0.000256 512 220 528 69120 2.75312 1.88874 29.8476 101.455 136.071 136.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1590 3.2e-05 1024 120 504 597120 41.981 26.9255 326.103 836.944 1232.1 1232.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1260 0.000512 1024 150 648 35520 1.66112 18.3808 90.4038 110.49 110.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1560 6.4e-05 4096 370 2472 269760 72.582 55.6623 2583.18 1674.3 4385.84 4385.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1380 0.000256 512 220 528 67200 3.03654 1.87165 19.371 99.81 124.217 124.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1590 3.2e-05 1024 120 504 598016 41.8991 26.8983 482.049 838.01 1389 1389.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1260 0.000512 1024 150 648 35712 1.66544 27.1703 90.6184 119.498 119.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1560 6.4e-05 4096 370 2472 269824 72.6098 55.6052 3833.01 1676.14 5637.48 5637.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1380 0.000256 512 220 528 69632 2.88874 1.88634 28.5547 102.486 135.943 136.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1590 3.2e-05 1024 120 504 598016 41.9092 26.897 324.122 838.181 1231.25 1231.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1260 0.000512 1024 150 648 35584 1.66691 18.3585 90.6125 110.683 110.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1560 6.4e-05 4096 370 2472 268288 72.4757 55.5581 2586.97 1671.34 4386.45 4386.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1380 0.000256 512 220 528 69632 3.03827 1.88826 19.9074 101.554 126.515 126.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1590 3.2e-05 1024 120 500 597504 42.2054 26.9005 756.662 837.924 1663.83 1663.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1260 0.000512 1024 150 650 35840 1.6672 21.6988 91.7894 115.216 115.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1560 6.4e-05 4096 370 2475 270592 72.5088 55.6095 3650.14 1675.73 5454.09 5454.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1380 0.000256 512 220 525 69632 2.98906 1.88826 23.1367 101.668 129.811 129.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1590 3.2e-05 1024 120 500 597440 42.2153 26.9677 351.886 838.795 1260.01 1260.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1260 0.000512 1024 150 650 35840 1.6663 19.4316 91.9988 113.138 113.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1560 6.4e-05 4096 370 2475 270400 72.8003 55.7044 2804.72 1676.63 4609.96 4610.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1380 0.000256 512 220 525 69760 3.04282 1.89146 20.502 101.606 127.173 127.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1590 3.2e-05 1024 120 500 597120 42.4146 26.9391 660.712 837.798 1568.01 1568.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1260 0.000512 1024 150 650 35760 1.67117 12.8164 93.7006 108.248 108.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1560 6.4e-05 4096 370 2475 270400 72.6897 55.6714 2424.91 1675.58 4228.96 4229.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1380 0.000256 512 220 525 69120 3.01642 1.87882 13.444 100.111 118.581 118.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1590 3.2e-05 1024 120 500 597120 42.1007 26.9375 371.705 838.643 1279.52 1279.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1260 0.000512 1024 150 650 35808 1.66614 20.7734 90.9246 113.406 113.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1560 6.4e-05 4096 370 2475 270528 72.5832 55.6483 2986.83 1677.19 4792.36 4792.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1380 0.000256 512 220 525 69504 2.98243 1.88646 22.1662 101.531 128.693 128.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1590 3.2e-05 1024 120 500 596736 42.2192 26.8963 568.878 838.279 1476.41 1476.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1260 0.000512 1024 150 650 35712 1.66422 13.519 91.6996 106.926 106.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1560 6.4e-05 4096 370 2475 270336 72.4247 55.5956 1921.64 1676.58 3726.34 3726.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1380 0.000256 512 220 525 69120 3.02467 1.88077 14.3534 100.26 119.65 119.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1590 3.2e-05 1024 120 500 597184 42.1498 26.9581 400.683 837.514 1307.44 1307.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1260 0.000512 1024 150 650 35784 1.67117 22.556 90.5938 114.867 114.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1560 6.4e-05 4096 370 2475 270368 72.7511 55.7057 3210.57 1674.93 5014.06 5014.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1380 0.000256 512 220 525 69440 2.90998 1.8895 24.173 101.492 130.59 130.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1590 3.2e-05 1024 120 500 596736 42.0716 26.9355 259.574 838.477 1167.2 1167.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1260 0.000512 1024 150 650 35728 1.67082 14.3585 90.5919 106.666 106.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1560 6.4e-05 4096 370 2475 270144 72.6019 55.6626 2029.06 1677.03 3834.47 3834.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1380 0.000256 512 220 525 68992 3.05165 1.8944 15.3918 101.575 122.043 122.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1590 3.2e-05 1024 120 500 596992 41.992 26.8977 419.523 838.601 1327.15 1327.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1260 0.000512 1024 150 650 35776 1.67094 23.5605 90.6773 115.951 116.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1560 6.4e-05 4096 370 2475 270336 72.5404 55.6088 3319.3 1677.13 5124.69 5124.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1380 0.000256 512 220 525 69120 2.90672 1.88416 24.3474 101.457 130.722 130.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1590 3.2e-05 1024 120 500 596992 42.0061 26.9005 282.186 838.673 1189.91 1190.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1260 0.000512 1024 150 650 35712 1.6704 15.7548 90.6706 108.137 108.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1560 6.4e-05 4096 370 2475 270336 72.5508 55.593 2203.84 1677.74 4009.83 4009.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1380 0.000256 512 220 525 68608 3.05421 1.89043 16.23 101.509 122.814 122.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1590 3.2e-05 1024 120 500 596736 42.1708 26.9578 439.867 837.278 1346.42 1346.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1260 0.000512 1024 150 650 35784 1.66707 24.8463 90.5596 117.116 117.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1560 6.4e-05 4096 370 2475 270144 72.7612 55.7068 3518.83 1674.7 5322.11 5322.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1380 0.000256 512 220 525 69120 2.90083 1.88742 26.0436 101.367 132.323 132.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1590 3.2e-05 1024 120 500 596736 42.0556 26.9314 317.624 837.553 1224.3 1224.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1260 0.000512 1024 150 650 35712 1.66896 17.8831 90.567 110.162 110.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1560 6.4e-05 4096 370 2475 270144 72.5619 55.6703 2521.92 1675.42 4325.67 4325.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1380 0.000256 512 220 525 67968 3.0303 1.87373 18.585 99.9855 123.605 123.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1590 3.2e-05 1024 120 500 597120 42 26.934 428.002 838.519 1335.6 1335.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1260 0.000512 1024 150 650 35760 1.66909 24.2519 90.6698 116.635 116.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1560 6.4e-05 4096 370 2475 270400 72.5478 55.6794 3421.08 1677.02 5226.44 5226.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1380 0.000256 512 220 525 69120 2.88237 1.87843 25.0796 100.157 130.129 130.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1590 3.2e-05 1024 120 500 596480 41.9411 26.897 302.326 838.701 1210 1210.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1260 0.000512 1024 150 650 35680 1.67037 17.215 90.6634 109.592 109.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1560 6.4e-05 4096 370 2475 270080 72.4916 55.5749 2404.77 1677.63 4210.58 4210.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1380 0.000256 512 220 525 67840 3.00893 1.86496 17.7585 99.7913 122.553 122.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1590 3.2e-05 1024 120 500 596736 41.9805 26.9025 524.493 837.616 1431.12 1431.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1260 0.000512 1024 150 650 35712 1.66518 29.6311 90.5093 121.847 121.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1560 6.4e-05 4096 370 2475 270336 72.3982 55.586 4167.36 1675.8 5971.24 5971.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1380 0.000256 512 220 525 69120 2.72998 1.88013 31.7637 100.209 136.708 136.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1590 3.2e-05 1024 120 500 595968 42.0216 26.882 349.909 837.381 1256.33 1256.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1260 0.000512 1024 150 650 35520 1.66051 19.8505 90.4944 112.046 112.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1560 6.4e-05 4096 370 2475 269568 72.5496 55.6052 2791.21 1675.06 4594.53 4594.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1380 0.000256 512 220 525 67584 3.02912 1.8665 20.556 99.807 125.387 125.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1590 3.2e-05 1024 120 500 596800 42.1631 26.9837 522.545 838.84 1430.67 1430.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1260 0.000512 1024 150 650 35700 1.66714 29.5444 90.6097 121.865 121.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1560 6.4e-05 4096 370 2475 270400 72.9 55.7439 4205.56 1677.88 6012.19 6012.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1380 0.000256 512 220 525 68800 2.75376 1.88746 31.9142 100.279 136.963 137.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1590 3.2e-05 1024 120 500 595200 42.1423 26.9476 350.697 837.822 1257.75 1257.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1260 0.000512 1024 150 650 35600 1.66333 19.9613 91.6995 113.367 113.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1560 6.4e-05 4096 370 2475 269600 72.8168 55.6975 2806.87 1676.01 4611.5 4611.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1380 0.000256 512 220 525 67200 3.04195 1.87149 20.4785 99.8145 125.336 125.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1590 3.2e-05 1024 120 500 596736 42.0479 26.9424 508.114 837.689 1414.93 1415.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1260 0.000512 1024 150 650 35728 1.66784 28.8281 90.5421 121.082 121.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1560 6.4e-05 4096 370 2475 270144 72.5811 55.6503 4045.57 1675.47 5849.38 5849.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1380 0.000256 512 220 525 68992 2.79514 1.89235 30.5051 102.322 137.645 137.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1590 3.2e-05 1024 120 500 594944 42.0388 26.882 333.948 837.327 1240.33 1240.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1260 0.000512 1024 150 650 35616 1.66915 18.8889 90.6908 111.291 111.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1560 6.4e-05 4096 370 2475 269696 72.4096 55.5988 2644.75 1675.03 4447.9 4448.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1380 0.000256 512 220 525 68096 2.97699 1.87392 19.5994 100.001 124.578 124.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1590 3.2e-05 1024 120 500 596160 42.1728 26.9435 494.291 836.865 1400.42 1400.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1260 0.000512 1024 150 650 35760 1.67005 27.873 90.5461 120.133 120.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1560 6.4e-05 4096 370 2475 269760 72.7681 55.7166 3908.78 1673.79 5711.16 5711.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1380 0.000256 512 220 525 69120 2.88016 1.8903 29.2488 101.393 135.538 135.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1590 3.2e-05 1024 120 500 595200 42.0757 26.9255 326.944 837.978 1234.06 1234.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1260 0.000512 1024 150 650 35520 1.66093 18.4504 90.4868 110.639 110.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1560 6.4e-05 4096 370 2475 269760 72.5998 55.6771 2598.54 1676.86 4403.79 4403.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1380 0.000256 512 220 525 67200 3.03507 1.87238 19.5871 99.8401 124.464 124.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1590 3.2e-05 1024 120 500 596992 41.9991 26.8969 472.179 838.667 1379.89 1380.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1260 0.000512 1024 150 650 35712 1.66858 26.6973 90.6732 119.08 119.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1560 6.4e-05 4096 370 2475 270336 72.5608 55.593 3758.02 1677.87 5564.15 5564.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1380 0.000256 512 220 525 68608 2.8423 1.88682 28.3402 101.502 134.7 134.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1590 3.2e-05 1024 120 500 595968 41.9917 26.9014 331.981 838.656 1239.67 1239.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1260 0.000512 1024 150 650 35584 1.66787 18.805 90.6532 111.17 111.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1560 6.4e-05 4096 370 2475 269312 72.4958 55.5551 2670.32 1672.29 4470.77 4470.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1380 0.000256 512 220 525 67584 3.08224 1.89046 19.7722 101.579 126.454 126.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1590 3.2e-05 1024 120 512 597248 42.3254 26.9047 611.127 838.091 1518.59 1518.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1260 0.000512 1024 150 640 35872 1.67104 18.6544 90.9611 111.327 111.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1560 6.4e-05 4096 370 2496 270080 72.6218 55.5896 3093.3 1676.02 4897.66 4897.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1380 0.000256 512 220 544 69376 3.04938 1.88826 20.2645 101.558 126.887 127.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1590 3.2e-05 1024 120 512 596992 42.4458 26.9006 645.519 837.667 1552.68 1552.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1260 0.000512 1024 150 640 35840 1.67146 12.3017 92.7358 106.768 106.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1560 6.4e-05 4096 370 2496 269824 72.7205 55.6052 2382.26 1675.3 4185.99 4186.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1380 0.000256 512 220 544 69120 3.04189 1.88611 13.2738 101.397 119.726 119.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1590 3.2e-05 1024 120 512 597440 42.1963 26.9697 356.182 839.011 1264.5 1264.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1260 0.000512 1024 150 640 35880 1.66755 19.1999 90.8698 111.781 111.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1560 6.4e-05 4096 370 2496 269920 72.8903 55.7015 2819.05 1676.98 4624.73 4624.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1380 0.000256 512 220 544 69440 3.04941 1.89229 21.2726 101.601 127.948 128.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1590 3.2e-05 1024 120 512 597120 42.3304 26.9409 551.712 837.654 1458.78 1458.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1260 0.000512 1024 150 640 35840 1.66915 12.4846 90.7654 104.963 105.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1560 6.4e-05 4096 370 2496 269760 72.7504 55.6831 2313.64 1675.29 4117.47 4117.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1380 0.000256 512 220 544 68480 3.02918 1.87587 13.587 100.097 118.719 118.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1590 3.2e-05 1024 120 512 597120 42.0668 26.9399 384.231 838.655 1292.03 1292.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1260 0.000512 1024 150 640 35856 1.67219 20.9004 90.6792 113.293 113.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1560 6.4e-05 4096 370 2496 269952 72.6426 55.6598 3046.77 1677.18 4852.37 4852.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1380 0.000256 512 220 544 69120 2.91197 1.8889 23.3897 101.518 129.843 129.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1590 3.2e-05 1024 120 512 596736 41.98 26.8993 247.708 838.218 1154.94 1155.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1260 0.000512 1024 150 640 35808 1.66643 13.6761 90.6058 105.992 106.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1560 6.4e-05 4096 370 2496 269568 72.4788 55.5951 1943.66 1676.43 3748.26 3748.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1380 0.000256 512 220 544 68352 3.03728 1.88058 15.0204 100.245 120.314 120.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1590 3.2e-05 1024 120 512 596736 42.1843 26.9599 380.906 837.619 1287.81 1287.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1260 0.000512 1024 150 640 35840 1.66758 20.8514 90.6138 113.177 113.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1560 6.4e-05 4096 370 2496 269920 72.8358 55.6954 2995.75 1675.13 4799.51 4799.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1380 0.000256 512 220 544 68992 3.00637 1.89264 22.4551 101.482 128.966 129.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1590 3.2e-05 1024 120 512 596736 42.0781 26.9292 247.047 837.806 1154 1154.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1260 0.000512 1024 150 640 35728 1.66723 13.2947 90.4869 105.491 105.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1560 6.4e-05 4096 370 2496 269696 72.6557 55.6546 1924.62 1675.68 3728.72 3728.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1380 0.000256 512 220 544 68992 3.05104 1.88621 14.5918 101.53 121.189 121.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1590 3.2e-05 1024 120 512 595392 42.2032 26.9349 205.414 837.242 1111.94 1112.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1260 0.000512 1024 150 640 35616 1.66298 11.0049 90.4069 103.118 103.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1560 6.4e-05 4096 370 2496 269472 72.8377 55.7409 1585.63 1674.69 3389.02 3389.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1380 0.000256 512 220 544 68544 3.07821 1.89251 12.0306 101.607 118.738 118.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1590 3.2e-05 1024 120 512 596992 42.0332 26.8984 386.385 838.522 1293.98 1294.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1260 0.000512 1024 150 640 35840 1.66707 21.1034 90.6856 113.5 113.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1560 6.4e-05 4096 370 2496 269824 72.6164 55.5868 3036.83 1676.94 4842.07 4842.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1380 0.000256 512 220 544 69120 2.93827 1.88211 22.8805 101.448 129.277 129.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1590 3.2e-05 1024 120 512 596992 41.9941 26.8981 265.275 837.682 1171.98 1172.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1260 0.000512 1024 150 640 35712 1.66413 14.3975 91.5954 107.698 107.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1560 6.4e-05 4096 370 2496 269824 72.6075 55.5965 2059.34 1675.47 3863.12 3863.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1380 0.000256 512 220 544 68608 3.05021 1.89232 15.2714 101.437 121.781 121.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1590 3.2e-05 1024 120 512 595968 42.0563 26.88 220.828 836.602 1126.51 1126.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1260 0.000512 1024 150 640 35712 1.6679 11.99 90.5225 104.225 104.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1560 6.4e-05 4096 370 2496 268800 72.612 55.5919 1695.59 1673.49 3497.39 3497.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1380 0.000256 512 220 544 67584 3.02701 1.86602 12.6671 99.7476 117.437 117.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1590 3.2e-05 1024 120 512 596736 42.1573 26.9591 550.358 838.008 1457.62 1457.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1260 0.000512 1024 150 640 35856 1.6697 30.2685 90.6283 122.609 122.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1560 6.4e-05 4096 370 2496 269856 72.7872 55.6974 4313.84 1676.05 6118.48 6118.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1380 0.000256 512 220 544 69120 2.74928 1.8873 32.854 101.403 139.022 139.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1590 3.2e-05 1024 120 512 596736 42.0345 26.9308 344.087 837.563 1250.75 1250.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1260 0.000512 1024 150 640 35712 1.66413 19.1431 90.5834 111.432 111.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1560 6.4e-05 4096 370 2496 269568 72.5829 55.6532 2743.54 1675.33 4547.21 4547.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1380 0.000256 512 220 544 67968 2.98442 1.87331 21.3074 99.9762 126.272 126.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1590 3.2e-05 1024 120 512 596160 42.2074 26.9653 286.995 836.871 1193.18 1193.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1260 0.000512 1024 150 640 35640 1.66682 15.7815 91.5166 109.008 109.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1560 6.4e-05 4096 370 2496 269568 72.7865 55.7158 2250.06 1674.12 4052.79 4052.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1380 0.000256 512 220 544 69120 3.05344 1.89235 18.216 101.455 124.747 124.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1590 3.2e-05 1024 120 512 597120 41.9889 26.9415 509.645 837.962 1416.68 1416.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1260 0.000512 1024 150 640 35840 1.67123 28.1722 91.7231 121.612 121.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1560 6.4e-05 4096 370 2496 269760 72.6446 55.6626 4055.14 1675.86 5859.41 5859.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1380 0.000256 512 220 544 68480 2.8801 1.87754 31.33 100.107 136.324 136.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1590 3.2e-05 1024 120 512 596480 41.958 26.9031 342.049 838.707 1249.76 1249.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1260 0.000512 1024 150 640 35680 1.66531 19.0306 90.5998 111.34 111.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1560 6.4e-05 4096 370 2496 269440 72.4946 55.5931 2728.68 1677.64 4534.51 4534.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1380 0.000256 512 220 544 67840 3.01878 1.86602 20.4178 99.7734 125.206 125.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1590 3.2e-05 1024 120 512 595200 42.0514 26.9221 285.5 837.9 1192.51 1192.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1260 0.000512 1024 150 640 35520 1.66045 15.8529 90.5732 108.128 108.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1560 6.4e-05 4096 370 2496 268800 72.584 55.6469 2285.18 1676.18 4089.7 4089.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1380 0.000256 512 220 544 67200 3.03978 1.87187 17.1276 99.8203 121.989 122.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1590 3.2e-05 1024 120 512 596736 41.9857 26.9 486.197 838.191 1393.41 1393.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1260 0.000512 1024 150 640 35808 1.66995 26.6711 90.6088 118.992 119.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1560 6.4e-05 4096 370 2496 269568 72.4727 55.6068 3822.89 1676.42 5627.5 5627.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1380 0.000256 512 220 544 68352 2.90819 1.8784 28.6894 100.242 133.844 133.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1590 3.2e-05 1024 120 512 595968 42.0574 26.8839 315.587 836.589 1221.25 1221.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1260 0.000512 1024 150 640 35712 1.66672 17.3855 90.5249 109.62 109.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1560 6.4e-05 4096 370 2496 268800 72.6317 55.5997 2478.85 1673.47 4280.65 4280.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1380 0.000256 512 220 544 67584 3.02454 1.8656 19.1185 99.7483 123.886 124.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1590 3.2e-05 1024 120 512 596736 41.9166 26.902 274.79 837.899 1181.65 1181.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1260 0.000512 1024 150 640 35424 1.65069 15.1593 76.8268 93.6795 93.7436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1560 6.4e-05 4096 370 2496 269568 72.5194 55.5974 2155.86 1676.31 3960.39 3960.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1380 0.000256 512 220 544 66816 3.00406 1.85226 15.789 99.3102 120.084 120.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1590 3.2e-05 1024 120 512 596800 42.1657 26.9822 478.185 838.173 1385.65 1385.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1260 0.000512 1024 150 640 35800 1.66502 26.3537 90.6465 118.707 118.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1560 6.4e-05 4096 370 2496 270000 72.9887 55.7363 3773.33 1676.38 5578.55 5578.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1380 0.000256 512 220 544 68800 2.80365 1.88794 28.9827 100.219 134.025 134.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1590 3.2e-05 1024 120 512 595200 42.1762 26.9497 330.463 837.231 1236.96 1237.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1260 0.000512 1024 150 640 35600 1.66304 18.2178 90.431 110.355 110.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1560 6.4e-05 4096 370 2496 269600 72.796 55.7173 2648.69 1674.76 4452.07 4452.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1380 0.000256 512 220 544 67200 3.04122 1.86874 19.8714 99.76 124.67 124.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1590 3.2e-05 1024 120 512 595200 42.2085 26.9682 274.983 838.043 1182.34 1182.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1260 0.000512 1024 150 640 35400 1.65213 15.1493 78.9532 95.7982 95.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1560 6.4e-05 4096 370 2496 268800 72.9524 55.7486 2174.54 1677.17 3980.51 3980.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1380 0.000256 512 220 544 67200 3.05219 1.87747 16.3423 99.8684 121.268 121.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1590 3.2e-05 1024 120 512 596736 42.061 26.9354 462.008 838.282 1369.43 1369.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1260 0.000512 1024 150 640 35728 1.66787 25.428 90.5196 117.658 117.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1560 6.4e-05 4096 370 2496 269696 72.6242 55.6728 3681.64 1676.97 5487.02 5487.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1380 0.000256 512 220 544 68992 2.78237 1.8903 27.9632 101.559 134.321 134.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1590 3.2e-05 1024 120 512 594944 42.033 26.878 320.234 837.537 1226.82 1226.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1260 0.000512 1024 150 640 35616 1.66707 17.7261 90.6096 110.046 110.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1560 6.4e-05 4096 370 2496 268800 72.4732 55.6051 2552.12 1675.23 4355.54 4355.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1380 0.000256 512 220 544 68096 2.97491 1.87309 19.2306 99.9882 124.191 124.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1590 3.2e-05 1024 120 512 594048 42.0588 26.9156 266.17 836.806 1172.09 1172.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1260 0.000512 1024 150 640 35280 1.64467 14.5383 90.1387 106.364 106.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1560 6.4e-05 4096 370 2496 268800 72.6159 55.6549 2101.64 1674.22 3904.24 3904.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1380 0.000256 512 220 544 64512 3.01926 1.83594 15.2576 97.7703 118.013 118.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1590 3.2e-05 1024 120 512 596160 42.1764 26.9455 450.489 837.637 1357.38 1357.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1260 0.000512 1024 150 640 35760 1.66826 24.8345 90.5385 117.083 117.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1560 6.4e-05 4096 370 2496 269280 72.8317 55.7076 3642.88 1675.37 5446.9 5447.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1380 0.000256 512 220 544 69120 2.75046 1.88992 27.8616 101.44 134.075 134.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1590 3.2e-05 1024 120 512 595200 42.0375 26.9271 324.982 837.971 1232.06 1232.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1260 0.000512 1024 150 640 35520 1.65888 17.9732 90.5178 110.192 110.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1560 6.4e-05 4096 370 2496 268800 72.6244 55.6561 2560 1676.35 4364.74 4364.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1380 0.000256 512 220 544 67200 3.03648 1.87024 18.9616 99.8277 123.826 123.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1590 3.2e-05 1024 120 512 593280 42.1575 26.9005 268.464 834.723 1172.39 1172.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1260 0.000512 1024 150 640 35280 1.64474 14.6842 89.9832 106.358 106.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1560 6.4e-05 4096 370 2496 267840 72.8193 55.6774 2129.83 1670.2 3928.64 3928.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1380 0.000256 512 220 544 69120 3.06045 1.89344 16.6511 101.554 123.29 123.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1590 3.2e-05 1024 120 512 596992 41.9977 26.8989 458.633 838.002 1365.67 1365.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1260 0.000512 1024 150 640 35712 1.66118 25.2503 90.5667 117.521 117.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1560 6.4e-05 4096 370 2496 269824 72.6103 55.5869 3619.12 1676.1 5423.52 5423.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1380 0.000256 512 220 544 68608 2.90957 1.89027 26.877 101.445 133.25 133.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1590 3.2e-05 1024 120 512 595968 41.9962 26.8957 310.911 838.163 1218.11 1218.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1260 0.000512 1024 150 640 35584 1.66688 16.99 90.5605 109.261 109.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1560 6.4e-05 4096 370 2496 268288 72.5405 55.5356 2438.56 1671.3 4238.05 4238.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1380 0.000256 512 220 544 67584 3.08883 1.88816 18.3657 101.539 125.011 125.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1590 3.2e-05 1024 120 512 595968 42.0823 26.8861 278.768 836.652 1184.53 1184.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1260 0.000512 1024 150 640 35328 1.65094 15.4154 90.255 107.364 107.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1560 6.4e-05 4096 370 2496 268800 72.6146 55.5948 2237.11 1674.13 4039.56 4039.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1380 0.000256 512 220 544 67584 3.03597 1.87206 16.6855 99.866 121.595 121.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1590 3.2e-05 1024 120 520 596736 42.2335 27.8431 590.704 837.923 1498.84 1498.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1260 0.000512 1024 150 640 35872 1.66912 19.1345 90.9323 111.777 111.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1560 6.4e-05 4096 370 2480 269952 72.6017 55.5949 3159.16 1675.7 4963.16 4963.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1380 0.000256 512 220 560 68864 3.00982 1.88938 21.7264 101.533 128.287 128.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1590 3.2e-05 1024 120 520 596480 42.4278 26.9056 669.529 838.393 1577.4 1577.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1260 0.000512 1024 150 640 35840 1.66893 12.4766 92.8094 107.016 107.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1560 6.4e-05 4096 370 2480 269824 72.6761 55.6054 2438.64 1676.73 4243.76 4243.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1380 0.000256 512 220 560 68608 3.04944 1.88672 13.9222 101.427 120.417 120.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1590 3.2e-05 1024 120 520 596800 42.1661 26.9735 403.553 838.179 1311.01 1311.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1260 0.000512 1024 150 640 35880 1.67322 21.9033 90.6608 114.279 114.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1560 6.4e-05 4096 370 2480 269760 72.8556 55.703 3186.37 1675.39 4990.44 4990.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1380 0.000256 512 220 560 68800 2.92864 1.89213 24.7124 101.547 131.21 131.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1590 3.2e-05 1024 120 520 596480 42.209 27.0021 620.41 837.831 1527.6 1527.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1260 0.000512 1024 150 640 35840 1.66656 14.1701 90.7191 106.601 106.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1560 6.4e-05 4096 370 2480 269760 72.6841 55.6774 2603.91 1675.58 4407.97 4408.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1380 0.000256 512 220 560 67840 3.04643 1.87632 15.7632 100.092 120.907 121.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1590 3.2e-05 1024 120 520 595200 42.478 26.9435 684.932 837.032 1591.53 1591.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1260 0.000512 1024 150 640 35760 1.66912 11.7146 90.5997 104.027 104.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1560 6.4e-05 4096 370 2480 269280 72.9278 55.7138 2280.97 1674.12 4083.84 4083.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1380 0.000256 512 220 560 68160 3.06787 1.88986 13.275 101.389 119.748 119.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1590 3.2e-05 1024 120 520 596352 42.0447 27.0306 373.429 838.527 1281.17 1281.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1260 0.000512 1024 150 640 35856 1.66502 20.1155 90.7332 112.557 112.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1560 6.4e-05 4096 370 2480 269760 72.6367 55.66 2923.71 1676.97 4729.09 4729.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1380 0.000256 512 220 560 68736 3.0024 1.8871 22.5114 101.51 129.041 129.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1590 3.2e-05 1024 120 520 595968 41.9878 26.8984 245.43 837.624 1152.08 1152.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1260 0.000512 1024 150 640 35808 1.67101 13.3734 90.5698 105.657 105.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1560 6.4e-05 4096 370 2480 269568 72.4664 55.5943 1907.92 1675.28 3711.37 3711.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1380 0.000256 512 220 560 68352 3.04275 1.8817 14.8998 100.193 120.144 120.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1590 3.2e-05 1024 120 520 595584 42.0864 26.9237 202.675 838.12 1109.94 1110.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1260 0.000512 1024 150 640 35712 1.66707 11.05 90.5314 103.293 103.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1560 6.4e-05 4096 370 2480 269568 72.6262 55.6459 1567.82 1676.43 3372.63 3372.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1380 0.000256 512 220 560 67968 3.03232 1.87066 12.4071 100.003 117.447 117.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1590 3.2e-05 1024 120 520 596288 42.1764 26.9692 546.791 837.608 1453.69 1453.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1260 0.000512 1024 150 640 35840 1.6712 29.4519 91.6009 122.771 122.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1560 6.4e-05 4096 370 2480 269696 72.8066 55.7013 4157.95 1675.13 5961.7 5961.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1380 0.000256 512 220 560 68544 2.77261 1.8944 33.44 101.471 139.712 139.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1590 3.2e-05 1024 120 520 595840 42.0352 26.9354 341.412 838.376 1248.9 1249.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1260 0.000512 1024 150 640 35728 1.66259 18.5642 90.5927 110.862 110.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1560 6.4e-05 4096 370 2480 269696 72.6261 55.6489 2625.01 1676.83 4430.22 4430.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1380 0.000256 512 220 560 68096 3.02205 1.89632 20.8465 101.55 127.441 127.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1590 3.2e-05 1024 120 520 595392 42.1729 26.9478 279.624 837.357 1186.24 1186.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1260 0.000512 1024 150 640 35616 1.6609 14.9459 90.4971 107.148 107.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1560 6.4e-05 4096 370 2480 268800 72.8581 55.7363 2131.57 1674.92 3935.2 3935.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1380 0.000256 512 220 560 68544 3.07366 1.89648 16.9454 101.591 123.64 123.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1590 3.2e-05 1024 120 520 596480 41.9949 26.897 507.239 837.736 1414.01 1414.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1260 0.000512 1024 150 640 35840 1.66918 27.4411 90.6399 119.792 119.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1560 6.4e-05 4096 370 2480 269824 72.5727 55.6211 3880.06 1675.45 5683.81 5683.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1380 0.000256 512 220 560 68608 2.75587 1.88621 31.2061 101.386 137.362 137.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1590 3.2e-05 1024 120 520 595968 41.994 26.9005 323.594 837.879 1230.51 1230.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1260 0.000512 1024 150 640 35712 1.66502 17.5333 90.7087 109.953 110.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1560 6.4e-05 4096 370 2480 269824 72.5886 55.5944 2478.33 1675.87 4282.49 4282.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1380 0.000256 512 220 560 68608 3.0287 1.88826 19.8674 101.436 126.348 126.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1590 3.2e-05 1024 120 520 594432 42.0386 26.8879 261.475 837.241 1167.78 1167.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1260 0.000512 1024 150 640 35712 1.66707 14.1906 74.944 90.8435 90.9104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1560 6.4e-05 4096 370 2480 268800 72.5792 55.5898 2002.49 1674.63 3805.39 3805.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1380 0.000256 512 220 560 67584 3.03123 1.86982 15.7934 99.7795 120.603 120.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1590 3.2e-05 1024 120 520 596160 42.1923 26.9708 515.713 838.242 1423.26 1423.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1260 0.000512 1024 150 640 35856 1.67123 28.0327 90.6475 120.398 120.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1560 6.4e-05 4096 370 2480 269568 72.8156 55.705 3969.04 1676.46 5774.13 5774.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1380 0.000256 512 220 560 68544 2.76026 1.88861 31.1318 101.402 137.311 137.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1590 3.2e-05 1024 120 520 595584 42.0564 26.9301 335.141 837.563 1241.83 1241.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1260 0.000512 1024 150 640 35712 1.67101 18.2723 91.5495 111.535 111.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1560 6.4e-05 4096 370 2480 269568 72.6149 55.6524 2584.51 1694.55 4407.43 4407.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1380 0.000256 512 220 560 67968 3.03523 1.87392 20.1734 99.9668 125.176 125.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1590 3.2e-05 1024 120 520 594432 42.1654 26.9455 293.619 836.874 1199.74 1199.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1260 0.000512 1024 150 640 35640 1.66134 15.9785 90.5555 108.239 108.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1560 6.4e-05 4096 370 2480 268704 72.824 55.7117 2274.15 1674.12 4076.92 4077.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1380 0.000256 512 220 560 67392 3.09715 1.89235 17.4873 101.448 124.053 124.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1590 3.2e-05 1024 120 520 594432 41.9286 26.8984 260.165 838.552 1167.68 1167.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1260 0.000512 1024 150 640 35424 1.64867 14.2505 79.9931 95.9356 96.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1560 6.4e-05 4096 370 2480 269568 72.5079 55.5817 2027.96 1677.64 3833.8 3833.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1380 0.000256 512 220 560 66816 3.00605 1.85354 15.8223 99.3428 120.154 120.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1590 3.2e-05 1024 120 520 596480 42.0066 26.9376 482.322 837.931 1389.33 1389.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1260 0.000512 1024 150 640 35840 1.66912 26.2595 90.6759 118.646 118.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1560 6.4e-05 4096 370 2480 269760 72.6585 55.6773 3742.42 1675.87 5546.73 5546.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1380 0.000256 512 220 560 67840 2.90637 1.87974 29.2754 100.095 134.286 134.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1590 3.2e-05 1024 120 520 596480 41.9293 26.9045 327.649 838.519 1235.14 1235.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1260 0.000512 1024 150 640 35680 1.66877 17.824 90.592 110.127 110.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1560 6.4e-05 4096 370 2480 269440 72.5297 55.6134 2556.69 1677.23 4362.17 4362.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1380 0.000256 512 220 560 66560 3.04352 1.86765 19.9448 99.7617 124.748 124.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1590 3.2e-05 1024 120 520 595200 42.0723 26.9259 273.874 837.362 1180.37 1180.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1260 0.000512 1024 150 640 35520 1.66093 14.9036 76.8663 93.4753 93.5423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1560 6.4e-05 4096 370 2480 268800 72.5991 55.6667 2123 1674.96 3926.33 3926.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1380 0.000256 512 220 560 67200 3.03786 1.86778 16.7722 99.7769 121.589 121.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1590 3.2e-05 1024 120 520 596480 41.9754 26.9191 262.675 838.675 1170.39 1170.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1260 0.000512 1024 150 640 35520 1.66605 14.7956 89.6019 106.11 106.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1560 6.4e-05 4096 370 2480 267520 72.5438 55.5348 2119.73 1671.1 3919.03 3919.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1380 0.000256 512 220 560 66560 3.05619 1.87187 15.9945 100.214 121.271 121.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1590 3.2e-05 1024 120 520 595968 41.9836 26.902 450.379 837.602 1357 1357.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1260 0.000512 1024 150 640 35808 1.66877 24.6229 90.5769 116.913 116.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1560 6.4e-05 4096 370 2480 269568 72.4977 55.6052 3560.16 1675.26 5363.63 5363.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1380 0.000256 512 220 560 68352 2.90278 1.87869 28.0243 100.195 133.13 133.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1590 3.2e-05 1024 120 520 594432 42.0652 26.8796 322.756 836.41 1228.25 1228.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1260 0.000512 1024 150 640 35712 1.66912 17.5905 91.5683 110.871 110.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1560 6.4e-05 4096 370 2480 268800 72.6157 55.6073 2509.39 1673.06 4310.79 4310.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1380 0.000256 512 220 560 67584 3.02509 1.86714 19.2807 99.7358 124.036 124.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1590 3.2e-05 1024 120 520 594432 41.9109 26.8902 265.943 838.341 1173.23 1173.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1260 0.000512 1024 150 640 35424 1.64896 14.4593 74.8254 90.9767 91.0438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1560 6.4e-05 4096 370 2480 269568 72.4746 55.5848 2067.03 1677.23 3872.43 3872.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1380 0.000256 512 220 560 66816 3.00592 1.85344 16.051 99.3271 120.366 120.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1590 3.2e-05 1024 120 520 592896 42.0399 26.8873 250.642 836.845 1156.55 1156.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1260 0.000512 1024 150 640 35328 1.65098 13.6518 90.2702 105.616 105.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1560 6.4e-05 4096 370 2480 268800 72.5669 55.5825 1934.45 1674.48 3737.19 3737.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1380 0.000256 512 220 560 67584 3.03584 1.87536 15.1978 99.8647 120.104 120.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1590 3.2e-05 1024 120 520 596000 42.1788 26.9804 471.537 838.744 1379.58 1379.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1260 0.000512 1024 150 640 35800 1.66518 25.6819 90.6796 118.07 118.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1560 6.4e-05 4096 370 2480 269600 72.9996 55.7531 3653.44 1677.53 5459.83 5459.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1380 0.000256 512 220 560 68000 2.92733 1.88653 28.0533 100.258 133.249 133.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1590 3.2e-05 1024 120 520 595200 42.1908 26.9496 321.518 837.789 1228.59 1228.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1260 0.000512 1024 150 640 35600 1.66093 17.349 90.4662 109.519 109.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1560 6.4e-05 4096 370 2480 268800 72.8574 55.7033 2483.25 1675.93 4287.85 4287.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1380 0.000256 512 220 560 67200 3.04016 1.8697 19.4099 99.7839 124.233 124.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1590 3.2e-05 1024 120 520 595200 42.2296 26.9687 276.244 838.045 1183.63 1183.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1260 0.000512 1024 150 640 35400 1.65274 15.0378 90.5145 107.248 107.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1560 6.4e-05 4096 370 2480 268800 72.9786 55.7471 2209.57 1676.67 4015.07 4015.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1380 0.000256 512 220 560 67200 3.05139 1.87536 16.9028 99.8554 121.81 121.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1590 3.2e-05 1024 120 520 595200 42.0411 26.9251 254.939 837.476 1161.52 1161.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1260 0.000512 1024 150 640 35200 1.64662 13.897 84.9757 100.564 100.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1560 6.4e-05 4096 370 2480 268800 72.6065 55.6687 1969.93 1675.81 3774.13 3774.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1380 0.000256 512 220 560 67200 3.04864 1.87802 15.5518 99.885 120.494 120.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1590 3.2e-05 1024 120 528 596736 42.1033 26.9013 628.782 838.082 1536.01 1536.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1260 0.000512 1024 150 672 35744 1.67322 21.7619 90.7478 114.226 114.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1560 6.4e-05 4096 370 2496 270080 72.5722 55.5846 3466.19 1676.01 5270.47 5270.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1380 0.000256 512 220 528 68608 3.00784 1.8903 22.6181 101.555 129.198 129.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1590 3.2e-05 1024 120 528 596480 42.2527 26.8976 714.035 838.583 1621.91 1622.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1260 0.000512 1024 150 672 35712 1.67322 14.2889 92.8954 108.916 108.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1560 6.4e-05 4096 370 2496 269824 72.7122 55.5921 2691.2 1677.12 4496.73 4496.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1380 0.000256 512 220 528 68096 3.05955 1.88826 14.5718 101.458 121.11 121.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1590 3.2e-05 1024 120 528 595968 42.205 26.9733 714.961 838.29 1622.57 1622.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1260 0.000512 1024 150 672 35616 1.66262 11.8209 91.4539 104.997 105.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1560 6.4e-05 4096 370 2496 269568 72.5676 55.5868 2413.8 1676.64 4218.71 4218.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1380 0.000256 512 220 528 67584 3.05824 1.88 11.7831 100.251 117.106 117.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1590 3.2e-05 1024 120 528 596800 42.1317 26.9717 376.107 838.438 1283.79 1283.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1260 0.000512 1024 150 672 35720 1.6689 21.0169 90.6604 113.389 113.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1560 6.4e-05 4096 370 2496 269920 72.8563 55.7179 2927.36 1675.38 4731.42 4731.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1380 0.000256 512 220 528 68480 3.01722 1.89597 21.3159 101.563 127.925 128.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1590 3.2e-05 1024 120 528 596480 42.2996 26.9355 567.049 838.025 1474.46 1474.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1260 0.000512 1024 150 672 35680 1.66752 13.9478 90.7335 106.395 106.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1560 6.4e-05 4096 370 2496 269760 72.639 55.6708 1913.11 1675.88 3717.4 3717.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1380 0.000256 512 220 528 67840 3.04784 1.87837 13.9732 100.111 119.14 119.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1590 3.2e-05 1024 120 528 595200 42.4815 26.94 560.193 836.965 1466.72 1466.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1260 0.000512 1024 150 672 35640 1.66912 11.5564 90.6131 103.88 103.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1560 6.4e-05 4096 370 2496 269280 72.9338 55.6972 2050.75 1674.05 3853.54 3853.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1380 0.000256 512 220 528 68160 3.06554 1.88826 11.8193 101.403 118.305 118.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1590 3.2e-05 1024 120 528 596736 42.0377 27.1811 532.377 837.945 1439.68 1439.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1260 0.000512 1024 150 672 35712 1.66336 30.067 90.6545 122.426 122.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1560 6.4e-05 4096 370 2496 269952 72.6047 55.6516 4045.42 1675.78 5849.57 5849.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1380 0.000256 512 220 528 68352 2.77011 1.88966 30.9619 101.483 137.228 137.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1590 3.2e-05 1024 120 528 595968 41.9626 26.8989 331.951 838.278 1239.23 1239.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1260 0.000512 1024 150 672 35616 1.66547 18.8129 91.7443 112.266 112.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1560 6.4e-05 4096 370 2496 269568 72.4705 55.593 2549.3 1676.58 4354.05 4354.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1380 0.000256 512 220 528 67584 3.06723 1.88096 18.9848 100.254 124.314 124.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1590 3.2e-05 1024 120 528 595584 42.0277 26.9395 267.803 837.652 1174.56 1174.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1260 0.000512 1024 150 672 35568 1.66422 15.1412 75.9619 92.8104 92.8771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1560 6.4e-05 4096 370 2496 269568 72.5978 55.6472 2059.37 1675.49 3863.22 3863.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1380 0.000256 512 220 528 66816 3.06349 1.87392 15.5047 99.9812 120.557 120.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1590 3.2e-05 1024 120 528 594432 42.0536 26.8821 714.366 837.192 1620.64 1620.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1260 0.000512 1024 150 672 35520 1.6671 12.9947 90.5585 105.262 105.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1560 6.4e-05 4096 370 2496 268800 72.6038 55.5968 2597.3 1675.06 4400.67 4400.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1380 0.000256 512 220 528 66048 3.07136 1.86474 13.333 99.8053 118.202 118.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1590 3.2e-05 1024 120 528 596288 42.2118 26.971 494.955 838.497 1402.78 1402.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1260 0.000512 1024 150 672 35672 1.66902 27.8316 90.5884 120.132 120.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1560 6.4e-05 4096 370 2496 269920 72.7996 55.7199 3740.65 1676.71 5545.99 5546.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1380 0.000256 512 220 528 68544 2.7705 1.89235 29.2448 101.539 135.577 135.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1590 3.2e-05 1024 120 528 595840 42.0393 26.9336 313.013 837.726 1219.86 1219.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1260 0.000512 1024 150 672 35616 1.66819 17.5559 90.6591 109.925 109.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1560 6.4e-05 4096 370 2496 269696 72.6082 55.6524 2372.93 1675.43 4176.74 4176.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1380 0.000256 512 220 528 68096 3.02317 1.892 18.5151 101.525 125.089 125.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1590 3.2e-05 1024 120 528 595392 42.1854 26.9414 256.302 836.558 1162.13 1162.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1260 0.000512 1024 150 672 35448 1.6592 14.4384 78.885 95.0272 95.0927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1560 6.4e-05 4096 370 2496 269472 72.8262 55.7261 1951.03 1673.31 3752.99 3753.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1380 0.000256 512 220 528 68544 3.07802 1.89635 15.0143 101.564 121.681 121.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1590 3.2e-05 1024 120 528 594944 42.0296 26.8802 232.48 837.413 1138.95 1139.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1260 0.000512 1024 150 672 35392 1.6585 13.013 90.2969 105.011 105.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1560 6.4e-05 4096 370 2496 268800 72.5059 55.5945 1761.28 1675.22 3564.72 3564.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1380 0.000256 512 220 528 66304 3.07802 1.87392 13.1606 99.9951 118.242 118.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1590 3.2e-05 1024 120 528 596480 41.9919 26.9082 478.799 837.927 1385.77 1385.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1260 0.000512 1024 150 672 35712 1.6712 26.7223 90.6938 119.131 119.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1560 6.4e-05 4096 370 2496 269824 72.5999 55.6009 3636.25 1675.8 5440.36 5440.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1380 0.000256 512 220 528 68096 2.91974 1.88621 27.4027 101.419 133.757 133.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1590 3.2e-05 1024 120 528 595968 41.9975 26.8997 307.886 837.822 1214.75 1214.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1260 0.000512 1024 150 672 35584 1.66707 17.4671 90.5893 109.765 109.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1560 6.4e-05 4096 370 2496 269824 72.6014 55.5868 2364.55 1675.74 4168.58 4168.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1380 0.000256 512 220 528 67584 3.08138 1.8865 17.5427 101.453 124.091 124.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1590 3.2e-05 1024 120 528 594432 42.0584 26.8841 259.338 836.711 1165.13 1165.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1260 0.000512 1024 150 672 35520 1.66736 14.841 84.265 100.817 100.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1560 6.4e-05 4096 370 2496 268800 72.5777 55.5954 1970.58 1673.72 3772.58 3772.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1380 0.000256 512 220 528 66048 3.06576 1.86771 14.4899 99.7645 119.322 119.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1590 3.2e-05 1024 120 528 595968 41.9704 26.8992 228.743 838.183 1135.93 1136.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1260 0.000512 1024 150 672 35328 1.65587 12.9374 90.3496 104.984 105.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1560 6.4e-05 4096 370 2496 268288 72.5498 55.5523 1733.73 1671.48 3533.42 3533.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1380 0.000256 512 220 528 67584 3.09334 1.89242 12.7906 101.541 119.449 119.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1590 3.2e-05 1024 120 528 596160 42.1739 27.3613 458.595 837.455 1365.73 1365.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1260 0.000512 1024 150 672 35640 1.66707 26.139 90.5155 118.364 118.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1560 6.4e-05 4096 370 2496 269856 72.7913 55.7015 3600.02 1674.95 5403.57 5403.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1380 0.000256 512 220 528 67968 2.92592 1.8872 27.1 101.373 133.418 133.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1590 3.2e-05 1024 120 528 595584 42.056 26.949 321.679 838.343 1229.17 1229.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1260 0.000512 1024 150 672 35568 1.67018 18.1083 90.5661 110.386 110.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1560 6.4e-05 4096 370 2496 269568 72.5937 55.6626 2493.05 1676.88 4298.29 4298.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1380 0.000256 512 220 528 66816 3.05869 1.87222 18.3041 100.033 123.398 123.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1590 3.2e-05 1024 120 528 594432 42.158 26.9533 272.042 837.58 1178.87 1179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1260 0.000512 1024 150 672 35424 1.6647 15.3559 90.4176 107.481 107.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1560 6.4e-05 4096 370 2496 269568 72.804 55.71 2100.49 1675.5 3904.6 3904.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1380 0.000256 512 220 528 67392 3.09654 1.89216 15.6649 101.51 122.288 122.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1590 3.2e-05 1024 120 528 594432 41.9183 26.8971 270.098 837.573 1176.64 1176.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1260 0.000512 1024 150 672 35424 1.66704 15.6312 78.0496 95.3916 95.4631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1560 6.4e-05 4096 370 2496 269568 72.5039 55.6011 2104.54 1675.62 3908.37 3908.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1380 0.000256 512 220 528 64512 3.06378 1.85725 14.9673 99.3043 119.322 119.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1590 3.2e-05 1024 120 528 596480 42.0144 26.9357 453.221 838.536 1360.84 1360.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1260 0.000512 1024 150 672 35680 1.66643 25.8519 91.7577 119.318 119.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1560 6.4e-05 4096 370 2496 269760 72.6456 55.6666 3568.3 1677.06 5373.78 5373.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1380 0.000256 512 220 528 67840 2.90781 1.8815 26.4712 100.156 131.544 131.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1590 3.2e-05 1024 120 528 596480 41.9353 26.9005 327.211 838.613 1234.8 1234.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1260 0.000512 1024 150 672 35520 1.6641 18.526 91.6439 111.874 111.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1560 6.4e-05 4096 370 2496 269440 72.5338 55.5847 2535.03 1677.43 4340.68 4340.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1380 0.000256 512 220 528 66560 3.04496 1.8648 18.3152 99.7844 123.137 123.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1590 3.2e-05 1024 120 528 595200 42.0639 26.9247 269.614 837.779 1176.52 1176.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1260 0.000512 1024 150 672 35520 1.66912 15.4482 77.0412 94.2027 94.2734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1560 6.4e-05 4096 370 2496 268800 72.6133 55.6626 2078.44 1675.97 3882.79 3882.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1380 0.000256 512 220 528 67200 3.03366 1.87085 15.6469 99.833 120.512 120.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1590 3.2e-05 1024 120 528 596480 41.9594 26.9049 253.555 838.738 1161.29 1161.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1260 0.000512 1024 150 672 35200 1.65069 14.2737 75.6604 91.6258 91.6934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1560 6.4e-05 4096 370 2496 267520 72.5671 55.5378 1930.98 1671.24 3730.42 3730.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1380 0.000256 512 220 528 66560 3.05914 1.87203 14.2247 99.8865 119.172 119.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1590 3.2e-05 1024 120 500 595968 42.134 26.9005 620.775 838.831 1528.78 1528.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1260 0.000512 1024 150 650 35840 1.66845 22.0586 90.7576 114.525 114.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1560 6.4e-05 4096 370 2500 269824 72.5545 55.5872 3570.19 1677.47 5375.91 5376.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1380 0.000256 512 220 550 68352 2.92893 1.88829 24.2596 101.595 130.797 130.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1590 3.2e-05 1024 120 500 595456 42.2892 26.9373 705.136 837.8 1612.3 1612.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1260 0.000512 1024 150 650 35776 1.66944 14.3153 91.8303 107.878 107.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1560 6.4e-05 4096 370 2500 269568 72.6518 55.5929 2739.26 1675.54 4543.15 4543.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1380 0.000256 512 220 550 68096 3.0591 1.88198 15.6394 101.396 122.109 122.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1590 3.2e-05 1024 120 500 595200 42.2117 26.9025 707.814 838.182 1615.26 1615.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1260 0.000512 1024 150 650 35712 1.66707 11.8626 92.271 105.861 105.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1560 6.4e-05 4096 370 2500 269568 72.5536 55.5753 2434.63 1676.41 4239.28 4239.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1380 0.000256 512 220 550 67584 3.05869 1.87958 12.9006 100.242 118.211 118.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1590 3.2e-05 1024 120 500 596160 42.141 26.9703 368.407 838.988 1276.65 1276.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1260 0.000512 1024 150 650 35840 1.66954 20.6346 90.7264 113.074 113.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1560 6.4e-05 4096 370 2500 269600 72.8737 55.7021 2939.5 1676.99 4745.18 4745.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1380 0.000256 512 220 550 68160 3.0281 1.89248 22.4741 101.602 129.127 129.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1590 3.2e-05 1024 120 500 595840 42.047 26.9376 238.174 837.796 1145.1 1145.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1260 0.000512 1024 150 650 35760 1.67069 13.4047 90.6217 105.741 105.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1560 6.4e-05 4096 370 2500 269440 72.6115 55.671 1888.24 1675.62 3692.25 3692.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1380 0.000256 512 220 550 67200 3.05971 1.88179 14.3968 100.1 119.568 119.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1590 3.2e-05 1024 120 500 595200 42.4555 26.9496 528.208 837.111 1434.87 1434.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1260 0.000512 1024 150 650 35760 1.66912 11.221 90.6616 103.595 103.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1560 6.4e-05 4096 370 2500 269280 72.9191 55.7032 2078.88 1674.39 3882 3882.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1380 0.000256 512 220 550 67200 3.09648 1.88794 12.2539 101.396 118.764 118.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1590 3.2e-05 1024 120 500 595200 42.332 26.9016 636.864 838.715 1544.95 1545.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1260 0.000512 1024 150 650 35680 1.6689 9.73619 92.1846 103.653 103.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1560 6.4e-05 4096 370 2500 269440 72.5955 55.6052 2050.9 1677.65 3856.86 3856.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1380 0.000256 512 220 550 66560 3.08131 1.86733 10.5276 99.7915 115.399 115.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1590 3.2e-05 1024 120 500 595968 42.0151 26.9428 508.676 838.735 1416.5 1416.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1260 0.000512 1024 150 650 35808 1.66736 28.6351 91.7515 122.096 122.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1560 6.4e-05 4096 370 2500 269760 72.6195 55.6577 3990.9 1677.4 5796.69 5796.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1380 0.000256 512 220 550 67968 2.77584 1.89005 31.2774 101.524 137.598 137.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1590 3.2e-05 1024 120 500 595200 41.9722 26.9024 313.629 838.329 1220.97 1221.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1260 0.000512 1024 150 650 35712 1.66682 17.86 90.7146 110.281 110.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1560 6.4e-05 4096 370 2500 269568 72.4623 55.6032 2485.6 1676.65 4290.42 4290.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1380 0.000256 512 220 550 67584 3.06294 1.88221 19.3126 100.238 124.628 124.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1590 3.2e-05 1024 120 500 595584 42.0289 26.9253 255.915 837.403 1162.41 1162.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1260 0.000512 1024 150 650 35712 1.66618 14.5879 77.9756 94.274 94.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1560 6.4e-05 4096 370 2500 269568 72.5955 55.6535 2026.66 1674.95 3829.96 3830.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1380 0.000256 512 220 550 66816 3.06461 1.87446 15.6372 99.9618 120.667 120.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1590 3.2e-05 1024 120 500 594432 42.0922 26.8841 659.783 837.294 1566.19 1566.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1260 0.000512 1024 150 650 35520 1.65891 12.3761 90.4164 104.495 104.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1560 6.4e-05 4096 370 2500 268800 72.5666 55.5804 2528.69 1674.89 4331.83 4331.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1380 0.000256 512 220 550 66048 3.06502 1.86822 13.6705 99.7922 118.525 118.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1590 3.2e-05 1024 120 500 595392 42.1469 26.9599 471.391 838.399 1379.04 1379.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1260 0.000512 1024 150 650 35784 1.67245 26.3897 90.5954 118.701 118.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1560 6.4e-05 4096 370 2500 269472 72.8182 55.7167 3660.79 1676.74 5466.18 5466.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1380 0.000256 512 220 550 68096 2.78346 1.89251 29.3226 101.526 135.646 135.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1590 3.2e-05 1024 120 500 594944 42.0456 26.935 298.487 837.794 1205.4 1205.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1260 0.000512 1024 150 650 35728 1.66518 16.5971 90.5503 108.855 108.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1560 6.4e-05 4096 370 2500 269248 72.6629 55.6523 2334.15 1675.79 4138.36 4138.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1380 0.000256 512 220 550 68096 3.0777 1.89168 19.07 101.523 125.692 125.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1590 3.2e-05 1024 120 500 594048 42.1772 26.9348 244.384 837.35 1150.98 1151.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1260 0.000512 1024 150 650 35616 1.66083 13.6411 90.4761 105.819 105.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1560 6.4e-05 4096 370 2500 268800 72.8738 55.7283 1908.76 1674.91 3712.37 3712.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1380 0.000256 512 220 550 67200 3.10474 1.89408 15.2094 101.599 121.934 122.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1590 3.2e-05 1024 120 500 593152 42.025 26.8804 219.722 836.77 1125.53 1125.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1260 0.000512 1024 150 650 35616 1.66694 12.4181 90.5137 104.641 104.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1560 6.4e-05 4096 370 2500 268800 72.4828 55.5956 1723.44 1673.91 3525.53 3525.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1380 0.000256 512 220 550 66304 3.08141 1.87549 13.2546 99.94 118.281 118.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1590 3.2e-05 1024 120 500 595456 42.0045 27.0356 460.768 837.969 1367.92 1368.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1260 0.000512 1024 150 650 35776 1.66742 25.7843 90.6291 118.122 118.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1560 6.4e-05 4096 370 2500 269568 72.5688 55.5918 3634.49 1675.8 5438.56 5438.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1380 0.000256 512 220 550 68096 2.90323 1.88624 28.2447 101.401 134.567 134.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1590 3.2e-05 1024 120 500 594944 42.0057 26.8916 298.579 837.891 1205.51 1205.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1260 0.000512 1024 150 650 35712 1.66707 16.9247 90.6155 109.25 109.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1560 6.4e-05 4096 370 2500 269312 72.6155 55.5869 2359.33 1675.88 4163.53 4163.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1380 0.000256 512 220 550 67584 3.07837 1.88298 18.2671 101.437 124.795 124.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1590 3.2e-05 1024 120 500 594432 42.0556 26.8798 253.625 836.589 1159.29 1159.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1260 0.000512 1024 150 650 35520 1.65888 14.5206 73.5414 89.7642 89.8335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1560 6.4e-05 4096 370 2500 268800 72.5999 55.593 1995.65 1673.5 3797.44 3797.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1380 0.000256 512 220 550 66048 3.06573 1.86864 15.299 99.75 120.111 120.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1590 3.2e-05 1024 120 500 593920 42.0364 26.9124 225.955 838.679 1133.72 1133.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1260 0.000512 1024 150 650 35584 1.66912 12.7089 90.6592 105.078 105.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1560 6.4e-05 4096 370 2500 268288 72.544 55.5841 1770.27 1672.3 3570.8 3570.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1380 0.000256 512 220 550 67584 3.09805 1.8903 13.6774 101.563 120.359 120.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1590 3.2e-05 1024 120 500 595584 42.1447 26.9539 467.322 837.432 1373.99 1374.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1260 0.000512 1024 150 650 35784 1.66512 26.6447 90.5685 118.921 118.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1560 6.4e-05 4096 370 2500 269568 72.8032 55.6936 3744.45 1674.82 5547.89 5547.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1380 0.000256 512 220 550 67968 2.77184 1.88691 28.6228 101.357 134.765 134.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1590 3.2e-05 1024 120 500 595584 42.0502 26.9578 331.769 838.15 1239.07 1239.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1260 0.000512 1024 150 650 35712 1.66886 18.8576 90.7226 111.293 111.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1560 6.4e-05 4096 370 2500 269568 72.5991 55.6421 2659.03 1676.45 4463.83 4463.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1380 0.000256 512 220 550 66816 3.01222 1.87405 19.99 100.005 125.013 125.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1590 3.2e-05 1024 120 500 594432 42.1598 27.0501 273.101 837.59 1180.05 1180.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1260 0.000512 1024 150 650 35640 1.66912 15.5668 76.0832 93.3609 93.4258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1560 6.4e-05 4096 370 2500 268704 72.8591 55.7138 2181.76 1675.57 3986.01 3986.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1380 0.000256 512 220 550 67392 3.09597 1.8944 16.8551 101.501 123.478 123.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1590 3.2e-05 1024 120 500 594432 41.9294 26.8943 260.719 837.677 1167.36 1167.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1260 0.000512 1024 150 650 35424 1.66029 14.8503 88.422 104.976 105.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1560 6.4e-05 4096 370 2500 269568 72.5174 55.5924 2074.26 1675.87 3878.35 3878.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1380 0.000256 512 220 550 64512 3.06253 1.85344 15.4211 99.2925 119.761 119.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1590 3.2e-05 1024 120 500 593280 42.1453 26.8965 238.492 834.889 1142.56 1142.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1260 0.000512 1024 150 650 35280 1.65168 13.5329 91.0601 106.288 106.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1560 6.4e-05 4096 370 2500 267840 72.8002 55.6702 1882.88 1670.83 3682.28 3682.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1380 0.000256 512 220 550 66240 3.13488 1.8944 14.6364 101.555 121.349 121.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1590 3.2e-05 1024 120 500 595840 42.0052 26.9337 452.82 837.908 1359.81 1359.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1260 0.000512 1024 150 650 35760 1.66704 25.6691 90.6342 118.015 118.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1560 6.4e-05 4096 370 2500 269440 72.601 55.6649 3614.76 1675.83 5418.96 5419.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1380 0.000256 512 220 550 67200 2.86128 1.88189 27.4518 100.101 132.428 132.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1590 3.2e-05 1024 120 500 595200 41.9153 26.894 313.488 837.918 1220.36 1220.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1260 0.000512 1024 150 650 35680 1.66912 17.7167 90.7739 110.199 110.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1560 6.4e-05 4096 370 2500 269440 72.5199 55.5804 2485.52 1676.03 4289.76 4289.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1380 0.000256 512 220 550 66560 3.05027 1.86982 18.6219 99.7241 123.401 123.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1590 3.2e-05 1024 120 500 595200 42.0476 26.9284 263.426 837.165 1169.71 1169.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1260 0.000512 1024 150 650 35520 1.66298 15.1416 91.5602 108.407 108.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1560 6.4e-05 4096 370 2500 268800 72.6213 55.713 2120.78 1674.73 3923.95 3924.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1380 0.000256 512 220 550 65280 3.08371 1.87126 15.5188 99.7719 120.371 120.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1590 3.2e-05 1024 120 500 593920 42.0201 26.9025 243.173 838.264 1150.5 1150.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1260 0.000512 1024 150 650 35520 1.6681 14.1803 90.606 106.496 106.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1560 6.4e-05 4096 370 2500 267520 72.5484 55.5324 1929.93 1670.31 3728.42 3728.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1380 0.000256 512 220 550 66560 3.06099 1.86944 14.8676 99.8347 119.763 119.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1590 3.2e-05 1024 120 500 595200 42.0152 26.9254 232.657 838.279 1140.01 1140.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1260 0.000512 1024 150 650 35200 1.64608 13.2713 90.1848 105.146 105.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1560 6.4e-05 4096 370 2500 268800 72.5915 55.6687 1868.91 1677.31 3674.59 3674.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1380 0.000256 512 220 550 64000 3.12742 1.87155 13.5853 99.933 118.651 118.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1590 3.2e-05 1024 120 540 595968 42.18 26.8964 625.695 838.843 1533.76 1533.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1260 0.000512 1024 150 660 35776 1.66502 20.5284 90.7455 112.98 113.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1560 6.4e-05 4096 370 2520 269440 72.608 55.5971 3290.25 1677.89 5096.45 5096.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1380 0.000256 512 220 540 67840 3.02982 1.88746 22.081 101.599 128.72 128.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1590 3.2e-05 1024 120 540 595456 42.3265 27.546 707.917 837.71 1615.65 1615.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1260 0.000512 1024 150 660 35712 1.66691 13.7708 92.2425 107.743 107.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1560 6.4e-05 4096 370 2520 269312 72.7142 55.5958 2540.93 1675.37 4344.72 4344.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1380 0.000256 512 220 540 67584 3.07094 1.88621 14.5616 101.4 121.048 121.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1590 3.2e-05 1024 120 540 595200 42.2517 27.0054 708.391 838.184 1615.98 1616.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1260 0.000512 1024 150 660 35712 1.66842 11.336 92.2467 105.31 105.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1560 6.4e-05 4096 370 2520 269184 72.5955 55.5926 2240.93 1676.43 4045.65 4045.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1380 0.000256 512 220 540 66816 3.08368 1.88022 12.2173 100.236 117.549 117.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1590 3.2e-05 1024 120 540 594944 42.3257 26.8964 704.5 838.587 1612.45 1612.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1260 0.000512 1024 150 660 35584 1.65632 9.66634 92.1543 103.539 103.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1560 6.4e-05 4096 370 2520 269312 72.7243 55.5909 2068.11 1677.27 3873.81 3873.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1380 0.000256 512 220 540 67584 3.08643 1.88576 10.6038 101.491 117.196 117.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1590 3.2e-05 1024 120 540 595840 42.1145 26.9662 550.759 838.893 1458.87 1458.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1260 0.000512 1024 150 660 35760 1.66842 29.0585 90.6732 121.444 121.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1560 6.4e-05 4096 370 2520 269280 72.8755 55.7223 4030.58 1676.8 5836.08 5836.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1380 0.000256 512 220 540 67840 2.79539 1.89085 31.4478 101.601 137.865 137.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1590 3.2e-05 1024 120 540 595200 41.9983 26.947 339.242 837.809 1246.13 1246.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1260 0.000512 1024 150 660 35680 1.66112 18.15 91.7508 111.607 111.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1560 6.4e-05 4096 370 2520 269120 72.6156 55.6728 2513.99 1675.76 4318.15 4318.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1380 0.000256 512 220 540 67200 3.06557 1.87936 19.5929 100.102 124.77 124.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1590 3.2e-05 1024 120 540 594240 42.1947 26.946 775.414 837.633 1682.32 1682.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1260 0.000512 1024 150 660 35640 1.66586 14.8493 90.5172 107.074 107.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1560 6.4e-05 4096 370 2520 268800 72.8212 55.7015 2858.55 1675.34 4662.52 4662.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1380 0.000256 512 220 540 67200 3.09261 1.89011 16.1576 101.44 122.711 122.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1590 3.2e-05 1024 120 540 595200 42.0014 27.1677 715.729 838.786 1623.82 1623.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1260 0.000512 1024 150 660 35520 1.65722 12.3899 91.5939 105.683 105.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1560 6.4e-05 4096 370 2520 268800 72.4736 55.5921 2594.54 1677.64 4400.36 4400.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1380 0.000256 512 220 540 66560 3.0399 1.86429 13.9567 99.7798 118.772 118.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1590 3.2e-05 1024 120 540 595584 42.0362 26.9353 504.465 838.076 1411.65 1411.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1260 0.000512 1024 150 660 35760 1.66707 26.71 90.644 119.065 119.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1560 6.4e-05 4096 370 2520 269376 72.657 55.6667 3701.44 1676.05 5505.92 5506.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1380 0.000256 512 220 540 67584 2.85219 1.8905 29.3169 101.482 135.675 135.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1590 3.2e-05 1024 120 540 595200 41.9784 26.8981 316.765 837.6 1223.38 1223.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1260 0.000512 1024 150 660 35712 1.66816 16.9015 91.6254 110.237 110.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1560 6.4e-05 4096 370 2520 269184 72.4844 55.5899 2328.9 1675.25 4132.32 4132.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1380 0.000256 512 220 540 66816 3.08061 1.88211 18.779 100.202 124.073 124.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1590 3.2e-05 1024 120 540 594432 42.042 27.0561 258.637 838.357 1166.23 1166.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1260 0.000512 1024 150 660 35568 1.6616 13.589 90.485 105.779 105.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1560 6.4e-05 4096 370 2520 268992 72.6181 55.636 1913.83 1676.88 3719.07 3719.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1380 0.000256 512 220 540 66816 3.06582 1.8729 15.0588 100.024 120.146 120.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1590 3.2e-05 1024 120 540 594432 42.0656 26.8789 232.982 837.313 1139.38 1139.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1260 0.000512 1024 150 660 35520 1.66093 12.2532 90.4428 104.399 104.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1560 6.4e-05 4096 370 2520 268800 72.5944 55.5868 1727.1 1674.87 3530.26 3530.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1380 0.000256 512 220 540 66048 3.0639 1.86765 13.2874 99.7961 118.146 118.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1590 3.2e-05 1024 120 540 593280 42.1513 26.9256 668.296 837.778 1575.29 1575.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1260 0.000512 1024 150 660 35520 1.66461 10.6185 90.6049 102.929 102.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1560 6.4e-05 4096 370 2520 268800 72.6195 55.6592 2239.6 1675.97 4043.97 4044.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1380 0.000256 512 220 540 65280 3.09261 1.86778 11.4137 99.8293 116.333 116.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1590 3.2e-05 1024 120 540 595392 42.1545 26.9701 480.941 837.757 1387.97 1388.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1260 0.000512 1024 150 660 35728 1.66506 25.4561 90.5348 117.7 117.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1560 6.4e-05 4096 370 2520 269248 72.8047 55.7179 3548.07 1675.1 5351.8 5351.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1380 0.000256 512 220 540 67648 2.94531 1.8921 27.3357 101.485 133.79 133.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1590 3.2e-05 1024 120 540 594944 42.0375 26.9364 306.006 838.225 1213.34 1213.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1260 0.000512 1024 150 660 35616 1.66336 16.197 90.4922 108.394 108.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1560 6.4e-05 4096 370 2520 269248 72.6463 55.6667 2257.63 1676.54 4062.59 4062.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1380 0.000256 512 220 540 67200 3.09696 1.88826 17.7683 101.556 124.44 124.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1590 3.2e-05 1024 120 540 594048 42.1927 26.9437 259.495 836.569 1165.34 1165.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1260 0.000512 1024 150 660 35616 1.66634 13.6927 90.497 105.9 105.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1560 6.4e-05 4096 370 2520 268800 72.8965 55.727 1896.39 1673.37 3698.5 3698.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1380 0.000256 512 220 540 67200 3.11334 1.89427 14.8227 101.555 121.519 121.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1590 3.2e-05 1024 120 540 593152 42.0072 26.8815 226.277 836.611 1131.92 1132.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1260 0.000512 1024 150 660 35392 1.64771 11.9037 90.1951 103.788 103.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1560 6.4e-05 4096 370 2520 268800 72.4908 55.5885 1664.54 1673.61 3466.34 3466.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1380 0.000256 512 220 540 66304 3.07699 1.87373 13.0088 99.9411 118.028 118.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1590 3.2e-05 1024 120 540 593600 42.17 26.9096 203.935 835.345 1108.5 1108.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1260 0.000512 1024 150 660 35280 1.64864 10.5615 90.0775 102.331 102.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1560 6.4e-05 4096 370 2520 267680 72.8414 55.7031 1467.7 1671.23 3267.58 3267.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1380 0.000256 512 220 540 64960 3.0769 1.85507 11.3645 99.3778 115.805 115.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1590 3.2e-05 1024 120 540 595456 42.001 26.8964 457.026 838.433 1364.5 1364.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1260 0.000512 1024 150 660 35712 1.66298 24.2772 90.6442 116.628 116.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1560 6.4e-05 4096 370 2520 269312 72.6059 55.6052 3368.79 1676.76 5173.87 5173.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1380 0.000256 512 220 540 67584 2.91466 1.88416 26.2578 101.441 132.627 132.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1590 3.2e-05 1024 120 540 594944 42 26.8974 312.192 837.678 1218.91 1219.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1260 0.000512 1024 150 660 35584 1.66509 16.3574 90.4991 108.568 108.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1560 6.4e-05 4096 370 2520 269312 72.6231 55.5969 2310.09 1675.45 4113.87 4113.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1380 0.000256 512 220 540 67584 3.08515 1.88835 17.706 101.435 124.248 124.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1590 3.2e-05 1024 120 540 594432 42.0558 26.8791 260.17 836.603 1165.85 1165.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1260 0.000512 1024 150 660 35520 1.66173 13.6069 90.4041 105.717 105.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1560 6.4e-05 4096 370 2520 268800 72.6112 55.6114 1910.64 1673.46 3712.43 3712.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1380 0.000256 512 220 540 66048 3.06563 1.86611 14.7345 99.7481 119.545 119.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1590 3.2e-05 1024 120 540 593920 42.0071 26.8943 242.219 838.085 1149.34 1149.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1260 0.000512 1024 150 660 35328 1.64912 12.917 91.4289 106.039 106.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1560 6.4e-05 4096 370 2520 268288 72.5244 55.5526 1758.28 1671.28 3557.74 3557.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1380 0.000256 512 220 540 67584 3.09552 1.89059 13.3989 101.528 120.043 120.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1590 3.2e-05 1024 120 540 593920 41.9969 26.9025 219.708 837.906 1126.65 1126.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1260 0.000512 1024 150 660 35200 1.64547 11.5405 91.2015 104.431 104.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1560 6.4e-05 4096 370 2520 267520 72.5479 55.5381 1600.9 1669.6 3398.7 3398.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1380 0.000256 512 220 540 66560 3.06611 1.87187 12.6503 99.8282 117.549 117.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1590 3.2e-05 1024 120 512 595456 42.2401 26.939 567.047 838.23 1474.6 1474.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1260 0.000512 1024 150 640 35872 1.6681 19.7615 90.7141 112.187 112.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1560 6.4e-05 4096 370 2496 268672 72.576 55.5885 3214.36 1676.3 5018.94 5019.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1380 0.000256 512 220 576 67584 3.02605 1.88998 22.265 101.534 128.846 128.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1590 3.2e-05 1024 120 512 594944 42.3811 27.0015 633.865 837.793 1541.19 1541.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1260 0.000512 1024 150 640 35840 1.66806 12.9588 92.3212 107.01 107.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1560 6.4e-05 4096 370 2496 268544 72.7142 55.5991 2467.4 1675.59 4271.43 4271.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1380 0.000256 512 220 576 67072 3.08525 1.88416 14.5105 101.382 120.995 121.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1590 3.2e-05 1024 120 512 594432 42.3487 26.9016 635.603 837.483 1542.48 1542.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1260 0.000512 1024 150 640 35808 1.66912 10.7527 93.189 105.671 105.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1560 6.4e-05 4096 370 2496 268416 72.5435 55.595 2200.52 1675 4003.76 4003.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1380 0.000256 512 220 576 66816 3.08038 1.88205 12.2645 100.178 117.534 117.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1590 3.2e-05 1024 120 512 594944 42.4106 26.9024 633.54 838.699 1541.69 1541.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1260 0.000512 1024 150 640 35712 1.66637 9.41504 92.1993 103.34 103.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1560 6.4e-05 4096 370 2496 268288 72.6822 55.6134 2031.06 1677.46 3836.92 3837.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1380 0.000256 512 220 576 66560 3.10938 1.88813 10.4505 101.469 117.04 117.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1590 3.2e-05 1024 120 512 595520 42.0943 26.9681 494.104 838.309 1401.61 1401.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1260 0.000512 1024 150 640 35880 1.66499 27.0486 90.6667 119.423 119.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1560 6.4e-05 4096 370 2496 268480 72.7953 55.7138 3853.63 1675.65 5657.89 5658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1380 0.000256 512 220 576 67520 2.80211 1.8944 31.0585 101.543 137.425 137.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1590 3.2e-05 1024 120 512 595200 42.0376 26.9353 302.827 837.96 1209.9 1210.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1260 0.000512 1024 150 640 35840 1.66928 16.6113 91.7229 110.047 110.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1560 6.4e-05 4096 370 2496 268480 72.602 55.668 2349.94 1676.05 4154.37 4154.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1380 0.000256 512 220 576 66560 3.08554 1.87786 19.3401 100.091 124.525 124.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1590 3.2e-05 1024 120 512 594240 42.2333 26.9418 698.148 837.718 1605.18 1605.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1260 0.000512 1024 150 640 35760 1.67114 13.6235 90.5692 105.905 105.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1560 6.4e-05 4096 370 2496 267840 72.7922 55.7429 2702.51 1675.58 4506.74 4506.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1380 0.000256 512 220 576 67200 3.09603 1.88826 15.7933 101.421 122.326 122.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1590 3.2e-05 1024 120 512 595200 42.0364 26.9032 645.892 838.061 1553.04 1553.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1260 0.000512 1024 150 640 35680 1.66502 11.7647 90.6197 104.092 104.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1560 6.4e-05 4096 370 2496 268160 72.473 55.5949 2464.99 1676.3 4269.47 4269.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1380 0.000256 512 220 576 65280 3.08099 1.86573 13.2475 99.7192 118.041 118.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1590 3.2e-05 1024 120 512 593600 42.1856 26.9455 879.76 837.132 1786.17 1786.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1260 0.000512 1024 150 640 35600 1.66518 10.9513 90.774 103.451 103.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1560 6.4e-05 4096 370 2496 268000 72.7643 55.7056 2555.79 1674.53 4358.9 4359.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1380 0.000256 512 220 576 65600 3.09101 1.86973 12.0828 99.735 116.906 117.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1590 3.2e-05 1024 120 512 595200 41.9997 26.9315 457.762 837.893 1364.73 1364.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1260 0.000512 1024 150 640 35856 1.66749 25.0168 90.6422 117.37 117.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1560 6.4e-05 4096 370 2496 268608 72.6126 55.6637 3560.96 1675.68 5365.02 5365.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1380 0.000256 512 220 576 67584 2.79789 1.88774 28.9387 101.457 135.206 135.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1590 3.2e-05 1024 120 512 594432 41.974 26.9051 286.745 838.082 1193.85 1193.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1260 0.000512 1024 150 640 35808 1.6687 15.69 90.5994 108.003 108.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1560 6.4e-05 4096 370 2496 268416 72.5121 55.5932 2223.03 1676.16 4027.4 4027.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1380 0.000256 512 220 576 66816 3.07981 1.87834 18.4895 100.221 123.8 123.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1590 3.2e-05 1024 120 512 594432 42.0631 26.9722 233.978 838.269 1141.42 1141.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1260 0.000512 1024 150 640 35712 1.66704 12.916 90.5421 105.167 105.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1560 6.4e-05 4096 370 2496 268416 72.5707 55.6667 1829.49 1676.67 3634.51 3634.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1380 0.000256 512 220 576 66816 3.06525 1.87072 14.8207 99.9944 119.883 120.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1590 3.2e-05 1024 120 512 592896 42.0721 26.8882 207.309 837.376 1113.79 1113.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1260 0.000512 1024 150 640 35712 1.67021 11.5798 91.6253 104.916 104.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1560 6.4e-05 4096 370 2496 268032 72.609 55.5955 1623.98 1675.15 3427.44 3427.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1380 0.000256 512 220 576 66048 3.06848 1.86912 12.846 99.7755 117.689 117.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1590 3.2e-05 1024 120 512 593280 42.1426 28.5307 605.575 837.982 1514.37 1514.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1260 0.000512 1024 150 640 35520 1.65888 9.95936 90.4786 102.139 102.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1560 6.4e-05 4096 370 2496 267840 72.5962 55.651 2118.22 1676.39 3922.96 3923.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1380 0.000256 512 220 576 65280 3.08995 1.86982 11.2148 99.8115 116.11 116.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1590 3.2e-05 1024 120 512 594944 42.1544 26.9642 428.421 838.351 1336.03 1336.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1260 0.000512 1024 150 640 35840 1.66966 23.5491 90.6036 115.864 115.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1560 6.4e-05 4096 370 2496 268352 72.7664 55.7034 3344.5 1676.53 5149.61 5149.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1380 0.000256 512 220 576 67200 2.95792 1.89213 26.7292 101.506 133.215 133.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1590 3.2e-05 1024 120 512 594944 42.0411 26.9356 274.486 837.515 1181.12 1181.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1260 0.000512 1024 150 640 35728 1.66854 14.8335 91.5241 108.069 108.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1560 6.4e-05 4096 370 2496 268352 72.6083 55.6664 2133.15 1675.09 3936.62 3936.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1380 0.000256 512 220 576 67200 3.09987 1.8903 17.4895 101.494 124.101 124.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1590 3.2e-05 1024 120 512 594048 42.1739 26.9366 232.312 836.581 1138.14 1138.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1260 0.000512 1024 150 640 35616 1.66205 12.7729 90.3644 104.841 104.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1560 6.4e-05 4096 370 2496 267456 72.8668 55.7394 1795.57 1673.37 3597.66 3597.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1380 0.000256 512 220 576 67200 3.11059 1.8985 14.3146 101.535 120.988 121.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1590 3.2e-05 1024 120 512 593152 42.0234 26.8823 204.848 837.426 1111.32 1111.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1260 0.000512 1024 150 640 35616 1.66333 11.2171 90.4887 103.411 103.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1560 6.4e-05 4096 370 2496 267904 72.4924 55.5936 1580.86 1675.21 3384.26 3384.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1380 0.000256 512 220 576 66304 3.07347 1.8719 12.903 99.9698 117.951 118.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1590 3.2e-05 1024 120 512 591360 42.1512 26.91 184.59 836.108 1089.89 1090.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1260 0.000512 1024 150 640 35560 1.6687 9.80378 90.3799 101.896 101.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1560 6.4e-05 4096 370 2496 266560 72.7508 55.6913 1398.41 1672.74 3199.7 3199.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1380 0.000256 512 220 576 64960 2.97744 1.85357 11.2828 99.406 115.648 115.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1590 3.2e-05 1024 120 512 594944 41.9854 26.8943 427.935 837.918 1334.87 1334.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1260 0.000512 1024 150 640 35840 1.66742 23.3882 90.6516 115.753 115.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1560 6.4e-05 4096 370 2496 268544 72.5658 55.5955 3307.55 1675.78 5111.6 5111.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1380 0.000256 512 220 576 67072 2.94912 1.88739 26.4143 101.391 132.77 132.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1590 3.2e-05 1024 120 512 594944 41.9837 26.9015 288.262 837.765 1195.05 1195.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1260 0.000512 1024 150 640 35712 1.66742 15.9177 90.5462 108.174 108.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1560 6.4e-05 4096 370 2496 268288 72.5371 55.5933 2233.22 1675.75 4037.21 4037.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1380 0.000256 512 220 576 66560 3.10186 1.89107 17.3785 101.419 123.92 124.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1590 3.2e-05 1024 120 512 592896 42.0206 26.8784 237.371 836.624 1143.04 1143.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1260 0.000512 1024 150 640 35712 1.66544 13.212 91.6609 106.581 106.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1560 6.4e-05 4096 370 2496 268032 72.5904 55.5952 1846.68 1673.26 3648.24 3648.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1380 0.000256 512 220 576 66048 3.06672 1.86771 14.4707 99.7291 119.262 119.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1590 3.2e-05 1024 120 512 593920 42.0074 26.9019 220.218 838.032 1127.3 1127.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1260 0.000512 1024 150 640 35584 1.66362 12.1893 90.4877 104.385 104.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1560 6.4e-05 4096 370 2496 267264 72.5506 55.554 1693.97 1671.05 3493.23 3493.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1380 0.000256 512 220 576 65536 3.1345 1.89075 12.9427 101.51 119.606 119.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1590 3.2e-05 1024 120 512 593920 42.0016 26.9041 202.736 838.933 1110.71 1110.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1260 0.000512 1024 150 640 35520 1.66208 11.3611 90.4892 103.553 103.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1560 6.4e-05 4096 370 2496 266240 72.5548 55.5296 1552.77 1671.62 3352.58 3352.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1380 0.000256 512 220 576 64000 3.12042 1.87139 11.8992 99.8733 116.891 117.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1590 3.2e-05 1024 120 512 592896 42.064 26.8873 193.226 836.893 1099.21 1099.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1260 0.000512 1024 150 640 35328 1.64915 10.6451 90.0207 102.362 102.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1560 6.4e-05 4096 370 2496 267264 72.4834 55.5804 1477.18 1674.57 3279.93 3280.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1380 0.000256 512 220 576 64512 3.11872 1.87597 11.5964 99.858 116.579 116.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1590 3.2e-05 1024 120 512 594688 42.3813 26.9251 702.987 838.675 1611.11 1611.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1260 0.000512 1024 150 640 35904 1.66906 31.6153 92.9405 126.288 126.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1560 6.4e-05 4096 370 2560 268352 72.8134 55.6544 5379.25 1677.2 7185.03 7185.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1380 0.000256 512 220 640 65024 3.09581 1.89187 25.5162 101.519 132.149 132.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1590 3.2e-05 1024 120 512 594688 42.0871 26.9702 625.98 838.205 1533.38 1533.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1260 0.000512 1024 150 640 35872 1.66912 22.5964 91.7014 116.01 116.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1560 6.4e-05 4096 370 2560 268288 72.5477 55.5909 3583.73 1676.29 5388.26 5388.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1380 0.000256 512 220 640 65024 3.00806 1.88896 28.2313 101.493 134.754 134.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1590 3.2e-05 1024 120 512 594432 42.1735 26.9004 580.218 838.385 1487.82 1487.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1260 0.000512 1024 150 640 35840 1.66704 14.8276 90.7197 107.258 107.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1560 6.4e-05 4096 370 2560 268032 72.6116 55.6032 2585.14 1676.9 4390.36 4390.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1380 0.000256 512 220 640 64512 3.15866 1.88694 18.3389 101.383 124.894 125.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1590 3.2e-05 1024 120 512 593664 42.2291 26.9007 643.265 837.485 1550.02 1550.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1260 0.000512 1024 150 640 35808 1.66912 12.0212 91.8646 105.599 105.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1560 6.4e-05 4096 370 2560 268032 72.484 55.6012 2260.76 1674.96 4063.91 4064.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1380 0.000256 512 220 640 64512 3.14227 1.87834 14.9837 100.131 120.27 120.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1590 3.2e-05 1024 120 512 593920 42.2876 26.904 695.686 837.931 1602.95 1603.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1260 0.000512 1024 150 640 35712 1.66106 10.7601 91.7895 104.278 104.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1560 6.4e-05 4096 370 2560 267776 72.5919 55.5986 2248.03 1675.85 4052.18 4052.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1380 0.000256 512 220 640 64512 3.15453 1.8879 13.4976 101.379 120.048 120.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1590 3.2e-05 1024 120 512 593920 42.219 26.9128 702.328 837.849 1609.45 1609.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1260 0.000512 1024 150 640 35680 1.66422 9.99834 91.5657 103.291 103.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1560 6.4e-05 4096 370 2560 268160 72.514 55.592 2157.38 1675.91 3961.51 3961.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1380 0.000256 512 220 640 62720 3.14806 1.86413 11.9544 99.6624 116.759 116.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1590 3.2e-05 1024 120 512 592896 42.3696 26.9132 696.748 837.376 1603.57 1603.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1260 0.000512 1024 150 640 35712 1.66758 9.10746 91.7654 102.602 102.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1560 6.4e-05 4096 370 2560 267264 72.6318 55.5984 2054.69 1675.05 3858.09 3858.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1380 0.000256 512 220 640 62976 3.14509 1.86618 11.4161 99.7414 116.299 116.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1590 3.2e-05 1024 120 512 593152 42.2473 27.2575 698.859 837.252 1605.76 1605.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1260 0.000512 1024 150 640 35616 1.66803 8.56518 91.9636 102.256 102.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1560 6.4e-05 4096 370 2560 267008 72.4712 55.5868 1997.27 1674.88 3800.31 3800.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1380 0.000256 512 220 640 62720 3.16496 1.87309 11.0797 99.9227 116.174 116.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1590 3.2e-05 1024 120 512 593920 42.3137 27.0213 695.054 838.868 1603.4 1603.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1260 0.000512 1024 150 640 35584 1.65942 8.51402 92.2107 102.446 102.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1560 6.4e-05 4096 370 2560 266240 72.541 55.552 1932.59 1672.66 3733.46 3733.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1380 0.000256 512 220 640 63488 3.19626 1.88838 10.4147 101.516 117.146 117.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1590 3.2e-05 1024 120 540 593152 42.3143 26.8821 706.078 836.637 1612.05 1612.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1260 0.000512 1024 150 660 35392 1.64909 32.7242 92.7829 127.218 127.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1560 6.4e-05 4096 370 2520 268800 72.747 55.5986 5174.21 1673.64 6976.3 6976.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1380 0.000256 512 220 540 66304 3.08029 1.87037 11.1638 99.9444 116.19 116.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1590 3.2e-05 1024 120 512 593152 42.3428 26.8772 634.912 836.637 1540.91 1541.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1260 0.000512 1024 150 640 35616 1.66432 32.0333 92.7366 126.496 126.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1560 6.4e-05 4096 370 2496 267904 72.743 55.5817 5077.72 1673.62 6879.77 6879.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1380 0.000256 512 220 576 66304 3.07658 1.87187 11.346 99.9243 116.349 116.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1590 3.2e-05 1024 120 500 593600 42.4951 26.9082 646.917 836.302 1552.77 1552.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1260 0.000512 1024 150 650 35560 1.6711 33.6145 92.1887 127.534 127.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1560 6.4e-05 4096 370 2500 267680 73.0978 55.6892 5185.81 1673.14 6987.85 6987.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1380 0.000256 512 220 550 64960 3.07366 2.14995 11.0832 99.429 115.864 115.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1590 3.2e-05 1024 120 528 593600 42.49 26.909 675.216 835.642 1580.4 1580.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1260 0.000512 1024 150 672 35280 1.64928 32.8605 91.7133 126.284 126.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1560 6.4e-05 4096 370 2496 268800 73.034 55.7033 5141.43 1671.81 6942.09 6942.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1380 0.000256 512 220 528 64960 3.07238 1.85562 10.598 99.3989 115.053 115.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1590 3.2e-05 1024 120 512 596992 42.4469 26.9005 643.633 837.85 1550.97 1551.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1260 0.000512 1024 150 640 35712 1.66454 32.5412 92.8647 127.131 127.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1560 6.4e-05 4096 370 2496 269824 72.8723 55.5909 5052.77 1675.82 6857.16 6857.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1380 0.000256 512 220 544 68608 3.0544 1.88867 11.8948 101.534 118.505 118.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1590 3.2e-05 1024 120 512 591360 41.9917 26.8395 846.753 835.519 1751.24 1751.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1260 0.000512 1024 150 640 35040 1.64544 13.5721 90.1928 105.473 105.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1560 6.4e-05 4096 370 2496 266880 72.5129 55.5377 7181.2 1672.07 8981.44 8981.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1380 0.000256 512 220 544 65280 3.09094 1.87507 13.9432 99.9775 119.014 119.134
