Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jan  5 05:36:27 2023
| Host         : DESKTOP-B6S694L running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/hdc_maxi_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/new_IM_1_1_fu_84_reg[7077]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.097ns  (logic 2.270ns (31.985%)  route 4.827ns (68.015%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/new_IM_1_1_fu_84_reg[7077]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/new_IM_1_1_fu_84_reg[7077]/Q
                         net (fo=3, unplaced)         0.983     2.474    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_new_IM_1_02_out[7077]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.769 f  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_3931/O
                         net (fo=1, unplaced)         0.000     2.769    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_3931_n_2
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.016 f  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]_i_1666/O
                         net (fo=1, unplaced)         0.000     3.016    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]_i_1666_n_2
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.114 f  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]_i_534/O
                         net (fo=1, unplaced)         0.717     3.831    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]_i_534_n_2
                         LUT6 (Prop_lut6_I0_O)        0.319     4.150 f  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_197/O
                         net (fo=1, unplaced)         0.000     4.150    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_197_n_2
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.397 f  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]_i_55/O
                         net (fo=1, unplaced)         0.905     5.302    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]_i_55_n_2
                         LUT6 (Prop_lut6_I1_O)        0.298     5.600 f  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_13/O
                         net (fo=1, unplaced)         1.111     6.711    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/sel0__0[5]
                         LUT6 (Prop_lut6_I1_O)        0.124     6.835 r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_3/O
                         net (fo=1, unplaced)         1.111     7.946    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_3_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     8.070 r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_1/O
                         net (fo=1, unplaced)         0.000     8.070    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_fu_295_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/new_IM_1_1_fu_84_reg[7077]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.097ns  (logic 2.270ns (31.985%)  route 4.827ns (68.015%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/new_IM_1_1_fu_84_reg[7077]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/new_IM_1_1_fu_84_reg[7077]/Q
                         net (fo=3, unplaced)         0.983     2.474    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_new_IM_1_02_out[7077]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.769 f  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446[0]_i_3931/O
                         net (fo=1, unplaced)         0.000     2.769    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446[0]_i_3931_n_2
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.016 f  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]_i_1666/O
                         net (fo=1, unplaced)         0.000     3.016    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]_i_1666_n_2
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.114 f  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]_i_534/O
                         net (fo=1, unplaced)         0.717     3.831    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]_i_534_n_2
                         LUT6 (Prop_lut6_I0_O)        0.319     4.150 f  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446[0]_i_197/O
                         net (fo=1, unplaced)         0.000     4.150    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446[0]_i_197_n_2
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.397 f  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]_i_55/O
                         net (fo=1, unplaced)         0.905     5.302    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]_i_55_n_2
                         LUT6 (Prop_lut6_I1_O)        0.298     5.600 f  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446[0]_i_13/O
                         net (fo=1, unplaced)         1.111     6.711    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/sel0[3]
                         LUT6 (Prop_lut6_I1_O)        0.124     6.835 r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/icmp_ln55_reg_446[0]_i_3/O
                         net (fo=1, unplaced)         1.111     7.946    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/icmp_ln55_reg_446[0]_i_3_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     8.070 r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/icmp_ln55_reg_446[0]_i_1/O
                         net (fo=1, unplaced)         0.000     8.070    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.071ns  (logic 3.054ns (43.192%)  route 4.017ns (56.808%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.973     0.973    bd_0_i/hls_inst/inst/AM_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.882     1.855 f  bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/DOADO[12]
                         net (fo=1, unplaced)         0.800     2.655    bd_0_i/hls_inst/inst/AM_U/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/AM_load_reg_481[12]
                         LUT4 (Prop_lut4_I3_O)        0.124     2.779 f  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_52/O
                         net (fo=2, unplaced)         1.122     3.901    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_52_n_2
                         LUT5 (Prop_lut5_I0_O)        0.124     4.025 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_32/O
                         net (fo=1, unplaced)         0.902     4.927    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_32_n_2
                         LUT6 (Prop_lut6_I3_O)        0.124     5.051 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_16/O
                         net (fo=31, unplaced)        0.519     5.570    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_16_n_2
                         LUT6 (Prop_lut6_I4_O)        0.124     5.694 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_11/O
                         net (fo=1, unplaced)         0.665     6.359    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_11_n_2
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.996 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     7.005    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[0]_i_2_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.122 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.122    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[4]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.239 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.239    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[8]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.356 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.356    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[12]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.473 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.473    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[16]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.590 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.590    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[20]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.707 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.707    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[24]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.044 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     8.044    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[31]_0[1]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[29]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[29]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.065ns  (logic 3.048ns (43.144%)  route 4.017ns (56.856%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.973     0.973    bd_0_i/hls_inst/inst/AM_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.882     1.855 f  bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/DOADO[12]
                         net (fo=1, unplaced)         0.800     2.655    bd_0_i/hls_inst/inst/AM_U/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/AM_load_reg_481[12]
                         LUT4 (Prop_lut4_I3_O)        0.124     2.779 f  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_52/O
                         net (fo=2, unplaced)         1.122     3.901    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_52_n_2
                         LUT5 (Prop_lut5_I0_O)        0.124     4.025 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_32/O
                         net (fo=1, unplaced)         0.902     4.927    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_32_n_2
                         LUT6 (Prop_lut6_I3_O)        0.124     5.051 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_16/O
                         net (fo=31, unplaced)        0.519     5.570    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_16_n_2
                         LUT6 (Prop_lut6_I4_O)        0.124     5.694 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_11/O
                         net (fo=1, unplaced)         0.665     6.359    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_11_n_2
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.996 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     7.005    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[0]_i_2_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.122 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.122    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[4]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.239 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.239    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[8]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.356 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.356    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[12]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.473 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.473    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[16]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.590 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.590    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[20]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.707 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.707    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[24]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.038 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     8.038    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[31]_0[3]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[31]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 2.973ns (42.534%)  route 4.017ns (57.466%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.973     0.973    bd_0_i/hls_inst/inst/AM_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.882     1.855 f  bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/DOADO[12]
                         net (fo=1, unplaced)         0.800     2.655    bd_0_i/hls_inst/inst/AM_U/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/AM_load_reg_481[12]
                         LUT4 (Prop_lut4_I3_O)        0.124     2.779 f  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_52/O
                         net (fo=2, unplaced)         1.122     3.901    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_52_n_2
                         LUT5 (Prop_lut5_I0_O)        0.124     4.025 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_32/O
                         net (fo=1, unplaced)         0.902     4.927    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_32_n_2
                         LUT6 (Prop_lut6_I3_O)        0.124     5.051 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_16/O
                         net (fo=31, unplaced)        0.519     5.570    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_16_n_2
                         LUT6 (Prop_lut6_I4_O)        0.124     5.694 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_11/O
                         net (fo=1, unplaced)         0.665     6.359    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_11_n_2
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.996 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     7.005    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[0]_i_2_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.122 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.122    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[4]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.239 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.239    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[8]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.356 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.356    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[12]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.473 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.473    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[16]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.590 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.590    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[20]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.707 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.707    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[24]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.963 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.963    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[31]_0[2]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[30]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[30]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 2.949ns (42.336%)  route 4.017ns (57.664%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.973     0.973    bd_0_i/hls_inst/inst/AM_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.882     1.855 f  bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/DOADO[12]
                         net (fo=1, unplaced)         0.800     2.655    bd_0_i/hls_inst/inst/AM_U/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/AM_load_reg_481[12]
                         LUT4 (Prop_lut4_I3_O)        0.124     2.779 f  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_52/O
                         net (fo=2, unplaced)         1.122     3.901    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_52_n_2
                         LUT5 (Prop_lut5_I0_O)        0.124     4.025 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_32/O
                         net (fo=1, unplaced)         0.902     4.927    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_32_n_2
                         LUT6 (Prop_lut6_I3_O)        0.124     5.051 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_16/O
                         net (fo=31, unplaced)        0.519     5.570    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_16_n_2
                         LUT6 (Prop_lut6_I4_O)        0.124     5.694 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_11/O
                         net (fo=1, unplaced)         0.665     6.359    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_11_n_2
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.996 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     7.005    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[0]_i_2_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.122 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.122    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[4]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.239 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.239    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[8]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.356 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.356    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[12]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.473 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.473    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[16]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.590 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.590    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[20]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.707 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.707    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[24]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.939 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.939    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[31]_0[0]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[28]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[28]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 2.937ns (42.236%)  route 4.017ns (57.764%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.973     0.973    bd_0_i/hls_inst/inst/AM_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.882     1.855 f  bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/DOADO[12]
                         net (fo=1, unplaced)         0.800     2.655    bd_0_i/hls_inst/inst/AM_U/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/AM_load_reg_481[12]
                         LUT4 (Prop_lut4_I3_O)        0.124     2.779 f  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_52/O
                         net (fo=2, unplaced)         1.122     3.901    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_52_n_2
                         LUT5 (Prop_lut5_I0_O)        0.124     4.025 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_32/O
                         net (fo=1, unplaced)         0.902     4.927    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_32_n_2
                         LUT6 (Prop_lut6_I3_O)        0.124     5.051 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_16/O
                         net (fo=31, unplaced)        0.519     5.570    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_16_n_2
                         LUT6 (Prop_lut6_I4_O)        0.124     5.694 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_11/O
                         net (fo=1, unplaced)         0.665     6.359    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_11_n_2
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.996 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     7.005    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[0]_i_2_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.122 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.122    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[4]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.239 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.239    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[8]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.356 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.356    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[12]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.473 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.473    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[16]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.590 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.590    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[20]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.927 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.927    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[27]_1[1]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[25]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[25]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 2.931ns (42.187%)  route 4.017ns (57.813%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.973     0.973    bd_0_i/hls_inst/inst/AM_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.882     1.855 f  bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/DOADO[12]
                         net (fo=1, unplaced)         0.800     2.655    bd_0_i/hls_inst/inst/AM_U/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/AM_load_reg_481[12]
                         LUT4 (Prop_lut4_I3_O)        0.124     2.779 f  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_52/O
                         net (fo=2, unplaced)         1.122     3.901    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_52_n_2
                         LUT5 (Prop_lut5_I0_O)        0.124     4.025 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_32/O
                         net (fo=1, unplaced)         0.902     4.927    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_32_n_2
                         LUT6 (Prop_lut6_I3_O)        0.124     5.051 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_16/O
                         net (fo=31, unplaced)        0.519     5.570    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_16_n_2
                         LUT6 (Prop_lut6_I4_O)        0.124     5.694 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_11/O
                         net (fo=1, unplaced)         0.665     6.359    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_11_n_2
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.996 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     7.005    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[0]_i_2_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.122 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.122    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[4]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.239 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.239    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[8]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.356 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.356    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[12]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.473 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.473    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[16]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.590 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.590    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[20]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.921 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.921    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[27]_1[3]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[27]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[27]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 2.856ns (41.556%)  route 4.017ns (58.444%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.973     0.973    bd_0_i/hls_inst/inst/AM_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.882     1.855 f  bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/DOADO[12]
                         net (fo=1, unplaced)         0.800     2.655    bd_0_i/hls_inst/inst/AM_U/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/AM_load_reg_481[12]
                         LUT4 (Prop_lut4_I3_O)        0.124     2.779 f  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_52/O
                         net (fo=2, unplaced)         1.122     3.901    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_52_n_2
                         LUT5 (Prop_lut5_I0_O)        0.124     4.025 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_32/O
                         net (fo=1, unplaced)         0.902     4.927    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_32_n_2
                         LUT6 (Prop_lut6_I3_O)        0.124     5.051 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_16/O
                         net (fo=31, unplaced)        0.519     5.570    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_16_n_2
                         LUT6 (Prop_lut6_I4_O)        0.124     5.694 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_11/O
                         net (fo=1, unplaced)         0.665     6.359    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_11_n_2
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.996 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     7.005    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[0]_i_2_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.122 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.122    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[4]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.239 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.239    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[8]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.356 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.356    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[12]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.473 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.473    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[16]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.590 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.590    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[20]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.846 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.846    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[27]_1[2]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[26]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.176ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 2.832ns (41.351%)  route 4.017ns (58.649%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.973     0.973    bd_0_i/hls_inst/inst/AM_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.882     1.855 f  bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/DOADO[12]
                         net (fo=1, unplaced)         0.800     2.655    bd_0_i/hls_inst/inst/AM_U/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/AM_load_reg_481[12]
                         LUT4 (Prop_lut4_I3_O)        0.124     2.779 f  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_52/O
                         net (fo=2, unplaced)         1.122     3.901    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_52_n_2
                         LUT5 (Prop_lut5_I0_O)        0.124     4.025 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_32/O
                         net (fo=1, unplaced)         0.902     4.927    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_32_n_2
                         LUT6 (Prop_lut6_I3_O)        0.124     5.051 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_16/O
                         net (fo=31, unplaced)        0.519     5.570    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_16_n_2
                         LUT6 (Prop_lut6_I4_O)        0.124     5.694 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_11/O
                         net (fo=1, unplaced)         0.665     6.359    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_11_n_2
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.996 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     7.005    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[0]_i_2_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.122 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.122    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[4]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.239 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.239    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[8]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.356 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.356    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[12]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.473 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.473    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[16]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.590 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.590    bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[20]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.822 r  bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.822    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[27]_1[0]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=35127, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[24]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[24]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                  3.176    




