arch = "AArch64"
name = "Break2.news1"
symbolic = ["x", "y"]

page_table_setup = """
option default_tables = false;
physical pa1;
intermediate ipa1;

s2table vm_stage2 0x240000  {
    ipa1 |-> pa1 at level 3;
    ipa1 ?-> invalid at level 3;
    identity pa_to_ipa(0x1000) with code;


    s1table vm_stage1 0x280000  {
        x |-> invalid at level 3;
        x ?-> ipa1 at level 3;

        identity pa_to_va(0x1000) with code;
    }
}

s1table hyp_map 0x200000 {
    identity 0x2000 with code;
    s2table vm_stage2;
    s1table vm_stage1;
}

*pa1 = 1;
"""

[thread.0]
code = """
    STR X0,[X1]
    DSB SY
    TLBI IPAS2E1IS,X4
    DSB SY
    TLBI VMALLE1IS
    DSB SY
    STR X2,[X3]
"""

[thread.0.reset]
R0 = "extz(0b0, 64)"
R1 = "pte3(ipa1, vm_stage2)"
R2 = "mkdesc3(oa=ipa1)"
R3 = "pte3(x, vm_stage1)"
R4 = "bvlshr(ipa1, extz(0xC, 64))"

VTTBR_EL2 = "ttbr(vmid=0x0000, base=vm_stage2)"
TTBR0_EL2 = "ttbr(asid=0x0000, base=hyp_map)"
"PSTATE.EL" = "0b10"

[thread.1]
code = """
    LDR X0,[X1]
"""

[thread.1.reset]
R1 = "x"
VBAR_EL1 = "extz(0x1000, 64)"
VBAR_EL2 = "extz(0x2000, 64)"

TTBR0_EL1 = "ttbr(asid=0x0000, base=vm_stage1)"
VTTBR_EL2 = "ttbr(vmid=0x0000, base=vm_stage2)"
TTBR0_EL2 = "ttbr(asid=0x0000, base=hyp_map)"

"PSTATE.EL" = "0b00"
"PSTATE.SP" = "0b0"

[section.thread1_el1_handler]
address = "0x1400"
code = """
    MOV X0,#2
"""

[section.thread1_el2_handler]
address = "0x2400"
code = """
    MOV X0,#3
"""

[final]
assertion = "1:X0=1"
