|LED_ON
clk => clockm:fS1.clkS
clk => clockm:fS1_25MHZ.clkS
clk => sirene:fs1_buzzer.clk
clk => top_level_adc:test_ACD.clk
clk => vga_display:FS4.clk
segment[0] <> vga_display:FS4.segment[0]
segment[0] <> segment[0]
segment[1] <> vga_display:FS4.segment[1]
segment[1] <> segment[1]
segment[2] <> vga_display:FS4.segment[2]
segment[2] <> segment[2]
segment[3] <> vga_display:FS4.segment[3]
segment[3] <> segment[3]
segment[4] <> vga_display:FS4.segment[4]
segment[4] <> segment[4]
segment[5] <> vga_display:FS4.segment[5]
segment[5] <> segment[5]
segment[6] <> vga_display:FS4.segment[6]
segment[6] <> segment[6]
segment[7] <> vga_display:FS4.segment[7]
segment[7] <> segment[7]
segment2[0] <> vga_display:FS4.segment2[0]
segment2[0] <> segment2[0]
segment2[1] <> vga_display:FS4.segment2[1]
segment2[1] <> segment2[1]
segment2[2] <> vga_display:FS4.segment2[2]
segment2[2] <> segment2[2]
segment2[3] <> vga_display:FS4.segment2[3]
segment2[3] <> segment2[3]
segment2[4] <> vga_display:FS4.segment2[4]
segment2[4] <> segment2[4]
segment2[5] <> vga_display:FS4.segment2[5]
segment2[5] <> segment2[5]
segment2[6] <> vga_display:FS4.segment2[6]
segment2[6] <> segment2[6]
segment2[7] <> vga_display:FS4.segment2[7]
segment2[7] <> segment2[7]
segment3[0] <> vga_display:FS4.segment3[0]
segment3[0] <> segment3[0]
segment3[1] <> vga_display:FS4.segment3[1]
segment3[1] <> segment3[1]
segment3[2] <> vga_display:FS4.segment3[2]
segment3[2] <> segment3[2]
segment3[3] <> vga_display:FS4.segment3[3]
segment3[3] <> segment3[3]
segment3[4] <> vga_display:FS4.segment3[4]
segment3[4] <> segment3[4]
segment3[5] <> vga_display:FS4.segment3[5]
segment3[5] <> segment3[5]
segment3[6] <> vga_display:FS4.segment3[6]
segment3[6] <> segment3[6]
segment3[7] <> vga_display:FS4.segment3[7]
segment3[7] <> segment3[7]
segment4[0] <> vga_display:FS4.segment4[0]
segment4[0] <> segment4[0]
segment4[1] <> vga_display:FS4.segment4[1]
segment4[1] <> segment4[1]
segment4[2] <> vga_display:FS4.segment4[2]
segment4[2] <> segment4[2]
segment4[3] <> vga_display:FS4.segment4[3]
segment4[3] <> segment4[3]
segment4[4] <> vga_display:FS4.segment4[4]
segment4[4] <> segment4[4]
segment4[5] <> vga_display:FS4.segment4[5]
segment4[5] <> segment4[5]
segment4[6] <> vga_display:FS4.segment4[6]
segment4[6] <> segment4[6]
segment4[7] <> vga_display:FS4.segment4[7]
segment4[7] <> segment4[7]
segment5[0] <> vga_display:FS4.segment5[0]
segment5[0] <> segment5[0]
segment5[1] <> vga_display:FS4.segment5[1]
segment5[1] <> segment5[1]
segment5[2] <> vga_display:FS4.segment5[2]
segment5[2] <> segment5[2]
segment5[3] <> vga_display:FS4.segment5[3]
segment5[3] <> segment5[3]
segment5[4] <> vga_display:FS4.segment5[4]
segment5[4] <> segment5[4]
segment5[5] <> vga_display:FS4.segment5[5]
segment5[5] <> segment5[5]
segment5[6] <> vga_display:FS4.segment5[6]
segment5[6] <> segment5[6]
segment5[7] <> vga_display:FS4.segment5[7]
segment5[7] <> segment5[7]
segment6[0] <> vga_display:FS4.segment6[0]
segment6[0] <> segment6[0]
segment6[1] <> vga_display:FS4.segment6[1]
segment6[1] <> segment6[1]
segment6[2] <> vga_display:FS4.segment6[2]
segment6[2] <> segment6[2]
segment6[3] <> vga_display:FS4.segment6[3]
segment6[3] <> segment6[3]
segment6[4] <> vga_display:FS4.segment6[4]
segment6[4] <> segment6[4]
segment6[5] <> vga_display:FS4.segment6[5]
segment6[5] <> segment6[5]
segment6[6] <> vga_display:FS4.segment6[6]
segment6[6] <> segment6[6]
segment6[7] <> vga_display:FS4.segment6[7]
segment6[7] <> segment6[7]
SW[0] => max_value:fs2_value.total[0]
SW[0] => LED[0].DATAIN
SW[1] => max_value:fs2_value.total[1]
SW[1] => LED[1].DATAIN
SW[2] => max_value:fs2_value.total[2]
SW[2] => LED[2].DATAIN
SW[3] => max_value:fs2_value.total[3]
SW[3] => LED[3].DATAIN
SW[4] => LED[4].DATAIN
SW[5] => LED[5].DATAIN
SW[6] => changementvaleur:change.SW[0]
SW[6] => LED[6].DATAIN
SW[7] => changementvaleur:change.SW[1]
SW[7] => LED[7].DATAIN
SW[8] => changementvaleur:change.SW[2]
SW[8] => LED[8].DATAIN
SW[9] => changementvaleur:change.SW[3]
SW[9] => LED[9].DATAIN
SER1 <= registerled:FSLED1.SER
SCLK1 <= registerled:FSLED1.SCLK
SER2 <= registerled:FSLED2.SER
SCLK2 <= registerled:FSLED2.SCLK
RESET1 <= registerled:FSLED1.RESET
RESET2 <= registerled:FSLED2.RESET
SRCLK1 <> registerled:FSLED1.SRCLK
SRCLK2 <> registerled:FSLED2.SRCLK
buzzer <= sirene:fs1_buzzer.buzzer
boutton => blocka.CLK
VGA_HS <= vga_display:FS4.VGA_HS
VGA_VS <= vga_display:FS4.VGA_VS
VGA_R[0] <= vga_display:FS4.VGA_R[0]
VGA_R[1] <= vga_display:FS4.VGA_R[1]
VGA_R[2] <= vga_display:FS4.VGA_R[2]
VGA_R[3] <= vga_display:FS4.VGA_R[3]
VGA_G[0] <= vga_display:FS4.VGA_G[0]
VGA_G[1] <= vga_display:FS4.VGA_G[1]
VGA_G[2] <= vga_display:FS4.VGA_G[2]
VGA_G[3] <= vga_display:FS4.VGA_G[3]
VGA_B[0] <= vga_display:FS4.VGA_B[0]
VGA_B[1] <= vga_display:FS4.VGA_B[1]
VGA_B[2] <= vga_display:FS4.VGA_B[2]
VGA_B[3] <= vga_display:FS4.VGA_B[3]
LED[0] <= SW[0].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= SW[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= SW[2].DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= SW[3].DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= SW[4].DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= SW[5].DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= SW[6].DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= SW[7].DB_MAX_OUTPUT_PORT_TYPE
LED[8] <= SW[8].DB_MAX_OUTPUT_PORT_TYPE
LED[9] <= SW[9].DB_MAX_OUTPUT_PORT_TYPE


|LED_ON|clockM:fS1
clkS => clockout~reg0.CLK
clkS => num[0].CLK
clkS => num[1].CLK
clkS => num[2].CLK
clkS => num[3].CLK
clkS => num[4].CLK
clkS => num[5].CLK
clkS => num[6].CLK
clkS => num[7].CLK
clkS => num[8].CLK
clkS => num[9].CLK
clkS => num[10].CLK
clkS => num[11].CLK
clkS => num[12].CLK
clkS => num[13].CLK
clkS => num[14].CLK
clkS => num[15].CLK
clkS => num[16].CLK
clkS => num[17].CLK
clkS => num[18].CLK
clkS => num[19].CLK
clkS => num[20].CLK
clkS => num[21].CLK
clkS => num[22].CLK
clkS => num[23].CLK
clkS => num[24].CLK
clkS => num[25].CLK
clockout <= clockout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LED_ON|clockM:fS1_25MHZ
clkS => clockout~reg0.CLK
clkS => num[0].CLK
clkS => num[1].CLK
clockout <= clockout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LED_ON|Sirene:fs1_buzzer
clk => buzzer~reg0.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => temp[8].CLK
clk => temp[9].CLK
clk => temp[10].CLK
clk => temp[11].CLK
clk => temp[12].CLK
clk => temp[13].CLK
clk => temp[14].CLK
clk => temp[15].CLK
clk => temp[16].CLK
clk => temp[17].CLK
clk => temp[18].CLK
clk => temp[19].CLK
clk => temp[20].CLK
clk => temp[21].CLK
clk => temp[22].CLK
clk => temp[23].CLK
clk => temp[24].CLK
clk => temp[25].CLK
clk => temp[26].CLK
clk => temp[27].CLK
clk => temp[28].CLK
clk => temp[29].CLK
clk => temp[30].CLK
clk => temp[31].CLK
clk => switch.CLK
clk => temp2[0].CLK
clk => temp2[1].CLK
clk => temp2[2].CLK
clk => temp2[3].CLK
clk => temp2[4].CLK
clk => temp2[5].CLK
clk => temp2[6].CLK
clk => temp2[7].CLK
clk => temp2[8].CLK
clk => temp2[9].CLK
clk => temp2[10].CLK
clk => temp2[11].CLK
clk => temp2[12].CLK
clk => temp2[13].CLK
clk => temp2[14].CLK
clk => temp2[15].CLK
clk => temp2[16].CLK
clk => temp2[17].CLK
clk => temp2[18].CLK
clk => temp2[19].CLK
clk => temp2[20].CLK
clk => temp2[21].CLK
clk => temp2[22].CLK
clk => temp2[23].CLK
clk => temp2[24].CLK
clk => temp2[25].CLK
clk => temp2[26].CLK
clk => temp2[27].CLK
clk => temp2[28].CLK
clk => temp2[29].CLK
clk => temp2[30].CLK
clk => temp2[31].CLK
selec[1] => Equal0.IN1
selec[1] => Equal1.IN1
selec[1] => Equal2.IN1
selec[0] => Equal0.IN0
selec[0] => Equal1.IN0
selec[0] => Equal2.IN0
buzzer <= buzzer~reg0.DB_MAX_OUTPUT_PORT_TYPE
valeur[0] => LessThan0.IN64
valeur[0] => Mult0.IN55
valeur[0] => Mult1.IN56
valeur[1] => LessThan0.IN63
valeur[1] => Mult0.IN54
valeur[1] => Mult1.IN55
valeur[2] => LessThan0.IN62
valeur[2] => Mult0.IN53
valeur[2] => Mult1.IN54
valeur[3] => LessThan0.IN61
valeur[3] => Mult0.IN52
valeur[3] => Mult1.IN53
valeur[4] => LessThan0.IN60
valeur[4] => Mult0.IN51
valeur[4] => Mult1.IN52
valeur[5] => LessThan0.IN59
valeur[5] => Mult0.IN50
valeur[5] => Mult1.IN51
valeur[6] => LessThan0.IN58
valeur[6] => Mult0.IN49
valeur[6] => Mult1.IN50
valeur[7] => LessThan0.IN57
valeur[7] => Mult0.IN48
valeur[7] => Mult1.IN49
valeur[8] => LessThan0.IN56
valeur[8] => Mult0.IN47
valeur[8] => Mult1.IN48
valeur[9] => LessThan0.IN55
valeur[9] => Mult0.IN46
valeur[9] => Mult1.IN47
valeur[10] => LessThan0.IN54
valeur[10] => Mult0.IN45
valeur[10] => Mult1.IN46
valeur[11] => LessThan0.IN53
valeur[11] => Mult0.IN44
valeur[11] => Mult1.IN45
valeur[12] => LessThan0.IN52
valeur[12] => Mult0.IN43
valeur[12] => Mult1.IN44
valeur[13] => LessThan0.IN51
valeur[13] => Mult0.IN42
valeur[13] => Mult1.IN43
valeur[14] => LessThan0.IN50
valeur[14] => Mult0.IN41
valeur[14] => Mult1.IN42
valeur[15] => LessThan0.IN49
valeur[15] => Mult0.IN40
valeur[15] => Mult1.IN41
valeur[16] => LessThan0.IN48
valeur[16] => Mult0.IN39
valeur[16] => Mult1.IN40
valeur[17] => LessThan0.IN47
valeur[17] => Mult0.IN38
valeur[17] => Mult1.IN39
valeur[18] => LessThan0.IN46
valeur[18] => Mult0.IN37
valeur[18] => Mult1.IN38
valeur[19] => LessThan0.IN45
valeur[19] => Mult0.IN36
valeur[19] => Mult1.IN37
valeur[20] => LessThan0.IN44
valeur[20] => Mult0.IN35
valeur[20] => Mult1.IN36
valeur[21] => LessThan0.IN43
valeur[21] => Mult0.IN34
valeur[21] => Mult1.IN35
valeur[22] => LessThan0.IN42
valeur[22] => Mult0.IN33
valeur[22] => Mult1.IN34
valeur[23] => LessThan0.IN41
valeur[23] => Mult0.IN32
valeur[23] => Mult1.IN33
valeur[24] => LessThan0.IN40
valeur[24] => Mult0.IN31
valeur[24] => Mult1.IN32
valeur[25] => LessThan0.IN39
valeur[25] => Mult0.IN30
valeur[25] => Mult1.IN31
valeur[26] => LessThan0.IN38
valeur[26] => Mult0.IN29
valeur[26] => Mult1.IN30
valeur[27] => LessThan0.IN37
valeur[27] => Mult0.IN28
valeur[27] => Mult1.IN29
valeur[28] => LessThan0.IN36
valeur[28] => Mult0.IN27
valeur[28] => Mult1.IN28
valeur[29] => LessThan0.IN35
valeur[29] => Mult0.IN26
valeur[29] => Mult1.IN27
valeur[30] => LessThan0.IN34
valeur[30] => Mult0.IN25
valeur[30] => Mult1.IN26
valeur[31] => LessThan0.IN33
valeur[31] => Mult0.IN24
valeur[31] => Mult1.IN25


|LED_ON|EtatFeu:fs2
clkS => temp2[0].CLK
clkS => temp2[1].CLK
clkS => temp2[2].CLK
clkS => temp2[3].CLK
clkS => temp[0].CLK
clkS => temp[1].CLK
clkS => temp[2].CLK
clkS => temp[3].CLK
clkS => clkOut~reg0.CLK
clkS => count2[0].CLK
clkS => count2[1].CLK
clkS => count2[2].CLK
clkS => count2[3].CLK
clkS => count2[4].CLK
clkS => count2[5].CLK
clkS => count2[6].CLK
clkS => count2[7].CLK
clkS => count2[8].CLK
clkS => count2[9].CLK
clkS => count2[10].CLK
clkS => count2[11].CLK
clkS => count2[12].CLK
clkS => count2[13].CLK
clkS => count2[14].CLK
clkS => count2[15].CLK
clkS => count2[16].CLK
clkS => count2[17].CLK
clkS => count2[18].CLK
clkS => count2[19].CLK
clkS => count2[20].CLK
clkS => count2[21].CLK
clkS => count2[22].CLK
clkS => count2[23].CLK
clkS => count2[24].CLK
clkS => count2[25].CLK
clkS => count2[26].CLK
clkS => count2[27].CLK
clkS => count2[28].CLK
clkS => count2[29].CLK
clkS => count2[30].CLK
clkS => count2[31].CLK
clkS => passage.CLK
stdby => passage.OUTPUTSELECT
stdby => temp.OUTPUTSELECT
stdby => temp.OUTPUTSELECT
stdby => temp.OUTPUTSELECT
stdby => temp.OUTPUTSELECT
stdby => temp2.OUTPUTSELECT
stdby => temp2.OUTPUTSELECT
stdby => temp2.OUTPUTSELECT
stdby => temp2.OUTPUTSELECT
stdby => passage.OUTPUTSELECT
stdby => temp2[0].ALOAD
stdby => temp2[1].ALOAD
stdby => temp2[2].ALOAD
stdby => temp2[3].ALOAD
stdby => temp[0].ALOAD
stdby => temp[1].ALOAD
stdby => temp[2].ALOAD
stdby => temp[3].ALOAD
stdby => dizaine[0]$latch.LATCH_ENABLE
stdby => dizaine[1]$latch.LATCH_ENABLE
stdby => dizaine[2]$latch.LATCH_ENABLE
stdby => dizaine[3]$latch.LATCH_ENABLE
stdby => unite[0]$latch.LATCH_ENABLE
stdby => unite[1]$latch.LATCH_ENABLE
stdby => unite[2]$latch.LATCH_ENABLE
stdby => unite[3]$latch.LATCH_ENABLE
stdby => count2[31].ENA
stdby => count2[30].ENA
stdby => count2[29].ENA
stdby => count2[28].ENA
stdby => count2[27].ENA
stdby => count2[26].ENA
stdby => count2[25].ENA
stdby => count2[24].ENA
stdby => count2[23].ENA
stdby => count2[22].ENA
stdby => count2[21].ENA
stdby => count2[20].ENA
stdby => count2[19].ENA
stdby => count2[18].ENA
stdby => count2[17].ENA
stdby => count2[16].ENA
stdby => count2[15].ENA
stdby => count2[14].ENA
stdby => count2[13].ENA
stdby => count2[12].ENA
stdby => count2[11].ENA
stdby => count2[10].ENA
stdby => count2[9].ENA
stdby => count2[8].ENA
stdby => count2[7].ENA
stdby => count2[6].ENA
stdby => count2[5].ENA
stdby => count2[4].ENA
stdby => count2[3].ENA
stdby => count2[2].ENA
stdby => count2[1].ENA
stdby => count2[0].ENA
stdby => temp2[0].ENA
stdby => clkOut~reg0.ENA
stdby => temp[3].ENA
stdby => temp[2].ENA
stdby => temp[1].ENA
stdby => temp[0].ENA
stdby => temp2[3].ENA
stdby => temp2[2].ENA
stdby => temp2[1].ENA
clkOut <= clkOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxV[0] => count2.DATAB
maxV[1] => count2.DATAB
maxV[2] => count2.DATAB
maxV[3] => count2.DATAB
maxV[4] => count2.DATAB
maxV[5] => count2.DATAB
maxV[6] => count2.DATAB
maxV[7] => count2.DATAB
maxV[8] => count2.DATAB
maxV[9] => count2.DATAB
maxV[10] => count2.DATAB
maxV[11] => count2.DATAB
maxV[12] => count2.DATAB
maxV[13] => count2.DATAB
maxV[14] => count2.DATAB
maxV[15] => count2.DATAB
maxV[16] => count2.DATAB
maxV[17] => count2.DATAB
maxV[18] => count2.DATAB
maxV[19] => count2.DATAB
maxV[20] => count2.DATAB
maxV[21] => count2.DATAB
maxV[22] => count2.DATAB
maxV[23] => count2.DATAB
maxV[24] => count2.DATAB
maxV[25] => count2.DATAB
maxV[26] => count2.DATAB
maxV[27] => count2.DATAB
maxV[28] => count2.DATAB
maxV[29] => count2.DATAB
maxV[30] => count2.DATAB
maxV[31] => count2.DATAB
dizaine[3] <= dizaine[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dizaine[2] <= dizaine[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dizaine[1] <= dizaine[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dizaine[0] <= dizaine[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
unite[3] <= unite[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
unite[2] <= unite[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
unite[1] <= unite[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
unite[0] <= unite[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
valeur[0] <= count2[0].DB_MAX_OUTPUT_PORT_TYPE
valeur[1] <= count2[1].DB_MAX_OUTPUT_PORT_TYPE
valeur[2] <= count2[2].DB_MAX_OUTPUT_PORT_TYPE
valeur[3] <= count2[3].DB_MAX_OUTPUT_PORT_TYPE
valeur[4] <= count2[4].DB_MAX_OUTPUT_PORT_TYPE
valeur[5] <= count2[5].DB_MAX_OUTPUT_PORT_TYPE
valeur[6] <= count2[6].DB_MAX_OUTPUT_PORT_TYPE
valeur[7] <= count2[7].DB_MAX_OUTPUT_PORT_TYPE
valeur[8] <= count2[8].DB_MAX_OUTPUT_PORT_TYPE
valeur[9] <= count2[9].DB_MAX_OUTPUT_PORT_TYPE
valeur[10] <= count2[10].DB_MAX_OUTPUT_PORT_TYPE
valeur[11] <= count2[11].DB_MAX_OUTPUT_PORT_TYPE
valeur[12] <= count2[12].DB_MAX_OUTPUT_PORT_TYPE
valeur[13] <= count2[13].DB_MAX_OUTPUT_PORT_TYPE
valeur[14] <= count2[14].DB_MAX_OUTPUT_PORT_TYPE
valeur[15] <= count2[15].DB_MAX_OUTPUT_PORT_TYPE
valeur[16] <= count2[16].DB_MAX_OUTPUT_PORT_TYPE
valeur[17] <= count2[17].DB_MAX_OUTPUT_PORT_TYPE
valeur[18] <= count2[18].DB_MAX_OUTPUT_PORT_TYPE
valeur[19] <= count2[19].DB_MAX_OUTPUT_PORT_TYPE
valeur[20] <= count2[20].DB_MAX_OUTPUT_PORT_TYPE
valeur[21] <= count2[21].DB_MAX_OUTPUT_PORT_TYPE
valeur[22] <= count2[22].DB_MAX_OUTPUT_PORT_TYPE
valeur[23] <= count2[23].DB_MAX_OUTPUT_PORT_TYPE
valeur[24] <= count2[24].DB_MAX_OUTPUT_PORT_TYPE
valeur[25] <= count2[25].DB_MAX_OUTPUT_PORT_TYPE
valeur[26] <= count2[26].DB_MAX_OUTPUT_PORT_TYPE
valeur[27] <= count2[27].DB_MAX_OUTPUT_PORT_TYPE
valeur[28] <= count2[28].DB_MAX_OUTPUT_PORT_TYPE
valeur[29] <= count2[29].DB_MAX_OUTPUT_PORT_TYPE
valeur[30] <= count2[30].DB_MAX_OUTPUT_PORT_TYPE
valeur[31] <= count2[31].DB_MAX_OUTPUT_PORT_TYPE


|LED_ON|max_value:fs2_value
clock => counter[0]~reg0.CLK
clock => counter[1]~reg0.CLK
clock => counter[2]~reg0.CLK
clock => counter[3]~reg0.CLK
clock => counter[4]~reg0.CLK
clock => counter[5]~reg0.CLK
clock => counter[6]~reg0.CLK
clock => counter[7]~reg0.CLK
clock => counter[8]~reg0.CLK
clock => counter[9]~reg0.CLK
clock => counter[10]~reg0.CLK
clock => counter[11]~reg0.CLK
clock => counter[12]~reg0.CLK
clock => counter[13]~reg0.CLK
clock => counter[14]~reg0.CLK
clock => counter[15]~reg0.CLK
clock => counter[16]~reg0.CLK
clock => counter[17]~reg0.CLK
clock => counter[18]~reg0.CLK
clock => counter[19]~reg0.CLK
clock => counter[20]~reg0.CLK
clock => counter[21]~reg0.CLK
clock => counter[22]~reg0.CLK
clock => counter[23]~reg0.CLK
clock => counter[24]~reg0.CLK
clock => counter[25]~reg0.CLK
clock => counter[26]~reg0.CLK
clock => counter[27]~reg0.CLK
clock => counter[28]~reg0.CLK
clock => counter[29]~reg0.CLK
clock => counter[30]~reg0.CLK
clock => counter[31]~reg0.CLK
stdby => counter[0].OUTPUTSELECT
stdby => counter[1].OUTPUTSELECT
stdby => counter[2].OUTPUTSELECT
stdby => counter[3].OUTPUTSELECT
stdby => counter[4].OUTPUTSELECT
stdby => counter[5].OUTPUTSELECT
stdby => counter[6].OUTPUTSELECT
stdby => counter[7].OUTPUTSELECT
stdby => counter[8].OUTPUTSELECT
stdby => counter[9].OUTPUTSELECT
stdby => counter[10].OUTPUTSELECT
stdby => counter[11].OUTPUTSELECT
stdby => counter[12].OUTPUTSELECT
stdby => counter[13].OUTPUTSELECT
stdby => counter[14].OUTPUTSELECT
stdby => counter[15].OUTPUTSELECT
stdby => counter[16].OUTPUTSELECT
stdby => counter[17].OUTPUTSELECT
stdby => counter[18].OUTPUTSELECT
stdby => counter[19].OUTPUTSELECT
stdby => counter[20].OUTPUTSELECT
stdby => counter[21].OUTPUTSELECT
stdby => counter[22].OUTPUTSELECT
stdby => counter[23].OUTPUTSELECT
stdby => counter[24].OUTPUTSELECT
stdby => counter[25].OUTPUTSELECT
stdby => counter[26].OUTPUTSELECT
stdby => counter[27].OUTPUTSELECT
stdby => counter[28].OUTPUTSELECT
stdby => counter[29].OUTPUTSELECT
stdby => counter[30].OUTPUTSELECT
stdby => counter[31].OUTPUTSELECT
stdby => temp[3].OUTPUTSELECT
stdby => temp[3].OUTPUTSELECT
stdby => temp[2].OUTPUTSELECT
stdby => temp[1].OUTPUTSELECT
stdby => maxV[31].IN1
maxV[0] <= maxV[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[1] <= maxV[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[2] <= maxV[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[3] <= maxV[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[4] <= maxV[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[5] <= maxV[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[6] <= maxV[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[7] <= maxV[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[8] <= maxV[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[9] <= maxV[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[10] <= maxV[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[11] <= maxV[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[12] <= maxV[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[13] <= maxV[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[14] <= maxV[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[15] <= maxV[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[16] <= maxV[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[17] <= maxV[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[18] <= maxV[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[19] <= maxV[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[20] <= maxV[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[21] <= maxV[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[22] <= maxV[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[23] <= maxV[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[24] <= maxV[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[25] <= maxV[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[26] <= maxV[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[27] <= maxV[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[28] <= maxV[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[29] <= maxV[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[30] <= maxV[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
maxV[31] <= maxV[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
TAB_LED1[7] <= <GND>
TAB_LED1[6] <= <GND>
TAB_LED1[5] <= TAB_LED1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
TAB_LED1[4] <= TAB_LED1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
TAB_LED1[3] <= TAB_LED1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
TAB_LED1[2] <= TAB_LED1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
TAB_LED1[1] <= TAB_LED1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
TAB_LED1[0] <= <GND>
TAB_LED2[7] <= <GND>
TAB_LED2[6] <= <GND>
TAB_LED2[5] <= TAB_LED2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
TAB_LED2[4] <= TAB_LED2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
TAB_LED2[3] <= TAB_LED2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
TAB_LED2[2] <= TAB_LED2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
TAB_LED2[1] <= TAB_LED2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
TAB_LED2[0] <= <GND>
result[0] <= afficheur:fState.resultS[0]
result[1] <= afficheur:fState.resultS[1]
result[2] <= afficheur:fState.resultS[2]
result[3] <= afficheur:fState.resultS[3]
result[4] <= afficheur:fState.resultS[4]
result[5] <= afficheur:fState.resultS[5]
result[6] <= afficheur:fState.resultS[6]
result[7] <= afficheur:fState.resultS[7]
result2[0] <= afficheur:fState2.resultS[0]
result2[1] <= afficheur:fState2.resultS[1]
result2[2] <= afficheur:fState2.resultS[2]
result2[3] <= afficheur:fState2.resultS[3]
result2[4] <= afficheur:fState2.resultS[4]
result2[5] <= afficheur:fState2.resultS[5]
result2[6] <= afficheur:fState2.resultS[6]
result2[7] <= afficheur:fState2.resultS[7]
selecBuzzer[1] <= selecBuzzer[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
selecBuzzer[0] <= selecBuzzer[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
counter[0] <> counter[0]~reg0
counter[1] <> counter[1]~reg0
counter[2] <> counter[2]~reg0
counter[3] <> counter[3]~reg0
counter[4] <> counter[4]~reg0
counter[5] <> counter[5]~reg0
counter[6] <> counter[6]~reg0
counter[7] <> counter[7]~reg0
counter[8] <> counter[8]~reg0
counter[9] <> counter[9]~reg0
counter[10] <> counter[10]~reg0
counter[11] <> counter[11]~reg0
counter[12] <> counter[12]~reg0
counter[13] <> counter[13]~reg0
counter[14] <> counter[14]~reg0
counter[15] <> counter[15]~reg0
counter[16] <> counter[16]~reg0
counter[17] <> counter[17]~reg0
counter[18] <> counter[18]~reg0
counter[19] <> counter[19]~reg0
counter[20] <> counter[20]~reg0
counter[21] <> counter[21]~reg0
counter[22] <> counter[22]~reg0
counter[23] <> counter[23]~reg0
counter[24] <> counter[24]~reg0
counter[25] <> counter[25]~reg0
counter[26] <> counter[26]~reg0
counter[27] <> counter[27]~reg0
counter[28] <> counter[28]~reg0
counter[29] <> counter[29]~reg0
counter[30] <> counter[30]~reg0
counter[31] <> counter[31]~reg0
maxV1[0] => maxV.DATAB
maxV1[1] => maxV.DATAB
maxV1[2] => maxV.DATAB
maxV1[3] => maxV.DATAB
maxV1[4] => maxV.DATAB
maxV1[5] => maxV.DATAB
maxV1[6] => maxV.DATAB
maxV1[7] => maxV.DATAB
maxV1[8] => maxV.DATAB
maxV1[9] => maxV.DATAB
maxV1[10] => maxV.DATAB
maxV1[11] => maxV.DATAB
maxV1[12] => maxV.DATAB
maxV1[13] => maxV.DATAB
maxV1[14] => maxV.DATAB
maxV1[15] => maxV.DATAB
maxV1[16] => maxV.DATAB
maxV1[17] => maxV.DATAB
maxV1[18] => maxV.DATAB
maxV1[19] => maxV.DATAB
maxV1[20] => maxV.DATAB
maxV1[21] => maxV.DATAB
maxV1[22] => maxV.DATAB
maxV1[23] => maxV.DATAB
maxV1[24] => maxV.DATAB
maxV1[25] => maxV.DATAB
maxV1[26] => maxV.DATAB
maxV1[27] => maxV.DATAB
maxV1[28] => maxV.DATAB
maxV1[29] => maxV.DATAB
maxV1[30] => maxV.DATAB
maxV1[31] => maxV.DATAB
maxV2[0] => maxV.DATAB
maxV2[1] => maxV.DATAB
maxV2[2] => maxV.DATAB
maxV2[3] => maxV.DATAB
maxV2[4] => maxV.DATAB
maxV2[5] => maxV.DATAB
maxV2[6] => maxV.DATAB
maxV2[7] => maxV.DATAB
maxV2[8] => maxV.DATAB
maxV2[9] => maxV.DATAB
maxV2[10] => maxV.DATAB
maxV2[11] => maxV.DATAB
maxV2[12] => maxV.DATAB
maxV2[13] => maxV.DATAB
maxV2[14] => maxV.DATAB
maxV2[15] => maxV.DATAB
maxV2[16] => maxV.DATAB
maxV2[17] => maxV.DATAB
maxV2[18] => maxV.DATAB
maxV2[19] => maxV.DATAB
maxV2[20] => maxV.DATAB
maxV2[21] => maxV.DATAB
maxV2[22] => maxV.DATAB
maxV2[23] => maxV.DATAB
maxV2[24] => maxV.DATAB
maxV2[25] => maxV.DATAB
maxV2[26] => maxV.DATAB
maxV2[27] => maxV.DATAB
maxV2[28] => maxV.DATAB
maxV2[29] => maxV.DATAB
maxV2[30] => maxV.DATAB
maxV2[31] => maxV.DATAB
maxV3[0] => maxV.DATAB
maxV3[1] => maxV.DATAB
maxV3[2] => maxV.DATAB
maxV3[3] => maxV.DATAB
maxV3[4] => maxV.DATAB
maxV3[5] => maxV.DATAB
maxV3[6] => maxV.DATAB
maxV3[7] => maxV.DATAB
maxV3[8] => maxV.DATAB
maxV3[9] => maxV.DATAB
maxV3[10] => maxV.DATAB
maxV3[11] => maxV.DATAB
maxV3[12] => maxV.DATAB
maxV3[13] => maxV.DATAB
maxV3[14] => maxV.DATAB
maxV3[15] => maxV.DATAB
maxV3[16] => maxV.DATAB
maxV3[17] => maxV.DATAB
maxV3[18] => maxV.DATAB
maxV3[19] => maxV.DATAB
maxV3[20] => maxV.DATAB
maxV3[21] => maxV.DATAB
maxV3[22] => maxV.DATAB
maxV3[23] => maxV.DATAB
maxV3[24] => maxV.DATAB
maxV3[25] => maxV.DATAB
maxV3[26] => maxV.DATAB
maxV3[27] => maxV.DATAB
maxV3[28] => maxV.DATAB
maxV3[29] => maxV.DATAB
maxV3[30] => maxV.DATAB
maxV3[31] => maxV.DATAB
maxV4[0] => maxV.DATAB
maxV4[1] => maxV.DATAB
maxV4[2] => maxV.DATAB
maxV4[3] => maxV.DATAB
maxV4[4] => maxV.DATAB
maxV4[5] => maxV.DATAB
maxV4[6] => maxV.DATAB
maxV4[7] => maxV.DATAB
maxV4[8] => maxV.DATAB
maxV4[9] => maxV.DATAB
maxV4[10] => maxV.DATAB
maxV4[11] => maxV.DATAB
maxV4[12] => maxV.DATAB
maxV4[13] => maxV.DATAB
maxV4[14] => maxV.DATAB
maxV4[15] => maxV.DATAB
maxV4[16] => maxV.DATAB
maxV4[17] => maxV.DATAB
maxV4[18] => maxV.DATAB
maxV4[19] => maxV.DATAB
maxV4[20] => maxV.DATAB
maxV4[21] => maxV.DATAB
maxV4[22] => maxV.DATAB
maxV4[23] => maxV.DATAB
maxV4[24] => maxV.DATAB
maxV4[25] => maxV.DATAB
maxV4[26] => maxV.DATAB
maxV4[27] => maxV.DATAB
maxV4[28] => maxV.DATAB
maxV4[29] => maxV.DATAB
maxV4[30] => maxV.DATAB
maxV4[31] => maxV.DATAB
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[0] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[1] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[2] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT
total[3] => maxV.OUTPUTSELECT


|LED_ON|max_value:fs2_value|afficheur:fState
valeur[3] => Equal0.IN3
valeur[3] => Equal1.IN3
valeur[3] => Equal2.IN2
valeur[3] => Equal3.IN3
valeur[3] => Equal4.IN2
valeur[3] => Equal5.IN3
valeur[3] => Equal6.IN1
valeur[3] => Equal7.IN3
valeur[3] => Equal8.IN2
valeur[3] => Equal9.IN3
valeur[2] => Equal0.IN2
valeur[2] => Equal1.IN2
valeur[2] => Equal2.IN3
valeur[2] => Equal3.IN2
valeur[2] => Equal4.IN1
valeur[2] => Equal5.IN1
valeur[2] => Equal6.IN3
valeur[2] => Equal7.IN2
valeur[2] => Equal8.IN1
valeur[2] => Equal9.IN1
valeur[1] => Equal0.IN1
valeur[1] => Equal1.IN1
valeur[1] => Equal2.IN1
valeur[1] => Equal3.IN1
valeur[1] => Equal4.IN3
valeur[1] => Equal5.IN2
valeur[1] => Equal6.IN2
valeur[1] => Equal7.IN1
valeur[1] => Equal8.IN0
valeur[1] => Equal9.IN0
valeur[0] => Equal0.IN0
valeur[0] => Equal1.IN0
valeur[0] => Equal2.IN0
valeur[0] => Equal3.IN0
valeur[0] => Equal4.IN0
valeur[0] => Equal5.IN0
valeur[0] => Equal6.IN0
valeur[0] => Equal7.IN0
valeur[0] => Equal8.IN3
valeur[0] => Equal9.IN2
valeur2[3] => Equal10.IN3
valeur2[3] => Equal11.IN3
valeur2[3] => Equal12.IN2
valeur2[3] => Equal13.IN3
valeur2[3] => Equal14.IN2
valeur2[3] => Equal15.IN3
valeur2[3] => Equal16.IN1
valeur2[3] => Equal17.IN3
valeur2[3] => Equal18.IN2
valeur2[3] => Equal19.IN3
valeur2[3] => Equal20.IN3
valeur2[2] => Equal10.IN2
valeur2[2] => Equal11.IN2
valeur2[2] => Equal12.IN3
valeur2[2] => Equal13.IN2
valeur2[2] => Equal14.IN1
valeur2[2] => Equal15.IN1
valeur2[2] => Equal16.IN3
valeur2[2] => Equal17.IN2
valeur2[2] => Equal18.IN1
valeur2[2] => Equal19.IN1
valeur2[2] => Equal20.IN2
valeur2[1] => Equal10.IN1
valeur2[1] => Equal11.IN1
valeur2[1] => Equal12.IN1
valeur2[1] => Equal13.IN1
valeur2[1] => Equal14.IN3
valeur2[1] => Equal15.IN2
valeur2[1] => Equal16.IN2
valeur2[1] => Equal17.IN1
valeur2[1] => Equal18.IN0
valeur2[1] => Equal19.IN0
valeur2[1] => Equal20.IN1
valeur2[0] => Equal10.IN0
valeur2[0] => Equal11.IN0
valeur2[0] => Equal12.IN0
valeur2[0] => Equal13.IN0
valeur2[0] => Equal14.IN0
valeur2[0] => Equal15.IN0
valeur2[0] => Equal16.IN0
valeur2[0] => Equal17.IN0
valeur2[0] => Equal18.IN3
valeur2[0] => Equal19.IN2
valeur2[0] => Equal20.IN0
enable => resultS[0].OUTPUTSELECT
enable => resultS[1].OUTPUTSELECT
enable => resultS[2].OUTPUTSELECT
enable => resultS[3].OUTPUTSELECT
enable => resultS[4].OUTPUTSELECT
enable => resultS[5].OUTPUTSELECT
enable => resultS[6].OUTPUTSELECT
enable => resultS[6].IN1
enable => process_0.IN0
enable => process_0.IN0
stdby => process_0.IN1
stdby => process_0.IN1
resultS[0] <= resultS[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[1] <= resultS[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[2] <= resultS[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[3] <= resultS[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[4] <= resultS[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[5] <= resultS[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[6] <= resultS[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[7] <= <VCC>


|LED_ON|max_value:fs2_value|afficheur:fState2
valeur[3] => Equal0.IN3
valeur[3] => Equal1.IN3
valeur[3] => Equal2.IN2
valeur[3] => Equal3.IN3
valeur[3] => Equal4.IN2
valeur[3] => Equal5.IN3
valeur[3] => Equal6.IN1
valeur[3] => Equal7.IN3
valeur[3] => Equal8.IN2
valeur[3] => Equal9.IN3
valeur[2] => Equal0.IN2
valeur[2] => Equal1.IN2
valeur[2] => Equal2.IN3
valeur[2] => Equal3.IN2
valeur[2] => Equal4.IN1
valeur[2] => Equal5.IN1
valeur[2] => Equal6.IN3
valeur[2] => Equal7.IN2
valeur[2] => Equal8.IN1
valeur[2] => Equal9.IN1
valeur[1] => Equal0.IN1
valeur[1] => Equal1.IN1
valeur[1] => Equal2.IN1
valeur[1] => Equal3.IN1
valeur[1] => Equal4.IN3
valeur[1] => Equal5.IN2
valeur[1] => Equal6.IN2
valeur[1] => Equal7.IN1
valeur[1] => Equal8.IN0
valeur[1] => Equal9.IN0
valeur[0] => Equal0.IN0
valeur[0] => Equal1.IN0
valeur[0] => Equal2.IN0
valeur[0] => Equal3.IN0
valeur[0] => Equal4.IN0
valeur[0] => Equal5.IN0
valeur[0] => Equal6.IN0
valeur[0] => Equal7.IN0
valeur[0] => Equal8.IN3
valeur[0] => Equal9.IN2
valeur2[3] => Equal10.IN3
valeur2[3] => Equal11.IN3
valeur2[3] => Equal12.IN2
valeur2[3] => Equal13.IN3
valeur2[3] => Equal14.IN2
valeur2[3] => Equal15.IN3
valeur2[3] => Equal16.IN1
valeur2[3] => Equal17.IN3
valeur2[3] => Equal18.IN2
valeur2[3] => Equal19.IN3
valeur2[3] => Equal20.IN3
valeur2[2] => Equal10.IN2
valeur2[2] => Equal11.IN2
valeur2[2] => Equal12.IN3
valeur2[2] => Equal13.IN2
valeur2[2] => Equal14.IN1
valeur2[2] => Equal15.IN1
valeur2[2] => Equal16.IN3
valeur2[2] => Equal17.IN2
valeur2[2] => Equal18.IN1
valeur2[2] => Equal19.IN1
valeur2[2] => Equal20.IN2
valeur2[1] => Equal10.IN1
valeur2[1] => Equal11.IN1
valeur2[1] => Equal12.IN1
valeur2[1] => Equal13.IN1
valeur2[1] => Equal14.IN3
valeur2[1] => Equal15.IN2
valeur2[1] => Equal16.IN2
valeur2[1] => Equal17.IN1
valeur2[1] => Equal18.IN0
valeur2[1] => Equal19.IN0
valeur2[1] => Equal20.IN1
valeur2[0] => Equal10.IN0
valeur2[0] => Equal11.IN0
valeur2[0] => Equal12.IN0
valeur2[0] => Equal13.IN0
valeur2[0] => Equal14.IN0
valeur2[0] => Equal15.IN0
valeur2[0] => Equal16.IN0
valeur2[0] => Equal17.IN0
valeur2[0] => Equal18.IN3
valeur2[0] => Equal19.IN2
valeur2[0] => Equal20.IN0
enable => resultS[0].OUTPUTSELECT
enable => resultS[1].OUTPUTSELECT
enable => resultS[2].OUTPUTSELECT
enable => resultS[3].OUTPUTSELECT
enable => resultS[4].OUTPUTSELECT
enable => resultS[5].OUTPUTSELECT
enable => resultS[6].OUTPUTSELECT
enable => resultS[6].IN1
enable => process_0.IN0
enable => process_0.IN0
stdby => process_0.IN1
stdby => process_0.IN1
resultS[0] <= resultS[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[1] <= resultS[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[2] <= resultS[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[3] <= resultS[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[4] <= resultS[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[5] <= resultS[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[6] <= resultS[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[7] <= <VCC>


|LED_ON|top_level_ADC:test_ACD
clk => hello_adc:qsys_u0.clk_clk
output[0] <= adc_sample_to_BCD:adc_sample_to_BCD_conv.ones[0]
output[1] <= adc_sample_to_BCD:adc_sample_to_BCD_conv.ones[1]
output[2] <= adc_sample_to_BCD:adc_sample_to_BCD_conv.ones[2]
output[3] <= adc_sample_to_BCD:adc_sample_to_BCD_conv.ones[3]
output2[0] <= adc_sample_to_BCD:adc_sample_to_BCD_conv.tenths[0]
output2[1] <= adc_sample_to_BCD:adc_sample_to_BCD_conv.tenths[1]
output2[2] <= adc_sample_to_BCD:adc_sample_to_BCD_conv.tenths[2]
output2[3] <= adc_sample_to_BCD:adc_sample_to_BCD_conv.tenths[3]
output3[0] <= adc_sample_to_BCD:adc_sample_to_BCD_conv.hundredths[0]
output3[1] <= adc_sample_to_BCD:adc_sample_to_BCD_conv.hundredths[1]
output3[2] <= adc_sample_to_BCD:adc_sample_to_BCD_conv.hundredths[2]
output3[3] <= adc_sample_to_BCD:adc_sample_to_BCD_conv.hundredths[3]


|LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv
adc_sample[0] => Mult0.IN24
adc_sample[1] => Mult0.IN23
adc_sample[2] => Mult0.IN22
adc_sample[3] => Mult0.IN21
adc_sample[4] => Mult0.IN20
adc_sample[5] => Mult0.IN19
adc_sample[6] => Mult0.IN18
adc_sample[7] => Mult0.IN17
adc_sample[8] => Mult0.IN16
adc_sample[9] => Mult0.IN15
adc_sample[10] => Mult0.IN14
adc_sample[11] => Mult0.IN13
vol[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
vol[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
vol[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
vol[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
vol[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
vol[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
vol[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
vol[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
vol[8] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
vol[9] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
vol[10] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
vol[11] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
vol[12] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
ones[0] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
ones[1] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
ones[2] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
ones[3] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
tenths[0] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
tenths[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
tenths[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
tenths[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
hundredths[0] <= Div3.DB_MAX_OUTPUT_PORT_TYPE
hundredths[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
hundredths[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
hundredths[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
thousandths[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
thousandths[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
thousandths[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
thousandths[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0
adc_control_core_command_valid => adc_control_core_command_valid.IN1
adc_control_core_command_channel[0] => adc_control_core_command_channel[0].IN1
adc_control_core_command_channel[1] => adc_control_core_command_channel[1].IN1
adc_control_core_command_channel[2] => adc_control_core_command_channel[2].IN1
adc_control_core_command_channel[3] => adc_control_core_command_channel[3].IN1
adc_control_core_command_channel[4] => adc_control_core_command_channel[4].IN1
adc_control_core_command_startofpacket => adc_control_core_command_startofpacket.IN1
adc_control_core_command_endofpacket => adc_control_core_command_endofpacket.IN1
adc_control_core_command_ready <= hello_adc_adc_control_core:adc_control_core.command_ready
adc_control_core_response_valid <= hello_adc_adc_control_core:adc_control_core.response_valid
adc_control_core_response_channel[0] <= hello_adc_adc_control_core:adc_control_core.response_channel
adc_control_core_response_channel[1] <= hello_adc_adc_control_core:adc_control_core.response_channel
adc_control_core_response_channel[2] <= hello_adc_adc_control_core:adc_control_core.response_channel
adc_control_core_response_channel[3] <= hello_adc_adc_control_core:adc_control_core.response_channel
adc_control_core_response_channel[4] <= hello_adc_adc_control_core:adc_control_core.response_channel
adc_control_core_response_data[0] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_data[1] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_data[2] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_data[3] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_data[4] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_data[5] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_data[6] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_data[7] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_data[8] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_data[9] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_data[10] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_data[11] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_startofpacket <= hello_adc_adc_control_core:adc_control_core.response_startofpacket
adc_control_core_response_endofpacket <= hello_adc_adc_control_core:adc_control_core.response_endofpacket
clk_clk => clk_clk.IN2
clock_bridge_out_clk_clk <= clock_bridge_out_clk_clk.DB_MAX_OUTPUT_PORT_TYPE
reset_reset_n => _.IN1
reset_reset_n => _.IN1


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core
clock_clk => clock_clk.IN1
reset_sink_reset_n => reset_sink_reset_n.IN1
adc_pll_clock_clk => adc_pll_clock_clk.IN1
adc_pll_locked_export => adc_pll_locked_export.IN1
command_valid => command_valid.IN1
command_channel[0] => command_channel[0].IN1
command_channel[1] => command_channel[1].IN1
command_channel[2] => command_channel[2].IN1
command_channel[3] => command_channel[3].IN1
command_channel[4] => command_channel[4].IN1
command_startofpacket => command_startofpacket.IN1
command_endofpacket => command_endofpacket.IN1
command_ready <= altera_modular_adc_control:control_internal.cmd_ready
response_valid <= altera_modular_adc_control:control_internal.rsp_valid
response_channel[0] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[1] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[2] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[3] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[4] <= altera_modular_adc_control:control_internal.rsp_channel
response_data[0] <= altera_modular_adc_control:control_internal.rsp_data
response_data[1] <= altera_modular_adc_control:control_internal.rsp_data
response_data[2] <= altera_modular_adc_control:control_internal.rsp_data
response_data[3] <= altera_modular_adc_control:control_internal.rsp_data
response_data[4] <= altera_modular_adc_control:control_internal.rsp_data
response_data[5] <= altera_modular_adc_control:control_internal.rsp_data
response_data[6] <= altera_modular_adc_control:control_internal.rsp_data
response_data[7] <= altera_modular_adc_control:control_internal.rsp_data
response_data[8] <= altera_modular_adc_control:control_internal.rsp_data
response_data[9] <= altera_modular_adc_control:control_internal.rsp_data
response_data[10] <= altera_modular_adc_control:control_internal.rsp_data
response_data[11] <= altera_modular_adc_control:control_internal.rsp_data
response_startofpacket <= altera_modular_adc_control:control_internal.rsp_sop
response_endofpacket <= altera_modular_adc_control:control_internal.rsp_eop


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal
clk => clk.IN1
rst_n => rst_n.IN1
clk_in_pll_c0 => clk_in_pll_c0.IN1
clk_in_pll_locked => clk_in_pll_locked.IN1
cmd_valid => cmd_valid.IN1
cmd_channel[0] => cmd_channel[0].IN1
cmd_channel[1] => cmd_channel[1].IN1
cmd_channel[2] => cmd_channel[2].IN1
cmd_channel[3] => cmd_channel[3].IN1
cmd_channel[4] => cmd_channel[4].IN1
cmd_sop => cmd_sop.IN1
cmd_eop => cmd_eop.IN1
sync_ready => sync_ready.IN1
cmd_ready <= altera_modular_adc_control_fsm:u_control_fsm.cmd_ready
rsp_valid <= altera_modular_adc_control_fsm:u_control_fsm.rsp_valid
rsp_channel[0] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[1] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[2] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[3] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[4] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_data[0] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[1] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[2] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[3] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[4] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[5] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[6] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[7] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[8] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[9] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[10] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[11] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_sop <= altera_modular_adc_control_fsm:u_control_fsm.rsp_sop
rsp_eop <= altera_modular_adc_control_fsm:u_control_fsm.rsp_eop
sync_valid <= altera_modular_adc_control_fsm:u_control_fsm.sync_valid


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
clk => clk.IN3
rst_n => rst_n.IN2
clk_in_pll_locked => Selector1.IN5
clk_in_pll_locked => Selector0.IN1
cmd_valid => always3.IN1
cmd_valid => ctrl_state_nxt.OUTPUTSELECT
cmd_valid => ctrl_state_nxt.OUTPUTSELECT
cmd_valid => ctrl_state_nxt.GETCMD_W.DATAB
cmd_valid => Selector7.IN3
cmd_valid => Selector7.IN4
cmd_valid => Selector6.IN2
cmd_valid => Selector6.IN3
cmd_valid => clear_avrg_cnt_done.IN1
cmd_channel[0] => Selector16.IN5
cmd_channel[0] => Equal1.IN4
cmd_channel[0] => Equal2.IN1
cmd_channel[0] => cmd_channel_dly[0].DATAIN
cmd_channel[1] => Selector15.IN5
cmd_channel[1] => Equal1.IN3
cmd_channel[1] => Equal2.IN4
cmd_channel[1] => cmd_channel_dly[1].DATAIN
cmd_channel[2] => Selector14.IN5
cmd_channel[2] => Equal1.IN2
cmd_channel[2] => Equal2.IN3
cmd_channel[2] => cmd_channel_dly[2].DATAIN
cmd_channel[3] => Selector13.IN5
cmd_channel[3] => Equal1.IN1
cmd_channel[3] => Equal2.IN2
cmd_channel[3] => cmd_channel_dly[3].DATAIN
cmd_channel[4] => Selector12.IN5
cmd_channel[4] => Equal1.IN0
cmd_channel[4] => Equal2.IN0
cmd_channel[4] => cmd_channel_dly[4].DATAIN
cmd_sop => cmd_sop_dly.DATAIN
cmd_eop => cmd_eop_dly.DATAIN
clk_dft => clk_dft.IN1
eoc => eoc.IN1
dout[0] => dout_flp.DATAB
dout[1] => dout_flp.DATAB
dout[2] => dout_flp.DATAB
dout[3] => dout_flp.DATAB
dout[4] => dout_flp.DATAB
dout[5] => dout_flp.DATAB
dout[6] => dout_flp.DATAB
dout[7] => dout_flp.DATAB
dout[8] => dout_flp.DATAB
dout[9] => dout_flp.DATAB
dout[10] => dout_flp.DATAB
dout[11] => dout_flp.DATAB
sync_ready => ctrl_state_nxt.OUTPUTSELECT
sync_ready => ctrl_state_nxt.OUTPUTSELECT
sync_ready => ctrl_state_nxt.OUTPUTSELECT
rsp_valid <= rsp_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[0] <= rsp_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[1] <= rsp_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[2] <= rsp_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[3] <= rsp_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[4] <= rsp_channel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[0] <= rsp_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[1] <= rsp_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[2] <= rsp_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[3] <= rsp_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[4] <= rsp_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[5] <= rsp_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[6] <= rsp_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[7] <= rsp_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[8] <= rsp_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[9] <= rsp_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[10] <= rsp_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[11] <= rsp_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_sop <= rsp_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_eop <= rsp_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_ready <= cmd_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[0] <= chsel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[1] <= chsel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[2] <= chsel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[3] <= chsel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[4] <= chsel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
soc <= soc~reg0.DB_MAX_OUTPUT_PORT_TYPE
usr_pwd <= usr_pwd~reg0.DB_MAX_OUTPUT_PORT_TYPE
tsen <= tsen~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_valid <= sync_valid.DB_MAX_OUTPUT_PORT_TYPE


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
data[0] => scfifo_ds61:auto_generated.data[0]
data[1] => scfifo_ds61:auto_generated.data[1]
data[2] => scfifo_ds61:auto_generated.data[2]
data[3] => scfifo_ds61:auto_generated.data[3]
data[4] => scfifo_ds61:auto_generated.data[4]
data[5] => scfifo_ds61:auto_generated.data[5]
data[6] => scfifo_ds61:auto_generated.data[6]
data[7] => scfifo_ds61:auto_generated.data[7]
data[8] => scfifo_ds61:auto_generated.data[8]
data[9] => scfifo_ds61:auto_generated.data[9]
data[10] => scfifo_ds61:auto_generated.data[10]
data[11] => scfifo_ds61:auto_generated.data[11]
q[0] <= scfifo_ds61:auto_generated.q[0]
q[1] <= scfifo_ds61:auto_generated.q[1]
q[2] <= scfifo_ds61:auto_generated.q[2]
q[3] <= scfifo_ds61:auto_generated.q[3]
q[4] <= scfifo_ds61:auto_generated.q[4]
q[5] <= scfifo_ds61:auto_generated.q[5]
q[6] <= scfifo_ds61:auto_generated.q[6]
q[7] <= scfifo_ds61:auto_generated.q[7]
q[8] <= scfifo_ds61:auto_generated.q[8]
q[9] <= scfifo_ds61:auto_generated.q[9]
q[10] <= scfifo_ds61:auto_generated.q[10]
q[11] <= scfifo_ds61:auto_generated.q[11]
wrreq => scfifo_ds61:auto_generated.wrreq
rdreq => scfifo_ds61:auto_generated.rdreq
clock => scfifo_ds61:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_ds61:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_ds61:auto_generated.empty
full <= scfifo_ds61:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated
clock => a_dpfifo_3o41:dpfifo.clock
data[0] => a_dpfifo_3o41:dpfifo.data[0]
data[1] => a_dpfifo_3o41:dpfifo.data[1]
data[2] => a_dpfifo_3o41:dpfifo.data[2]
data[3] => a_dpfifo_3o41:dpfifo.data[3]
data[4] => a_dpfifo_3o41:dpfifo.data[4]
data[5] => a_dpfifo_3o41:dpfifo.data[5]
data[6] => a_dpfifo_3o41:dpfifo.data[6]
data[7] => a_dpfifo_3o41:dpfifo.data[7]
data[8] => a_dpfifo_3o41:dpfifo.data[8]
data[9] => a_dpfifo_3o41:dpfifo.data[9]
data[10] => a_dpfifo_3o41:dpfifo.data[10]
data[11] => a_dpfifo_3o41:dpfifo.data[11]
empty <= a_dpfifo_3o41:dpfifo.empty
full <= a_dpfifo_3o41:dpfifo.full
q[0] <= a_dpfifo_3o41:dpfifo.q[0]
q[1] <= a_dpfifo_3o41:dpfifo.q[1]
q[2] <= a_dpfifo_3o41:dpfifo.q[2]
q[3] <= a_dpfifo_3o41:dpfifo.q[3]
q[4] <= a_dpfifo_3o41:dpfifo.q[4]
q[5] <= a_dpfifo_3o41:dpfifo.q[5]
q[6] <= a_dpfifo_3o41:dpfifo.q[6]
q[7] <= a_dpfifo_3o41:dpfifo.q[7]
q[8] <= a_dpfifo_3o41:dpfifo.q[8]
q[9] <= a_dpfifo_3o41:dpfifo.q[9]
q[10] <= a_dpfifo_3o41:dpfifo.q[10]
q[11] <= a_dpfifo_3o41:dpfifo.q[11]
rdreq => a_dpfifo_3o41:dpfifo.rreq
sclr => a_dpfifo_3o41:dpfifo.sclr
wrreq => a_dpfifo_3o41:dpfifo.wreq


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo
clock => a_fefifo_c6e:fifo_state.clock
clock => altsyncram_rqn1:FIFOram.clock0
clock => altsyncram_rqn1:FIFOram.clock1
clock => cntr_n2b:rd_ptr_count.clock
clock => cntr_n2b:wr_ptr.clock
data[0] => altsyncram_rqn1:FIFOram.data_a[0]
data[1] => altsyncram_rqn1:FIFOram.data_a[1]
data[2] => altsyncram_rqn1:FIFOram.data_a[2]
data[3] => altsyncram_rqn1:FIFOram.data_a[3]
data[4] => altsyncram_rqn1:FIFOram.data_a[4]
data[5] => altsyncram_rqn1:FIFOram.data_a[5]
data[6] => altsyncram_rqn1:FIFOram.data_a[6]
data[7] => altsyncram_rqn1:FIFOram.data_a[7]
data[8] => altsyncram_rqn1:FIFOram.data_a[8]
data[9] => altsyncram_rqn1:FIFOram.data_a[9]
data[10] => altsyncram_rqn1:FIFOram.data_a[10]
data[11] => altsyncram_rqn1:FIFOram.data_a[11]
empty <= a_fefifo_c6e:fifo_state.empty
full <= a_fefifo_c6e:fifo_state.full
q[0] <= altsyncram_rqn1:FIFOram.q_b[0]
q[1] <= altsyncram_rqn1:FIFOram.q_b[1]
q[2] <= altsyncram_rqn1:FIFOram.q_b[2]
q[3] <= altsyncram_rqn1:FIFOram.q_b[3]
q[4] <= altsyncram_rqn1:FIFOram.q_b[4]
q[5] <= altsyncram_rqn1:FIFOram.q_b[5]
q[6] <= altsyncram_rqn1:FIFOram.q_b[6]
q[7] <= altsyncram_rqn1:FIFOram.q_b[7]
q[8] <= altsyncram_rqn1:FIFOram.q_b[8]
q[9] <= altsyncram_rqn1:FIFOram.q_b[9]
q[10] <= altsyncram_rqn1:FIFOram.q_b[10]
q[11] <= altsyncram_rqn1:FIFOram.q_b[11]
rreq => a_fefifo_c6e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_c6e:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_n2b:rd_ptr_count.sclr
sclr => cntr_n2b:wr_ptr.sclr
wreq => a_fefifo_c6e:fifo_state.wreq
wreq => valid_wreq.IN0


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_337:count_usedw.aclr
clock => cntr_337:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_337:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
chsel[0] => chsel[0].IN1
chsel[1] => chsel[1].IN1
chsel[2] => chsel[2].IN1
chsel[3] => chsel[3].IN1
chsel[4] => chsel[4].IN1
soc => soc.IN1
eoc <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.eoc
dout[0] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[1] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[2] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[3] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[4] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[5] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[6] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[7] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[8] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[9] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[10] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[11] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
usr_pwd => usr_pwd.IN1
tsen => tsen.IN1
clkout_adccore <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.clkout_adccore
clkin_from_pll_c0 => clkin_from_pll_c0.IN1


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
chsel_from_sw[0] => Decoder0.IN4
chsel_from_sw[1] => Decoder0.IN3
chsel_from_sw[2] => Decoder0.IN2
chsel_from_sw[3] => Decoder0.IN1
chsel_from_sw[4] => Decoder0.IN0
chsel_to_hw[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[3] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
chsel[0] => primitive_instance.I_CHSEL
chsel[1] => primitive_instance.I_CHSEL1
chsel[2] => primitive_instance.I_CHSEL2
chsel[3] => primitive_instance.I_CHSEL3
chsel[4] => primitive_instance.I_CHSEL4
soc => primitive_instance.I_SOC
eoc <= primitive_instance.O_EOC
dout[0] <= primitive_instance.O_DOUT
dout[1] <= primitive_instance.O_DOUT1
dout[2] <= primitive_instance.O_DOUT2
dout[3] <= primitive_instance.O_DOUT3
dout[4] <= primitive_instance.O_DOUT4
dout[5] <= primitive_instance.O_DOUT5
dout[6] <= primitive_instance.O_DOUT6
dout[7] <= primitive_instance.O_DOUT7
dout[8] <= primitive_instance.O_DOUT8
dout[9] <= primitive_instance.O_DOUT9
dout[10] <= primitive_instance.O_DOUT10
dout[11] <= primitive_instance.O_DOUT11
usr_pwd => primitive_instance.I_USR_PWD
tsen => primitive_instance.I_TSEN
clkout_adccore <= primitive_instance.O_CLK_DFT
clkin_from_pll_c0 => primitive_instance.I_CLKIN_FROM_PLL_C0


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll
address[0] => w_select_control.IN0
address[0] => w_select_status.IN0
address[1] => w_select_status.IN1
address[1] => w_select_control.IN1
areset => comb.IN1
c0 <= hello_adc_altpll_altpll_5b92:sd1.clk
c1 <= hello_adc_altpll_altpll_5b92:sd1.clk
c2 <= hello_adc_altpll_altpll_5b92:sd1.clk
c3 <= hello_adc_altpll_altpll_5b92:sd1.clk
c4 <= hello_adc_altpll_altpll_5b92:sd1.clk
clk => clk.IN2
configupdate => ~NO_FANOUT~
locked <= wire_sd1_locked.DB_MAX_OUTPUT_PORT_TYPE
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasedone <= <GND>
phasestep => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
read => readdata.IN1
read => readdata.IN1
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>
reset => prev_reset.ACLR
reset => pfdena_reg.PRESET
reset => _.IN1
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scandata => ~NO_FANOUT~
scandataout <= <GND>
scandone <= <GND>
write => wire_pfdena_reg_ena.IN1
writedata[0] => w_reset.IN1
writedata[1] => pfdena_reg.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2
clk => clk.IN1
din => din.IN1
dout <= hello_adc_altpll_dffpipe_l2c:dffpipe3.q
reset_n => reset_n.IN1


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2|hello_adc_altpll_dffpipe_l2c:dffpipe3
clock => dffe6a[0].CLK
clock => dffe5a[0].CLK
clock => dffe4a[0].CLK
clrn => dffe6a[0].ACLR
clrn => dffe4a[0].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe4a[0].DATAIN
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1
areset => pll_lock_sync.ACLR
areset => pll7.ARESET
clk[0] <= pll7.CLK
clk[1] <= pll7.CLK1
clk[2] <= pll7.CLK2
clk[3] <= pll7.CLK3
clk[4] <= pll7.CLK4
inclk[0] => pll7.CLK
inclk[1] => pll7.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|LED_ON|AffichageTemps:fs3_Temps
enable1 <= enable1$latch.DB_MAX_OUTPUT_PORT_TYPE
enable2 <= enable2$latch.DB_MAX_OUTPUT_PORT_TYPE
stdby => enable2.OUTPUTSELECT
stdby => enable1.IN1
stdby => enable1.OUTPUTSELECT
compteur[0] => Equal0.IN31
compteur[0] => Equal1.IN31
compteur[0] => Equal2.IN30
compteur[0] => Equal3.IN31
compteur[1] => Equal0.IN30
compteur[1] => Equal1.IN30
compteur[1] => Equal2.IN31
compteur[1] => Equal3.IN30
compteur[2] => Equal0.IN29
compteur[2] => Equal1.IN29
compteur[2] => Equal2.IN29
compteur[2] => Equal3.IN29
compteur[3] => Equal0.IN28
compteur[3] => Equal1.IN28
compteur[3] => Equal2.IN28
compteur[3] => Equal3.IN28
compteur[4] => Equal0.IN27
compteur[4] => Equal1.IN27
compteur[4] => Equal2.IN27
compteur[4] => Equal3.IN27
compteur[5] => Equal0.IN26
compteur[5] => Equal1.IN26
compteur[5] => Equal2.IN26
compteur[5] => Equal3.IN26
compteur[6] => Equal0.IN25
compteur[6] => Equal1.IN25
compteur[6] => Equal2.IN25
compteur[6] => Equal3.IN25
compteur[7] => Equal0.IN24
compteur[7] => Equal1.IN24
compteur[7] => Equal2.IN24
compteur[7] => Equal3.IN24
compteur[8] => Equal0.IN23
compteur[8] => Equal1.IN23
compteur[8] => Equal2.IN23
compteur[8] => Equal3.IN23
compteur[9] => Equal0.IN22
compteur[9] => Equal1.IN22
compteur[9] => Equal2.IN22
compteur[9] => Equal3.IN22
compteur[10] => Equal0.IN21
compteur[10] => Equal1.IN21
compteur[10] => Equal2.IN21
compteur[10] => Equal3.IN21
compteur[11] => Equal0.IN20
compteur[11] => Equal1.IN20
compteur[11] => Equal2.IN20
compteur[11] => Equal3.IN20
compteur[12] => Equal0.IN19
compteur[12] => Equal1.IN19
compteur[12] => Equal2.IN19
compteur[12] => Equal3.IN19
compteur[13] => Equal0.IN18
compteur[13] => Equal1.IN18
compteur[13] => Equal2.IN18
compteur[13] => Equal3.IN18
compteur[14] => Equal0.IN17
compteur[14] => Equal1.IN17
compteur[14] => Equal2.IN17
compteur[14] => Equal3.IN17
compteur[15] => Equal0.IN16
compteur[15] => Equal1.IN16
compteur[15] => Equal2.IN16
compteur[15] => Equal3.IN16
compteur[16] => Equal0.IN15
compteur[16] => Equal1.IN15
compteur[16] => Equal2.IN15
compteur[16] => Equal3.IN15
compteur[17] => Equal0.IN14
compteur[17] => Equal1.IN14
compteur[17] => Equal2.IN14
compteur[17] => Equal3.IN14
compteur[18] => Equal0.IN13
compteur[18] => Equal1.IN13
compteur[18] => Equal2.IN13
compteur[18] => Equal3.IN13
compteur[19] => Equal0.IN12
compteur[19] => Equal1.IN12
compteur[19] => Equal2.IN12
compteur[19] => Equal3.IN12
compteur[20] => Equal0.IN11
compteur[20] => Equal1.IN11
compteur[20] => Equal2.IN11
compteur[20] => Equal3.IN11
compteur[21] => Equal0.IN10
compteur[21] => Equal1.IN10
compteur[21] => Equal2.IN10
compteur[21] => Equal3.IN10
compteur[22] => Equal0.IN9
compteur[22] => Equal1.IN9
compteur[22] => Equal2.IN9
compteur[22] => Equal3.IN9
compteur[23] => Equal0.IN8
compteur[23] => Equal1.IN8
compteur[23] => Equal2.IN8
compteur[23] => Equal3.IN8
compteur[24] => Equal0.IN7
compteur[24] => Equal1.IN7
compteur[24] => Equal2.IN7
compteur[24] => Equal3.IN7
compteur[25] => Equal0.IN6
compteur[25] => Equal1.IN6
compteur[25] => Equal2.IN6
compteur[25] => Equal3.IN6
compteur[26] => Equal0.IN5
compteur[26] => Equal1.IN5
compteur[26] => Equal2.IN5
compteur[26] => Equal3.IN5
compteur[27] => Equal0.IN4
compteur[27] => Equal1.IN4
compteur[27] => Equal2.IN4
compteur[27] => Equal3.IN4
compteur[28] => Equal0.IN3
compteur[28] => Equal1.IN3
compteur[28] => Equal2.IN3
compteur[28] => Equal3.IN3
compteur[29] => Equal0.IN2
compteur[29] => Equal1.IN2
compteur[29] => Equal2.IN2
compteur[29] => Equal3.IN2
compteur[30] => Equal0.IN1
compteur[30] => Equal1.IN1
compteur[30] => Equal2.IN1
compteur[30] => Equal3.IN1
compteur[31] => Equal0.IN0
compteur[31] => Equal1.IN0
compteur[31] => Equal2.IN0
compteur[31] => Equal3.IN0


|LED_ON|afficheur:fs3_affichage_dizaine_feu1
valeur[3] => Equal0.IN3
valeur[3] => Equal1.IN3
valeur[3] => Equal2.IN2
valeur[3] => Equal3.IN3
valeur[3] => Equal4.IN2
valeur[3] => Equal5.IN3
valeur[3] => Equal6.IN1
valeur[3] => Equal7.IN3
valeur[3] => Equal8.IN2
valeur[3] => Equal9.IN3
valeur[2] => Equal0.IN2
valeur[2] => Equal1.IN2
valeur[2] => Equal2.IN3
valeur[2] => Equal3.IN2
valeur[2] => Equal4.IN1
valeur[2] => Equal5.IN1
valeur[2] => Equal6.IN3
valeur[2] => Equal7.IN2
valeur[2] => Equal8.IN1
valeur[2] => Equal9.IN1
valeur[1] => Equal0.IN1
valeur[1] => Equal1.IN1
valeur[1] => Equal2.IN1
valeur[1] => Equal3.IN1
valeur[1] => Equal4.IN3
valeur[1] => Equal5.IN2
valeur[1] => Equal6.IN2
valeur[1] => Equal7.IN1
valeur[1] => Equal8.IN0
valeur[1] => Equal9.IN0
valeur[0] => Equal0.IN0
valeur[0] => Equal1.IN0
valeur[0] => Equal2.IN0
valeur[0] => Equal3.IN0
valeur[0] => Equal4.IN0
valeur[0] => Equal5.IN0
valeur[0] => Equal6.IN0
valeur[0] => Equal7.IN0
valeur[0] => Equal8.IN3
valeur[0] => Equal9.IN2
valeur2[3] => Equal10.IN3
valeur2[3] => Equal11.IN3
valeur2[3] => Equal12.IN2
valeur2[3] => Equal13.IN3
valeur2[3] => Equal14.IN2
valeur2[3] => Equal15.IN3
valeur2[3] => Equal16.IN1
valeur2[3] => Equal17.IN3
valeur2[3] => Equal18.IN2
valeur2[3] => Equal19.IN3
valeur2[3] => Equal20.IN3
valeur2[2] => Equal10.IN2
valeur2[2] => Equal11.IN2
valeur2[2] => Equal12.IN3
valeur2[2] => Equal13.IN2
valeur2[2] => Equal14.IN1
valeur2[2] => Equal15.IN1
valeur2[2] => Equal16.IN3
valeur2[2] => Equal17.IN2
valeur2[2] => Equal18.IN1
valeur2[2] => Equal19.IN1
valeur2[2] => Equal20.IN2
valeur2[1] => Equal10.IN1
valeur2[1] => Equal11.IN1
valeur2[1] => Equal12.IN1
valeur2[1] => Equal13.IN1
valeur2[1] => Equal14.IN3
valeur2[1] => Equal15.IN2
valeur2[1] => Equal16.IN2
valeur2[1] => Equal17.IN1
valeur2[1] => Equal18.IN0
valeur2[1] => Equal19.IN0
valeur2[1] => Equal20.IN1
valeur2[0] => Equal10.IN0
valeur2[0] => Equal11.IN0
valeur2[0] => Equal12.IN0
valeur2[0] => Equal13.IN0
valeur2[0] => Equal14.IN0
valeur2[0] => Equal15.IN0
valeur2[0] => Equal16.IN0
valeur2[0] => Equal17.IN0
valeur2[0] => Equal18.IN3
valeur2[0] => Equal19.IN2
valeur2[0] => Equal20.IN0
enable => resultS[0].OUTPUTSELECT
enable => resultS[1].OUTPUTSELECT
enable => resultS[2].OUTPUTSELECT
enable => resultS[3].OUTPUTSELECT
enable => resultS[4].OUTPUTSELECT
enable => resultS[5].OUTPUTSELECT
enable => resultS[6].OUTPUTSELECT
enable => resultS[6].IN1
enable => process_0.IN0
enable => process_0.IN0
stdby => process_0.IN1
stdby => process_0.IN1
resultS[0] <= resultS[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[1] <= resultS[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[2] <= resultS[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[3] <= resultS[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[4] <= resultS[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[5] <= resultS[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[6] <= resultS[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[7] <= <VCC>


|LED_ON|afficheur:fs3_affichage_unite_feu1
valeur[3] => Equal0.IN3
valeur[3] => Equal1.IN3
valeur[3] => Equal2.IN2
valeur[3] => Equal3.IN3
valeur[3] => Equal4.IN2
valeur[3] => Equal5.IN3
valeur[3] => Equal6.IN1
valeur[3] => Equal7.IN3
valeur[3] => Equal8.IN2
valeur[3] => Equal9.IN3
valeur[2] => Equal0.IN2
valeur[2] => Equal1.IN2
valeur[2] => Equal2.IN3
valeur[2] => Equal3.IN2
valeur[2] => Equal4.IN1
valeur[2] => Equal5.IN1
valeur[2] => Equal6.IN3
valeur[2] => Equal7.IN2
valeur[2] => Equal8.IN1
valeur[2] => Equal9.IN1
valeur[1] => Equal0.IN1
valeur[1] => Equal1.IN1
valeur[1] => Equal2.IN1
valeur[1] => Equal3.IN1
valeur[1] => Equal4.IN3
valeur[1] => Equal5.IN2
valeur[1] => Equal6.IN2
valeur[1] => Equal7.IN1
valeur[1] => Equal8.IN0
valeur[1] => Equal9.IN0
valeur[0] => Equal0.IN0
valeur[0] => Equal1.IN0
valeur[0] => Equal2.IN0
valeur[0] => Equal3.IN0
valeur[0] => Equal4.IN0
valeur[0] => Equal5.IN0
valeur[0] => Equal6.IN0
valeur[0] => Equal7.IN0
valeur[0] => Equal8.IN3
valeur[0] => Equal9.IN2
valeur2[3] => Equal10.IN3
valeur2[3] => Equal11.IN3
valeur2[3] => Equal12.IN2
valeur2[3] => Equal13.IN3
valeur2[3] => Equal14.IN2
valeur2[3] => Equal15.IN3
valeur2[3] => Equal16.IN1
valeur2[3] => Equal17.IN3
valeur2[3] => Equal18.IN2
valeur2[3] => Equal19.IN3
valeur2[3] => Equal20.IN3
valeur2[2] => Equal10.IN2
valeur2[2] => Equal11.IN2
valeur2[2] => Equal12.IN3
valeur2[2] => Equal13.IN2
valeur2[2] => Equal14.IN1
valeur2[2] => Equal15.IN1
valeur2[2] => Equal16.IN3
valeur2[2] => Equal17.IN2
valeur2[2] => Equal18.IN1
valeur2[2] => Equal19.IN1
valeur2[2] => Equal20.IN2
valeur2[1] => Equal10.IN1
valeur2[1] => Equal11.IN1
valeur2[1] => Equal12.IN1
valeur2[1] => Equal13.IN1
valeur2[1] => Equal14.IN3
valeur2[1] => Equal15.IN2
valeur2[1] => Equal16.IN2
valeur2[1] => Equal17.IN1
valeur2[1] => Equal18.IN0
valeur2[1] => Equal19.IN0
valeur2[1] => Equal20.IN1
valeur2[0] => Equal10.IN0
valeur2[0] => Equal11.IN0
valeur2[0] => Equal12.IN0
valeur2[0] => Equal13.IN0
valeur2[0] => Equal14.IN0
valeur2[0] => Equal15.IN0
valeur2[0] => Equal16.IN0
valeur2[0] => Equal17.IN0
valeur2[0] => Equal18.IN3
valeur2[0] => Equal19.IN2
valeur2[0] => Equal20.IN0
enable => resultS[0].OUTPUTSELECT
enable => resultS[1].OUTPUTSELECT
enable => resultS[2].OUTPUTSELECT
enable => resultS[3].OUTPUTSELECT
enable => resultS[4].OUTPUTSELECT
enable => resultS[5].OUTPUTSELECT
enable => resultS[6].OUTPUTSELECT
enable => resultS[6].IN1
enable => process_0.IN0
enable => process_0.IN0
stdby => process_0.IN1
stdby => process_0.IN1
resultS[0] <= resultS[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[1] <= resultS[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[2] <= resultS[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[3] <= resultS[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[4] <= resultS[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[5] <= resultS[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[6] <= resultS[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[7] <= <VCC>


|LED_ON|afficheur:fs3_affichage_dizaine_feu2
valeur[3] => Equal0.IN3
valeur[3] => Equal1.IN3
valeur[3] => Equal2.IN2
valeur[3] => Equal3.IN3
valeur[3] => Equal4.IN2
valeur[3] => Equal5.IN3
valeur[3] => Equal6.IN1
valeur[3] => Equal7.IN3
valeur[3] => Equal8.IN2
valeur[3] => Equal9.IN3
valeur[2] => Equal0.IN2
valeur[2] => Equal1.IN2
valeur[2] => Equal2.IN3
valeur[2] => Equal3.IN2
valeur[2] => Equal4.IN1
valeur[2] => Equal5.IN1
valeur[2] => Equal6.IN3
valeur[2] => Equal7.IN2
valeur[2] => Equal8.IN1
valeur[2] => Equal9.IN1
valeur[1] => Equal0.IN1
valeur[1] => Equal1.IN1
valeur[1] => Equal2.IN1
valeur[1] => Equal3.IN1
valeur[1] => Equal4.IN3
valeur[1] => Equal5.IN2
valeur[1] => Equal6.IN2
valeur[1] => Equal7.IN1
valeur[1] => Equal8.IN0
valeur[1] => Equal9.IN0
valeur[0] => Equal0.IN0
valeur[0] => Equal1.IN0
valeur[0] => Equal2.IN0
valeur[0] => Equal3.IN0
valeur[0] => Equal4.IN0
valeur[0] => Equal5.IN0
valeur[0] => Equal6.IN0
valeur[0] => Equal7.IN0
valeur[0] => Equal8.IN3
valeur[0] => Equal9.IN2
valeur2[3] => Equal10.IN3
valeur2[3] => Equal11.IN3
valeur2[3] => Equal12.IN2
valeur2[3] => Equal13.IN3
valeur2[3] => Equal14.IN2
valeur2[3] => Equal15.IN3
valeur2[3] => Equal16.IN1
valeur2[3] => Equal17.IN3
valeur2[3] => Equal18.IN2
valeur2[3] => Equal19.IN3
valeur2[3] => Equal20.IN3
valeur2[2] => Equal10.IN2
valeur2[2] => Equal11.IN2
valeur2[2] => Equal12.IN3
valeur2[2] => Equal13.IN2
valeur2[2] => Equal14.IN1
valeur2[2] => Equal15.IN1
valeur2[2] => Equal16.IN3
valeur2[2] => Equal17.IN2
valeur2[2] => Equal18.IN1
valeur2[2] => Equal19.IN1
valeur2[2] => Equal20.IN2
valeur2[1] => Equal10.IN1
valeur2[1] => Equal11.IN1
valeur2[1] => Equal12.IN1
valeur2[1] => Equal13.IN1
valeur2[1] => Equal14.IN3
valeur2[1] => Equal15.IN2
valeur2[1] => Equal16.IN2
valeur2[1] => Equal17.IN1
valeur2[1] => Equal18.IN0
valeur2[1] => Equal19.IN0
valeur2[1] => Equal20.IN1
valeur2[0] => Equal10.IN0
valeur2[0] => Equal11.IN0
valeur2[0] => Equal12.IN0
valeur2[0] => Equal13.IN0
valeur2[0] => Equal14.IN0
valeur2[0] => Equal15.IN0
valeur2[0] => Equal16.IN0
valeur2[0] => Equal17.IN0
valeur2[0] => Equal18.IN3
valeur2[0] => Equal19.IN2
valeur2[0] => Equal20.IN0
enable => resultS[0].OUTPUTSELECT
enable => resultS[1].OUTPUTSELECT
enable => resultS[2].OUTPUTSELECT
enable => resultS[3].OUTPUTSELECT
enable => resultS[4].OUTPUTSELECT
enable => resultS[5].OUTPUTSELECT
enable => resultS[6].OUTPUTSELECT
enable => resultS[6].IN1
enable => process_0.IN0
enable => process_0.IN0
stdby => process_0.IN1
stdby => process_0.IN1
resultS[0] <= resultS[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[1] <= resultS[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[2] <= resultS[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[3] <= resultS[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[4] <= resultS[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[5] <= resultS[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[6] <= resultS[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[7] <= <VCC>


|LED_ON|afficheur:fs3_affichage_unite_feu2
valeur[3] => Equal0.IN3
valeur[3] => Equal1.IN3
valeur[3] => Equal2.IN2
valeur[3] => Equal3.IN3
valeur[3] => Equal4.IN2
valeur[3] => Equal5.IN3
valeur[3] => Equal6.IN1
valeur[3] => Equal7.IN3
valeur[3] => Equal8.IN2
valeur[3] => Equal9.IN3
valeur[2] => Equal0.IN2
valeur[2] => Equal1.IN2
valeur[2] => Equal2.IN3
valeur[2] => Equal3.IN2
valeur[2] => Equal4.IN1
valeur[2] => Equal5.IN1
valeur[2] => Equal6.IN3
valeur[2] => Equal7.IN2
valeur[2] => Equal8.IN1
valeur[2] => Equal9.IN1
valeur[1] => Equal0.IN1
valeur[1] => Equal1.IN1
valeur[1] => Equal2.IN1
valeur[1] => Equal3.IN1
valeur[1] => Equal4.IN3
valeur[1] => Equal5.IN2
valeur[1] => Equal6.IN2
valeur[1] => Equal7.IN1
valeur[1] => Equal8.IN0
valeur[1] => Equal9.IN0
valeur[0] => Equal0.IN0
valeur[0] => Equal1.IN0
valeur[0] => Equal2.IN0
valeur[0] => Equal3.IN0
valeur[0] => Equal4.IN0
valeur[0] => Equal5.IN0
valeur[0] => Equal6.IN0
valeur[0] => Equal7.IN0
valeur[0] => Equal8.IN3
valeur[0] => Equal9.IN2
valeur2[3] => Equal10.IN3
valeur2[3] => Equal11.IN3
valeur2[3] => Equal12.IN2
valeur2[3] => Equal13.IN3
valeur2[3] => Equal14.IN2
valeur2[3] => Equal15.IN3
valeur2[3] => Equal16.IN1
valeur2[3] => Equal17.IN3
valeur2[3] => Equal18.IN2
valeur2[3] => Equal19.IN3
valeur2[3] => Equal20.IN3
valeur2[2] => Equal10.IN2
valeur2[2] => Equal11.IN2
valeur2[2] => Equal12.IN3
valeur2[2] => Equal13.IN2
valeur2[2] => Equal14.IN1
valeur2[2] => Equal15.IN1
valeur2[2] => Equal16.IN3
valeur2[2] => Equal17.IN2
valeur2[2] => Equal18.IN1
valeur2[2] => Equal19.IN1
valeur2[2] => Equal20.IN2
valeur2[1] => Equal10.IN1
valeur2[1] => Equal11.IN1
valeur2[1] => Equal12.IN1
valeur2[1] => Equal13.IN1
valeur2[1] => Equal14.IN3
valeur2[1] => Equal15.IN2
valeur2[1] => Equal16.IN2
valeur2[1] => Equal17.IN1
valeur2[1] => Equal18.IN0
valeur2[1] => Equal19.IN0
valeur2[1] => Equal20.IN1
valeur2[0] => Equal10.IN0
valeur2[0] => Equal11.IN0
valeur2[0] => Equal12.IN0
valeur2[0] => Equal13.IN0
valeur2[0] => Equal14.IN0
valeur2[0] => Equal15.IN0
valeur2[0] => Equal16.IN0
valeur2[0] => Equal17.IN0
valeur2[0] => Equal18.IN3
valeur2[0] => Equal19.IN2
valeur2[0] => Equal20.IN0
enable => resultS[0].OUTPUTSELECT
enable => resultS[1].OUTPUTSELECT
enable => resultS[2].OUTPUTSELECT
enable => resultS[3].OUTPUTSELECT
enable => resultS[4].OUTPUTSELECT
enable => resultS[5].OUTPUTSELECT
enable => resultS[6].OUTPUTSELECT
enable => resultS[6].IN1
enable => process_0.IN0
enable => process_0.IN0
stdby => process_0.IN1
stdby => process_0.IN1
resultS[0] <= resultS[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[1] <= resultS[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[2] <= resultS[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[3] <= resultS[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[4] <= resultS[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[5] <= resultS[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[6] <= resultS[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
resultS[7] <= <VCC>


|LED_ON|changementValeur:change
unite[0] => Add0.IN8
unite[0] => Add1.IN11
unite[1] => Add0.IN7
unite[1] => Add1.IN10
unite[2] => Add0.IN5
unite[2] => Add0.IN6
unite[3] => Add0.IN3
unite[3] => Add0.IN4
dizieme[0] => Mult0.IN23
dizieme[1] => Add1.IN14
dizieme[2] => Add1.IN13
dizieme[3] => Add1.IN12
centieme[0] => ~NO_FANOUT~
centieme[1] => ~NO_FANOUT~
centieme[2] => ~NO_FANOUT~
centieme[3] => ~NO_FANOUT~
dizaine[3] <= dizaine[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dizaine[2] <= dizaine[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dizaine[1] <= dizaine[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dizaine[0] <= dizaine[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
unites[3] <= unites[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
unites[2] <= unites[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
unites[1] <= unites[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
unites[0] <= unites[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
stdby => out4[31].IN0
stdby => out3[31].IN0
stdby => out2[31].IN0
stdby => out1[31].IN0
stdby => dizaine[0].IN1
SW[0] => out1[31].IN1
SW[0] => Equal0.IN3
SW[1] => out2[31].IN1
SW[1] => Equal0.IN2
SW[2] => out3[31].IN1
SW[2] => Equal0.IN1
SW[3] => out4[31].IN1
SW[3] => Equal0.IN0
out1[0] <= out1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= out1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= out1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= out1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= out1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= out1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= out1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[7] <= out1[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[8] <= out1[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[9] <= out1[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[10] <= out1[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[11] <= out1[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[12] <= out1[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[13] <= out1[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[14] <= out1[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[15] <= out1[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[16] <= out1[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[17] <= out1[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[18] <= out1[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[19] <= out1[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[20] <= out1[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[21] <= out1[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[22] <= out1[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[23] <= out1[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
out1[24] <= <GND>
out1[25] <= <GND>
out1[26] <= <GND>
out1[27] <= <GND>
out1[28] <= <GND>
out1[29] <= <GND>
out1[30] <= <GND>
out1[31] <= <GND>
out2[0] <= out2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= out2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= out2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= out2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= out2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[5] <= out2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[6] <= out2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[7] <= out2[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[8] <= out2[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[9] <= out2[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[10] <= out2[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[11] <= out2[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[12] <= out2[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[13] <= out2[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[14] <= out2[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[15] <= out2[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[16] <= out2[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[17] <= out2[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[18] <= out2[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[19] <= out2[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[20] <= out2[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[21] <= out2[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[22] <= out2[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[23] <= out2[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
out2[24] <= <GND>
out2[25] <= <GND>
out2[26] <= <GND>
out2[27] <= <GND>
out2[28] <= <GND>
out2[29] <= <GND>
out2[30] <= <GND>
out2[31] <= <GND>
out3[0] <= out3[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= out3[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= out3[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= out3[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= out3[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[5] <= out3[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[6] <= out3[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[7] <= out3[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[8] <= out3[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[9] <= out3[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[10] <= out3[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[11] <= out3[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[12] <= out3[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[13] <= out3[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[14] <= out3[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[15] <= out3[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[16] <= out3[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[17] <= out3[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[18] <= out3[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[19] <= out3[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[20] <= out3[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[21] <= out3[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[22] <= out3[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[23] <= out3[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
out3[24] <= <GND>
out3[25] <= <GND>
out3[26] <= <GND>
out3[27] <= <GND>
out3[28] <= <GND>
out3[29] <= <GND>
out3[30] <= <GND>
out3[31] <= <GND>
out4[0] <= out4[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[1] <= out4[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[2] <= out4[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[3] <= out4[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[4] <= out4[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[5] <= out4[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[6] <= out4[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[7] <= out4[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[8] <= out4[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[9] <= out4[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[10] <= out4[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[11] <= out4[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[12] <= out4[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[13] <= out4[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[14] <= out4[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[15] <= out4[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[16] <= out4[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[17] <= out4[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[18] <= out4[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[19] <= out4[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[20] <= out4[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[21] <= out4[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[22] <= out4[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[23] <= out4[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
out4[24] <= <GND>
out4[25] <= <GND>
out4[26] <= <GND>
out4[27] <= <GND>
out4[28] <= <GND>
out4[29] <= <GND>
out4[30] <= <GND>
out4[31] <= <GND>


|LED_ON|RegisterLED:FSLED1
clk => ENABLE.CLK
clk => SER~reg0.CLK
clk => SRCLK~reg0.CLK
clk => SCLK~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
clk => RESET~reg0.CLK
valeur[7] => Mux0.IN7
valeur[6] => Mux0.IN6
valeur[5] => Mux0.IN5
valeur[4] => Mux0.IN4
valeur[3] => Mux0.IN3
valeur[2] => Mux0.IN2
valeur[1] => Mux0.IN1
valeur[0] => Mux0.IN0
SER <= SER~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRCLK <> SRCLK~reg0
RESET <= RESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LED_ON|RegisterLED:FSLED2
clk => ENABLE.CLK
clk => SER~reg0.CLK
clk => SRCLK~reg0.CLK
clk => SCLK~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
clk => RESET~reg0.CLK
valeur[7] => Mux0.IN7
valeur[6] => Mux0.IN6
valeur[5] => Mux0.IN5
valeur[4] => Mux0.IN4
valeur[3] => Mux0.IN3
valeur[2] => Mux0.IN2
valeur[1] => Mux0.IN1
valeur[0] => Mux0.IN0
SER <= SER~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRCLK <> SRCLK~reg0
RESET <= RESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LED_ON|VGA_display:FS4
clk => VGA_clk.CLK
segment[7] <> <UNC>
segment2[7] <> <UNC>
segment3[7] <> <UNC>
segment4[7] <> <UNC>
segment6[0] <> <UNC>
segment6[1] <> <UNC>
segment6[2] <> <UNC>
segment6[3] <> <UNC>
segment6[4] <> <UNC>
segment6[5] <> <UNC>
segment6[6] <> <UNC>
segment6[7] <> <UNC>
VGA_HS <= vga:VGA_Sub.HS
VGA_VS <= vga:VGA_Sub.VS
VGA_R[0] <= vga:VGA_Sub.R_out[0]
VGA_R[1] <= vga:VGA_Sub.R_out[1]
VGA_R[2] <= vga:VGA_Sub.R_out[2]
VGA_R[3] <= vga:VGA_Sub.R_out[3]
VGA_G[0] <= vga:VGA_Sub.G_out[0]
VGA_G[1] <= vga:VGA_Sub.G_out[1]
VGA_G[2] <= vga:VGA_Sub.G_out[2]
VGA_G[3] <= vga:VGA_Sub.G_out[3]
VGA_B[0] <= vga:VGA_Sub.B_out[0]
VGA_B[1] <= vga:VGA_Sub.B_out[1]
VGA_B[2] <= vga:VGA_Sub.B_out[2]
VGA_B[3] <= vga:VGA_Sub.B_out[3]


|LED_ON|VGA_display:FS4|VGA:VGA_Sub
clk => B_out[0]~reg0.CLK
clk => B_out[1]~reg0.CLK
clk => B_out[2]~reg0.CLK
clk => B_out[3]~reg0.CLK
clk => G_out[0]~reg0.CLK
clk => G_out[1]~reg0.CLK
clk => G_out[2]~reg0.CLK
clk => G_out[3]~reg0.CLK
clk => R_out[0]~reg0.CLK
clk => R_out[1]~reg0.CLK
clk => R_out[2]~reg0.CLK
clk => R_out[3]~reg0.CLK
clk => x[0]~reg0.CLK
clk => x[1]~reg0.CLK
clk => x[2]~reg0.CLK
clk => x[3]~reg0.CLK
clk => x[4]~reg0.CLK
clk => x[5]~reg0.CLK
clk => x[6]~reg0.CLK
clk => x[7]~reg0.CLK
clk => x[8]~reg0.CLK
clk => x[9]~reg0.CLK
clk => H_VIDEO.CLK
clk => HS~reg0.CLK
clk => hsync_counter[0].CLK
clk => hsync_counter[1].CLK
clk => hsync_counter[2].CLK
clk => hsync_counter[3].CLK
clk => hsync_counter[4].CLK
clk => hsync_counter[5].CLK
clk => hsync_counter[6].CLK
clk => hsync_counter[7].CLK
clk => hsync_counter[8].CLK
clk => hsync_counter[9].CLK
HS <= HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VS <= VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_in[0] => B_out.DATAA
RGB_in[1] => B_out.DATAA
RGB_in[2] => B_out.DATAA
RGB_in[3] => B_out.DATAA
RGB_in[4] => G_out.DATAA
RGB_in[5] => G_out.DATAA
RGB_in[6] => G_out.DATAA
RGB_in[7] => G_out.DATAA
RGB_in[8] => R_out.DATAA
RGB_in[9] => R_out.DATAA
RGB_in[10] => R_out.DATAA
RGB_in[11] => R_out.DATAA
RGB_in[12] => ~NO_FANOUT~
R_out[0] <= R_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[1] <= R_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[2] <= R_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[3] <= R_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[0] <= G_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[1] <= G_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[2] <= G_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[3] <= G_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[0] <= B_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[1] <= B_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[2] <= B_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[3] <= B_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel => R_out.OUTPUTSELECT
pixel => R_out.OUTPUTSELECT
pixel => R_out.OUTPUTSELECT
pixel => R_out.OUTPUTSELECT
pixel => G_out.OUTPUTSELECT
pixel => G_out.OUTPUTSELECT
pixel => G_out.OUTPUTSELECT
pixel => G_out.OUTPUTSELECT
pixel => B_out.OUTPUTSELECT
pixel => B_out.OUTPUTSELECT
pixel => B_out.OUTPUTSELECT
pixel => B_out.OUTPUTSELECT
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


