

================================================================
== Vitis HLS Report for 'Attention_layer'
================================================================
* Date:           Tue Sep  5 22:48:11 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.929 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1490|     1490| 4.966 us | 4.966 us |  1490|  1490|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dataflow_parent_loop_proc49014_fu_243  |dataflow_parent_loop_proc49014  |      394|      394| 1.313 us | 1.313 us |  394|  394|   none  |
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1          |      144|      144|         2|          1|          1|   144|    yes   |
        |- block_gemm      |     1188|     1188|       396|          -|          -|     3|    no    |
        |- l_norm_i2_l_j1  |      153|      153|        11|          1|          1|   144|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|       40|      891|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|    35|    12769|    10019|    -|
|Memory               |        1|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      221|    -|
|Register             |        -|     -|      593|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|    35|    13402|    11259|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |     1|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+------------------------------------------+---------+----+-------+------+-----+
    |                    Instance                    |                  Module                  | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +------------------------------------------------+------------------------------------------+---------+----+-------+------+-----+
    |Bert_layer_add_24s_24ns_24_1_1_U2581            |Bert_layer_add_24s_24ns_24_1_1            |        0|   0|      0|    24|    0|
    |Bert_layer_add_2ns_2ns_2_1_1_U2573              |Bert_layer_add_2ns_2ns_2_1_1              |        0|   0|      0|     3|    0|
    |Bert_layer_add_32s_32ns_32_1_1_U2579            |Bert_layer_add_32s_32ns_32_1_1            |        0|   0|      0|    32|    0|
    |Bert_layer_add_32s_32ns_32_1_1_U2583            |Bert_layer_add_32s_32ns_32_1_1            |        0|   0|      0|    32|    0|
    |Bert_layer_add_4ns_4ns_4_1_1_U2571              |Bert_layer_add_4ns_4ns_4_1_1              |        0|   0|      0|     6|    0|
    |Bert_layer_add_4ns_4ns_4_1_1_U2572              |Bert_layer_add_4ns_4ns_4_1_1              |        0|   0|      0|     6|    0|
    |Bert_layer_add_4ns_4ns_4_1_1_U2575              |Bert_layer_add_4ns_4ns_4_1_1              |        0|   0|      0|     6|    0|
    |Bert_layer_add_4ns_4ns_4_1_1_U2576              |Bert_layer_add_4ns_4ns_4_1_1              |        0|   0|      0|     6|    0|
    |Bert_layer_add_64ns_64ns_64_1_1_U2584           |Bert_layer_add_64ns_64ns_64_1_1           |        0|   0|      0|    64|    0|
    |Bert_layer_add_8ns_8ns_8_1_1_U2570              |Bert_layer_add_8ns_8ns_8_1_1              |        0|   0|      0|     8|    0|
    |Bert_layer_add_8ns_8ns_8_1_1_U2574              |Bert_layer_add_8ns_8ns_8_1_1              |        0|   0|      0|     8|    0|
    |Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_U2569  |Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|    143|    78|    0|
    |Bert_layer_sub_24ns_24ns_24_1_1_U2577           |Bert_layer_sub_24ns_24ns_24_1_1           |        0|   0|      0|    24|    0|
    |Bert_layer_sub_32ns_32ns_32_1_1_U2578           |Bert_layer_sub_32ns_32ns_32_1_1           |        0|   0|      0|    32|    0|
    |Bert_layer_sub_32ns_32ns_32_1_1_U2582           |Bert_layer_sub_32ns_32ns_32_1_1           |        0|   0|      0|    32|    0|
    |Bert_layer_sub_5s_5ns_5_1_1_U2580               |Bert_layer_sub_5s_5ns_5_1_1               |        0|   0|      0|     6|    0|
    |grp_dataflow_parent_loop_proc49014_fu_243       |dataflow_parent_loop_proc49014            |        0|  32|  12626|  9652|    0|
    +------------------------------------------------+------------------------------------------+---------+----+-------+------+-----+
    |Total                                           |                                          |        0|  35|  12769| 10019|    0|
    +------------------------------------------------+------------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outp_V_U  |Attention_layer_outp_V  |        1|  0|   0|    0|   144|   24|     1|         3456|
    +----------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                        |        1|  0|   0|    0|   144|   24|     1|         3456|
    +----------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------+----------+----+----+-----+------------+------------+
    |                        Variable Name                       | Operation| DSP| FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------+----------+----+----+-----+------------+------------+
    |add_ln158_fu_332_p2                                         |     +    |   0|   0|   19|           8|           8|
    |add_ln66_fu_428_p2                                          |     +    |   0|   0|   19|           8|           8|
    |add_ln918_fu_690_p2                                         |     +    |   0|   0|   19|           8|           8|
    |sub_ln158_fu_323_p2                                         |     -    |   0|   0|   19|           8|           8|
    |sub_ln66_fu_419_p2                                          |     -    |   0|   0|   19|           8|           8|
    |sub_ln918_fu_685_p2                                         |     -    |   0|   0|   19|           4|           8|
    |and_ln900_fu_569_p2                                         |    and   |   0|   0|    2|           1|           1|
    |p_Result_107_fu_544_p2                                      |    and   |   0|   0|   24|          24|          24|
    |tobool34_i_i73_fu_612_p2                                    |    and   |   0|   0|    2|           1|           1|
    |l_fu_481_p3                                                 |   cttz   |   0|  40|   36|          32|           0|
    |icmp_ln52_fu_259_p2                                         |   icmp   |   0|   0|   11|           8|           8|
    |icmp_ln53_fu_277_p2                                         |   icmp   |   0|   0|    9|           4|           4|
    |icmp_ln60_fu_355_p2                                         |   icmp   |   0|   0|   11|           8|           8|
    |icmp_ln61_fu_373_p2                                         |   icmp   |   0|   0|    9|           4|           4|
    |icmp_ln65_fu_343_p2                                         |   icmp   |   0|   0|    8|           2|           2|
    |icmp_ln889_fu_447_p2                                        |   icmp   |   0|   0|   20|          24|           1|
    |icmp_ln900_fu_518_p2                                        |   icmp   |   0|   0|   20|          31|           1|
    |icmp_ln901_fu_549_p2                                        |   icmp   |   0|   0|   20|          24|           1|
    |icmp_ln912_fu_594_p2                                        |   icmp   |   0|   0|   20|          32|           1|
    |lshr_ln901_fu_538_p2                                        |   lshr   |   0|   0|   63|           2|          24|
    |lshr_ln912_fu_633_p2                                        |   lshr   |   0|   0|  182|          64|          64|
    |a_fu_588_p2                                                 |    or    |   0|   0|    2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc49014_fu_243_ap_done   |    or    |   0|   0|    2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc49014_fu_243_ap_ready  |    or    |   0|   0|    2|           1|           1|
    |add_ln53_fu_299_p0                                          |  select  |   0|   0|    4|           1|           1|
    |add_ln61_fu_395_p1                                          |  select  |   0|   0|    4|           1|           1|
    |m_26_fu_649_p1                                              |  select  |   0|   0|   63|           1|          64|
    |m_29_fu_457_p3                                              |  select  |   0|   0|   24|           1|          24|
    |select_ln52_1_fu_291_p3                                     |  select  |   0|   0|    4|           1|           4|
    |select_ln60_1_fu_387_p3                                     |  select  |   0|   0|    4|           1|           4|
    |select_ln897_fu_677_p3                                      |  select  |   0|   0|    7|           1|           7|
    |v22_d0                                                      |  select  |   0|   0|   32|           1|           1|
    |shl_ln913_fu_624_p2                                         |    shl   |   0|   0|  182|          64|          64|
    |ap_enable_pp0                                               |    xor   |   0|   0|    2|           1|           2|
    |ap_enable_pp1                                               |    xor   |   0|   0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1                                     |    xor   |   0|   0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1                                     |    xor   |   0|   0|    2|           2|           1|
    |xor_ln903_fu_563_p2                                         |    xor   |   0|   0|    2|           1|           2|
    +------------------------------------------------------------+----------+----+----+-----+------------+------------+
    |Total                                                       |          |   0|  40|  891|         387|         373|
    +------------------------------------------------------------+----------+----+----+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter10      |   9|          2|    1|          2|
    |ap_phi_mux_i2_phi_fu_225_p4   |   9|          2|    4|          8|
    |ap_phi_mux_v25_phi_fu_180_p4  |   9|          2|    4|          8|
    |i2_reg_221                    |   9|          2|    4|          8|
    |ii_reg_198                    |   9|          2|    2|          4|
    |indvar_flatten6_reg_210       |   9|          2|    8|         16|
    |indvar_flatten_reg_165        |   9|          2|    8|         16|
    |j1_reg_232                    |   9|          2|    4|          8|
    |outp_V_address0               |  21|          4|    8|         32|
    |outp_V_ce0                    |  15|          3|    1|          3|
    |outp_V_d0                     |  15|          3|   24|         72|
    |outp_V_we0                    |  15|          3|    1|          3|
    |v25_reg_176                   |   9|          2|    4|          8|
    |v26_reg_187                   |   9|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 221|         46|   80|        209|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln65_reg_760                                                |   2|   0|    2|          0|
    |add_ln912_reg_846                                               |  32|   0|   32|          0|
    |ap_CS_fsm                                                       |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                                         |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc49014_fu_243_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc49014_fu_243_ap_ready  |   1|   0|    1|          0|
    |grp_dataflow_parent_loop_proc49014_fu_243_ap_start_reg          |   1|   0|    1|          0|
    |i2_reg_221                                                      |   4|   0|    4|          0|
    |icmp_ln52_reg_730                                               |   1|   0|    1|          0|
    |icmp_ln60_reg_765                                               |   1|   0|    1|          0|
    |icmp_ln889_reg_814                                              |   1|   0|    1|          0|
    |icmp_ln912_reg_836                                              |   1|   0|    1|          0|
    |ii_reg_198                                                      |   2|   0|    2|          0|
    |indvar_flatten6_reg_210                                         |   8|   0|    8|          0|
    |indvar_flatten_reg_165                                          |   8|   0|    8|          0|
    |j1_reg_232                                                      |   4|   0|    4|          0|
    |l_reg_826                                                       |  32|   0|   32|          0|
    |m_29_reg_819                                                    |  24|   0|   24|          0|
    |m_29_reg_819_pp1_iter4_reg                                      |  24|   0|   24|          0|
    |p_Result_111_reg_808                                            |   1|   0|    1|          0|
    |p_Val2_s_reg_801                                                |  24|   0|   24|          0|
    |phitmp_reg_866                                                  |  32|   0|   32|          0|
    |select_ln52_1_reg_744                                           |   4|   0|    4|          0|
    |select_ln52_reg_739                                             |   4|   0|    4|          0|
    |select_ln60_1_reg_779                                           |   4|   0|    4|          0|
    |select_ln60_reg_774                                             |   4|   0|    4|          0|
    |sub_ln913_reg_841                                               |  32|   0|   32|          0|
    |tobool34_i_i73_reg_851                                          |   1|   0|    1|          0|
    |trunc_ln692_reg_856                                             |  32|   0|   32|          0|
    |trunc_ln897_reg_831                                             |   8|   0|    8|          0|
    |trunc_ln897_reg_831_pp1_iter4_reg                               |   8|   0|    8|          0|
    |v25_reg_176                                                     |   4|   0|    4|          0|
    |v26_reg_187                                                     |   4|   0|    4|          0|
    |zext_ln66_2_reg_791                                             |   8|   0|   64|         56|
    |icmp_ln60_reg_765                                               |  64|  32|    1|          0|
    |icmp_ln889_reg_814                                              |  64|  32|    1|          0|
    |p_Result_111_reg_808                                            |  64|  32|    1|          0|
    |zext_ln66_2_reg_791                                             |  64|  32|   64|         56|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 593| 128|  460|        112|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_done         | out |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Attention_layer | return value |
|v20_V_address0  | out |   10|  ap_memory |      v20_V      |     array    |
|v20_V_ce0       | out |    1|  ap_memory |      v20_V      |     array    |
|v20_V_q0        |  in |   24|  ap_memory |      v20_V      |     array    |
|v20_V_address1  | out |   10|  ap_memory |      v20_V      |     array    |
|v20_V_ce1       | out |    1|  ap_memory |      v20_V      |     array    |
|v20_V_q1        |  in |   24|  ap_memory |      v20_V      |     array    |
|v21_V_address0  | out |   10|  ap_memory |      v21_V      |     array    |
|v21_V_ce0       | out |    1|  ap_memory |      v21_V      |     array    |
|v21_V_q0        |  in |   24|  ap_memory |      v21_V      |     array    |
|v21_V_address1  | out |   10|  ap_memory |      v21_V      |     array    |
|v21_V_ce1       | out |    1|  ap_memory |      v21_V      |     array    |
|v21_V_q1        |  in |   24|  ap_memory |      v21_V      |     array    |
|v22_address0    | out |    8|  ap_memory |       v22       |     array    |
|v22_ce0         | out |    1|  ap_memory |       v22       |     array    |
|v22_we0         | out |    1|  ap_memory |       v22       |     array    |
|v22_d0          | out |   32|  ap_memory |       v22       |     array    |
+----------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 11, States = { 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 7 
6 --> 5 
7 --> 18 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 7 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.15ns)   --->   "%outp_V = alloca i64" [kernel.cpp:51]   --->   Operation 31 'alloca' 'outp_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_1 : Operation 32 [1/1] (0.60ns)   --->   "%br_ln0 = br void %.split10.i"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.34>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8, void %codeRepl, i8 %add_ln52_1, void %.split10.i.preheader" [kernel.cpp:52]   --->   Operation 33 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%v25 = phi i4, void %codeRepl, i4 %select_ln52_1, void %.split10.i.preheader" [kernel.cpp:52]   --->   Operation 34 'phi' 'v25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%v26 = phi i4, void %codeRepl, i4 %add_ln53, void %.split10.i.preheader" [kernel.cpp:53]   --->   Operation 35 'phi' 'v26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.58ns)   --->   "%icmp_ln52 = icmp_eq  i8 %indvar_flatten, i8" [kernel.cpp:52]   --->   Operation 37 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.48ns)   --->   "%add_ln52_1 = add i8 %indvar_flatten, i8" [kernel.cpp:52]   --->   Operation 38 'add' 'add_ln52_1' <Predicate = true> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %.split10.i.preheader, void %Attention_layer_.exit.preheader" [kernel.cpp:52]   --->   Operation 39 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.33ns)   --->   "%add_ln52 = add i4 %v25, i4" [kernel.cpp:52]   --->   Operation 40 'add' 'add_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.65ns)   --->   "%icmp_ln53 = icmp_eq  i4 %v26, i4" [kernel.cpp:53]   --->   Operation 41 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.35ns)   --->   "%select_ln52 = select i1 %icmp_ln53, i4, i4 %v26" [kernel.cpp:52]   --->   Operation 42 'select' 'select_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.35ns)   --->   "%select_ln52_1 = select i1 %icmp_ln53, i4 %add_ln52, i4 %v25" [kernel.cpp:52]   --->   Operation 43 'select' 'select_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.33ns)   --->   "%add_ln53 = add i4 %select_ln52, i4" [kernel.cpp:53]   --->   Operation 44 'add' 'add_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.99>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln52_1, i4"   --->   Operation 46 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln52_1, i2"   --->   Operation 47 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i6 %tmp_68"   --->   Operation 48 'zext' 'zext_ln158' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln158 = sub i8 %tmp_s, i8 %zext_ln158"   --->   Operation 49 'sub' 'sub_ln158' <Predicate = (!icmp_ln52)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 50 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln158_29 = zext i4 %select_ln52"   --->   Operation 51 'zext' 'zext_ln158_29' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln158 = add i8 %zext_ln158_29, i8 %sub_ln158"   --->   Operation 52 'add' 'add_ln158' <Predicate = (!icmp_ln52)> <Delay = 0.83> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln158_30 = zext i8 %add_ln158"   --->   Operation 53 'zext' 'zext_ln158_30' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%outp_V_addr = getelementptr i24 %outp_V, i64, i64 %zext_ln158_30"   --->   Operation 54 'getelementptr' 'outp_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.15ns)   --->   "%store_ln158 = store i24, i8 %outp_V_addr"   --->   Operation 55 'store' 'store_ln158' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split10.i"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!icmp_ln52)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.60>
ST_4 : Operation 57 [1/1] (0.60ns)   --->   "%br_ln65 = br void %Attention_layer_.exit" [gemm_systolic_array.cpp:65]   --->   Operation 57 'br' 'br_ln65' <Predicate = true> <Delay = 0.60>

State 5 <SV = 3> <Delay = 0.60>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%ii = phi i2 %add_ln65, void %.split, i2, void %Attention_layer_.exit.preheader" [gemm_systolic_array.cpp:65]   --->   Operation 58 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [gemm_systolic_array.cpp:65]   --->   Operation 59 'specloopname' 'specloopname_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.34ns)   --->   "%icmp_ln65 = icmp_eq  i2 %ii, i2" [gemm_systolic_array.cpp:65]   --->   Operation 60 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_1917 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 61 'speclooptripcount' 'empty_1917' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.23ns)   --->   "%add_ln65 = add i2 %ii, i2" [gemm_systolic_array.cpp:65]   --->   Operation 62 'add' 'add_ln65' <Predicate = true> <Delay = 0.23> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %.split, void %.preheader.preheader" [gemm_systolic_array.cpp:65]   --->   Operation 63 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln65 = call void @dataflow_parent_loop_proc49014, i24 %v20_V, i2 %ii, i24 %v21_V, i24 %outp_V" [gemm_systolic_array.cpp:65]   --->   Operation 64 'call' 'call_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 65 [1/1] (0.60ns)   --->   "%br_ln60 = br void %.preheader" [kernel.cpp:60]   --->   Operation 65 'br' 'br_ln60' <Predicate = (icmp_ln65)> <Delay = 0.60>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln65 = call void @dataflow_parent_loop_proc49014, i24 %v20_V, i2 %ii, i24 %v21_V, i24 %outp_V" [gemm_systolic_array.cpp:65]   --->   Operation 66 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln65 = br void %Attention_layer_.exit" [gemm_systolic_array.cpp:65]   --->   Operation 67 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.34>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i8 %add_ln60_1, void %gemm_systolic_array_attn.exit, i8, void %.preheader.preheader" [kernel.cpp:60]   --->   Operation 68 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%i2 = phi i4 %select_ln60_1, void %gemm_systolic_array_attn.exit, i4, void %.preheader.preheader" [kernel.cpp:60]   --->   Operation 69 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%j1 = phi i4 %add_ln61, void %gemm_systolic_array_attn.exit, i4, void %.preheader.preheader" [kernel.cpp:61]   --->   Operation 70 'phi' 'j1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:61]   --->   Operation 71 'specpipeline' 'specpipeline_ln61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.58ns)   --->   "%icmp_ln60 = icmp_eq  i8 %indvar_flatten6, i8" [kernel.cpp:60]   --->   Operation 72 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.48ns)   --->   "%add_ln60_1 = add i8 %indvar_flatten6, i8" [kernel.cpp:60]   --->   Operation 73 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %gemm_systolic_array_attn.exit, void" [kernel.cpp:60]   --->   Operation 74 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.33ns)   --->   "%add_ln60 = add i4, i4 %i2" [kernel.cpp:60]   --->   Operation 75 'add' 'add_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.65ns)   --->   "%icmp_ln61 = icmp_eq  i4 %j1, i4" [kernel.cpp:61]   --->   Operation 76 'icmp' 'icmp_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.35ns)   --->   "%select_ln60 = select i1 %icmp_ln61, i4, i4 %j1" [kernel.cpp:60]   --->   Operation 77 'select' 'select_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.35ns)   --->   "%select_ln60_1 = select i1 %icmp_ln61, i4 %add_ln60, i4 %i2" [kernel.cpp:60]   --->   Operation 78 'select' 'select_ln60_1' <Predicate = (!icmp_ln60)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.33ns)   --->   "%add_ln61 = add i4, i4 %select_ln60" [kernel.cpp:61]   --->   Operation 79 'add' 'add_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 1.99>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln60_1, i4" [kernel.cpp:66]   --->   Operation 80 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln60_1, i2" [kernel.cpp:66]   --->   Operation 81 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i6 %tmp_70" [kernel.cpp:66]   --->   Operation 82 'zext' 'zext_ln66' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln66 = sub i8 %tmp_69, i8 %zext_ln66" [kernel.cpp:66]   --->   Operation 83 'sub' 'sub_ln66' <Predicate = (!icmp_ln60)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i4 %select_ln60" [kernel.cpp:66]   --->   Operation 84 'zext' 'zext_ln66_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln66 = add i8 %sub_ln66, i8 %zext_ln66_1" [kernel.cpp:66]   --->   Operation 85 'add' 'add_ln66' <Predicate = (!icmp_ln60)> <Delay = 0.83> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln66_2 = zext i8 %add_ln66" [kernel.cpp:66]   --->   Operation 86 'zext' 'zext_ln66_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%outp_V_addr_1 = getelementptr i24 %outp_V, i64, i64 %zext_ln66_2" [kernel.cpp:63]   --->   Operation 87 'getelementptr' 'outp_V_addr_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 88 [2/2] (1.15ns)   --->   "%p_Val2_s = load i8 %outp_V_addr_1" [kernel.cpp:63]   --->   Operation 88 'load' 'p_Val2_s' <Predicate = (!icmp_ln60)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>

State 9 <SV = 6> <Delay = 1.15>
ST_9 : Operation 89 [1/2] (1.15ns)   --->   "%p_Val2_s = load i8 %outp_V_addr_1" [kernel.cpp:63]   --->   Operation 89 'load' 'p_Val2_s' <Predicate = (!icmp_ln60)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %p_Val2_s, i32"   --->   Operation 90 'bitselect' 'p_Result_111' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 1.81>
ST_10 : Operation 91 [1/1] (0.76ns)   --->   "%icmp_ln889 = icmp_eq  i24 %p_Val2_s, i24"   --->   Operation 91 'icmp' 'icmp_ln889' <Predicate = (!icmp_ln60)> <Delay = 0.76> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.61ns)   --->   "%sub_ln893 = sub i24, i24 %p_Val2_s"   --->   Operation 92 'sub' 'sub_ln893' <Predicate = (!icmp_ln60 & p_Result_111)> <Delay = 0.61> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.36ns)   --->   "%m_29 = select i1 %p_Result_111, i24 %sub_ln893, i24 %p_Val2_s"   --->   Operation 93 'select' 'm_29' <Predicate = (!icmp_ln60)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i24 @llvm.part.select.i24, i24 %m_29, i32, i32"   --->   Operation 94 'partselect' 'p_Result_s' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_106 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8, i24 %p_Result_s"   --->   Operation 95 'bitconcatenate' 'p_Result_106' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.84ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_106, i1"   --->   Operation 96 'cttz' 'l' <Predicate = (!icmp_ln60)> <Delay = 0.84> <Core = "CTTZ">   --->   Core 50 'CTTZ' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %l"   --->   Operation 97 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 2.30>
ST_11 : Operation 98 [1/1] (0.66ns)   --->   "%sub_ln898 = sub i32, i32 %l"   --->   Operation 98 'sub' 'sub_ln898' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln898 = trunc i32 %sub_ln898"   --->   Operation 99 'trunc' 'trunc_ln898' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.66ns)   --->   "%lsb_index = add i32, i32 %sub_ln898"   --->   Operation 100 'add' 'lsb_index' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32, i32"   --->   Operation 101 'partselect' 'tmp_89' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.84ns)   --->   "%icmp_ln900 = icmp_sgt  i31 %tmp_89, i31"   --->   Operation 102 'icmp' 'icmp_ln900' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.84> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln901 = trunc i32 %sub_ln898"   --->   Operation 103 'trunc' 'trunc_ln901' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.34ns)   --->   "%sub_ln901 = sub i5, i5 %trunc_ln901"   --->   Operation 104 'sub' 'sub_ln901' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.34> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln901)   --->   "%zext_ln901 = zext i5 %sub_ln901"   --->   Operation 105 'zext' 'zext_ln901' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln901)   --->   "%lshr_ln901 = lshr i24, i24 %zext_ln901"   --->   Operation 106 'lshr' 'lshr_ln901' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln901)   --->   "%p_Result_107 = and i24 %m_29, i24 %lshr_ln901"   --->   Operation 107 'and' 'p_Result_107' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.76ns) (out node of the LUT)   --->   "%icmp_ln901 = icmp_ne  i24 %p_Result_107, i24"   --->   Operation 108 'icmp' 'icmp_ln901' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.76> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i73)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32"   --->   Operation 109 'bitselect' 'tmp_90' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i73)   --->   "%xor_ln903 = xor i1 %tmp_90, i1"   --->   Operation 110 'xor' 'xor_ln903' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i73)   --->   "%and_ln900 = and i1 %icmp_ln900, i1 %icmp_ln901"   --->   Operation 111 'and' 'and_ln900' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (0.61ns)   --->   "%add_ln903 = add i24, i24 %trunc_ln898"   --->   Operation 112 'add' 'add_ln903' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.61> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i73)   --->   "%p_Result_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i24, i24 %m_29, i24 %add_ln903"   --->   Operation 113 'bitselect' 'p_Result_108' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i73)   --->   "%a = or i1 %and_ln900, i1 %p_Result_108"   --->   Operation 114 'or' 'a' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.85ns)   --->   "%icmp_ln912 = icmp_sgt  i32 %lsb_index, i32"   --->   Operation 115 'icmp' 'icmp_ln912' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.66ns)   --->   "%sub_ln913 = sub i32, i32 %sub_ln898"   --->   Operation 116 'sub' 'sub_ln913' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.66ns)   --->   "%add_ln912 = add i32, i32 %sub_ln898"   --->   Operation 117 'add' 'add_ln912' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (0.12ns) (out node of the LUT)   --->   "%tobool34_i_i73 = and i1 %a, i1 %xor_ln903"   --->   Operation 118 'and' 'tobool34_i_i73' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 2.19>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln911 = zext i24 %m_29"   --->   Operation 119 'zext' 'zext_ln911' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node m_26)   --->   "%zext_ln913 = zext i32 %sub_ln913"   --->   Operation 120 'zext' 'zext_ln913' <Predicate = (!icmp_ln60 & !icmp_ln912 & !icmp_ln889)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node m_26)   --->   "%shl_ln913 = shl i64 %zext_ln911, i64 %zext_ln913"   --->   Operation 121 'shl' 'shl_ln913' <Predicate = (!icmp_ln60 & !icmp_ln912 & !icmp_ln889)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node m_26)   --->   "%zext_ln912 = zext i32 %add_ln912"   --->   Operation 122 'zext' 'zext_ln912' <Predicate = (!icmp_ln60 & icmp_ln912 & !icmp_ln889)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node m_26)   --->   "%lshr_ln912 = lshr i64 %zext_ln911, i64 %zext_ln912"   --->   Operation 123 'lshr' 'lshr_ln912' <Predicate = (!icmp_ln60 & icmp_ln912 & !icmp_ln889)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node m_26)   --->   "%m = select i1 %icmp_ln912, i64 %lshr_ln912, i64 %shl_ln913"   --->   Operation 124 'select' 'm' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node m_26)   --->   "%zext_ln915 = zext i1 %tobool34_i_i73"   --->   Operation 125 'zext' 'zext_ln915' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (1.05ns) (out node of the LUT)   --->   "%m_26 = add i64 %zext_ln915, i64 %m"   --->   Operation 126 'add' 'm_26' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 1.05> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%m_30 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_26, i32, i32"   --->   Operation 127 'partselect' 'm_30' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln916 = zext i63 %m_30"   --->   Operation 128 'zext' 'zext_ln916' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_26, i32"   --->   Operation 129 'bitselect' 'p_Result_109' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.30ns)   --->   "%select_ln897 = select i1 %p_Result_109, i8, i8"   --->   Operation 130 'select' 'select_ln897' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln918 = sub i8, i8 %trunc_ln897"   --->   Operation 131 'sub' 'sub_ln918' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 132 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln918 = add i8 %sub_ln918, i8 %select_ln897"   --->   Operation 132 'add' 'add_ln918' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.83> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_111, i8 %add_ln918"   --->   Operation 133 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_112 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln916, i9 %tmp, i32, i32"   --->   Operation 134 'partset' 'p_Result_112' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln692 = trunc i64 %p_Result_112"   --->   Operation 135 'trunc' 'trunc_ln692' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 2.32>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln693 = bitcast i32 %trunc_ln692"   --->   Operation 136 'bitcast' 'bitcast_ln693' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 0.00>
ST_13 : Operation 137 [4/4] (2.32ns)   --->   "%phitmp = fmul i32 %bitcast_ln693, i32"   --->   Operation 137 'fmul' 'phitmp' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 2.32>
ST_14 : Operation 138 [3/4] (2.32ns)   --->   "%phitmp = fmul i32 %bitcast_ln693, i32"   --->   Operation 138 'fmul' 'phitmp' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 2.32>
ST_15 : Operation 139 [2/4] (2.32ns)   --->   "%phitmp = fmul i32 %bitcast_ln693, i32"   --->   Operation 139 'fmul' 'phitmp' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 2.32>
ST_16 : Operation 140 [1/4] (2.32ns)   --->   "%phitmp = fmul i32 %bitcast_ln693, i32"   --->   Operation 140 'fmul' 'phitmp' <Predicate = (!icmp_ln60 & !icmp_ln889)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 1.38>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @l_norm_i2_l_j1_str" [kernel.cpp:60]   --->   Operation 141 'specloopname' 'specloopname_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%empty_1918 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 142 'speclooptripcount' 'empty_1918' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:61]   --->   Operation 143 'specpipeline' 'specpipeline_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%v22_addr = getelementptr i32 %v22, i64, i64 %zext_ln66_2" [kernel.cpp:66]   --->   Operation 144 'getelementptr' 'v22_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.22ns)   --->   "%v48 = select i1 %icmp_ln889, i32, i32 %phitmp"   --->   Operation 145 'select' 'v48' <Predicate = (!icmp_ln60)> <Delay = 0.22> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 146 [1/1] (1.15ns)   --->   "%store_ln66 = store i32 %v48, i8 %v22_addr" [kernel.cpp:66]   --->   Operation 146 'store' 'store_ln66' <Predicate = (!icmp_ln60)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln61 = br void %.preheader" [kernel.cpp:61]   --->   Operation 147 'br' 'br_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 18 <SV = 5> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [kernel.cpp:69]   --->   Operation 148 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v20_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ v21_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ v22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
outp_V            (alloca           ) [ 0011111111111111110]
br_ln0            (br               ) [ 0111000000000000000]
indvar_flatten    (phi              ) [ 0010000000000000000]
v25               (phi              ) [ 0010000000000000000]
v26               (phi              ) [ 0010000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000]
icmp_ln52         (icmp             ) [ 0011000000000000000]
add_ln52_1        (add              ) [ 0111000000000000000]
br_ln52           (br               ) [ 0000000000000000000]
add_ln52          (add              ) [ 0000000000000000000]
icmp_ln53         (icmp             ) [ 0000000000000000000]
select_ln52       (select           ) [ 0011000000000000000]
select_ln52_1     (select           ) [ 0111000000000000000]
add_ln53          (add              ) [ 0111000000000000000]
empty             (speclooptripcount) [ 0000000000000000000]
tmp_s             (bitconcatenate   ) [ 0000000000000000000]
tmp_68            (bitconcatenate   ) [ 0000000000000000000]
zext_ln158        (zext             ) [ 0000000000000000000]
sub_ln158         (sub              ) [ 0000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000]
zext_ln158_29     (zext             ) [ 0000000000000000000]
add_ln158         (add              ) [ 0000000000000000000]
zext_ln158_30     (zext             ) [ 0000000000000000000]
outp_V_addr       (getelementptr    ) [ 0000000000000000000]
store_ln158       (store            ) [ 0000000000000000000]
br_ln0            (br               ) [ 0111000000000000000]
br_ln65           (br               ) [ 0000111000000000000]
ii                (phi              ) [ 0000011000000000000]
specloopname_ln65 (specloopname     ) [ 0000000000000000000]
icmp_ln65         (icmp             ) [ 0000011111111111110]
empty_1917        (speclooptripcount) [ 0000000000000000000]
add_ln65          (add              ) [ 0000111000000000000]
br_ln65           (br               ) [ 0000000000000000000]
br_ln60           (br               ) [ 0000011111111111110]
call_ln65         (call             ) [ 0000000000000000000]
br_ln65           (br               ) [ 0000111000000000000]
indvar_flatten6   (phi              ) [ 0000000100000000000]
i2                (phi              ) [ 0000000100000000000]
j1                (phi              ) [ 0000000100000000000]
specpipeline_ln61 (specpipeline     ) [ 0000000000000000000]
icmp_ln60         (icmp             ) [ 0000000111111111110]
add_ln60_1        (add              ) [ 0000010111111111110]
br_ln60           (br               ) [ 0000000000000000000]
add_ln60          (add              ) [ 0000000000000000000]
icmp_ln61         (icmp             ) [ 0000000000000000000]
select_ln60       (select           ) [ 0000000110000000000]
select_ln60_1     (select           ) [ 0000010111111111110]
add_ln61          (add              ) [ 0000010111111111110]
tmp_69            (bitconcatenate   ) [ 0000000000000000000]
tmp_70            (bitconcatenate   ) [ 0000000000000000000]
zext_ln66         (zext             ) [ 0000000000000000000]
sub_ln66          (sub              ) [ 0000000000000000000]
zext_ln66_1       (zext             ) [ 0000000000000000000]
add_ln66          (add              ) [ 0000000000000000000]
zext_ln66_2       (zext             ) [ 0000000101111111110]
outp_V_addr_1     (getelementptr    ) [ 0000000101000000000]
p_Val2_s          (load             ) [ 0000000100100000000]
p_Result_111      (bitselect        ) [ 0000000100111000000]
icmp_ln889        (icmp             ) [ 0000000100011111110]
sub_ln893         (sub              ) [ 0000000000000000000]
m_29              (select           ) [ 0000000100011000000]
p_Result_s        (partselect       ) [ 0000000000000000000]
p_Result_106      (bitconcatenate   ) [ 0000000000000000000]
l                 (cttz             ) [ 0000000100010000000]
trunc_ln897       (trunc            ) [ 0000000100011000000]
sub_ln898         (sub              ) [ 0000000000000000000]
trunc_ln898       (trunc            ) [ 0000000000000000000]
lsb_index         (add              ) [ 0000000000000000000]
tmp_89            (partselect       ) [ 0000000000000000000]
icmp_ln900        (icmp             ) [ 0000000000000000000]
trunc_ln901       (trunc            ) [ 0000000000000000000]
sub_ln901         (sub              ) [ 0000000000000000000]
zext_ln901        (zext             ) [ 0000000000000000000]
lshr_ln901        (lshr             ) [ 0000000000000000000]
p_Result_107      (and              ) [ 0000000000000000000]
icmp_ln901        (icmp             ) [ 0000000000000000000]
tmp_90            (bitselect        ) [ 0000000000000000000]
xor_ln903         (xor              ) [ 0000000000000000000]
and_ln900         (and              ) [ 0000000000000000000]
add_ln903         (add              ) [ 0000000000000000000]
p_Result_108      (bitselect        ) [ 0000000000000000000]
a                 (or               ) [ 0000000000000000000]
icmp_ln912        (icmp             ) [ 0000000100001000000]
sub_ln913         (sub              ) [ 0000000100001000000]
add_ln912         (add              ) [ 0000000100001000000]
tobool34_i_i73    (and              ) [ 0000000100001000000]
zext_ln911        (zext             ) [ 0000000000000000000]
zext_ln913        (zext             ) [ 0000000000000000000]
shl_ln913         (shl              ) [ 0000000000000000000]
zext_ln912        (zext             ) [ 0000000000000000000]
lshr_ln912        (lshr             ) [ 0000000000000000000]
m                 (select           ) [ 0000000000000000000]
zext_ln915        (zext             ) [ 0000000000000000000]
m_26              (add              ) [ 0000000000000000000]
m_30              (partselect       ) [ 0000000000000000000]
zext_ln916        (zext             ) [ 0000000000000000000]
p_Result_109      (bitselect        ) [ 0000000000000000000]
select_ln897      (select           ) [ 0000000000000000000]
sub_ln918         (sub              ) [ 0000000000000000000]
add_ln918         (add              ) [ 0000000000000000000]
tmp               (bitconcatenate   ) [ 0000000000000000000]
p_Result_112      (partset          ) [ 0000000000000000000]
trunc_ln692       (trunc            ) [ 0000000100000100000]
bitcast_ln693     (bitcast          ) [ 0000000100000011100]
phitmp            (fmul             ) [ 0000000100000000010]
specloopname_ln60 (specloopname     ) [ 0000000000000000000]
empty_1918        (speclooptripcount) [ 0000000000000000000]
specpipeline_ln61 (specpipeline     ) [ 0000000000000000000]
v22_addr          (getelementptr    ) [ 0000000000000000000]
v48               (select           ) [ 0000000000000000000]
store_ln66        (store            ) [ 0000000000000000000]
br_ln61           (br               ) [ 0000010111111111110]
ret_ln69          (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v20_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v21_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v21_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v22">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v22"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_proc49014"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i24"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i24"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_norm_i2_l_j1_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="outp_V_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outp_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="outp_V_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp_V_addr/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="24" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln158/3 p_Val2_s/8 "/>
</bind>
</comp>

<comp id="145" class="1004" name="outp_V_addr_1_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp_V_addr_1/8 "/>
</bind>
</comp>

<comp id="152" class="1004" name="v22_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="9"/>
<pin id="156" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v22_addr/17 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln66_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/17 "/>
</bind>
</comp>

<comp id="165" class="1005" name="indvar_flatten_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="1"/>
<pin id="167" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="indvar_flatten_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="v25_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="1"/>
<pin id="178" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v25 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="v25_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v25/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="v26_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="1"/>
<pin id="189" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v26 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="v26_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="4" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v26/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="ii_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="1"/>
<pin id="200" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="ii_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/5 "/>
</bind>
</comp>

<comp id="210" class="1005" name="indvar_flatten6_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="1"/>
<pin id="212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="indvar_flatten6_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/7 "/>
</bind>
</comp>

<comp id="221" class="1005" name="i2_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="1"/>
<pin id="223" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="i2_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="1" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/7 "/>
</bind>
</comp>

<comp id="232" class="1005" name="j1_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="1"/>
<pin id="234" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j1 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="j1_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1/7 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_dataflow_parent_loop_proc49014_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="0" slack="0"/>
<pin id="245" dir="0" index="1" bw="24" slack="0"/>
<pin id="246" dir="0" index="2" bw="2" slack="0"/>
<pin id="247" dir="0" index="3" bw="24" slack="0"/>
<pin id="248" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="249" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln65/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="phitmp/13 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln52_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln52_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln52_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln53_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="select_ln52_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="4" slack="0"/>
<pin id="286" dir="0" index="2" bw="4" slack="0"/>
<pin id="287" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="select_ln52_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="4" slack="0"/>
<pin id="294" dir="0" index="2" bw="4" slack="0"/>
<pin id="295" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_1/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln53_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_s_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="4" slack="1"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_68_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="1"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln158_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sub_ln158_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="6" slack="0"/>
<pin id="326" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln158/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln158_29_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="1"/>
<pin id="331" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_29/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln158_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln158_30_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_30/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln65_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="0" index="1" bw="2" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln65_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln60_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/7 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln60_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/7 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln60_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="4" slack="0"/>
<pin id="370" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/7 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln61_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="0" index="1" bw="4" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="select_ln60_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="4" slack="0"/>
<pin id="382" dir="0" index="2" bw="4" slack="0"/>
<pin id="383" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60/7 "/>
</bind>
</comp>

<comp id="387" class="1004" name="select_ln60_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="4" slack="0"/>
<pin id="390" dir="0" index="2" bw="4" slack="0"/>
<pin id="391" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60_1/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln61_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="4" slack="0"/>
<pin id="398" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/7 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_69_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="0" index="1" bw="4" slack="1"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_69/8 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_70_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="0"/>
<pin id="410" dir="0" index="1" bw="4" slack="1"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln66_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sub_ln66_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="0" index="1" bw="6" slack="0"/>
<pin id="422" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln66_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="1"/>
<pin id="427" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_1/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln66_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="4" slack="0"/>
<pin id="431" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln66_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_2/8 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_Result_111_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="24" slack="0"/>
<pin id="442" dir="0" index="2" bw="6" slack="0"/>
<pin id="443" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_111/9 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln889_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="24" slack="1"/>
<pin id="449" dir="0" index="1" bw="24" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln889/10 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sub_ln893_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="24" slack="1"/>
<pin id="455" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln893/10 "/>
</bind>
</comp>

<comp id="457" class="1004" name="m_29_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="0" index="1" bw="24" slack="0"/>
<pin id="460" dir="0" index="2" bw="24" slack="1"/>
<pin id="461" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_29/10 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_Result_s_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="24" slack="0"/>
<pin id="465" dir="0" index="1" bw="24" slack="0"/>
<pin id="466" dir="0" index="2" bw="6" slack="0"/>
<pin id="467" dir="0" index="3" bw="1" slack="0"/>
<pin id="468" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_Result_106_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="24" slack="0"/>
<pin id="477" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_106/10 "/>
</bind>
</comp>

<comp id="481" class="1004" name="l_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/10 "/>
</bind>
</comp>

<comp id="489" class="1004" name="trunc_ln897_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/10 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sub_ln898_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="1"/>
<pin id="496" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln898/11 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln898_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln898/11 "/>
</bind>
</comp>

<comp id="502" class="1004" name="lsb_index_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/11 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_89_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="31" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="0" index="2" bw="1" slack="0"/>
<pin id="512" dir="0" index="3" bw="6" slack="0"/>
<pin id="513" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_89/11 "/>
</bind>
</comp>

<comp id="518" class="1004" name="icmp_ln900_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="31" slack="0"/>
<pin id="520" dir="0" index="1" bw="31" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln900/11 "/>
</bind>
</comp>

<comp id="524" class="1004" name="trunc_ln901_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln901/11 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sub_ln901_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="5" slack="0"/>
<pin id="530" dir="0" index="1" bw="5" slack="0"/>
<pin id="531" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln901/11 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln901_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="5" slack="0"/>
<pin id="536" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln901/11 "/>
</bind>
</comp>

<comp id="538" class="1004" name="lshr_ln901_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="5" slack="0"/>
<pin id="541" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln901/11 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_Result_107_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="24" slack="1"/>
<pin id="546" dir="0" index="1" bw="24" slack="0"/>
<pin id="547" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_107/11 "/>
</bind>
</comp>

<comp id="549" class="1004" name="icmp_ln901_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="24" slack="0"/>
<pin id="551" dir="0" index="1" bw="24" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln901/11 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_90_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="0"/>
<pin id="558" dir="0" index="2" bw="6" slack="0"/>
<pin id="559" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_90/11 "/>
</bind>
</comp>

<comp id="563" class="1004" name="xor_ln903_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln903/11 "/>
</bind>
</comp>

<comp id="569" class="1004" name="and_ln900_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln900/11 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln903_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="6" slack="0"/>
<pin id="577" dir="0" index="1" bw="24" slack="0"/>
<pin id="578" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln903/11 "/>
</bind>
</comp>

<comp id="581" class="1004" name="p_Result_108_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="24" slack="1"/>
<pin id="584" dir="0" index="2" bw="24" slack="0"/>
<pin id="585" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_108/11 "/>
</bind>
</comp>

<comp id="588" class="1004" name="a_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="a/11 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp_ln912_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln912/11 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sub_ln913_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="6" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln913/11 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln912_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="6" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln912/11 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tobool34_i_i73_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tobool34_i_i73/11 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln911_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="24" slack="2"/>
<pin id="620" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/12 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln913_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln913/12 "/>
</bind>
</comp>

<comp id="624" class="1004" name="shl_ln913_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="24" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="0"/>
<pin id="627" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln913/12 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln912_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln912/12 "/>
</bind>
</comp>

<comp id="633" class="1004" name="lshr_ln912_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="24" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln912/12 "/>
</bind>
</comp>

<comp id="639" class="1004" name="m_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="0" index="1" bw="64" slack="0"/>
<pin id="642" dir="0" index="2" bw="64" slack="0"/>
<pin id="643" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/12 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln915_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="1"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln915/12 "/>
</bind>
</comp>

<comp id="649" class="1004" name="m_26_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="64" slack="0"/>
<pin id="652" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_26/12 "/>
</bind>
</comp>

<comp id="655" class="1004" name="m_30_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="63" slack="0"/>
<pin id="657" dir="0" index="1" bw="64" slack="0"/>
<pin id="658" dir="0" index="2" bw="1" slack="0"/>
<pin id="659" dir="0" index="3" bw="7" slack="0"/>
<pin id="660" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_30/12 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln916_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="63" slack="0"/>
<pin id="667" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln916/12 "/>
</bind>
</comp>

<comp id="669" class="1004" name="p_Result_109_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="64" slack="0"/>
<pin id="672" dir="0" index="2" bw="6" slack="0"/>
<pin id="673" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_109/12 "/>
</bind>
</comp>

<comp id="677" class="1004" name="select_ln897_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="8" slack="0"/>
<pin id="680" dir="0" index="2" bw="8" slack="0"/>
<pin id="681" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln897/12 "/>
</bind>
</comp>

<comp id="685" class="1004" name="sub_ln918_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="5" slack="0"/>
<pin id="687" dir="0" index="1" bw="8" slack="2"/>
<pin id="688" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln918/12 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln918_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="0" index="1" bw="8" slack="0"/>
<pin id="693" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln918/12 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="9" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="3"/>
<pin id="699" dir="0" index="2" bw="8" slack="0"/>
<pin id="700" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="703" class="1004" name="p_Result_112_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="64" slack="0"/>
<pin id="705" dir="0" index="1" bw="63" slack="0"/>
<pin id="706" dir="0" index="2" bw="9" slack="0"/>
<pin id="707" dir="0" index="3" bw="6" slack="0"/>
<pin id="708" dir="0" index="4" bw="6" slack="0"/>
<pin id="709" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_112/12 "/>
</bind>
</comp>

<comp id="715" class="1004" name="trunc_ln692_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="64" slack="0"/>
<pin id="717" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln692/12 "/>
</bind>
</comp>

<comp id="719" class="1004" name="bitcast_ln693_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln693/13 "/>
</bind>
</comp>

<comp id="723" class="1004" name="v48_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="7"/>
<pin id="725" dir="0" index="1" bw="32" slack="0"/>
<pin id="726" dir="0" index="2" bw="32" slack="1"/>
<pin id="727" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v48/17 "/>
</bind>
</comp>

<comp id="730" class="1005" name="icmp_ln52_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="1"/>
<pin id="732" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="734" class="1005" name="add_ln52_1_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="0"/>
<pin id="736" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln52_1 "/>
</bind>
</comp>

<comp id="739" class="1005" name="select_ln52_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="4" slack="1"/>
<pin id="741" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln52 "/>
</bind>
</comp>

<comp id="744" class="1005" name="select_ln52_1_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="4" slack="0"/>
<pin id="746" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln52_1 "/>
</bind>
</comp>

<comp id="751" class="1005" name="add_ln53_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="4" slack="0"/>
<pin id="753" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="756" class="1005" name="icmp_ln65_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="1"/>
<pin id="758" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="760" class="1005" name="add_ln65_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="2" slack="0"/>
<pin id="762" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln65 "/>
</bind>
</comp>

<comp id="765" class="1005" name="icmp_ln60_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="1"/>
<pin id="767" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="769" class="1005" name="add_ln60_1_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln60_1 "/>
</bind>
</comp>

<comp id="774" class="1005" name="select_ln60_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="4" slack="1"/>
<pin id="776" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln60 "/>
</bind>
</comp>

<comp id="779" class="1005" name="select_ln60_1_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="4" slack="0"/>
<pin id="781" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln60_1 "/>
</bind>
</comp>

<comp id="786" class="1005" name="add_ln61_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="4" slack="0"/>
<pin id="788" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln61 "/>
</bind>
</comp>

<comp id="791" class="1005" name="zext_ln66_2_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="64" slack="9"/>
<pin id="793" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln66_2 "/>
</bind>
</comp>

<comp id="796" class="1005" name="outp_V_addr_1_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="1"/>
<pin id="798" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outp_V_addr_1 "/>
</bind>
</comp>

<comp id="801" class="1005" name="p_Val2_s_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="24" slack="1"/>
<pin id="803" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="808" class="1005" name="p_Result_111_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="1"/>
<pin id="810" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_111 "/>
</bind>
</comp>

<comp id="814" class="1005" name="icmp_ln889_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="1"/>
<pin id="816" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln889 "/>
</bind>
</comp>

<comp id="819" class="1005" name="m_29_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="24" slack="1"/>
<pin id="821" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="m_29 "/>
</bind>
</comp>

<comp id="826" class="1005" name="l_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="1"/>
<pin id="828" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="831" class="1005" name="trunc_ln897_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="2"/>
<pin id="833" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln897 "/>
</bind>
</comp>

<comp id="836" class="1005" name="icmp_ln912_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="1"/>
<pin id="838" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln912 "/>
</bind>
</comp>

<comp id="841" class="1005" name="sub_ln913_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln913 "/>
</bind>
</comp>

<comp id="846" class="1005" name="add_ln912_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln912 "/>
</bind>
</comp>

<comp id="851" class="1005" name="tobool34_i_i73_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="1"/>
<pin id="853" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tobool34_i_i73 "/>
</bind>
</comp>

<comp id="856" class="1005" name="trunc_ln692_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="1"/>
<pin id="858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln692 "/>
</bind>
</comp>

<comp id="861" class="1005" name="bitcast_ln693_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="1"/>
<pin id="863" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln693 "/>
</bind>
</comp>

<comp id="866" class="1005" name="phitmp_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="1"/>
<pin id="868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="50" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="52" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="151"><net_src comp="145" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="48" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="209"><net_src comp="202" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="250"><net_src comp="64" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="0" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="202" pin="4"/><net_sink comp="243" pin=2"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="258"><net_src comp="122" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="169" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="32" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="169" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="180" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="36" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="191" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="24" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="191" pin="4"/><net_sink comp="283" pin=2"/></net>

<net id="296"><net_src comp="277" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="271" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="180" pin="4"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="283" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="310"><net_src comp="44" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="24" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="46" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="48" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="305" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="336"><net_src comp="329" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="323" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="347"><net_src comp="202" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="58" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="202" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="62" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="214" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="32" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="214" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="34" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="36" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="225" pin="4"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="236" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="38" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="24" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="236" pin="4"/><net_sink comp="379" pin=2"/></net>

<net id="392"><net_src comp="373" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="367" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="225" pin="4"/><net_sink comp="387" pin=2"/></net>

<net id="399"><net_src comp="36" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="379" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="44" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="24" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="46" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="48" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="418"><net_src comp="408" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="401" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="415" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="432"><net_src comp="419" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="444"><net_src comp="68" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="138" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="70" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="52" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="52" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="469"><net_src comp="72" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="457" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="70" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="12" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="478"><net_src comp="74" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="76" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="463" pin="4"/><net_sink comp="473" pin=2"/></net>

<net id="486"><net_src comp="78" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="473" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="80" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="492"><net_src comp="481" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="82" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="84" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="493" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="514"><net_src comp="86" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="516"><net_src comp="30" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="517"><net_src comp="88" pin="0"/><net_sink comp="508" pin=3"/></net>

<net id="522"><net_src comp="508" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="90" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="493" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="92" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="524" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="94" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="544" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="52" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="560"><net_src comp="96" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="502" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="88" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="567"><net_src comp="555" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="80" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="518" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="549" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="98" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="498" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="100" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="575" pin="2"/><net_sink comp="581" pin=2"/></net>

<net id="592"><net_src comp="569" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="581" pin="3"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="502" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="12" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="102" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="493" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="104" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="493" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="588" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="563" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="628"><net_src comp="618" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="621" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="637"><net_src comp="618" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="630" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="644"><net_src comp="633" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="645"><net_src comp="624" pin="2"/><net_sink comp="639" pin=2"/></net>

<net id="653"><net_src comp="646" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="639" pin="3"/><net_sink comp="649" pin=1"/></net>

<net id="661"><net_src comp="106" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="649" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="30" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="664"><net_src comp="108" pin="0"/><net_sink comp="655" pin=3"/></net>

<net id="668"><net_src comp="655" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="674"><net_src comp="110" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="649" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="102" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="682"><net_src comp="669" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="112" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="114" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="689"><net_src comp="116" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="694"><net_src comp="685" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="677" pin="3"/><net_sink comp="690" pin=1"/></net>

<net id="701"><net_src comp="118" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="690" pin="2"/><net_sink comp="696" pin=2"/></net>

<net id="710"><net_src comp="120" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="711"><net_src comp="665" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="696" pin="3"/><net_sink comp="703" pin=2"/></net>

<net id="713"><net_src comp="70" pin="0"/><net_sink comp="703" pin=3"/></net>

<net id="714"><net_src comp="88" pin="0"/><net_sink comp="703" pin=4"/></net>

<net id="718"><net_src comp="703" pin="5"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="719" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="728"><net_src comp="126" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="729"><net_src comp="723" pin="3"/><net_sink comp="159" pin=1"/></net>

<net id="733"><net_src comp="259" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="265" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="742"><net_src comp="283" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="747"><net_src comp="291" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="750"><net_src comp="744" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="754"><net_src comp="299" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="759"><net_src comp="343" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="349" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="768"><net_src comp="355" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="361" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="777"><net_src comp="379" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="782"><net_src comp="387" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="785"><net_src comp="779" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="789"><net_src comp="395" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="794"><net_src comp="434" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="799"><net_src comp="145" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="804"><net_src comp="138" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="807"><net_src comp="801" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="811"><net_src comp="439" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="817"><net_src comp="447" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="822"><net_src comp="457" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="825"><net_src comp="819" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="829"><net_src comp="481" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="834"><net_src comp="489" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="839"><net_src comp="594" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="844"><net_src comp="600" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="849"><net_src comp="606" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="854"><net_src comp="612" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="859"><net_src comp="715" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="864"><net_src comp="719" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="869"><net_src comp="254" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="723" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v22 | {17 }
 - Input state : 
	Port: Attention_layer : v20_V | {5 6 }
	Port: Attention_layer : v21_V | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln52 : 1
		add_ln52_1 : 1
		br_ln52 : 2
		add_ln52 : 1
		icmp_ln53 : 1
		select_ln52 : 2
		select_ln52_1 : 2
		add_ln53 : 3
	State 3
		zext_ln158 : 1
		sub_ln158 : 2
		add_ln158 : 3
		zext_ln158_30 : 4
		outp_V_addr : 5
		store_ln158 : 6
	State 4
	State 5
		icmp_ln65 : 1
		add_ln65 : 1
		br_ln65 : 2
		call_ln65 : 1
	State 6
	State 7
		icmp_ln60 : 1
		add_ln60_1 : 1
		br_ln60 : 2
		add_ln60 : 1
		icmp_ln61 : 1
		select_ln60 : 2
		select_ln60_1 : 2
		add_ln61 : 3
	State 8
		zext_ln66 : 1
		sub_ln66 : 2
		add_ln66 : 3
		zext_ln66_2 : 4
		outp_V_addr_1 : 5
		p_Val2_s : 6
	State 9
		p_Result_111 : 1
	State 10
		m_29 : 1
		p_Result_s : 2
		p_Result_106 : 3
		l : 4
		trunc_ln897 : 5
	State 11
		trunc_ln898 : 1
		lsb_index : 1
		tmp_89 : 2
		icmp_ln900 : 3
		trunc_ln901 : 1
		sub_ln901 : 2
		zext_ln901 : 3
		lshr_ln901 : 4
		p_Result_107 : 5
		icmp_ln901 : 5
		tmp_90 : 2
		xor_ln903 : 3
		and_ln900 : 6
		add_ln903 : 2
		p_Result_108 : 3
		a : 6
		icmp_ln912 : 2
		sub_ln913 : 1
		add_ln912 : 1
		tobool34_i_i73 : 6
	State 12
		shl_ln913 : 1
		lshr_ln912 : 1
		m : 2
		m_26 : 3
		m_30 : 4
		zext_ln916 : 5
		p_Result_109 : 4
		select_ln897 : 5
		add_ln918 : 6
		tmp : 7
		p_Result_112 : 8
		trunc_ln692 : 9
	State 13
		phitmp : 1
	State 14
	State 15
	State 16
	State 17
		store_ln66 : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dataflow_parent_loop_proc49014_fu_243 |    32   |  34.485 |   8137  |   1975  |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |             add_ln52_1_fu_265             |    0    |    0    |    0    |    8    |
|          |              add_ln52_fu_271              |    0    |    0    |    0    |    6    |
|          |              add_ln53_fu_299              |    0    |    0    |    0    |    6    |
|          |              add_ln158_fu_332             |    0    |    0    |    0    |    19   |
|          |              add_ln65_fu_349              |    0    |    0    |    0    |    3    |
|          |             add_ln60_1_fu_361             |    0    |    0    |    0    |    8    |
|    add   |              add_ln60_fu_367              |    0    |    0    |    0    |    6    |
|          |              add_ln61_fu_395              |    0    |    0    |    0    |    6    |
|          |              add_ln66_fu_428              |    0    |    0    |    0    |    19   |
|          |              lsb_index_fu_502             |    0    |    0    |    0    |    32   |
|          |              add_ln903_fu_575             |    0    |    0    |    0    |    24   |
|          |              add_ln912_fu_606             |    0    |    0    |    0    |    32   |
|          |                m_26_fu_649                |    0    |    0    |    0    |    64   |
|          |              add_ln918_fu_690             |    0    |    0    |    0    |    19   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   fmul   |                 grp_fu_254                |    3    |    0    |   143   |    78   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              sub_ln158_fu_323             |    0    |    0    |    0    |    19   |
|          |              sub_ln66_fu_419              |    0    |    0    |    0    |    19   |
|          |              sub_ln893_fu_452             |    0    |    0    |    0    |    24   |
|    sub   |              sub_ln898_fu_493             |    0    |    0    |    0    |    32   |
|          |              sub_ln901_fu_528             |    0    |    0    |    0    |    6    |
|          |              sub_ln913_fu_600             |    0    |    0    |    0    |    32   |
|          |              sub_ln918_fu_685             |    0    |    0    |    0    |    19   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |             select_ln52_fu_283            |    0    |    0    |    0    |    4    |
|          |            select_ln52_1_fu_291           |    0    |    0    |    0    |    4    |
|          |             select_ln60_fu_379            |    0    |    0    |    0    |    4    |
|  select  |            select_ln60_1_fu_387           |    0    |    0    |    0    |    4    |
|          |                m_29_fu_457                |    0    |    0    |    0    |    24   |
|          |                  m_fu_639                 |    0    |    0    |    0    |    63   |
|          |            select_ln897_fu_677            |    0    |    0    |    0    |    8    |
|          |                 v48_fu_723                |    0    |    0    |    0    |    32   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              icmp_ln52_fu_259             |    0    |    0    |    0    |    11   |
|          |              icmp_ln53_fu_277             |    0    |    0    |    0    |    9    |
|          |              icmp_ln65_fu_343             |    0    |    0    |    0    |    8    |
|          |              icmp_ln60_fu_355             |    0    |    0    |    0    |    11   |
|   icmp   |              icmp_ln61_fu_373             |    0    |    0    |    0    |    9    |
|          |             icmp_ln889_fu_447             |    0    |    0    |    0    |    20   |
|          |             icmp_ln900_fu_518             |    0    |    0    |    0    |    20   |
|          |             icmp_ln901_fu_549             |    0    |    0    |    0    |    20   |
|          |             icmp_ln912_fu_594             |    0    |    0    |    0    |    20   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   lshr   |             lshr_ln901_fu_538             |    0    |    0    |    0    |    11   |
|          |             lshr_ln912_fu_633             |    0    |    0    |    0    |    92   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|    shl   |              shl_ln913_fu_624             |    0    |    0    |    0    |    92   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   cttz   |                  l_fu_481                 |    0    |    0    |    40   |    36   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |            p_Result_107_fu_544            |    0    |    0    |    0    |    24   |
|    and   |              and_ln900_fu_569             |    0    |    0    |    0    |    2    |
|          |           tobool34_i_i73_fu_612           |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|    xor   |              xor_ln903_fu_563             |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|    or    |                  a_fu_588                 |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |                tmp_s_fu_305               |    0    |    0    |    0    |    0    |
|          |               tmp_68_fu_312               |    0    |    0    |    0    |    0    |
|bitconcatenate|               tmp_69_fu_401               |    0    |    0    |    0    |    0    |
|          |               tmp_70_fu_408               |    0    |    0    |    0    |    0    |
|          |            p_Result_106_fu_473            |    0    |    0    |    0    |    0    |
|          |                 tmp_fu_696                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |             zext_ln158_fu_319             |    0    |    0    |    0    |    0    |
|          |            zext_ln158_29_fu_329           |    0    |    0    |    0    |    0    |
|          |            zext_ln158_30_fu_338           |    0    |    0    |    0    |    0    |
|          |              zext_ln66_fu_415             |    0    |    0    |    0    |    0    |
|          |             zext_ln66_1_fu_425            |    0    |    0    |    0    |    0    |
|   zext   |             zext_ln66_2_fu_434            |    0    |    0    |    0    |    0    |
|          |             zext_ln901_fu_534             |    0    |    0    |    0    |    0    |
|          |             zext_ln911_fu_618             |    0    |    0    |    0    |    0    |
|          |             zext_ln913_fu_621             |    0    |    0    |    0    |    0    |
|          |             zext_ln912_fu_630             |    0    |    0    |    0    |    0    |
|          |             zext_ln915_fu_646             |    0    |    0    |    0    |    0    |
|          |             zext_ln916_fu_665             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |            p_Result_111_fu_439            |    0    |    0    |    0    |    0    |
| bitselect|               tmp_90_fu_555               |    0    |    0    |    0    |    0    |
|          |            p_Result_108_fu_581            |    0    |    0    |    0    |    0    |
|          |            p_Result_109_fu_669            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |             p_Result_s_fu_463             |    0    |    0    |    0    |    0    |
|partselect|               tmp_89_fu_508               |    0    |    0    |    0    |    0    |
|          |                m_30_fu_655                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |             trunc_ln897_fu_489            |    0    |    0    |    0    |    0    |
|   trunc  |             trunc_ln898_fu_498            |    0    |    0    |    0    |    0    |
|          |             trunc_ln901_fu_524            |    0    |    0    |    0    |    0    |
|          |             trunc_ln692_fu_715            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|  partset |            p_Result_112_fu_703            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   Total  |                                           |    35   |  34.485 |   8320  |   2990  |
|----------|-------------------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|outp_V|    1   |    0   |    0   |
+------+--------+--------+--------+
| Total|    1   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln52_1_reg_734  |    8   |
|    add_ln53_reg_751   |    4   |
|   add_ln60_1_reg_769  |    8   |
|    add_ln61_reg_786   |    4   |
|    add_ln65_reg_760   |    2   |
|   add_ln912_reg_846   |   32   |
| bitcast_ln693_reg_861 |   32   |
|       i2_reg_221      |    4   |
|   icmp_ln52_reg_730   |    1   |
|   icmp_ln60_reg_765   |    1   |
|   icmp_ln65_reg_756   |    1   |
|   icmp_ln889_reg_814  |    1   |
|   icmp_ln912_reg_836  |    1   |
|       ii_reg_198      |    2   |
|indvar_flatten6_reg_210|    8   |
| indvar_flatten_reg_165|    8   |
|       j1_reg_232      |    4   |
|       l_reg_826       |   32   |
|      m_29_reg_819     |   24   |
| outp_V_addr_1_reg_796 |    8   |
|  p_Result_111_reg_808 |    1   |
|    p_Val2_s_reg_801   |   24   |
|     phitmp_reg_866    |   32   |
| select_ln52_1_reg_744 |    4   |
|  select_ln52_reg_739  |    4   |
| select_ln60_1_reg_779 |    4   |
|  select_ln60_reg_774  |    4   |
|   sub_ln913_reg_841   |   32   |
| tobool34_i_i73_reg_851|    1   |
|  trunc_ln692_reg_856  |   32   |
|  trunc_ln897_reg_831  |    8   |
|      v25_reg_176      |    4   |
|      v26_reg_187      |    4   |
|  zext_ln66_2_reg_791  |   64   |
+-----------------------+--------+
|         Total         |   403  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_138 |  p0  |   3  |   8  |   24   ||    15   |
|     ii_reg_198    |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_254    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   92   || 1.82325 ||    33   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   35   |   34   |  8320  |  2990  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   33   |
|  Register |    -   |    -   |    -   |   403  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   35   |   36   |  8723  |  3023  |
+-----------+--------+--------+--------+--------+--------+
