/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [6:0] _04_;
  wire [8:0] _05_;
  reg [8:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [5:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_29z;
  wire [9:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire [8:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [5:0] celloutsig_0_48z;
  wire celloutsig_0_54z;
  wire [7:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire [11:0] celloutsig_0_58z;
  wire [2:0] celloutsig_0_59z;
  wire [3:0] celloutsig_0_61z;
  wire [3:0] celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_13z;
  wire [10:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = ~(celloutsig_0_35z & _00_);
  assign celloutsig_0_44z = ~(_01_ & celloutsig_0_32z);
  assign celloutsig_0_25z = ~(celloutsig_0_10z & celloutsig_0_14z);
  assign celloutsig_0_54z = !(celloutsig_0_13z[3] ? celloutsig_0_13z[0] : celloutsig_0_6z);
  assign celloutsig_1_0z = in_data[158] | ~(in_data[109]);
  assign celloutsig_0_10z = in_data[76] | ~(celloutsig_0_9z[2]);
  assign celloutsig_0_0z = in_data[2] ^ in_data[9];
  assign celloutsig_0_42z = celloutsig_0_16z[4] ^ celloutsig_0_38z;
  assign celloutsig_0_12z = celloutsig_0_6z ^ in_data[78];
  assign celloutsig_0_18z = celloutsig_0_7z[1] ^ _03_;
  assign celloutsig_0_35z = ~(celloutsig_0_1z ^ celloutsig_0_31z[7]);
  assign celloutsig_0_36z = ~(celloutsig_0_14z ^ celloutsig_0_30z[0]);
  assign celloutsig_0_57z = ~(celloutsig_0_54z ^ celloutsig_0_1z);
  assign celloutsig_0_11z = ~(celloutsig_0_1z ^ _02_);
  assign celloutsig_0_1z = ~(in_data[4] ^ in_data[52]);
  assign celloutsig_0_24z = ~(celloutsig_0_14z ^ celloutsig_0_6z);
  assign celloutsig_1_4z[13:1] = { in_data[112:103], celloutsig_1_3z[3:1] } + { in_data[136:129], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z[3:1] };
  assign celloutsig_0_27z = celloutsig_0_9z[4:0] + { celloutsig_0_16z[3:0], celloutsig_0_24z };
  reg [8:0] _25_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _25_ <= 9'h000;
    else _25_ <= { in_data[77:75], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z };
  assign { _03_, _05_[7], _00_, _01_, _05_[4:2], _02_, _05_[0] } = _25_;
  reg [4:0] _26_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _26_ <= 5'h00;
    else _26_ <= in_data[81:77];
  assign _04_[6:2] = _26_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _06_ <= 9'h000;
    else _06_ <= celloutsig_1_4z[12:4];
  assign celloutsig_0_61z = celloutsig_0_3z & { celloutsig_0_48z[1:0], celloutsig_0_6z, celloutsig_0_57z };
  assign celloutsig_1_13z = celloutsig_1_9z[7:3] & celloutsig_1_4z[9:5];
  assign celloutsig_0_48z = { celloutsig_0_29z, 1'h0 } / { 1'h1, celloutsig_0_17z[5:1] };
  assign celloutsig_1_18z = { celloutsig_1_11z[3:1], celloutsig_1_2z[3:1], 1'h0, celloutsig_1_2z[3:1], 1'h0 } / { 1'h1, in_data[180:172], celloutsig_1_8z };
  assign celloutsig_0_2z = { in_data[8:0], celloutsig_0_1z } / { 1'h1, in_data[48:46], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_6z = { _05_[7], _00_, _01_ } && { _04_[6:5], celloutsig_0_1z };
  assign celloutsig_0_3z = in_data[33:30] * celloutsig_0_2z[3:0];
  assign celloutsig_0_33z = celloutsig_0_27z[2:0] * celloutsig_0_26z[7:5];
  assign celloutsig_0_58z[11:1] = { celloutsig_0_56z[6:3], celloutsig_0_14z, celloutsig_0_44z, celloutsig_0_11z, celloutsig_0_42z, celloutsig_0_0z, celloutsig_0_33z } * celloutsig_0_20z;
  assign celloutsig_1_9z = celloutsig_1_4z[13:6] * { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z[3:1], 1'h0, celloutsig_1_8z };
  assign celloutsig_1_19z = { in_data[137:135], celloutsig_1_13z } * { 5'h00, celloutsig_1_5z[4:2] };
  assign celloutsig_0_9z = { celloutsig_0_3z[1:0], celloutsig_0_3z, celloutsig_0_8z } * { in_data[35:33], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_16z = _04_[6:2] * { celloutsig_0_15z[5:2], celloutsig_0_11z };
  assign celloutsig_0_29z = { celloutsig_0_25z, celloutsig_0_3z } * celloutsig_0_26z[6:2];
  assign celloutsig_0_32z = { celloutsig_0_16z[0], celloutsig_0_20z, _04_[6:2], 1'h0 } != { celloutsig_0_2z[8:1], celloutsig_0_29z, celloutsig_0_16z };
  assign celloutsig_0_56z = - celloutsig_0_31z[7:0];
  assign celloutsig_1_3z = - { celloutsig_1_2z[3:1], 1'h0 };
  assign celloutsig_0_63z = | { celloutsig_0_59z, celloutsig_0_30z, celloutsig_0_9z };
  assign celloutsig_0_8z = | in_data[37:8];
  assign celloutsig_0_14z = | { celloutsig_0_13z[9], celloutsig_0_7z };
  assign celloutsig_0_19z = | { celloutsig_0_16z, celloutsig_0_2z[9] };
  assign celloutsig_1_1z = ~^ in_data[113:103];
  assign celloutsig_0_62z = { celloutsig_0_15z[5], celloutsig_0_59z } >> celloutsig_0_61z;
  assign celloutsig_0_7z = celloutsig_0_2z[7:5] >>> _04_[6:4];
  assign celloutsig_0_17z = { celloutsig_0_7z, celloutsig_0_2z } >>> in_data[81:69];
  assign celloutsig_0_31z = { celloutsig_0_30z[3:1], celloutsig_0_15z } >>> { _05_[7], _00_, _01_, _05_[4:2], _02_, _05_[0], celloutsig_0_12z };
  assign celloutsig_1_11z = { celloutsig_1_9z[6:4], celloutsig_1_0z } - _06_[8:5];
  assign celloutsig_0_13z = { celloutsig_0_3z, celloutsig_0_9z } - { in_data[49:40], celloutsig_0_6z };
  assign celloutsig_0_20z = celloutsig_0_17z[11:1] - { celloutsig_0_13z[3:0], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_0_26z = { celloutsig_0_19z, _03_, _05_[7], _00_, _01_, _05_[4:2], _02_, _05_[0] } - { celloutsig_0_15z[5], celloutsig_0_7z, celloutsig_0_1z, _04_[6:2] };
  assign celloutsig_0_59z = { celloutsig_0_29z[0], celloutsig_0_32z, celloutsig_0_36z } ^ celloutsig_0_58z[9:7];
  assign celloutsig_0_30z = { celloutsig_0_16z[1], celloutsig_0_15z } ^ { celloutsig_0_9z[6], celloutsig_0_29z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_15z = 6'h00;
    else if (clkin_data[96]) celloutsig_0_15z = celloutsig_0_2z[5:0];
  assign { celloutsig_1_2z[2:1], celloutsig_1_2z[3] } = { celloutsig_1_1z, celloutsig_1_1z, in_data[172] } ^ { in_data[186:185], in_data[187] };
  assign { celloutsig_1_5z[4], celloutsig_1_5z[2], celloutsig_1_5z[3] } = { celloutsig_1_3z[0], celloutsig_1_2z[2], celloutsig_1_2z[3] } ^ { celloutsig_1_2z[3], celloutsig_1_2z[1], celloutsig_1_2z[2] };
  assign celloutsig_1_8z = ~celloutsig_1_1z;
  assign _04_[0] = celloutsig_0_18z;
  assign { _05_[8], _05_[6:5], _05_[1] } = { _03_, _00_, _01_, _02_ };
  assign celloutsig_0_58z[0] = 1'h0;
  assign celloutsig_1_2z[0] = 1'h0;
  assign celloutsig_1_4z[0] = celloutsig_1_3z[0];
  assign { celloutsig_1_5z[15:5], celloutsig_1_5z[1:0] } = { 11'h000, celloutsig_1_2z[1], celloutsig_1_0z };
  assign { out_data[138:128], out_data[103:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
