<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_Din_A' to 0." projectName="simple_perceptron" solutionName="solution1" date="2020-04-26T19:39:45.039+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/w_WEN_A' to 0." projectName="simple_perceptron" solutionName="solution1" date="2020-04-26T19:39:45.034+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_Din_A' to 0." projectName="simple_perceptron" solutionName="solution1" date="2020-04-26T19:39:45.031+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'calcPerceptron/x_WEN_A' to 0." projectName="simple_perceptron" solutionName="solution1" date="2020-04-26T19:39:45.025+0200" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_calcPerceptron_top/AESL_inst_calcPerceptron/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;1765000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 1805 ns : File &quot;/home/wask/workspace/mgr/hls_perceptron/hls/simple_perceptron/solution1/sim/verilog/calcPerceptron.autotb.v&quot; Line 463&#xA;## quit" projectName="simple_perceptron" solutionName="solution1" date="2020-04-26T19:47:56.838+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_calcPerceptron_top/AESL_inst_calcPerceptron/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="simple_perceptron" solutionName="solution1" date="2020-04-26T19:47:51.853+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_calcPerceptron_top/AESL_inst_calcPerceptron/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="simple_perceptron" solutionName="solution1" date="2020-04-26T19:47:51.847+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/calcPerceptron_ap_fexp_7_full_dsp_32.vhd:196]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_9.floating_point_v7_1_9_viv_comp&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xA;Compiling package floating_point_v7_1_9.floating_point_v7_1_9_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_9.floating_point_v7_1_9_exp_table_...&#xA;Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_9.floating_point_v7_1_9_pkg&#xA;Compiling package floating_point_v7_1_9.flt_utils&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling package floating_point_v7_1_9.flt_recipsqrt_sp_sqrt_r_rom&#xA;Compiling package mult_gen_v12_0_16.dsp_pkg&#xA;Compiling module xil_defaultlib.calcPerceptron_CRTL_BUS_s_axi&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare [\compare(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]&#xA;Compiling architecture calcperceptron_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.calcPerceptron_ap_fadd_3_full_dsp_32 [calcperceptron_ap_fadd_3_full_ds...]&#xA;Compiling module xil_defaultlib.calcPerceptron_fadd_32ns_32ns_32...&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.fix_mult [\fix_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult [\flt_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]&#xA;Compiling architecture calcperceptron_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.calcPerceptron_ap_fmul_2_max_dsp_32 [calcperceptron_ap_fmul_2_max_dsp...]&#xA;Compiling module xil_defaultlib.calcPerceptron_fmul_32ns_32ns_32...&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=4)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=10,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=10,bi_width=...]&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily=&quot;zynq&quot;,c_a_...]&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=7)\]&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily=&quot;zynq&quot;,c_a_...]&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=2)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_recip_nr [\flt_recip_nr(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=23,length=3)\]&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily=&quot;zynq&quot;,c_a_...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=34,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.multadd [\multadd(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=9,bi_width=8...]&#xA;Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily=&quot;zynq&quot;,c_a_...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.multadd [\multadd(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=22,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=23,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.multadd [\multadd(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.multadd [\multadd(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=22,length=2)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=37,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=38,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.multadd [\multadd(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9,length=7)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=6,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=6,fast_input=true)...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=32)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_recip [\flt_recip(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]&#xA;Compiling architecture calcperceptron_ap_frecip_8_full_dsp_32_arch of entity xil_defaultlib.calcPerceptron_ap_frecip_8_full_dsp_32 [calcperceptron_ap_frecip_8_full_...]&#xA;Compiling module xil_defaultlib.calcPerceptron_frecip_32ns_32ns_...&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=43,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=5)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=5,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=6)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_exp_specialcase [\flt_exp_specialcase(c_xdevicefa...]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(a_fw=24,op_delay...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay_s [\delay_s(width=10,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay_s [\delay_s(width=9,length=0)\]&#xA;Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]&#xA;Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=6,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.zero_det_sel [\zero_det_sel(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.shift_msb_first [\shift_msb_first(a_width=24,resu...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=35,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=36)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=34)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=33,length=2)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_exp_e2A [\flt_exp_e2A(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_exp_e2zmzm1 [\flt_exp_e2zmzm1(c_xdevicefamily...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=3)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=14)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=25,fast_input=true)...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xA;Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init=&quot;1100110010010110&quot;)(0...]&#xA;Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init=&quot;1100110000111100&quot;)(0...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9,length=0,fast_inp...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_exp_recomb [\flt_exp_recomb(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_exp [\flt_exp(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]&#xA;Compiling architecture calcperceptron_ap_fexp_7_full_dsp_32_arch of entity xil_defaultlib.calcPerceptron_ap_fexp_7_full_dsp_32 [calcperceptron_ap_fexp_7_full_ds...]&#xA;Compiling module xil_defaultlib.calcPerceptron_fexp_32ns_32ns_32...&#xA;Compiling module xil_defaultlib.calcPerceptron&#xA;Compiling module xil_defaultlib.AESL_autobram_x&#xA;Compiling module xil_defaultlib.AESL_autobram_w&#xA;Compiling module xil_defaultlib.AESL_autobram_res&#xA;Compiling module xil_defaultlib.AESL_axi_slave_CRTL_BUS&#xA;Compiling module xil_defaultlib.apatb_calcPerceptron_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot calcPerceptron&#xA;&#xA;&#xA;****** Webtalk v2019.2 (64-bit)&#xA;  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019&#xA;  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019&#xA;    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/wask/workspace/mgr/hls_perceptron/hls/simple_perceptron/solution1/sim/verilog/xsim.dir/calcPerceptron/webtalk/xsim_webtalk.tcl -notrace" projectName="simple_perceptron" solutionName="solution1" date="2020-04-26T19:47:45.527+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/calcPerceptron_ap_frecip_8_full_dsp_32.vhd:196]" projectName="simple_perceptron" solutionName="solution1" date="2020-04-26T19:47:35.522+0200" type="Warning"/>
        <logs message="WARNING: [#UNDEF] Warning: &quot;WARNING: mult_gen: c_has_ce is set to 1, but no clock enable is required as the core latency is zero.  Setting c_has_ce to 0 internally&quot; [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:825]" projectName="simple_perceptron" solutionName="solution1" date="2020-04-26T19:47:30.361+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/calcPerceptron_ap_fmul_2_max_dsp_32.vhd:201]" projectName="simple_perceptron" solutionName="solution1" date="2020-04-26T19:46:50.800+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/calcPerceptron_ap_fadd_3_full_dsp_32.vhd:201]" projectName="simple_perceptron" solutionName="solution1" date="2020-04-26T19:45:52.493+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="simple_perceptron" solutionName="solution1" date="2020-04-26T19:45:45.557+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'calcPerceptron_ap_frecip_8_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="simple_perceptron" solutionName="solution1" date="2020-04-26T19:48:38.267+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'calcPerceptron_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="simple_perceptron" solutionName="solution1" date="2020-04-26T19:48:35.820+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'calcPerceptron_ap_fexp_7_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="simple_perceptron" solutionName="solution1" date="2020-04-26T19:48:33.222+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'calcPerceptron_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="simple_perceptron" solutionName="solution1" date="2020-04-26T19:48:30.704+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
