// Seed: 704619548
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_11;
  ;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input tri1 id_3,
    input wire id_4
    , id_14,
    output supply0 id_5,
    input tri id_6,
    input wire id_7
    , id_15,
    output wor id_8,
    input uwire id_9,
    output tri id_10,
    input wire id_11,
    output tri0 id_12
);
  assign id_8 = 1'b0;
  logic id_16;
  ;
  wire id_17, id_18, id_19, id_20;
  logic [-1  ==  -1 : -1] id_21;
  module_0 modCall_1 (
      id_21,
      id_16,
      id_15,
      id_17,
      id_20,
      id_19,
      id_15,
      id_19,
      id_15,
      id_17
  );
endmodule
