// Seed: 3485179177
module module_0 (
    output wire id_0
);
  assign id_0 = id_2;
  wire id_3 = id_3;
  always begin : LABEL_0
    `define pp_4 0
  end
  assign module_1.id_10 = 0;
  always assert (id_2);
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input wand id_2#(.id_14(1 - 1)),
    input supply1 id_3,
    input wand id_4,
    input tri0 id_5,
    input wand id_6,
    output supply0 id_7,
    output tri id_8,
    input tri0 id_9,
    input wire id_10,
    input wor id_11,
    output wor id_12
);
  assign id_7 = id_3;
  wire id_15;
  wire id_16;
  module_0 modCall_1 (id_12);
endmodule
