// Seed: 2995494907
module module_0 (
    output wand id_0,
    output wand id_1,
    output tri0 id_2,
    input tri0 id_3,
    output wire id_4,
    input supply0 id_5,
    input tri0 id_6,
    output supply1 id_7
    , id_18,
    output tri0 id_8,
    output tri0 id_9,
    input tri1 id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri1 id_13,
    input wire id_14,
    input uwire id_15,
    input uwire id_16
);
  always id_7 = 1;
  always id_2 = 1;
  always @(posedge 1'h0) id_8 = {1, 1, id_10 - id_10 == 1, 1};
  wire id_19;
  wire id_20, id_21, id_22;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input supply0 id_2
);
  id_4(
      id_2
  );
  wire id_5, id_6;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_15 = 0;
  wire id_7;
endmodule
