srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "/home/ayuba/tools/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "/home/ayuba/tools/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "/home/ayuba/tools/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "/home/ayuba/tools/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "/home/ayuba/tools/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "/home/ayuba/tools/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "/home/ayuba/tools/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
INFO: analyzing module zybo_z7_20_base_2021_1_clk_wiz_0_0 (VERI-9002)
INFO: analyzing module zybo_z7_20_base_2021_1_clk_wiz_0_0_clk_wiz (VERI-9002)
INFO: analyzing module glbl (VERI-9002)
-- Analyzing VHDL file "/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/zybo_z7_20_base_2021_1/hardware/zybo_z7_base_2021_1-vivado/zybo_z7_base_2021_1-vivado.gen/sources_1/bd/zybo_z7_20_base_2021_1/ip/zybo_z7_20_base_2021_1_clk_wiz_0_0/zybo_z7_20_base_2021_1_clk_wiz_0_0_sim_netlist.vhdl" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'zybo_z7_20_base_2021_1_clk_wiz_0_0_clk_wiz' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'zybo_z7_20_base_2021_1_clk_wiz_0_0_clk_wiz' (VHDL-9006)
INFO: analyzing entity 'zybo_z7_20_base_2021_1_clk_wiz_0_0' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'zybo_z7_20_base_2021_1_clk_wiz_0_0' (VHDL-9006)
Listing tops:
VeriTop library:xil_defaultlib mod:zybo_z7_20_base_2021_1_clk_wiz_0_0
VeriTop library:xil_defaultlib mod:glbl
VHDLTop: library:xil_defaultlib entity:zybo_z7_20_base_2021_1_clk_wiz_0_0 arch:
VHDLTop: library:xil_defaultlib entity:zybo_z7_20_base_2021_1_clk_wiz_0_0 arch:
END of tops
/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/zybo_z7_20_base_2021_1/hardware/zybo_z7_base_2021_1-vivado/zybo_z7_base_2021_1-vivado.gen/sources_1/bd/zybo_z7_20_base_2021_1/ip/zybo_z7_20_base_2021_1_clk_wiz_0_0/zybo_z7_20_base_2021_1_clk_wiz_0_0_sim_netlist.v(16): INFO: compiling module 'zybo_z7_20_base_2021_1_clk_wiz_0_0_default' (VERI-1018)
/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/zybo_z7_20_base_2021_1/hardware/zybo_z7_base_2021_1-vivado/zybo_z7_base_2021_1-vivado.gen/sources_1/bd/zybo_z7_20_base_2021_1/ip/zybo_z7_20_base_2021_1_clk_wiz_0_0/zybo_z7_20_base_2021_1_clk_wiz_0_0_sim_netlist.v(229): INFO: compiling module 'glbl_default' (VERI-1018)
/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/zybo_z7_20_base_2021_1/hardware/zybo_z7_base_2021_1-vivado/zybo_z7_base_2021_1-vivado.gen/sources_1/bd/zybo_z7_20_base_2021_1/ip/zybo_z7_20_base_2021_1_clk_wiz_0_0/zybo_z7_20_base_2021_1_clk_wiz_0_0_sim_netlist.vhdl(205): INFO: executing 'zybo_z7_20_base_2021_1_clk_wiz_0_0_default(STRUCTURE)' (VHDL-1067)
/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/zybo_z7_20_base_2021_1/hardware/zybo_z7_base_2021_1-vivado/zybo_z7_base_2021_1-vivado.gen/sources_1/bd/zybo_z7_20_base_2021_1/ip/zybo_z7_20_base_2021_1_clk_wiz_0_0/zybo_z7_20_base_2021_1_clk_wiz_0_0_sim_netlist.vhdl(17): INFO: executing 'zybo_z7_20_base_2021_1_clk_wiz_0_0_clk_wiz_default(STRUCTURE)' (VHDL-1067)
srcscan exits with return value 0
