Timing Analyzer report for heapsort
Tue Oct 06 13:08:36 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'clk'
 23. Slow 1200mV 0C Model Hold: 'clk'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'clk'
 31. Fast 1200mV 0C Model Hold: 'clk'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; heapsort                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.52        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  18.5%      ;
;     Processor 3            ;  15.1%      ;
;     Processor 4            ;  14.0%      ;
;     Processors 5-6         ;   2.4%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; heapsort.sdc  ; OK     ; Tue Oct 06 13:08:34 2020 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
; fs         ; Base ; 80.000 ; 12.5 MHz  ; 0.000 ; 40.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { fs }  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 75.87 MHz ; 75.87 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 6.819 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.295 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; 9.628  ; 0.000                            ;
; fs    ; 76.000 ; 0.000                            ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.819 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[2]  ; clk          ; clk         ; 20.000       ; -0.473     ; 12.706     ;
; 6.842 ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[2]  ; clk          ; clk         ; 20.000       ; -0.460     ; 12.696     ;
; 7.235 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[11] ; clk          ; clk         ; 20.000       ; -0.436     ; 12.327     ;
; 7.235 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[6]  ; clk          ; clk         ; 20.000       ; -0.436     ; 12.327     ;
; 7.235 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[4]  ; clk          ; clk         ; 20.000       ; -0.436     ; 12.327     ;
; 7.235 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[3]  ; clk          ; clk         ; 20.000       ; -0.436     ; 12.327     ;
; 7.318 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|wren_L_reg     ; clk          ; clk         ; 20.000       ; -0.469     ; 12.211     ;
; 7.341 ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|wren_L_reg     ; clk          ; clk         ; 20.000       ; -0.456     ; 12.201     ;
; 7.381 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[11] ; clk          ; clk         ; 20.000       ; -0.438     ; 12.179     ;
; 7.381 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[6]  ; clk          ; clk         ; 20.000       ; -0.438     ; 12.179     ;
; 7.381 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[4]  ; clk          ; clk         ; 20.000       ; -0.438     ; 12.179     ;
; 7.381 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[3]  ; clk          ; clk         ; 20.000       ; -0.438     ; 12.179     ;
; 7.387 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[12] ; clk          ; clk         ; 20.000       ; -0.438     ; 12.173     ;
; 7.387 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[1]  ; clk          ; clk         ; 20.000       ; -0.438     ; 12.173     ;
; 7.436 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[11] ; clk          ; clk         ; 20.000       ; -0.436     ; 12.126     ;
; 7.436 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[6]  ; clk          ; clk         ; 20.000       ; -0.436     ; 12.126     ;
; 7.436 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[3]  ; clk          ; clk         ; 20.000       ; -0.436     ; 12.126     ;
; 7.482 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[9]  ; clk          ; clk         ; 20.000       ; -0.460     ; 12.056     ;
; 7.483 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[8]  ; clk          ; clk         ; 20.000       ; -0.460     ; 12.055     ;
; 7.483 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[0]  ; clk          ; clk         ; 20.000       ; -0.460     ; 12.055     ;
; 7.486 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[10] ; clk          ; clk         ; 20.000       ; -0.460     ; 12.052     ;
; 7.505 ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[9]  ; clk          ; clk         ; 20.000       ; -0.447     ; 12.046     ;
; 7.506 ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[8]  ; clk          ; clk         ; 20.000       ; -0.447     ; 12.045     ;
; 7.506 ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[0]  ; clk          ; clk         ; 20.000       ; -0.447     ; 12.045     ;
; 7.509 ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[10] ; clk          ; clk         ; 20.000       ; -0.447     ; 12.042     ;
; 7.521 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|wren_R_reg    ; clk          ; clk         ; 20.000       ; -0.434     ; 12.043     ;
; 7.546 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[9]  ; clk          ; clk         ; 20.000       ; -0.433     ; 12.019     ;
; 7.546 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[8]  ; clk          ; clk         ; 20.000       ; -0.433     ; 12.019     ;
; 7.546 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[1]  ; clk          ; clk         ; 20.000       ; -0.433     ; 12.019     ;
; 7.600 ; RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[11] ; clk          ; clk         ; 20.000       ; -0.437     ; 11.961     ;
; 7.600 ; RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[6]  ; clk          ; clk         ; 20.000       ; -0.437     ; 11.961     ;
; 7.600 ; RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[4]  ; clk          ; clk         ; 20.000       ; -0.437     ; 11.961     ;
; 7.600 ; RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[3]  ; clk          ; clk         ; 20.000       ; -0.437     ; 11.961     ;
; 7.609 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[8]  ; clk          ; clk         ; 20.000       ; -0.436     ; 11.953     ;
; 7.609 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[7]  ; clk          ; clk         ; 20.000       ; -0.436     ; 11.953     ;
; 7.609 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[6]  ; clk          ; clk         ; 20.000       ; -0.436     ; 11.953     ;
; 7.609 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[5]  ; clk          ; clk         ; 20.000       ; -0.436     ; 11.953     ;
; 7.609 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[4]  ; clk          ; clk         ; 20.000       ; -0.436     ; 11.953     ;
; 7.624 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_R_reg[15] ; clk          ; clk         ; 20.000       ; -0.435     ; 11.939     ;
; 7.624 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_R_reg[13] ; clk          ; clk         ; 20.000       ; -0.435     ; 11.939     ;
; 7.624 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_R_reg[11] ; clk          ; clk         ; 20.000       ; -0.435     ; 11.939     ;
; 7.624 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_R_reg[4]  ; clk          ; clk         ; 20.000       ; -0.435     ; 11.939     ;
; 7.624 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_R_reg[1]  ; clk          ; clk         ; 20.000       ; -0.435     ; 11.939     ;
; 7.645 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_6|wren_L_reg     ; clk          ; clk         ; 20.000       ; -0.431     ; 11.922     ;
; 7.647 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[15] ; clk          ; clk         ; 20.000       ; -0.474     ; 11.877     ;
; 7.647 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[14] ; clk          ; clk         ; 20.000       ; -0.474     ; 11.877     ;
; 7.647 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[13] ; clk          ; clk         ; 20.000       ; -0.474     ; 11.877     ;
; 7.647 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[12] ; clk          ; clk         ; 20.000       ; -0.474     ; 11.877     ;
; 7.647 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[11] ; clk          ; clk         ; 20.000       ; -0.474     ; 11.877     ;
; 7.647 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[10] ; clk          ; clk         ; 20.000       ; -0.474     ; 11.877     ;
; 7.647 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[0]  ; clk          ; clk         ; 20.000       ; -0.474     ; 11.877     ;
; 7.656 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[15] ; clk          ; clk         ; 20.000       ; -0.451     ; 11.891     ;
; 7.656 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[14] ; clk          ; clk         ; 20.000       ; -0.451     ; 11.891     ;
; 7.656 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[13] ; clk          ; clk         ; 20.000       ; -0.451     ; 11.891     ;
; 7.656 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[12] ; clk          ; clk         ; 20.000       ; -0.451     ; 11.891     ;
; 7.656 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[11] ; clk          ; clk         ; 20.000       ; -0.451     ; 11.891     ;
; 7.656 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[10] ; clk          ; clk         ; 20.000       ; -0.451     ; 11.891     ;
; 7.658 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[9]  ; clk          ; clk         ; 20.000       ; -0.439     ; 11.901     ;
; 7.658 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[3]  ; clk          ; clk         ; 20.000       ; -0.439     ; 11.901     ;
; 7.658 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[2]  ; clk          ; clk         ; 20.000       ; -0.439     ; 11.901     ;
; 7.659 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_L_reg[7]  ; clk          ; clk         ; 20.000       ; -0.443     ; 11.896     ;
; 7.659 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|wren_R_reg     ; clk          ; clk         ; 20.000       ; -0.443     ; 11.896     ;
; 7.693 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[8]  ; clk          ; clk         ; 20.000       ; -0.443     ; 11.862     ;
; 7.693 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[2]  ; clk          ; clk         ; 20.000       ; -0.443     ; 11.862     ;
; 7.693 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[0]  ; clk          ; clk         ; 20.000       ; -0.443     ; 11.862     ;
; 7.698 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|wren_L_reg    ; clk          ; clk         ; 20.000       ; -0.441     ; 11.859     ;
; 7.726 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[4]  ; clk          ; clk         ; 20.000       ; -0.438     ; 11.834     ;
; 7.726 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[3]  ; clk          ; clk         ; 20.000       ; -0.438     ; 11.834     ;
; 7.726 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[1]  ; clk          ; clk         ; 20.000       ; -0.438     ; 11.834     ;
; 7.729 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|wren_R_reg     ; clk          ; clk         ; 20.000       ; -0.469     ; 11.800     ;
; 7.748 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_U_reg[2]  ; clk          ; clk         ; 20.000       ; -0.472     ; 11.778     ;
; 7.748 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_U_reg[3]  ; clk          ; clk         ; 20.000       ; -0.472     ; 11.778     ;
; 7.749 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_6|data_R_reg[12] ; clk          ; clk         ; 20.000       ; -0.446     ; 11.803     ;
; 7.749 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_6|data_R_reg[11] ; clk          ; clk         ; 20.000       ; -0.446     ; 11.803     ;
; 7.749 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_6|data_R_reg[4]  ; clk          ; clk         ; 20.000       ; -0.446     ; 11.803     ;
; 7.749 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_6|data_R_reg[2]  ; clk          ; clk         ; 20.000       ; -0.446     ; 11.803     ;
; 7.752 ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|wren_R_reg     ; clk          ; clk         ; 20.000       ; -0.456     ; 11.790     ;
; 7.785 ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|wren_R_reg    ; clk          ; clk         ; 20.000       ; -0.436     ; 11.777     ;
; 7.793 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_we_reg  ; sorting_node:sorting_node_5|data_U_reg[8]  ; clk          ; clk         ; 20.000       ; -0.433     ; 11.772     ;
; 7.793 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_we_reg  ; sorting_node:sorting_node_5|data_U_reg[7]  ; clk          ; clk         ; 20.000       ; -0.433     ; 11.772     ;
; 7.793 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_we_reg  ; sorting_node:sorting_node_5|data_U_reg[6]  ; clk          ; clk         ; 20.000       ; -0.433     ; 11.772     ;
; 7.793 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_we_reg  ; sorting_node:sorting_node_5|data_U_reg[5]  ; clk          ; clk         ; 20.000       ; -0.433     ; 11.772     ;
; 7.793 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_we_reg  ; sorting_node:sorting_node_5|data_U_reg[4]  ; clk          ; clk         ; 20.000       ; -0.433     ; 11.772     ;
; 7.798 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[15] ; clk          ; clk         ; 20.000       ; -0.436     ; 11.764     ;
; 7.798 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[14] ; clk          ; clk         ; 20.000       ; -0.436     ; 11.764     ;
; 7.798 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[13] ; clk          ; clk         ; 20.000       ; -0.436     ; 11.764     ;
; 7.798 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[10] ; clk          ; clk         ; 20.000       ; -0.436     ; 11.764     ;
; 7.798 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[7]  ; clk          ; clk         ; 20.000       ; -0.436     ; 11.764     ;
; 7.798 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[0]  ; clk          ; clk         ; 20.000       ; -0.436     ; 11.764     ;
; 7.805 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|wren_R_reg     ; clk          ; clk         ; 20.000       ; -0.458     ; 11.735     ;
; 7.812 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[2]  ; clk          ; clk         ; 20.000       ; -0.435     ; 11.751     ;
; 7.812 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[1]  ; clk          ; clk         ; 20.000       ; -0.435     ; 11.751     ;
; 7.812 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[0]  ; clk          ; clk         ; 20.000       ; -0.435     ; 11.751     ;
; 7.835 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[9]  ; clk          ; clk         ; 20.000       ; -0.443     ; 11.720     ;
; 7.835 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[8]  ; clk          ; clk         ; 20.000       ; -0.443     ; 11.720     ;
; 7.835 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[1]  ; clk          ; clk         ; 20.000       ; -0.443     ; 11.720     ;
; 7.848 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_we_reg  ; sorting_node:sorting_node_5|data_U_reg[15] ; clk          ; clk         ; 20.000       ; -0.448     ; 11.702     ;
; 7.848 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_we_reg  ; sorting_node:sorting_node_5|data_U_reg[14] ; clk          ; clk         ; 20.000       ; -0.448     ; 11.702     ;
; 7.848 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_we_reg  ; sorting_node:sorting_node_5|data_U_reg[13] ; clk          ; clk         ; 20.000       ; -0.448     ; 11.702     ;
; 7.848 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_we_reg  ; sorting_node:sorting_node_5|data_U_reg[12] ; clk          ; clk         ; 20.000       ; -0.448     ; 11.702     ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.295 ; sorting_node:sorting_node_5|data_L_reg[15]         ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.441      ; 0.958      ;
; 0.299 ; sorting_node:sorting_node_3|data_L_reg[9]          ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.441      ; 0.962      ;
; 0.310 ; sorting_node:sorting_node_9|addr_L_reg[4]          ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.445      ; 0.977      ;
; 0.314 ; sorting_node:sorting_node_7|addr_L_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.446      ; 0.982      ;
; 0.323 ; sorting_node:sorting_node_5|data_L_reg[13]         ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.441      ; 0.986      ;
; 0.326 ; sorting_node:sorting_node_4|data_L_reg[11]         ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.441      ; 0.989      ;
; 0.329 ; sorting_node:sorting_node_5|data_L_reg[14]         ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.441      ; 0.992      ;
; 0.331 ; sorting_node:sorting_node_9|addr_L_reg[3]          ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.445      ; 0.998      ;
; 0.332 ; sorting_node_level_1:sorting_node_1|data_R_reg[6]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 0.998      ;
; 0.336 ; sorting_node:sorting_node_10|data_L_reg[0]         ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.444      ; 1.002      ;
; 0.338 ; data_L_1_reg[3]                                    ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.444      ; 1.004      ;
; 0.340 ; sorting_node:sorting_node_9|addr_L_reg[2]          ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.445      ; 1.007      ;
; 0.343 ; sorting_node_level_1:sorting_node_1|data_R_reg[5]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.009      ;
; 0.343 ; sorting_node:sorting_node_9|data_L_reg[12]         ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.016      ;
; 0.344 ; data_L_1_reg[14]                                   ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.444      ; 1.010      ;
; 0.344 ; sorting_node:sorting_node_8|data_L_reg[15]         ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.450      ; 1.016      ;
; 0.345 ; sorting_node:sorting_node_3|data_L_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.441      ; 1.008      ;
; 0.345 ; sorting_node:sorting_node_10|data_R_reg[0]         ; RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.452      ; 1.019      ;
; 0.346 ; sorting_node:sorting_node_10|data_L_reg[3]         ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.444      ; 1.012      ;
; 0.346 ; sorting_node:sorting_node_9|data_L_reg[13]         ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.019      ;
; 0.346 ; sorting_node:sorting_node_9|addr_L_reg[5]          ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.445      ; 1.013      ;
; 0.347 ; data_L_1_reg[15]                                   ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.444      ; 1.013      ;
; 0.347 ; sorting_node_level_1:sorting_node_1|data_R_reg[8]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.013      ;
; 0.347 ; sorting_node:sorting_node_9|data_L_reg[5]          ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.452      ; 1.021      ;
; 0.350 ; sorting_node_level_1:sorting_node_1|data_R_reg[0]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.016      ;
; 0.353 ; sorting_node:sorting_node_10|data_L_reg[2]         ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.444      ; 1.019      ;
; 0.353 ; sorting_node:sorting_node_5|data_L_reg[7]          ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.019      ;
; 0.353 ; sorting_node:sorting_node_9|data_L_reg[11]         ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.026      ;
; 0.356 ; sorting_node:sorting_node_9|data_L_reg[8]          ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.452      ; 1.030      ;
; 0.357 ; sorting_node:sorting_node_5|data_L_reg[10]         ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.023      ;
; 0.357 ; sorting_node:sorting_node_9|data_L_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.030      ;
; 0.357 ; sorting_node:sorting_node_9|data_L_reg[6]          ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.452      ; 1.031      ;
; 0.358 ; sorting_node_level_1:sorting_node_1|data_R_reg[7]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.024      ;
; 0.359 ; sorting_node:sorting_node_10|data_L_reg[6]         ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.444      ; 1.025      ;
; 0.363 ; sorting_node:sorting_node_10|data_R_reg[11]        ; RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.445      ; 1.030      ;
; 0.363 ; sorting_node:sorting_node_10|data_R_reg[12]        ; RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.036      ;
; 0.364 ; sorting_node_level_1:sorting_node_1|data_L_reg[4]  ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.030      ;
; 0.364 ; sorting_node_level_1:sorting_node_1|data_L_reg[12] ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.442      ; 1.028      ;
; 0.364 ; sorting_node:sorting_node_10|data_R_reg[13]        ; RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.037      ;
; 0.364 ; sorting_node:sorting_node_10|data_L_reg[15]        ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.454      ; 1.040      ;
; 0.366 ; sorting_node_level_1:sorting_node_1|data_L_reg[8]  ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.032      ;
; 0.366 ; sorting_node:sorting_node_8|data_L_reg[13]         ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.450      ; 1.038      ;
; 0.367 ; sorting_node_level_1:sorting_node_1|data_U_reg[0]  ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.440      ; 1.029      ;
; 0.368 ; sorting_node_level_1:sorting_node_1|data_R_reg[4]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.034      ;
; 0.368 ; sorting_node:sorting_node_6|data_L_reg[4]          ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.443      ; 1.033      ;
; 0.368 ; sorting_node:sorting_node_6|data_L_reg[15]         ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.443      ; 1.033      ;
; 0.368 ; sorting_node:sorting_node_10|data_L_reg[7]         ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.454      ; 1.044      ;
; 0.369 ; sorting_node:sorting_node_6|data_L_reg[0]          ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.443      ; 1.034      ;
; 0.370 ; sorting_node:sorting_node_2|data_L_reg[4]          ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.450      ; 1.042      ;
; 0.370 ; sorting_node:sorting_node_8|data_L_reg[3]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.450      ; 1.042      ;
; 0.371 ; sorting_node_level_1:sorting_node_1|data_R_reg[11] ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.037      ;
; 0.371 ; sorting_node:sorting_node_6|data_L_reg[13]         ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.443      ; 1.036      ;
; 0.371 ; sorting_node:sorting_node_9|data_L_reg[15]         ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.044      ;
; 0.373 ; sorting_node_level_1:sorting_node_1|data_R_reg[12] ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.039      ;
; 0.373 ; sorting_node:sorting_node_5|data_L_reg[6]          ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.443      ; 1.038      ;
; 0.373 ; sorting_node:sorting_node_4|data_L_reg[10]         ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.039      ;
; 0.374 ; sorting_node:sorting_node_10|data_L_reg[5]         ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.444      ; 1.040      ;
; 0.374 ; sorting_node:sorting_node_10|data_R_reg[8]         ; RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.446      ; 1.042      ;
; 0.375 ; sorting_node:sorting_node_2|data_L_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.450      ; 1.047      ;
; 0.375 ; sorting_node:sorting_node_10|data_R_reg[5]         ; RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.446      ; 1.043      ;
; 0.376 ; sorting_node:sorting_node_4|data_L_reg[9]          ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.042      ;
; 0.377 ; sorting_node:sorting_node_2|data_L_reg[7]          ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.450      ; 1.049      ;
; 0.377 ; sorting_node:sorting_node_6|data_L_reg[9]          ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.441      ; 1.040      ;
; 0.377 ; sorting_node:sorting_node_6|data_R_reg[13]         ; RAM_2_port_gen:RAM_LEVEL_7_R|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.440      ; 1.039      ;
; 0.377 ; sorting_node:sorting_node_9|data_R_reg[12]         ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.447      ; 1.046      ;
; 0.378 ; sorting_node:sorting_node_6|data_L_reg[3]          ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.443      ; 1.043      ;
; 0.379 ; sorting_node:sorting_node_6|data_L_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.442      ; 1.043      ;
; 0.380 ; sorting_node_level_1:sorting_node_1|data_R_reg[10] ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.046      ;
; 0.381 ; sorting_node_level_1:sorting_node_1|data_L_reg[15] ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.442      ; 1.045      ;
; 0.381 ; sorting_node:sorting_node_10|data_L_reg[4]         ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.444      ; 1.047      ;
; 0.381 ; sorting_node:sorting_node_5|data_L_reg[2]          ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.443      ; 1.046      ;
; 0.381 ; sorting_node:sorting_node_4|data_R_reg[14]         ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.441      ; 1.044      ;
; 0.381 ; sorting_node:sorting_node_6|data_L_reg[5]          ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.442      ; 1.045      ;
; 0.381 ; sorting_node:sorting_node_8|addr_L_reg[6]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.446      ; 1.049      ;
; 0.381 ; sorting_node:sorting_node_8|data_L_reg[11]         ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.450      ; 1.053      ;
; 0.382 ; sorting_node:sorting_node_6|data_R_reg[0]          ; RAM_2_port_gen:RAM_LEVEL_7_R|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.440      ; 1.044      ;
; 0.383 ; sorting_node:sorting_node_10|data_R_reg[7]         ; RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.445      ; 1.050      ;
; 0.385 ; sorting_node_level_1:sorting_node_1|data_L_reg[3]  ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.051      ;
; 0.386 ; sorting_node_level_1:sorting_node_1|data_L_reg[6]  ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.052      ;
; 0.386 ; sorting_node:sorting_node_10|data_L_reg[8]         ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.444      ; 1.052      ;
; 0.386 ; sorting_node:sorting_node_9|data_L_reg[2]          ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.445      ; 1.053      ;
; 0.387 ; sorting_node_level_1:sorting_node_1|data_L_reg[14] ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.442      ; 1.051      ;
; 0.387 ; sorting_node:sorting_node_6|data_L_reg[14]         ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.443      ; 1.052      ;
; 0.387 ; sorting_node:sorting_node_8|addr_U_reg[4]          ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.442      ; 1.051      ;
; 0.388 ; sorting_node_level_1:sorting_node_1|data_L_reg[9]  ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.054      ;
; 0.388 ; sorting_node:sorting_node_6|data_L_reg[10]         ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.442      ; 1.052      ;
; 0.389 ; sorting_node_level_1:sorting_node_1|data_L_reg[10] ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.055      ;
; 0.390 ; sorting_node:sorting_node_6|data_R_reg[5]          ; RAM_2_port_gen:RAM_LEVEL_7_R|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.438      ; 1.050      ;
; 0.390 ; sorting_node:sorting_node_8|data_L_reg[2]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.446      ; 1.058      ;
; 0.393 ; sorting_node_level_1:sorting_node_1|data_R_reg[2]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.059      ;
; 0.393 ; sorting_node:sorting_node_9|data_L_reg[9]          ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.066      ;
; 0.393 ; sorting_node:sorting_node_8|data_L_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.446      ; 1.061      ;
; 0.393 ; sorting_node:sorting_node_10|data_R_reg[3]         ; RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.446      ; 1.061      ;
; 0.393 ; sorting_node:sorting_node_10|data_L_reg[11]        ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.454      ; 1.069      ;
; 0.394 ; sorting_node:sorting_node_5|data_L_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.443      ; 1.059      ;
; 0.395 ; sorting_node:sorting_node_5|data_L_reg[9]          ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.061      ;
; 0.395 ; sorting_node:sorting_node_10|addr_U_reg[2]         ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.443      ; 1.060      ;
; 0.396 ; sorting_node:sorting_node_6|data_L_reg[7]          ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.442      ; 1.060      ;
; 0.397 ; sorting_node:sorting_node_6|data_R_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_7_R|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.440      ; 1.059      ;
; 0.398 ; sorting_node:sorting_node_5|data_L_reg[11]         ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.443      ; 1.063      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 161
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 17.852 ns




+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 82.62 MHz ; 82.62 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 7.896 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.304 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; 9.646  ; 0.000                           ;
; fs    ; 76.000 ; 0.000                           ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.896 ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[2]   ; clk          ; clk         ; 20.000       ; -0.411     ; 11.692     ;
; 7.905 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[2]   ; clk          ; clk         ; 20.000       ; -0.424     ; 11.670     ;
; 8.268 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[11]  ; clk          ; clk         ; 20.000       ; -0.390     ; 11.341     ;
; 8.268 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[6]   ; clk          ; clk         ; 20.000       ; -0.390     ; 11.341     ;
; 8.268 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[4]   ; clk          ; clk         ; 20.000       ; -0.390     ; 11.341     ;
; 8.268 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[3]   ; clk          ; clk         ; 20.000       ; -0.390     ; 11.341     ;
; 8.410 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[12]  ; clk          ; clk         ; 20.000       ; -0.392     ; 11.197     ;
; 8.410 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[1]   ; clk          ; clk         ; 20.000       ; -0.392     ; 11.197     ;
; 8.454 ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|wren_L_reg      ; clk          ; clk         ; 20.000       ; -0.408     ; 11.137     ;
; 8.459 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[11]  ; clk          ; clk         ; 20.000       ; -0.391     ; 11.149     ;
; 8.459 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[6]   ; clk          ; clk         ; 20.000       ; -0.391     ; 11.149     ;
; 8.459 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[3]   ; clk          ; clk         ; 20.000       ; -0.391     ; 11.149     ;
; 8.463 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|wren_L_reg      ; clk          ; clk         ; 20.000       ; -0.421     ; 11.115     ;
; 8.550 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[9]   ; clk          ; clk         ; 20.000       ; -0.386     ; 11.063     ;
; 8.550 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[8]   ; clk          ; clk         ; 20.000       ; -0.386     ; 11.063     ;
; 8.550 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[1]   ; clk          ; clk         ; 20.000       ; -0.386     ; 11.063     ;
; 8.575 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[11]  ; clk          ; clk         ; 20.000       ; -0.391     ; 11.033     ;
; 8.575 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[6]   ; clk          ; clk         ; 20.000       ; -0.391     ; 11.033     ;
; 8.575 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[4]   ; clk          ; clk         ; 20.000       ; -0.391     ; 11.033     ;
; 8.575 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[3]   ; clk          ; clk         ; 20.000       ; -0.391     ; 11.033     ;
; 8.580 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|wren_R_reg     ; clk          ; clk         ; 20.000       ; -0.389     ; 11.030     ;
; 8.600 ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[9]   ; clk          ; clk         ; 20.000       ; -0.398     ; 11.001     ;
; 8.600 ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[0]   ; clk          ; clk         ; 20.000       ; -0.398     ; 11.001     ;
; 8.601 ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[8]   ; clk          ; clk         ; 20.000       ; -0.398     ; 11.000     ;
; 8.603 ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[10]  ; clk          ; clk         ; 20.000       ; -0.398     ; 10.998     ;
; 8.608 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[8]   ; clk          ; clk         ; 20.000       ; -0.389     ; 11.002     ;
; 8.608 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[7]   ; clk          ; clk         ; 20.000       ; -0.389     ; 11.002     ;
; 8.608 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[6]   ; clk          ; clk         ; 20.000       ; -0.389     ; 11.002     ;
; 8.608 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[5]   ; clk          ; clk         ; 20.000       ; -0.389     ; 11.002     ;
; 8.608 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[4]   ; clk          ; clk         ; 20.000       ; -0.389     ; 11.002     ;
; 8.609 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[9]   ; clk          ; clk         ; 20.000       ; -0.411     ; 10.979     ;
; 8.609 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[0]   ; clk          ; clk         ; 20.000       ; -0.411     ; 10.979     ;
; 8.610 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[8]   ; clk          ; clk         ; 20.000       ; -0.411     ; 10.978     ;
; 8.612 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[10]  ; clk          ; clk         ; 20.000       ; -0.411     ; 10.976     ;
; 8.622 ; RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[11]  ; clk          ; clk         ; 20.000       ; -0.390     ; 10.987     ;
; 8.622 ; RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[6]   ; clk          ; clk         ; 20.000       ; -0.390     ; 10.987     ;
; 8.622 ; RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[4]   ; clk          ; clk         ; 20.000       ; -0.390     ; 10.987     ;
; 8.622 ; RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[3]   ; clk          ; clk         ; 20.000       ; -0.390     ; 10.987     ;
; 8.648 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[15]  ; clk          ; clk         ; 20.000       ; -0.403     ; 10.948     ;
; 8.648 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[14]  ; clk          ; clk         ; 20.000       ; -0.403     ; 10.948     ;
; 8.648 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[13]  ; clk          ; clk         ; 20.000       ; -0.403     ; 10.948     ;
; 8.648 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[12]  ; clk          ; clk         ; 20.000       ; -0.403     ; 10.948     ;
; 8.648 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[11]  ; clk          ; clk         ; 20.000       ; -0.403     ; 10.948     ;
; 8.648 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[10]  ; clk          ; clk         ; 20.000       ; -0.403     ; 10.948     ;
; 8.653 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[9]   ; clk          ; clk         ; 20.000       ; -0.390     ; 10.956     ;
; 8.653 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[3]   ; clk          ; clk         ; 20.000       ; -0.390     ; 10.956     ;
; 8.653 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[2]   ; clk          ; clk         ; 20.000       ; -0.390     ; 10.956     ;
; 8.655 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[15]  ; clk          ; clk         ; 20.000       ; -0.423     ; 10.921     ;
; 8.655 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[14]  ; clk          ; clk         ; 20.000       ; -0.423     ; 10.921     ;
; 8.655 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[13]  ; clk          ; clk         ; 20.000       ; -0.423     ; 10.921     ;
; 8.655 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[12]  ; clk          ; clk         ; 20.000       ; -0.423     ; 10.921     ;
; 8.655 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[11]  ; clk          ; clk         ; 20.000       ; -0.423     ; 10.921     ;
; 8.655 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[10]  ; clk          ; clk         ; 20.000       ; -0.423     ; 10.921     ;
; 8.655 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[0]   ; clk          ; clk         ; 20.000       ; -0.423     ; 10.921     ;
; 8.655 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_R_reg[15]  ; clk          ; clk         ; 20.000       ; -0.388     ; 10.956     ;
; 8.655 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_R_reg[13]  ; clk          ; clk         ; 20.000       ; -0.388     ; 10.956     ;
; 8.655 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_R_reg[11]  ; clk          ; clk         ; 20.000       ; -0.388     ; 10.956     ;
; 8.655 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_R_reg[4]   ; clk          ; clk         ; 20.000       ; -0.388     ; 10.956     ;
; 8.655 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_R_reg[1]   ; clk          ; clk         ; 20.000       ; -0.388     ; 10.956     ;
; 8.699 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[8]   ; clk          ; clk         ; 20.000       ; -0.398     ; 10.902     ;
; 8.699 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[2]   ; clk          ; clk         ; 20.000       ; -0.398     ; 10.902     ;
; 8.699 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[0]   ; clk          ; clk         ; 20.000       ; -0.398     ; 10.902     ;
; 8.719 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_L_reg[7]   ; clk          ; clk         ; 20.000       ; -0.397     ; 10.883     ;
; 8.719 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|wren_R_reg      ; clk          ; clk         ; 20.000       ; -0.397     ; 10.883     ;
; 8.726 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|wren_L_reg     ; clk          ; clk         ; 20.000       ; -0.396     ; 10.877     ;
; 8.732 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[4]   ; clk          ; clk         ; 20.000       ; -0.389     ; 10.878     ;
; 8.732 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[3]   ; clk          ; clk         ; 20.000       ; -0.389     ; 10.878     ;
; 8.732 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[1]   ; clk          ; clk         ; 20.000       ; -0.389     ; 10.878     ;
; 8.734 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_6|wren_L_reg      ; clk          ; clk         ; 20.000       ; -0.384     ; 10.881     ;
; 8.761 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_6|data_R_reg[12]  ; clk          ; clk         ; 20.000       ; -0.401     ; 10.837     ;
; 8.761 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_6|data_R_reg[11]  ; clk          ; clk         ; 20.000       ; -0.401     ; 10.837     ;
; 8.761 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_6|data_R_reg[4]   ; clk          ; clk         ; 20.000       ; -0.401     ; 10.837     ;
; 8.761 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_6|data_R_reg[2]   ; clk          ; clk         ; 20.000       ; -0.401     ; 10.837     ;
; 8.789 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[15]  ; clk          ; clk         ; 20.000       ; -0.389     ; 10.821     ;
; 8.789 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[14]  ; clk          ; clk         ; 20.000       ; -0.389     ; 10.821     ;
; 8.789 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[13]  ; clk          ; clk         ; 20.000       ; -0.389     ; 10.821     ;
; 8.789 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[10]  ; clk          ; clk         ; 20.000       ; -0.389     ; 10.821     ;
; 8.789 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[7]   ; clk          ; clk         ; 20.000       ; -0.389     ; 10.821     ;
; 8.789 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[0]   ; clk          ; clk         ; 20.000       ; -0.389     ; 10.821     ;
; 8.789 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_U_reg[2]   ; clk          ; clk         ; 20.000       ; -0.423     ; 10.787     ;
; 8.789 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_U_reg[3]   ; clk          ; clk         ; 20.000       ; -0.423     ; 10.787     ;
; 8.800 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[2]   ; clk          ; clk         ; 20.000       ; -0.388     ; 10.811     ;
; 8.800 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[1]   ; clk          ; clk         ; 20.000       ; -0.388     ; 10.811     ;
; 8.800 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[0]   ; clk          ; clk         ; 20.000       ; -0.388     ; 10.811     ;
; 8.814 ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|wren_R_reg      ; clk          ; clk         ; 20.000       ; -0.408     ; 10.777     ;
; 8.815 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[9]   ; clk          ; clk         ; 20.000       ; -0.393     ; 10.791     ;
; 8.815 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[8]   ; clk          ; clk         ; 20.000       ; -0.393     ; 10.791     ;
; 8.815 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[1]   ; clk          ; clk         ; 20.000       ; -0.393     ; 10.791     ;
; 8.823 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|wren_R_reg      ; clk          ; clk         ; 20.000       ; -0.421     ; 10.755     ;
; 8.844 ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|wren_R_reg     ; clk          ; clk         ; 20.000       ; -0.390     ; 10.765     ;
; 8.866 ; RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[12]  ; clk          ; clk         ; 20.000       ; -0.392     ; 10.741     ;
; 8.866 ; RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[1]   ; clk          ; clk         ; 20.000       ; -0.392     ; 10.741     ;
; 8.867 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[15]  ; clk          ; clk         ; 20.000       ; -0.388     ; 10.744     ;
; 8.867 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[14]  ; clk          ; clk         ; 20.000       ; -0.388     ; 10.744     ;
; 8.867 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[13]  ; clk          ; clk         ; 20.000       ; -0.388     ; 10.744     ;
; 8.867 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[12]  ; clk          ; clk         ; 20.000       ; -0.388     ; 10.744     ;
; 8.867 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[11]  ; clk          ; clk         ; 20.000       ; -0.388     ; 10.744     ;
; 8.867 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[10]  ; clk          ; clk         ; 20.000       ; -0.388     ; 10.744     ;
; 8.867 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[0]   ; clk          ; clk         ; 20.000       ; -0.388     ; 10.744     ;
; 8.886 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_L_reg[14] ; clk          ; clk         ; 20.000       ; -0.395     ; 10.718     ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.304 ; sorting_node:sorting_node_5|data_L_reg[15]         ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.392      ; 0.897      ;
; 0.305 ; sorting_node:sorting_node_3|data_L_reg[9]          ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.392      ; 0.898      ;
; 0.322 ; sorting_node:sorting_node_9|addr_L_reg[4]          ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.398      ; 0.921      ;
; 0.324 ; sorting_node:sorting_node_5|data_L_reg[13]         ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.392      ; 0.917      ;
; 0.326 ; sorting_node:sorting_node_4|data_L_reg[11]         ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.392      ; 0.919      ;
; 0.326 ; sorting_node:sorting_node_7|addr_L_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.398      ; 0.925      ;
; 0.332 ; sorting_node:sorting_node_5|data_L_reg[14]         ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.392      ; 0.925      ;
; 0.339 ; sorting_node:sorting_node_10|data_L_reg[0]         ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.396      ; 0.936      ;
; 0.339 ; sorting_node:sorting_node_3|data_L_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.392      ; 0.932      ;
; 0.342 ; sorting_node:sorting_node_9|addr_L_reg[3]          ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.398      ; 0.941      ;
; 0.343 ; sorting_node_level_1:sorting_node_1|data_R_reg[6]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.396      ; 0.940      ;
; 0.346 ; sorting_node:sorting_node_8|data_L_reg[15]         ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.402      ; 0.949      ;
; 0.348 ; sorting_node:sorting_node_9|addr_L_reg[2]          ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.398      ; 0.947      ;
; 0.349 ; data_L_1_reg[3]                                    ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.395      ; 0.945      ;
; 0.349 ; sorting_node:sorting_node_10|data_L_reg[2]         ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.396      ; 0.946      ;
; 0.349 ; sorting_node:sorting_node_10|data_L_reg[3]         ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.396      ; 0.946      ;
; 0.352 ; sorting_node:sorting_node_9|update_out_reg         ; sorting_node:sorting_node_9|update_out_reg                                                                                   ; clk          ; clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; sorting_node:sorting_node_9|data_L_reg[2]          ; sorting_node:sorting_node_9|data_L_reg[2]                                                                                    ; clk          ; clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; sorting_node:sorting_node_9|addr_L_reg[5]          ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.398      ; 0.951      ;
; 0.353 ; sorting_node_level_1:sorting_node_1|data_R_reg[5]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.396      ; 0.950      ;
; 0.353 ; sorting_node_level_1:sorting_node_1|wren_L_reg     ; sorting_node_level_1:sorting_node_1|wren_L_reg                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_2|data_L_reg[0]          ; sorting_node:sorting_node_2|data_L_reg[0]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_2|data_L_reg[15]         ; sorting_node:sorting_node_2|data_L_reg[15]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_2|wren_U_reg             ; sorting_node:sorting_node_2|wren_U_reg                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_2|data_L_reg[14]         ; sorting_node:sorting_node_2|data_L_reg[14]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_2|data_L_reg[13]         ; sorting_node:sorting_node_2|data_L_reg[13]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_2|data_L_reg[12]         ; sorting_node:sorting_node_2|data_L_reg[12]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_2|data_L_reg[11]         ; sorting_node:sorting_node_2|data_L_reg[11]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_2|data_L_reg[10]         ; sorting_node:sorting_node_2|data_L_reg[10]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_2|data_L_reg[9]          ; sorting_node:sorting_node_2|data_L_reg[9]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_2|data_L_reg[8]          ; sorting_node:sorting_node_2|data_L_reg[8]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_2|data_L_reg[6]          ; sorting_node:sorting_node_2|data_L_reg[6]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_2|data_L_reg[5]          ; sorting_node:sorting_node_2|data_L_reg[5]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_2|data_L_reg[2]          ; sorting_node:sorting_node_2|data_L_reg[2]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_10|data_L_reg[0]         ; sorting_node:sorting_node_10|data_L_reg[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_10|data_L_reg[2]         ; sorting_node:sorting_node_10|data_L_reg[2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_10|data_L_reg[3]         ; sorting_node:sorting_node_10|data_L_reg[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_10|data_L_reg[4]         ; sorting_node:sorting_node_10|data_L_reg[4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_10|data_L_reg[5]         ; sorting_node:sorting_node_10|data_L_reg[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_10|data_L_reg[6]         ; sorting_node:sorting_node_10|data_L_reg[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_10|data_L_reg[8]         ; sorting_node:sorting_node_10|data_L_reg[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node_level_1:sorting_node_1|wren_R_reg     ; sorting_node_level_1:sorting_node_1|wren_R_reg                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node_level_1:sorting_node_1|data_L_reg[1]  ; sorting_node_level_1:sorting_node_1|data_L_reg[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node_level_1:sorting_node_1|data_L_reg[3]  ; sorting_node_level_1:sorting_node_1|data_L_reg[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node_level_1:sorting_node_1|data_L_reg[4]  ; sorting_node_level_1:sorting_node_1|data_L_reg[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node_level_1:sorting_node_1|data_L_reg[5]  ; sorting_node_level_1:sorting_node_1|data_L_reg[5]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node_level_1:sorting_node_1|data_L_reg[6]  ; sorting_node_level_1:sorting_node_1|data_L_reg[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node_level_1:sorting_node_1|data_L_reg[8]  ; sorting_node_level_1:sorting_node_1|data_L_reg[8]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node_level_1:sorting_node_1|data_L_reg[9]  ; sorting_node_level_1:sorting_node_1|data_L_reg[9]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node_level_1:sorting_node_1|data_L_reg[10] ; sorting_node_level_1:sorting_node_1|data_L_reg[10]                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node_level_1:sorting_node_1|update_out_reg ; sorting_node_level_1:sorting_node_1|update_out_reg                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_4|update_out_reg         ; sorting_node:sorting_node_4|update_out_reg                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_4|data_L_reg[15]         ; sorting_node:sorting_node_4|data_L_reg[15]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_4|data_L_reg[14]         ; sorting_node:sorting_node_4|data_L_reg[14]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_4|data_L_reg[13]         ; sorting_node:sorting_node_4|data_L_reg[13]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_4|data_L_reg[11]         ; sorting_node:sorting_node_4|data_L_reg[11]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_4|data_L_reg[10]         ; sorting_node:sorting_node_4|data_L_reg[10]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_4|data_L_reg[9]          ; sorting_node:sorting_node_4|data_L_reg[9]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_4|data_L_reg[8]          ; sorting_node:sorting_node_4|data_L_reg[8]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_4|data_L_reg[7]          ; sorting_node:sorting_node_4|data_L_reg[7]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_4|data_L_reg[1]          ; sorting_node:sorting_node_4|data_L_reg[1]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_4|data_L_reg[0]          ; sorting_node:sorting_node_4|data_L_reg[0]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_4|wren_U_reg             ; sorting_node:sorting_node_4|wren_U_reg                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_3|update_out_reg         ; sorting_node:sorting_node_3|update_out_reg                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_3|addr_L_reg[0]          ; sorting_node:sorting_node_3|addr_L_reg[0]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_2|addr_U_reg[0]          ; sorting_node:sorting_node_2|addr_U_reg[0]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_3|wren_L_reg             ; sorting_node:sorting_node_3|wren_L_reg                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_3|data_L_reg[15]         ; sorting_node:sorting_node_3|data_L_reg[15]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_3|data_L_reg[14]         ; sorting_node:sorting_node_3|data_L_reg[14]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_3|data_L_reg[13]         ; sorting_node:sorting_node_3|data_L_reg[13]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_3|data_L_reg[12]         ; sorting_node:sorting_node_3|data_L_reg[12]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_3|data_L_reg[10]         ; sorting_node:sorting_node_3|data_L_reg[10]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_3|data_L_reg[9]          ; sorting_node:sorting_node_3|data_L_reg[9]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_3|data_L_reg[8]          ; sorting_node:sorting_node_3|data_L_reg[8]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_3|data_L_reg[7]          ; sorting_node:sorting_node_3|data_L_reg[7]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_3|data_L_reg[4]          ; sorting_node:sorting_node_3|data_L_reg[4]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_3|data_L_reg[1]          ; sorting_node:sorting_node_3|data_L_reg[1]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_3|wren_U_reg             ; sorting_node:sorting_node_3|wren_U_reg                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_5|data_L_reg[15]         ; sorting_node:sorting_node_5|data_L_reg[15]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_5|data_L_reg[14]         ; sorting_node:sorting_node_5|data_L_reg[14]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_5|data_L_reg[13]         ; sorting_node:sorting_node_5|data_L_reg[13]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_5|data_L_reg[12]         ; sorting_node:sorting_node_5|data_L_reg[12]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_5|data_L_reg[11]         ; sorting_node:sorting_node_5|data_L_reg[11]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_5|data_L_reg[6]          ; sorting_node:sorting_node_5|data_L_reg[6]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_5|data_L_reg[4]          ; sorting_node:sorting_node_5|data_L_reg[4]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_5|data_L_reg[3]          ; sorting_node:sorting_node_5|data_L_reg[3]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_5|data_L_reg[2]          ; sorting_node:sorting_node_5|data_L_reg[2]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_5|data_L_reg[1]          ; sorting_node:sorting_node_5|data_L_reg[1]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_5|wren_L_reg             ; sorting_node:sorting_node_5|wren_L_reg                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_5|wren_U_reg             ; sorting_node:sorting_node_5|wren_U_reg                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_7|data_L_reg[15]         ; sorting_node:sorting_node_7|data_L_reg[15]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_7|data_L_reg[14]         ; sorting_node:sorting_node_7|data_L_reg[14]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_7|data_L_reg[11]         ; sorting_node:sorting_node_7|data_L_reg[11]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_7|data_L_reg[10]         ; sorting_node:sorting_node_7|data_L_reg[10]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_7|data_L_reg[6]          ; sorting_node:sorting_node_7|data_L_reg[6]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_7|data_L_reg[5]          ; sorting_node:sorting_node_7|data_L_reg[5]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_7|data_L_reg[4]          ; sorting_node:sorting_node_7|data_L_reg[4]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_7|data_L_reg[3]          ; sorting_node:sorting_node_7|data_L_reg[3]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_7|data_L_reg[2]          ; sorting_node:sorting_node_7|data_L_reg[2]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_7|data_L_reg[0]          ; sorting_node:sorting_node_7|data_L_reg[0]                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 161
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 18.029 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; 13.551 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.115 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; 9.374  ; 0.000                           ;
; fs    ; 76.000 ; 0.000                           ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.551 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[2]   ; clk          ; clk         ; 20.000       ; -0.249     ; 6.187      ;
; 13.564 ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[2]   ; clk          ; clk         ; 20.000       ; -0.240     ; 6.183      ;
; 13.848 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[11]  ; clk          ; clk         ; 20.000       ; -0.224     ; 5.915      ;
; 13.848 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[6]   ; clk          ; clk         ; 20.000       ; -0.224     ; 5.915      ;
; 13.848 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[4]   ; clk          ; clk         ; 20.000       ; -0.224     ; 5.915      ;
; 13.848 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[3]   ; clk          ; clk         ; 20.000       ; -0.224     ; 5.915      ;
; 13.881 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[12]  ; clk          ; clk         ; 20.000       ; -0.228     ; 5.878      ;
; 13.881 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[1]   ; clk          ; clk         ; 20.000       ; -0.228     ; 5.878      ;
; 13.921 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[11]  ; clk          ; clk         ; 20.000       ; -0.225     ; 5.841      ;
; 13.921 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[6]   ; clk          ; clk         ; 20.000       ; -0.225     ; 5.841      ;
; 13.921 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[3]   ; clk          ; clk         ; 20.000       ; -0.225     ; 5.841      ;
; 13.994 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|wren_L_reg      ; clk          ; clk         ; 20.000       ; -0.245     ; 5.748      ;
; 14.005 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[11]  ; clk          ; clk         ; 20.000       ; -0.228     ; 5.754      ;
; 14.005 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[6]   ; clk          ; clk         ; 20.000       ; -0.228     ; 5.754      ;
; 14.005 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[4]   ; clk          ; clk         ; 20.000       ; -0.228     ; 5.754      ;
; 14.005 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[3]   ; clk          ; clk         ; 20.000       ; -0.228     ; 5.754      ;
; 14.007 ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|wren_L_reg      ; clk          ; clk         ; 20.000       ; -0.236     ; 5.744      ;
; 14.015 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[9]   ; clk          ; clk         ; 20.000       ; -0.241     ; 5.731      ;
; 14.015 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[0]   ; clk          ; clk         ; 20.000       ; -0.241     ; 5.731      ;
; 14.016 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[8]   ; clk          ; clk         ; 20.000       ; -0.241     ; 5.730      ;
; 14.018 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[10]  ; clk          ; clk         ; 20.000       ; -0.241     ; 5.728      ;
; 14.028 ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[9]   ; clk          ; clk         ; 20.000       ; -0.232     ; 5.727      ;
; 14.028 ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[0]   ; clk          ; clk         ; 20.000       ; -0.232     ; 5.727      ;
; 14.029 ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[8]   ; clk          ; clk         ; 20.000       ; -0.232     ; 5.726      ;
; 14.031 ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_L_reg[10]  ; clk          ; clk         ; 20.000       ; -0.232     ; 5.724      ;
; 14.044 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[9]   ; clk          ; clk         ; 20.000       ; -0.219     ; 5.724      ;
; 14.044 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[8]   ; clk          ; clk         ; 20.000       ; -0.219     ; 5.724      ;
; 14.044 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[1]   ; clk          ; clk         ; 20.000       ; -0.219     ; 5.724      ;
; 14.054 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[15]  ; clk          ; clk         ; 20.000       ; -0.248     ; 5.685      ;
; 14.054 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[14]  ; clk          ; clk         ; 20.000       ; -0.248     ; 5.685      ;
; 14.054 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[13]  ; clk          ; clk         ; 20.000       ; -0.248     ; 5.685      ;
; 14.054 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[12]  ; clk          ; clk         ; 20.000       ; -0.248     ; 5.685      ;
; 14.054 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[11]  ; clk          ; clk         ; 20.000       ; -0.248     ; 5.685      ;
; 14.054 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[10]  ; clk          ; clk         ; 20.000       ; -0.248     ; 5.685      ;
; 14.054 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[0]   ; clk          ; clk         ; 20.000       ; -0.248     ; 5.685      ;
; 14.064 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[8]   ; clk          ; clk         ; 20.000       ; -0.230     ; 5.693      ;
; 14.064 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[2]   ; clk          ; clk         ; 20.000       ; -0.230     ; 5.693      ;
; 14.064 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[0]   ; clk          ; clk         ; 20.000       ; -0.230     ; 5.693      ;
; 14.069 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|wren_R_reg     ; clk          ; clk         ; 20.000       ; -0.224     ; 5.694      ;
; 14.070 ; RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[11]  ; clk          ; clk         ; 20.000       ; -0.225     ; 5.692      ;
; 14.070 ; RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[6]   ; clk          ; clk         ; 20.000       ; -0.225     ; 5.692      ;
; 14.070 ; RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[4]   ; clk          ; clk         ; 20.000       ; -0.225     ; 5.692      ;
; 14.070 ; RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[3]   ; clk          ; clk         ; 20.000       ; -0.225     ; 5.692      ;
; 14.070 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_R_reg[15]  ; clk          ; clk         ; 20.000       ; -0.224     ; 5.693      ;
; 14.070 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_R_reg[13]  ; clk          ; clk         ; 20.000       ; -0.224     ; 5.693      ;
; 14.070 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_R_reg[11]  ; clk          ; clk         ; 20.000       ; -0.224     ; 5.693      ;
; 14.070 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_R_reg[4]   ; clk          ; clk         ; 20.000       ; -0.224     ; 5.693      ;
; 14.070 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|data_R_reg[1]   ; clk          ; clk         ; 20.000       ; -0.224     ; 5.693      ;
; 14.072 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_L_reg[7]   ; clk          ; clk         ; 20.000       ; -0.228     ; 5.687      ;
; 14.072 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|wren_R_reg      ; clk          ; clk         ; 20.000       ; -0.228     ; 5.687      ;
; 14.087 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[8]   ; clk          ; clk         ; 20.000       ; -0.223     ; 5.677      ;
; 14.087 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[7]   ; clk          ; clk         ; 20.000       ; -0.223     ; 5.677      ;
; 14.087 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[6]   ; clk          ; clk         ; 20.000       ; -0.223     ; 5.677      ;
; 14.087 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[5]   ; clk          ; clk         ; 20.000       ; -0.223     ; 5.677      ;
; 14.087 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[4]   ; clk          ; clk         ; 20.000       ; -0.223     ; 5.677      ;
; 14.103 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[15]  ; clk          ; clk         ; 20.000       ; -0.237     ; 5.647      ;
; 14.103 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[14]  ; clk          ; clk         ; 20.000       ; -0.237     ; 5.647      ;
; 14.103 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[13]  ; clk          ; clk         ; 20.000       ; -0.237     ; 5.647      ;
; 14.103 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[12]  ; clk          ; clk         ; 20.000       ; -0.237     ; 5.647      ;
; 14.103 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[11]  ; clk          ; clk         ; 20.000       ; -0.237     ; 5.647      ;
; 14.103 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[10]  ; clk          ; clk         ; 20.000       ; -0.237     ; 5.647      ;
; 14.107 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[4]   ; clk          ; clk         ; 20.000       ; -0.224     ; 5.656      ;
; 14.107 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[3]   ; clk          ; clk         ; 20.000       ; -0.224     ; 5.656      ;
; 14.107 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[1]   ; clk          ; clk         ; 20.000       ; -0.224     ; 5.656      ;
; 14.116 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|wren_L_reg     ; clk          ; clk         ; 20.000       ; -0.228     ; 5.643      ;
; 14.124 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_6|data_R_reg[12]  ; clk          ; clk         ; 20.000       ; -0.233     ; 5.630      ;
; 14.124 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_6|data_R_reg[11]  ; clk          ; clk         ; 20.000       ; -0.233     ; 5.630      ;
; 14.124 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_6|data_R_reg[4]   ; clk          ; clk         ; 20.000       ; -0.233     ; 5.630      ;
; 14.124 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_6|data_R_reg[2]   ; clk          ; clk         ; 20.000       ; -0.233     ; 5.630      ;
; 14.129 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[9]   ; clk          ; clk         ; 20.000       ; -0.225     ; 5.633      ;
; 14.129 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[3]   ; clk          ; clk         ; 20.000       ; -0.225     ; 5.633      ;
; 14.129 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_U_reg[2]   ; clk          ; clk         ; 20.000       ; -0.225     ; 5.633      ;
; 14.141 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[2]   ; clk          ; clk         ; 20.000       ; -0.224     ; 5.622      ;
; 14.141 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[1]   ; clk          ; clk         ; 20.000       ; -0.224     ; 5.622      ;
; 14.141 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_U_reg[0]   ; clk          ; clk         ; 20.000       ; -0.224     ; 5.622      ;
; 14.150 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[15]  ; clk          ; clk         ; 20.000       ; -0.223     ; 5.614      ;
; 14.150 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[14]  ; clk          ; clk         ; 20.000       ; -0.223     ; 5.614      ;
; 14.150 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[13]  ; clk          ; clk         ; 20.000       ; -0.223     ; 5.614      ;
; 14.150 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[12]  ; clk          ; clk         ; 20.000       ; -0.223     ; 5.614      ;
; 14.150 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[11]  ; clk          ; clk         ; 20.000       ; -0.223     ; 5.614      ;
; 14.150 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[10]  ; clk          ; clk         ; 20.000       ; -0.223     ; 5.614      ;
; 14.150 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[0]   ; clk          ; clk         ; 20.000       ; -0.223     ; 5.614      ;
; 14.157 ; RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[12]  ; clk          ; clk         ; 20.000       ; -0.229     ; 5.601      ;
; 14.157 ; RAM_2_port_gen:RAM_LEVEL_9_R|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_R_reg[1]   ; clk          ; clk         ; 20.000       ; -0.229     ; 5.601      ;
; 14.158 ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_6|wren_L_reg      ; clk          ; clk         ; 20.000       ; -0.216     ; 5.613      ;
; 14.160 ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|wren_R_reg     ; clk          ; clk         ; 20.000       ; -0.224     ; 5.603      ;
; 14.169 ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_9|data_L_reg[3]   ; clk          ; clk         ; 20.000       ; -0.226     ; 5.592      ;
; 14.173 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[4]   ; clk          ; clk         ; 20.000       ; -0.229     ; 5.585      ;
; 14.173 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[3]   ; clk          ; clk         ; 20.000       ; -0.229     ; 5.585      ;
; 14.173 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_U_reg[1]   ; clk          ; clk         ; 20.000       ; -0.229     ; 5.585      ;
; 14.176 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[15]  ; clk          ; clk         ; 20.000       ; -0.224     ; 5.587      ;
; 14.176 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[14]  ; clk          ; clk         ; 20.000       ; -0.224     ; 5.587      ;
; 14.176 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[13]  ; clk          ; clk         ; 20.000       ; -0.224     ; 5.587      ;
; 14.176 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[10]  ; clk          ; clk         ; 20.000       ; -0.224     ; 5.587      ;
; 14.176 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[7]   ; clk          ; clk         ; 20.000       ; -0.224     ; 5.587      ;
; 14.176 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[0]   ; clk          ; clk         ; 20.000       ; -0.224     ; 5.587      ;
; 14.177 ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_2|wren_R_reg      ; clk          ; clk         ; 20.000       ; -0.245     ; 5.565      ;
; 14.179 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_L_reg[14] ; clk          ; clk         ; 20.000       ; -0.227     ; 5.581      ;
; 14.179 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_L_reg[13] ; clk          ; clk         ; 20.000       ; -0.227     ; 5.581      ;
; 14.180 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_L_reg[9]  ; clk          ; clk         ; 20.000       ; -0.227     ; 5.580      ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.115 ; sorting_node:sorting_node_5|data_L_reg[15]         ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.223      ; 0.442      ;
; 0.117 ; sorting_node:sorting_node_3|data_L_reg[9]          ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.222      ; 0.443      ;
; 0.117 ; sorting_node:sorting_node_9|addr_L_reg[4]          ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.232      ; 0.453      ;
; 0.119 ; sorting_node:sorting_node_7|addr_L_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.233      ; 0.456      ;
; 0.123 ; sorting_node:sorting_node_9|addr_L_reg[3]          ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.232      ; 0.459      ;
; 0.124 ; sorting_node:sorting_node_5|data_L_reg[13]         ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.223      ; 0.451      ;
; 0.127 ; sorting_node:sorting_node_9|addr_L_reg[2]          ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.232      ; 0.463      ;
; 0.128 ; sorting_node:sorting_node_4|data_L_reg[11]         ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.222      ; 0.454      ;
; 0.129 ; sorting_node:sorting_node_5|data_L_reg[14]         ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.223      ; 0.456      ;
; 0.130 ; sorting_node:sorting_node_9|addr_L_reg[5]          ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.232      ; 0.466      ;
; 0.134 ; sorting_node_level_1:sorting_node_1|data_R_reg[6]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.228      ; 0.466      ;
; 0.136 ; sorting_node:sorting_node_3|data_L_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.222      ; 0.462      ;
; 0.137 ; sorting_node:sorting_node_10|data_L_reg[0]         ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.228      ; 0.469      ;
; 0.138 ; data_L_1_reg[3]                                    ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.227      ; 0.469      ;
; 0.139 ; sorting_node:sorting_node_8|data_L_reg[15]         ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.231      ; 0.474      ;
; 0.142 ; sorting_node_level_1:sorting_node_1|data_R_reg[5]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.228      ; 0.474      ;
; 0.143 ; sorting_node_level_1:sorting_node_1|data_R_reg[8]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.228      ; 0.475      ;
; 0.143 ; sorting_node:sorting_node_10|data_L_reg[2]         ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.228      ; 0.475      ;
; 0.143 ; sorting_node:sorting_node_10|data_L_reg[3]         ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.228      ; 0.475      ;
; 0.143 ; sorting_node:sorting_node_10|data_R_reg[0]         ; RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.231      ; 0.478      ;
; 0.144 ; data_L_1_reg[14]                                   ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.227      ; 0.475      ;
; 0.144 ; data_L_1_reg[15]                                   ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.227      ; 0.475      ;
; 0.144 ; sorting_node_level_1:sorting_node_1|data_R_reg[0]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.228      ; 0.476      ;
; 0.144 ; sorting_node:sorting_node_9|data_L_reg[5]          ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.231      ; 0.479      ;
; 0.144 ; sorting_node:sorting_node_9|data_L_reg[12]         ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.478      ;
; 0.145 ; sorting_node:sorting_node_9|data_L_reg[13]         ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.479      ;
; 0.146 ; sorting_node:sorting_node_10|data_L_reg[15]        ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.234      ; 0.484      ;
; 0.147 ; sorting_node:sorting_node_5|data_L_reg[7]          ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.478      ;
; 0.147 ; sorting_node:sorting_node_10|data_R_reg[11]        ; RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.228      ; 0.479      ;
; 0.148 ; sorting_node_level_1:sorting_node_1|data_R_reg[7]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.228      ; 0.480      ;
; 0.148 ; sorting_node:sorting_node_10|data_L_reg[6]         ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.228      ; 0.480      ;
; 0.148 ; sorting_node:sorting_node_9|data_L_reg[8]          ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.231      ; 0.483      ;
; 0.148 ; sorting_node:sorting_node_10|data_L_reg[7]         ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.234      ; 0.486      ;
; 0.149 ; sorting_node_level_1:sorting_node_1|data_R_reg[4]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.228      ; 0.481      ;
; 0.149 ; sorting_node:sorting_node_9|data_L_reg[6]          ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.231      ; 0.484      ;
; 0.149 ; sorting_node:sorting_node_9|data_L_reg[11]         ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.483      ;
; 0.149 ; sorting_node:sorting_node_10|data_R_reg[12]        ; RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.483      ;
; 0.149 ; sorting_node:sorting_node_10|data_R_reg[13]        ; RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.483      ;
; 0.150 ; sorting_node:sorting_node_5|data_L_reg[10]         ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.481      ;
; 0.150 ; sorting_node:sorting_node_9|data_L_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.484      ;
; 0.150 ; sorting_node:sorting_node_8|data_L_reg[13]         ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.231      ; 0.485      ;
; 0.150 ; sorting_node:sorting_node_10|data_R_reg[8]         ; RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.228      ; 0.482      ;
; 0.151 ; sorting_node:sorting_node_8|data_L_reg[3]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.231      ; 0.486      ;
; 0.152 ; sorting_node_level_1:sorting_node_1|data_R_reg[12] ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.228      ; 0.484      ;
; 0.152 ; sorting_node_level_1:sorting_node_1|data_L_reg[4]  ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.483      ;
; 0.152 ; sorting_node:sorting_node_6|data_L_reg[4]          ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.225      ; 0.481      ;
; 0.152 ; sorting_node:sorting_node_6|data_L_reg[15]         ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.225      ; 0.481      ;
; 0.152 ; sorting_node:sorting_node_10|data_R_reg[5]         ; RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.228      ; 0.484      ;
; 0.153 ; sorting_node_level_1:sorting_node_1|data_U_reg[0]  ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.225      ; 0.482      ;
; 0.153 ; sorting_node_level_1:sorting_node_1|data_R_reg[11] ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.228      ; 0.485      ;
; 0.153 ; sorting_node_level_1:sorting_node_1|data_L_reg[12] ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.484      ;
; 0.153 ; sorting_node:sorting_node_10|data_L_reg[5]         ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.228      ; 0.485      ;
; 0.153 ; sorting_node:sorting_node_6|data_L_reg[0]          ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.225      ; 0.482      ;
; 0.154 ; sorting_node_level_1:sorting_node_1|data_L_reg[8]  ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.485      ;
; 0.154 ; sorting_node:sorting_node_6|data_L_reg[13]         ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.225      ; 0.483      ;
; 0.154 ; sorting_node:sorting_node_8|data_L_reg[2]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.231      ; 0.489      ;
; 0.156 ; sorting_node_level_1:sorting_node_1|data_R_reg[10] ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.228      ; 0.488      ;
; 0.156 ; sorting_node_level_1:sorting_node_1|data_L_reg[15] ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.487      ;
; 0.156 ; sorting_node:sorting_node_10|data_L_reg[4]         ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.228      ; 0.488      ;
; 0.156 ; sorting_node:sorting_node_9|data_R_reg[12]         ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.233      ; 0.493      ;
; 0.157 ; sorting_node:sorting_node_2|data_L_reg[4]          ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.231      ; 0.492      ;
; 0.157 ; sorting_node:sorting_node_2|data_L_reg[7]          ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.231      ; 0.492      ;
; 0.157 ; sorting_node:sorting_node_5|data_L_reg[2]          ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.487      ;
; 0.157 ; sorting_node:sorting_node_8|addr_L_reg[6]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.234      ; 0.495      ;
; 0.157 ; sorting_node:sorting_node_8|data_L_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.231      ; 0.492      ;
; 0.158 ; sorting_node:sorting_node_2|data_L_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.231      ; 0.493      ;
; 0.158 ; sorting_node:sorting_node_10|data_L_reg[8]         ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.228      ; 0.490      ;
; 0.158 ; sorting_node:sorting_node_5|data_L_reg[6]          ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.488      ;
; 0.158 ; sorting_node:sorting_node_9|data_L_reg[15]         ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.492      ;
; 0.158 ; sorting_node:sorting_node_10|data_R_reg[3]         ; RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.228      ; 0.490      ;
; 0.159 ; sorting_node_level_1:sorting_node_1|data_R_reg[2]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.228      ; 0.491      ;
; 0.159 ; sorting_node:sorting_node_4|data_R_reg[14]         ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.489      ;
; 0.159 ; sorting_node:sorting_node_10|data_R_reg[7]         ; RAM_2_port_gen:RAM_LEVEL_11_R|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.228      ; 0.491      ;
; 0.159 ; sorting_node:sorting_node_10|data_L_reg[11]        ; RAM_2_port_gen:RAM_LEVEL_11_L|altsyncram:altsyncram_component|altsyncram_teh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.234      ; 0.497      ;
; 0.160 ; sorting_node:sorting_node_4|data_L_reg[10]         ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.225      ; 0.489      ;
; 0.160 ; sorting_node:sorting_node_6|data_R_reg[13]         ; RAM_2_port_gen:RAM_LEVEL_7_R|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.222      ; 0.486      ;
; 0.160 ; sorting_node:sorting_node_8|data_L_reg[11]         ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.231      ; 0.495      ;
; 0.161 ; sorting_node_level_1:sorting_node_1|data_L_reg[6]  ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.492      ;
; 0.161 ; sorting_node_level_1:sorting_node_1|data_L_reg[14] ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.492      ;
; 0.161 ; sorting_node:sorting_node_5|data_L_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.491      ;
; 0.161 ; sorting_node:sorting_node_4|data_L_reg[9]          ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.225      ; 0.490      ;
; 0.161 ; sorting_node:sorting_node_9|data_L_reg[2]          ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.228      ; 0.493      ;
; 0.162 ; sorting_node_level_1:sorting_node_1|data_L_reg[3]  ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.493      ;
; 0.162 ; sorting_node:sorting_node_6|data_L_reg[3]          ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.225      ; 0.491      ;
; 0.162 ; sorting_node:sorting_node_6|data_L_reg[9]          ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.222      ; 0.488      ;
; 0.162 ; sorting_node:sorting_node_6|data_R_reg[0]          ; RAM_2_port_gen:RAM_LEVEL_7_R|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.222      ; 0.488      ;
; 0.163 ; sorting_node:sorting_node_9|data_L_reg[9]          ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.497      ;
; 0.164 ; sorting_node_level_1:sorting_node_1|data_L_reg[9]  ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.495      ;
; 0.164 ; sorting_node:sorting_node_5|data_L_reg[9]          ; RAM_2_port_gen:RAM_LEVEL_6_L|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.495      ;
; 0.164 ; sorting_node:sorting_node_4|data_R_reg[7]          ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.494      ;
; 0.164 ; sorting_node:sorting_node_8|data_L_reg[14]         ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.231      ; 0.499      ;
; 0.165 ; sorting_node_level_1:sorting_node_1|data_L_reg[10] ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.496      ;
; 0.165 ; sorting_node:sorting_node_6|data_L_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.223      ; 0.492      ;
; 0.166 ; sorting_node:sorting_node_4|data_R_reg[13]         ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.496      ;
; 0.166 ; sorting_node:sorting_node_6|data_L_reg[5]          ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.223      ; 0.493      ;
; 0.166 ; sorting_node:sorting_node_6|data_L_reg[14]         ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.225      ; 0.495      ;
; 0.166 ; sorting_node:sorting_node_6|data_R_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_7_R|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.222      ; 0.492      ;
; 0.166 ; sorting_node:sorting_node_9|data_R_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.233      ; 0.503      ;
; 0.167 ; sorting_node:sorting_node_10|addr_U_reg[2]         ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.499      ;
; 0.168 ; sorting_node:sorting_node_4|data_R_reg[0]          ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.498      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 161
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 18.794 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 6.819 ; 0.115 ; N/A      ; N/A     ; 9.374               ;
;  clk             ; 6.819 ; 0.115 ; N/A      ; N/A     ; 9.374               ;
;  fs              ; N/A   ; N/A   ; N/A      ; N/A     ; 76.000              ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  fs              ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; data_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; data_in[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; en_rec_in               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 531373   ; 0        ; 0        ; 0        ;
; fs         ; clk      ; 2        ; 2        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 531373   ; 0        ; 0        ; 0        ;
; fs         ; clk      ; 2        ; 2        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 2146  ; 2146 ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 512   ; 512  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
; fs     ; fs    ; Base ; Constrained ;
+--------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; data_in[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; en_rec_in   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; data_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; data_in[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; en_rec_in   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; data_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Oct 06 13:08:33 2020
Info: Command: quartus_sta heapsort -c heapsort
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'heapsort.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From fs (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From fs (Fall) to clk (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 6.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.819               0.000 clk 
Info (332146): Worst-case hold slack is 0.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.295               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.628
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.628               0.000 clk 
    Info (332119):    76.000               0.000 fs 
Info (332114): Report Metastability: Found 161 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 161
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 17.852 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From fs (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From fs (Fall) to clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 7.896
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.896               0.000 clk 
Info (332146): Worst-case hold slack is 0.304
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.304               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.646               0.000 clk 
    Info (332119):    76.000               0.000 fs 
Info (332114): Report Metastability: Found 161 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 161
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 18.029 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From fs (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From fs (Fall) to clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 13.551
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.551               0.000 clk 
Info (332146): Worst-case hold slack is 0.115
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.115               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.374               0.000 clk 
    Info (332119):    76.000               0.000 fs 
Info (332114): Report Metastability: Found 161 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 161
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 18.794 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4898 megabytes
    Info: Processing ended: Tue Oct 06 13:08:36 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


