#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Sun Mar 20 10:53:17 2022
# Process ID: 5904
# Current directory: C:/Users/jiangja5/hash_server/hash_server.runs/design_1_hash_table_mgr_mig_0_0_synth_1
# Command line: vivado.exe -log design_1_hash_table_mgr_mig_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_hash_table_mgr_mig_0_0.tcl
# Log file: C:/Users/jiangja5/hash_server/hash_server.runs/design_1_hash_table_mgr_mig_0_0_synth_1/design_1_hash_table_mgr_mig_0_0.vds
# Journal file: C:/Users/jiangja5/hash_server/hash_server.runs/design_1_hash_table_mgr_mig_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_hash_table_mgr_mig_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangja5/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_hash_table_mgr_mig_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5160 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 477.195 ; gain = 103.430
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_hash_table_mgr_mig_0_0' [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_hash_table_mgr_mig_0_0/synth/design_1_hash_table_mgr_mig_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'hash_table_mgr_mig_v1_0' [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0.v:4]
	Parameter HASH_TABLE_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter HASH_TABLE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter HASH_TABLE_KEY_WIDTH bound to: 256 - type: integer 
	Parameter HASH_TABLE_OP_WIDTH bound to: 2 - type: integer 
	Parameter HASH_TABLE_OTYPE_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_SIZE bound to: 32 - type: integer 
	Parameter NUM_LOCKS bound to: 32 - type: integer 
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: -1879048192 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hash_table_mgr_mig_v1_0_M00_AXI' [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:4]
	Parameter HASH_TABLE_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter HASH_TABLE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter HASH_TABLE_KEY_WIDTH bound to: 256 - type: integer 
	Parameter HASH_TABLE_OP_WIDTH bound to: 2 - type: integer 
	Parameter HASH_TABLE_OTYPE_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_SIZE bound to: 32 - type: integer 
	Parameter NUM_LOCKS bound to: 32 - type: integer 
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: -1879048192 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter FIND bound to: 3'b001 
	Parameter WRITE bound to: 3'b010 
	Parameter READ bound to: 3'b011 
	Parameter READ_OP bound to: 2'b00 
	Parameter INSERT_OP bound to: 2'b01 
	Parameter UPDATE_OP bound to: 2'b10 
	Parameter DELETE_OP bound to: 2'b11 
	Parameter MEMORY_ROW_SIZE bound to: 9 - type: integer 
	Parameter EMPTY bound to: 3'b000 
	Parameter ISSUE bound to: 3'b001 
	Parameter EXEC_RD bound to: 3'b010 
	Parameter EXEC_WR bound to: 3'b011 
	Parameter RET_RD bound to: 3'b100 
	Parameter RET_WR bound to: 3'b101 
	Parameter DATA_OUT bound to: 1'b0 
	Parameter ACK_OUT bound to: 1'b1 
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
WARNING: [Synth 8-6104] Input port '(null)[0].bit_depth' has an internal driver [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:118]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hash_table_mgr_mig_v1_0_M00_AXI' (1#1) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hash_table_mgr_mig_v1_0' (2#1) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_hash_table_mgr_mig_0_0' (3#1) [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_hash_table_mgr_mig_0_0/synth/design_1_hash_table_mgr_mig_0_0.v:56]
WARNING: [Synth 8-3331] design hash_table_mgr_mig_v1_0_M00_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design hash_table_mgr_mig_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design hash_table_mgr_mig_v1_0_M00_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design hash_table_mgr_mig_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 722.344 ; gain = 348.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 722.344 ; gain = 348.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 722.344 ; gain = 348.578
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1137.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1137.441 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.620 . Memory (MB): peak = 1151.301 ; gain = 13.859
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1151.301 ; gain = 777.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1151.301 ; gain = 777.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1151.301 ; gain = 777.535
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'empty_key_wr_reg' into 'empty_key_rd_reg' [c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ipshared/1630/hdl/hash_table_mgr_mig_v1_0_M00_AXI.v:874]
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_wr_reg' in module 'hash_table_mgr_mig_v1_0_M00_AXI'
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_wdata0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_data0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_type" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ht_output_type" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                    FIND |                               01 |                              001
                   WRITE |                               10 |                              010
                    READ |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_wr_reg' using encoding 'sequential' in module 'hash_table_mgr_mig_v1_0_M00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1151.301 ; gain = 777.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------+------------+----------+
|      |RTL Partition                                 |Replication |Instances |
+------+----------------------------------------------+------------+----------+
|1     |muxpart__50_hash_table_mgr_mig_v1_0_M00_AXI   |           1|     53144|
|2     |case__350_hash_table_mgr_mig_v1_0_M00_AXI__GD |           1|      3840|
|3     |hash_table_mgr_mig_v1_0_M00_AXI__GB2          |           1|      2304|
|4     |hash_table_mgr_mig_v1_0_M00_AXI__GB3          |           1|     11776|
|5     |hash_table_mgr_mig_v1_0_M00_AXI__GB4          |           1|     14144|
|6     |hash_table_mgr_mig_v1_0_M00_AXI__GB5          |           1|     24559|
|7     |hash_table_mgr_mig_v1_0_M00_AXI__GB6          |           1|     36806|
|8     |hash_table_mgr_mig_v1_0_M00_AXI__GB7          |           1|     37731|
+------+----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     22 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              320 Bit    Registers := 1     
	              256 Bit    Registers := 34    
	               64 Bit    Registers := 33    
	               32 Bit    Registers := 4     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 35    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 32    
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 53    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 124   
	   2 Input     64 Bit        Muxes := 260   
	  20 Input     64 Bit        Muxes := 1     
	  18 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	   7 Input     64 Bit        Muxes := 1     
	  10 Input     64 Bit        Muxes := 1     
	  11 Input     64 Bit        Muxes := 1     
	  32 Input     64 Bit        Muxes := 1     
	  16 Input     64 Bit        Muxes := 1     
	  15 Input     64 Bit        Muxes := 1     
	  14 Input     64 Bit        Muxes := 1     
	  33 Input     64 Bit        Muxes := 1     
	  13 Input     64 Bit        Muxes := 1     
	  12 Input     64 Bit        Muxes := 1     
	  31 Input     64 Bit        Muxes := 1     
	   9 Input     64 Bit        Muxes := 1     
	  30 Input     64 Bit        Muxes := 1     
	  29 Input     64 Bit        Muxes := 1     
	   8 Input     64 Bit        Muxes := 1     
	  28 Input     64 Bit        Muxes := 1     
	  17 Input     64 Bit        Muxes := 1     
	  26 Input     64 Bit        Muxes := 1     
	  25 Input     64 Bit        Muxes := 1     
	  24 Input     64 Bit        Muxes := 1     
	  23 Input     64 Bit        Muxes := 1     
	  21 Input     64 Bit        Muxes := 1     
	  19 Input     64 Bit        Muxes := 1     
	  22 Input     64 Bit        Muxes := 1     
	  27 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 256   
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 62    
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 256   
	   4 Input      3 Bit        Muxes := 32    
	   3 Input      2 Bit        Muxes := 32    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	  26 Input      1 Bit        Muxes := 2     
	  25 Input      1 Bit        Muxes := 2     
	  24 Input      1 Bit        Muxes := 2     
	  23 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 812   
	  16 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	  27 Input      1 Bit        Muxes := 2     
	  28 Input      1 Bit        Muxes := 2     
	  29 Input      1 Bit        Muxes := 2     
	  30 Input      1 Bit        Muxes := 2     
	  31 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	  32 Input      1 Bit        Muxes := 3     
	  64 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 39    
	  63 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hash_table_mgr_mig_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     22 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              320 Bit    Registers := 1     
	              256 Bit    Registers := 34    
	               64 Bit    Registers := 33    
	               32 Bit    Registers := 4     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 35    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 32    
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 53    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 124   
	   2 Input     64 Bit        Muxes := 260   
	  20 Input     64 Bit        Muxes := 1     
	  18 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	   7 Input     64 Bit        Muxes := 1     
	  10 Input     64 Bit        Muxes := 1     
	  11 Input     64 Bit        Muxes := 1     
	  32 Input     64 Bit        Muxes := 1     
	  16 Input     64 Bit        Muxes := 1     
	  15 Input     64 Bit        Muxes := 1     
	  14 Input     64 Bit        Muxes := 1     
	  33 Input     64 Bit        Muxes := 1     
	  13 Input     64 Bit        Muxes := 1     
	  12 Input     64 Bit        Muxes := 1     
	  31 Input     64 Bit        Muxes := 1     
	   9 Input     64 Bit        Muxes := 1     
	  30 Input     64 Bit        Muxes := 1     
	  29 Input     64 Bit        Muxes := 1     
	   8 Input     64 Bit        Muxes := 1     
	  28 Input     64 Bit        Muxes := 1     
	  17 Input     64 Bit        Muxes := 1     
	  26 Input     64 Bit        Muxes := 1     
	  25 Input     64 Bit        Muxes := 1     
	  24 Input     64 Bit        Muxes := 1     
	  23 Input     64 Bit        Muxes := 1     
	  21 Input     64 Bit        Muxes := 1     
	  19 Input     64 Bit        Muxes := 1     
	  22 Input     64 Bit        Muxes := 1     
	  27 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 256   
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 62    
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 256   
	   4 Input      3 Bit        Muxes := 32    
	   3 Input      2 Bit        Muxes := 32    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	  26 Input      1 Bit        Muxes := 2     
	  25 Input      1 Bit        Muxes := 2     
	  24 Input      1 Bit        Muxes := 2     
	  23 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 812   
	  16 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	  27 Input      1 Bit        Muxes := 2     
	  28 Input      1 Bit        Muxes := 2     
	  29 Input      1 Bit        Muxes := 2     
	  30 Input      1 Bit        Muxes := 2     
	  31 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	  32 Input      1 Bit        Muxes := 3     
	  64 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 39    
	  63 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design design_1_hash_table_mgr_mig_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_hash_table_mgr_mig_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_hash_table_mgr_mig_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_hash_table_mgr_mig_0_0 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_hash_table_mgr_mig_0_0 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_hash_table_mgr_mig_0_0 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_hash_table_mgr_mig_0_0 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_hash_table_mgr_mig_0_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_hash_table_mgr_mig_0_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_hash_table_mgr_mig_0_0 has port m00_axi_arprot[0] driven by constant 1
WARNING: [Synth 8-3331] design design_1_hash_table_mgr_mig_0_0 has unconnected port m00_axi_bresp[1]
WARNING: [Synth 8-3331] design design_1_hash_table_mgr_mig_0_0 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design design_1_hash_table_mgr_mig_0_0 has unconnected port m00_axi_rresp[1]
WARNING: [Synth 8-3331] design design_1_hash_table_mgr_mig_0_0 has unconnected port m00_axi_rresp[0]
INFO: [Synth 8-3886] merging instance 'axi_awaddr_reg[27]' (FDR) to 'axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'axi_awaddr_reg[0]' (FDR) to 'axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'axi_awaddr_reg[1]' (FDR) to 'axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'axi_awaddr_reg[24]' (FDR) to 'axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'axi_awaddr_reg[25]' (FDR) to 'axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'axi_awaddr_reg[26]' (FDR) to 'axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'axi_awaddr_reg[28]' (FDR) to 'axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'axi_awaddr_reg[29]' (FDR) to 'axi_awaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'axi_awaddr_reg[30]' (FDR) to 'axi_awaddr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_awaddr_reg[31] )
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[27]' (FDR) to 'axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[0]' (FDR) to 'axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[1]' (FDR) to 'axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[24]' (FDR) to 'axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[25]' (FDR) to 'axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[26]' (FDR) to 'axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[28]' (FDR) to 'axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[29]' (FDR) to 'axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'axi_araddr_reg[30]' (FDR) to 'axi_araddr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_araddr_reg[31] )
INFO: [Synth 8-3886] merging instance 'ht_rd_addr_reg[0]' (FDE) to 'ht_rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ht_rd_addr_reg[1]' (FDE) to 'ht_rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'ht_rd_addr_reg[2]' (FDE) to 'ht_rd_addr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ht_rd_addr_reg[3] )
INFO: [Synth 8-3886] merging instance 'ht_wr_addr_reg[0]' (FDE) to 'ht_wr_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ht_wr_addr_reg[1]' (FDE) to 'ht_wr_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ht_wr_addr_reg[2]' (FDE) to 'ht_wr_addr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ht_wr_addr_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:02:04 . Memory (MB): peak = 1151.301 ; gain = 777.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------+------------+----------+
|      |RTL Partition                                 |Replication |Instances |
+------+----------------------------------------------+------------+----------+
|1     |muxpart__50_hash_table_mgr_mig_v1_0_M00_AXI   |           1|     53144|
|2     |case__350_hash_table_mgr_mig_v1_0_M00_AXI__GD |           1|      3840|
|3     |hash_table_mgr_mig_v1_0_M00_AXI__GB2          |           1|      2304|
|4     |hash_table_mgr_mig_v1_0_M00_AXI__GB3          |           1|     15119|
|5     |hash_table_mgr_mig_v1_0_M00_AXI__GB4          |           1|     24479|
|6     |hash_table_mgr_mig_v1_0_M00_AXI__GB5          |           1|     11338|
|7     |hash_table_mgr_mig_v1_0_M00_AXI__GB6          |           1|      6290|
|8     |hash_table_mgr_mig_v1_0_M00_AXI__GB7          |           1|     15698|
+------+----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:02:15 . Memory (MB): peak = 1151.301 ; gain = 777.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hash_table_mgr_mig_v1_0_M00_AXI_insti_5/\axi_awaddr_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hash_table_mgr_mig_v1_0_M00_AXI_insti_6/\axi_araddr_reg[23] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:02:17 . Memory (MB): peak = 1151.301 ; gain = 777.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------+------------+----------+
|      |RTL Partition                                 |Replication |Instances |
+------+----------------------------------------------+------------+----------+
|1     |muxpart__50_hash_table_mgr_mig_v1_0_M00_AXI   |           1|     53144|
|2     |case__350_hash_table_mgr_mig_v1_0_M00_AXI__GD |           1|      3840|
|3     |hash_table_mgr_mig_v1_0_M00_AXI__GB2          |           1|      2304|
|4     |hash_table_mgr_mig_v1_0_M00_AXI__GB3          |           1|     15119|
|5     |hash_table_mgr_mig_v1_0_M00_AXI__GB4          |           1|     24479|
|6     |hash_table_mgr_mig_v1_0_M00_AXI__GB5          |           1|      9161|
|7     |hash_table_mgr_mig_v1_0_M00_AXI__GB6          |           1|      2915|
|8     |hash_table_mgr_mig_v1_0_M00_AXI__GB7          |           1|     15698|
+------+----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:44 ; elapsed = 00:02:35 . Memory (MB): peak = 1151.301 ; gain = 777.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------+------------+----------+
|      |RTL Partition                                 |Replication |Instances |
+------+----------------------------------------------+------------+----------+
|1     |muxpart__50_hash_table_mgr_mig_v1_0_M00_AXI   |           1|      5131|
|2     |case__350_hash_table_mgr_mig_v1_0_M00_AXI__GD |           1|      2048|
|3     |hash_table_mgr_mig_v1_0_M00_AXI__GB2          |           1|      2304|
|4     |hash_table_mgr_mig_v1_0_M00_AXI__GB3          |           1|      7941|
|5     |hash_table_mgr_mig_v1_0_M00_AXI__GB4          |           1|     10053|
|6     |hash_table_mgr_mig_v1_0_M00_AXI__GB5          |           1|      4632|
|7     |hash_table_mgr_mig_v1_0_M00_AXI__GB6          |           1|      1840|
|8     |hash_table_mgr_mig_v1_0_M00_AXI__GB7          |           1|      6304|
+------+----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:02:42 . Memory (MB): peak = 1151.301 ; gain = 777.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:02:43 . Memory (MB): peak = 1151.301 ; gain = 777.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:54 ; elapsed = 00:02:44 . Memory (MB): peak = 1151.301 ; gain = 777.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:54 ; elapsed = 00:02:44 . Memory (MB): peak = 1151.301 ; gain = 777.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:06 ; elapsed = 00:02:56 . Memory (MB): peak = 1151.301 ; gain = 777.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:06 ; elapsed = 00:02:56 . Memory (MB): peak = 1151.301 ; gain = 777.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    24|
|2     |LUT1   |     1|
|3     |LUT2   |   312|
|4     |LUT3   |  1348|
|5     |LUT4   |  1976|
|6     |LUT5   |  9413|
|7     |LUT6   | 14922|
|8     |MUXF7  |   294|
|9     |MUXF8  |   116|
|10    |FDRE   | 12151|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------------+--------------------------------+------+
|      |Instance                                 |Module                          |Cells |
+------+-----------------------------------------+--------------------------------+------+
|1     |top                                      |                                | 40557|
|2     |  inst                                   |hash_table_mgr_mig_v1_0         | 40557|
|3     |    hash_table_mgr_mig_v1_0_M00_AXI_inst |hash_table_mgr_mig_v1_0_M00_AXI | 40557|
+------+-----------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:06 ; elapsed = 00:02:56 . Memory (MB): peak = 1151.301 ; gain = 777.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:02:40 . Memory (MB): peak = 1151.301 ; gain = 348.578
Synthesis Optimization Complete : Time (s): cpu = 00:02:06 ; elapsed = 00:02:57 . Memory (MB): peak = 1151.301 ; gain = 777.535
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 434 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_hash_table_mgr_mig_0_0' is not ideal for floorplanning, since the cellview 'hash_table_mgr_mig_v1_0_M00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1151.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
166 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:12 ; elapsed = 00:03:04 . Memory (MB): peak = 1151.301 ; gain = 789.008
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1151.301 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jiangja5/hash_server/hash_server.runs/design_1_hash_table_mgr_mig_0_0_synth_1/design_1_hash_table_mgr_mig_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_hash_table_mgr_mig_0_0, cache-ID = 51eb76ae289b5720
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1151.301 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jiangja5/hash_server/hash_server.runs/design_1_hash_table_mgr_mig_0_0_synth_1/design_1_hash_table_mgr_mig_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_hash_table_mgr_mig_0_0_utilization_synth.rpt -pb design_1_hash_table_mgr_mig_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 20 10:57:37 2022...
