Fitter report for system10_pwm
Fri Jul 20 13:23:55 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Routing Usage Summary
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Fri Jul 20 13:23:55 2018       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; system10_pwm                                ;
; Top-level Entity Name           ; system10_pwm                                ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEBA6U23I7                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 1,196 / 41,910 ( 3 % )                      ;
; Total registers                 ; 1966                                        ;
; Total pins                      ; 145 / 314 ( 46 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 119,104 / 5,662,720 ( 2 % )                 ;
; Total RAM Blocks                ; 20 / 553 ( 4 % )                            ;
; Total DSP Blocks                ; 3 / 112 ( 3 % )                             ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEBA6U23I7                          ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.7%      ;
;     Processor 3            ;   4.8%      ;
;     Processor 4            ;   4.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_bht_module:adc_pwm_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_bht_module:adc_pwm_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AX               ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[16]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[16]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AX               ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[17]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AX               ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[18]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[18]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AX               ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[19]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[19]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AX               ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[20]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[20]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AX               ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[21]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[21]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AX               ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[22]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AX               ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[23]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AX               ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[24]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[24]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AX               ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[25]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AX               ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[26]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AX               ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[27]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AX               ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[28]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AX               ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[29]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AX               ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[30]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AX               ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a1                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a1~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a3                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a3~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a8                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a8~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a1                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a2                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a3                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a5                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a7                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a8                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a8~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[6]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[6]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[8]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[8]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[10]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[10]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[9]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[9]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|ADC_SDI                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|ADC_SDI~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|tick[1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|tick[1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|tick[2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|tick[2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|tick[4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|tick[4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|tick[6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|tick[6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|write_pos[1]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|write_pos[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|config_first                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|config_first~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|measure_count[7]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|measure_count[7]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|wait_measure_done                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_ltc2308_fifo:adc|wait_measure_done~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_ctrl_mul_lsw                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_ctrl_mul_lsw~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_ctrl_shift_rot                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_ctrl_shift_rot~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_ctrl_st                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_ctrl_st~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_wb_active~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_wr_data_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_xfer_rd_addr_active~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_xfer_rd_addr_done                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_xfer_rd_addr_done~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_xfer_rd_addr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_xfer_wr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_en_d1                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_en_d1~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_exc_any                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_exc_any~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_exc_break                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_exc_break~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_inst_result[31]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_mem_baddr[4]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_mem_baddr[4]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_mem_baddr[9]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_mem_baddr[9]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_mem_baddr[10]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_mem_baddr[10]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_mem_byte_en[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_mem_byte_en[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_mem_byte_en[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_mem_byte_en[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_st_data[10]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_st_data[10]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_ctrl_b_is_dst~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_ctrl_unsigned_lo_imm16                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_ctrl_unsigned_lo_imm16~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_iw[15]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_pc[5]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_ctrl_mem16                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_ctrl_mem16~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_extra_pc[3]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_extra_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_extra_pc[6]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_extra_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_extra_pc[7]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_extra_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_iw[3]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_iw[7]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_iw[7]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_iw[11]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_iw[11]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_logic_op[0]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_pc[0]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_pc[9]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[2]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[3]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[4]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[5]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[8]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[13]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[20]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[21]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[25]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[26]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[27]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src1[28]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[3]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[6]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[9]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_valid_jmp_indirect                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_valid_jmp_indirect~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|F_pc[2]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|F_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|F_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_alu_result[5]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_alu_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_alu_result[10]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_alu_result[10]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_alu_result[13]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_alu_result[13]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_alu_result[16]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_alu_result[16]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_alu_result[17]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_alu_result[17]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_alu_result[21]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_alu_result[21]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_br_cond_taken_history[1]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_br_cond_taken_history[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_br_cond_taken_history[2]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_br_cond_taken_history[2]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_exc_break_inst_pri15                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_exc_break_inst_pri15~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_mem_byte_en[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_mem_byte_en[2]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_pc_plus_one[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_pc_plus_one[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_pc_plus_one[9]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_pc_plus_one[9]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_regnum_a_cmp_D                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_rot_mask[0]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_rot_mask[0]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_rot_mask[2]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_rot_mask[2]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_rot_pass3                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_rot_pass3~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_st_data[5]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_st_data[5]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|W_bstatus_reg_pie                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|W_bstatus_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|W_wr_data[29]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|W_wr_data[29]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[35]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[35]~DUPLICATE                                                                                           ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_ocimem:the_adc_pwm_cpu_cpu_nios2_ocimem|MonDReg[20]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_ocimem:the_adc_pwm_cpu_cpu_nios2_ocimem|MonDReg[20]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_ocimem:the_adc_pwm_cpu_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_ocimem:the_adc_pwm_cpu_cpu_nios2_ocimem|MonDReg[26]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_ocimem:the_adc_pwm_cpu_cpu_nios2_ocimem|jtag_ram_access                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_ocimem:the_adc_pwm_cpu_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_ocimem:the_adc_pwm_cpu_cpu_nios2_ocimem|waitrequest                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_ocimem:the_adc_pwm_cpu_cpu_nios2_ocimem|waitrequest~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|d_address_offset_field[2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|d_read~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|d_readdata_d1[4]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|d_readdata_d1[4]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|d_writedata[23]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|d_writedata[23]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|ic_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|ic_fill_dp_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_slave_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[13]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[13]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~DUPLICATE                          ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                   ;
+--------------+----------------+--------------+---------------------+---------------------------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To          ; Ignored Value                   ; Ignored Source ;
+--------------+----------------+--------------+---------------------+---------------------------------+----------------+
; I/O Standard ; system10_pwm   ;              ; HPS_CONV_USB_N      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_ADDR[0]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_ADDR[10]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_ADDR[11]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_ADDR[12]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_ADDR[13]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_ADDR[14]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_ADDR[1]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_ADDR[2]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_ADDR[3]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_ADDR[4]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_ADDR[5]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_ADDR[6]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_ADDR[7]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_ADDR[8]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_ADDR[9]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_BA[0]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_BA[1]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_BA[2]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_CAS_N      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_CKE        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_CK_N       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_CK_P       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_CS_N       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DM[0]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DM[1]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DM[2]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DM[3]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQS_N[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQS_N[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQS_N[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQS_N[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQS_P[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQS_P[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQS_P[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQS_P[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[0]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[10]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[11]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[12]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[13]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[14]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[15]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[16]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[17]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[18]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[19]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[1]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[20]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[21]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[22]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[23]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[24]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[25]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[26]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[27]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[28]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[29]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[2]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[30]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[31]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[3]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[4]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[5]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[6]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[7]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[8]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_DQ[9]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_ODT        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_RAS_N      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_RESET_N    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_RZQ        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_DDR3_WE_N       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_ENET_GTX_CLK    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_ENET_INT_N      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_ENET_MDC        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_ENET_MDIO       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_ENET_RX_CLK     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_ENET_RX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_ENET_RX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_ENET_RX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_ENET_RX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_ENET_RX_DV      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_ENET_TX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_ENET_TX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_ENET_TX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_ENET_TX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_ENET_TX_EN      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_GSENSOR_INT     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_I2C0_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_I2C0_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_I2C1_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_I2C1_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_KEY             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_LED             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_LTC_GPIO        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_SD_CLK          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_SD_CMD          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_SD_DATA[0]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_SD_DATA[1]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_SD_DATA[2]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_SD_DATA[3]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_SPIM_CLK        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_SPIM_MISO       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_SPIM_MOSI       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_SPIM_SS         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_UART_RX         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_UART_TX         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_USB_CLKOUT      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_USB_DATA[0]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_USB_DATA[1]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_USB_DATA[2]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_USB_DATA[3]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_USB_DATA[4]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_USB_DATA[5]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_USB_DATA[6]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_USB_DATA[7]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_USB_DIR         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_USB_NXT         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; system10_pwm   ;              ; HPS_USB_STP         ; 3.3-V LVTTL                     ; QSF Assignment ;
+--------------+----------------+--------------+---------------------+---------------------------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4403 ) ; 0.00 % ( 0 / 4403 )        ; 0.00 % ( 0 / 4403 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4403 ) ; 0.00 % ( 0 / 4403 )        ; 0.00 % ( 0 / 4403 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4226 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 168 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 9 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/myDevices/system10_pwm/system10_pwm.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,196 / 41,910        ; 3 %   ;
; ALMs needed [=A-B+C]                                        ; 1,196                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,452 / 41,910        ; 3 %   ;
;         [a] ALMs used for LUT logic and registers           ; 550                   ;       ;
;         [b] ALMs used for LUT logic                         ; 539                   ;       ;
;         [c] ALMs used for registers                         ; 363                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 267 / 41,910          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 11 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 10                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 195 / 4,191           ; 5 %   ;
;     -- Logic LABs                                           ; 195                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 1,862                 ;       ;
;     -- 7 input functions                                    ; 13                    ;       ;
;     -- 6 input functions                                    ; 396                   ;       ;
;     -- 5 input functions                                    ; 429                   ;       ;
;     -- 4 input functions                                    ; 357                   ;       ;
;     -- <=3 input functions                                  ; 667                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 301                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 1,966                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 1,825 / 83,820        ; 2 %   ;
;         -- Secondary logic registers                        ; 141 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 1,843                 ;       ;
;         -- Routing optimization registers                   ; 123                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 145 / 314             ; 46 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 20 / 553              ; 4 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 119,104 / 5,662,720   ; 2 %   ;
; Total block memory implementation bits                      ; 204,800 / 5,662,720   ; 4 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 3 / 112               ; 3 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 1                     ;       ;
;     -- Global clocks                                        ; 1 / 16                ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 1.3% / 1.4% / 1.1%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 21.8% / 24.1% / 18.1% ;       ;
; Maximum fan-out                                             ; 1866                  ;       ;
; Highest non-global fan-out                                  ; 1379                  ;       ;
; Total fan-out                                               ; 16521                 ;       ;
; Average fan-out                                             ; 3.63                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                 ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1145 / 41910 ( 3 % )  ; 52 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1145                  ; 52                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1380 / 41910 ( 3 % )  ; 72 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 531                   ; 19                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 506                   ; 33                   ; 0                              ;
;         [c] ALMs used for registers                         ; 343                   ; 20                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 246 / 41910 ( < 1 % ) ; 20 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 11 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 10                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 187 / 4191 ( 4 % )    ; 13 / 4191 ( < 1 % )  ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 187                   ; 13                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 1771                  ; 91                   ; 0                              ;
;     -- 7 input functions                                    ; 12                    ; 1                    ; 0                              ;
;     -- 6 input functions                                    ; 386                   ; 10                   ; 0                              ;
;     -- 5 input functions                                    ; 407                   ; 22                   ; 0                              ;
;     -- 4 input functions                                    ; 340                   ; 17                   ; 0                              ;
;     -- <=3 input functions                                  ; 626                   ; 41                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 285                   ; 16                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;
;         -- Primary logic registers                          ; 1748 / 83820 ( 2 % )  ; 77 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 135 / 83820 ( < 1 % ) ; 6 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;
;         -- Design implementation registers                  ; 1766                  ; 77                   ; 0                              ;
;         -- Routing optimization registers                   ; 117                   ; 6                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
;                                                             ;                       ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ;
; I/O pins                                                    ; 145                   ; 0                    ; 0                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                              ;
; Total block memory bits                                     ; 119104                ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 204800                ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 20 / 553 ( 3 % )      ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 3 / 112 ( 2 % )       ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )                ;
;                                                             ;                       ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                                ;
;     -- Input Connections                                    ; 250                   ; 118                  ; 1                              ;
;     -- Registered Input Connections                         ; 50                    ; 91                   ; 0                              ;
;     -- Output Connections                                   ; 99                    ; 104                  ; 166                            ;
;     -- Registered Output Connections                        ; 3                     ; 104                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;
;     -- Total Connections                                    ; 16116                 ; 711                  ; 175                            ;
;     -- Registered Connections                               ; 8106                  ; 515                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                                ;
;     -- Top                                                  ; 190                   ; 107                  ; 52                             ;
;     -- sld_hub:auto_hub                                     ; 107                   ; 0                    ; 115                            ;
;     -- hard_block:auto_generated_inst                       ; 52                    ; 115                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;
;     -- Input Ports                                          ; 38                    ; 37                   ; 4                              ;
;     -- Output Ports                                         ; 43                    ; 54                   ; 9                              ;
;     -- Bidir Ports                                          ; 95                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 21                   ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 1                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 28                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 25                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 30                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 43                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_SDO      ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 12                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50 ; V11   ; 3B       ; 32           ; 0            ; 0            ; 1866                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50 ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50 ; E11   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_TX_INT  ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]       ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; W24   ; 5B       ; 89           ; 25           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; W20   ; 5B       ; 89           ; 23           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST    ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCK       ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SDI       ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK   ; AG5   ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE    ; AD19  ; 4A       ; 66           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]  ; AD12  ; 3B       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10] ; AE9   ; 3B       ; 26           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11] ; AB4   ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12] ; AE7   ; 3B       ; 28           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13] ; AF6   ; 3B       ; 32           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14] ; AF8   ; 3B       ; 28           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15] ; AF5   ; 3B       ; 32           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16] ; AE4   ; 3B       ; 26           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17] ; AH2   ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18] ; AH4   ; 3B       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19] ; AH5   ; 3B       ; 40           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]  ; AE12  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20] ; AH6   ; 3B       ; 40           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21] ; AG6   ; 3B       ; 34           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22] ; AF9   ; 3B       ; 30           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23] ; AE8   ; 3B       ; 30           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]  ; W8    ; 3A       ; 2            ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]  ; Y8    ; 3A       ; 2            ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]  ; AD11  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]  ; AD10  ; 3B       ; 26           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]  ; AE11  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]  ; Y5    ; 3A       ; 2            ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]  ; AF10  ; 3B       ; 34           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]  ; Y4    ; 3A       ; 2            ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS    ; T8    ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS    ; V13   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]        ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]        ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]        ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]        ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]        ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]        ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]        ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]        ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ARDUINO_IO[0]   ; AG13  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[10]  ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[11]  ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[12]  ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[13]  ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[14]  ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[15]  ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[1]   ; AF13  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[2]   ; AG10  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[3]   ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[4]   ; U14   ; 4A       ; 52           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[5]   ; U13   ; 4A       ; 52           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[6]   ; AG8   ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[7]   ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[8]   ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_IO[9]   ; AE15  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; ARDUINO_RESET_N ; AH7   ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[0]       ; V12   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[10]      ; AD5   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[11]      ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[12]      ; AE23  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[13]      ; AE6   ; 3A       ; 8            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[14]      ; AD23  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[15]      ; AE24  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[16]      ; D12   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[17]      ; AD20  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[18]      ; C12   ; 8A       ; 40           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[19]      ; AD17  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[1]       ; E8    ; 8A       ; 38           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[20]      ; AC23  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[21]      ; AC22  ; 4A       ; 84           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[22]      ; Y19   ; 5A       ; 89           ; 4            ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[23]      ; AB23  ; 5A       ; 89           ; 8            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[24]      ; AA19  ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[25]      ; W11   ; 3B       ; 32           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[26]      ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[27]      ; W14   ; 4A       ; 60           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[28]      ; Y18   ; 5A       ; 89           ; 6            ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[29]      ; Y17   ; 5A       ; 89           ; 6            ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[2]       ; W12   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[30]      ; AB25  ; 5B       ; 89           ; 25           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[31]      ; AB26  ; 5B       ; 89           ; 23           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[32]      ; Y11   ; 3A       ; 8            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[33]      ; AA26  ; 5B       ; 89           ; 23           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[34]      ; AA13  ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[35]      ; AA11  ; 3A       ; 8            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[3]       ; D11   ; 8A       ; 32           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[4]       ; D8    ; 8A       ; 38           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[5]       ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[6]       ; AF7   ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[7]       ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[8]       ; AF4   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[9]       ; AH3   ; 3B       ; 36           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[0]       ; Y15   ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[10]      ; AG25  ; 4A       ; 86           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[11]      ; AH26  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[12]      ; AH24  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[13]      ; AF25  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[14]      ; AG23  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[15]      ; AF23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[16]      ; AG24  ; 4A       ; 80           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[17]      ; AH22  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[18]      ; AH21  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[19]      ; AG21  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[1]       ; AC24  ; 5A       ; 89           ; 8            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[20]      ; AH23  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[21]      ; AA20  ; 5A       ; 89           ; 4            ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[22]      ; AF22  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[23]      ; AE22  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[24]      ; AG20  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[25]      ; AF21  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[26]      ; AG19  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[27]      ; AH19  ; 4A       ; 70           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[28]      ; AG18  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[29]      ; AH18  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[2]       ; AA15  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[30]      ; AF18  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[31]      ; AF20  ; 4A       ; 72           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[32]      ; AG15  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[33]      ; AE20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[34]      ; AE19  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[35]      ; AE17  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[3]       ; AD26  ; 5A       ; 89           ; 6            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[4]       ; AG28  ; 4A       ; 86           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[5]       ; AF28  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[6]       ; AE25  ; 5A       ; 89           ; 6            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[7]       ; AF27  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[8]       ; AG26  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[9]       ; AH27  ; 4A       ; 86           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; HDMI_I2C_SCL    ; U10   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; HDMI_I2C_SDA    ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; HDMI_I2S        ; T13   ; 3B       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; HDMI_LRCLK      ; T11   ; 3B       ; 28           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; HDMI_MCLK       ; U11   ; 3B       ; 28           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; HDMI_SCLK       ; T12   ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 68 / 68 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 6 / 6 ( 100 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; HDMI_I2C_SDA                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; GPIO_0[35]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; GPIO_0[34]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; GPIO_1[2]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; GPIO_1[21]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 253        ; 5B             ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; ADC_SDI                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 220        ; 5A             ; GPIO_1[1]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; ADC_SDO                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; GPIO_1[3]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; ARDUINO_IO[9]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; GPIO_1[35]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; GPIO_1[34]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; GPIO_1[33]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; GPIO_1[23]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 197        ; 4A             ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; GPIO_1[6]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 115        ; 3B             ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; HDMI_TX_INT                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; ARDUINO_IO[1]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; ARDUINO_IO[10]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; ARDUINO_IO[8]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF18     ; 166        ; 4A             ; GPIO_1[30]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; GPIO_1[31]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; GPIO_1[25]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 183        ; 4A             ; GPIO_1[22]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; GPIO_1[15]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; GPIO_1[13]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; GPIO_1[7]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF28     ; 209        ; 4A             ; GPIO_1[5]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; ARDUINO_IO[6]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG9      ; 139        ; 4A             ; ARDUINO_IO[3]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG10     ; 142        ; 4A             ; ARDUINO_IO[2]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; ARDUINO_IO[15]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; ARDUINO_IO[0]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; GPIO_1[32]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 149        ; 4A             ; ARDUINO_IO[11]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; GPIO_1[28]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; GPIO_1[26]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 177        ; 4A             ; GPIO_1[24]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 182        ; 4A             ; GPIO_1[19]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; GPIO_1[14]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ; 195        ; 4A             ; GPIO_1[16]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 205        ; 4A             ; GPIO_1[10]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 198        ; 4A             ; GPIO_1[8]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; GPIO_1[4]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; ARDUINO_RESET_N                 ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 137        ; 4A             ; ARDUINO_IO[7]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 140        ; 4A             ; ARDUINO_IO[14]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; ARDUINO_IO[12]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH12     ; 150        ; 4A             ; ARDUINO_IO[13]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 153        ; 4A             ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; GPIO_1[29]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; GPIO_1[27]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; GPIO_1[18]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH22     ; 188        ; 4A             ; GPIO_1[17]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 190        ; 4A             ; GPIO_1[20]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 193        ; 4A             ; GPIO_1[12]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; GPIO_1[11]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 204        ; 4A             ; GPIO_1[9]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ;            ;                ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; HDMI_LRCLK                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; HDMI_SCLK                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; HDMI_I2S                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; HDMI_I2C_SCL                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; HDMI_MCLK                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; ARDUINO_IO[5]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U14      ; 138        ; 4A             ; ARDUINO_IO[4]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; ADC_SCK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 112        ; 3B             ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 128        ; 3B             ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; GPIO_1[0]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 5A             ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------+
; I/O Assignment Warnings                                ;
+-----------------+--------------------------------------+
; Pin Name        ; Reason                               ;
+-----------------+--------------------------------------+
; ADC_CONVST      ; Missing drive strength and slew rate ;
; ADC_SCK         ; Missing drive strength and slew rate ;
; ADC_SDI         ; Missing drive strength and slew rate ;
; HDMI_TX_CLK     ; Missing drive strength and slew rate ;
; HDMI_TX_DE      ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[10]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[11]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[12]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[13]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[14]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[15]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[16]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[17]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[18]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[19]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[20]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[21]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[22]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[23]   ; Missing drive strength and slew rate ;
; HDMI_TX_HS      ; Missing drive strength and slew rate ;
; HDMI_TX_VS      ; Missing drive strength and slew rate ;
; LED[0]          ; Missing drive strength and slew rate ;
; LED[1]          ; Missing drive strength and slew rate ;
; LED[2]          ; Missing drive strength and slew rate ;
; LED[3]          ; Missing drive strength and slew rate ;
; LED[4]          ; Missing drive strength and slew rate ;
; LED[5]          ; Missing drive strength and slew rate ;
; LED[6]          ; Missing drive strength and slew rate ;
; LED[7]          ; Missing drive strength and slew rate ;
; ARDUINO_IO[0]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[1]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[2]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[3]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[4]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[5]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[6]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[7]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[8]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[9]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[10]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[11]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[12]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[13]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[14]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[15]  ; Missing drive strength and slew rate ;
; ARDUINO_RESET_N ; Missing drive strength and slew rate ;
; HDMI_I2C_SCL    ; Missing drive strength and slew rate ;
; HDMI_I2C_SDA    ; Missing drive strength and slew rate ;
; HDMI_I2S        ; Missing drive strength and slew rate ;
; HDMI_LRCLK      ; Missing drive strength and slew rate ;
; HDMI_MCLK       ; Missing drive strength and slew rate ;
; HDMI_SCLK       ; Missing drive strength and slew rate ;
; GPIO_0[0]       ; Missing drive strength and slew rate ;
; GPIO_0[1]       ; Missing drive strength and slew rate ;
; GPIO_0[2]       ; Missing drive strength and slew rate ;
; GPIO_0[3]       ; Missing drive strength and slew rate ;
; GPIO_0[4]       ; Missing drive strength and slew rate ;
; GPIO_0[5]       ; Missing drive strength and slew rate ;
; GPIO_0[6]       ; Missing drive strength and slew rate ;
; GPIO_0[7]       ; Missing drive strength and slew rate ;
; GPIO_0[8]       ; Missing drive strength and slew rate ;
; GPIO_0[9]       ; Missing drive strength and slew rate ;
; GPIO_0[10]      ; Missing drive strength and slew rate ;
; GPIO_0[11]      ; Missing drive strength and slew rate ;
; GPIO_0[12]      ; Missing drive strength and slew rate ;
; GPIO_0[13]      ; Missing drive strength and slew rate ;
; GPIO_0[14]      ; Missing drive strength and slew rate ;
; GPIO_0[15]      ; Missing drive strength and slew rate ;
; GPIO_0[16]      ; Missing drive strength and slew rate ;
; GPIO_0[17]      ; Missing drive strength and slew rate ;
; GPIO_0[18]      ; Missing drive strength and slew rate ;
; GPIO_0[19]      ; Missing drive strength and slew rate ;
; GPIO_0[20]      ; Missing drive strength and slew rate ;
; GPIO_0[21]      ; Missing drive strength and slew rate ;
; GPIO_0[22]      ; Missing drive strength and slew rate ;
; GPIO_0[23]      ; Missing drive strength and slew rate ;
; GPIO_0[24]      ; Missing drive strength and slew rate ;
; GPIO_0[25]      ; Missing drive strength and slew rate ;
; GPIO_0[26]      ; Missing drive strength and slew rate ;
; GPIO_0[27]      ; Missing drive strength and slew rate ;
; GPIO_0[28]      ; Missing drive strength and slew rate ;
; GPIO_0[29]      ; Missing drive strength and slew rate ;
; GPIO_0[30]      ; Missing drive strength and slew rate ;
; GPIO_0[31]      ; Missing drive strength and slew rate ;
; GPIO_0[32]      ; Missing drive strength and slew rate ;
; GPIO_0[33]      ; Missing drive strength and slew rate ;
; GPIO_0[34]      ; Missing drive strength and slew rate ;
; GPIO_0[35]      ; Missing drive strength and slew rate ;
; GPIO_1[0]       ; Missing drive strength and slew rate ;
; GPIO_1[1]       ; Missing drive strength and slew rate ;
; GPIO_1[2]       ; Missing drive strength and slew rate ;
; GPIO_1[3]       ; Missing drive strength and slew rate ;
; GPIO_1[4]       ; Missing drive strength and slew rate ;
; GPIO_1[5]       ; Missing drive strength and slew rate ;
; GPIO_1[6]       ; Missing drive strength and slew rate ;
; GPIO_1[7]       ; Missing drive strength and slew rate ;
; GPIO_1[8]       ; Missing drive strength and slew rate ;
; GPIO_1[9]       ; Missing drive strength and slew rate ;
; GPIO_1[10]      ; Missing drive strength and slew rate ;
; GPIO_1[11]      ; Missing drive strength and slew rate ;
; GPIO_1[12]      ; Missing drive strength and slew rate ;
; GPIO_1[13]      ; Missing drive strength and slew rate ;
; GPIO_1[14]      ; Missing drive strength and slew rate ;
; GPIO_1[15]      ; Missing drive strength and slew rate ;
; GPIO_1[16]      ; Missing drive strength and slew rate ;
; GPIO_1[17]      ; Missing drive strength and slew rate ;
; GPIO_1[18]      ; Missing drive strength and slew rate ;
; GPIO_1[19]      ; Missing drive strength and slew rate ;
; GPIO_1[20]      ; Missing drive strength and slew rate ;
; GPIO_1[21]      ; Missing drive strength and slew rate ;
; GPIO_1[22]      ; Missing drive strength and slew rate ;
; GPIO_1[23]      ; Missing drive strength and slew rate ;
; GPIO_1[24]      ; Missing drive strength and slew rate ;
; GPIO_1[25]      ; Missing drive strength and slew rate ;
; GPIO_1[26]      ; Missing drive strength and slew rate ;
; GPIO_1[27]      ; Missing drive strength and slew rate ;
; GPIO_1[28]      ; Missing drive strength and slew rate ;
; GPIO_1[29]      ; Missing drive strength and slew rate ;
; GPIO_1[30]      ; Missing drive strength and slew rate ;
; GPIO_1[31]      ; Missing drive strength and slew rate ;
; GPIO_1[32]      ; Missing drive strength and slew rate ;
; GPIO_1[33]      ; Missing drive strength and slew rate ;
; GPIO_1[34]      ; Missing drive strength and slew rate ;
; GPIO_1[35]      ; Missing drive strength and slew rate ;
+-----------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |system10_pwm                                                                                                                           ; 1196.0 (0.5)         ; 1451.0 (0.5)                     ; 265.0 (0.0)                                       ; 10.0 (0.0)                       ; 0.0 (0.0)            ; 1862 (1)            ; 1966 (0)                  ; 0 (0)         ; 119104            ; 20    ; 3          ; 145  ; 0            ; |system10_pwm                                                                                                                                                                                                                                                                                                                                            ; system10_pwm                            ; work         ;
;    |adc_pwm:adc|                                                                                                                        ; 1144.0 (0.0)         ; 1379.0 (0.0)                     ; 245.0 (0.0)                                       ; 10.0 (0.0)                       ; 0.0 (0.0)            ; 1770 (0)            ; 1883 (0)                  ; 0 (0)         ; 119104            ; 20    ; 3          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc                                                                                                                                                                                                                                                                                                                                ; adc_pwm                                 ; adc_pwm      ;
;       |adc_ltc2308_fifo:adc|                                                                                                            ; 85.3 (20.0)          ; 124.5 (28.8)                     ; 39.2 (8.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 149 (36)            ; 228 (50)                  ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_ltc2308_fifo:adc                                                                                                                                                                                                                                                                                                           ; adc_ltc2308_fifo                        ; adc_pwm      ;
;          |adc_data_fifo:adc_data_fifo_inst|                                                                                             ; 32.9 (0.0)           ; 56.3 (0.0)                       ; 23.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 130 (0)                   ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst                                                                                                                                                                                                                                                                          ; adc_data_fifo                           ; adc_pwm      ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 32.9 (0.0)           ; 56.3 (0.0)                       ; 23.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 130 (0)                   ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                  ; dcfifo                                  ; work         ;
;                |dcfifo_s7q1:auto_generated|                                                                                             ; 32.9 (4.3)           ; 56.3 (17.2)                      ; 23.4 (12.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (5)              ; 130 (40)                  ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated                                                                                                                                                                                                                       ; dcfifo_s7q1                             ; work         ;
;                   |a_graycounter_ldc:wrptr_g1p|                                                                                         ; 9.1 (9.1)            ; 9.1 (9.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                                                                                                                                                           ; a_graycounter_ldc                       ; work         ;
;                   |a_graycounter_pv6:rdptr_g1p|                                                                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                                                                                                                                                           ; a_graycounter_pv6                       ; work         ;
;                   |alt_synch_pipe_apl:rs_dgwp|                                                                                          ; 1.8 (0.0)            ; 7.9 (0.0)                        ; 6.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                            ; alt_synch_pipe_apl                      ; work         ;
;                      |dffpipe_re9:dffpipe12|                                                                                            ; 1.8 (1.8)            ; 7.9 (7.9)                        ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12                                                                                                                                                                      ; dffpipe_re9                             ; work         ;
;                   |alt_synch_pipe_bpl:ws_dgrp|                                                                                          ; 1.6 (0.0)            ; 7.1 (0.0)                        ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                            ; alt_synch_pipe_bpl                      ; work         ;
;                      |dffpipe_se9:dffpipe15|                                                                                            ; 1.6 (1.6)            ; 7.1 (7.1)                        ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15                                                                                                                                                                      ; dffpipe_se9                             ; work         ;
;                   |altsyncram_91b1:fifo_ram|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram                                                                                                                                                                                              ; altsyncram_91b1                         ; work         ;
;                   |cmpr_b06:rdempty_eq_comp|                                                                                            ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:rdempty_eq_comp                                                                                                                                                                                              ; cmpr_b06                                ; work         ;
;                   |cmpr_b06:wrfull_eq_comp|                                                                                             ; 2.3 (2.3)            ; 2.4 (2.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:wrfull_eq_comp                                                                                                                                                                                               ; cmpr_b06                                ; work         ;
;          |adc_ltc2308:adc_ltc2308_inst|                                                                                                 ; 32.3 (32.3)          ; 39.3 (39.3)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst                                                                                                                                                                                                                                                                              ; adc_ltc2308                             ; adc_pwm      ;
;       |adc_pwm_LEDs:leds|                                                                                                               ; 4.1 (4.1)            ; 6.6 (6.6)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_LEDs:leds                                                                                                                                                                                                                                                                                                              ; adc_pwm_LEDs                            ; adc_pwm      ;
;       |adc_pwm_cpu:cpu|                                                                                                                 ; 937.7 (0.0)          ; 1107.3 (0.0)                     ; 179.6 (0.0)                                       ; 10.0 (0.0)                       ; 0.0 (0.0)            ; 1335 (0)            ; 1517 (0)                  ; 0 (0)         ; 61760             ; 13    ; 3          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu                                                                                                                                                                                                                                                                                                                ; adc_pwm_cpu                             ; adc_pwm      ;
;          |adc_pwm_cpu_cpu:cpu|                                                                                                          ; 937.7 (811.5)        ; 1107.3 (942.2)                   ; 179.6 (140.2)                                     ; 10.0 (9.5)                       ; 0.0 (0.0)            ; 1335 (1166)         ; 1517 (1244)               ; 0 (0)         ; 61760             ; 13    ; 3          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu                                                                                                                                                                                                                                                                                            ; adc_pwm_cpu_cpu                         ; adc_pwm      ;
;             |adc_pwm_cpu_cpu_bht_module:adc_pwm_cpu_cpu_bht|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_bht_module:adc_pwm_cpu_cpu_bht                                                                                                                                                                                                                                             ; adc_pwm_cpu_cpu_bht_module              ; adc_pwm      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_bht_module:adc_pwm_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                              ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_bht_module:adc_pwm_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                    ; altsyncram_pdj1                         ; work         ;
;             |adc_pwm_cpu_cpu_dc_data_module:adc_pwm_cpu_cpu_dc_data|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_dc_data_module:adc_pwm_cpu_cpu_dc_data                                                                                                                                                                                                                                     ; adc_pwm_cpu_cpu_dc_data_module          ; adc_pwm      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_dc_data_module:adc_pwm_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                              ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_dc_data_module:adc_pwm_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                            ; altsyncram_4kl1                         ; work         ;
;             |adc_pwm_cpu_cpu_dc_tag_module:adc_pwm_cpu_cpu_dc_tag|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 320               ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_dc_tag_module:adc_pwm_cpu_cpu_dc_tag                                                                                                                                                                                                                                       ; adc_pwm_cpu_cpu_dc_tag_module           ; adc_pwm      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 320               ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_dc_tag_module:adc_pwm_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                             ; altsyncram                              ; work         ;
;                   |altsyncram_bmi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 320               ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_dc_tag_module:adc_pwm_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_bmi1:auto_generated                                                                                                                                                                              ; altsyncram_bmi1                         ; work         ;
;             |adc_pwm_cpu_cpu_dc_victim_module:adc_pwm_cpu_cpu_dc_victim|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_dc_victim_module:adc_pwm_cpu_cpu_dc_victim                                                                                                                                                                                                                                 ; adc_pwm_cpu_cpu_dc_victim_module        ; adc_pwm      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_dc_victim_module:adc_pwm_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                              ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_dc_victim_module:adc_pwm_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                        ; altsyncram_baj1                         ; work         ;
;             |adc_pwm_cpu_cpu_ic_data_module:adc_pwm_cpu_cpu_ic_data|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_ic_data_module:adc_pwm_cpu_cpu_ic_data                                                                                                                                                                                                                                     ; adc_pwm_cpu_cpu_ic_data_module          ; adc_pwm      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_ic_data_module:adc_pwm_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                              ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_ic_data_module:adc_pwm_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                            ; altsyncram_spj1                         ; work         ;
;             |adc_pwm_cpu_cpu_ic_tag_module:adc_pwm_cpu_cpu_ic_tag|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_ic_tag_module:adc_pwm_cpu_cpu_ic_tag                                                                                                                                                                                                                                       ; adc_pwm_cpu_cpu_ic_tag_module           ; adc_pwm      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_ic_tag_module:adc_pwm_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                             ; altsyncram                              ; work         ;
;                   |altsyncram_hgj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_ic_tag_module:adc_pwm_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_hgj1:auto_generated                                                                                                                                                                              ; altsyncram_hgj1                         ; work         ;
;             |adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell                                                                                                                                                                                                                                    ; adc_pwm_cpu_cpu_mult_cell               ; adc_pwm      ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                 ; altera_mult_add                         ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                             ; altera_mult_add_37p2                    ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                    ; altera_mult_add_rtl                     ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                           ; ama_multiplier_function                 ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                 ; altera_mult_add                         ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                             ; altera_mult_add_37p2                    ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                    ; altera_mult_add_rtl                     ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                           ; ama_multiplier_function                 ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                 ; altera_mult_add                         ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                             ; altera_mult_add_37p2                    ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                    ; altera_mult_add_rtl                     ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                           ; ama_multiplier_function                 ; work         ;
;             |adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|                                                                   ; 126.2 (29.2)         ; 165.1 (31.0)                     ; 39.4 (1.8)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 169 (8)             ; 273 (80)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci                                                                                                                                                                                                                                    ; adc_pwm_cpu_cpu_nios2_oci               ; adc_pwm      ;
;                |adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|                                            ; 36.6 (0.0)           ; 59.8 (0.0)                       ; 23.7 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper                                                                                                                                                        ; adc_pwm_cpu_cpu_debug_slave_wrapper     ; adc_pwm      ;
;                   |adc_pwm_cpu_cpu_debug_slave_sysclk:the_adc_pwm_cpu_cpu_debug_slave_sysclk|                                           ; 4.2 (3.7)            ; 24.2 (22.7)                      ; 20.0 (19.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_sysclk:the_adc_pwm_cpu_cpu_debug_slave_sysclk                                                                              ; adc_pwm_cpu_cpu_debug_slave_sysclk      ; adc_pwm      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_sysclk:the_adc_pwm_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                         ; altera_std_synchronizer                 ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_sysclk:the_adc_pwm_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                         ; altera_std_synchronizer                 ; work         ;
;                   |adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|                                                 ; 30.8 (30.3)          ; 34.0 (32.7)                      ; 3.7 (2.9)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 54 (54)             ; 48 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck                                                                                    ; adc_pwm_cpu_cpu_debug_slave_tck         ; adc_pwm      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                               ; altera_std_synchronizer                 ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                               ; altera_std_synchronizer                 ; work         ;
;                   |sld_virtual_jtag_basic:adc_pwm_cpu_cpu_debug_slave_phy|                                                              ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:adc_pwm_cpu_cpu_debug_slave_phy                                                                                                 ; sld_virtual_jtag_basic                  ; work         ;
;                |adc_pwm_cpu_cpu_nios2_avalon_reg:the_adc_pwm_cpu_cpu_nios2_avalon_reg|                                                  ; 3.7 (3.7)            ; 4.2 (4.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_avalon_reg:the_adc_pwm_cpu_cpu_nios2_avalon_reg                                                                                                                                                              ; adc_pwm_cpu_cpu_nios2_avalon_reg        ; adc_pwm      ;
;                |adc_pwm_cpu_cpu_nios2_oci_break:the_adc_pwm_cpu_cpu_nios2_oci_break|                                                    ; 0.7 (0.7)            ; 16.3 (16.3)                      ; 15.7 (15.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_oci_break:the_adc_pwm_cpu_cpu_nios2_oci_break                                                                                                                                                                ; adc_pwm_cpu_cpu_nios2_oci_break         ; adc_pwm      ;
;                |adc_pwm_cpu_cpu_nios2_oci_debug:the_adc_pwm_cpu_cpu_nios2_oci_debug|                                                    ; 4.7 (4.3)            ; 4.8 (4.3)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_oci_debug:the_adc_pwm_cpu_cpu_nios2_oci_debug                                                                                                                                                                ; adc_pwm_cpu_cpu_nios2_oci_debug         ; adc_pwm      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_oci_debug:the_adc_pwm_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                            ; altera_std_synchronizer                 ; work         ;
;                |adc_pwm_cpu_cpu_nios2_ocimem:the_adc_pwm_cpu_cpu_nios2_ocimem|                                                          ; 49.0 (49.0)          ; 49.0 (49.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (82)             ; 53 (53)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_ocimem:the_adc_pwm_cpu_cpu_nios2_ocimem                                                                                                                                                                      ; adc_pwm_cpu_cpu_nios2_ocimem            ; adc_pwm      ;
;                   |adc_pwm_cpu_cpu_ociram_sp_ram_module:adc_pwm_cpu_cpu_ociram_sp_ram|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_ocimem:the_adc_pwm_cpu_cpu_nios2_ocimem|adc_pwm_cpu_cpu_ociram_sp_ram_module:adc_pwm_cpu_cpu_ociram_sp_ram                                                                                                   ; adc_pwm_cpu_cpu_ociram_sp_ram_module    ; adc_pwm      ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_ocimem:the_adc_pwm_cpu_cpu_nios2_ocimem|adc_pwm_cpu_cpu_ociram_sp_ram_module:adc_pwm_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; altsyncram                              ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_ocimem:the_adc_pwm_cpu_cpu_nios2_ocimem|adc_pwm_cpu_cpu_ociram_sp_ram_module:adc_pwm_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                                          ; altsyncram_qid1                         ; work         ;
;             |adc_pwm_cpu_cpu_register_bank_a_module:adc_pwm_cpu_cpu_register_bank_a|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_register_bank_a_module:adc_pwm_cpu_cpu_register_bank_a                                                                                                                                                                                                                     ; adc_pwm_cpu_cpu_register_bank_a_module  ; adc_pwm      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_register_bank_a_module:adc_pwm_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                              ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_register_bank_a_module:adc_pwm_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                            ; altsyncram_voi1                         ; work         ;
;             |adc_pwm_cpu_cpu_register_bank_b_module:adc_pwm_cpu_cpu_register_bank_b|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_register_bank_b_module:adc_pwm_cpu_cpu_register_bank_b                                                                                                                                                                                                                     ; adc_pwm_cpu_cpu_register_bank_b_module  ; adc_pwm      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_register_bank_b_module:adc_pwm_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                              ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_register_bank_b_module:adc_pwm_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                            ; altsyncram_voi1                         ; work         ;
;       |adc_pwm_mm_interconnect_0:mm_interconnect_0|                                                                                     ; 113.0 (0.0)          ; 131.7 (0.0)                      ; 18.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 266 (0)             ; 114 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                    ; adc_pwm_mm_interconnect_0               ; adc_pwm      ;
;          |adc_pwm_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                ; 5.2 (5.2)            ; 6.7 (6.7)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|adc_pwm_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; adc_pwm_mm_interconnect_0_cmd_demux     ; adc_pwm      ;
;          |adc_pwm_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                        ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|adc_pwm_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                              ; adc_pwm_mm_interconnect_0_cmd_demux_001 ; adc_pwm      ;
;          |adc_pwm_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                    ; 16.5 (14.2)          ; 17.3 (15.4)                      ; 0.8 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (48)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|adc_pwm_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; adc_pwm_mm_interconnect_0_cmd_mux       ; adc_pwm      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|adc_pwm_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                ; adc_pwm      ;
;          |adc_pwm_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                ; 24.5 (22.5)          ; 25.7 (23.3)                      ; 1.2 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (48)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|adc_pwm_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                      ; adc_pwm_mm_interconnect_0_cmd_mux       ; adc_pwm      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|adc_pwm_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                ; adc_pwm      ;
;          |adc_pwm_mm_interconnect_0_router:router|                                                                                      ; 2.7 (2.7)            ; 3.3 (3.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|adc_pwm_mm_interconnect_0_router:router                                                                                                                                                                                                                                            ; adc_pwm_mm_interconnect_0_router        ; adc_pwm      ;
;          |adc_pwm_mm_interconnect_0_router_001:router_001|                                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|adc_pwm_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                    ; adc_pwm_mm_interconnect_0_router_001    ; adc_pwm      ;
;          |adc_pwm_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|adc_pwm_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; adc_pwm_mm_interconnect_0_rsp_demux     ; adc_pwm      ;
;          |adc_pwm_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|adc_pwm_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                  ; adc_pwm_mm_interconnect_0_rsp_demux     ; adc_pwm      ;
;          |adc_pwm_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                    ; 13.2 (13.2)          ; 13.6 (13.6)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|adc_pwm_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; adc_pwm_mm_interconnect_0_rsp_mux       ; adc_pwm      ;
;          |adc_pwm_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                            ; 8.4 (8.4)            ; 8.7 (8.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|adc_pwm_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                  ; adc_pwm_mm_interconnect_0_rsp_mux_001   ; adc_pwm      ;
;          |altera_avalon_sc_fifo:adc_slave_agent_rsp_fifo|                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_slave_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                   ; adc_pwm      ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 4.4 (4.4)            ; 4.7 (4.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                   ; adc_pwm      ;
;          |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                                 ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                   ; adc_pwm      ;
;          |altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|                                                                           ; 3.9 (3.9)            ; 3.9 (3.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                   ; adc_pwm      ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                   ; altera_merlin_master_agent              ; adc_pwm      ;
;          |altera_merlin_slave_agent:adc_slave_agent|                                                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_slave_agent                                                                                                                                                                                                                                          ; altera_merlin_slave_agent               ; adc_pwm      ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent               ; adc_pwm      ;
;          |altera_merlin_slave_agent:onchip_mem_s1_agent|                                                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent               ; adc_pwm      ;
;          |altera_merlin_slave_translator:adc_slave_translator|                                                                          ; 4.8 (4.8)            ; 8.4 (8.4)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_slave_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator          ; adc_pwm      ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1.9 (1.9)            ; 11.3 (11.3)                      ; 9.4 (9.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator          ; adc_pwm      ;
;          |altera_merlin_slave_translator:leds_s1_translator|                                                                            ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator          ; adc_pwm      ;
;          |altera_merlin_slave_translator:onchip_mem_s1_translator|                                                                      ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator          ; adc_pwm      ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter           ; adc_pwm      ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 4.3 (4.3)            ; 5.3 (5.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                       ; altera_merlin_traffic_limiter           ; adc_pwm      ;
;       |adc_pwm_onchip_mem:onchip_mem|                                                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_onchip_mem:onchip_mem                                                                                                                                                                                                                                                                                                  ; adc_pwm_onchip_mem                      ; adc_pwm      ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                        ; altsyncram                              ; work         ;
;             |altsyncram_mpm1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|adc_pwm_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_mpm1:auto_generated                                                                                                                                                                                                                                         ; altsyncram_mpm1                         ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3.3 (3.2)            ; 8.3 (5.4)                        ; 4.9 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                         ; altera_reset_controller                 ; adc_pwm      ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.2 (0.2)            ; 1.3 (1.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                          ; altera_reset_synchronizer               ; adc_pwm      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|adc_pwm:adc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer               ; adc_pwm      ;
;    |sld_hub:auto_hub|                                                                                                                   ; 51.5 (0.5)           ; 71.5 (0.5)                       ; 20.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (1)              ; 83 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                 ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 51.0 (0.0)           ; 71.0 (0.0)                       ; 20.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 83 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input             ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 51.0 (0.0)           ; 71.0 (0.0)                       ; 20.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 83 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                             ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 51.0 (0.7)           ; 71.0 (2.7)                       ; 20.0 (2.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (1)              ; 83 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                 ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 50.3 (0.0)           ; 68.3 (0.0)                       ; 18.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric       ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 50.3 (31.3)          ; 68.3 (44.0)                      ; 18.0 (12.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (55)             ; 78 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                            ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 9.0 (9.0)            ; 11.3 (11.3)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                              ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.1 (10.1)          ; 13.0 (13.0)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system10_pwm|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                          ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                            ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name            ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; ADC_CONVST      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SCK         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDI         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK2_50    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_CLK     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[10]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[11]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[12]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[13]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[14]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[15]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[16]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[17]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[18]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[19]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[20]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[21]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[22]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[23]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_HS      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_INT     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_VS      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; KEY[1]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LED[0]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[6]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[0]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ARDUINO_IO[0]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[1]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[2]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[3]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[4]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[5]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[6]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[7]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[8]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[9]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[10]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[11]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[12]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[13]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[14]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[15]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_RESET_N ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SCL    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SDA    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2S        ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_LRCLK      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_MCLK       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_SCLK       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[0]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[0]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[1]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[2]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[3]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[4]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[5]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[6]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[7]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[8]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[9]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[10]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[11]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[12]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[13]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[14]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[15]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[16]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[17]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[18]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[19]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[20]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[21]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[22]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[23]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[24]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[25]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[26]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[27]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[28]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[29]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[30]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[31]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[32]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[33]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[34]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[35]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK1_50    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]          ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SDO         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                     ;
+--------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                  ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------+-------------------+---------+
; FPGA_CLK2_50                                                                         ;                   ;         ;
; FPGA_CLK3_50                                                                         ;                   ;         ;
; HDMI_TX_INT                                                                          ;                   ;         ;
; KEY[1]                                                                               ;                   ;         ;
; SW[0]                                                                                ;                   ;         ;
; SW[1]                                                                                ;                   ;         ;
; SW[2]                                                                                ;                   ;         ;
; SW[3]                                                                                ;                   ;         ;
; ARDUINO_IO[0]                                                                        ;                   ;         ;
; ARDUINO_IO[1]                                                                        ;                   ;         ;
; ARDUINO_IO[2]                                                                        ;                   ;         ;
; ARDUINO_IO[3]                                                                        ;                   ;         ;
; ARDUINO_IO[4]                                                                        ;                   ;         ;
; ARDUINO_IO[5]                                                                        ;                   ;         ;
; ARDUINO_IO[6]                                                                        ;                   ;         ;
; ARDUINO_IO[7]                                                                        ;                   ;         ;
; ARDUINO_IO[8]                                                                        ;                   ;         ;
; ARDUINO_IO[9]                                                                        ;                   ;         ;
; ARDUINO_IO[10]                                                                       ;                   ;         ;
; ARDUINO_IO[11]                                                                       ;                   ;         ;
; ARDUINO_IO[12]                                                                       ;                   ;         ;
; ARDUINO_IO[13]                                                                       ;                   ;         ;
; ARDUINO_IO[14]                                                                       ;                   ;         ;
; ARDUINO_IO[15]                                                                       ;                   ;         ;
; ARDUINO_RESET_N                                                                      ;                   ;         ;
; HDMI_I2C_SCL                                                                         ;                   ;         ;
; HDMI_I2C_SDA                                                                         ;                   ;         ;
; HDMI_I2S                                                                             ;                   ;         ;
; HDMI_LRCLK                                                                           ;                   ;         ;
; HDMI_MCLK                                                                            ;                   ;         ;
; HDMI_SCLK                                                                            ;                   ;         ;
; GPIO_0[0]                                                                            ;                   ;         ;
; GPIO_0[1]                                                                            ;                   ;         ;
; GPIO_0[2]                                                                            ;                   ;         ;
; GPIO_0[3]                                                                            ;                   ;         ;
; GPIO_0[4]                                                                            ;                   ;         ;
; GPIO_0[5]                                                                            ;                   ;         ;
; GPIO_0[6]                                                                            ;                   ;         ;
; GPIO_0[7]                                                                            ;                   ;         ;
; GPIO_0[8]                                                                            ;                   ;         ;
; GPIO_0[9]                                                                            ;                   ;         ;
; GPIO_0[10]                                                                           ;                   ;         ;
; GPIO_0[11]                                                                           ;                   ;         ;
; GPIO_0[12]                                                                           ;                   ;         ;
; GPIO_0[13]                                                                           ;                   ;         ;
; GPIO_0[14]                                                                           ;                   ;         ;
; GPIO_0[15]                                                                           ;                   ;         ;
; GPIO_0[16]                                                                           ;                   ;         ;
; GPIO_0[17]                                                                           ;                   ;         ;
; GPIO_0[18]                                                                           ;                   ;         ;
; GPIO_0[19]                                                                           ;                   ;         ;
; GPIO_0[20]                                                                           ;                   ;         ;
; GPIO_0[21]                                                                           ;                   ;         ;
; GPIO_0[22]                                                                           ;                   ;         ;
; GPIO_0[23]                                                                           ;                   ;         ;
; GPIO_0[24]                                                                           ;                   ;         ;
; GPIO_0[25]                                                                           ;                   ;         ;
; GPIO_0[26]                                                                           ;                   ;         ;
; GPIO_0[27]                                                                           ;                   ;         ;
; GPIO_0[28]                                                                           ;                   ;         ;
; GPIO_0[29]                                                                           ;                   ;         ;
; GPIO_0[30]                                                                           ;                   ;         ;
; GPIO_0[31]                                                                           ;                   ;         ;
; GPIO_0[32]                                                                           ;                   ;         ;
; GPIO_0[33]                                                                           ;                   ;         ;
; GPIO_0[34]                                                                           ;                   ;         ;
; GPIO_0[35]                                                                           ;                   ;         ;
; GPIO_1[0]                                                                            ;                   ;         ;
; GPIO_1[1]                                                                            ;                   ;         ;
; GPIO_1[2]                                                                            ;                   ;         ;
; GPIO_1[3]                                                                            ;                   ;         ;
; GPIO_1[4]                                                                            ;                   ;         ;
; GPIO_1[5]                                                                            ;                   ;         ;
; GPIO_1[6]                                                                            ;                   ;         ;
; GPIO_1[7]                                                                            ;                   ;         ;
; GPIO_1[8]                                                                            ;                   ;         ;
; GPIO_1[9]                                                                            ;                   ;         ;
; GPIO_1[10]                                                                           ;                   ;         ;
; GPIO_1[11]                                                                           ;                   ;         ;
; GPIO_1[12]                                                                           ;                   ;         ;
; GPIO_1[13]                                                                           ;                   ;         ;
; GPIO_1[14]                                                                           ;                   ;         ;
; GPIO_1[15]                                                                           ;                   ;         ;
; GPIO_1[16]                                                                           ;                   ;         ;
; GPIO_1[17]                                                                           ;                   ;         ;
; GPIO_1[18]                                                                           ;                   ;         ;
; GPIO_1[19]                                                                           ;                   ;         ;
; GPIO_1[20]                                                                           ;                   ;         ;
; GPIO_1[21]                                                                           ;                   ;         ;
; GPIO_1[22]                                                                           ;                   ;         ;
; GPIO_1[23]                                                                           ;                   ;         ;
; GPIO_1[24]                                                                           ;                   ;         ;
; GPIO_1[25]                                                                           ;                   ;         ;
; GPIO_1[26]                                                                           ;                   ;         ;
; GPIO_1[27]                                                                           ;                   ;         ;
; GPIO_1[28]                                                                           ;                   ;         ;
; GPIO_1[29]                                                                           ;                   ;         ;
; GPIO_1[30]                                                                           ;                   ;         ;
; GPIO_1[31]                                                                           ;                   ;         ;
; GPIO_1[32]                                                                           ;                   ;         ;
; GPIO_1[33]                                                                           ;                   ;         ;
; GPIO_1[34]                                                                           ;                   ;         ;
; GPIO_1[35]                                                                           ;                   ;         ;
; FPGA_CLK1_50                                                                         ;                   ;         ;
; KEY[0]                                                                               ;                   ;         ;
;      - adc_pwm:adc|altera_reset_controller:rst_controller|merged_reset~0             ; 0                 ; 0       ;
; ADC_SDO                                                                              ;                   ;         ;
;      - adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|read_data[0]~0  ; 0                 ; 0       ;
;      - adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|read_data[8]~1  ; 0                 ; 0       ;
;      - adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|read_data[1]~2  ; 0                 ; 0       ;
;      - adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|read_data[9]~3  ; 0                 ; 0       ;
;      - adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|read_data[2]~4  ; 0                 ; 0       ;
;      - adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|read_data[10]~5 ; 0                 ; 0       ;
;      - adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|read_data[3]~6  ; 0                 ; 0       ;
;      - adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|read_data[11]~7 ; 0                 ; 0       ;
;      - adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|read_data[4]~8  ; 0                 ; 0       ;
;      - adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|read_data[5]~9  ; 0                 ; 0       ;
;      - adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|read_data[6]~10 ; 0                 ; 0       ;
;      - adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|read_data[7]~11 ; 0                 ; 0       ;
+--------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location            ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                               ; PIN_V11             ; 1857    ; Clock                                              ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                         ; LABCELL_X7_Y2_N30   ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                         ; MLABCELL_X6_Y1_N18  ; 24      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|LessThan0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X9_Y3_N30   ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|clk_enable                                                                                                                                                                                                                                                                                   ; FF_X9_Y3_N17        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|reset_n~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X8_Y3_N54  ; 42      ; Async. clear, Clock                                ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|sdi_index[0]~1                                                                                                                                                                                                                                                                               ; LABCELL_X9_Y3_N27   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_reset_n~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X7_Y3_N51   ; 153     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|measure_count[11]~0                                                                                                                                                                                                                                                                                                       ; MLABCELL_X6_Y2_N51  ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|measure_fifo_ch[0]~0                                                                                                                                                                                                                                                                                                      ; LABCELL_X7_Y7_N27   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|measure_fifo_num[11]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X7_Y7_N36   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|slave_read_data~1                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y7_N6    ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_ltc2308_fifo:adc|slave_read_status~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X9_Y5_N45   ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_LEDs:leds|always0~2                                                                                                                                                                                                                                                                                                                    ; LABCELL_X9_Y7_N15   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X7_Y9_N6    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_rd_data_cnt[1]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X11_Y9_N3   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_rd_data_cnt[1]~1                                                                                                                                                                                                                                                                                      ; LABCELL_X11_Y9_N51  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_wr_data_cnt[3]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X10_Y9_N57  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                 ; FF_X13_Y11_N50      ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                        ; FF_X9_Y8_N10        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y9_N33  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_inst_result[28]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y7_N6   ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_inst_result[8]~1                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y7_N39  ; 9       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                                ; FF_X15_Y7_N41       ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                ; FF_X11_Y9_N56       ; 793     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                    ; LABCELL_X11_Y9_N15  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                             ; LABCELL_X19_Y6_N6   ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y12_N45 ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                        ; MLABCELL_X21_Y6_N51 ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                     ; FF_X22_Y6_N44       ; 49      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y6_N48  ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                    ; FF_X27_Y6_N41       ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                            ; MLABCELL_X21_Y6_N27 ; 44      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                ; FF_X24_Y11_N50      ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_src2[5]~1                                                                                                                                                                                                                                                                                                ; LABCELL_X23_Y7_N27  ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                            ; MLABCELL_X15_Y9_N18 ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|Equal313~0                                                                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y6_N45 ; 44      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y6_N42  ; 141     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y6_N51  ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                               ; LABCELL_X24_Y6_N27  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                                   ; FF_X13_Y10_N8       ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_ctrl_ld                                                                                                                                                                                                                                                                                                  ; FF_X15_Y7_N44       ; 31      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_exc_break~0                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y9_N3   ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_sysclk:the_adc_pwm_cpu_cpu_debug_slave_sysclk|jxuir                                                                                        ; FF_X4_Y3_N25        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_sysclk:the_adc_pwm_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a                                                                         ; LABCELL_X11_Y4_N9   ; 15      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_sysclk:the_adc_pwm_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                                       ; LABCELL_X4_Y3_N12   ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_sysclk:the_adc_pwm_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b                                                                         ; LABCELL_X4_Y3_N42   ; 37      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_sysclk:the_adc_pwm_cpu_cpu_debug_slave_sysclk|update_jdo_strobe                                                                            ; FF_X3_Y3_N50        ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[14]~10                                                                                          ; LABCELL_X2_Y4_N24   ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[14]~9                                                                                           ; LABCELL_X1_Y3_N36   ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[18]~14                                                                                          ; LABCELL_X2_Y4_N36   ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[18]~17                                                                                          ; LABCELL_X2_Y4_N33   ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[36]~21                                                                                          ; LABCELL_X1_Y3_N33   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:adc_pwm_cpu_cpu_debug_slave_phy|virtual_state_uir                                                                                               ; MLABCELL_X3_Y3_N18  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_oci_break:the_adc_pwm_cpu_cpu_nios2_oci_break|break_readreg[20]~0                                                                                                                                                            ; LABCELL_X4_Y3_N15   ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_oci_break:the_adc_pwm_cpu_cpu_nios2_oci_break|break_readreg[20]~1                                                                                                                                                            ; LABCELL_X4_Y3_N54   ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_ocimem:the_adc_pwm_cpu_cpu_nios2_ocimem|MonDReg[0]~1                                                                                                                                                                         ; MLABCELL_X6_Y4_N3   ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_ocimem:the_adc_pwm_cpu_cpu_nios2_ocimem|MonDReg[12]~12                                                                                                                                                                       ; LABCELL_X10_Y4_N51  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_ocimem:the_adc_pwm_cpu_cpu_nios2_ocimem|MonDReg[16]~0                                                                                                                                                                        ; LABCELL_X9_Y4_N57   ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_ocimem:the_adc_pwm_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                     ; LABCELL_X4_Y5_N3    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_ocimem:the_adc_pwm_cpu_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                                                       ; LABCELL_X10_Y5_N45  ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                         ; FF_X8_Y6_N17        ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                             ; FF_X11_Y7_N35       ; 24      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|d_address_offset_field[1]~3                                                                                                                                                                                                                                                                                ; LABCELL_X7_Y9_N48   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|d_writedata[13]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X10_Y9_N42  ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                                       ; LABCELL_X12_Y11_N39 ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|dc_tag_wr_port_en~0                                                                                                                                                                                                                                                                                        ; LABCELL_X13_Y11_N18 ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                           ; LABCELL_X10_Y9_N3   ; 6       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                         ; FF_X10_Y6_N25       ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|ic_fill_ap_cnt[3]~0                                                                                                                                                                                                                                                                                        ; MLABCELL_X15_Y7_N9  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                     ; LABCELL_X13_Y5_N21  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                      ; LABCELL_X13_Y5_N33  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                  ; LABCELL_X12_Y5_N39  ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y5_N30  ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|adc_pwm_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                   ; LABCELL_X9_Y6_N48   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|adc_pwm_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                       ; LABCELL_X9_Y6_N42   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|adc_pwm_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                       ; MLABCELL_X8_Y6_N36  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|adc_pwm_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                           ; MLABCELL_X8_Y6_N24  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                             ; LABCELL_X7_Y6_N54   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                   ; LABCELL_X9_Y6_N15   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|save_dest_id~1                                                                                                                                                                                                                               ; MLABCELL_X8_Y7_N36  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                        ; LABCELL_X13_Y6_N9   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|adc_pwm_onchip_mem:onchip_mem|wren~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X9_Y6_N6    ; 4       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                          ; LABCELL_X7_Y8_N6    ; 3       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                             ; FF_X7_Y8_N22        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; adc_pwm:adc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                              ; FF_X7_Y8_N41        ; 1378    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3       ; 131     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3       ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X1_Y2_N11        ; 12      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                      ; MLABCELL_X3_Y2_N57  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; LABCELL_X4_Y2_N27   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X2_Y3_N6    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                           ; LABCELL_X2_Y3_N36   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                             ; LABCELL_X1_Y5_N9    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1              ; LABCELL_X2_Y2_N45   ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                      ; LABCELL_X2_Y3_N3    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~2      ; LABCELL_X2_Y2_N21   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~0 ; LABCELL_X2_Y2_N42   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X1_Y1_N26        ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X2_Y3_N29        ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X2_Y2_N36   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X2_Y2_N56        ; 29      ; Async. clear, Clock enable                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; MLABCELL_X3_Y3_N6   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                             ;
+--------------+----------+---------+----------------------+------------------+---------------------------+
; Name         ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------+----------+---------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50 ; PIN_V11  ; 1857    ; Global Clock         ; GCLK6            ; --                        ;
+--------------+----------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                         ;
+---------------------------------------------------------------+---------+
; Name                                                          ; Fan-Out ;
+---------------------------------------------------------------+---------+
; adc_pwm:adc|altera_reset_controller:rst_controller|r_sync_rst ; 1379    ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_mem_stall   ; 793     ;
+---------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                    ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; adc_pwm:adc|adc_ltc2308_fifo:adc|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 12           ; 2048         ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 24576 ; 2048                        ; 12                          ; 2048                        ; 12                          ; 24576               ; 3           ; 0          ; None                   ; M10K_X5_Y2_N0, M10K_X5_Y1_N0, M10K_X5_Y3_N0                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_bht_module:adc_pwm_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0          ; None                   ; M10K_X26_Y5_N0                                                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_dc_data_module:adc_pwm_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0          ; None                   ; M10K_X14_Y9_N0, M10K_X14_Y10_N0                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_dc_tag_module:adc_pwm_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_bmi1:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 5            ; 64           ; 5            ; yes                    ; no                      ; yes                    ; no                      ; 320   ; 64                          ; 5                           ; 64                          ; 5                           ; 320                 ; 1           ; 0          ; None                   ; M10K_X14_Y11_N0                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_dc_victim_module:adc_pwm_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0          ; None                   ; M10K_X14_Y8_N0                                                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_ic_data_module:adc_pwm_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None                   ; M10K_X14_Y6_N0, M10K_X14_Y7_N0, M10K_X14_Y3_N0, M10K_X14_Y4_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_ic_tag_module:adc_pwm_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_hgj1:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 10           ; 128          ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 1280  ; 128                         ; 10                          ; 128                         ; 10                          ; 1280                ; 1           ; 0          ; None                   ; M10K_X14_Y5_N0                                                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_ocimem:the_adc_pwm_cpu_cpu_nios2_ocimem|adc_pwm_cpu_cpu_ociram_sp_ram_module:adc_pwm_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; None                   ; M10K_X5_Y5_N0                                                  ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_register_bank_a_module:adc_pwm_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                   ; M10K_X26_Y9_N0                                                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_register_bank_b_module:adc_pwm_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                   ; M10K_X26_Y8_N0                                                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; adc_pwm:adc|adc_pwm_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_mpm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                ; AUTO ; Single Port      ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4           ; 0          ; adc_pwm_onchip_mem.hex ; M10K_X5_Y7_N0, M10K_X5_Y8_N0, M10K_X5_Y9_N0, M10K_X5_Y6_N0     ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                       ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y10_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X32_Y10_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_mult_cell:the_adc_pwm_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X32_Y8_N0  ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 5,228 / 289,320 ( 2 % ) ;
; C12 interconnects                           ; 1 / 13,420 ( < 1 % )    ;
; C2 interconnects                            ; 1,565 / 119,108 ( 1 % ) ;
; C4 interconnects                            ; 736 / 56,300 ( 1 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )          ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )          ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )          ;
; Direct links                                ; 399 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 1 / 16 ( 6 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )          ;
; Local interconnects                         ; 813 / 84,580 ( < 1 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )          ;
; R14 interconnects                           ; 64 / 12,676 ( < 1 % )   ;
; R14/C12 interconnect drivers                ; 63 / 20,720 ( < 1 % )   ;
; R3 interconnects                            ; 2,114 / 130,992 ( 2 % ) ;
; R6 interconnects                            ; 3,172 / 266,960 ( 1 % ) ;
; Spine clocks                                ; 2 / 360 ( < 1 % )       ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )      ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 7     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 145          ; 0            ; 145          ; 0            ; 0            ; 149       ; 145          ; 0            ; 149       ; 149       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 95           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 149          ; 4            ; 149          ; 149          ; 0         ; 4            ; 149          ; 0         ; 0         ; 149          ; 149          ; 149          ; 149          ; 149          ; 149          ; 149          ; 149          ; 149          ; 149          ; 54           ; 149          ; 149          ; 149          ; 149          ; 149          ; 149          ; 149          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; ADC_CONVST          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDI             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK2_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_CLK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_DE          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[16]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[17]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[18]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[19]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[20]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[21]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[22]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[23]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_HS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_INT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_VS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[13]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[14]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[15]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_RESET_N     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SCL        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SDA        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2S            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_LRCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_MCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_SCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK1_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDO             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; FPGA_CLK1_50            ; FPGA_CLK1_50         ; 310.5             ;
; altera_reserved_tck     ; altera_reserved_tck  ; 162.7             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 10.3              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; 2.054             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; 1.873             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[7]                                                                                            ; 1.697             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[7]                                                                                            ; 1.431             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[7]                                                                                            ; 1.405             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[35]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[34]                                                                                           ; 1.214             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; 1.196             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; 1.194             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[7]                                                                                            ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[6]                                                                                            ; 1.190             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; 1.179             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[21]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[20]                                                                                           ; 1.167             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                                  ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_issue                                                                                                                                                                                                                                                                                                  ; 1.163             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[22]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[21]                                                                                           ; 1.152             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|DRsize.000                                                                                       ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[0]                                                                                            ; 1.147             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; 1.144             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[18]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[17]                                                                                           ; 1.143             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                  ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_issue                                                                                                                                                                                                                                                                                                  ; 1.136             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.127             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[11]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[10]                                                                                           ; 1.114             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[13]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[12]                                                                                           ; 1.114             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[9]                                                                                            ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[8]                                                                                            ; 1.114             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.113             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[34]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[33]                                                                                           ; 1.098             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[12]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[11]                                                                                           ; 1.094             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[14]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[13]                                                                                           ; 1.094             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[10]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[9]                                                                                            ; 1.094             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                     ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[0]                                                                                            ; 1.094             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[19]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[18]                                                                                           ; 1.092             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[23]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[22]                                                                                           ; 1.092             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[4]                                                                                            ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[3]                                                                                            ; 1.090             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; 1.089             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; 1.089             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[2]                                                                                            ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[1]                                                                                            ; 1.085             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[25]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[24]                                                                                           ; 1.083             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[29]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[28]                                                                                           ; 1.083             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[27]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[26]                                                                                           ; 1.083             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[30]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[29]                                                                                           ; 1.077             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; 1.075             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[6]                                                                                            ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[5]                                                                                            ; 1.069             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[5]                                                                                            ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[4]                                                                                            ; 1.069             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[3]                                                                                            ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[2]                                                                                            ; 1.069             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[20]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[19]                                                                                           ; 1.067             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[28]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[27]                                                                                           ; 1.067             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[24]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[23]                                                                                           ; 1.067             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[17]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[16]                                                                                           ; 1.067             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[26]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[25]                                                                                           ; 1.067             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.065             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; 1.060             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 1.060             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 1.059             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[37]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[36]                                                                                           ; 1.054             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.052             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 1.051             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 1.051             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.050             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[15]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[14]                                                                                           ; 1.041             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                  ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_issue                                                                                                                                                                                                                                                                                                  ; 1.036             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 1.035             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.030             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.030             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.030             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.030             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.030             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[0]                                                                                            ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[0]                                                                                            ; 0.995             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; 0.992             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; 0.957             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; 0.956             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; 0.946             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; 0.943             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; 0.933             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; 0.933             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                           ; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|adc_pwm_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                                                                                                                                                                                                                 ; 0.892             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 0.887             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 0.887             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[1]                                                                                            ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[0]                                                                                            ; 0.846             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; 0.845             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                                                                                 ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_regnum_b_cmp_D                                                                                                                                                                                                                                                                                         ; 0.843             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_oci_break:the_adc_pwm_cpu_cpu_nios2_oci_break|break_readreg[6]                                                                                                                                                             ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[7]                                                                                            ; 0.842             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_nios2_ocimem:the_adc_pwm_cpu_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                                                         ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[7]                                                                                            ; 0.842             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[8]                                                                                            ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[7]                                                                                            ; 0.842             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[7]                                                                                            ; 0.842             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[7]                                                                                            ; 0.842             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[31]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[30]                                                                                           ; 0.842             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[33]                                                                                           ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_nios2_oci:the_adc_pwm_cpu_cpu_nios2_oci|adc_pwm_cpu_cpu_debug_slave_wrapper:the_adc_pwm_cpu_cpu_debug_slave_wrapper|adc_pwm_cpu_cpu_debug_slave_tck:the_adc_pwm_cpu_cpu_debug_slave_tck|sr[32]                                                                                           ; 0.832             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|D_iw[24]                                                                                                                                                                                                                                                                                                 ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|E_regnum_b_cmp_D                                                                                                                                                                                                                                                                                         ; 0.826             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; 0.826             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.818             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 0.811             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 0.809             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.802             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|A_dc_hit                                                                                                                                                                                                                                                                                                 ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_dc_tag_module:adc_pwm_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_bmi1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                  ; 0.792             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; 0.792             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; 0.792             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 0.790             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; 0.790             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                                           ; adc_pwm:adc|adc_pwm_mm_interconnect_0:mm_interconnect_0|adc_pwm_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                                                                                                                                                                                                                 ; 0.789             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                                                                                                                                                  ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_bht_module:adc_pwm_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                  ; 0.786             ;
; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                                                                                                                                                  ; adc_pwm:adc|adc_pwm_cpu:cpu|adc_pwm_cpu_cpu:cpu|adc_pwm_cpu_cpu_bht_module:adc_pwm_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                  ; 0.786             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; 0.785             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; 0.785             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "system10_pwm"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 2112 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_s7q1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe12|dffe13a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'adc_pwm/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'adc_pwm/synthesis/submodules/adc_pwm_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'system10_pwm.SDC'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|pre_measure_start was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|config_cmd[3] is being clocked by adc_pwm:adc|adc_ltc2308_fifo:adc|adc_ltc2308:adc_ltc2308_inst|pre_measure_start
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000 altera_reserved_tck
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
Info (176235): Finished register packing
    Extra Info (176218): Packed 2 registers into blocks of type Block RAM
    Extra Info (176218): Packed 80 registers into blocks of type DSP block
    Extra Info (176220): Created 16 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:13
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:10
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:18
Info (11888): Total time spent on timing analysis during the Fitter is 8.80 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:12
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 95 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin ARDUINO_IO[0] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 15
    Info (169065): Pin ARDUINO_IO[1] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 15
    Info (169065): Pin ARDUINO_IO[2] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 15
    Info (169065): Pin ARDUINO_IO[3] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 15
    Info (169065): Pin ARDUINO_IO[4] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 15
    Info (169065): Pin ARDUINO_IO[5] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 15
    Info (169065): Pin ARDUINO_IO[6] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 15
    Info (169065): Pin ARDUINO_IO[7] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 15
    Info (169065): Pin ARDUINO_IO[8] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 15
    Info (169065): Pin ARDUINO_IO[9] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 15
    Info (169065): Pin ARDUINO_IO[10] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 15
    Info (169065): Pin ARDUINO_IO[11] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 15
    Info (169065): Pin ARDUINO_IO[12] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 15
    Info (169065): Pin ARDUINO_IO[13] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 15
    Info (169065): Pin ARDUINO_IO[14] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 15
    Info (169065): Pin ARDUINO_IO[15] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 15
    Info (169065): Pin ARDUINO_RESET_N has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 16
    Info (169065): Pin HDMI_I2C_SCL has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 24
    Info (169065): Pin HDMI_I2C_SDA has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 25
    Info (169065): Pin HDMI_I2S has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 26
    Info (169065): Pin HDMI_LRCLK has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 27
    Info (169065): Pin HDMI_MCLK has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 28
    Info (169065): Pin HDMI_SCLK has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 29
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 97
    Info (169065): Pin GPIO_1[0] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[1] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[3] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[4] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[5] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[6] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[7] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[10] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[11] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[15] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[16] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[18] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[19] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[24] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[25] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[26] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[30] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[33] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[34] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
    Info (169065): Pin GPIO_1[35] has a permanently disabled output enable File: C:/myDevices/system10_pwm/system10_pwm.v Line: 101
Info (144001): Generated suppressed messages file C:/myDevices/system10_pwm/system10_pwm.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 6790 megabytes
    Info: Processing ended: Fri Jul 20 13:23:57 2018
    Info: Elapsed time: 00:01:28
    Info: Total CPU time (on all processors): 00:03:08


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/myDevices/system10_pwm/system10_pwm.fit.smsg.


