{'out': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['sel', 'a', 'sel', 'b', 'sel', 'a', 'b']],
         'DLines': ['13:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fa28d964d10>]}}
