
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000683                       # Number of seconds simulated
sim_ticks                                   682783500                       # Number of ticks simulated
final_tick                                  682783500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 290684                       # Simulator instruction rate (inst/s)
host_op_rate                                   292982                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48296944                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652580                       # Number of bytes of host memory used
host_seconds                                    14.14                       # Real time elapsed on the host
sim_insts                                     4109449                       # Number of instructions simulated
sim_ops                                       4141947                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           35456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          114368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             149824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        35456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35456                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2341                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           51928613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          167502583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             219431196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      51928613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         51928613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          51928613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         167502583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            219431196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2341                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2341                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 149824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  149824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     682743500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2341                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    552.119403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   342.186093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   420.437280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           53     19.78%     19.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           48     17.91%     37.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27     10.07%     47.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      2.99%     50.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      2.24%     52.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      4.10%     57.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.12%     58.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      3.36%     61.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          103     38.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          268                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     13403500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                57297250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11705000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      5725.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24475.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       219.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    219.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2062                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     291646.09                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1270080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   693000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9375600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             44244720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             73135845                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            342435750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              471154995                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            695.277791                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    569690750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      85833750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   687960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   375375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8236800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             44244720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             67384260                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            347481000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              468410115                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            691.227204                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    578931500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      77493500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  297152                       # Number of BP lookups
system.cpu.branchPred.condPredicted            294622                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              5315                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               294783                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  291182                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.778423                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     952                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 17                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.cpu.numCycles                          1365568                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             583520                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        4310734                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      297152                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             292134                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        732064                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   10747                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.CacheLines                    568591                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2569                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1320958                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.290675                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.695299                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   720498     54.54%     54.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6959      0.53%     55.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     7234      0.55%     55.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1976      0.15%     55.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    15908      1.20%     56.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2255      0.17%     57.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     5944      0.45%     57.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   272554     20.63%     78.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   287630     21.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1320958                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.217603                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        3.156733                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   514791                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                218095                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    552872                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 30151                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   5049                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 1158                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   334                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                4319229                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1262                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   5049                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   527687                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   14840                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7488                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    569315                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                196579                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4299007                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11042                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  54170                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 122213                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5648161                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              21229798                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          7128544                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                22                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5447244                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   200917                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                122                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            122                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    179971                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1103209                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               58983                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              8894                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              522                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4264426                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 255                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4183462                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6403                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          122734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       479889                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             80                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1320958                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.166991                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.429599                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              165409     12.52%     12.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               73241      5.54%     18.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               45803      3.47%     21.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              127405      9.64%     31.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              909100     68.82%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1320958                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  17057    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2242176     53.60%     53.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               795309     19.01%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1088290     26.01%     98.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               57684      1.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4183462                       # Type of FU issued
system.cpu.iq.rate                           3.063533                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       17057                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004077                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            9711286                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4387456                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      4165354                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  56                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 28                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4200491                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      28                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              167                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        34751                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1848                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          148                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            82                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   5049                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   12629                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   588                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4264688                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               226                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1103209                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                58983                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                115                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     27                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   552                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             71                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4413                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          628                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 5041                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4176009                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1082825                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              7453                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             7                       # number of nop insts executed
system.cpu.iew.exec_refs                      1140389                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   282298                       # Number of branches executed
system.cpu.iew.exec_stores                      57564                       # Number of stores executed
system.cpu.iew.exec_rate                     3.058075                       # Inst execution rate
system.cpu.iew.wb_sent                        4167557                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4165382                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3654901                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5849481                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       3.050293                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.624825                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          122748                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              4991                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1304136                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.176008                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.193102                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       330292     25.33%     25.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       385557     29.56%     54.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        39194      3.01%     57.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        11824      0.91%     58.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        18075      1.39%     60.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       157592     12.08%     72.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        44803      3.44%     75.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        20940      1.61%     77.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       295859     22.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1304136                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4109449                       # Number of instructions committed
system.cpu.commit.committedOps                4141947                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1125593                       # Number of memory references committed
system.cpu.commit.loads                       1068458                       # Number of loads committed
system.cpu.commit.membars                         107                       # Number of memory barriers committed
system.cpu.commit.branches                     281155                       # Number of branches committed
system.cpu.commit.fp_insts                         28                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   3861340                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  305                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2221682     53.64%     53.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          794669     19.19%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1068458     25.80%     98.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          57135      1.38%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4141947                       # Class of committed instruction
system.cpu.commit.bw_lim_events                295859                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5272789                       # The number of ROB reads
system.cpu.rob.rob_writes                     8546227                       # The number of ROB writes
system.cpu.timesIdled                             443                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           44610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4109449                       # Number of Instructions Simulated
system.cpu.committedOps                       4141947                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.332300                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.332300                       # CPI: Total CPI of All Threads
system.cpu.ipc                               3.009333                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         3.009333                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  6905543                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3812399                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        6                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  15751062                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1662745                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1133574                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    106                       # number of misc regfile writes
system.cpu.dcache.tags.replacements             12541                       # number of replacements
system.cpu.dcache.tags.tagsinuse           961.168806                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1046756                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             13565                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.165942                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          70726250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   961.168806                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.938641                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.938641                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          800                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2292289                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2292289                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      1037315                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1037315                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         9336                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9336                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       1046651                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1046651                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1046656                       # number of overall hits
system.cpu.dcache.overall_hits::total         1046656                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        44955                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         44955                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        47647                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        47647                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        92602                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          92602                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        92602                       # number of overall misses
system.cpu.dcache.overall_misses::total         92602                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    448635220                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    448635220                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2140671991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2140671991                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       198000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       198000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2589307211                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2589307211                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2589307211                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2589307211                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1082270                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1082270                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        56983                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        56983                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1139253                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1139253                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1139258                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1139258                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.041538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041538                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.836162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.836162                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.081283                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.081283                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.081283                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.081283                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data  9979.651207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9979.651207                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44927.739228                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44927.739228                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        49500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        49500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 27961.676972                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27961.676972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 27961.676972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27961.676972                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          885                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.227273                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        12396                       # number of writebacks
system.cpu.dcache.writebacks::total             12396                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        37906                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        37906                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        41135                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        41135                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        79041                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        79041                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        79041                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        79041                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         7049                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7049                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         6512                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6512                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        13561                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13561                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        13561                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        13561                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     91143016                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     91143016                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    179399745                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    179399745                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       191000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       191000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    270542761                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    270542761                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    270542761                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    270542761                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006513                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006513                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.114280                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.114280                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.011903                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011903                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011903                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011903                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12929.921407                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12929.921407                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 27549.100891                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27549.100891                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        47750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        47750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19950.059804                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19950.059804                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19950.059804                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19950.059804                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               235                       # number of replacements
system.cpu.icache.tags.tagsinuse           339.317659                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              567742                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               628                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            904.047771                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   339.317659                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.662730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.662730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1137810                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1137810                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       567742                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          567742                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        567742                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           567742                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       567742                       # number of overall hits
system.cpu.icache.overall_hits::total          567742                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          849                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           849                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          849                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            849                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          849                       # number of overall misses
system.cpu.icache.overall_misses::total           849                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     56161748                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56161748                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     56161748                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56161748                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     56161748                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56161748                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       568591                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       568591                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       568591                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       568591                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       568591                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       568591                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001493                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001493                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001493                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001493                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001493                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001493                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66150.468787                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66150.468787                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 66150.468787                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66150.468787                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 66150.468787                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66150.468787                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          233                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   116.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          219                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          219                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          219                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          219                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          219                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          219                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          630                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          630                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          630                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          630                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          630                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          630                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     43764002                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43764002                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     43764002                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43764002                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     43764002                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43764002                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001108                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001108                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001108                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001108                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001108                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001108                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69466.669841                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69466.669841                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69466.669841                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69466.669841                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69466.669841                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69466.669841                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1547.620147                       # Cycle average of tags in use
system.l2.tags.total_refs                       17712                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2250                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.872000                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      973.268230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        468.341536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        106.010381                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.029702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.014293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.003235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.047230                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2250                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          230                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1921                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.068665                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    221491                       # Number of tag accesses
system.l2.tags.data_accesses                   221491                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                   76                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                 6912                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6988                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12396                       # number of Writeback hits
system.l2.Writeback_hits::total                 12396                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               4850                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4850                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                    76                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 11762                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11838                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   76                       # number of overall hits
system.l2.overall_hits::cpu.data                11762                       # number of overall hits
system.l2.overall_hits::total                   11838                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                554                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                140                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   694                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             1663                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1663                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 554                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1803                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2357                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                554                       # number of overall misses
system.l2.overall_misses::cpu.data               1803                       # number of overall misses
system.l2.overall_misses::total                  2357                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     42343000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     11429000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        53772000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    121925750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     121925750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      42343000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     133354750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        175697750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     42343000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    133354750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       175697750                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              630                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data             7052                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                7682                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12396                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12396                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6513                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6513                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               630                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             13565                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14195                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              630                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            13565                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14195                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.879365                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.019853                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.090341                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.255335                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.255335                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.879365                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.132916                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.166044                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.879365                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.132916                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.166044                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 76431.407942                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 81635.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 77481.268012                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 73316.746843                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73316.746843                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76431.407942                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 73962.701054                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74542.957149                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76431.407942                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 73962.701054                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74542.957149                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu.data              16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 16                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu.data               16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  16                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data              16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 16                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu.inst           554                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           124                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              678                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         1663                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1663                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2341                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2341                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     35446000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      8747500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     44193500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    101197750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    101197750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     35446000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    109945250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    145391250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     35446000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    109945250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    145391250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.879365                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.017584                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.088258                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.255335                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.255335                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.879365                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.131736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.164917                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.879365                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.131736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.164917                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 63981.949458                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 70544.354839                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65182.153392                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 60852.525556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60852.525556                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 63981.949458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 61525.041970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62106.471593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 63981.949458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 61525.041970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62106.471593                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 678                       # Transaction distribution
system.membus.trans_dist::ReadResp                677                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1663                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1663                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       149760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  149760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              2341                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2341    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2341                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2537000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12319250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               7682                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              7680                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            12396                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6513                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6513                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        39526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 40784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        40192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1661504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1701696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            26591                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  26591    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              26591                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           25691500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1044498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20727234                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
