#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Apr 25 17:59:28 2025
# Process ID         : 16562
# Current directory  : /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado
# Command line       : vivado
# Log file           : /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/vivado.log
# Journal file       : /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/vivado.jou
# Running On         : oliver-fw13
# Platform           : Linuxmint
# Operating System   : Linux Mint 22.1
# Processor Detail   : AMD Ryzen 5 7640U w/ Radeon 760M Graphics
# CPU Frequency      : 2940.484 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 15907 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18054 MB
# Available Virtual  : 14909 MB
#-----------------------------------------------------------
start_gui
open_project /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1.xpr
update_compile_order -fileset sources_1
launch_simulation
source fibonacci_v1_tb.tcl
restart
run all
restart
run all
save_wave_config {/home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg
set_property xsim.view /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg
source fibonacci_v1_tb.tcl
run all
close_sim
launch_simulation
open_wave_config /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg
source fibonacci_v1_tb.tcl
restart
run all
save_wave_config {/home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg
source fibonacci_v1_tb.tcl
close_sim
launch_simulation
open_wave_config /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg
source fibonacci_v1_tb.tcl
run all
restart
run all
save_wave_config {/home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg
source fibonacci_v1_tb.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg
source fibonacci_v1_tb.tcl
close_sim
launch_simulation
open_wave_config /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg
source fibonacci_v1_tb.tcl
restart
run all
run all
run all
restart
save_wave_config {/home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg
source fibonacci_v1_tb.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg
source fibonacci_v1_tb.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg
source fibonacci_v1_tb.tcl
run all
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg
source fibonacci_v1_tb.tcl
close_sim
launch_simulation
open_wave_config /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg
source fibonacci_v1_tb.tcl
close_sim
launch_simulation
open_wave_config /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg
source fibonacci_v1_tb.tcl
run all
close_sim
launch_simulation
open_wave_config /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg
source fibonacci_v1_tb.tcl
run all
close_sim
launch_simulation
open_wave_config /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg
source fibonacci_v1_tb.tcl
close_sim
launch_simulation
open_wave_config /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg
source fibonacci_v1_tb.tcl
run all
close_sim
launch_simulation
open_wave_config /home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1_tb_behav.wcfg
source fibonacci_v1_tb.tcl
run all
close_sim
