<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3764" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3764{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3764{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3764{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3764{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_3764{left:151px;bottom:1083px;letter-spacing:0.14px;word-spacing:0.01px;}
#t6_3764{left:539px;bottom:1083px;}
#t7_3764{left:550px;bottom:1083px;letter-spacing:0.15px;}
#t8_3764{left:587px;bottom:1083px;}
#t9_3764{left:601px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#ta_3764{left:150px;bottom:1061px;letter-spacing:0.14px;}
#tb_3764{left:69px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-1.02px;}
#tc_3764{left:236px;bottom:1044px;}
#td_3764{left:251px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#te_3764{left:457px;bottom:1044px;}
#tf_3764{left:472px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tg_3764{left:69px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_3764{left:69px;bottom:1004px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ti_3764{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_3764{left:69px;bottom:955px;letter-spacing:-0.16px;word-spacing:-0.55px;}
#tk_3764{left:69px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_3764{left:69px;bottom:921px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#tm_3764{left:69px;bottom:504px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tn_3764{left:69px;bottom:487px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_3764{left:185px;bottom:548px;letter-spacing:0.12px;word-spacing:0.02px;}
#tp_3764{left:287px;bottom:548px;letter-spacing:0.14px;}
#tq_3764{left:177px;bottom:112px;letter-spacing:0.12px;word-spacing:0.02px;}
#tr_3764{left:278px;bottom:112px;letter-spacing:0.13px;word-spacing:0.02px;}
#ts_3764{left:322px;bottom:867px;letter-spacing:-0.16px;}
#tt_3764{left:230px;bottom:743px;letter-spacing:-0.18px;word-spacing:0.06px;}
#tu_3764{left:230px;bottom:729px;letter-spacing:-0.18px;word-spacing:0.06px;}
#tv_3764{left:230px;bottom:715px;letter-spacing:-0.18px;word-spacing:0.07px;}
#tw_3764{left:230px;bottom:700px;letter-spacing:-0.17px;word-spacing:0.01px;}
#tx_3764{left:726px;bottom:868px;letter-spacing:5.28px;}
#ty_3764{left:230px;bottom:688px;letter-spacing:-0.17px;word-spacing:0.01px;}
#tz_3764{left:526px;bottom:866px;letter-spacing:-0.61px;}
#t10_3764{left:513px;bottom:866px;letter-spacing:-0.52px;}
#t11_3764{left:499px;bottom:866px;letter-spacing:-0.61px;}
#t12_3764{left:487px;bottom:866px;letter-spacing:-0.61px;}
#t13_3764{left:474px;bottom:866px;letter-spacing:-0.61px;}
#t14_3764{left:315px;bottom:585px;letter-spacing:0.11px;}
#t15_3764{left:309px;bottom:868px;letter-spacing:-0.16px;}
#t16_3764{left:231px;bottom:796px;letter-spacing:-0.19px;}
#t17_3764{left:229px;bottom:783px;letter-spacing:-0.17px;}
#t18_3764{left:646px;bottom:867px;letter-spacing:4.81px;}
#t19_3764{left:672px;bottom:867px;letter-spacing:5.98px;}
#t1a_3764{left:700px;bottom:867px;letter-spacing:4.91px;}
#t1b_3764{left:230px;bottom:674px;letter-spacing:-0.17px;word-spacing:0.01px;}
#t1c_3764{left:230px;bottom:660px;letter-spacing:-0.17px;word-spacing:0.01px;}
#t1d_3764{left:230px;bottom:647px;letter-spacing:-0.19px;word-spacing:0.06px;}
#t1e_3764{left:230px;bottom:633px;letter-spacing:-0.19px;word-spacing:0.06px;}
#t1f_3764{left:230px;bottom:621px;letter-spacing:-0.19px;word-spacing:0.06px;}
#t1g_3764{left:230px;bottom:607px;letter-spacing:-0.19px;word-spacing:0.06px;}
#t1h_3764{left:454px;bottom:586px;letter-spacing:0.08px;word-spacing:0.03px;}
#t1i_3764{left:230px;bottom:771px;letter-spacing:-0.19px;}
#t1j_3764{left:336px;bottom:868px;letter-spacing:-0.16px;}
#t1k_3764{left:229px;bottom:759px;letter-spacing:-0.36px;}
#t1l_3764{left:391px;bottom:866px;letter-spacing:-0.16px;}
#t1m_3764{left:298px;bottom:436px;letter-spacing:-0.25px;}
#t1n_3764{left:182px;bottom:312px;letter-spacing:-0.17px;word-spacing:-0.03px;}
#t1o_3764{left:182px;bottom:298px;letter-spacing:-0.17px;word-spacing:-0.03px;}
#t1p_3764{left:182px;bottom:283px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t1q_3764{left:182px;bottom:269px;letter-spacing:-0.16px;}
#t1r_3764{left:701px;bottom:435px;letter-spacing:5.28px;}
#t1s_3764{left:182px;bottom:255px;letter-spacing:-0.16px;}
#t1t_3764{left:502px;bottom:434px;letter-spacing:-0.61px;}
#t1u_3764{left:489px;bottom:434px;letter-spacing:-0.61px;}
#t1v_3764{left:475px;bottom:434px;letter-spacing:-0.61px;}
#t1w_3764{left:463px;bottom:434px;letter-spacing:-0.61px;}
#t1x_3764{left:450px;bottom:434px;letter-spacing:-0.61px;}
#t1y_3764{left:289px;bottom:150px;letter-spacing:0.11px;}
#t1z_3764{left:285px;bottom:436px;letter-spacing:-0.25px;}
#t20_3764{left:184px;bottom:363px;letter-spacing:-0.18px;}
#t21_3764{left:183px;bottom:351px;letter-spacing:-0.17px;}
#t22_3764{left:620px;bottom:435px;letter-spacing:4.81px;}
#t23_3764{left:646px;bottom:435px;letter-spacing:5.98px;}
#t24_3764{left:674px;bottom:435px;letter-spacing:4.81px;}
#t25_3764{left:182px;bottom:242px;letter-spacing:-0.16px;}
#t26_3764{left:182px;bottom:228px;letter-spacing:-0.16px;}
#t27_3764{left:182px;bottom:214px;letter-spacing:-0.18px;}
#t28_3764{left:182px;bottom:200px;letter-spacing:-0.18px;}
#t29_3764{left:182px;bottom:188px;letter-spacing:-0.18px;}
#t2a_3764{left:182px;bottom:174px;letter-spacing:-0.18px;}
#t2b_3764{left:399px;bottom:152px;letter-spacing:0.08px;word-spacing:0.03px;}
#t2c_3764{left:183px;bottom:338px;letter-spacing:-0.16px;}
#t2d_3764{left:182px;bottom:325px;letter-spacing:-0.33px;}
#t2e_3764{left:311px;bottom:436px;letter-spacing:-0.16px;}
#t2f_3764{left:369px;bottom:434px;letter-spacing:-0.16px;}

.s1_3764{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3764{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3764{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3764{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3764{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3764{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3764{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3764{font-size:11px;font-family:Arial_b5v;color:#000;}
.s9_3764{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3764" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3764Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3764" style="-webkit-user-select: none;"><object width="935" height="1210" data="3764/3764.svg" type="image/svg+xml" id="pdf3764" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3764" class="t s1_3764">20-56 </span><span id="t2_3764" class="t s1_3764">Vol. 3B </span>
<span id="t3_3764" class="t s2_3764">PERFORMANCE MONITORING </span>
<span id="t4_3764" class="t s3_3764">20.3.7 </span><span id="t5_3764" class="t s3_3764">5th Generation Intel® Core™ Processor and Intel</span><span id="t6_3764" class="t s4_3764">® </span><span id="t7_3764" class="t s3_3764">Core</span><span id="t8_3764" class="t s4_3764">™ </span><span id="t9_3764" class="t s3_3764">M Processor Performance </span>
<span id="ta_3764" class="t s3_3764">Monitoring Facility </span>
<span id="tb_3764" class="t s5_3764">The 5th Generation Intel </span>
<span id="tc_3764" class="t s6_3764">® </span>
<span id="td_3764" class="t s5_3764">Core™ processor and the Intel </span>
<span id="te_3764" class="t s6_3764">® </span>
<span id="tf_3764" class="t s5_3764">Core™ M processor families are based on the Broadwell </span>
<span id="tg_3764" class="t s5_3764">microarchitecture. The core PMU supports architectural performance monitoring capability with version ID 3 (see </span>
<span id="th_3764" class="t s5_3764">Section 20.2.3) and a host of non-architectural monitoring capabilities. </span>
<span id="ti_3764" class="t s5_3764">Architectural performance monitoring version 3 capabilities are described in Section 20.2.3. </span>
<span id="tj_3764" class="t s5_3764">The core PMU has the same capability as those described in Section 20.3.6. IA32_PERF_GLOBAL_STATUS provide </span>
<span id="tk_3764" class="t s5_3764">a bit indicator (bit 55) for PMI handler to distinguish PMI due to output buffer overflow condition due to accumu- </span>
<span id="tl_3764" class="t s5_3764">lating packet data from Intel Processor Trace. </span>
<span id="tm_3764" class="t s5_3764">Details of Intel Processor Trace is described in Chapter 33, “Intel® Processor Trace.” The </span>
<span id="tn_3764" class="t s5_3764">IA32_PERF_GLOBAL_OVF_CTRL MSR provides a corresponding reset control bit. </span>
<span id="to_3764" class="t s7_3764">Figure 20-35. </span><span id="tp_3764" class="t s7_3764">IA32_PERF_GLOBAL_STATUS MSR in Broadwell Microarchitecture </span>
<span id="tq_3764" class="t s7_3764">Figure 20-36. </span><span id="tr_3764" class="t s7_3764">IA32_PERF_GLOBAL_OVF_CTRL MSR in Broadwell microarchitecture </span>
<span id="ts_3764" class="t s8_3764">62 </span>
<span id="tt_3764" class="t s8_3764">FIXED_CTR2 Overflow (RO) </span>
<span id="tu_3764" class="t s8_3764">FIXED_CTR1 Overflow (RO) </span>
<span id="tv_3764" class="t s8_3764">FIXED_CTR0 Overflow (RO) </span>
<span id="tw_3764" class="t s8_3764">PMC7_OVF (RO, If PMC7 present) </span>
<span id="tx_3764" class="t s8_3764">210 </span>
<span id="ty_3764" class="t s8_3764">PMC6_OVF (RO, If PMC6 present) </span>
<span id="tz_3764" class="t s8_3764">31 </span><span id="t10_3764" class="t s8_3764">32 </span><span id="t11_3764" class="t s8_3764">33 </span><span id="t12_3764" class="t s8_3764">34 </span><span id="t13_3764" class="t s8_3764">35 </span>
<span id="t14_3764" class="t s9_3764">Reserved </span>
<span id="t15_3764" class="t s8_3764">63 </span>
<span id="t16_3764" class="t s8_3764">CondChgd </span>
<span id="t17_3764" class="t s8_3764">Ovf_Buffer </span>
<span id="t18_3764" class="t s8_3764">87 </span><span id="t19_3764" class="t s8_3764">65 </span><span id="t1a_3764" class="t s8_3764">43 </span>
<span id="t1b_3764" class="t s8_3764">PMC5_OVF (RO, If PMC5 present) </span>
<span id="t1c_3764" class="t s8_3764">PMC4_OVF (RO, If PMC4 present) </span>
<span id="t1d_3764" class="t s8_3764">PMC3_OVF (RO) </span>
<span id="t1e_3764" class="t s8_3764">PMC2_OVF (RO) </span>
<span id="t1f_3764" class="t s8_3764">PMC1_OVF (RO) </span>
<span id="t1g_3764" class="t s8_3764">PMC0_OVF (RO) </span>
<span id="t1h_3764" class="t s9_3764">Valid if CPUID.0AH:EAX[15:8] = 8; else reserved </span>
<span id="t1i_3764" class="t s8_3764">Ovf_UncorePMU </span>
<span id="t1j_3764" class="t s8_3764">61 </span>
<span id="t1k_3764" class="t s8_3764">Trace_ToPA_PMI </span>
<span id="t1l_3764" class="t s8_3764">55 </span>
<span id="t1m_3764" class="t s8_3764">62 </span>
<span id="t1n_3764" class="t s8_3764">FIXED_CTR2 ClrOverflow </span>
<span id="t1o_3764" class="t s8_3764">FIXED_CTR1 ClrOverflow </span>
<span id="t1p_3764" class="t s8_3764">FIXED_CTR0 ClrOverflow </span>
<span id="t1q_3764" class="t s8_3764">PMC7_ClrOvf (if PMC7 present) </span>
<span id="t1r_3764" class="t s8_3764">210 </span>
<span id="t1s_3764" class="t s8_3764">PMC6_ClrOvf (if PMC6 present) </span>
<span id="t1t_3764" class="t s8_3764">31 </span><span id="t1u_3764" class="t s8_3764">32 </span><span id="t1v_3764" class="t s8_3764">33 </span><span id="t1w_3764" class="t s8_3764">34 </span><span id="t1x_3764" class="t s8_3764">35 </span>
<span id="t1y_3764" class="t s9_3764">Reserved </span>
<span id="t1z_3764" class="t s8_3764">63 </span>
<span id="t20_3764" class="t s8_3764">ClrCondChgd </span>
<span id="t21_3764" class="t s8_3764">ClrOvfDSBuffer </span>
<span id="t22_3764" class="t s8_3764">87 </span><span id="t23_3764" class="t s8_3764">65 </span><span id="t24_3764" class="t s8_3764">43 </span>
<span id="t25_3764" class="t s8_3764">PMC5_ClrOvf (if PMC5 present) </span>
<span id="t26_3764" class="t s8_3764">PMC4_ClrOvf (if PMC4 present) </span>
<span id="t27_3764" class="t s8_3764">PMC3_ClrOvf </span>
<span id="t28_3764" class="t s8_3764">PMC2_ClrOvf </span>
<span id="t29_3764" class="t s8_3764">PMC1_ClrOvf </span>
<span id="t2a_3764" class="t s8_3764">PMC0_ClrOvf </span>
<span id="t2b_3764" class="t s9_3764">Valid if CPUID.0AH:EAX[15:8] = 8; else reserved </span>
<span id="t2c_3764" class="t s8_3764">ClrOvfUncore </span>
<span id="t2d_3764" class="t s8_3764">ClrTraceToPA_PMI </span>
<span id="t2e_3764" class="t s8_3764">61 </span>
<span id="t2f_3764" class="t s8_3764">55 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
