INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA-project/full_adder/vivado_prj/full_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'count' is not permitted [E:/FPGA-project/full_adder/vivado_prj/full_adder.srcs/sources_1/new/full_adder.v:32]
ERROR: [VRFC 10-8530] module 'full_adder' is ignored due to previous errors [E:/FPGA-project/full_adder/vivado_prj/full_adder.srcs/sources_1/new/full_adder.v:1]
