// Seed: 3148786837
module module_0 (
    input wire id_0,
    output tri1 id_1,
    input wand id_2,
    input tri1 id_3,
    input wor id_4,
    input wire id_5,
    input tri id_6#(
        .id_10((1)),
        .id_11(id_6 ^ 1 || id_2),
        .id_12((1) - id_6),
        .id_13(1)
    ),
    output tri1 id_7,
    output supply0 id_8
);
  assign id_8 = 1;
  tri0 id_14 = 1;
  wire id_15;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output tri1 id_2,
    output wor id_3,
    input supply0 id_4,
    output wand id_5,
    output wor id_6,
    input tri id_7,
    output uwire id_8,
    input wand id_9
    , id_21,
    input tri1 id_10,
    output wor id_11,
    output uwire id_12,
    inout supply1 id_13,
    output tri id_14,
    input wor id_15,
    output tri0 id_16,
    input uwire id_17,
    input supply0 id_18,
    input supply0 id_19
);
  assign id_8 = id_21;
  wire id_22;
  assign id_16 = id_7;
  module_0(
      id_9, id_16, id_1, id_19, id_9, id_19, id_4, id_11, id_12
  );
  assign id_14 = id_19;
endmodule
