Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Mar 16 09:16:39 2017
| Host         : Shinsekai running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -label_reused -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.052        0.000                      0                10054       -1.843      -14.125                     10                10014        0.264        0.000                       0                  4353  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clocks/clk_wiz/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0         {0.000 12.500}       25.000          40.000          
  clkfbout_clk_wiz_0         {0.000 12.500}       25.000          40.000          
gmii_rx_clk                  {0.000 4.000}        8.000           125.000         
sysclk_p                     {0.000 2.500}        5.000           200.000         
  CLKFBIN                    {0.000 2.500}        5.000           200.000         
  I                          {0.000 4.000}        8.000           125.000         
  clk_ipb_i                  {0.000 16.000}       32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clocks/clk_wiz/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0              22.174        0.000                      0                  443        0.108        0.000                      0                  443       12.100        0.000                       0                   245  
  clkfbout_clk_wiz_0                                                                                                                                                          23.592        0.000                       0                     3  
gmii_rx_clk                        0.136        0.000                      0                  734        0.060        0.000                      0                  734        3.232        0.000                       0                   368  
sysclk_p                           3.627        0.000                      0                   22        0.152        0.000                      0                   22        0.264        0.000                       0                    26  
  CLKFBIN                                                                                                                                                                      3.929        0.000                       0                     2  
  I                                0.052        0.000                      0                 6357        0.055        0.000                      0                 6357        3.358        0.000                       0                  2788  
  clk_ipb_i                       25.195        0.000                      0                 2321        0.076        0.000                      0                 2321       15.600        0.000                       0                   920  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_ipb_i           clk_out1_clk_wiz_0       31.244        0.000                      0                   20                                                                        
I                   gmii_rx_clk               0.320        0.000                      0                    5        2.566        0.000                      0                    5  
gmii_rx_clk         I                         2.454        0.000                      0                   14       -1.843      -14.125                     10                   14  
clk_ipb_i           I                         3.575        0.000                      0                    4        0.151        0.000                      0                    4  
clk_out1_clk_wiz_0  clk_ipb_i                24.089        0.000                      0                   20                                                                        
I                   clk_ipb_i                 6.037        0.000                      0                   11        0.161        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   I                   I                         5.453        0.000                      0                   33        0.325        0.000                      0                   33  
**async_default**   gmii_rx_clk         I                         4.688        0.000                      0                    1        0.231        0.000                      0                    1  
**async_default**   clk_ipb_i           clk_ipb_i                30.504        0.000                      0                   13        0.326        0.000                      0                   13  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       23.458        0.000                      0                   13        0.299        0.000                      0                   13  
**async_default**   I                   gmii_rx_clk               0.234        0.000                      0                    2        2.739        0.000                      0                    2  
**async_default**   gmii_rx_clk         gmii_rx_clk               4.485        0.000                      0                   34        0.256        0.000                      0                   34  
**async_default**   sysclk_p            sysclk_p                  3.012        0.000                      0                   17        0.676        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clocks/clk_wiz/inst/clk_in1
  To Clock:  clocks/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clocks/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocks/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.174ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/buffer_in/buf_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/buffer_in/data_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.672ns (27.905%)  route 1.736ns (72.095%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 26.252 - 25.000 ) 
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.444     1.444    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X48Y117        FDRE                                         r  slaves/slave_vfat3/buffer_in/buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.204     1.648 r  slaves/slave_vfat3/buffer_in/buf_reg[24]/Q
                         net (fo=1, routed)           0.540     2.188    slaves/slave_vfat3/buffer_in/buf_reg_n_0_[24]
    SLICE_X48Y118                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_10/I3
    SLICE_X48Y118        LUT4 (Prop_lut4_I3_O)        0.126     2.314 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_10/O
                         net (fo=1, routed)           0.537     2.851    slaves/slave_vfat3/buffer_in/data_out0_carry_i_10_n_0
    SLICE_X46Y118                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_3/I5
    SLICE_X46Y118        LUT6 (Prop_lut6_I5_O)        0.043     2.894 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.894    slaves/slave_vfat3/buffer_in/data_out0_carry_i_3_n_0
    SLICE_X46Y118                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry/S[1]
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.150 r  slaves/slave_vfat3/buffer_in/data_out0_carry/CO[3]
                         net (fo=5, routed)           0.326     3.476    slaves/slave_vfat3/buffer_in/data_out0_carry_n_0
    SLICE_X47Y117                                                     r  slaves/slave_vfat3/buffer_in/data_out[3]_i_1/I1
    SLICE_X47Y117        LUT3 (Prop_lut3_I1_O)        0.043     3.519 r  slaves/slave_vfat3/buffer_in/data_out[3]_i_1/O
                         net (fo=5, routed)           0.333     3.852    slaves/slave_vfat3/buffer_in/data_out[3]_i_1_n_0
    SLICE_X51Y118        FDRE                                         r  slaves/slave_vfat3/buffer_in/data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.252    26.252    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X51Y118        FDRE                                         r  slaves/slave_vfat3/buffer_in/data_out_reg[0]/C
                         clock pessimism              0.088    26.340    
                         clock uncertainty           -0.113    26.227    
    SLICE_X51Y118        FDRE (Setup_fdre_C_CE)      -0.201    26.026    slaves/slave_vfat3/buffer_in/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         26.026    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                 22.174    

Slack (MET) :             22.174ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/buffer_in/buf_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/buffer_in/data_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.672ns (27.905%)  route 1.736ns (72.095%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 26.252 - 25.000 ) 
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.444     1.444    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X48Y117        FDRE                                         r  slaves/slave_vfat3/buffer_in/buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.204     1.648 r  slaves/slave_vfat3/buffer_in/buf_reg[24]/Q
                         net (fo=1, routed)           0.540     2.188    slaves/slave_vfat3/buffer_in/buf_reg_n_0_[24]
    SLICE_X48Y118                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_10/I3
    SLICE_X48Y118        LUT4 (Prop_lut4_I3_O)        0.126     2.314 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_10/O
                         net (fo=1, routed)           0.537     2.851    slaves/slave_vfat3/buffer_in/data_out0_carry_i_10_n_0
    SLICE_X46Y118                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_3/I5
    SLICE_X46Y118        LUT6 (Prop_lut6_I5_O)        0.043     2.894 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.894    slaves/slave_vfat3/buffer_in/data_out0_carry_i_3_n_0
    SLICE_X46Y118                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry/S[1]
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.150 r  slaves/slave_vfat3/buffer_in/data_out0_carry/CO[3]
                         net (fo=5, routed)           0.326     3.476    slaves/slave_vfat3/buffer_in/data_out0_carry_n_0
    SLICE_X47Y117                                                     r  slaves/slave_vfat3/buffer_in/data_out[3]_i_1/I1
    SLICE_X47Y117        LUT3 (Prop_lut3_I1_O)        0.043     3.519 r  slaves/slave_vfat3/buffer_in/data_out[3]_i_1/O
                         net (fo=5, routed)           0.333     3.852    slaves/slave_vfat3/buffer_in/data_out[3]_i_1_n_0
    SLICE_X51Y118        FDRE                                         r  slaves/slave_vfat3/buffer_in/data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.252    26.252    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X51Y118        FDRE                                         r  slaves/slave_vfat3/buffer_in/data_out_reg[1]/C
                         clock pessimism              0.088    26.340    
                         clock uncertainty           -0.113    26.227    
    SLICE_X51Y118        FDRE (Setup_fdre_C_CE)      -0.201    26.026    slaves/slave_vfat3/buffer_in/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         26.026    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                 22.174    

Slack (MET) :             22.174ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/buffer_in/buf_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/buffer_in/data_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.672ns (27.905%)  route 1.736ns (72.095%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 26.252 - 25.000 ) 
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.444     1.444    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X48Y117        FDRE                                         r  slaves/slave_vfat3/buffer_in/buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.204     1.648 r  slaves/slave_vfat3/buffer_in/buf_reg[24]/Q
                         net (fo=1, routed)           0.540     2.188    slaves/slave_vfat3/buffer_in/buf_reg_n_0_[24]
    SLICE_X48Y118                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_10/I3
    SLICE_X48Y118        LUT4 (Prop_lut4_I3_O)        0.126     2.314 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_10/O
                         net (fo=1, routed)           0.537     2.851    slaves/slave_vfat3/buffer_in/data_out0_carry_i_10_n_0
    SLICE_X46Y118                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_3/I5
    SLICE_X46Y118        LUT6 (Prop_lut6_I5_O)        0.043     2.894 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.894    slaves/slave_vfat3/buffer_in/data_out0_carry_i_3_n_0
    SLICE_X46Y118                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry/S[1]
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.150 r  slaves/slave_vfat3/buffer_in/data_out0_carry/CO[3]
                         net (fo=5, routed)           0.326     3.476    slaves/slave_vfat3/buffer_in/data_out0_carry_n_0
    SLICE_X47Y117                                                     r  slaves/slave_vfat3/buffer_in/data_out[3]_i_1/I1
    SLICE_X47Y117        LUT3 (Prop_lut3_I1_O)        0.043     3.519 r  slaves/slave_vfat3/buffer_in/data_out[3]_i_1/O
                         net (fo=5, routed)           0.333     3.852    slaves/slave_vfat3/buffer_in/data_out[3]_i_1_n_0
    SLICE_X51Y118        FDRE                                         r  slaves/slave_vfat3/buffer_in/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.252    26.252    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X51Y118        FDRE                                         r  slaves/slave_vfat3/buffer_in/data_out_reg[2]/C
                         clock pessimism              0.088    26.340    
                         clock uncertainty           -0.113    26.227    
    SLICE_X51Y118        FDRE (Setup_fdre_C_CE)      -0.201    26.026    slaves/slave_vfat3/buffer_in/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         26.026    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                 22.174    

Slack (MET) :             22.174ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/buffer_in/buf_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/buffer_in/data_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.672ns (27.905%)  route 1.736ns (72.095%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 26.252 - 25.000 ) 
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.444     1.444    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X48Y117        FDRE                                         r  slaves/slave_vfat3/buffer_in/buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.204     1.648 r  slaves/slave_vfat3/buffer_in/buf_reg[24]/Q
                         net (fo=1, routed)           0.540     2.188    slaves/slave_vfat3/buffer_in/buf_reg_n_0_[24]
    SLICE_X48Y118                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_10/I3
    SLICE_X48Y118        LUT4 (Prop_lut4_I3_O)        0.126     2.314 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_10/O
                         net (fo=1, routed)           0.537     2.851    slaves/slave_vfat3/buffer_in/data_out0_carry_i_10_n_0
    SLICE_X46Y118                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_3/I5
    SLICE_X46Y118        LUT6 (Prop_lut6_I5_O)        0.043     2.894 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.894    slaves/slave_vfat3/buffer_in/data_out0_carry_i_3_n_0
    SLICE_X46Y118                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry/S[1]
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.150 r  slaves/slave_vfat3/buffer_in/data_out0_carry/CO[3]
                         net (fo=5, routed)           0.326     3.476    slaves/slave_vfat3/buffer_in/data_out0_carry_n_0
    SLICE_X47Y117                                                     r  slaves/slave_vfat3/buffer_in/data_out[3]_i_1/I1
    SLICE_X47Y117        LUT3 (Prop_lut3_I1_O)        0.043     3.519 r  slaves/slave_vfat3/buffer_in/data_out[3]_i_1/O
                         net (fo=5, routed)           0.333     3.852    slaves/slave_vfat3/buffer_in/data_out[3]_i_1_n_0
    SLICE_X51Y118        FDRE                                         r  slaves/slave_vfat3/buffer_in/data_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.252    26.252    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X51Y118        FDRE                                         r  slaves/slave_vfat3/buffer_in/data_out_reg[3]/C
                         clock pessimism              0.088    26.340    
                         clock uncertainty           -0.113    26.227    
    SLICE_X51Y118        FDRE (Setup_fdre_C_CE)      -0.201    26.026    slaves/slave_vfat3/buffer_in/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         26.026    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                 22.174    

Slack (MET) :             22.268ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/buffer_in/buf_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.672ns (28.050%)  route 1.724ns (71.950%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 26.312 - 25.000 ) 
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.444     1.444    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X48Y117        FDRE                                         r  slaves/slave_vfat3/buffer_in/buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.204     1.648 r  slaves/slave_vfat3/buffer_in/buf_reg[24]/Q
                         net (fo=1, routed)           0.540     2.188    slaves/slave_vfat3/buffer_in/buf_reg_n_0_[24]
    SLICE_X48Y118                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_10/I3
    SLICE_X48Y118        LUT4 (Prop_lut4_I3_O)        0.126     2.314 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_10/O
                         net (fo=1, routed)           0.537     2.851    slaves/slave_vfat3/buffer_in/data_out0_carry_i_10_n_0
    SLICE_X46Y118                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_3/I5
    SLICE_X46Y118        LUT6 (Prop_lut6_I5_O)        0.043     2.894 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.894    slaves/slave_vfat3/buffer_in/data_out0_carry_i_3_n_0
    SLICE_X46Y118                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry/S[1]
    SLICE_X46Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.150 r  slaves/slave_vfat3/buffer_in/data_out0_carry/CO[3]
                         net (fo=5, routed)           0.326     3.476    slaves/slave_vfat3/buffer_in/data_out0_carry_n_0
    SLICE_X47Y117                                                     r  slaves/slave_vfat3/buffer_in/data_out[3]_i_1/I1
    SLICE_X47Y117        LUT3 (Prop_lut3_I1_O)        0.043     3.519 r  slaves/slave_vfat3/buffer_in/data_out[3]_i_1/O
                         net (fo=5, routed)           0.320     3.840    slaves/slave_vfat3/buffer_in/data_out[3]_i_1_n_0
    SLICE_X47Y117        FDSE                                         r  slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.312    26.312    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X47Y117        FDSE                                         r  slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/C
                         clock pessimism              0.109    26.421    
                         clock uncertainty           -0.113    26.308    
    SLICE_X47Y117        FDSE (Setup_fdse_C_CE)      -0.201    26.107    slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]
  -------------------------------------------------------------------
                         required time                         26.107    
                         arrival time                          -3.840    
  -------------------------------------------------------------------
                         slack                                 22.268    

Slack (MET) :             22.268ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/buffer_in/buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 1.843ns (70.052%)  route 0.788ns (29.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 26.252 - 25.000 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.415     1.415    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y23         RAMB36E1                                     r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.800     3.215 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.788     4.002    slaves/slave_vfat3/buffer_in/dout[2]
    SLICE_X50Y118                                                     r  slaves/slave_vfat3/buffer_in/buf[2]_i_1/I0
    SLICE_X50Y118        LUT2 (Prop_lut2_I0_O)        0.043     4.045 r  slaves/slave_vfat3/buffer_in/buf[2]_i_1/O
                         net (fo=1, routed)           0.000     4.045    slaves/slave_vfat3/buffer_in/p_1_in[2]
    SLICE_X50Y118        FDRE                                         r  slaves/slave_vfat3/buffer_in/buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.252    26.252    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X50Y118        FDRE                                         r  slaves/slave_vfat3/buffer_in/buf_reg[2]/C
                         clock pessimism              0.108    26.360    
                         clock uncertainty           -0.113    26.247    
    SLICE_X50Y118        FDRE (Setup_fdre_C_D)        0.066    26.313    slaves/slave_vfat3/buffer_in/buf_reg[2]
  -------------------------------------------------------------------
                         required time                         26.313    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                 22.268    

Slack (MET) :             22.351ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/buffer_in/buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 1.843ns (72.151%)  route 0.711ns (27.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 26.312 - 25.000 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.415     1.415    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y23         RAMB36E1                                     r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.800     3.215 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.711     3.926    slaves/slave_vfat3/buffer_in/dout[6]
    SLICE_X49Y117                                                     r  slaves/slave_vfat3/buffer_in/buf[6]_i_1/I0
    SLICE_X49Y117        LUT2 (Prop_lut2_I0_O)        0.043     3.969 r  slaves/slave_vfat3/buffer_in/buf[6]_i_1/O
                         net (fo=1, routed)           0.000     3.969    slaves/slave_vfat3/buffer_in/p_1_in[6]
    SLICE_X49Y117        FDRE                                         r  slaves/slave_vfat3/buffer_in/buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.312    26.312    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X49Y117        FDRE                                         r  slaves/slave_vfat3/buffer_in/buf_reg[6]/C
                         clock pessimism              0.088    26.400    
                         clock uncertainty           -0.113    26.287    
    SLICE_X49Y117        FDRE (Setup_fdre_C_D)        0.033    26.320    slaves/slave_vfat3/buffer_in/buf_reg[6]
  -------------------------------------------------------------------
                         required time                         26.320    
                         arrival time                          -3.969    
  -------------------------------------------------------------------
                         slack                                 22.351    

Slack (MET) :             22.359ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/buffer_in/buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.843ns (72.340%)  route 0.705ns (27.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 26.312 - 25.000 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.415     1.415    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y23         RAMB36E1                                     r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      1.800     3.215 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[10]
                         net (fo=1, routed)           0.705     3.919    slaves/slave_vfat3/buffer_in/dout[10]
    SLICE_X49Y117                                                     r  slaves/slave_vfat3/buffer_in/buf[10]_i_1/I0
    SLICE_X49Y117        LUT2 (Prop_lut2_I0_O)        0.043     3.962 r  slaves/slave_vfat3/buffer_in/buf[10]_i_1/O
                         net (fo=1, routed)           0.000     3.962    slaves/slave_vfat3/buffer_in/p_1_in[10]
    SLICE_X49Y117        FDRE                                         r  slaves/slave_vfat3/buffer_in/buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.312    26.312    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X49Y117        FDRE                                         r  slaves/slave_vfat3/buffer_in/buf_reg[10]/C
                         clock pessimism              0.088    26.400    
                         clock uncertainty           -0.113    26.287    
    SLICE_X49Y117        FDRE (Setup_fdre_C_D)        0.034    26.321    slaves/slave_vfat3/buffer_in/buf_reg[10]
  -------------------------------------------------------------------
                         required time                         26.321    
                         arrival time                          -3.962    
  -------------------------------------------------------------------
                         slack                                 22.359    

Slack (MET) :             22.383ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/buffer_in/buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 1.851ns (72.692%)  route 0.695ns (27.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 26.311 - 25.000 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.415     1.415    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y23         RAMB36E1                                     r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      1.800     3.215 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=1, routed)           0.695     3.910    slaves/slave_vfat3/buffer_in/dout[13]
    SLICE_X47Y118                                                     r  slaves/slave_vfat3/buffer_in/buf[13]_i_1/I0
    SLICE_X47Y118        LUT2 (Prop_lut2_I0_O)        0.051     3.961 r  slaves/slave_vfat3/buffer_in/buf[13]_i_1/O
                         net (fo=1, routed)           0.000     3.961    slaves/slave_vfat3/buffer_in/p_1_in[13]
    SLICE_X47Y118        FDRE                                         r  slaves/slave_vfat3/buffer_in/buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.311    26.311    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X47Y118        FDRE                                         r  slaves/slave_vfat3/buffer_in/buf_reg[13]/C
                         clock pessimism              0.088    26.399    
                         clock uncertainty           -0.113    26.286    
    SLICE_X47Y118        FDRE (Setup_fdre_C_D)        0.058    26.344    slaves/slave_vfat3/buffer_in/buf_reg[13]
  -------------------------------------------------------------------
                         required time                         26.344    
                         arrival time                          -3.961    
  -------------------------------------------------------------------
                         slack                                 22.383    

Slack (MET) :             22.395ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/buffer_in/buf_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 1.843ns (73.584%)  route 0.662ns (26.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 26.253 - 25.000 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.415     1.415    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y23         RAMB36E1                                     r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      1.800     3.215 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[22]
                         net (fo=1, routed)           0.662     3.876    slaves/slave_vfat3/buffer_in/dout[22]
    SLICE_X50Y117                                                     r  slaves/slave_vfat3/buffer_in/buf[22]_i_1/I0
    SLICE_X50Y117        LUT2 (Prop_lut2_I0_O)        0.043     3.919 r  slaves/slave_vfat3/buffer_in/buf[22]_i_1/O
                         net (fo=1, routed)           0.000     3.919    slaves/slave_vfat3/buffer_in/p_1_in[22]
    SLICE_X50Y117        FDRE                                         r  slaves/slave_vfat3/buffer_in/buf_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.253    26.253    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X50Y117        FDRE                                         r  slaves/slave_vfat3/buffer_in/buf_reg[22]/C
                         clock pessimism              0.108    26.361    
                         clock uncertainty           -0.113    26.248    
    SLICE_X50Y117        FDRE (Setup_fdre_C_D)        0.066    26.314    slaves/slave_vfat3/buffer_in/buf_reg[22]
  -------------------------------------------------------------------
                         required time                         26.314    
                         arrival time                          -3.919    
  -------------------------------------------------------------------
                         slack                                 22.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.616     0.616    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X49Y123        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE (Prop_fdce_C_Q)         0.100     0.716 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.055     0.771    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[9]
    SLICE_X49Y123        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.832     0.832    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X49Y123        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.216     0.616    
    SLICE_X49Y123        FDCE (Hold_fdce_C_D)         0.047     0.663    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.626     0.626    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X45Y114        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDCE (Prop_fdce_C_Q)         0.100     0.726 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.055     0.781    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X45Y114        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.844     0.844    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X45Y114        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.218     0.626    
    SLICE_X45Y114        FDCE (Hold_fdce_C_D)         0.047     0.673    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.617     0.617    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X49Y122        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDCE (Prop_fdce_C_Q)         0.100     0.717 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.772    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[0]
    SLICE_X49Y122        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.834     0.834    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X49Y122        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.217     0.617    
    SLICE_X49Y122        FDCE (Hold_fdce_C_D)         0.047     0.664    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.583     0.583    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X51Y124        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDCE (Prop_fdce_C_Q)         0.100     0.683 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     0.738    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[5]
    SLICE_X51Y124        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.799     0.799    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X51Y124        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.216     0.583    
    SLICE_X51Y124        FDCE (Hold_fdce_C_D)         0.047     0.630    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.625     0.625    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X45Y116        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.100     0.725 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     0.780    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X45Y116        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.842     0.842    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X45Y116        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.217     0.625    
    SLICE_X45Y116        FDCE (Hold_fdce_C_D)         0.047     0.672    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.615     0.615    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X49Y124        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDCE (Prop_fdce_C_Q)         0.100     0.715 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     0.770    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[1]
    SLICE_X49Y124        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.831     0.831    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X49Y124        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.216     0.615    
    SLICE_X49Y124        FDCE (Hold_fdce_C_D)         0.047     0.662    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.615     0.615    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X49Y124        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDCE (Prop_fdce_C_Q)         0.100     0.715 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.055     0.770    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[4]
    SLICE_X49Y124        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.831     0.831    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X49Y124        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.216     0.615    
    SLICE_X49Y124        FDCE (Hold_fdce_C_D)         0.047     0.662    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.620     0.620    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y128        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y128        FDPE (Prop_fdpe_C_Q)         0.100     0.720 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.775    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X43Y128        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.837     0.837    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y128        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.217     0.620    
    SLICE_X43Y128        FDPE (Hold_fdpe_C_D)         0.047     0.667    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.627     0.627    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X44Y112        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.100     0.727 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.057     0.784    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[4]
    SLICE_X44Y112        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.845     0.845    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X44Y112        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.218     0.627    
    SLICE_X44Y112        FDCE (Hold_fdce_C_D)         0.047     0.674    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.625     0.625    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X45Y116        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.100     0.725 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.055     0.780    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[9]
    SLICE_X45Y116        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.842     0.842    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X45Y116        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.217     0.625    
    SLICE_X45Y116        FDCE (Hold_fdce_C_D)         0.044     0.669    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X2Y24     slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X2Y23     slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         25.000      23.592     BUFGCTRL_X0Y3    clocks/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X41Y117    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
Min Period        n/a     FDPE/C              n/a            0.750         25.000      24.250     SLICE_X42Y117    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         25.000      24.250     SLICE_X49Y122    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.750         25.000      24.250     SLICE_X49Y124    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         25.000      24.250     SLICE_X50Y125    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         25.000      24.250     SLICE_X49Y124    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         12.500      12.100     SLICE_X49Y122    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         12.500      12.100     SLICE_X49Y122    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         12.500      12.100     SLICE_X49Y124    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         12.500      12.100     SLICE_X49Y124    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         12.500      12.100     SLICE_X49Y124    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         12.500      12.100     SLICE_X49Y123    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         12.500      12.100     SLICE_X47Y124    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         12.500      12.100     SLICE_X49Y122    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         12.500      12.100     SLICE_X49Y122    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X50Y118    slaves/slave_vfat3/buffer_in/buf_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         12.500      12.150     SLICE_X47Y121    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         12.500      12.150     SLICE_X47Y121    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         12.500      12.150     SLICE_X47Y121    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         12.500      12.150     SLICE_X47Y121    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         12.500      12.150     SLICE_X47Y121    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         12.500      12.150     SLICE_X47Y121    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         12.500      12.150     SLICE_X47Y121    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X46Y119    slaves/slave_vfat3/BC_block/BCd_int_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X44Y120    slaves/slave_vfat3/BC_block/BCd_int_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X46Y119    slaves/slave_vfat3/BC_block/BCd_int_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clocks/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         25.000      23.592     BUFGCTRL_X0Y4    clocks/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  gmii_rx_clk
  To Clock:  gmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 gmii_rxd[0]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 3.753ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 9.428 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  gmii_rxd[0] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[0]
    U30                                                               r  gmii_rxd_IBUF[0]_inst/I
    U30                  IBUF (Prop_ibuf_I_O)         0.830     6.330 r  gmii_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     6.330    eth/gmii_rxd_IBUF[0]
    IDELAY_X0Y119                                                     r  eth/iodelgen[0].iodelay/IDATAIN
    IDELAY_X0Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.253 r  eth/iodelgen[0].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.253    eth/gmii_rxd_del[0]
    ILOGIC_X0Y119        FDRE                                         r  eth/rxd_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9                                                        r  eth/bufio0/I
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.118     9.428    eth/rx_clk_io
    ILOGIC_X0Y119        FDRE                                         r  eth/rxd_r_reg[0]/C
                         clock pessimism              0.000     9.428    
                         clock uncertainty           -0.035     9.393    
    ILOGIC_X0Y119        FDRE (Setup_fdre_C_D)       -0.003     9.390    eth/rxd_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.390    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 gmii_rxd[7]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 3.746ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 9.425 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  gmii_rxd[7] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[7]
    T28                                                               r  gmii_rxd_IBUF[7]_inst/I
    T28                  IBUF (Prop_ibuf_I_O)         0.822     6.322 r  gmii_rxd_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     6.322    eth/gmii_rxd_IBUF[7]
    IDELAY_X0Y127                                                     r  eth/iodelgen[7].iodelay/IDATAIN
    IDELAY_X0Y127        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.246 r  eth/iodelgen[7].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.246    eth/gmii_rxd_del[7]
    ILOGIC_X0Y127        FDRE                                         r  eth/rxd_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9                                                        r  eth/bufio0/I
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.115     9.425    eth/rx_clk_io
    ILOGIC_X0Y127        FDRE                                         r  eth/rxd_r_reg[7]/C
                         clock pessimism              0.000     9.425    
                         clock uncertainty           -0.035     9.390    
    ILOGIC_X0Y127        FDRE (Setup_fdre_C_D)       -0.003     9.387    eth/rxd_r_reg[7]
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 gmii_rx_dv
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rx_dv_r_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 3.742ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 9.425 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  gmii_rx_dv (IN)
                         net (fo=0)                   0.000     5.500    gmii_rx_dv
    R28                                                               r  gmii_rx_dv_IBUF_inst/I
    R28                  IBUF (Prop_ibuf_I_O)         0.818     6.318 r  gmii_rx_dv_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.318    eth/gmii_rx_dv_IBUF
    IDELAY_X0Y128                                                     r  eth/iodelay_dv/IDATAIN
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.242 r  eth/iodelay_dv/DATAOUT
                         net (fo=1, routed)           0.000     9.242    eth/gmii_rx_dv_del
    ILOGIC_X0Y128        FDRE                                         r  eth/rx_dv_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9                                                        r  eth/bufio0/I
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.115     9.425    eth/rx_clk_io
    ILOGIC_X0Y128        FDRE                                         r  eth/rx_dv_r_reg/C
                         clock pessimism              0.000     9.425    
                         clock uncertainty           -0.035     9.390    
    ILOGIC_X0Y128        FDRE (Setup_fdre_C_D)       -0.003     9.387    eth/rx_dv_r_reg
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 gmii_rxd[3]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 3.734ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 9.423 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  gmii_rxd[3] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[3]
    U28                                                               r  gmii_rxd_IBUF[3]_inst/I
    U28                  IBUF (Prop_ibuf_I_O)         0.811     6.311 r  gmii_rxd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     6.311    eth/gmii_rxd_IBUF[3]
    IDELAY_X0Y123                                                     r  eth/iodelgen[3].iodelay/IDATAIN
    IDELAY_X0Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.234 r  eth/iodelgen[3].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.234    eth/gmii_rxd_del[3]
    ILOGIC_X0Y123        FDRE                                         r  eth/rxd_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9                                                        r  eth/bufio0/I
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.113     9.423    eth/rx_clk_io
    ILOGIC_X0Y123        FDRE                                         r  eth/rxd_r_reg[3]/C
                         clock pessimism              0.000     9.423    
                         clock uncertainty           -0.035     9.388    
    ILOGIC_X0Y123        FDRE (Setup_fdre_C_D)       -0.003     9.385    eth/rxd_r_reg[3]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 gmii_rxd[5]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 3.734ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 9.423 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  gmii_rxd[5] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[5]
    T27                                                               r  gmii_rxd_IBUF[5]_inst/I
    T27                  IBUF (Prop_ibuf_I_O)         0.810     6.310 r  gmii_rxd_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     6.310    eth/gmii_rxd_IBUF[5]
    IDELAY_X0Y125                                                     r  eth/iodelgen[5].iodelay/IDATAIN
    IDELAY_X0Y125        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.234 r  eth/iodelgen[5].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.234    eth/gmii_rxd_del[5]
    ILOGIC_X0Y125        FDRE                                         r  eth/rxd_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9                                                        r  eth/bufio0/I
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.113     9.423    eth/rx_clk_io
    ILOGIC_X0Y125        FDRE                                         r  eth/rxd_r_reg[5]/C
                         clock pessimism              0.000     9.423    
                         clock uncertainty           -0.035     9.388    
    ILOGIC_X0Y125        FDRE (Setup_fdre_C_D)       -0.003     9.385    eth/rxd_r_reg[5]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 gmii_rxd[6]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 3.731ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 9.423 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  gmii_rxd[6] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[6]
    T26                                                               r  gmii_rxd_IBUF[6]_inst/I
    T26                  IBUF (Prop_ibuf_I_O)         0.807     6.307 r  gmii_rxd_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     6.307    eth/gmii_rxd_IBUF[6]
    IDELAY_X0Y126                                                     r  eth/iodelgen[6].iodelay/IDATAIN
    IDELAY_X0Y126        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.231 r  eth/iodelgen[6].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.231    eth/gmii_rxd_del[6]
    ILOGIC_X0Y126        FDRE                                         r  eth/rxd_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9                                                        r  eth/bufio0/I
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.113     9.423    eth/rx_clk_io
    ILOGIC_X0Y126        FDRE                                         r  eth/rxd_r_reg[6]/C
                         clock pessimism              0.000     9.423    
                         clock uncertainty           -0.035     9.388    
    ILOGIC_X0Y126        FDRE (Setup_fdre_C_D)       -0.003     9.385    eth/rxd_r_reg[6]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 gmii_rxd[2]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 3.719ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 9.425 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  gmii_rxd[2] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[2]
    T25                                                               r  gmii_rxd_IBUF[2]_inst/I
    T25                  IBUF (Prop_ibuf_I_O)         0.795     6.295 r  gmii_rxd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     6.295    eth/gmii_rxd_IBUF[2]
    IDELAY_X0Y122                                                     r  eth/iodelgen[2].iodelay/IDATAIN
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.219 r  eth/iodelgen[2].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.219    eth/gmii_rxd_del[2]
    ILOGIC_X0Y122        FDRE                                         r  eth/rxd_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9                                                        r  eth/bufio0/I
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.115     9.425    eth/rx_clk_io
    ILOGIC_X0Y122        FDRE                                         r  eth/rxd_r_reg[2]/C
                         clock pessimism              0.000     9.425    
                         clock uncertainty           -0.035     9.390    
    ILOGIC_X0Y122        FDRE (Setup_fdre_C_D)       -0.003     9.387    eth/rxd_r_reg[2]
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 gmii_rxd[1]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 3.717ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 9.425 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  gmii_rxd[1] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[1]
    U25                                                               r  gmii_rxd_IBUF[1]_inst/I
    U25                  IBUF (Prop_ibuf_I_O)         0.793     6.293 r  gmii_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     6.293    eth/gmii_rxd_IBUF[1]
    IDELAY_X0Y121                                                     r  eth/iodelgen[1].iodelay/IDATAIN
    IDELAY_X0Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.217 r  eth/iodelgen[1].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.217    eth/gmii_rxd_del[1]
    ILOGIC_X0Y121        FDRE                                         r  eth/rxd_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9                                                        r  eth/bufio0/I
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.115     9.425    eth/rx_clk_io
    ILOGIC_X0Y121        FDRE                                         r  eth/rxd_r_reg[1]/C
                         clock pessimism              0.000     9.425    
                         clock uncertainty           -0.035     9.390    
    ILOGIC_X0Y121        FDRE (Setup_fdre_C_D)       -0.003     9.387    eth/rxd_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gmii_rx_er
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rx_er_r_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 3.719ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 9.430 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  gmii_rx_er (IN)
                         net (fo=0)                   0.000     5.500    gmii_rx_er
    V26                                                               r  gmii_rx_er_IBUF_inst/I
    V26                  IBUF (Prop_ibuf_I_O)         0.796     6.296 r  gmii_rx_er_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.296    eth/gmii_rx_er_IBUF
    IDELAY_X0Y118                                                     r  eth/iodelay_er/IDATAIN
    IDELAY_X0Y118        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.219 r  eth/iodelay_er/DATAOUT
                         net (fo=1, routed)           0.000     9.219    eth/gmii_rx_er_del
    ILOGIC_X0Y118        FDRE                                         r  eth/rx_er_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9                                                        r  eth/bufio0/I
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.120     9.430    eth/rx_clk_io
    ILOGIC_X0Y118        FDRE                                         r  eth/rx_er_r_reg/C
                         clock pessimism              0.000     9.430    
                         clock uncertainty           -0.035     9.395    
    ILOGIC_X0Y118        FDRE (Setup_fdre_C_D)       -0.003     9.392    eth/rx_er_r_reg
  -------------------------------------------------------------------
                         required time                          9.392    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 gmii_rxd[4]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 3.683ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 9.437 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  gmii_rxd[4] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[4]
    R19                                                               r  gmii_rxd_IBUF[4]_inst/I
    R19                  IBUF (Prop_ibuf_I_O)         0.759     6.259 r  gmii_rxd_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     6.259    eth/gmii_rxd_IBUF[4]
    IDELAY_X0Y149                                                     r  eth/iodelgen[4].iodelay/IDATAIN
    IDELAY_X0Y149        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.183 r  eth/iodelgen[4].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.183    eth/gmii_rxd_del[4]
    ILOGIC_X0Y149        FDRE                                         r  eth/rxd_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9                                                        r  eth/bufio0/I
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.127     9.437    eth/rx_clk_io
    ILOGIC_X0Y149        FDRE                                         r  eth/rxd_r_reg[4]/C
                         clock pessimism              0.000     9.437    
                         clock uncertainty           -0.035     9.402    
    ILOGIC_X0Y149        FDRE (Setup_fdre_C_D)       -0.003     9.399    eth/rxd_r_reg[4]
  -------------------------------------------------------------------
                         required time                          9.399    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  0.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_7/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/SP/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.091ns (60.496%)  route 0.059ns (39.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.272     1.219    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X7Y136         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.091     1.310 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_7/Q
                         net (fo=2, routed)           0.059     1.370    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/D
    SLICE_X6Y136         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.308     1.458    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/WCLK
    SLICE_X6Y136         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/SP/CLK
                         clock pessimism             -0.228     1.230    
    SLICE_X6Y136         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.079     1.309    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/SP
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.272     1.219    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X7Y136         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.091     1.310 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4/Q
                         net (fo=2, routed)           0.054     1.364    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/D
    SLICE_X6Y136         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.308     1.458    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/WCLK
    SLICE_X6Y136         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
                         clock pessimism             -0.228     1.230    
    SLICE_X6Y136         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     1.298    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_1/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.272     1.219    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X7Y136         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.100     1.319 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_1/Q
                         net (fo=1, routed)           0.096     1.415    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/DIB1
    SLICE_X6Y137         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.309     1.459    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y137         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
                         clock pessimism             -0.226     1.233    
    SLICE_X6Y137         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.348    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_7/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD/D
                            (rising edge-triggered cell SRL16E clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.091ns (39.509%)  route 0.139ns (60.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.267     1.214    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X0Y129         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.091     1.305 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_7/Q
                         net (fo=2, routed)           0.139     1.445    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1[7]
    SLICE_X2Y129         SRL16E                                       r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.301     1.451    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X2Y129         SRL16E                                       r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD/CLK
                         clock pessimism             -0.225     1.226    
    SLICE_X2Y129         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.344    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG3/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV2/D
                            (rising edge-triggered cell SRL16E clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.296     1.243    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X11Y128        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDRE (Prop_fdre_C_Q)         0.100     1.343 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG3/Q
                         net (fo=2, routed)           0.103     1.447    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG3
    SLICE_X10Y128        SRL16E                                       r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.332     1.482    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X10Y128        SRL16E                                       r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV2/CLK
                         clock pessimism             -0.228     1.254    
    SLICE_X10Y128        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.340    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV2
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.268     1.215    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X5Y130         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDRE (Prop_fdre_C_Q)         0.100     1.315 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync/Q
                         net (fo=1, routed)           0.055     1.370    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync1
    SLICE_X5Y130         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.303     1.453    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X5Y130         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg/C
                         clock pessimism             -0.238     1.215    
    SLICE_X5Y130         FDRE (Hold_fdre_C_D)         0.047     1.262    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG1_OUT/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG2_OUT/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.264     1.211    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X4Y126         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG1_OUT/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE (Prop_fdre_C_Q)         0.100     1.311 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG1_OUT/Q
                         net (fo=1, routed)           0.060     1.371    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG1_OUT
    SLICE_X4Y126         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG2_OUT/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.298     1.448    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X4Y126         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG2_OUT/C
                         clock pessimism             -0.237     1.211    
    SLICE_X4Y126         FDRE (Hold_fdre_C_D)         0.047     1.258    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG2_OUT
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.272     1.219    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X7Y136         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.091     1.310 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4/Q
                         net (fo=2, routed)           0.106     1.417    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/D
    SLICE_X6Y136         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.308     1.458    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/WCLK
    SLICE_X6Y136         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP/CLK
                         clock pessimism             -0.228     1.230    
    SLICE_X6Y136         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     1.302    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tuser/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (42.087%)  route 0.138ns (57.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.272     1.219    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X5Y135         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tuser/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.100     1.319 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tuser/Q
                         net (fo=1, routed)           0.138     1.457    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/DIA1
    SLICE_X6Y137         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.309     1.459    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y137         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
                         clock pessimism             -0.226     1.233    
    SLICE_X6Y137         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.341    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_2/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.312%)  route 0.062ns (32.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.267     1.214    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X0Y129         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.100     1.314 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_2/Q
                         net (fo=2, routed)           0.062     1.376    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1[2]
    SLICE_X1Y129                                                      r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_glue_set/I3
    SLICE_X1Y129         LUT6 (Prop_lut6_I3_O)        0.028     1.404 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_glue_set/O
                         net (fo=1, routed)           0.000     1.404    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_glue_set
    SLICE_X1Y129         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.301     1.451    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X1Y129         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT/C
                         clock pessimism             -0.226     1.225    
    SLICE_X1Y129         FDRE (Hold_fdre_C_D)         0.060     1.285    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gmii_rx_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I      n/a            1.851         8.000       6.149      BUFR_X0Y9      eth/bufr0/I
Min Period        n/a     BUFIO/I     n/a            1.249         8.000       6.751      BUFIO_X0Y9     eth/bufio0/I
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y128  eth/rx_dv_r_reg/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y118  eth/rx_er_r_reg/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y119  eth/rxd_r_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y121  eth/rxd_r_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y122  eth/rxd_r_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y123  eth/rxd_r_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y149  eth/rxd_r_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y125  eth/rxd_r_reg[5]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y137   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y137   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y137   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y137   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y137   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y137   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y137   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y137   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y136   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y136   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y137   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y137   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y137   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y137   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y137   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y137   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y137   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y137   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y137   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y137   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/d17_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 1.043ns (75.655%)  route 0.336ns (24.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 9.370 - 5.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.443     4.741    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y128        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.741 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.336     6.076    clocks/clkdiv/rst_b
    SLICE_X38Y127                                                     r  clocks/clkdiv/d17_i_1/I1
    SLICE_X38Y127        LUT3 (Prop_lut3_I1_O)        0.043     6.119 r  clocks/clkdiv/d17_i_1/O
                         net (fo=1, routed)           0.000     6.119    clocks/clkdiv/d17_i_1_n_0
    SLICE_X38Y127        FDRE                                         r  clocks/clkdiv/d17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.311     9.370    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y127        FDRE                                         r  clocks/clkdiv/d17_reg/C
                         clock pessimism              0.347     9.718    
                         clock uncertainty           -0.035     9.682    
    SLICE_X38Y127        FDRE (Setup_fdre_C_D)        0.064     9.746    clocks/clkdiv/d17_reg
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.805ns (71.422%)  route 0.322ns (28.578%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 9.370 - 5.000 ) 
    Source Clock Delay      (SCD):    4.737ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.439     4.737    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y124        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y124        FDCE (Prop_fdce_C_Q)         0.223     4.960 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.315     5.275    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X39Y124                                                     r  clocks/clkdiv/cnt_reg[0]_i_1/S[1]
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.585 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.592    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X39Y125                                                     r  clocks/clkdiv/cnt_reg[4]_i_1/CI
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.645 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.645    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X39Y126                                                     r  clocks/clkdiv/cnt_reg[8]_i_1/CI
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.698 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.698    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X39Y127                                                     r  clocks/clkdiv/cnt_reg[12]_i_1/CI
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.864 r  clocks/clkdiv/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.864    clocks/clkdiv/cnt_reg[12]_i_1_n_6
    SLICE_X39Y127        FDCE                                         r  clocks/clkdiv/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.311     9.370    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y127        FDCE                                         r  clocks/clkdiv/cnt_reg[13]/C
                         clock pessimism              0.326     9.697    
                         clock uncertainty           -0.035     9.661    
    SLICE_X39Y127        FDCE (Setup_fdce_C_D)        0.049     9.710    clocks/clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                          -5.864    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.803ns (71.371%)  route 0.322ns (28.629%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 9.371 - 5.000 ) 
    Source Clock Delay      (SCD):    4.737ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.439     4.737    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y124        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y124        FDCE (Prop_fdce_C_Q)         0.223     4.960 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.315     5.275    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X39Y124                                                     r  clocks/clkdiv/cnt_reg[0]_i_1/S[1]
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.585 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.592    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X39Y125                                                     r  clocks/clkdiv/cnt_reg[4]_i_1/CI
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.645 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.645    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X39Y126                                                     r  clocks/clkdiv/cnt_reg[8]_i_1/CI
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.698 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.698    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X39Y127                                                     r  clocks/clkdiv/cnt_reg[12]_i_1/CI
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.751 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.751    clocks/clkdiv/cnt_reg[12]_i_1_n_0
    SLICE_X39Y128                                                     r  clocks/clkdiv/cnt_reg[16]_i_1/CI
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.862 r  clocks/clkdiv/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.862    clocks/clkdiv/cnt_reg[16]_i_1_n_7
    SLICE_X39Y128        FDCE                                         r  clocks/clkdiv/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.312     9.371    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y128        FDCE                                         r  clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism              0.326     9.698    
                         clock uncertainty           -0.035     9.662    
    SLICE_X39Y128        FDCE (Setup_fdce_C_D)        0.049     9.711    clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.711    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.788ns (70.984%)  route 0.322ns (29.016%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 9.370 - 5.000 ) 
    Source Clock Delay      (SCD):    4.737ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.439     4.737    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y124        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y124        FDCE (Prop_fdce_C_Q)         0.223     4.960 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.315     5.275    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X39Y124                                                     r  clocks/clkdiv/cnt_reg[0]_i_1/S[1]
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.585 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.592    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X39Y125                                                     r  clocks/clkdiv/cnt_reg[4]_i_1/CI
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.645 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.645    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X39Y126                                                     r  clocks/clkdiv/cnt_reg[8]_i_1/CI
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.698 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.698    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X39Y127                                                     r  clocks/clkdiv/cnt_reg[12]_i_1/CI
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     5.847 r  clocks/clkdiv/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.847    clocks/clkdiv/cnt_reg[12]_i_1_n_4
    SLICE_X39Y127        FDCE                                         r  clocks/clkdiv/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.311     9.370    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y127        FDCE                                         r  clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism              0.326     9.697    
                         clock uncertainty           -0.035     9.661    
    SLICE_X39Y127        FDCE (Setup_fdce_C_D)        0.049     9.710    clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.752ns (70.012%)  route 0.322ns (29.988%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 9.369 - 5.000 ) 
    Source Clock Delay      (SCD):    4.737ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.439     4.737    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y124        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y124        FDCE (Prop_fdce_C_Q)         0.223     4.960 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.315     5.275    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X39Y124                                                     r  clocks/clkdiv/cnt_reg[0]_i_1/S[1]
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.585 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.592    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X39Y125                                                     r  clocks/clkdiv/cnt_reg[4]_i_1/CI
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.645 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.645    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X39Y126                                                     r  clocks/clkdiv/cnt_reg[8]_i_1/CI
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.811 r  clocks/clkdiv/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.811    clocks/clkdiv/cnt_reg[8]_i_1_n_6
    SLICE_X39Y126        FDCE                                         r  clocks/clkdiv/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.310     9.369    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y126        FDCE                                         r  clocks/clkdiv/cnt_reg[9]/C
                         clock pessimism              0.326     9.696    
                         clock uncertainty           -0.035     9.660    
    SLICE_X39Y126        FDCE (Setup_fdce_C_D)        0.049     9.709    clocks/clkdiv/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.709    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.750ns (69.956%)  route 0.322ns (30.044%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 9.370 - 5.000 ) 
    Source Clock Delay      (SCD):    4.737ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.439     4.737    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y124        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y124        FDCE (Prop_fdce_C_Q)         0.223     4.960 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.315     5.275    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X39Y124                                                     r  clocks/clkdiv/cnt_reg[0]_i_1/S[1]
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.585 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.592    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X39Y125                                                     r  clocks/clkdiv/cnt_reg[4]_i_1/CI
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.645 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.645    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X39Y126                                                     r  clocks/clkdiv/cnt_reg[8]_i_1/CI
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.698 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.698    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X39Y127                                                     r  clocks/clkdiv/cnt_reg[12]_i_1/CI
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.809 r  clocks/clkdiv/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.809    clocks/clkdiv/cnt_reg[12]_i_1_n_7
    SLICE_X39Y127        FDCE                                         r  clocks/clkdiv/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.311     9.370    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y127        FDCE                                         r  clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism              0.326     9.697    
                         clock uncertainty           -0.035     9.661    
    SLICE_X39Y127        FDCE (Setup_fdce_C_D)        0.049     9.710    clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                          -5.809    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.750ns (69.956%)  route 0.322ns (30.044%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 9.370 - 5.000 ) 
    Source Clock Delay      (SCD):    4.737ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.439     4.737    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y124        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y124        FDCE (Prop_fdce_C_Q)         0.223     4.960 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.315     5.275    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X39Y124                                                     r  clocks/clkdiv/cnt_reg[0]_i_1/S[1]
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.585 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.592    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X39Y125                                                     r  clocks/clkdiv/cnt_reg[4]_i_1/CI
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.645 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.645    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X39Y126                                                     r  clocks/clkdiv/cnt_reg[8]_i_1/CI
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.698 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.698    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X39Y127                                                     r  clocks/clkdiv/cnt_reg[12]_i_1/CI
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.809 r  clocks/clkdiv/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.809    clocks/clkdiv/cnt_reg[12]_i_1_n_5
    SLICE_X39Y127        FDCE                                         r  clocks/clkdiv/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.311     9.370    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y127        FDCE                                         r  clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism              0.326     9.697    
                         clock uncertainty           -0.035     9.661    
    SLICE_X39Y127        FDCE (Setup_fdce_C_D)        0.049     9.710    clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                          -5.809    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             3.916ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.735ns (69.530%)  route 0.322ns (30.470%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 9.369 - 5.000 ) 
    Source Clock Delay      (SCD):    4.737ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.439     4.737    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y124        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y124        FDCE (Prop_fdce_C_Q)         0.223     4.960 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.315     5.275    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X39Y124                                                     r  clocks/clkdiv/cnt_reg[0]_i_1/S[1]
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.585 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.592    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X39Y125                                                     r  clocks/clkdiv/cnt_reg[4]_i_1/CI
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.645 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.645    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X39Y126                                                     r  clocks/clkdiv/cnt_reg[8]_i_1/CI
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     5.794 r  clocks/clkdiv/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.794    clocks/clkdiv/cnt_reg[8]_i_1_n_4
    SLICE_X39Y126        FDCE                                         r  clocks/clkdiv/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.310     9.369    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y126        FDCE                                         r  clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism              0.326     9.696    
                         clock uncertainty           -0.035     9.660    
    SLICE_X39Y126        FDCE (Setup_fdce_C_D)        0.049     9.709    clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.709    
                         arrival time                          -5.794    
  -------------------------------------------------------------------
                         slack                                  3.916    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.699ns (68.455%)  route 0.322ns (31.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 9.368 - 5.000 ) 
    Source Clock Delay      (SCD):    4.737ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.439     4.737    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y124        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y124        FDCE (Prop_fdce_C_Q)         0.223     4.960 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.315     5.275    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X39Y124                                                     r  clocks/clkdiv/cnt_reg[0]_i_1/S[1]
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.585 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.592    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X39Y125                                                     r  clocks/clkdiv/cnt_reg[4]_i_1/CI
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.758 r  clocks/clkdiv/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.758    clocks/clkdiv/cnt_reg[4]_i_1_n_6
    SLICE_X39Y125        FDCE                                         r  clocks/clkdiv/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.309     9.368    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y125        FDCE                                         r  clocks/clkdiv/cnt_reg[5]/C
                         clock pessimism              0.326     9.695    
                         clock uncertainty           -0.035     9.659    
    SLICE_X39Y125        FDCE (Setup_fdce_C_D)        0.049     9.708    clocks/clkdiv/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.708    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.697ns (68.393%)  route 0.322ns (31.607%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 9.369 - 5.000 ) 
    Source Clock Delay      (SCD):    4.737ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.439     4.737    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y124        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y124        FDCE (Prop_fdce_C_Q)         0.223     4.960 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.315     5.275    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X39Y124                                                     r  clocks/clkdiv/cnt_reg[0]_i_1/S[1]
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.585 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.007     5.592    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X39Y125                                                     r  clocks/clkdiv/cnt_reg[4]_i_1/CI
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.645 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.645    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X39Y126                                                     r  clocks/clkdiv/cnt_reg[8]_i_1/CI
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.756 r  clocks/clkdiv/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.756    clocks/clkdiv/cnt_reg[8]_i_1_n_5
    SLICE_X39Y126        FDCE                                         r  clocks/clkdiv/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.310     9.369    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y126        FDCE                                         r  clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism              0.326     9.696    
                         clock uncertainty           -0.035     9.660    
    SLICE_X39Y126        FDCE (Setup_fdce_C_D)        0.049     9.709    clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.709    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                  3.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clocks/d17_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/nuke_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.171ns (71.439%)  route 0.068ns (28.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.618     2.115    clocks/clk200_BUFG
    SLICE_X38Y125        FDRE                                         r  clocks/d17_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.107     2.222 r  clocks/d17_d_reg/Q
                         net (fo=3, routed)           0.068     2.291    clocks/clkdiv/d17_d
    SLICE_X38Y125                                                     r  clocks/clkdiv/nuke_d2_i_1/I2
    SLICE_X38Y125        LUT4 (Prop_lut4_I2_O)        0.064     2.355 r  clocks/clkdiv/nuke_d2_i_1/O
                         net (fo=1, routed)           0.000     2.355    clocks/clkdiv_n_2
    SLICE_X38Y125        FDRE                                         r  clocks/nuke_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.835     2.489    clocks/clk200_BUFG
    SLICE_X38Y125        FDRE                                         r  clocks/nuke_d2_reg/C
                         clock pessimism             -0.373     2.115    
    SLICE_X38Y125        FDRE (Hold_fdre_C_D)         0.087     2.202    clocks/nuke_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clocks/d17_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.171ns (71.141%)  route 0.069ns (28.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.618     2.115    clocks/clk200_BUFG
    SLICE_X38Y125        FDRE                                         r  clocks/d17_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.107     2.222 r  clocks/d17_d_reg/Q
                         net (fo=3, routed)           0.069     2.292    clocks/clkdiv/d17_d
    SLICE_X38Y125                                                     r  clocks/clkdiv/nuke_d_i_1/I2
    SLICE_X38Y125        LUT4 (Prop_lut4_I2_O)        0.064     2.356 r  clocks/clkdiv/nuke_d_i_1/O
                         net (fo=1, routed)           0.000     2.356    clocks/clkdiv_n_1
    SLICE_X38Y125        FDRE                                         r  clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.835     2.489    clocks/clk200_BUFG
    SLICE_X38Y125        FDRE                                         r  clocks/nuke_d_reg/C
                         clock pessimism             -0.373     2.115    
    SLICE_X38Y125        FDRE (Hold_fdre_C_D)         0.087     2.202    clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/d17_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.944%)  route 0.128ns (50.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.621     2.118    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y128        FDCE                                         r  clocks/clkdiv/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDCE (Prop_fdce_C_Q)         0.100     2.218 r  clocks/clkdiv/cnt_reg[16]/Q
                         net (fo=2, routed)           0.128     2.347    clocks/clkdiv/p_1_in
    SLICE_X38Y127                                                     r  clocks/clkdiv/d17_i_1/I0
    SLICE_X38Y127        LUT3 (Prop_lut3_I0_O)        0.028     2.375 r  clocks/clkdiv/d17_i_1/O
                         net (fo=1, routed)           0.000     2.375    clocks/clkdiv/d17_i_1_n_0
    SLICE_X38Y127        FDRE                                         r  clocks/clkdiv/d17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.838     2.492    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y127        FDRE                                         r  clocks/clkdiv/d17_reg/C
                         clock pessimism             -0.362     2.129    
    SLICE_X38Y127        FDRE (Hold_fdre_C_D)         0.087     2.216    clocks/clkdiv/d17_reg
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 clocks/clkdiv/d17_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/d17_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.118ns (48.360%)  route 0.126ns (51.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.620     2.117    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y127        FDRE                                         r  clocks/clkdiv/d17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDRE (Prop_fdre_C_Q)         0.118     2.235 r  clocks/clkdiv/d17_reg/Q
                         net (fo=5, routed)           0.126     2.361    clocks/d17
    SLICE_X38Y125        FDRE                                         r  clocks/d17_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.835     2.489    clocks/clk200_BUFG
    SLICE_X38Y125        FDRE                                         r  clocks/d17_d_reg/C
                         clock pessimism             -0.362     2.126    
    SLICE_X38Y125        FDRE (Hold_fdre_C_D)         0.042     2.168    clocks/d17_d_reg
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.620     2.117    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y127        FDCE                                         r  clocks/clkdiv/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127        FDCE (Prop_fdce_C_Q)         0.100     2.217 r  clocks/clkdiv/cnt_reg[15]/Q
                         net (fo=1, routed)           0.094     2.311    clocks/clkdiv/cnt_reg_n_0_[15]
    SLICE_X39Y127                                                     r  clocks/clkdiv/cnt_reg[12]_i_1/S[3]
    SLICE_X39Y127        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.388 r  clocks/clkdiv/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.388    clocks/clkdiv/cnt_reg[12]_i_1_n_4
    SLICE_X39Y127        FDCE                                         r  clocks/clkdiv/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.838     2.492    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y127        FDCE                                         r  clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism             -0.374     2.117    
    SLICE_X39Y127        FDCE (Hold_fdce_C_D)         0.071     2.188    clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.618     2.115    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y124        FDCE                                         r  clocks/clkdiv/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y124        FDCE (Prop_fdce_C_Q)         0.100     2.215 r  clocks/clkdiv/cnt_reg[3]/Q
                         net (fo=1, routed)           0.094     2.309    clocks/clkdiv/cnt_reg_n_0_[3]
    SLICE_X39Y124                                                     r  clocks/clkdiv/cnt_reg[0]_i_1/S[3]
    SLICE_X39Y124        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.386 r  clocks/clkdiv/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.386    clocks/clkdiv/cnt_reg[0]_i_1_n_4
    SLICE_X39Y124        FDCE                                         r  clocks/clkdiv/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.835     2.489    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y124        FDCE                                         r  clocks/clkdiv/cnt_reg[3]/C
                         clock pessimism             -0.373     2.115    
    SLICE_X39Y124        FDCE (Hold_fdce_C_D)         0.071     2.186    clocks/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.618     2.115    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y125        FDCE                                         r  clocks/clkdiv/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.100     2.215 r  clocks/clkdiv/cnt_reg[7]/Q
                         net (fo=1, routed)           0.094     2.309    clocks/clkdiv/cnt_reg_n_0_[7]
    SLICE_X39Y125                                                     r  clocks/clkdiv/cnt_reg[4]_i_1/S[3]
    SLICE_X39Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.386 r  clocks/clkdiv/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.386    clocks/clkdiv/cnt_reg[4]_i_1_n_4
    SLICE_X39Y125        FDCE                                         r  clocks/clkdiv/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.835     2.489    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y125        FDCE                                         r  clocks/clkdiv/cnt_reg[7]/C
                         clock pessimism             -0.373     2.115    
    SLICE_X39Y125        FDCE (Hold_fdce_C_D)         0.071     2.186    clocks/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.619     2.116    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y126        FDCE                                         r  clocks/clkdiv/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDCE (Prop_fdce_C_Q)         0.100     2.216 r  clocks/clkdiv/cnt_reg[11]/Q
                         net (fo=1, routed)           0.094     2.310    clocks/clkdiv/cnt_reg_n_0_[11]
    SLICE_X39Y126                                                     r  clocks/clkdiv/cnt_reg[8]_i_1/S[3]
    SLICE_X39Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.387 r  clocks/clkdiv/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.387    clocks/clkdiv/cnt_reg[8]_i_1_n_4
    SLICE_X39Y126        FDCE                                         r  clocks/clkdiv/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.836     2.490    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y126        FDCE                                         r  clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism             -0.373     2.116    
    SLICE_X39Y126        FDCE (Hold_fdce_C_D)         0.071     2.187    clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.620     2.117    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y127        FDCE                                         r  clocks/clkdiv/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127        FDCE (Prop_fdce_C_Q)         0.100     2.217 r  clocks/clkdiv/cnt_reg[12]/Q
                         net (fo=1, routed)           0.094     2.311    clocks/clkdiv/cnt_reg_n_0_[12]
    SLICE_X39Y127                                                     r  clocks/clkdiv/cnt_reg[12]_i_1/S[0]
    SLICE_X39Y127        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.394 r  clocks/clkdiv/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.394    clocks/clkdiv/cnt_reg[12]_i_1_n_7
    SLICE_X39Y127        FDCE                                         r  clocks/clkdiv/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.838     2.492    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y127        FDCE                                         r  clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism             -0.374     2.117    
    SLICE_X39Y127        FDCE (Hold_fdce_C_D)         0.071     2.188    clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.618     2.115    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y125        FDCE                                         r  clocks/clkdiv/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.100     2.215 r  clocks/clkdiv/cnt_reg[4]/Q
                         net (fo=1, routed)           0.094     2.309    clocks/clkdiv/cnt_reg_n_0_[4]
    SLICE_X39Y125                                                     r  clocks/clkdiv/cnt_reg[4]_i_1/S[0]
    SLICE_X39Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.392 r  clocks/clkdiv/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.392    clocks/clkdiv/cnt_reg[4]_i_1_n_7
    SLICE_X39Y125        FDCE                                         r  clocks/clkdiv/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.835     2.489    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y125        FDCE                                         r  clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism             -0.373     2.115    
    SLICE_X39Y125        FDCE (Hold_fdce_C_D)         0.071     2.186    clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  eth/idelayctrl0/REFCLK
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1    clk200_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X38Y125    clocks/d17_d_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X39Y124    clocks/clkdiv/cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X39Y126    clocks/clkdiv/cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X39Y126    clocks/clkdiv/cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X39Y127    clocks/clkdiv/cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X39Y127    clocks/clkdiv/cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X39Y127    clocks/clkdiv/cnt_reg[14]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  eth/idelayctrl0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X38Y128    clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X38Y128    clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X38Y125    clocks/d17_d_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X38Y125    clocks/d17_d_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X39Y124    clocks/clkdiv/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X39Y124    clocks/clkdiv/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X39Y124    clocks/clkdiv/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X39Y124    clocks/clkdiv/cnt_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X38Y128    clocks/clkdiv/reset_gen/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X38Y128    clocks/clkdiv/reset_gen/CLK
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X39Y126    clocks/clkdiv/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X39Y126    clocks/clkdiv/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X39Y127    clocks/clkdiv/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X39Y127    clocks/clkdiv/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X39Y127    clocks/clkdiv/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X39Y127    clocks/clkdiv/cnt_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocks/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  clocks/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  clocks/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  clocks/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clocks/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.760ns  (logic 0.312ns (4.021%)  route 7.448ns (95.979%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 16.714 - 8.000 ) 
    Source Clock Delay      (SCD):    9.397ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.524     9.397    eth/fifo/m_aclk
    SLICE_X5Y139         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDPE (Prop_fdpe_C_Q)         0.223     9.620 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.313     9.932    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X7Y137                                                      f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/I0
    SLICE_X7Y137         LUT1 (Prop_lut1_I0_O)        0.043     9.975 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.551    10.527    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRC0
    SLICE_X6Y137                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/RADR0
    SLICE_X6Y137         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046    10.573 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/O
                         net (fo=1, routed)           6.584    17.156    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[4]
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.387    16.714    eth/fifo/m_aclk
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/C
                         clock pessimism              0.656    17.371    
                         clock uncertainty           -0.064    17.306    
    SLICE_X7Y138         FDRE (Setup_fdre_C_D)       -0.098    17.208    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
  -------------------------------------------------------------------
                         required time                         17.208    
                         arrival time                         -17.156    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 0.309ns (3.944%)  route 7.526ns (96.056%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 16.714 - 8.000 ) 
    Source Clock Delay      (SCD):    9.397ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.524     9.397    eth/fifo/m_aclk
    SLICE_X5Y139         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDPE (Prop_fdpe_C_Q)         0.223     9.620 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.313     9.932    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X7Y137                                                      f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/I0
    SLICE_X7Y137         LUT1 (Prop_lut1_I0_O)        0.043     9.975 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.644    10.619    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRB0
    SLICE_X6Y137                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/RADR0
    SLICE_X6Y137         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043    10.662 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/O
                         net (fo=1, routed)           6.570    17.232    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[3]
    SLICE_X5Y137         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.387    16.714    eth/fifo/m_aclk
    SLICE_X5Y137         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/C
                         clock pessimism              0.656    17.371    
                         clock uncertainty           -0.064    17.306    
    SLICE_X5Y137         FDRE (Setup_fdre_C_D)       -0.010    17.296    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
  -------------------------------------------------------------------
                         required time                         17.296    
                         arrival time                         -17.232    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 0.447ns (5.752%)  route 7.324ns (94.248%))
  Logic Levels:           3  (LUT1=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 16.714 - 8.000 ) 
    Source Clock Delay      (SCD):    9.397ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.524     9.397    eth/fifo/m_aclk
    SLICE_X5Y139         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDPE (Prop_fdpe_C_Q)         0.223     9.620 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.313     9.932    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X7Y137                                                      f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/I0
    SLICE_X7Y137         LUT1 (Prop_lut1_I0_O)        0.043     9.975 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.458    10.434    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DPRA0
    SLICE_X6Y136                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/RADR0
    SLICE_X6Y136         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.047    10.481 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/O
                         net (fo=1, routed)           6.553    17.034    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[8]
    SLICE_X7Y138                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot/I2
    SLICE_X7Y138         LUT3 (Prop_lut3_I2_O)        0.134    17.168 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot/O
                         net (fo=1, routed)           0.000    17.168    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.387    16.714    eth/fifo/m_aclk
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/C
                         clock pessimism              0.656    17.371    
                         clock uncertainty           -0.064    17.306    
    SLICE_X7Y138         FDRE (Setup_fdre_C_D)        0.033    17.339    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8
  -------------------------------------------------------------------
                         required time                         17.339    
                         arrival time                         -17.168    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 0.317ns (4.187%)  route 7.253ns (95.813%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 16.714 - 8.000 ) 
    Source Clock Delay      (SCD):    9.397ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.524     9.397    eth/fifo/m_aclk
    SLICE_X5Y139         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDPE (Prop_fdpe_C_Q)         0.223     9.620 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.313     9.932    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X7Y137                                                      f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/I0
    SLICE_X7Y137         LUT1 (Prop_lut1_I0_O)        0.043     9.975 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.644    10.619    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRB0
    SLICE_X6Y137                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/RADR0
    SLICE_X6Y137         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051    10.670 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/O
                         net (fo=1, routed)           6.297    16.967    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[2]
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.387    16.714    eth/fifo/m_aclk
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/C
                         clock pessimism              0.656    17.371    
                         clock uncertainty           -0.064    17.306    
    SLICE_X7Y138         FDRE (Setup_fdre_C_D)       -0.103    17.203    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
  -------------------------------------------------------------------
                         required time                         17.203    
                         arrival time                         -16.967    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.662ns  (logic 0.309ns (4.033%)  route 7.353ns (95.967%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 16.714 - 8.000 ) 
    Source Clock Delay      (SCD):    9.397ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.524     9.397    eth/fifo/m_aclk
    SLICE_X5Y139         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDPE (Prop_fdpe_C_Q)         0.223     9.620 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.313     9.932    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X7Y137                                                      f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/I0
    SLICE_X7Y137         LUT1 (Prop_lut1_I0_O)        0.043     9.975 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.551    10.527    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRC0
    SLICE_X6Y137                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/RADR0
    SLICE_X6Y137         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043    10.570 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/O
                         net (fo=1, routed)           6.489    17.058    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[5]
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.387    16.714    eth/fifo/m_aclk
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/C
                         clock pessimism              0.656    17.371    
                         clock uncertainty           -0.064    17.306    
    SLICE_X7Y138         FDRE (Setup_fdre_C_D)       -0.008    17.298    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
  -------------------------------------------------------------------
                         required time                         17.298    
                         arrival time                         -17.058    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.655ns  (logic 0.352ns (4.598%)  route 7.303ns (95.402%))
  Logic Levels:           3  (LUT1=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 16.714 - 8.000 ) 
    Source Clock Delay      (SCD):    9.397ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.524     9.397    eth/fifo/m_aclk
    SLICE_X5Y139         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDPE (Prop_fdpe_C_Q)         0.223     9.620 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.313     9.932    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X7Y137                                                      f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/I0
    SLICE_X7Y137         LUT1 (Prop_lut1_I0_O)        0.043     9.975 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.634    10.609    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DPRA0
    SLICE_X6Y136                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/RADR0
    SLICE_X6Y136         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043    10.652 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/O
                         net (fo=1, routed)           6.357    17.009    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[6]
    SLICE_X5Y137                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot/I2
    SLICE_X5Y137         LUT3 (Prop_lut3_I2_O)        0.043    17.052 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot/O
                         net (fo=1, routed)           0.000    17.052    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot
    SLICE_X5Y137         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.387    16.714    eth/fifo/m_aclk
    SLICE_X5Y137         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/C
                         clock pessimism              0.656    17.371    
                         clock uncertainty           -0.064    17.306    
    SLICE_X5Y137         FDRE (Setup_fdre_C_D)        0.034    17.340    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6
  -------------------------------------------------------------------
                         required time                         17.340    
                         arrival time                         -17.052    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.376ns  (logic 0.313ns (4.244%)  route 7.063ns (95.756%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 16.714 - 8.000 ) 
    Source Clock Delay      (SCD):    9.397ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.524     9.397    eth/fifo/m_aclk
    SLICE_X5Y139         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDPE (Prop_fdpe_C_Q)         0.223     9.620 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.313     9.932    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X7Y137                                                      f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/I0
    SLICE_X7Y137         LUT1 (Prop_lut1_I0_O)        0.043     9.975 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.648    10.623    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRA0
    SLICE_X6Y137                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/RADR0
    SLICE_X6Y137         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.047    10.670 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/O
                         net (fo=1, routed)           6.102    16.772    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[0]
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.387    16.714    eth/fifo/m_aclk
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/C
                         clock pessimism              0.656    17.371    
                         clock uncertainty           -0.064    17.306    
    SLICE_X7Y138         FDRE (Setup_fdre_C_D)       -0.101    17.205    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
  -------------------------------------------------------------------
                         required time                         17.205    
                         arrival time                         -16.772    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.287ns  (logic 0.309ns (4.240%)  route 6.978ns (95.760%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 16.714 - 8.000 ) 
    Source Clock Delay      (SCD):    9.397ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.524     9.397    eth/fifo/m_aclk
    SLICE_X5Y139         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDPE (Prop_fdpe_C_Q)         0.223     9.620 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.313     9.932    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X7Y137                                                      f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/I0
    SLICE_X7Y137         LUT1 (Prop_lut1_I0_O)        0.043     9.975 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.648    10.623    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRA0
    SLICE_X6Y137                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/RADR0
    SLICE_X6Y137         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043    10.666 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/O
                         net (fo=1, routed)           6.018    16.684    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[1]
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.387    16.714    eth/fifo/m_aclk
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/C
                         clock pessimism              0.656    17.371    
                         clock uncertainty           -0.064    17.306    
    SLICE_X7Y138         FDRE (Setup_fdre_C_D)       -0.019    17.287    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
  -------------------------------------------------------------------
                         required time                         17.287    
                         arrival time                         -16.684    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 0.352ns (4.916%)  route 6.809ns (95.084%))
  Logic Levels:           3  (LUT1=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 16.714 - 8.000 ) 
    Source Clock Delay      (SCD):    9.397ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.524     9.397    eth/fifo/m_aclk
    SLICE_X5Y139         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDPE (Prop_fdpe_C_Q)         0.223     9.620 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.313     9.932    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X7Y137                                                      f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/I0
    SLICE_X7Y137         LUT1 (Prop_lut1_I0_O)        0.043     9.975 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.458    10.434    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DPRA0
    SLICE_X6Y136                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/RADR0
    SLICE_X6Y136         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043    10.477 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/O
                         net (fo=1, routed)           6.038    16.514    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[9]
    SLICE_X7Y138                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot/I2
    SLICE_X7Y138         LUT3 (Prop_lut3_I2_O)        0.043    16.557 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot/O
                         net (fo=1, routed)           0.000    16.557    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.387    16.714    eth/fifo/m_aclk
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/C
                         clock pessimism              0.656    17.371    
                         clock uncertainty           -0.064    17.306    
    SLICE_X7Y138         FDRE (Setup_fdre_C_D)        0.034    17.340    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
  -------------------------------------------------------------------
                         required time                         17.340    
                         arrival time                         -16.557    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 0.444ns (6.377%)  route 6.519ns (93.624%))
  Logic Levels:           3  (LUT1=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 16.714 - 8.000 ) 
    Source Clock Delay      (SCD):    9.397ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.524     9.397    eth/fifo/m_aclk
    SLICE_X5Y139         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDPE (Prop_fdpe_C_Q)         0.223     9.620 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.313     9.932    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X7Y137                                                      f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/I0
    SLICE_X7Y137         LUT1 (Prop_lut1_I0_O)        0.043     9.975 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.634    10.609    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DPRA0
    SLICE_X6Y136                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/RADR0
    SLICE_X6Y136         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046    10.655 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/O
                         net (fo=1, routed)           5.573    16.228    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[7]
    SLICE_X7Y138                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot/I2
    SLICE_X7Y138         LUT3 (Prop_lut3_I2_O)        0.132    16.360 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot/O
                         net (fo=1, routed)           0.000    16.360    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.387    16.714    eth/fifo/m_aclk
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/C
                         clock pessimism              0.656    17.371    
                         clock uncertainty           -0.064    17.306    
    SLICE_X7Y138         FDRE (Setup_fdre_C_D)        0.034    17.340    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
  -------------------------------------------------------------------
                         required time                         17.340    
                         arrival time                         -16.360    
  -------------------------------------------------------------------
                         slack                                  0.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_77/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.139%)  route 0.094ns (50.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    4.135ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.674     4.135    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X5Y146         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDRE (Prop_fdre_C_Q)         0.091     4.226 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0/Q
                         net (fo=1, routed)           0.094     4.321    ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0_n_0
    SLICE_X6Y146         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_77/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.895     4.858    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X6Y146         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_77/CLK
                         clock pessimism             -0.708     4.149    
    SLICE_X6Y146         SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     4.265    ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_77
  -------------------------------------------------------------------
                         required time                         -4.265    
                         arrival time                           4.321    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]_srl2____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_0/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.458%)  route 0.101ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.643     4.104    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X11Y143        FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y143        FDRE (Prop_fdre_C_Q)         0.091     4.195 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[13]/Q
                         net (fo=1, routed)           0.101     4.296    ipbus/udp_if/rx_packet_parser/p_1_in[14]
    SLICE_X10Y141        SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]_srl2____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_0/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.863     4.826    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X10Y141        SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]_srl2____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_0/CLK
                         clock pessimism             -0.708     4.117    
    SLICE_X10Y141        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     4.235    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]_srl2____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_0
  -------------------------------------------------------------------
                         required time                         -4.235    
                         arrival time                           4.296    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/pkt_mask_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[27]__3_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.391%)  route 0.102ns (50.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.643     4.104    ipbus/udp_if/IPADDR/clk125
    SLICE_X9Y143         FDSE                                         r  ipbus/udp_if/IPADDR/pkt_mask_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDSE (Prop_fdse_C_Q)         0.100     4.204 r  ipbus/udp_if/IPADDR/pkt_mask_reg[19]/Q
                         net (fo=1, routed)           0.102     4.307    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[19][2]
    SLICE_X10Y143        SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[27]__3_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.864     4.827    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X10Y143        SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[27]__3_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64/CLK
                         clock pessimism             -0.689     4.137    
    SLICE_X10Y143        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     4.235    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[27]__3_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64
  -------------------------------------------------------------------
                         required time                         -4.235    
                         arrival time                           4.307    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[63]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.634%)  route 0.166ns (62.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.675     4.136    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X4Y147         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y147         FDRE (Prop_fdre_C_Q)         0.100     4.236 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[31]/Q
                         net (fo=1, routed)           0.166     4.402    ipbus/udp_if/rx_packet_parser/pkt_data_reg_n_0_[31]
    SLICE_X2Y143         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[63]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.896     4.859    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X2Y143         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[63]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
                         clock pessimism             -0.689     4.169    
    SLICE_X2Y143         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     4.323    ipbus/udp_if/rx_packet_parser/pkt_data_reg[63]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68
  -------------------------------------------------------------------
                         required time                         -4.323    
                         arrival time                           4.402    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ipbus/udp_if/status_buffer/history_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/history_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.631%)  route 0.181ns (64.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.754ns
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.644     4.105    ipbus/udp_if/status_buffer/clk125
    SLICE_X15Y147        FDRE                                         r  ipbus/udp_if/status_buffer/history_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y147        FDRE (Prop_fdre_C_Q)         0.100     4.205 r  ipbus/udp_if/status_buffer/history_reg[4]/Q
                         net (fo=2, routed)           0.181     4.386    ipbus/udp_if/status_buffer/history[4]
    SLICE_X16Y153        FDRE                                         r  ipbus/udp_if/status_buffer/history_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.791     4.754    ipbus/udp_if/status_buffer/clk125
    SLICE_X16Y153        FDRE                                         r  ipbus/udp_if/status_buffer/history_reg[12]/C
                         clock pessimism             -0.509     4.244    
    SLICE_X16Y153        FDRE (Hold_fdre_C_D)         0.059     4.303    ipbus/udp_if/status_buffer/history_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.303    
                         arrival time                           4.386    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ipbus/udp_if/ARP/arp_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_ram_mux/dia_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.641     4.102    ipbus/udp_if/ARP/clk125
    SLICE_X21Y143        FDRE                                         r  ipbus/udp_if/ARP/arp_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y143        FDRE (Prop_fdre_C_Q)         0.100     4.202 r  ipbus/udp_if/ARP/arp_data_reg[7]/Q
                         net (fo=1, routed)           0.054     4.256    ipbus/udp_if/rx_packet_parser/arp_data[7]
    SLICE_X20Y143                                                     r  ipbus/udp_if/rx_packet_parser/dia[7]_i_1/I1
    SLICE_X20Y143        LUT4 (Prop_lut4_I1_O)        0.028     4.284 r  ipbus/udp_if/rx_packet_parser/dia[7]_i_1/O
                         net (fo=1, routed)           0.000     4.284    ipbus/udp_if/rx_ram_mux/D[7]
    SLICE_X20Y143        FDRE                                         r  ipbus/udp_if/rx_ram_mux/dia_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.862     4.825    ipbus/udp_if/rx_ram_mux/clk125
    SLICE_X20Y143        FDRE                                         r  ipbus/udp_if/rx_ram_mux/dia_reg[7]/C
                         clock pessimism             -0.711     4.113    
    SLICE_X20Y143        FDRE (Hold_fdre_C_D)         0.087     4.200    ipbus/udp_if/rx_ram_mux/dia_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.200    
                         arrival time                           4.284    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4/C
                            (rising edge-triggered cell FDSE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.149%)  route 0.103ns (50.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.643     4.104    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X9Y143         FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDSE (Prop_fdse_C_Q)         0.100     4.204 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4/Q
                         net (fo=1, routed)           0.103     4.308    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4_n_0
    SLICE_X10Y143        SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.864     4.827    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X10Y143        SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64/CLK
                         clock pessimism             -0.689     4.137    
    SLICE_X10Y143        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     4.223    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64
  -------------------------------------------------------------------
                         required time                         -4.223    
                         arrival time                           4.308    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ipbus/udp_if/payload/payload_len_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/payload/buf_to_load_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.638     4.099    ipbus/udp_if/payload/clk125
    SLICE_X17Y135        FDRE                                         r  ipbus/udp_if/payload/payload_len_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_fdre_C_Q)         0.100     4.199 r  ipbus/udp_if/payload/payload_len_reg[5]/Q
                         net (fo=1, routed)           0.055     4.254    ipbus/udp_if/payload/payload_len[5]
    SLICE_X16Y135                                                     r  ipbus/udp_if/payload/buf_to_load_int[5]_i_1/I0
    SLICE_X16Y135        LUT5 (Prop_lut5_I0_O)        0.028     4.282 r  ipbus/udp_if/payload/buf_to_load_int[5]_i_1/O
                         net (fo=1, routed)           0.000     4.282    ipbus/udp_if/payload/buf_to_load_int[5]_i_1_n_0
    SLICE_X16Y135        FDRE                                         r  ipbus/udp_if/payload/buf_to_load_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.858     4.821    ipbus/udp_if/payload/clk125
    SLICE_X16Y135        FDRE                                         r  ipbus/udp_if/payload/buf_to_load_int_reg[5]/C
                         clock pessimism             -0.710     4.110    
    SLICE_X16Y135        FDRE (Hold_fdre_C_D)         0.087     4.197    ipbus/udp_if/payload/buf_to_load_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.197    
                         arrival time                           4.282    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[61]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.764%)  route 0.101ns (46.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.676     4.137    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X2Y144         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.118     4.255 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[29]/Q
                         net (fo=1, routed)           0.101     4.357    ipbus/udp_if/rx_packet_parser/pkt_data_reg_n_0_[29]
    SLICE_X6Y144         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[61]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.895     4.858    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X6Y144         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[61]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
                         clock pessimism             -0.689     4.168    
    SLICE_X6Y144         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     4.270    ipbus/udp_if/rx_packet_parser/pkt_data_reg[61]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68
  -------------------------------------------------------------------
                         required time                         -4.270    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ipbus/udp_if/payload/next_addr_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/payload/addr_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.387%)  route 0.062ns (32.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.633     4.094    ipbus/udp_if/payload/clk125
    SLICE_X17Y129        FDRE                                         r  ipbus/udp_if/payload/next_addr_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y129        FDRE (Prop_fdre_C_Q)         0.100     4.194 r  ipbus/udp_if/payload/next_addr_int_reg[7]/Q
                         net (fo=4, routed)           0.062     4.256    ipbus/udp_if/payload/next_addr_int_reg_n_0_[7]
    SLICE_X16Y129                                                     r  ipbus/udp_if/payload/addr_int[7]_i_1/I0
    SLICE_X16Y129        LUT4 (Prop_lut4_I0_O)        0.028     4.284 r  ipbus/udp_if/payload/addr_int[7]_i_1/O
                         net (fo=1, routed)           0.000     4.284    ipbus/udp_if/payload/addr_int[7]_i_1_n_0
    SLICE_X16Y129        FDRE                                         r  ipbus/udp_if/payload/addr_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.852     4.815    ipbus/udp_if/payload/clk125
    SLICE_X16Y129        FDRE                                         r  ipbus/udp_if/payload/addr_int_reg[7]/C
                         clock pessimism             -0.709     4.105    
    SLICE_X16Y129        FDRE (Hold_fdre_C_D)         0.087     4.192    ipbus/udp_if/payload/addr_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.192    
                         arrival time                           4.284    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clocks/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y22     ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y23     ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y25     ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y26     ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y27     ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y22     ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y25     ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y27     ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y26     ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y21     ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  clocks/mmcm/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y141     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[19]_srl2___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_58/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y141     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]_srl4____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y141     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[31]_srl4___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_60/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X10Y144    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__0_srl21____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y141     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__3_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y144    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X10Y144    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]_srl32____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_30/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y144    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[42]_srl3____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_33/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y138     ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]__1_srl7___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_85/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y138     ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]__1_srl7___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_85/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y147     ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]__0_srl3___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_72/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y143     ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]_srl3___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_67/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y147     ipbus/udp_if/rx_packet_parser/pkt_data_reg[56]__0_srl3___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_72/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y143     ipbus/udp_if/rx_packet_parser/pkt_data_reg[57]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y143     ipbus/udp_if/rx_packet_parser/pkt_data_reg[60]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y144     ipbus/udp_if/rx_packet_parser/pkt_data_reg[61]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y143     ipbus/udp_if/rx_packet_parser/pkt_data_reg[63]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y147     ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__0_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y147     ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__0_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y146     ipbus/udp_if/rx_packet_parser/pkt_data_reg[92]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_77/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack       25.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.195ns  (required time - arrival time)
  Source:                 slaves/slave2/reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 1.972ns (32.488%)  route 4.098ns (67.512%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.614ns = ( 40.614 - 32.000 ) 
    Source Clock Delay      (SCD):    9.360ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.488     9.360    slaves/slave2/ipb_clk
    RAMB36_X1Y23         RAMB36E1                                     r  slaves/slave2/reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      1.800    11.160 r  slaves/slave2/reg_reg/DOADO[30]
                         net (fo=1, routed)           0.897    12.057    slaves/slave2/ipbr[4][ipb_rdata][30]
    SLICE_X23Y122                                                     r  slaves/slave2/rmw_input[30]_i_3/I0
    SLICE_X23Y122        LUT4 (Prop_lut4_I0_O)        0.043    12.100 r  slaves/slave2/rmw_input[30]_i_3/O
                         net (fo=1, routed)           0.738    12.837    slaves/slave3/reg_reg_0
    SLICE_X22Y125                                                     r  slaves/slave3/rmw_input[30]_i_1/I4
    SLICE_X22Y125        LUT6 (Prop_lut6_I4_O)        0.043    12.880 r  slaves/slave3/rmw_input[30]_i_1/O
                         net (fo=2, routed)           0.972    13.853    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][30]
    SLICE_X10Y128                                                     r  ipbus/trans/sm/ram_reg_7_i_7/I2
    SLICE_X10Y128        LUT3 (Prop_lut3_I2_O)        0.043    13.896 r  ipbus/trans/sm/ram_reg_7_i_7/O
                         net (fo=1, routed)           0.331    14.227    ipbus/trans/sm/data_out[30]
    SLICE_X9Y127                                                      r  ipbus/trans/sm/ram_reg_7_i_2/I2
    SLICE_X9Y127         LUT5 (Prop_lut5_I2_O)        0.043    14.270 r  ipbus/trans/sm/ram_reg_7_i_2/O
                         net (fo=1, routed)           1.160    15.430    ipbus/udp_if/ipbus_tx_ram/tx_dia[30]
    RAMB36_X2Y27         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.287    40.614    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y27         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.633    41.247    
                         clock uncertainty           -0.079    41.169    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.543    40.626    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         40.626    
                         arrival time                         -15.430    
  -------------------------------------------------------------------
                         slack                                 25.195    

Slack (MET) :             25.529ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 0.539ns (9.497%)  route 5.137ns (90.503%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.611ns = ( 40.611 - 32.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.464     9.337    ipbus/trans/sm/ipb_clk
    SLICE_X10Y115        FDRE                                         r  ipbus/trans/sm/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.259     9.596 r  ipbus/trans/sm/addr_reg[0]/Q
                         net (fo=153, routed)         1.962    11.558    slaves/slave5/addr_reg[0][0]
    SLICE_X17Y125                                                     r  slaves/slave5/rmw_input[20]_i_4/I1
    SLICE_X17Y125        LUT3 (Prop_lut3_I1_O)        0.043    11.601 r  slaves/slave5/rmw_input[20]_i_4/O
                         net (fo=1, routed)           0.447    12.048    slaves/slave3/w_ctr_reg[20]
    SLICE_X16Y126                                                     r  slaves/slave3/rmw_input[20]_i_2/I1
    SLICE_X16Y126        LUT6 (Prop_lut6_I1_O)        0.043    12.091 r  slaves/slave3/rmw_input[20]_i_2/O
                         net (fo=1, routed)           0.502    12.592    slaves/slave3/rmw_input[20]_i_2_n_0
    SLICE_X21Y121                                                     r  slaves/slave3/rmw_input[20]_i_1/I0
    SLICE_X21Y121        LUT6 (Prop_lut6_I0_O)        0.043    12.635 r  slaves/slave3/rmw_input[20]_i_1/O
                         net (fo=2, routed)           1.038    13.673    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][20]
    SLICE_X9Y125                                                      r  ipbus/trans/sm/ram_reg_5_i_12/I3
    SLICE_X9Y125         LUT4 (Prop_lut4_I3_O)        0.043    13.716 r  ipbus/trans/sm/ram_reg_5_i_12/O
                         net (fo=1, routed)           0.000    13.716    ipbus/trans/iface/tx_data[11]
    SLICE_X9Y125                                                      r  ipbus/trans/iface/ram_reg_5_i_4/I1
    SLICE_X9Y125         MUXF7 (Prop_muxf7_I1_O)      0.108    13.824 r  ipbus/trans/iface/ram_reg_5_i_4/O
                         net (fo=1, routed)           1.188    15.012    ipbus/udp_if/ipbus_tx_ram/tx_dia[20]
    RAMB36_X2Y26         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.284    40.611    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y26         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              0.633    41.244    
                         clock uncertainty           -0.079    41.166    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.624    40.542    ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         40.542    
                         arrival time                         -15.012    
  -------------------------------------------------------------------
                         slack                                 25.529    

Slack (MET) :             25.695ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.594ns  (logic 0.474ns (8.473%)  route 5.120ns (91.527%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.614ns = ( 40.614 - 32.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.464     9.337    ipbus/trans/sm/ipb_clk
    SLICE_X10Y115        FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.259     9.596 f  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=57, routed)          0.684    10.280    ipbus/trans/sm/reg_reg_3[1]
    SLICE_X17Y118                                                     f  ipbus/trans/sm/rmw_input[31]_i_3/I1
    SLICE_X17Y118        LUT5 (Prop_lut5_I1_O)        0.043    10.323 r  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=47, routed)          1.438    11.761    slaves/slave3/addr_reg[12]_0
    SLICE_X16Y126                                                     r  slaves/slave3/rmw_input[31]_i_8/I4
    SLICE_X16Y126        LUT6 (Prop_lut6_I4_O)        0.043    11.804 r  slaves/slave3/rmw_input[31]_i_8/O
                         net (fo=1, routed)           0.546    12.350    slaves/slave3/rmw_input[31]_i_8_n_0
    SLICE_X21Y124                                                     r  slaves/slave3/rmw_input[31]_i_2/I0
    SLICE_X21Y124        LUT6 (Prop_lut6_I0_O)        0.043    12.393 r  slaves/slave3/rmw_input[31]_i_2/O
                         net (fo=2, routed)           0.783    13.176    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][31]
    SLICE_X10Y127                                                     r  ipbus/trans/sm/ram_reg_7_i_5/I2
    SLICE_X10Y127        LUT3 (Prop_lut3_I2_O)        0.043    13.219 r  ipbus/trans/sm/ram_reg_7_i_5/O
                         net (fo=1, routed)           0.446    13.665    ipbus/trans/sm/data_out[31]
    SLICE_X9Y127                                                      r  ipbus/trans/sm/ram_reg_7_i_1/I2
    SLICE_X9Y127         LUT5 (Prop_lut5_I2_O)        0.043    13.708 r  ipbus/trans/sm/ram_reg_7_i_1/O
                         net (fo=1, routed)           1.222    14.931    ipbus/udp_if/ipbus_tx_ram/tx_dia[31]
    RAMB36_X2Y27         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.287    40.614    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y27         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.633    41.247    
                         clock uncertainty           -0.079    41.169    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    40.626    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         40.626    
                         arrival time                         -14.931    
  -------------------------------------------------------------------
                         slack                                 25.695    

Slack (MET) :             25.703ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 0.474ns (8.490%)  route 5.109ns (91.510%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.611ns = ( 40.611 - 32.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.464     9.337    ipbus/trans/sm/ipb_clk
    SLICE_X10Y115        FDRE                                         r  ipbus/trans/sm/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.259     9.596 r  ipbus/trans/sm/addr_reg[0]/Q
                         net (fo=153, routed)         1.963    11.559    slaves/slave5/addr_reg[0][0]
    SLICE_X17Y125                                                     r  slaves/slave5/rmw_input[23]_i_4/I1
    SLICE_X17Y125        LUT3 (Prop_lut3_I1_O)        0.043    11.602 r  slaves/slave5/rmw_input[23]_i_4/O
                         net (fo=1, routed)           0.561    12.163    slaves/slave3/w_ctr_reg[23]
    SLICE_X20Y125                                                     r  slaves/slave3/rmw_input[23]_i_2/I1
    SLICE_X20Y125        LUT6 (Prop_lut6_I1_O)        0.043    12.206 r  slaves/slave3/rmw_input[23]_i_2/O
                         net (fo=1, routed)           0.565    12.771    slaves/slave3/rmw_input[23]_i_2_n_0
    SLICE_X22Y124                                                     r  slaves/slave3/rmw_input[23]_i_1/I0
    SLICE_X22Y124        LUT6 (Prop_lut6_I0_O)        0.043    12.814 r  slaves/slave3/rmw_input[23]_i_1/O
                         net (fo=2, routed)           0.591    13.406    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][23]
    SLICE_X12Y127                                                     r  ipbus/trans/sm/ram_reg_5_i_5/I2
    SLICE_X12Y127        LUT3 (Prop_lut3_I2_O)        0.043    13.449 r  ipbus/trans/sm/ram_reg_5_i_5/O
                         net (fo=1, routed)           0.200    13.648    ipbus/trans/sm/data_out[23]
    SLICE_X11Y127                                                     r  ipbus/trans/sm/ram_reg_5_i_1/I2
    SLICE_X11Y127        LUT5 (Prop_lut5_I2_O)        0.043    13.691 r  ipbus/trans/sm/ram_reg_5_i_1/O
                         net (fo=1, routed)           1.228    14.920    ipbus/udp_if/ipbus_tx_ram/tx_dia[23]
    RAMB36_X2Y26         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.284    40.611    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y26         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              0.633    41.244    
                         clock uncertainty           -0.079    41.166    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    40.623    ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         40.623    
                         arrival time                         -14.920    
  -------------------------------------------------------------------
                         slack                                 25.703    

Slack (MET) :             25.754ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 0.652ns (11.957%)  route 4.801ns (88.043%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.611ns = ( 40.611 - 32.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.464     9.337    ipbus/trans/sm/ipb_clk
    SLICE_X10Y115        FDRE                                         r  ipbus/trans/sm/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.259     9.596 r  ipbus/trans/sm/addr_reg[0]/Q
                         net (fo=153, routed)         1.759    11.354    slaves/slave5/addr_reg[0][0]
    SLICE_X20Y126                                                     r  slaves/slave5/rmw_input[22]_i_4/I1
    SLICE_X20Y126        LUT3 (Prop_lut3_I1_O)        0.051    11.405 r  slaves/slave5/rmw_input[22]_i_4/O
                         net (fo=1, routed)           0.651    12.056    slaves/slave3/w_ctr_reg[22]
    SLICE_X20Y125                                                     r  slaves/slave3/rmw_input[22]_i_2/I1
    SLICE_X20Y125        LUT6 (Prop_lut6_I1_O)        0.134    12.190 r  slaves/slave3/rmw_input[22]_i_2/O
                         net (fo=1, routed)           0.457    12.648    slaves/slave3/rmw_input[22]_i_2_n_0
    SLICE_X22Y121                                                     r  slaves/slave3/rmw_input[22]_i_1/I0
    SLICE_X22Y121        LUT6 (Prop_lut6_I0_O)        0.043    12.691 r  slaves/slave3/rmw_input[22]_i_1/O
                         net (fo=2, routed)           0.806    13.497    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][22]
    SLICE_X9Y125                                                      r  ipbus/trans/sm/ram_reg_5_i_8/I3
    SLICE_X9Y125         LUT4 (Prop_lut4_I3_O)        0.043    13.540 r  ipbus/trans/sm/ram_reg_5_i_8/O
                         net (fo=1, routed)           0.000    13.540    ipbus/trans/iface/tx_data[12]
    SLICE_X9Y125                                                      r  ipbus/trans/iface/ram_reg_5_i_2/I1
    SLICE_X9Y125         MUXF7 (Prop_muxf7_I1_O)      0.122    13.662 r  ipbus/trans/iface/ram_reg_5_i_2/O
                         net (fo=1, routed)           1.128    14.790    ipbus/udp_if/ipbus_tx_ram/tx_dia[22]
    RAMB36_X2Y26         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.284    40.611    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y26         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              0.633    41.244    
                         clock uncertainty           -0.079    41.166    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.622    40.544    ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         40.544    
                         arrival time                         -14.790    
  -------------------------------------------------------------------
                         slack                                 25.754    

Slack (MET) :             25.776ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.432ns  (logic 0.496ns (9.131%)  route 4.936ns (90.869%))
  Logic Levels:           4  (LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.614ns = ( 40.614 - 32.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.464     9.337    ipbus/trans/sm/ipb_clk
    SLICE_X10Y115        FDRE                                         r  ipbus/trans/sm/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.259     9.596 r  ipbus/trans/sm/addr_reg[0]/Q
                         net (fo=153, routed)         2.523    12.119    slaves/slave2/addr_reg[9][0]
    SLICE_X23Y124                                                     r  slaves/slave2/rmw_input[29]_i_3/I2
    SLICE_X23Y124        LUT4 (Prop_lut4_I2_O)        0.043    12.162 r  slaves/slave2/rmw_input[29]_i_3/O
                         net (fo=1, routed)           0.569    12.731    slaves/slave3/reg_reg_1
    SLICE_X16Y125                                                     r  slaves/slave3/rmw_input[29]_i_1/I4
    SLICE_X16Y125        LUT6 (Prop_lut6_I4_O)        0.043    12.774 r  slaves/slave3/rmw_input[29]_i_1/O
                         net (fo=2, routed)           0.644    13.418    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][29]
    SLICE_X11Y126                                                     r  ipbus/trans/sm/ram_reg_7_i_10/I3
    SLICE_X11Y126        LUT4 (Prop_lut4_I3_O)        0.043    13.461 r  ipbus/trans/sm/ram_reg_7_i_10/O
                         net (fo=1, routed)           0.000    13.461    ipbus/trans/iface/tx_data[14]
    SLICE_X11Y126                                                     r  ipbus/trans/iface/ram_reg_7_i_3/I1
    SLICE_X11Y126        MUXF7 (Prop_muxf7_I1_O)      0.108    13.569 r  ipbus/trans/iface/ram_reg_7_i_3/O
                         net (fo=1, routed)           1.199    14.769    ipbus/udp_if/ipbus_tx_ram/tx_dia[29]
    RAMB36_X2Y27         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.287    40.614    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y27         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.633    41.247    
                         clock uncertainty           -0.079    41.169    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.624    40.545    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         40.545    
                         arrival time                         -14.769    
  -------------------------------------------------------------------
                         slack                                 25.776    

Slack (MET) :             25.794ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 0.474ns (8.626%)  route 5.021ns (91.374%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.614ns = ( 40.614 - 32.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.464     9.337    ipbus/trans/sm/ipb_clk
    SLICE_X10Y115        FDRE                                         r  ipbus/trans/sm/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.259     9.596 r  ipbus/trans/sm/addr_reg[0]/Q
                         net (fo=153, routed)         1.774    11.369    slaves/slave5/addr_reg[0][0]
    SLICE_X17Y127                                                     r  slaves/slave5/rmw_input[28]_i_4/I1
    SLICE_X17Y127        LUT3 (Prop_lut3_I1_O)        0.043    11.412 r  slaves/slave5/rmw_input[28]_i_4/O
                         net (fo=1, routed)           0.360    11.772    slaves/slave3/w_ctr_reg[28]
    SLICE_X17Y127                                                     r  slaves/slave3/rmw_input[28]_i_2/I1
    SLICE_X17Y127        LUT6 (Prop_lut6_I1_O)        0.043    11.815 r  slaves/slave3/rmw_input[28]_i_2/O
                         net (fo=1, routed)           0.511    12.326    slaves/slave3/rmw_input[28]_i_2_n_0
    SLICE_X21Y124                                                     r  slaves/slave3/rmw_input[28]_i_1/I0
    SLICE_X21Y124        LUT6 (Prop_lut6_I0_O)        0.043    12.369 r  slaves/slave3/rmw_input[28]_i_1/O
                         net (fo=2, routed)           0.843    13.212    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][28]
    SLICE_X11Y127                                                     r  ipbus/trans/sm/ram_reg_7_i_11/I3
    SLICE_X11Y127        LUT4 (Prop_lut4_I3_O)        0.043    13.255 r  ipbus/trans/sm/ram_reg_7_i_11/O
                         net (fo=1, routed)           0.355    13.610    ipbus/trans/sm/data_out[28]
    SLICE_X11Y127                                                     r  ipbus/trans/sm/ram_reg_7_i_4/I2
    SLICE_X11Y127        LUT5 (Prop_lut5_I2_O)        0.043    13.653 r  ipbus/trans/sm/ram_reg_7_i_4/O
                         net (fo=1, routed)           1.179    14.832    ipbus/udp_if/ipbus_tx_ram/tx_dia[28]
    RAMB36_X2Y27         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.287    40.614    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y27         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.633    41.247    
                         clock uncertainty           -0.079    41.169    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    40.626    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         40.626    
                         arrival time                         -14.832    
  -------------------------------------------------------------------
                         slack                                 25.794    

Slack (MET) :             25.794ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 0.431ns (7.848%)  route 5.061ns (92.152%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.611ns = ( 40.611 - 32.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.464     9.337    ipbus/trans/sm/ipb_clk
    SLICE_X10Y115        FDRE                                         r  ipbus/trans/sm/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.259     9.596 r  ipbus/trans/sm/addr_reg[0]/Q
                         net (fo=153, routed)         2.616    12.212    slaves/slave2/addr_reg[9][0]
    SLICE_X23Y123                                                     r  slaves/slave2/rmw_input[21]_i_3/I2
    SLICE_X23Y123        LUT4 (Prop_lut4_I2_O)        0.043    12.255 r  slaves/slave2/rmw_input[21]_i_3/O
                         net (fo=1, routed)           0.466    12.720    slaves/slave3/reg_reg_9
    SLICE_X23Y125                                                     r  slaves/slave3/rmw_input[21]_i_1/I4
    SLICE_X23Y125        LUT6 (Prop_lut6_I4_O)        0.043    12.763 r  slaves/slave3/rmw_input[21]_i_1/O
                         net (fo=2, routed)           0.599    13.363    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][21]
    SLICE_X12Y127                                                     r  ipbus/trans/sm/ram_reg_5_i_9/I2
    SLICE_X12Y127        LUT3 (Prop_lut3_I2_O)        0.043    13.406 r  ipbus/trans/sm/ram_reg_5_i_9/O
                         net (fo=1, routed)           0.438    13.844    ipbus/trans/sm/data_out[21]
    SLICE_X12Y127                                                     r  ipbus/trans/sm/ram_reg_5_i_3/I2
    SLICE_X12Y127        LUT5 (Prop_lut5_I2_O)        0.043    13.887 r  ipbus/trans/sm/ram_reg_5_i_3/O
                         net (fo=1, routed)           0.942    14.829    ipbus/udp_if/ipbus_tx_ram/tx_dia[21]
    RAMB36_X2Y26         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.284    40.611    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y26         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              0.633    41.244    
                         clock uncertainty           -0.079    41.166    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    40.623    ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         40.623    
                         arrival time                         -14.829    
  -------------------------------------------------------------------
                         slack                                 25.794    

Slack (MET) :             26.124ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 0.576ns (10.996%)  route 4.662ns (89.004%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.687ns = ( 40.687 - 32.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.464     9.337    ipbus/trans/sm/ipb_clk
    SLICE_X10Y115        FDRE                                         r  ipbus/trans/sm/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.259     9.596 r  ipbus/trans/sm/addr_reg[0]/Q
                         net (fo=153, routed)         1.946    11.541    slaves/slave5/addr_reg[0][0]
    SLICE_X17Y124                                                     r  slaves/slave5/rmw_input[12]_i_4/I1
    SLICE_X17Y124        LUT3 (Prop_lut3_I1_O)        0.052    11.593 r  slaves/slave5/rmw_input[12]_i_4/O
                         net (fo=1, routed)           0.627    12.220    slaves/slave3/w_ctr_reg[12]
    SLICE_X21Y123                                                     r  slaves/slave3/rmw_input[12]_i_2/I1
    SLICE_X21Y123        LUT6 (Prop_lut6_I1_O)        0.136    12.356 r  slaves/slave3/rmw_input[12]_i_2/O
                         net (fo=1, routed)           0.521    12.877    slaves/slave3/rmw_input[12]_i_2_n_0
    SLICE_X22Y121                                                     r  slaves/slave3/rmw_input[12]_i_1/I0
    SLICE_X22Y121        LUT6 (Prop_lut6_I0_O)        0.043    12.920 r  slaves/slave3/rmw_input[12]_i_1/O
                         net (fo=2, routed)           0.374    13.293    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][12]
    SLICE_X14Y121                                                     r  ipbus/trans/sm/ram_reg_3_i_11/I3
    SLICE_X14Y121        LUT4 (Prop_lut4_I3_O)        0.043    13.336 r  ipbus/trans/sm/ram_reg_3_i_11/O
                         net (fo=1, routed)           0.363    13.699    ipbus/trans/sm/data_out[12]
    SLICE_X14Y121                                                     r  ipbus/trans/sm/ram_reg_3_i_4/I2
    SLICE_X14Y121        LUT5 (Prop_lut5_I2_O)        0.043    13.742 r  ipbus/trans/sm/ram_reg_3_i_4/O
                         net (fo=1, routed)           0.832    14.575    ipbus/udp_if/ipbus_tx_ram/tx_dia[12]
    RAMB36_X1Y27         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.360    40.687    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X1Y27         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              0.633    41.320    
                         clock uncertainty           -0.079    41.242    
    RAMB36_X1Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    40.699    ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         40.699    
                         arrival time                         -14.575    
  -------------------------------------------------------------------
                         slack                                 26.124    

Slack (MET) :             26.157ns  (required time - arrival time)
  Source:                 slaves/slave2/reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.972ns (38.117%)  route 3.202ns (61.883%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.679ns = ( 40.679 - 32.000 ) 
    Source Clock Delay      (SCD):    9.360ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.488     9.360    slaves/slave2/ipb_clk
    RAMB36_X1Y23         RAMB36E1                                     r  slaves/slave2/reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800    11.160 r  slaves/slave2/reg_reg/DOADO[0]
                         net (fo=1, routed)           0.783    11.943    slaves/slave4/DOADO[0]
    SLICE_X23Y120                                                     r  slaves/slave4/rmw_input[0]_i_3/I0
    SLICE_X23Y120        LUT5 (Prop_lut5_I0_O)        0.043    11.986 r  slaves/slave4/rmw_input[0]_i_3/O
                         net (fo=1, routed)           0.441    12.427    slaves/slave3/reg_reg_30
    SLICE_X21Y120                                                     r  slaves/slave3/rmw_input[0]_i_1/I4
    SLICE_X21Y120        LUT6 (Prop_lut6_I4_O)        0.043    12.470 r  slaves/slave3/rmw_input[0]_i_1/O
                         net (fo=2, routed)           0.760    13.230    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][0]
    SLICE_X10Y117                                                     r  ipbus/trans/sm/ram_reg_0_i_22/I3
    SLICE_X10Y117        LUT4 (Prop_lut4_I3_O)        0.043    13.273 r  ipbus/trans/sm/ram_reg_0_i_22/O
                         net (fo=1, routed)           0.445    13.718    ipbus/trans/sm/data_out[0]
    SLICE_X8Y117                                                      r  ipbus/trans/sm/ram_reg_0_i_14/I2
    SLICE_X8Y117         LUT5 (Prop_lut5_I2_O)        0.043    13.761 r  ipbus/trans/sm/ram_reg_0_i_14/O
                         net (fo=1, routed)           0.773    14.534    ipbus/udp_if/ipbus_tx_ram/tx_dia[0]
    RAMB36_X1Y25         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.352    40.679    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X1Y25         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.633    41.312    
                         clock uncertainty           -0.079    41.234    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    40.691    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         40.691    
                         arrival time                         -14.534    
  -------------------------------------------------------------------
                         slack                                 26.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.023%)  route 0.203ns (66.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    4.045ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.584     4.045    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y123        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y123        FDCE (Prop_fdce_C_Q)         0.100     4.145 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]/Q
                         net (fo=4, routed)           0.203     4.348    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[9][8]
    RAMB36_X2Y24         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.833     4.795    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y24         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.706     4.089    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     4.272    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.272    
                         arrival time                           4.348    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.100ns (32.945%)  route 0.204ns (67.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.585     4.046    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y122        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDCE (Prop_fdce_C_Q)         0.100     4.146 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[3]/Q
                         net (fo=4, routed)           0.204     4.350    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[9][3]
    RAMB36_X2Y24         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.833     4.795    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y24         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.706     4.089    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     4.272    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.272    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.803%)  route 0.205ns (67.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.585     4.046    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y122        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDCE (Prop_fdce_C_Q)         0.100     4.146 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[2]/Q
                         net (fo=4, routed)           0.205     4.351    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[9][2]
    RAMB36_X2Y24         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.833     4.795    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y24         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.706     4.089    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     4.272    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.272    
                         arrival time                           4.351    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.100ns (32.531%)  route 0.207ns (67.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    4.045ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.584     4.045    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y123        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y123        FDCE (Prop_fdce_C_Q)         0.100     4.145 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[9]/Q
                         net (fo=4, routed)           0.207     4.353    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[9][9]
    RAMB36_X2Y24         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.833     4.795    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y24         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.706     4.089    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     4.272    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.272    
                         arrival time                           4.353    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.923%)  route 0.213ns (68.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.586     4.047    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X51Y121        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y121        FDCE (Prop_fdce_C_Q)         0.100     4.147 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[5]/Q
                         net (fo=4, routed)           0.213     4.361    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[9][5]
    RAMB36_X2Y24         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.833     4.795    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y24         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.706     4.089    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     4.272    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.272    
                         arrival time                           4.361    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.118ns (37.114%)  route 0.200ns (62.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.585     4.046    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X50Y122        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDCE (Prop_fdce_C_Q)         0.118     4.164 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/Q
                         net (fo=3, routed)           0.200     4.364    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[9][0]
    RAMB36_X2Y24         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.833     4.795    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y24         RAMB36E1                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.706     4.089    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     4.272    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.272    
                         arrival time                           4.364    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    4.089ns
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.628     4.089    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X45Y111        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.100     4.189 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     4.244    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[0]
    SLICE_X45Y111        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.847     4.810    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X45Y111        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.720     4.089    
    SLICE_X45Y111        FDCE (Hold_fdce_C_D)         0.047     4.136    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.136    
                         arrival time                           4.244    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.627     4.088    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X45Y112        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDCE (Prop_fdce_C_Q)         0.100     4.188 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     4.243    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[1]
    SLICE_X45Y112        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.845     4.808    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X45Y112        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.719     4.088    
    SLICE_X45Y112        FDCE (Hold_fdce_C_D)         0.047     4.135    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.135    
                         arrival time                           4.243    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.626     4.087    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X45Y113        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113        FDCE (Prop_fdce_C_Q)         0.100     4.187 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     4.242    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[5]
    SLICE_X45Y113        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.844     4.807    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X45Y113        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.719     4.087    
    SLICE_X45Y113        FDCE (Hold_fdce_C_D)         0.047     4.134    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.134    
                         arrival time                           4.242    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.626     4.087    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X45Y113        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113        FDCE (Prop_fdce_C_Q)         0.100     4.187 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.055     4.242    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[7]
    SLICE_X45Y113        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.844     4.807    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X45Y113        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.719     4.087    
    SLICE_X45Y113        FDCE (Hold_fdce_C_D)         0.047     4.134    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.134    
                         arrival time                           4.242    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ipb_i
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { clocks/mmcm/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X1Y22     ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X0Y23     ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X2Y25     ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X0Y26     ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X2Y27     ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X0Y22     ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X0Y25     ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X0Y27     ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X2Y26     ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X0Y21     ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       32.000      181.360    MMCME2_ADV_X1Y0  clocks/mmcm/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X16Y121    slaves/slave1/ipbus_out_reg[ipb_rdata][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X16Y121    slaves/slave3/ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X23Y123    slaves/slave0/ipbus_out_reg[ipb_rdata][8]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         16.000      15.600     SLICE_X23Y123    slaves/slave0/ipbus_out_reg[ipb_rdata][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X22Y126    slaves/slave1/reg_reg[0][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X20Y125    slaves/slave3/ipbus_out_reg[ipb_rdata][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X20Y125    slaves/slave3/ipbus_out_reg[ipb_rdata][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X20Y124    slaves/slave3/reg_reg[0][22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X20Y124    slaves/slave3/reg_reg[0][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X20Y124    slaves/slave3/reg_reg[0][24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X16Y121    slaves/slave5/ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X18Y120    slaves/slave5/r_ctr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X18Y122    slaves/slave5/r_ctr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X15Y118    ipbus/trans/sm/addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X15Y118    ipbus/trans/sm/addr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X15Y117    ipbus/trans/sm/addr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X15Y118    ipbus/trans/sm/addr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X16Y121    slaves/slave0/ack_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         16.000      15.650     SLICE_X17Y122    slaves/slave0/ipbus_out_reg[ipb_rdata][10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         16.000      15.650     SLICE_X17Y122    slaves/slave0/ipbus_out_reg[ipb_rdata][11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.244ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.244ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.664ns  (logic 0.236ns (35.535%)  route 0.428ns (64.465%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120                                     0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X50Y120        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.428     0.664    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X49Y124        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X49Y124        FDCE (Setup_fdce_C_D)       -0.092    31.908    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         31.908    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                 31.244    

Slack (MET) :             31.276ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.719ns  (logic 0.259ns (36.028%)  route 0.460ns (63.972%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y113                                     0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X46Y113        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.460     0.719    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X44Y112        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X44Y112        FDCE (Setup_fdce_C_D)       -0.005    31.995    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         31.995    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                 31.276    

Slack (MET) :             31.321ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.621ns  (logic 0.236ns (38.005%)  route 0.385ns (61.995%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124                                     0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X50Y124        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.385     0.621    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X50Y125        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X50Y125        FDCE (Setup_fdce_C_D)       -0.058    31.942    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         31.942    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                 31.321    

Slack (MET) :             31.372ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.569ns  (logic 0.204ns (35.848%)  route 0.365ns (64.152%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114                                     0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X48Y114        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.365     0.569    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X42Y115        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X42Y115        FDCE (Setup_fdce_C_D)       -0.059    31.941    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         31.941    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                 31.372    

Slack (MET) :             31.376ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.532ns  (logic 0.236ns (44.401%)  route 0.296ns (55.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124                                     0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X50Y124        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.296     0.532    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X51Y124        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X51Y124        FDCE (Setup_fdce_C_D)       -0.092    31.908    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         31.908    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                 31.376    

Slack (MET) :             31.385ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.606ns  (logic 0.259ns (42.764%)  route 0.347ns (57.236%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124                                     0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
    SLICE_X50Y124        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.347     0.606    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X49Y124        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X49Y124        FDCE (Setup_fdce_C_D)       -0.009    31.991    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         31.991    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                 31.385    

Slack (MET) :             31.394ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.511ns  (logic 0.236ns (46.194%)  route 0.275ns (53.806%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y113                                     0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X46Y113        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.275     0.511    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X44Y112        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X44Y112        FDCE (Setup_fdce_C_D)       -0.095    31.905    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         31.905    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                 31.394    

Slack (MET) :             31.399ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.592ns  (logic 0.259ns (43.768%)  route 0.333ns (56.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120                                     0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X50Y120        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.333     0.592    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X49Y122        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X49Y122        FDCE (Setup_fdce_C_D)       -0.009    31.991    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         31.991    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                 31.399    

Slack (MET) :             31.411ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.611ns  (logic 0.259ns (42.387%)  route 0.352ns (57.613%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124                                     0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
    SLICE_X50Y124        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.352     0.611    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X50Y125        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X50Y125        FDCE (Setup_fdce_C_D)        0.022    32.022    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         32.022    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                 31.411    

Slack (MET) :             31.412ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.579ns  (logic 0.259ns (44.749%)  route 0.320ns (55.251%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y123                                     0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
    SLICE_X50Y123        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.320     0.579    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X49Y123        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X49Y123        FDCE (Setup_fdce_C_D)       -0.009    31.991    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         31.991    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                 31.412    





---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  gmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.566ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.259ns (51.400%)  route 0.245ns (48.600%))
  Logic Levels:           0  
  Clock Path Skew:        -7.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 10.351 - 8.000 ) 
    Source Clock Delay      (SCD):    9.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.523     9.396    eth/fifo/m_aclk
    SLICE_X6Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDCE (Prop_fdce_C_Q)         0.259     9.655 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/Q
                         net (fo=1, routed)           0.245     9.900    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[3]
    SLICE_X8Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.573    10.351    eth/fifo/s_aclk
    SLICE_X8Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/C
                         clock pessimism              0.000    10.351    
                         clock uncertainty           -0.154    10.197    
    SLICE_X8Y138         FDCE (Setup_fdce_C_D)        0.022    10.219    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         10.219    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.223ns (47.458%)  route 0.247ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        -7.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 10.351 - 8.000 ) 
    Source Clock Delay      (SCD):    9.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.523     9.396    eth/fifo/m_aclk
    SLICE_X7Y137         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDCE (Prop_fdce_C_Q)         0.223     9.619 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/Q
                         net (fo=1, routed)           0.247     9.866    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[0]
    SLICE_X8Y137         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.573    10.351    eth/fifo/s_aclk
    SLICE_X8Y137         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/C
                         clock pessimism              0.000    10.351    
                         clock uncertainty           -0.154    10.197    
    SLICE_X8Y137         FDCE (Setup_fdce_C_D)        0.021    10.218    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.223ns (42.644%)  route 0.300ns (57.356%))
  Logic Levels:           0  
  Clock Path Skew:        -6.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 10.351 - 8.000 ) 
    Source Clock Delay      (SCD):    9.341ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.468     9.341    eth/fifo/m_aclk
    SLICE_X9Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDCE (Prop_fdce_C_Q)         0.223     9.564 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/Q
                         net (fo=1, routed)           0.300     9.864    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[1]
    SLICE_X8Y137         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.573    10.351    eth/fifo/s_aclk
    SLICE_X8Y137         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/C
                         clock pessimism              0.000    10.351    
                         clock uncertainty           -0.154    10.197    
    SLICE_X8Y137         FDCE (Setup_fdce_C_D)        0.022    10.219    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         10.219    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.223ns (54.168%)  route 0.189ns (45.832%))
  Logic Levels:           0  
  Clock Path Skew:        -6.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 10.351 - 8.000 ) 
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.469     9.342    eth/fifo/m_aclk
    SLICE_X9Y139         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDCE (Prop_fdce_C_Q)         0.223     9.565 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/Q
                         net (fo=1, routed)           0.189     9.753    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]
    SLICE_X8Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.573    10.351    eth/fifo/s_aclk
    SLICE_X8Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/C
                         clock pessimism              0.000    10.351    
                         clock uncertainty           -0.154    10.197    
    SLICE_X8Y138         FDCE (Setup_fdce_C_D)        0.021    10.218    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rx_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.266ns (68.504%)  route 0.122ns (31.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 10.347 - 8.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.456     9.329    clocks/clk125
    SLICE_X15Y127        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.223     9.552 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.122     9.674    clocks/rst_125
    SLICE_X14Y127                                                     f  clocks/emac0_i_1/I0
    SLICE_X14Y127        LUT1 (Prop_lut1_I0_O)        0.043     9.717 r  clocks/emac0_i_1/O
                         net (fo=1, routed)           0.000     9.717    eth/lopt
    SLICE_X14Y127        FDRE                                         r  eth/rx_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.569    10.347    eth/rx_clk
    SLICE_X14Y127        FDRE                                         r  eth/rx_rst_reg/C
                         clock pessimism              0.000    10.347    
                         clock uncertainty           -0.154    10.193    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)        0.066    10.259    eth/rx_rst_reg
  -------------------------------------------------------------------
                         required time                         10.259    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  0.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.566ns  (arrival time - required time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rx_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.550%)  route 0.070ns (35.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.632     4.093    clocks/clk125
    SLICE_X15Y127        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.100     4.193 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.070     4.264    clocks/rst_125
    SLICE_X14Y127                                                     f  clocks/emac0_i_1/I0
    SLICE_X14Y127        LUT1 (Prop_lut1_I0_O)        0.028     4.292 r  clocks/emac0_i_1/O
                         net (fo=1, routed)           0.000     4.292    eth/lopt
    SLICE_X14Y127        FDRE                                         r  eth/rx_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.334     1.484    eth/rx_clk
    SLICE_X14Y127        FDRE                                         r  eth/rx_rst_reg/C
                         clock pessimism              0.000     1.484    
                         clock uncertainty            0.154     1.638    
    SLICE_X14Y127        FDRE (Hold_fdre_C_D)         0.087     1.725    eth/rx_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           4.292    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.595ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.103%)  route 0.096ns (48.897%))
  Logic Levels:           0  
  Clock Path Skew:        -2.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.641     4.102    eth/fifo/m_aclk
    SLICE_X9Y139         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDCE (Prop_fdce_C_Q)         0.100     4.202 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/Q
                         net (fo=1, routed)           0.096     4.298    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]
    SLICE_X8Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.340     1.490    eth/fifo/s_aclk
    SLICE_X8Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/C
                         clock pessimism              0.000     1.490    
                         clock uncertainty            0.154     1.644    
    SLICE_X8Y138         FDCE (Hold_fdce_C_D)         0.059     1.703    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           4.298    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.649ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.334%)  route 0.148ns (59.666%))
  Logic Levels:           0  
  Clock Path Skew:        -2.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.641     4.102    eth/fifo/m_aclk
    SLICE_X9Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDCE (Prop_fdce_C_Q)         0.100     4.202 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/Q
                         net (fo=1, routed)           0.148     4.350    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[1]
    SLICE_X8Y137         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.338     1.488    eth/fifo/s_aclk
    SLICE_X8Y137         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/C
                         clock pessimism              0.000     1.488    
                         clock uncertainty            0.154     1.642    
    SLICE_X8Y137         FDCE (Hold_fdce_C_D)         0.059     1.701    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  2.649    

Slack (MET) :             2.680ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.178%)  route 0.149ns (59.822%))
  Logic Levels:           0  
  Clock Path Skew:        -2.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.671     4.132    eth/fifo/m_aclk
    SLICE_X7Y137         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDCE (Prop_fdce_C_Q)         0.100     4.232 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/Q
                         net (fo=1, routed)           0.149     4.381    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[0]
    SLICE_X8Y137         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.338     1.488    eth/fifo/s_aclk
    SLICE_X8Y137         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/C
                         clock pessimism              0.000     1.488    
                         clock uncertainty            0.154     1.642    
    SLICE_X8Y137         FDCE (Hold_fdce_C_D)         0.059     1.701    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           4.381    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.696ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.379%)  route 0.148ns (55.621%))
  Logic Levels:           0  
  Clock Path Skew:        -2.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.672     4.133    eth/fifo/m_aclk
    SLICE_X6Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDCE (Prop_fdce_C_Q)         0.118     4.251 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/Q
                         net (fo=1, routed)           0.148     4.399    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[3]
    SLICE_X8Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.340     1.490    eth/fifo/s_aclk
    SLICE_X8Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/C
                         clock pessimism              0.000     1.490    
                         clock uncertainty            0.154     1.644    
    SLICE_X8Y138         FDCE (Hold_fdce_C_D)         0.059     1.703    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           4.399    
  -------------------------------------------------------------------
                         slack                                  2.696    





---------------------------------------------------------------------------------------------------
From Clock:  gmii_rx_clk
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        2.454ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -1.843ns,  Total Violation      -14.125ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        11.416ns  (logic 0.223ns (1.953%)  route 11.193ns (98.047%))
  Logic Levels:           0  
  Clock Path Skew:        6.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.659ns = ( 16.659 - 8.000 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.633     2.626    eth/fifo/s_aclk
    SLICE_X9Y137         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDCE (Prop_fdce_C_Q)         0.223     2.849 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0/Q
                         net (fo=1, routed)          11.193    14.042    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[0]
    SLICE_X9Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.332    16.659    eth/fifo/m_aclk
    SLICE_X9Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/C
                         clock pessimism              0.000    16.659    
                         clock uncertainty           -0.154    16.505    
    SLICE_X9Y138         FDCE (Setup_fdce_C_D)       -0.009    16.496    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         16.496    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        11.185ns  (logic 0.223ns (1.994%)  route 10.962ns (98.006%))
  Logic Levels:           0  
  Clock Path Skew:        6.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.660ns = ( 16.660 - 8.000 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.633     2.626    eth/fifo/s_aclk
    SLICE_X9Y137         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDCE (Prop_fdce_C_Q)         0.223     2.849 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1/Q
                         net (fo=1, routed)          10.962    13.811    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[1]
    SLICE_X9Y139         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.333    16.660    eth/fifo/m_aclk
    SLICE_X9Y139         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1/C
                         clock pessimism              0.000    16.660    
                         clock uncertainty           -0.154    16.506    
    SLICE_X9Y139         FDCE (Setup_fdce_C_D)       -0.019    16.487    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         16.487    
                         arrival time                         -13.811    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             3.092ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        10.695ns  (logic 0.204ns (1.907%)  route 10.491ns (98.093%))
  Logic Levels:           0  
  Clock Path Skew:        6.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.659ns = ( 16.659 - 8.000 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.633     2.626    eth/fifo/s_aclk
    SLICE_X9Y137         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDCE (Prop_fdce_C_Q)         0.204     2.830 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3/Q
                         net (fo=1, routed)          10.491    13.321    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[3]
    SLICE_X9Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.332    16.659    eth/fifo/m_aclk
    SLICE_X9Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/C
                         clock pessimism              0.000    16.659    
                         clock uncertainty           -0.154    16.505    
    SLICE_X9Y138         FDCE (Setup_fdce_C_D)       -0.092    16.413    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         16.413    
                         arrival time                         -13.321    
  -------------------------------------------------------------------
                         slack                                  3.092    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        10.733ns  (logic 0.223ns (2.078%)  route 10.510ns (97.922%))
  Logic Levels:           0  
  Clock Path Skew:        6.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.659ns = ( 16.659 - 8.000 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.633     2.626    eth/fifo/s_aclk
    SLICE_X9Y137         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDCE (Prop_fdce_C_Q)         0.223     2.849 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2/Q
                         net (fo=1, routed)          10.510    13.359    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[2]
    SLICE_X9Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.332    16.659    eth/fifo/m_aclk
    SLICE_X9Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/C
                         clock pessimism              0.000    16.659    
                         clock uncertainty           -0.154    16.505    
    SLICE_X9Y138         FDCE (Setup_fdce_C_D)       -0.009    16.496    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         16.496    
                         arrival time                         -13.359    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 0.565ns (11.705%)  route 4.262ns (88.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.133ns = ( 12.133 - 8.000 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.308     1.458    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/WCLK
    SLICE_X6Y136         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.480     1.938 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/O
                         net (fo=1, routed)           4.262     6.200    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[8]
    SLICE_X7Y138                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot/I2
    SLICE_X7Y138         LUT3 (Prop_lut3_I2_O)        0.085     6.285 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot/O
                         net (fo=1, routed)           0.000     6.285    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.672    12.133    eth/fifo/m_aclk
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/C
                         clock pessimism              0.000    12.133    
                         clock uncertainty           -0.154    11.979    
    SLICE_X7Y138         FDRE (Setup_fdre_C_D)        0.031    12.010    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8
  -------------------------------------------------------------------
                         required time                         12.010    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.368ns (7.865%)  route 4.311ns (92.135%))
  Logic Levels:           0  
  Clock Path Skew:        2.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.133ns = ( 12.133 - 8.000 ) 
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.309     1.459    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y137         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.368     1.827 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/O
                         net (fo=1, routed)           4.311     6.138    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[4]
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.672    12.133    eth/fifo/m_aclk
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/C
                         clock pessimism              0.000    12.133    
                         clock uncertainty           -0.154    11.979    
    SLICE_X7Y138         FDRE (Setup_fdre_C_D)       -0.053    11.926    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
  -------------------------------------------------------------------
                         required time                         11.926    
                         arrival time                          -6.138    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.371ns (7.843%)  route 4.359ns (92.157%))
  Logic Levels:           0  
  Clock Path Skew:        2.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.132ns = ( 12.132 - 8.000 ) 
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.309     1.459    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y137         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.371     1.830 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/O
                         net (fo=1, routed)           4.359     6.189    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[3]
    SLICE_X5Y137         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.671    12.132    eth/fifo/m_aclk
    SLICE_X5Y137         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/C
                         clock pessimism              0.000    12.132    
                         clock uncertainty           -0.154    11.978    
    SLICE_X5Y137         FDRE (Setup_fdre_C_D)        0.014    11.992    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
  -------------------------------------------------------------------
                         required time                         11.992    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 0.376ns (8.118%)  route 4.256ns (91.882%))
  Logic Levels:           0  
  Clock Path Skew:        2.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.133ns = ( 12.133 - 8.000 ) 
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.309     1.459    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y137         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.376     1.835 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/O
                         net (fo=1, routed)           4.256     6.091    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[2]
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.672    12.133    eth/fifo/m_aclk
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/C
                         clock pessimism              0.000    12.133    
                         clock uncertainty           -0.154    11.979    
    SLICE_X7Y138         FDRE (Setup_fdre_C_D)       -0.039    11.940    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
  -------------------------------------------------------------------
                         required time                         11.940    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.480ns (10.369%)  route 4.149ns (89.631%))
  Logic Levels:           0  
  Clock Path Skew:        2.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.133ns = ( 12.133 - 8.000 ) 
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.309     1.459    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y137         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.480     1.939 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/O
                         net (fo=1, routed)           4.149     6.088    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[0]
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.672    12.133    eth/fifo/m_aclk
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/C
                         clock pessimism              0.000    12.133    
                         clock uncertainty           -0.154    11.979    
    SLICE_X7Y138         FDRE (Setup_fdre_C_D)       -0.036    11.943    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
  -------------------------------------------------------------------
                         required time                         11.943    
                         arrival time                          -6.088    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.900ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 0.466ns (10.063%)  route 4.165ns (89.937%))
  Logic Levels:           0  
  Clock Path Skew:        2.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.133ns = ( 12.133 - 8.000 ) 
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.309     1.459    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y137         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.466     1.925 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/O
                         net (fo=1, routed)           4.165     6.090    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[1]
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.672    12.133    eth/fifo/m_aclk
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/C
                         clock pessimism              0.000    12.133    
                         clock uncertainty           -0.154    11.979    
    SLICE_X7Y138         FDRE (Setup_fdre_C_D)        0.011    11.990    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
  -------------------------------------------------------------------
                         required time                         11.990    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                  5.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.843ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 0.669ns (12.026%)  route 4.894ns (87.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.396ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.520     2.298    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/WCLK
    SLICE_X6Y136         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.562     2.860 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/O
                         net (fo=1, routed)           4.894     7.754    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[7]
    SLICE_X7Y138                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot/I2
    SLICE_X7Y138         LUT3 (Prop_lut3_I2_O)        0.107     7.861 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot/O
                         net (fo=1, routed)           0.000     7.861    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.523     9.396    eth/fifo/m_aclk
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/C
                         clock pessimism              0.000     9.396    
                         clock uncertainty            0.154     9.550    
    SLICE_X7Y138         FDRE (Hold_fdre_C_D)         0.154     9.704    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
  -------------------------------------------------------------------
                         required time                         -9.704    
                         arrival time                           7.861    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.623ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 0.588ns (10.168%)  route 5.195ns (89.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.396ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.520     2.298    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/WCLK
    SLICE_X6Y136         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.552     2.850 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/O
                         net (fo=1, routed)           5.195     8.045    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[9]
    SLICE_X7Y138                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot/I2
    SLICE_X7Y138         LUT3 (Prop_lut3_I2_O)        0.036     8.081 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot/O
                         net (fo=1, routed)           0.000     8.081    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.523     9.396    eth/fifo/m_aclk
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/C
                         clock pessimism              0.000     9.396    
                         clock uncertainty            0.154     9.550    
    SLICE_X7Y138         FDRE (Hold_fdre_C_D)         0.154     9.704    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
  -------------------------------------------------------------------
                         required time                         -9.704    
                         arrival time                           8.081    
  -------------------------------------------------------------------
                         slack                                 -1.623    

Slack (VIOLATED) :        -1.604ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 0.552ns (9.605%)  route 5.195ns (90.395%))
  Logic Levels:           0  
  Clock Path Skew:        7.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.396ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.520     2.298    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y137         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.552     2.850 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/O
                         net (fo=1, routed)           5.195     8.045    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[1]
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.523     9.396    eth/fifo/m_aclk
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/C
                         clock pessimism              0.000     9.396    
                         clock uncertainty            0.154     9.550    
    SLICE_X7Y138         FDRE (Hold_fdre_C_D)         0.099     9.649    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
  -------------------------------------------------------------------
                         required time                         -9.649    
                         arrival time                           8.045    
  -------------------------------------------------------------------
                         slack                                 -1.604    

Slack (VIOLATED) :        -1.485ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 0.566ns (9.762%)  route 5.232ns (90.238%))
  Logic Levels:           0  
  Clock Path Skew:        7.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.396ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.520     2.298    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y137         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.566     2.864 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/O
                         net (fo=1, routed)           5.232     8.096    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[0]
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.523     9.396    eth/fifo/m_aclk
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/C
                         clock pessimism              0.000     9.396    
                         clock uncertainty            0.154     9.550    
    SLICE_X7Y138         FDRE (Hold_fdre_C_D)         0.032     9.582    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
  -------------------------------------------------------------------
                         required time                         -9.582    
                         arrival time                           8.096    
  -------------------------------------------------------------------
                         slack                                 -1.485    

Slack (VIOLATED) :        -1.416ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 0.591ns (9.867%)  route 5.399ns (90.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.396ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.520     2.298    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/WCLK
    SLICE_X6Y136         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.555     2.853 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/O
                         net (fo=1, routed)           5.399     8.252    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[6]
    SLICE_X5Y137                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot/I2
    SLICE_X5Y137         LUT3 (Prop_lut3_I2_O)        0.036     8.288 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot/O
                         net (fo=1, routed)           0.000     8.288    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot
    SLICE_X5Y137         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.523     9.396    eth/fifo/m_aclk
    SLICE_X5Y137         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/C
                         clock pessimism              0.000     9.396    
                         clock uncertainty            0.154     9.550    
    SLICE_X5Y137         FDRE (Hold_fdre_C_D)         0.154     9.704    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6
  -------------------------------------------------------------------
                         required time                         -9.704    
                         arrival time                           8.288    
  -------------------------------------------------------------------
                         slack                                 -1.416    

Slack (VIOLATED) :        -1.322ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 0.569ns (9.542%)  route 5.394ns (90.458%))
  Logic Levels:           0  
  Clock Path Skew:        7.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.396ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.520     2.298    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y137         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.569     2.867 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/O
                         net (fo=1, routed)           5.394     8.261    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[2]
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.523     9.396    eth/fifo/m_aclk
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/C
                         clock pessimism              0.000     9.396    
                         clock uncertainty            0.154     9.550    
    SLICE_X7Y138         FDRE (Hold_fdre_C_D)         0.033     9.583    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
  -------------------------------------------------------------------
                         required time                         -9.583    
                         arrival time                           8.261    
  -------------------------------------------------------------------
                         slack                                 -1.322    

Slack (VIOLATED) :        -1.253ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 0.555ns (9.088%)  route 5.552ns (90.912%))
  Logic Levels:           0  
  Clock Path Skew:        7.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.396ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.520     2.298    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y137         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.555     2.853 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/O
                         net (fo=1, routed)           5.552     8.405    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[5]
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.523     9.396    eth/fifo/m_aclk
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/C
                         clock pessimism              0.000     9.396    
                         clock uncertainty            0.154     9.550    
    SLICE_X7Y138         FDRE (Hold_fdre_C_D)         0.108     9.658    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
  -------------------------------------------------------------------
                         required time                         -9.658    
                         arrival time                           8.405    
  -------------------------------------------------------------------
                         slack                                 -1.253    

Slack (VIOLATED) :        -1.215ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 0.560ns (9.119%)  route 5.581ns (90.881%))
  Logic Levels:           0  
  Clock Path Skew:        7.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.396ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.520     2.298    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y137         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.560     2.858 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/O
                         net (fo=1, routed)           5.581     8.439    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[3]
    SLICE_X5Y137         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.523     9.396    eth/fifo/m_aclk
    SLICE_X5Y137         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/C
                         clock pessimism              0.000     9.396    
                         clock uncertainty            0.154     9.550    
    SLICE_X5Y137         FDRE (Hold_fdre_C_D)         0.105     9.655    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
  -------------------------------------------------------------------
                         required time                         -9.655    
                         arrival time                           8.439    
  -------------------------------------------------------------------
                         slack                                 -1.215    

Slack (VIOLATED) :        -1.195ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 0.675ns (10.870%)  route 5.535ns (89.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.396ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.520     2.298    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/WCLK
    SLICE_X6Y136         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.566     2.864 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/O
                         net (fo=1, routed)           5.535     8.399    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[8]
    SLICE_X7Y138                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot/I2
    SLICE_X7Y138         LUT3 (Prop_lut3_I2_O)        0.109     8.508 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot/O
                         net (fo=1, routed)           0.000     8.508    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.523     9.396    eth/fifo/m_aclk
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/C
                         clock pessimism              0.000     9.396    
                         clock uncertainty            0.154     9.550    
    SLICE_X7Y138         FDRE (Hold_fdre_C_D)         0.153     9.703    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8
  -------------------------------------------------------------------
                         required time                         -9.703    
                         arrival time                           8.508    
  -------------------------------------------------------------------
                         slack                                 -1.195    

Slack (VIOLATED) :        -1.170ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 0.562ns (9.170%)  route 5.567ns (90.830%))
  Logic Levels:           0  
  Clock Path Skew:        7.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.396ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.520     2.298    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X6Y137         RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.562     2.860 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/O
                         net (fo=1, routed)           5.567     8.427    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[4]
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.523     9.396    eth/fifo/m_aclk
    SLICE_X7Y138         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/C
                         clock pessimism              0.000     9.396    
                         clock uncertainty            0.154     9.550    
    SLICE_X7Y138         FDRE (Hold_fdre_C_D)         0.047     9.597    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
  -------------------------------------------------------------------
                         required time                         -9.597    
                         arrival time                           8.427    
  -------------------------------------------------------------------
                         slack                                 -1.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        3.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.536ns (13.642%)  route 3.393ns (86.358%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.647ns = ( 16.647 - 8.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.464     9.337    ipbus/trans/sm/ipb_clk
    SLICE_X10Y115        FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.259     9.596 f  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=57, routed)          0.685    10.281    ipbus/trans/sm/reg_reg_3[1]
    SLICE_X17Y118                                                     f  ipbus/trans/sm/rmw_input[31]_i_4/I2
    SLICE_X17Y118        LUT5 (Prop_lut5_I2_O)        0.054    10.335 f  ipbus/trans/sm/rmw_input[31]_i_4/O
                         net (fo=47, routed)          0.482    10.816    ipbus/trans/sm/reg_reg
    SLICE_X16Y122                                                     f  ipbus/trans/sm/rmw_input[31]_i_1/I1
    SLICE_X16Y122        LUT6 (Prop_lut6_I1_O)        0.137    10.953 r  ipbus/trans/sm/rmw_input[31]_i_1/O
                         net (fo=45, routed)          0.473    11.426    ipbus/trans/sm/ack
    SLICE_X7Y123                                                      r  ipbus/trans/sm/ram_reg_0_i_15/I2
    SLICE_X7Y123         LUT4 (Prop_lut4_I2_O)        0.043    11.469 f  ipbus/trans/sm/ram_reg_0_i_15/O
                         net (fo=1, routed)           0.150    11.619    ipbus/trans/iface/FSM_onehot_state_reg[1]_0
    SLICE_X7Y123                                                      f  ipbus/trans/iface/ram_reg_0_i_1/I0
    SLICE_X7Y123         LUT4 (Prop_lut4_I0_O)        0.043    11.662 r  ipbus/trans/iface/ram_reg_0_i_1/O
                         net (fo=9, routed)           1.603    13.266    ipbus/udp_if/clock_crossing_if/first_reg[0]
    SLICE_X45Y141        FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.320    16.647    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X45Y141        FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism              0.402    17.050    
                         clock uncertainty           -0.199    16.851    
    SLICE_X45Y141        FDRE (Setup_fdre_C_D)       -0.010    16.841    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         16.841    
                         arrival time                         -13.266    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.223ns (13.526%)  route 1.426ns (86.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.658ns = ( 16.658 - 8.000 ) 
    Source Clock Delay      (SCD):    9.324ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.451     9.324    clocks/ipb_clk
    SLICE_X21Y124        FDRE                                         r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDRE (Prop_fdre_C_Q)         0.223     9.547 r  clocks/rst_ipb_reg/Q
                         net (fo=248, routed)         1.426    10.972    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X18Y135        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.331    16.658    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X18Y135        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism              0.402    17.061    
                         clock uncertainty           -0.199    16.862    
    SLICE_X18Y135        FDRE (Setup_fdre_C_D)       -0.002    16.860    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         16.860    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.223ns (16.115%)  route 1.161ns (83.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.648ns = ( 16.648 - 8.000 ) 
    Source Clock Delay      (SCD):    9.325ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.452     9.325    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X36Y134        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y134        FDRE (Prop_fdre_C_Q)         0.223     9.548 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           1.161    10.708    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X36Y135        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.321    16.648    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X36Y135        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism              0.402    17.051    
                         clock uncertainty           -0.199    16.852    
    SLICE_X36Y135        FDRE (Setup_fdre_C_D)       -0.010    16.842    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         16.842    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.204ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.259ns (19.507%)  route 1.069ns (80.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.655ns = ( 16.655 - 8.000 ) 
    Source Clock Delay      (SCD):    9.332ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.459     9.332    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X22Y132        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y132        FDRE (Prop_fdre_C_Q)         0.259     9.591 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           1.069    10.659    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X20Y133        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.328    16.655    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X20Y133        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism              0.402    17.058    
                         clock uncertainty           -0.199    16.859    
    SLICE_X20Y133        FDRE (Setup_fdre_C_D)        0.004    16.863    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         16.863    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  6.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.118ns (17.334%)  route 0.563ns (82.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.818ns
    Source Clock Delay      (SCD):    4.096ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.635     4.096    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X22Y132        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y132        FDRE (Prop_fdre_C_Q)         0.118     4.214 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           0.563     4.777    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X20Y133        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.855     4.818    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X20Y133        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism             -0.428     4.389    
                         clock uncertainty            0.199     4.588    
    SLICE_X20Y133        FDRE (Hold_fdre_C_D)         0.038     4.626    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.626    
                         arrival time                           4.777    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.100ns (14.372%)  route 0.596ns (85.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.811ns
    Source Clock Delay      (SCD):    4.089ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.628     4.089    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X36Y134        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y134        FDRE (Prop_fdre_C_Q)         0.100     4.189 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           0.596     4.785    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X36Y135        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.848     4.811    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X36Y135        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism             -0.428     4.382    
                         clock uncertainty            0.199     4.581    
    SLICE_X36Y135        FDRE (Hold_fdre_C_D)         0.047     4.628    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.628    
                         arrival time                           4.785    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.100ns (11.499%)  route 0.770ns (88.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    4.089ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.628     4.089    clocks/ipb_clk
    SLICE_X21Y124        FDRE                                         r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDRE (Prop_fdre_C_Q)         0.100     4.189 r  clocks/rst_ipb_reg/Q
                         net (fo=248, routed)         0.770     4.959    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X18Y135        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.858     4.821    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X18Y135        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism             -0.428     4.392    
                         clock uncertainty            0.199     4.591    
    SLICE_X18Y135        FDRE (Hold_fdre_C_D)         0.037     4.628    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.628    
                         arrival time                           4.959    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 ipbus/trans/iface/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.128ns (10.618%)  route 1.078ns (89.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.811ns
    Source Clock Delay      (SCD):    4.124ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.663     4.124    ipbus/trans/iface/ipb_clk
    SLICE_X7Y122         FDRE                                         r  ipbus/trans/iface/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_fdre_C_Q)         0.100     4.224 r  ipbus/trans/iface/FSM_onehot_state_reg[3]/Q
                         net (fo=88, routed)          0.124     4.349    ipbus/trans/iface/out[2]
    SLICE_X7Y123                                                      r  ipbus/trans/iface/ram_reg_0_i_1/I2
    SLICE_X7Y123         LUT4 (Prop_lut4_I2_O)        0.028     4.377 r  ipbus/trans/iface/ram_reg_0_i_1/O
                         net (fo=9, routed)           0.953     5.330    ipbus/udp_if/clock_crossing_if/first_reg[0]
    SLICE_X45Y141        FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.848     4.811    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X45Y141        FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism             -0.428     4.382    
                         clock uncertainty            0.199     4.581    
    SLICE_X45Y141        FDRE (Hold_fdre_C_D)         0.047     4.628    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.628    
                         arrival time                           5.330    
  -------------------------------------------------------------------
                         slack                                  0.702    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack       24.089ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.089ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.823ns  (logic 0.204ns (24.782%)  route 0.619ns (75.218%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y121                                     0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X47Y121        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.619     0.823    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X49Y121        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X49Y121        FDCE (Setup_fdce_C_D)       -0.088    24.912    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.912    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                 24.089    

Slack (MET) :             24.331ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.660ns  (logic 0.223ns (33.774%)  route 0.437ns (66.226%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112                                     0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.437     0.660    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X45Y112        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X45Y112        FDCE (Setup_fdce_C_D)       -0.009    24.991    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         24.991    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                 24.331    

Slack (MET) :             24.334ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.659ns  (logic 0.223ns (33.856%)  route 0.436ns (66.144%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y121                                     0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X47Y121        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.436     0.659    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X48Y123        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X48Y123        FDCE (Setup_fdce_C_D)       -0.007    24.993    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                 24.334    

Slack (MET) :             24.338ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.573ns  (logic 0.204ns (35.574%)  route 0.369ns (64.426%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114                                     0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X45Y114        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.369     0.573    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X45Y112        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X45Y112        FDCE (Setup_fdce_C_D)       -0.089    24.911    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.911    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                 24.338    

Slack (MET) :             24.409ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.582ns  (logic 0.223ns (38.331%)  route 0.359ns (61.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y121                                     0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X47Y121        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.359     0.582    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X48Y121        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X48Y121        FDCE (Setup_fdce_C_D)       -0.009    24.991    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.991    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                 24.409    

Slack (MET) :             24.414ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.497ns  (logic 0.204ns (41.017%)  route 0.293ns (58.983%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y121                                     0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X47Y121        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.293     0.497    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X48Y121        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X48Y121        FDCE (Setup_fdce_C_D)       -0.089    24.911    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.911    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                 24.414    

Slack (MET) :             24.428ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.479ns  (logic 0.204ns (42.621%)  route 0.275ns (57.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y121                                     0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X47Y121        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.275     0.479    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X48Y121        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X48Y121        FDCE (Setup_fdce_C_D)       -0.093    24.907    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.907    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                 24.428    

Slack (MET) :             24.431ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.478ns  (logic 0.204ns (42.641%)  route 0.274ns (57.359%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114                                     0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.274     0.478    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X45Y113        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X45Y113        FDCE (Setup_fdce_C_D)       -0.091    24.909    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.909    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                 24.431    

Slack (MET) :             24.431ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.509ns  (logic 0.204ns (40.106%)  route 0.305ns (59.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114                                     0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.305     0.509    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X46Y113        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X46Y113        FDCE (Setup_fdce_C_D)       -0.060    24.940    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.940    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                 24.431    

Slack (MET) :             24.437ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.473ns  (logic 0.204ns (43.086%)  route 0.269ns (56.914%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114                                     0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X45Y114        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.269     0.473    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X45Y113        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X45Y113        FDCE (Setup_fdce_C_D)       -0.090    24.910    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.910    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                 24.437    





---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack        6.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.463ns  (logic 0.259ns (17.698%)  route 1.204ns (82.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.659ns = ( 40.659 - 32.000 ) 
    Source Clock Delay      (SCD):    9.341ns = ( 33.341 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.468    33.341    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X12Y112        FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDRE (Prop_fdre_C_Q)         0.259    33.600 r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/Q
                         net (fo=25, routed)          1.204    34.804    ipbus/udp_if/clock_crossing_if/Q[0]
    SLICE_X13Y113        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.332    40.659    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X13Y113        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/C
                         clock pessimism              0.402    41.062    
                         clock uncertainty           -0.199    40.863    
    SLICE_X13Y113        FDRE (Setup_fdre_C_D)       -0.022    40.841    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         40.841    
                         arrival time                         -34.804    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.346ns  (logic 0.204ns (15.155%)  route 1.142ns (84.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.649ns = ( 40.649 - 32.000 ) 
    Source Clock Delay      (SCD):    9.331ns = ( 33.331 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.458    33.331    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X39Y145        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.204    33.535 r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/Q
                         net (fo=12, routed)          1.142    34.677    ipbus/udp_if/clock_crossing_if/write_i_reg[3][1]
    SLICE_X39Y140        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.322    40.649    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X39Y140        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/C
                         clock pessimism              0.402    41.052    
                         clock uncertainty           -0.199    40.853    
    SLICE_X39Y140        FDRE (Setup_fdre_C_D)       -0.111    40.742    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         40.742    
                         arrival time                         -34.677    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.418ns  (logic 0.223ns (15.725%)  route 1.195ns (84.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.649ns = ( 40.649 - 32.000 ) 
    Source Clock Delay      (SCD):    9.331ns = ( 33.331 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.458    33.331    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X39Y145        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.223    33.554 r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/Q
                         net (fo=13, routed)          1.195    34.749    ipbus/udp_if/clock_crossing_if/write_i_reg[3][0]
    SLICE_X39Y140        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.322    40.649    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X39Y140        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/C
                         clock pessimism              0.402    41.052    
                         clock uncertainty           -0.199    40.853    
    SLICE_X39Y140        FDRE (Setup_fdre_C_D)       -0.022    40.831    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         40.831    
                         arrival time                         -34.749    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.403ns  (logic 0.223ns (15.894%)  route 1.180ns (84.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.644ns = ( 40.644 - 32.000 ) 
    Source Clock Delay      (SCD):    9.323ns = ( 33.323 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.450    33.323    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X36Y132        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDRE (Prop_fdre_C_Q)         0.223    33.546 r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/Q
                         net (fo=2, routed)           1.180    34.726    ipbus/udp_if/clock_crossing_if/busy_down_tff
    SLICE_X37Y131        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.317    40.644    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X37Y131        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/C
                         clock pessimism              0.402    41.047    
                         clock uncertainty           -0.199    40.848    
    SLICE_X37Y131        FDRE (Setup_fdre_C_D)       -0.022    40.826    ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         40.826    
                         arrival time                         -34.726    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.393ns  (logic 0.223ns (16.004%)  route 1.170ns (83.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.649ns = ( 40.649 - 32.000 ) 
    Source Clock Delay      (SCD):    9.331ns = ( 33.331 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.458    33.331    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X39Y145        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.223    33.554 r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/Q
                         net (fo=24, routed)          1.170    34.724    ipbus/udp_if/clock_crossing_if/write_i_reg[3][2]
    SLICE_X39Y140        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.322    40.649    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X39Y140        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
                         clock pessimism              0.402    41.052    
                         clock uncertainty           -0.199    40.853    
    SLICE_X39Y140        FDRE (Setup_fdre_C_D)       -0.019    40.834    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         40.834    
                         arrival time                         -34.724    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.311ns  (logic 0.204ns (15.561%)  route 1.107ns (84.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.649ns = ( 40.649 - 32.000 ) 
    Source Clock Delay      (SCD):    9.331ns = ( 33.331 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.458    33.331    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X39Y145        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.204    33.535 r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/Q
                         net (fo=23, routed)          1.107    34.642    ipbus/udp_if/clock_crossing_if/write_i_reg[3][3]
    SLICE_X39Y140        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.322    40.649    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X39Y140        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
                         clock pessimism              0.402    41.052    
                         clock uncertainty           -0.199    40.853    
    SLICE_X39Y140        FDRE (Setup_fdre_C_D)       -0.100    40.753    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         40.753    
                         arrival time                         -34.642    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.303ns  (logic 0.204ns (15.652%)  route 1.099ns (84.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.644ns = ( 40.644 - 32.000 ) 
    Source Clock Delay      (SCD):    9.323ns = ( 33.323 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.450    33.323    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X36Y132        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDRE (Prop_fdre_C_Q)         0.204    33.527 r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/Q
                         net (fo=2, routed)           1.099    34.626    ipbus/udp_if/clock_crossing_if/busy_up_tff
    SLICE_X36Y131        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.317    40.644    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X36Y131        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/C
                         clock pessimism              0.402    41.047    
                         clock uncertainty           -0.199    40.848    
    SLICE_X36Y131        FDRE (Setup_fdre_C_D)       -0.093    40.755    ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         40.755    
                         arrival time                         -34.626    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.356ns  (logic 0.259ns (19.103%)  route 1.097ns (80.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.659ns = ( 40.659 - 32.000 ) 
    Source Clock Delay      (SCD):    9.341ns = ( 33.341 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.468    33.341    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X12Y112        FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDRE (Prop_fdre_C_Q)         0.259    33.600 r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/Q
                         net (fo=20, routed)          1.097    34.696    ipbus/udp_if/clock_crossing_if/Q[2]
    SLICE_X13Y113        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.332    40.659    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X13Y113        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/C
                         clock pessimism              0.402    41.062    
                         clock uncertainty           -0.199    40.863    
    SLICE_X13Y113        FDRE (Setup_fdre_C_D)       -0.031    40.832    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         40.832    
                         arrival time                         -34.696    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.276ns  (logic 0.236ns (18.498%)  route 1.040ns (81.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.659ns = ( 40.659 - 32.000 ) 
    Source Clock Delay      (SCD):    9.341ns = ( 33.341 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.468    33.341    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X12Y112        FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDRE (Prop_fdre_C_Q)         0.236    33.577 r  ipbus/udp_if/rx_ram_selector/send_i_reg[3]/Q
                         net (fo=19, routed)          1.040    34.616    ipbus/udp_if/clock_crossing_if/Q[3]
    SLICE_X12Y113        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.332    40.659    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X12Y113        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/C
                         clock pessimism              0.402    41.062    
                         clock uncertainty           -0.199    40.863    
    SLICE_X12Y113        FDRE (Setup_fdre_C_D)       -0.085    40.778    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         40.778    
                         arrival time                         -34.616    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.268ns  (logic 0.236ns (18.610%)  route 1.032ns (81.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.659ns = ( 40.659 - 32.000 ) 
    Source Clock Delay      (SCD):    9.341ns = ( 33.341 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.468    33.341    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X12Y112        FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDRE (Prop_fdre_C_Q)         0.236    33.577 r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/Q
                         net (fo=24, routed)          1.032    34.609    ipbus/udp_if/clock_crossing_if/Q[1]
    SLICE_X12Y111        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.332    40.659    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X12Y111        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/C
                         clock pessimism              0.402    41.062    
                         clock uncertainty           -0.199    40.863    
    SLICE_X12Y111        FDRE (Setup_fdre_C_D)       -0.082    40.781    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         40.781    
                         arrival time                         -34.609    
  -------------------------------------------------------------------
                         slack                                  6.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.091ns (13.802%)  route 0.568ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.626     4.087    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X36Y132        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDRE (Prop_fdre_C_Q)         0.091     4.178 r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/Q
                         net (fo=2, routed)           0.568     4.747    ipbus/udp_if/clock_crossing_if/busy_up_tff
    SLICE_X36Y131        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.844     4.807    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X36Y131        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/C
                         clock pessimism             -0.428     4.378    
                         clock uncertainty            0.199     4.577    
    SLICE_X36Y131        FDRE (Hold_fdre_C_D)         0.009     4.586    ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.586    
                         arrival time                           4.747    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.100ns (14.123%)  route 0.608ns (85.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.626     4.087    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X36Y132        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDRE (Prop_fdre_C_Q)         0.100     4.187 r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/Q
                         net (fo=2, routed)           0.608     4.795    ipbus/udp_if/clock_crossing_if/busy_down_tff
    SLICE_X37Y131        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.844     4.807    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X37Y131        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/C
                         clock pessimism             -0.428     4.378    
                         clock uncertainty            0.199     4.577    
    SLICE_X37Y131        FDRE (Hold_fdre_C_D)         0.040     4.617    ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.617    
                         arrival time                           4.795    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.107ns (15.848%)  route 0.568ns (84.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.640     4.101    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X12Y112        FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDRE (Prop_fdre_C_Q)         0.107     4.208 r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/Q
                         net (fo=24, routed)          0.568     4.777    ipbus/udp_if/clock_crossing_if/Q[1]
    SLICE_X12Y111        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.861     4.824    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X12Y111        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/C
                         clock pessimism             -0.428     4.395    
                         clock uncertainty            0.199     4.594    
    SLICE_X12Y111        FDRE (Hold_fdre_C_D)         0.001     4.595    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.595    
                         arrival time                           4.777    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.118ns (16.578%)  route 0.594ns (83.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.640     4.101    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X12Y112        FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDRE (Prop_fdre_C_Q)         0.118     4.219 r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/Q
                         net (fo=20, routed)          0.594     4.813    ipbus/udp_if/clock_crossing_if/Q[2]
    SLICE_X13Y113        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.858     4.821    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X13Y113        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/C
                         clock pessimism             -0.428     4.392    
                         clock uncertainty            0.199     4.591    
    SLICE_X13Y113        FDRE (Hold_fdre_C_D)         0.038     4.629    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.629    
                         arrival time                           4.813    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.091ns (13.227%)  route 0.597ns (86.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.631     4.092    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X39Y145        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.091     4.183 r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/Q
                         net (fo=23, routed)          0.597     4.780    ipbus/udp_if/clock_crossing_if/write_i_reg[3][3]
    SLICE_X39Y140        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.850     4.813    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X39Y140        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
                         clock pessimism             -0.428     4.384    
                         clock uncertainty            0.199     4.583    
    SLICE_X39Y140        FDRE (Hold_fdre_C_D)         0.007     4.590    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.590    
                         arrival time                           4.780    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.100ns (13.767%)  route 0.626ns (86.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.631     4.092    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X39Y145        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.100     4.192 r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/Q
                         net (fo=24, routed)          0.626     4.819    ipbus/udp_if/clock_crossing_if/write_i_reg[3][2]
    SLICE_X39Y140        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.850     4.813    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X39Y140        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
                         clock pessimism             -0.428     4.384    
                         clock uncertainty            0.199     4.583    
    SLICE_X39Y140        FDRE (Hold_fdre_C_D)         0.041     4.624    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.624    
                         arrival time                           4.819    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.107ns (15.625%)  route 0.578ns (84.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.640     4.101    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X12Y112        FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDRE (Prop_fdre_C_Q)         0.107     4.208 r  ipbus/udp_if/rx_ram_selector/send_i_reg[3]/Q
                         net (fo=19, routed)          0.578     4.786    ipbus/udp_if/clock_crossing_if/Q[3]
    SLICE_X12Y113        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.858     4.821    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X12Y113        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/C
                         clock pessimism             -0.428     4.392    
                         clock uncertainty            0.199     4.591    
    SLICE_X12Y113        FDRE (Hold_fdre_C_D)        -0.001     4.590    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.590    
                         arrival time                           4.786    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.100ns (13.785%)  route 0.625ns (86.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    4.123ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.662     4.123    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X7Y126         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.100     4.223 r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/Q
                         net (fo=2, routed)           0.625     4.849    ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X6Y126         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.880     4.843    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X6Y126         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/C
                         clock pessimism             -0.428     4.414    
                         clock uncertainty            0.199     4.613    
    SLICE_X6Y126         FDRE (Hold_fdre_C_D)         0.037     4.650    ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.650    
                         arrival time                           4.849    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.091ns (13.016%)  route 0.608ns (86.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.631     4.092    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X39Y145        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.091     4.183 r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/Q
                         net (fo=12, routed)          0.608     4.792    ipbus/udp_if/clock_crossing_if/write_i_reg[3][1]
    SLICE_X39Y140        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.850     4.813    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X39Y140        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/C
                         clock pessimism             -0.428     4.384    
                         clock uncertainty            0.199     4.583    
    SLICE_X39Y140        FDRE (Hold_fdre_C_D)         0.002     4.585    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.585    
                         arrival time                           4.792    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.100ns (13.367%)  route 0.648ns (86.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.631     4.092    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X39Y145        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.100     4.192 r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/Q
                         net (fo=13, routed)          0.648     4.841    ipbus/udp_if/clock_crossing_if/write_i_reg[3][0]
    SLICE_X39Y140        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.850     4.813    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X39Y140        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/C
                         clock pessimism             -0.428     4.384    
                         clock uncertainty            0.199     4.583    
    SLICE_X39Y140        FDRE (Hold_fdre_C_D)         0.040     4.623    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.623    
                         arrival time                           4.841    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        5.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.223ns (11.084%)  route 1.789ns (88.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.477ns = ( 16.477 - 8.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.456     9.329    clocks/clk125
    SLICE_X15Y127        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.223     9.552 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         1.789    11.340    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X40Y161        FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.150    16.477    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X40Y161        FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1/C
                         clock pessimism              0.558    17.036    
                         clock uncertainty           -0.064    16.971    
    SLICE_X40Y161        FDPE (Recov_fdpe_C_PRE)     -0.178    16.793    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1
  -------------------------------------------------------------------
                         required time                         16.793    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.223ns (11.084%)  route 1.789ns (88.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.477ns = ( 16.477 - 8.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.456     9.329    clocks/clk125
    SLICE_X15Y127        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.223     9.552 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         1.789    11.340    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X40Y161        FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.150    16.477    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X40Y161        FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2/C
                         clock pessimism              0.558    17.036    
                         clock uncertainty           -0.064    16.971    
    SLICE_X40Y161        FDPE (Recov_fdpe_C_PRE)     -0.178    16.793    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2
  -------------------------------------------------------------------
                         required time                         16.793    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             6.656ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.259ns (24.015%)  route 0.819ns (75.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 16.714 - 8.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.464     9.337    eth/fifo/m_aclk
    SLICE_X8Y134         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDPE (Prop_fdpe_C_Q)         0.259     9.596 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.819    10.415    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X7Y137         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.387    16.714    eth/fifo/m_aclk
    SLICE_X7Y137         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
                         clock pessimism              0.633    17.348    
                         clock uncertainty           -0.064    17.283    
    SLICE_X7Y137         FDCE (Recov_fdce_C_CLR)     -0.212    17.071    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
  -------------------------------------------------------------------
                         required time                         17.071    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  6.656    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.359ns (35.381%)  route 0.656ns (64.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.657ns = ( 16.657 - 8.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.464     9.337    eth/fifo/m_aclk
    SLICE_X10Y134        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y134        FDPE (Prop_fdpe_C_Q)         0.236     9.573 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/Q
                         net (fo=3, routed)           0.258     9.830    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X10Y134                                                     f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb1/I0
    SLICE_X10Y134        LUT2 (Prop_lut2_I0_O)        0.123     9.953 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb1/O
                         net (fo=3, routed)           0.398    10.351    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X8Y134         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.330    16.657    eth/fifo/m_aclk
    SLICE_X8Y134         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0/C
                         clock pessimism              0.633    17.291    
                         clock uncertainty           -0.064    17.226    
    SLICE_X8Y134         FDPE (Recov_fdpe_C_PRE)     -0.187    17.039    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
  -------------------------------------------------------------------
                         required time                         17.039    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.359ns (35.381%)  route 0.656ns (64.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.657ns = ( 16.657 - 8.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.464     9.337    eth/fifo/m_aclk
    SLICE_X10Y134        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y134        FDPE (Prop_fdpe_C_Q)         0.236     9.573 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/Q
                         net (fo=3, routed)           0.258     9.830    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X10Y134                                                     f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb1/I0
    SLICE_X10Y134        LUT2 (Prop_lut2_I0_O)        0.123     9.953 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb1/O
                         net (fo=3, routed)           0.398    10.351    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X8Y134         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.330    16.657    eth/fifo/m_aclk
    SLICE_X8Y134         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                         clock pessimism              0.633    17.291    
                         clock uncertainty           -0.064    17.226    
    SLICE_X8Y134         FDPE (Recov_fdpe_C_PRE)     -0.187    17.039    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
  -------------------------------------------------------------------
                         required time                         17.039    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.359ns (35.381%)  route 0.656ns (64.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.657ns = ( 16.657 - 8.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.464     9.337    eth/fifo/m_aclk
    SLICE_X10Y134        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y134        FDPE (Prop_fdpe_C_Q)         0.236     9.573 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/Q
                         net (fo=3, routed)           0.258     9.830    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X10Y134                                                     f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb1/I0
    SLICE_X10Y134        LUT2 (Prop_lut2_I0_O)        0.123     9.953 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb1/O
                         net (fo=3, routed)           0.398    10.351    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X8Y134         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.330    16.657    eth/fifo/m_aclk
    SLICE_X8Y134         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                         clock pessimism              0.633    17.291    
                         clock uncertainty           -0.064    17.226    
    SLICE_X8Y134         FDPE (Recov_fdpe_C_PRE)     -0.187    17.039    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2
  -------------------------------------------------------------------
                         required time                         17.039    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.259ns (24.181%)  route 0.812ns (75.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 16.714 - 8.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.464     9.337    eth/fifo/m_aclk
    SLICE_X8Y134         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDPE (Prop_fdpe_C_Q)         0.259     9.596 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.812    10.408    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X6Y138         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.387    16.714    eth/fifo/m_aclk
    SLICE_X6Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2/C
                         clock pessimism              0.633    17.348    
                         clock uncertainty           -0.064    17.283    
    SLICE_X6Y138         FDCE (Recov_fdce_C_CLR)     -0.187    17.096    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2
  -------------------------------------------------------------------
                         required time                         17.096    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.259ns (24.181%)  route 0.812ns (75.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 16.714 - 8.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.464     9.337    eth/fifo/m_aclk
    SLICE_X8Y134         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDPE (Prop_fdpe_C_Q)         0.259     9.596 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.812    10.408    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X6Y138         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.387    16.714    eth/fifo/m_aclk
    SLICE_X6Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3/C
                         clock pessimism              0.633    17.348    
                         clock uncertainty           -0.064    17.283    
    SLICE_X6Y138         FDCE (Recov_fdce_C_CLR)     -0.187    17.096    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3
  -------------------------------------------------------------------
                         required time                         17.096    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.722ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.259ns (24.181%)  route 0.812ns (75.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 16.714 - 8.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.464     9.337    eth/fifo/m_aclk
    SLICE_X8Y134         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDPE (Prop_fdpe_C_Q)         0.259     9.596 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.812    10.408    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X6Y138         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.387    16.714    eth/fifo/m_aclk
    SLICE_X6Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
                         clock pessimism              0.633    17.348    
                         clock uncertainty           -0.064    17.283    
    SLICE_X6Y138         FDCE (Recov_fdce_C_CLR)     -0.154    17.129    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
  -------------------------------------------------------------------
                         required time                         17.129    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                  6.722    

Slack (MET) :             6.722ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.259ns (24.181%)  route 0.812ns (75.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.714ns = ( 16.714 - 8.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.464     9.337    eth/fifo/m_aclk
    SLICE_X8Y134         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDPE (Prop_fdpe_C_Q)         0.259     9.596 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.812    10.408    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X6Y138         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.387    16.714    eth/fifo/m_aclk
    SLICE_X6Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0/C
                         clock pessimism              0.633    17.348    
                         clock uncertainty           -0.064    17.283    
    SLICE_X6Y138         FDCE (Recov_fdce_C_CLR)     -0.154    17.129    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0
  -------------------------------------------------------------------
                         required time                         17.129    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                  6.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.118ns (40.559%)  route 0.173ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.639     4.100    eth/fifo/m_aclk
    SLICE_X8Y134         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDPE (Prop_fdpe_C_Q)         0.118     4.218 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.173     4.391    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X8Y139         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.862     4.825    eth/fifo/m_aclk
    SLICE_X8Y139         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1/C
                         clock pessimism             -0.708     4.116    
    SLICE_X8Y139         FDCE (Remov_fdce_C_CLR)     -0.050     4.066    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
  -------------------------------------------------------------------
                         required time                         -4.066    
                         arrival time                           4.391    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.118ns (40.559%)  route 0.173ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.639     4.100    eth/fifo/m_aclk
    SLICE_X8Y134         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDPE (Prop_fdpe_C_Q)         0.118     4.218 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.173     4.391    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X8Y139         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.862     4.825    eth/fifo/m_aclk
    SLICE_X8Y139         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2/C
                         clock pessimism             -0.708     4.116    
    SLICE_X8Y139         FDCE (Remov_fdce_C_CLR)     -0.050     4.066    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
  -------------------------------------------------------------------
                         required time                         -4.066    
                         arrival time                           4.391    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.118ns (40.559%)  route 0.173ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.639     4.100    eth/fifo/m_aclk
    SLICE_X8Y134         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDPE (Prop_fdpe_C_Q)         0.118     4.218 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.173     4.391    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X8Y139         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.862     4.825    eth/fifo/m_aclk
    SLICE_X8Y139         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb/C
                         clock pessimism             -0.708     4.116    
    SLICE_X8Y139         FDPE (Remov_fdpe_C_PRE)     -0.052     4.064    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
  -------------------------------------------------------------------
                         required time                         -4.064    
                         arrival time                           4.391    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.118ns (40.559%)  route 0.173ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.639     4.100    eth/fifo/m_aclk
    SLICE_X8Y134         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDPE (Prop_fdpe_C_Q)         0.118     4.218 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.173     4.391    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X8Y139         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.862     4.825    eth/fifo/m_aclk
    SLICE_X8Y139         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i/C
                         clock pessimism             -0.708     4.116    
    SLICE_X8Y139         FDPE (Remov_fdpe_C_PRE)     -0.052     4.064    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
  -------------------------------------------------------------------
                         required time                         -4.064    
                         arrival time                           4.391    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.118ns (32.843%)  route 0.241ns (67.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.639     4.100    eth/fifo/m_aclk
    SLICE_X8Y134         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDPE (Prop_fdpe_C_Q)         0.118     4.218 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.241     4.460    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X5Y139         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.893     4.856    eth/fifo/m_aclk
    SLICE_X5Y139         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i/C
                         clock pessimism             -0.689     4.166    
    SLICE_X5Y139         FDPE (Remov_fdpe_C_PRE)     -0.072     4.094    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
  -------------------------------------------------------------------
                         required time                         -4.094    
                         arrival time                           4.460    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.118ns (32.843%)  route 0.241ns (67.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.639     4.100    eth/fifo/m_aclk
    SLICE_X8Y134         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDPE (Prop_fdpe_C_Q)         0.118     4.218 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.241     4.460    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X5Y139         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.893     4.856    eth/fifo/m_aclk
    SLICE_X5Y139         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                         clock pessimism             -0.689     4.166    
    SLICE_X5Y139         FDPE (Remov_fdpe_C_PRE)     -0.072     4.094    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0
  -------------------------------------------------------------------
                         required time                         -4.094    
                         arrival time                           4.460    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.118ns (28.945%)  route 0.290ns (71.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.639     4.100    eth/fifo/m_aclk
    SLICE_X8Y134         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDPE (Prop_fdpe_C_Q)         0.118     4.218 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.290     4.508    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X4Y138         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.893     4.856    eth/fifo/m_aclk
    SLICE_X4Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3/C
                         clock pessimism             -0.689     4.166    
    SLICE_X4Y138         FDCE (Remov_fdce_C_CLR)     -0.069     4.097    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
  -------------------------------------------------------------------
                         required time                         -4.097    
                         arrival time                           4.508    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.118ns (28.945%)  route 0.290ns (71.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.639     4.100    eth/fifo/m_aclk
    SLICE_X8Y134         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDPE (Prop_fdpe_C_Q)         0.118     4.218 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.290     4.508    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X4Y138         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.893     4.856    eth/fifo/m_aclk
    SLICE_X4Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1/C
                         clock pessimism             -0.689     4.166    
    SLICE_X4Y138         FDCE (Remov_fdce_C_CLR)     -0.069     4.097    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
  -------------------------------------------------------------------
                         required time                         -4.097    
                         arrival time                           4.508    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.118ns (28.945%)  route 0.290ns (71.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.639     4.100    eth/fifo/m_aclk
    SLICE_X8Y134         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDPE (Prop_fdpe_C_Q)         0.118     4.218 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.290     4.508    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X4Y138         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.893     4.856    eth/fifo/m_aclk
    SLICE_X4Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2/C
                         clock pessimism             -0.689     4.166    
    SLICE_X4Y138         FDCE (Remov_fdce_C_CLR)     -0.069     4.097    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
  -------------------------------------------------------------------
                         required time                         -4.097    
                         arrival time                           4.508    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.118ns (28.945%)  route 0.290ns (71.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.639     4.100    eth/fifo/m_aclk
    SLICE_X8Y134         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDPE (Prop_fdpe_C_Q)         0.118     4.218 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.290     4.508    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X4Y138         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.893     4.856    eth/fifo/m_aclk
    SLICE_X4Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3/C
                         clock pessimism             -0.689     4.166    
    SLICE_X4Y138         FDCE (Remov_fdce_C_CLR)     -0.069     4.097    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
  -------------------------------------------------------------------
                         required time                         -4.097    
                         arrival time                           4.508    
  -------------------------------------------------------------------
                         slack                                  0.411    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gmii_rx_clk
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        4.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.695ns  (logic 0.182ns (3.196%)  route 5.513ns (96.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 12.100 - 8.000 ) 
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.334     1.484    eth/rx_clk
    SLICE_X14Y127        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.147     1.631 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           1.253     2.884    eth/fifo/s_aresetn
    SLICE_X10Y133                                                     r  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/I0
    SLICE_X10Y133        LUT1 (Prop_lut1_I0_O)        0.035     2.919 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           4.260     7.179    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X10Y134        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.639    12.100    eth/fifo/m_aclk
    SLICE_X10Y134        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
                         clock pessimism              0.000    12.100    
                         clock uncertainty           -0.154    11.946    
    SLICE_X10Y134        FDPE (Recov_fdpe_C_PRE)     -0.079    11.867    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
  -------------------------------------------------------------------
                         required time                         11.867    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                  4.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        7.260ns  (logic 0.242ns (3.333%)  route 7.018ns (96.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        6.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.337ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.569     2.347    eth/rx_clk
    SLICE_X14Y127        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.206     2.553 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           1.603     4.156    eth/fifo/s_aresetn
    SLICE_X10Y133                                                     r  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/I0
    SLICE_X10Y133        LUT1 (Prop_lut1_I0_O)        0.036     4.192 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           5.415     9.607    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X10Y134        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.464     9.337    eth/fifo/m_aclk
    SLICE_X10Y134        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
                         clock pessimism              0.000     9.337    
                         clock uncertainty            0.154     9.491    
    SLICE_X10Y134        FDPE (Remov_fdpe_C_PRE)     -0.115     9.376    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
  -------------------------------------------------------------------
                         required time                         -9.376    
                         arrival time                           9.607    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ipb_i
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack       30.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.504ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.359ns (29.697%)  route 0.850ns (70.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.643ns = ( 40.643 - 32.000 ) 
    Source Clock Delay      (SCD):    9.319ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.446     9.319    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X46Y115        FDRE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.236     9.555 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    10.019    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X46Y115                                                     r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/I1
    SLICE_X46Y115        LUT2 (Prop_lut2_I1_O)        0.123    10.142 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.386    10.528    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X46Y111        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.316    40.643    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y111        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.654    41.298    
                         clock uncertainty           -0.079    41.219    
    SLICE_X46Y111        FDPE (Recov_fdpe_C_PRE)     -0.187    41.032    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.032    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                 30.504    

Slack (MET) :             30.504ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.359ns (29.697%)  route 0.850ns (70.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.643ns = ( 40.643 - 32.000 ) 
    Source Clock Delay      (SCD):    9.319ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.446     9.319    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X46Y115        FDRE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.236     9.555 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    10.019    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X46Y115                                                     r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/I1
    SLICE_X46Y115        LUT2 (Prop_lut2_I1_O)        0.123    10.142 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.386    10.528    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X46Y111        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.316    40.643    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y111        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.654    41.298    
                         clock uncertainty           -0.079    41.219    
    SLICE_X46Y111        FDPE (Recov_fdpe_C_PRE)     -0.187    41.032    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.032    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                 30.504    

Slack (MET) :             30.504ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.359ns (29.697%)  route 0.850ns (70.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.643ns = ( 40.643 - 32.000 ) 
    Source Clock Delay      (SCD):    9.319ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.446     9.319    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X46Y115        FDRE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.236     9.555 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    10.019    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X46Y115                                                     r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/I1
    SLICE_X46Y115        LUT2 (Prop_lut2_I1_O)        0.123    10.142 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.386    10.528    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X46Y111        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.316    40.643    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y111        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.654    41.298    
                         clock uncertainty           -0.079    41.219    
    SLICE_X46Y111        FDPE (Recov_fdpe_C_PRE)     -0.187    41.032    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.032    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                 30.504    

Slack (MET) :             30.506ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.330ns (27.893%)  route 0.853ns (72.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.632ns = ( 40.632 - 32.000 ) 
    Source Clock Delay      (SCD):    9.311ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.438     9.311    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X45Y126        FDRE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y126        FDRE (Prop_fdre_C_Q)         0.204     9.515 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     9.974    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X45Y126                                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
    SLICE_X45Y126        LUT2 (Prop_lut2_I1_O)        0.126    10.100 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.394    10.494    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X46Y124        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.305    40.632    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y124        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.633    41.266    
                         clock uncertainty           -0.079    41.187    
    SLICE_X46Y124        FDPE (Recov_fdpe_C_PRE)     -0.187    41.000    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.000    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                 30.506    

Slack (MET) :             30.506ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.330ns (27.893%)  route 0.853ns (72.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.632ns = ( 40.632 - 32.000 ) 
    Source Clock Delay      (SCD):    9.311ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.438     9.311    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X45Y126        FDRE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y126        FDRE (Prop_fdre_C_Q)         0.204     9.515 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     9.974    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X45Y126                                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
    SLICE_X45Y126        LUT2 (Prop_lut2_I1_O)        0.126    10.100 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.394    10.494    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X46Y124        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.305    40.632    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y124        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.633    41.266    
                         clock uncertainty           -0.079    41.187    
    SLICE_X46Y124        FDPE (Recov_fdpe_C_PRE)     -0.187    41.000    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.000    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                 30.506    

Slack (MET) :             30.506ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.330ns (27.893%)  route 0.853ns (72.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.632ns = ( 40.632 - 32.000 ) 
    Source Clock Delay      (SCD):    9.311ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.438     9.311    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X45Y126        FDRE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y126        FDRE (Prop_fdre_C_Q)         0.204     9.515 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     9.974    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X45Y126                                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
    SLICE_X45Y126        LUT2 (Prop_lut2_I1_O)        0.126    10.100 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.394    10.494    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X46Y124        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.305    40.632    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y124        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.633    41.266    
                         clock uncertainty           -0.079    41.187    
    SLICE_X46Y124        FDPE (Recov_fdpe_C_PRE)     -0.187    41.000    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.000    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                 30.506    

Slack (MET) :             31.014ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.204ns (34.428%)  route 0.389ns (65.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.642ns = ( 40.642 - 32.000 ) 
    Source Clock Delay      (SCD):    9.321ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.448     9.321    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y115        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDPE (Prop_fdpe_C_Q)         0.204     9.525 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.389     9.913    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y114        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.315    40.642    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y114        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.633    41.276    
                         clock uncertainty           -0.079    41.197    
    SLICE_X46Y114        FDPE (Recov_fdpe_C_PRE)     -0.270    40.927    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         40.927    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                 31.014    

Slack (MET) :             31.014ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.204ns (34.428%)  route 0.389ns (65.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.642ns = ( 40.642 - 32.000 ) 
    Source Clock Delay      (SCD):    9.321ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.448     9.321    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y115        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDPE (Prop_fdpe_C_Q)         0.204     9.525 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.389     9.913    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y114        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.315    40.642    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y114        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.633    41.276    
                         clock uncertainty           -0.079    41.197    
    SLICE_X46Y114        FDPE (Recov_fdpe_C_PRE)     -0.270    40.927    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         40.927    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                 31.014    

Slack (MET) :             31.047ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.204ns (34.428%)  route 0.389ns (65.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.642ns = ( 40.642 - 32.000 ) 
    Source Clock Delay      (SCD):    9.321ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.448     9.321    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y115        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDPE (Prop_fdpe_C_Q)         0.204     9.525 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.389     9.913    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y114        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.315    40.642    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y114        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.633    41.276    
                         clock uncertainty           -0.079    41.197    
    SLICE_X46Y114        FDPE (Recov_fdpe_C_PRE)     -0.237    40.960    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         40.960    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                 31.047    

Slack (MET) :             31.047ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.204ns (34.428%)  route 0.389ns (65.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.642ns = ( 40.642 - 32.000 ) 
    Source Clock Delay      (SCD):    9.321ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.448     9.321    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y115        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDPE (Prop_fdpe_C_Q)         0.204     9.525 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.389     9.913    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y114        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=918, routed)         1.315    40.642    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y114        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.633    41.276    
                         clock uncertainty           -0.079    41.197    
    SLICE_X46Y114        FDPE (Recov_fdpe_C_PRE)     -0.237    40.960    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         40.960    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                 31.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.091ns (40.059%)  route 0.136ns (59.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.618     4.079    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y126        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y126        FDPE (Prop_fdpe_C_Q)         0.091     4.170 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.136     4.307    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X44Y126        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.834     4.797    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y126        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.706     4.090    
    SLICE_X44Y126        FDPE (Remov_fdpe_C_PRE)     -0.110     3.980    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.980    
                         arrival time                           4.307    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.091ns (33.026%)  route 0.185ns (66.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.626     4.087    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y115        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDPE (Prop_fdpe_C_Q)         0.091     4.178 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.185     4.363    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y114        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.842     4.805    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y114        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.689     4.115    
    SLICE_X46Y114        FDPE (Remov_fdpe_C_PRE)     -0.090     4.025    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.025    
                         arrival time                           4.363    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.091ns (33.026%)  route 0.185ns (66.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.626     4.087    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y115        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDPE (Prop_fdpe_C_Q)         0.091     4.178 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.185     4.363    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y114        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.842     4.805    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y114        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.689     4.115    
    SLICE_X46Y114        FDPE (Remov_fdpe_C_PRE)     -0.090     4.025    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -4.025    
                         arrival time                           4.363    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.091ns (33.026%)  route 0.185ns (66.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.626     4.087    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y115        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDPE (Prop_fdpe_C_Q)         0.091     4.178 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.185     4.363    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y114        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.842     4.805    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y114        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.689     4.115    
    SLICE_X46Y114        FDPE (Remov_fdpe_C_PRE)     -0.090     4.025    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -4.025    
                         arrival time                           4.363    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.091ns (33.026%)  route 0.185ns (66.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.626     4.087    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y115        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDPE (Prop_fdpe_C_Q)         0.091     4.178 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.185     4.363    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y114        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.842     4.805    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y114        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.689     4.115    
    SLICE_X46Y114        FDPE (Remov_fdpe_C_PRE)     -0.090     4.025    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -4.025    
                         arrival time                           4.363    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.088%)  route 0.153ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    4.085ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.624     4.085    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y114        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDPE (Prop_fdpe_C_Q)         0.107     4.192 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.153     4.346    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X47Y114        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.842     4.805    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X47Y114        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.708     4.096    
    SLICE_X47Y114        FDPE (Remov_fdpe_C_PRE)     -0.108     3.988    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.988    
                         arrival time                           4.346    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.088%)  route 0.153ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    4.085ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.624     4.085    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y114        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDPE (Prop_fdpe_C_Q)         0.107     4.192 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.153     4.346    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X47Y114        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.842     4.805    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X47Y114        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.708     4.096    
    SLICE_X47Y114        FDPE (Remov_fdpe_C_PRE)     -0.108     3.988    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -3.988    
                         arrival time                           4.346    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.273%)  route 0.281ns (68.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.618     4.079    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y126        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDPE (Prop_fdpe_C_Q)         0.100     4.179 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.088     4.268    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X45Y126                                                     f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X45Y126        LUT2 (Prop_lut2_I0_O)        0.028     4.296 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.193     4.489    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X46Y124        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.831     4.794    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y124        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.689     4.104    
    SLICE_X46Y124        FDPE (Remov_fdpe_C_PRE)     -0.052     4.052    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.052    
                         arrival time                           4.489    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.273%)  route 0.281ns (68.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.618     4.079    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y126        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDPE (Prop_fdpe_C_Q)         0.100     4.179 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.088     4.268    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X45Y126                                                     f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X45Y126        LUT2 (Prop_lut2_I0_O)        0.028     4.296 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.193     4.489    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X46Y124        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.831     4.794    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y124        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.689     4.104    
    SLICE_X46Y124        FDPE (Remov_fdpe_C_PRE)     -0.052     4.052    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.052    
                         arrival time                           4.489    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.273%)  route 0.281ns (68.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.618     4.079    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y126        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y126        FDPE (Prop_fdpe_C_Q)         0.100     4.179 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.088     4.268    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X45Y126                                                     f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X45Y126        LUT2 (Prop_lut2_I0_O)        0.028     4.296 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.193     4.489    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X46Y124        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=918, routed)         0.831     4.794    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y124        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.689     4.104    
    SLICE_X46Y124        FDPE (Remov_fdpe_C_PRE)     -0.052     4.052    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.052    
                         arrival time                           4.489    
  -------------------------------------------------------------------
                         slack                                  0.436    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.458ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.359ns (29.438%)  route 0.861ns (70.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 26.307 - 25.000 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.439     1.439    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X46Y128        FDRE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDRE (Prop_fdre_C_Q)         0.236     1.675 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     2.139    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X46Y128                                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/I1
    SLICE_X46Y128        LUT2 (Prop_lut2_I1_O)        0.123     2.262 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.396     2.659    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X46Y127        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.307    26.307    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y127        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.109    26.416    
                         clock uncertainty           -0.113    26.303    
    SLICE_X46Y127        FDPE (Recov_fdpe_C_PRE)     -0.187    26.116    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.116    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                 23.458    

Slack (MET) :             23.458ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.359ns (29.438%)  route 0.861ns (70.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 26.307 - 25.000 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.439     1.439    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X46Y128        FDRE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDRE (Prop_fdre_C_Q)         0.236     1.675 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     2.139    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X46Y128                                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/I1
    SLICE_X46Y128        LUT2 (Prop_lut2_I1_O)        0.123     2.262 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.396     2.659    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X46Y127        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.307    26.307    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y127        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.109    26.416    
                         clock uncertainty           -0.113    26.303    
    SLICE_X46Y127        FDPE (Recov_fdpe_C_PRE)     -0.187    26.116    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.116    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                 23.458    

Slack (MET) :             23.458ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.359ns (29.438%)  route 0.861ns (70.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 26.307 - 25.000 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.439     1.439    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X46Y128        FDRE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDRE (Prop_fdre_C_Q)         0.236     1.675 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     2.139    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X46Y128                                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/I1
    SLICE_X46Y128        LUT2 (Prop_lut2_I1_O)        0.123     2.262 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.396     2.659    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X46Y127        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.307    26.307    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y127        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.109    26.416    
                         clock uncertainty           -0.113    26.303    
    SLICE_X46Y127        FDPE (Recov_fdpe_C_PRE)     -0.187    26.116    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.116    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                 23.458    

Slack (MET) :             23.474ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.330ns (27.896%)  route 0.853ns (72.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 26.317 - 25.000 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.448     1.448    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X41Y117        FDRE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y117        FDRE (Prop_fdre_C_Q)         0.204     1.652 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     2.111    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X41Y117                                                     r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
    SLICE_X41Y117        LUT2 (Prop_lut2_I1_O)        0.126     2.237 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.394     2.631    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X42Y114        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.317    26.317    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y114        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.088    26.405    
                         clock uncertainty           -0.113    26.292    
    SLICE_X42Y114        FDPE (Recov_fdpe_C_PRE)     -0.187    26.105    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.105    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 23.474    

Slack (MET) :             23.474ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.330ns (27.896%)  route 0.853ns (72.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 26.317 - 25.000 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.448     1.448    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X41Y117        FDRE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y117        FDRE (Prop_fdre_C_Q)         0.204     1.652 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     2.111    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X41Y117                                                     r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
    SLICE_X41Y117        LUT2 (Prop_lut2_I1_O)        0.126     2.237 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.394     2.631    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X42Y114        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.317    26.317    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y114        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.088    26.405    
                         clock uncertainty           -0.113    26.292    
    SLICE_X42Y114        FDPE (Recov_fdpe_C_PRE)     -0.187    26.105    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.105    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 23.474    

Slack (MET) :             23.474ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.330ns (27.896%)  route 0.853ns (72.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 26.317 - 25.000 ) 
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.448     1.448    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X41Y117        FDRE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y117        FDRE (Prop_fdre_C_Q)         0.204     1.652 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     2.111    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X41Y117                                                     r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
    SLICE_X41Y117        LUT2 (Prop_lut2_I1_O)        0.126     2.237 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.394     2.631    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X42Y114        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.317    26.317    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y114        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.088    26.405    
                         clock uncertainty           -0.113    26.292    
    SLICE_X42Y114        FDPE (Recov_fdpe_C_PRE)     -0.187    26.105    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.105    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 23.474    

Slack (MET) :             23.940ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.204ns (32.350%)  route 0.427ns (67.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 26.306 - 25.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.441     1.441    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y128        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y128        FDPE (Prop_fdpe_C_Q)         0.204     1.645 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.427     2.072    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y126        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.306    26.306    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y126        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.088    26.394    
                         clock uncertainty           -0.113    26.281    
    SLICE_X46Y126        FDPE (Recov_fdpe_C_PRE)     -0.270    26.011    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         26.011    
                         arrival time                          -2.072    
  -------------------------------------------------------------------
                         slack                                 23.940    

Slack (MET) :             23.973ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.204ns (32.350%)  route 0.427ns (67.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 26.306 - 25.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.441     1.441    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y128        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y128        FDPE (Prop_fdpe_C_Q)         0.204     1.645 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.427     2.072    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y126        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.306    26.306    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y126        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.088    26.394    
                         clock uncertainty           -0.113    26.281    
    SLICE_X46Y126        FDPE (Recov_fdpe_C_PRE)     -0.237    26.044    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         26.044    
                         arrival time                          -2.072    
  -------------------------------------------------------------------
                         slack                                 23.973    

Slack (MET) :             23.973ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.204ns (32.350%)  route 0.427ns (67.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 26.306 - 25.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.441     1.441    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y128        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y128        FDPE (Prop_fdpe_C_Q)         0.204     1.645 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.427     2.072    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y126        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.306    26.306    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y126        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.088    26.394    
                         clock uncertainty           -0.113    26.281    
    SLICE_X46Y126        FDPE (Recov_fdpe_C_PRE)     -0.237    26.044    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         26.044    
                         arrival time                          -2.072    
  -------------------------------------------------------------------
                         slack                                 23.973    

Slack (MET) :             24.031ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.236ns (41.567%)  route 0.332ns (58.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 26.305 - 25.000 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.436     1.436    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y126        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDPE (Prop_fdpe_C_Q)         0.236     1.672 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.332     2.004    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X46Y125        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         1.305    26.305    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X46Y125        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.109    26.414    
                         clock uncertainty           -0.113    26.301    
    SLICE_X46Y125        FDPE (Recov_fdpe_C_PRE)     -0.267    26.034    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         26.034    
                         arrival time                          -2.004    
  -------------------------------------------------------------------
                         slack                                 24.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.091ns (38.423%)  route 0.146ns (61.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.620     0.620    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y128        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y128        FDPE (Prop_fdpe_C_Q)         0.091     0.711 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.146     0.857    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y129        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.836     0.836    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y129        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.188     0.648    
    SLICE_X46Y129        FDPE (Remov_fdpe_C_PRE)     -0.090     0.558    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.381%)  route 0.145ns (57.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.624     0.624    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y117        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDPE (Prop_fdpe_C_Q)         0.107     0.731 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.145     0.876    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X40Y117        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.843     0.843    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y117        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.188     0.655    
    SLICE_X40Y117        FDPE (Remov_fdpe_C_PRE)     -0.108     0.547    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.107ns (38.801%)  route 0.169ns (61.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.616     0.616    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y126        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDPE (Prop_fdpe_C_Q)         0.107     0.723 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.169     0.892    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X46Y125        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.831     0.831    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X46Y125        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.205     0.626    
    SLICE_X46Y125        FDPE (Remov_fdpe_C_PRE)     -0.088     0.538    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.538    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.107ns (38.801%)  route 0.169ns (61.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.616     0.616    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y126        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDPE (Prop_fdpe_C_Q)         0.107     0.723 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.169     0.892    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X46Y125        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.831     0.831    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X46Y125        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.205     0.626    
    SLICE_X46Y125        FDPE (Remov_fdpe_C_PRE)     -0.088     0.538    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.538    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.995%)  route 0.203ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.620     0.620    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y128        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y128        FDPE (Prop_fdpe_C_Q)         0.091     0.711 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.203     0.914    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y126        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.832     0.832    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y126        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.188     0.644    
    SLICE_X46Y126        FDPE (Remov_fdpe_C_PRE)     -0.090     0.554    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.554    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.995%)  route 0.203ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.620     0.620    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y128        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y128        FDPE (Prop_fdpe_C_Q)         0.091     0.711 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.203     0.914    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y126        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.832     0.832    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y126        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.188     0.644    
    SLICE_X46Y126        FDPE (Remov_fdpe_C_PRE)     -0.090     0.554    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.554    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.995%)  route 0.203ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.620     0.620    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y128        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y128        FDPE (Prop_fdpe_C_Q)         0.091     0.711 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.203     0.914    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y126        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.832     0.832    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y126        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.188     0.644    
    SLICE_X46Y126        FDPE (Remov_fdpe_C_PRE)     -0.090     0.554    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.554    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.670%)  route 0.276ns (68.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.625     0.625    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y117        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDPE (Prop_fdpe_C_Q)         0.100     0.725 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.088     0.813    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X41Y117                                                     f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X41Y117        LUT2 (Prop_lut2_I0_O)        0.028     0.841 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.188     1.029    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X42Y114        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.844     0.844    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y114        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.188     0.656    
    SLICE_X42Y114        FDPE (Remov_fdpe_C_PRE)     -0.052     0.604    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.670%)  route 0.276ns (68.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.625     0.625    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y117        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDPE (Prop_fdpe_C_Q)         0.100     0.725 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.088     0.813    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X41Y117                                                     f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X41Y117        LUT2 (Prop_lut2_I0_O)        0.028     0.841 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.188     1.029    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X42Y114        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.844     0.844    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y114        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.188     0.656    
    SLICE_X42Y114        FDPE (Remov_fdpe_C_PRE)     -0.052     0.604    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.670%)  route 0.276ns (68.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.625     0.625    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y117        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDPE (Prop_fdpe_C_Q)         0.100     0.725 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.088     0.813    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X41Y117                                                     f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X41Y117        LUT2 (Prop_lut2_I0_O)        0.028     0.841 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.188     1.029    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X42Y114        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=243, routed)         0.844     0.844    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y114        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.188     0.656    
    SLICE_X42Y114        FDPE (Remov_fdpe_C_PRE)     -0.052     0.604    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.425    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  I
  To Clock:  gmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.739ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.223ns (49.265%)  route 0.230ns (50.735%))
  Logic Levels:           0  
  Clock Path Skew:        -6.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 10.347 - 8.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.456     9.329    clocks/clk125
    SLICE_X15Y127        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.223     9.552 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.230     9.781    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X13Y127        FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.569    10.347    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X13Y127        FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/C
                         clock pessimism              0.000    10.347    
                         clock uncertainty           -0.154    10.193    
    SLICE_X13Y127        FDPE (Recov_fdpe_C_PRE)     -0.178    10.015    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1
  -------------------------------------------------------------------
                         required time                         10.015    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.223ns (49.265%)  route 0.230ns (50.735%))
  Logic Levels:           0  
  Clock Path Skew:        -6.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 10.347 - 8.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.456     9.329    clocks/clk125
    SLICE_X15Y127        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.223     9.552 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.230     9.781    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X13Y127        FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.569    10.347    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X13Y127        FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/C
                         clock pessimism              0.000    10.347    
                         clock uncertainty           -0.154    10.193    
    SLICE_X13Y127        FDPE (Recov_fdpe_C_PRE)     -0.178    10.015    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2
  -------------------------------------------------------------------
                         required time                         10.015    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  0.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.739ns  (arrival time - required time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.246%)  route 0.112ns (52.754%))
  Logic Levels:           0  
  Clock Path Skew:        -2.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.632     4.093    clocks/clk125
    SLICE_X15Y127        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.100     4.193 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.112     4.305    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X13Y127        FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.334     1.484    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X13Y127        FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/C
                         clock pessimism              0.000     1.484    
                         clock uncertainty            0.154     1.638    
    SLICE_X13Y127        FDPE (Remov_fdpe_C_PRE)     -0.072     1.566    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           4.305    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.739ns  (arrival time - required time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.246%)  route 0.112ns (52.754%))
  Logic Levels:           0  
  Clock Path Skew:        -2.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.632     4.093    clocks/clk125
    SLICE_X15Y127        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.100     4.193 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.112     4.305    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X13Y127        FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.334     1.484    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X13Y127        FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/C
                         clock pessimism              0.000     1.484    
                         clock uncertainty            0.154     1.638    
    SLICE_X13Y127        FDPE (Remov_fdpe_C_PRE)     -0.072     1.566    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           4.305    
  -------------------------------------------------------------------
                         slack                                  2.739    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gmii_rx_clk
  To Clock:  gmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.302ns (9.324%)  route 2.937ns (90.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 10.350 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/rx_clk
    SLICE_X14Y127        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.259     2.878 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           1.880     4.758    eth/fifo/s_aresetn
    SLICE_X10Y133                                                     r  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/I0
    SLICE_X10Y133        LUT1 (Prop_lut1_I0_O)        0.043     4.801 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           1.057     5.858    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X8Y135         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.572    10.350    eth/fifo/s_aclk
    SLICE_X8Y135         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1/C
                         clock pessimism              0.215    10.565    
                         clock uncertainty           -0.035    10.530    
    SLICE_X8Y135         FDPE (Recov_fdpe_C_PRE)     -0.187    10.343    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1
  -------------------------------------------------------------------
                         required time                         10.343    
                         arrival time                          -5.858    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN/CLR
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.302ns (9.324%)  route 2.937ns (90.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 10.350 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/rx_clk
    SLICE_X14Y127        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.259     2.878 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           1.880     4.758    eth/fifo/s_aresetn
    SLICE_X10Y133                                                     r  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/I0
    SLICE_X10Y133        LUT1 (Prop_lut1_I0_O)        0.043     4.801 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           1.057     5.858    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X8Y135         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.572    10.350    eth/fifo/s_aclk
    SLICE_X8Y135         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN/C
                         clock pessimism              0.215    10.565    
                         clock uncertainty           -0.035    10.530    
    SLICE_X8Y135         FDCE (Recov_fdce_C_CLR)     -0.154    10.376    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN
  -------------------------------------------------------------------
                         required time                         10.376    
                         arrival time                          -5.858    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.302ns (9.324%)  route 2.937ns (90.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 10.350 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/rx_clk
    SLICE_X14Y127        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.259     2.878 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           1.880     4.758    eth/fifo/s_aresetn
    SLICE_X10Y133                                                     r  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/I0
    SLICE_X10Y133        LUT1 (Prop_lut1_I0_O)        0.043     4.801 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           1.057     5.858    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X8Y135         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.572    10.350    eth/fifo/s_aclk
    SLICE_X8Y135         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/C
                         clock pessimism              0.215    10.565    
                         clock uncertainty           -0.035    10.530    
    SLICE_X8Y135         FDPE (Recov_fdpe_C_PRE)     -0.154    10.376    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2
  -------------------------------------------------------------------
                         required time                         10.376    
                         arrival time                          -5.858    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d3/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.302ns (9.324%)  route 2.937ns (90.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 10.350 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/rx_clk
    SLICE_X14Y127        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.259     2.878 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           1.880     4.758    eth/fifo/s_aresetn
    SLICE_X10Y133                                                     r  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/I0
    SLICE_X10Y133        LUT1 (Prop_lut1_I0_O)        0.043     4.801 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           1.057     5.858    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X8Y135         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.572    10.350    eth/fifo/s_aclk
    SLICE_X8Y135         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d3/C
                         clock pessimism              0.215    10.565    
                         clock uncertainty           -0.035    10.530    
    SLICE_X8Y135         FDPE (Recov_fdpe_C_PRE)     -0.154    10.376    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d3
  -------------------------------------------------------------------
                         required time                         10.376    
                         arrival time                          -5.858    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.302ns (12.049%)  route 2.204ns (87.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 10.350 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/rx_clk
    SLICE_X14Y127        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.259     2.878 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           1.880     4.758    eth/fifo/s_aresetn
    SLICE_X10Y133                                                     r  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/I0
    SLICE_X10Y133        LUT1 (Prop_lut1_I0_O)        0.043     4.801 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           0.325     5.126    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X11Y133        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.572    10.350    eth/fifo/s_aclk
    SLICE_X11Y133        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/C
                         clock pessimism              0.215    10.565    
                         clock uncertainty           -0.035    10.530    
    SLICE_X11Y133        FDPE (Recov_fdpe_C_PRE)     -0.178    10.352    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
  -------------------------------------------------------------------
                         required time                         10.352    
                         arrival time                          -5.126    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.330ns (34.140%)  route 0.637ns (65.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 10.353 - 8.000 ) 
    Source Clock Delay      (SCD):    2.623ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.630     2.623    eth/fifo/s_aclk
    SLICE_X11Y133        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDPE (Prop_fdpe_C_Q)         0.204     2.827 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/Q
                         net (fo=3, routed)           0.344     3.171    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X10Y134                                                     f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb1/I0
    SLICE_X10Y134        LUT2 (Prop_lut2_I0_O)        0.126     3.297 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb1/O
                         net (fo=2, routed)           0.292     3.590    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb
    SLICE_X10Y136        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.575    10.353    eth/fifo/s_aclk
    SLICE_X10Y136        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                         clock pessimism              0.250    10.603    
                         clock uncertainty           -0.035    10.568    
    SLICE_X10Y136        FDPE (Recov_fdpe_C_PRE)     -0.187    10.381    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0
  -------------------------------------------------------------------
                         required time                         10.381    
                         arrival time                          -3.590    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.330ns (34.140%)  route 0.637ns (65.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 10.353 - 8.000 ) 
    Source Clock Delay      (SCD):    2.623ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.630     2.623    eth/fifo/s_aclk
    SLICE_X11Y133        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDPE (Prop_fdpe_C_Q)         0.204     2.827 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/Q
                         net (fo=3, routed)           0.344     3.171    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X10Y134                                                     f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb1/I0
    SLICE_X10Y134        LUT2 (Prop_lut2_I0_O)        0.126     3.297 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb1/O
                         net (fo=2, routed)           0.292     3.590    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb
    SLICE_X10Y136        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.575    10.353    eth/fifo/s_aclk
    SLICE_X10Y136        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                         clock pessimism              0.250    10.603    
                         clock uncertainty           -0.035    10.568    
    SLICE_X10Y136        FDPE (Recov_fdpe_C_PRE)     -0.187    10.381    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
  -------------------------------------------------------------------
                         required time                         10.381    
                         arrival time                          -3.590    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2/CLR
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.259ns (30.920%)  route 0.579ns (69.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 10.351 - 8.000 ) 
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.634     2.627    eth/fifo/s_aclk
    SLICE_X10Y136        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        FDPE (Prop_fdpe_C_Q)         0.259     2.886 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.579     3.465    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X8Y138         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.573    10.351    eth/fifo/s_aclk
    SLICE_X8Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2/C
                         clock pessimism              0.215    10.566    
                         clock uncertainty           -0.035    10.531    
    SLICE_X8Y138         FDCE (Recov_fdce_C_CLR)     -0.187    10.344    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                  6.879    

Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3/CLR
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.259ns (30.920%)  route 0.579ns (69.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 10.351 - 8.000 ) 
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.634     2.627    eth/fifo/s_aclk
    SLICE_X10Y136        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        FDPE (Prop_fdpe_C_Q)         0.259     2.886 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.579     3.465    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X8Y138         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.573    10.351    eth/fifo/s_aclk
    SLICE_X8Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3/C
                         clock pessimism              0.215    10.566    
                         clock uncertainty           -0.035    10.531    
    SLICE_X8Y138         FDCE (Recov_fdce_C_CLR)     -0.187    10.344    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                  6.879    

Slack (MET) :             6.912ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/CLR
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.259ns (30.920%)  route 0.579ns (69.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 10.351 - 8.000 ) 
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.634     2.627    eth/fifo/s_aclk
    SLICE_X10Y136        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        FDPE (Prop_fdpe_C_Q)         0.259     2.886 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.579     3.465    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X8Y138         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.573    10.351    eth/fifo/s_aclk
    SLICE_X8Y138         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/C
                         clock pessimism              0.215    10.566    
                         clock uncertainty           -0.035    10.531    
    SLICE_X8Y138         FDCE (Recov_fdce_C_CLR)     -0.154    10.377    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         10.377    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                  6.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.109%)  route 0.104ns (46.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.302     1.249    eth/fifo/s_aclk
    SLICE_X10Y136        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        FDPE (Prop_fdpe_C_Q)         0.118     1.367 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.104     1.471    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X9Y136         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.337     1.487    eth/fifo/s_aclk
    SLICE_X9Y136         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2/C
                         clock pessimism             -0.203     1.284    
    SLICE_X9Y136         FDCE (Remov_fdce_C_CLR)     -0.069     1.215    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.109%)  route 0.104ns (46.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.302     1.249    eth/fifo/s_aclk
    SLICE_X10Y136        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        FDPE (Prop_fdpe_C_Q)         0.118     1.367 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.104     1.471    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X9Y136         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.337     1.487    eth/fifo/s_aclk
    SLICE_X9Y136         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3/C
                         clock pessimism             -0.203     1.284    
    SLICE_X9Y136         FDCE (Remov_fdce_C_CLR)     -0.069     1.215    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.109%)  route 0.104ns (46.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.302     1.249    eth/fifo/s_aclk
    SLICE_X10Y136        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        FDPE (Prop_fdpe_C_Q)         0.118     1.367 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.104     1.471    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X9Y136         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.337     1.487    eth/fifo/s_aclk
    SLICE_X9Y136         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1/C
                         clock pessimism             -0.203     1.284    
    SLICE_X9Y136         FDCE (Remov_fdce_C_CLR)     -0.069     1.215    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.109%)  route 0.104ns (46.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.302     1.249    eth/fifo/s_aclk
    SLICE_X10Y136        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        FDPE (Prop_fdpe_C_Q)         0.118     1.367 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.104     1.471    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X9Y136         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.337     1.487    eth/fifo/s_aclk
    SLICE_X9Y136         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2/C
                         clock pessimism             -0.203     1.284    
    SLICE_X9Y136         FDCE (Remov_fdce_C_CLR)     -0.069     1.215    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.109%)  route 0.104ns (46.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.302     1.249    eth/fifo/s_aclk
    SLICE_X10Y136        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        FDPE (Prop_fdpe_C_Q)         0.118     1.367 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.104     1.471    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X9Y136         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.337     1.487    eth/fifo/s_aclk
    SLICE_X9Y136         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3/C
                         clock pessimism             -0.203     1.284    
    SLICE_X9Y136         FDCE (Remov_fdce_C_CLR)     -0.069     1.215    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.109%)  route 0.104ns (46.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.302     1.249    eth/fifo/s_aclk
    SLICE_X10Y136        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        FDPE (Prop_fdpe_C_Q)         0.118     1.367 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.104     1.471    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X9Y136         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.337     1.487    eth/fifo/s_aclk
    SLICE_X9Y136         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1/C
                         clock pessimism             -0.203     1.284    
    SLICE_X9Y136         FDCE (Remov_fdce_C_CLR)     -0.069     1.215    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.109%)  route 0.104ns (46.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.302     1.249    eth/fifo/s_aclk
    SLICE_X10Y136        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        FDPE (Prop_fdpe_C_Q)         0.118     1.367 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.104     1.471    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X9Y136         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.337     1.487    eth/fifo/s_aclk
    SLICE_X9Y136         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2/C
                         clock pessimism             -0.203     1.284    
    SLICE_X9Y136         FDCE (Remov_fdce_C_CLR)     -0.069     1.215    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.109%)  route 0.104ns (46.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.302     1.249    eth/fifo/s_aclk
    SLICE_X10Y136        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        FDPE (Prop_fdpe_C_Q)         0.118     1.367 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.104     1.471    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X9Y136         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.337     1.487    eth/fifo/s_aclk
    SLICE_X9Y136         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/C
                         clock pessimism             -0.203     1.284    
    SLICE_X9Y136         FDCE (Remov_fdce_C_CLR)     -0.069     1.215    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i/PRE
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.107ns (51.767%)  route 0.100ns (48.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.300     1.247    eth/fifo/s_aclk
    SLICE_X8Y135         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDPE (Prop_fdpe_C_Q)         0.107     1.354 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/Q
                         net (fo=2, routed)           0.100     1.454    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    SLICE_X8Y136         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.337     1.487    eth/fifo/s_aclk
    SLICE_X8Y136         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i/C
                         clock pessimism             -0.227     1.260    
    SLICE_X8Y136         FDPE (Remov_fdpe_C_PRE)     -0.088     1.172    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0/PRE
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (43.951%)  route 0.150ns (56.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.302     1.249    eth/fifo/s_aclk
    SLICE_X10Y136        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        FDPE (Prop_fdpe_C_Q)         0.118     1.367 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.150     1.518    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X9Y135         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.337     1.487    eth/fifo/s_aclk
    SLICE_X9Y135         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0/C
                         clock pessimism             -0.203     1.284    
    SLICE_X9Y135         FDPE (Remov_fdpe_C_PRE)     -0.072     1.212    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.676ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 1.043ns (61.534%)  route 0.652ns (38.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 9.368 - 5.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.443     4.741    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y128        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.741 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.168     5.908    clocks/clkdiv/rst_b
    SLICE_X38Y128                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.043     5.951 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.484     6.436    clocks/clkdiv/clear
    SLICE_X39Y124        FDCE                                         f  clocks/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.309     9.368    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y124        FDCE                                         r  clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism              0.326     9.695    
                         clock uncertainty           -0.035     9.659    
    SLICE_X39Y124        FDCE (Recov_fdce_C_CLR)     -0.212     9.447    clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.447    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 1.043ns (61.534%)  route 0.652ns (38.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 9.368 - 5.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.443     4.741    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y128        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.741 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.168     5.908    clocks/clkdiv/rst_b
    SLICE_X38Y128                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.043     5.951 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.484     6.436    clocks/clkdiv/clear
    SLICE_X39Y124        FDCE                                         f  clocks/clkdiv/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.309     9.368    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y124        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
                         clock pessimism              0.326     9.695    
                         clock uncertainty           -0.035     9.659    
    SLICE_X39Y124        FDCE (Recov_fdce_C_CLR)     -0.212     9.447    clocks/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.447    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 1.043ns (61.534%)  route 0.652ns (38.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 9.368 - 5.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.443     4.741    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y128        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.741 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.168     5.908    clocks/clkdiv/rst_b
    SLICE_X38Y128                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.043     5.951 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.484     6.436    clocks/clkdiv/clear
    SLICE_X39Y124        FDCE                                         f  clocks/clkdiv/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.309     9.368    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y124        FDCE                                         r  clocks/clkdiv/cnt_reg[2]/C
                         clock pessimism              0.326     9.695    
                         clock uncertainty           -0.035     9.659    
    SLICE_X39Y124        FDCE (Recov_fdce_C_CLR)     -0.212     9.447    clocks/clkdiv/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.447    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 1.043ns (61.534%)  route 0.652ns (38.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 9.368 - 5.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.443     4.741    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y128        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.741 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.168     5.908    clocks/clkdiv/rst_b
    SLICE_X38Y128                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.043     5.951 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.484     6.436    clocks/clkdiv/clear
    SLICE_X39Y124        FDCE                                         f  clocks/clkdiv/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.309     9.368    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y124        FDCE                                         r  clocks/clkdiv/cnt_reg[3]/C
                         clock pessimism              0.326     9.695    
                         clock uncertainty           -0.035     9.659    
    SLICE_X39Y124        FDCE (Recov_fdce_C_CLR)     -0.212     9.447    clocks/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.447    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 1.043ns (64.259%)  route 0.580ns (35.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 9.371 - 5.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.443     4.741    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y128        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.741 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.168     5.908    clocks/clkdiv/rst_b
    SLICE_X38Y128                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.043     5.951 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.413     6.364    clocks/clkdiv/clear
    SLICE_X39Y128        FDCE                                         f  clocks/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.312     9.371    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y128        FDCE                                         r  clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism              0.348     9.720    
                         clock uncertainty           -0.035     9.684    
    SLICE_X39Y128        FDCE (Recov_fdce_C_CLR)     -0.212     9.472    clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.472    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 1.043ns (65.058%)  route 0.560ns (34.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 9.368 - 5.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.443     4.741    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y128        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.741 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.168     5.908    clocks/clkdiv/rst_b
    SLICE_X38Y128                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.043     5.951 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.393     6.344    clocks/clkdiv/clear
    SLICE_X39Y125        FDCE                                         f  clocks/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.309     9.368    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y125        FDCE                                         r  clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism              0.347     9.716    
                         clock uncertainty           -0.035     9.680    
    SLICE_X39Y125        FDCE (Recov_fdce_C_CLR)     -0.212     9.468    clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.468    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 1.043ns (65.058%)  route 0.560ns (34.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 9.368 - 5.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.443     4.741    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y128        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.741 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.168     5.908    clocks/clkdiv/rst_b
    SLICE_X38Y128                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.043     5.951 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.393     6.344    clocks/clkdiv/clear
    SLICE_X39Y125        FDCE                                         f  clocks/clkdiv/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.309     9.368    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y125        FDCE                                         r  clocks/clkdiv/cnt_reg[5]/C
                         clock pessimism              0.347     9.716    
                         clock uncertainty           -0.035     9.680    
    SLICE_X39Y125        FDCE (Recov_fdce_C_CLR)     -0.212     9.468    clocks/clkdiv/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.468    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 1.043ns (65.058%)  route 0.560ns (34.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 9.368 - 5.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.443     4.741    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y128        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.741 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.168     5.908    clocks/clkdiv/rst_b
    SLICE_X38Y128                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.043     5.951 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.393     6.344    clocks/clkdiv/clear
    SLICE_X39Y125        FDCE                                         f  clocks/clkdiv/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.309     9.368    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y125        FDCE                                         r  clocks/clkdiv/cnt_reg[6]/C
                         clock pessimism              0.347     9.716    
                         clock uncertainty           -0.035     9.680    
    SLICE_X39Y125        FDCE (Recov_fdce_C_CLR)     -0.212     9.468    clocks/clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.468    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 1.043ns (65.058%)  route 0.560ns (34.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 9.368 - 5.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.443     4.741    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y128        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.741 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.168     5.908    clocks/clkdiv/rst_b
    SLICE_X38Y128                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.043     5.951 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.393     6.344    clocks/clkdiv/clear
    SLICE_X39Y125        FDCE                                         f  clocks/clkdiv/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.309     9.368    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y125        FDCE                                         r  clocks/clkdiv/cnt_reg[7]/C
                         clock pessimism              0.347     9.716    
                         clock uncertainty           -0.035     9.680    
    SLICE_X39Y125        FDCE (Recov_fdce_C_CLR)     -0.212     9.468    clocks/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.468    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 1.043ns (68.706%)  route 0.475ns (31.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 9.369 - 5.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.443     4.741    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y128        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.741 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.168     5.908    clocks/clkdiv/rst_b
    SLICE_X38Y128                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.043     5.951 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.308     6.259    clocks/clkdiv/clear
    SLICE_X39Y126        FDCE                                         f  clocks/clkdiv/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.310     9.369    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y126        FDCE                                         r  clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism              0.347     9.717    
                         clock uncertainty           -0.035     9.681    
    SLICE_X39Y126        FDCE (Recov_fdce_C_CLR)     -0.212     9.469    clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.469    
                         arrival time                          -6.259    
  -------------------------------------------------------------------
                         slack                                  3.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[12]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.426ns (68.936%)  route 0.192ns (31.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.621     2.118    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y128        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.516 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.088     2.604    clocks/clkdiv/rst_b
    SLICE_X38Y128                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.028     2.632 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.104     2.736    clocks/clkdiv/clear
    SLICE_X39Y127        FDCE                                         f  clocks/clkdiv/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.838     2.492    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y127        FDCE                                         r  clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism             -0.362     2.129    
    SLICE_X39Y127        FDCE (Remov_fdce_C_CLR)     -0.069     2.060    clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.736    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[13]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.426ns (68.936%)  route 0.192ns (31.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.621     2.118    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y128        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.516 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.088     2.604    clocks/clkdiv/rst_b
    SLICE_X38Y128                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.028     2.632 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.104     2.736    clocks/clkdiv/clear
    SLICE_X39Y127        FDCE                                         f  clocks/clkdiv/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.838     2.492    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y127        FDCE                                         r  clocks/clkdiv/cnt_reg[13]/C
                         clock pessimism             -0.362     2.129    
    SLICE_X39Y127        FDCE (Remov_fdce_C_CLR)     -0.069     2.060    clocks/clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.736    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[14]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.426ns (68.936%)  route 0.192ns (31.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.621     2.118    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y128        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.516 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.088     2.604    clocks/clkdiv/rst_b
    SLICE_X38Y128                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.028     2.632 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.104     2.736    clocks/clkdiv/clear
    SLICE_X39Y127        FDCE                                         f  clocks/clkdiv/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.838     2.492    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y127        FDCE                                         r  clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism             -0.362     2.129    
    SLICE_X39Y127        FDCE (Remov_fdce_C_CLR)     -0.069     2.060    clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.736    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[15]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.426ns (68.936%)  route 0.192ns (31.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.621     2.118    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y128        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.516 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.088     2.604    clocks/clkdiv/rst_b
    SLICE_X38Y128                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.028     2.632 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.104     2.736    clocks/clkdiv/clear
    SLICE_X39Y127        FDCE                                         f  clocks/clkdiv/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.838     2.492    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y127        FDCE                                         r  clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism             -0.362     2.129    
    SLICE_X39Y127        FDCE (Remov_fdce_C_CLR)     -0.069     2.060    clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.736    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[10]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.426ns (64.246%)  route 0.237ns (35.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.621     2.118    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y128        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.516 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.088     2.604    clocks/clkdiv/rst_b
    SLICE_X38Y128                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.028     2.632 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.150     2.782    clocks/clkdiv/clear
    SLICE_X39Y126        FDCE                                         f  clocks/clkdiv/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.836     2.490    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y126        FDCE                                         r  clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism             -0.362     2.127    
    SLICE_X39Y126        FDCE (Remov_fdce_C_CLR)     -0.069     2.058    clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[11]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.426ns (64.246%)  route 0.237ns (35.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.621     2.118    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y128        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.516 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.088     2.604    clocks/clkdiv/rst_b
    SLICE_X38Y128                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.028     2.632 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.150     2.782    clocks/clkdiv/clear
    SLICE_X39Y126        FDCE                                         f  clocks/clkdiv/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.836     2.490    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y126        FDCE                                         r  clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism             -0.362     2.127    
    SLICE_X39Y126        FDCE (Remov_fdce_C_CLR)     -0.069     2.058    clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[8]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.426ns (64.246%)  route 0.237ns (35.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.621     2.118    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y128        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.516 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.088     2.604    clocks/clkdiv/rst_b
    SLICE_X38Y128                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.028     2.632 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.150     2.782    clocks/clkdiv/clear
    SLICE_X39Y126        FDCE                                         f  clocks/clkdiv/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.836     2.490    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y126        FDCE                                         r  clocks/clkdiv/cnt_reg[8]/C
                         clock pessimism             -0.362     2.127    
    SLICE_X39Y126        FDCE (Remov_fdce_C_CLR)     -0.069     2.058    clocks/clkdiv/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[9]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.426ns (64.246%)  route 0.237ns (35.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.621     2.118    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y128        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.516 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.088     2.604    clocks/clkdiv/rst_b
    SLICE_X38Y128                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.028     2.632 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.150     2.782    clocks/clkdiv/clear
    SLICE_X39Y126        FDCE                                         f  clocks/clkdiv/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.836     2.490    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y126        FDCE                                         r  clocks/clkdiv/cnt_reg[9]/C
                         clock pessimism             -0.362     2.127    
    SLICE_X39Y126        FDCE (Remov_fdce_C_CLR)     -0.069     2.058    clocks/clkdiv/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[4]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.426ns (60.154%)  route 0.282ns (39.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.621     2.118    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y128        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.516 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.088     2.604    clocks/clkdiv/rst_b
    SLICE_X38Y128                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.028     2.632 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.195     2.827    clocks/clkdiv/clear
    SLICE_X39Y125        FDCE                                         f  clocks/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.835     2.489    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y125        FDCE                                         r  clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism             -0.362     2.126    
    SLICE_X39Y125        FDCE (Remov_fdce_C_CLR)     -0.069     2.057    clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[5]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.426ns (60.154%)  route 0.282ns (39.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.621     2.118    clocks/clkdiv/clk200_BUFG
    SLICE_X38Y128        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.516 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.088     2.604    clocks/clkdiv/rst_b
    SLICE_X38Y128                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X38Y128        LUT1 (Prop_lut1_I0_O)        0.028     2.632 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.195     2.827    clocks/clkdiv/clear
    SLICE_X39Y125        FDCE                                         f  clocks/clkdiv/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.835     2.489    clocks/clkdiv/clk200_BUFG
    SLICE_X39Y125        FDCE                                         r  clocks/clkdiv/cnt_reg[5]/C
                         clock pessimism             -0.362     2.126    
    SLICE_X39Y125        FDCE (Remov_fdce_C_CLR)     -0.069     2.057    clocks/clkdiv/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.769    





