#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Aug 29 17:57:42 2020
# Process ID: 5208
# Current directory: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3216 C:\DESD\DESD_20200709_template.xpr\DESD_20200709_template\DESD_20200709_template.xpr
# Log file: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/vivado.log
# Journal file: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.xpr
INFO: [Project 1-313] Project file moved from '/tmp/.Xil_pc-fisso/Vivado-162324-pcfisso/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/../../home/pc-fisso/Documents/VProjects/esame/DESD_20200709_template/DESD_20200709_template.ipdefs/axi4-stream-uart', nor could it be found using path 'C:/home/pc-fisso/Documents/VProjects/esame/DESD_20200709_template/DESD_20200709_template.ipdefs/axi4-stream-uart'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/home/pc-fisso/Documents/VProjects/esame/DESD_20200709_template/DESD_20200709_template.ipdefs/axi4-stream-uart'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 758.941 ; gain = 128.957
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : <C:\DESD\DESD_20200709_template.xpr\DESD_20200709_template\DESD_20200709_template.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 906.332 ; gain = 63.672
update_compile_order -fileset sources_1
create_bd_cell -type module -reference debouncer debouncer_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/home/pc-fisso/Documents/VProjects/esame/DESD_20200709_template/DESD_20200709_template.ipdefs/axi4-stream-uart'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
create_bd_cell -type module -reference display_7segment display_7segment_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/home/pc-fisso/Documents/VProjects/esame/DESD_20200709_template/DESD_20200709_template.ipdefs/axi4-stream-uart'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
create_bd_cell -type module -reference edge_detector edge_detector_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/home/pc-fisso/Documents/VProjects/esame/DESD_20200709_template/DESD_20200709_template.ipdefs/axi4-stream-uart'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
create_bd_cell -type module -reference led_controller_encrypt led_controller_encry_0
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/home/pc-fisso/Documents/VProjects/esame/DESD_20200709_template/DESD_20200709_template.ipdefs/axi4-stream-uart'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
create_bd_cell -type module -reference switch_controller switch_controller_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/home/pc-fisso/Documents/VProjects/esame/DESD_20200709_template/DESD_20200709_template.ipdefs/axi4-stream-uart'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
create_bd_cell -type module -reference timer_controller timer_controller_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/home/pc-fisso/Documents/VProjects/esame/DESD_20200709_template/DESD_20200709_template.ipdefs/axi4-stream-uart'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "design_1" 
INFO: [board_interface 100-100] current_bd_design design_1
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /clk_wiz_0]
INFO: [board_interface 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells -quiet /clk_wiz_0]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [board_interface 100-100] create_bd_port -dir I sys_clock -type clk
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [board_interface 100-100] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [board_interface 100-100] connect_bd_net /sys_clock /clk_wiz_0/clk_in1
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
WARNING: [board_interface 100-100] The IP interface clk_wiz_0/clock_CLK_IN1 has been connected but the IP has not been configured to match your board.  Please configure this IP as necessary to meet your requirements.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/reset]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
startgroup
make_bd_pins_external  [get_bd_pins debouncer_0/input_signal]
endgroup
connect_bd_net [get_bd_pins debouncer_0/debounced] [get_bd_pins edge_detector_0/input_signal]
connect_bd_net [get_bd_pins edge_detector_0/edge_detected] [get_bd_pins timer_controller_0/btn_left]
connect_bd_intf_net [get_bd_intf_pins switch_controller_0/m00_axis] [get_bd_intf_pins timer_controller_0/s00_axis]
connect_bd_intf_net [get_bd_intf_pins timer_controller_0/m00_axis] [get_bd_intf_pins led_controller_encry_0/s00_axis]
connect_bd_net [get_bd_pins timer_controller_0/display_number] [get_bd_pins display_7segment_0/display_number]
startgroup
make_bd_pins_external  [get_bd_pins display_7segment_0/digit_select_anode]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins display_7segment_0/seven_segment_led]
endgroup
connect_bd_net [get_bd_ports reset_0] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_ports reset_0] [get_bd_pins debouncer_0/reset]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins display_7segment_0/aresetn]
connect_bd_net [get_bd_ports reset_0] [get_bd_pins edge_detector_0/reset]
regenerate_bd_layout
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins switch_controller_0/aresetn]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins timer_controller_0/aresetn]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins led_controller_encry_0/aresetn]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins debouncer_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins edge_detector_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins switch_controller_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins timer_controller_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins display_7segment_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins led_controller_encry_0/clk]
startgroup
make_bd_pins_external  [get_bd_pins led_controller_encry_0/leds]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins switch_controller_0/switches]
endgroup
regenerate_bd_layout
set_property name seven_segment_led [get_bd_ports seven_segment_led_0]
set_property name digit_select_anode [get_bd_ports digit_select_anode_0]
set_property name BTNL [get_bd_ports input_signal_0]
set_property name reset [get_bd_ports reset_0]
set_property name leds [get_bd_ports leds_0]
set_property name sw [get_bd_ports switches_0]
save_bd_design
Wrote  : <C:\DESD\DESD_20200709_template.xpr\DESD_20200709_template\DESD_20200709_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [BD 41-1348] Reset pin /debouncer_0/reset (associated clock /debouncer_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /edge_detector_0/reset (associated clock /edge_detector_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
WARNING: [BD 41-927] Following properties on pin /debouncer_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /debouncer_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /display_7segment_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /edge_detector_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /edge_detector_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /led_controller_encry_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /switch_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /timer_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\DESD\DESD_20200709_template.xpr\DESD_20200709_template\DESD_20200709_template.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
set_property top decoder [current_fileset]
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\DESD\DESD_20200709_template.xpr\DESD_20200709_template\DESD_20200709_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block debouncer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block display_7segment_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_detector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_controller_encry_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switch_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer_controller_0 .
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/digilent/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/digilent/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/digilent/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/digilent/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/digilent/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/digilent/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
Exporting to file C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Sat Aug 29 18:22:48 2020] Launched design_1_util_vector_logic_0_0_synth_1, design_1_switch_controller_0_0_synth_1, design_1_led_controller_encry_0_0_synth_1, design_1_edge_detector_0_0_synth_1, design_1_debouncer_0_0_synth_1, design_1_display_7segment_0_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_timer_controller_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_util_vector_logic_0_0_synth_1: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/design_1_util_vector_logic_0_0_synth_1/runme.log
design_1_switch_controller_0_0_synth_1: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/design_1_switch_controller_0_0_synth_1/runme.log
design_1_led_controller_encry_0_0_synth_1: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/design_1_led_controller_encry_0_0_synth_1/runme.log
design_1_edge_detector_0_0_synth_1: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/design_1_edge_detector_0_0_synth_1/runme.log
design_1_debouncer_0_0_synth_1: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/design_1_debouncer_0_0_synth_1/runme.log
design_1_display_7segment_0_0_synth_1: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/design_1_display_7segment_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_timer_controller_0_0_synth_1: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/design_1_timer_controller_0_0_synth_1/runme.log
synth_1: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/runme.log
[Sat Aug 29 18:22:48 2020] Launched impl_1...
Run output will be captured here: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1226.691 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1279.375 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACACB0A
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
delete_bd_objs [get_bd_intf_nets switch_controller_0_m00_axis] [get_bd_nets switches_0_1] [get_bd_cells switch_controller_0]
delete_bd_objs [get_bd_ports sw]
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/home/pc-fisso/Documents/VProjects/esame/DESD_20200709_template/DESD_20200709_template.ipdefs/axi4-stream-uart C:/DESD/Repository} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/home/pc-fisso/Documents/VProjects/esame/DESD_20200709_template/DESD_20200709_template.ipdefs/axi4-stream-uart'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/DESD/Repository'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\DESD\DESD_20200709_template.xpr\DESD_20200709_template\DESD_20200709_template.srcs\sources_1\imports\new\decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\DESD\DESD_20200709_template.xpr\DESD_20200709_template\DESD_20200709_template.srcs\sources_1\imports\new\timer_controller.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
startgroup
create_bd_cell -type ip -vlnv TimeEngineers:ip:AXI4Stream_UART:1.0 AXI4Stream_UART_0
endgroup
create_bd_cell -type module -reference decoder decoder_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/home/pc-fisso/Documents/VProjects/esame/DESD_20200709_template/DESD_20200709_template.ipdefs/axi4-stream-uart'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/DESD/Repository'.
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins AXI4Stream_UART_0/UART]
endgroup
apply_board_connection -board_interface "usb_uart" -ip_intf "AXI4Stream_UART_0/UART" -diagram "design_1" 
INFO: [board_interface 100-100] current_bd_design design_1
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /AXI4Stream_UART_0]
INFO: [board_interface 100-100] set_property CONFIG.UART_BOARD_INTERFACE usb_uart [get_bd_cells -quiet /AXI4Stream_UART_0]
INFO: [board_interface 100-100] delete_bd_objs -quiet /AXI4Stream_UART_0_UART /UART_0
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 UART_0
INFO: [board_interface 100-100] connect_bd_intf_net /UART_0 /AXI4Stream_UART_0/UART
WARNING: [board_interface 100-100] The IP interface AXI4Stream_UART_0/UART has been connected but the IP has not been configured to match your board.  Please configure this IP as necessary to meet your requirements.
connect_bd_intf_net [get_bd_intf_pins AXI4Stream_UART_0/M00_AXIS_RX] [get_bd_intf_pins decoder_0/s00_axis]
connect_bd_intf_net [get_bd_intf_pins decoder_0/m00_axis] [get_bd_intf_pins timer_controller_0/s00_axis]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins decoder_0/aresetn]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins decoder_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins AXI4Stream_UART_0/clk_uart]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins AXI4Stream_UART_0/m00_axis_rx_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins AXI4Stream_UART_0/s00_axis_tx_aclk]
connect_bd_net [get_bd_ports reset] [get_bd_pins AXI4Stream_UART_0/rst]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins AXI4Stream_UART_0/m00_axis_rx_aresetn]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins AXI4Stream_UART_0/s00_axis_tx_aresetn]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\DESD\DESD_20200709_template.xpr\DESD_20200709_template\DESD_20200709_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1348] Reset pin /debouncer_0/reset (associated clock /debouncer_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /edge_detector_0/reset (associated clock /edge_detector_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /AXI4Stream_UART_0/rst (associated clock /AXI4Stream_UART_0/clk_uart) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
WARNING: [BD 41-927] Following properties on pin /debouncer_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /debouncer_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /display_7segment_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /edge_detector_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /edge_detector_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /led_controller_encry_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /timer_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /decoder_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/AXI4Stream_UART_0/s00_axis_tx_tvalid

WARNING: [BD 41-1771] Block interface /AXI4Stream_UART_0/UART has associated board param 'UART_BOARD_INTERFACE', which is set to board part interface 'usb_uart'. This interface is connected to an external interface /UART_0, whose name 'UART_0' does not match with the board interface name 'usb_uart'.
This is a visual-only issue - this interface /AXI4Stream_UART_0/UART will be connected to board interface 'usb_uart'. If desired, please change the name of this port /UART_0 manually.
Wrote  : <C:\DESD\DESD_20200709_template.xpr\DESD_20200709_template\DESD_20200709_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/home/pc-fisso/Documents/VProjects/esame/DESD_20200709_template/DESD_20200709_template.ipdefs/axi4-stream-uart'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/DESD/Repository'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block debouncer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block display_7segment_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_detector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_controller_encry_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/digilent/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/digilent/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/digilent/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/digilent/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/digilent/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/digilent/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/digilent/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/digilent/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/digilent/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/digilent/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/digilent/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.2/data/boards/board_files/digilent/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI4Stream_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
Exporting to file C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat Aug 29 18:46:30 2020] Launched design_1_AXI4Stream_UART_0_0_synth_1, design_1_decoder_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_AXI4Stream_UART_0_0_synth_1: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/design_1_AXI4Stream_UART_0_0_synth_1/runme.log
design_1_decoder_0_0_synth_1: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/design_1_decoder_0_0_synth_1/runme.log
synth_1: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/runme.log
[Sat Aug 29 18:46:30 2020] Launched impl_1...
Run output will be captured here: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 3069.734 ; gain = 3.348
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 3070.441 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACACB0A
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_hw_manager
close_hw_manager
delete_bd_objs [get_bd_nets led_controller_encry_0_leds] [get_bd_intf_nets timer_controller_0_m00_axis] [get_bd_cells led_controller_encry_0]
delete_bd_objs [get_bd_ports leds]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference led_controller led_controller_0
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/home/pc-fisso/Documents/VProjects/esame/DESD_20200709_template/DESD_20200709_template.ipdefs/axi4-stream-uart'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/DESD/Repository'.
connect_bd_intf_net [get_bd_intf_pins timer_controller_0/m00_axis] [get_bd_intf_pins led_controller_0/s00_axis]
startgroup
make_bd_pins_external  [get_bd_pins led_controller_0/leds]
endgroup
set_property name leds [get_bd_ports leds_0]
startgroup
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins led_controller_0/aresetn]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins led_controller_0/clk]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\DESD\DESD_20200709_template.xpr\DESD_20200709_template\DESD_20200709_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1348] Reset pin /debouncer_0/reset (associated clock /debouncer_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /edge_detector_0/reset (associated clock /edge_detector_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /AXI4Stream_UART_0/rst (associated clock /AXI4Stream_UART_0/clk_uart) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
WARNING: [BD 41-927] Following properties on pin /debouncer_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /debouncer_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /display_7segment_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /edge_detector_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /edge_detector_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /timer_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /decoder_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /led_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/AXI4Stream_UART_0/s00_axis_tx_tvalid

WARNING: [BD 41-1771] Block interface /AXI4Stream_UART_0/UART has associated board param 'UART_BOARD_INTERFACE', which is set to board part interface 'usb_uart'. This interface is connected to an external interface /UART_0, whose name 'UART_0' does not match with the board interface name 'usb_uart'.
This is a visual-only issue - this interface /AXI4Stream_UART_0/UART will be connected to board interface 'usb_uart'. If desired, please change the name of this port /UART_0 manually.
Wrote  : <C:\DESD\DESD_20200709_template.xpr\DESD_20200709_template\DESD_20200709_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/home/pc-fisso/Documents/VProjects/esame/DESD_20200709_template/DESD_20200709_template.ipdefs/axi4-stream-uart'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/DESD/Repository'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block debouncer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block display_7segment_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_detector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI4Stream_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_controller_0 .
Exporting to file C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat Aug 29 19:12:18 2020] Launched design_1_led_controller_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_led_controller_0_0_synth_1: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/design_1_led_controller_0_0_synth_1/runme.log
synth_1: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/runme.log
[Sat Aug 29 19:12:18 2020] Launched impl_1...
Run output will be captured here: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3073.203 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3073.203 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACACB0A
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug 29 19:17:56 2020] Launched synth_1...
Run output will be captured here: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/runme.log
[Sat Aug 29 19:17:56 2020] Launched impl_1...
Run output will be captured here: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3073.203 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug 29 19:23:08 2020] Launched synth_1...
Run output will be captured here: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/runme.log
[Sat Aug 29 19:23:08 2020] Launched impl_1...
Run output will be captured here: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3073.203 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug 29 19:27:52 2020] Launched synth_1...
Run output will be captured here: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/runme.log
[Sat Aug 29 19:27:52 2020] Launched impl_1...
Run output will be captured here: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 3073.203 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug 29 19:33:47 2020] Launched synth_1...
Run output will be captured here: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/runme.log
[Sat Aug 29 19:33:47 2020] Launched impl_1...
Run output will be captured here: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3073.203 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug 29 19:38:27 2020] Launched synth_1...
Run output will be captured here: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/runme.log
[Sat Aug 29 19:38:27 2020] Launched impl_1...
Run output will be captured here: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3073.203 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug 29 19:49:09 2020] Launched synth_1...
Run output will be captured here: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/runme.log
[Sat Aug 29 19:49:09 2020] Launched impl_1...
Run output will be captured here: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3073.203 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug 29 19:57:35 2020] Launched synth_1...
Run output will be captured here: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/runme.log
[Sat Aug 29 19:57:35 2020] Launched impl_1...
Run output will be captured here: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3073.203 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.REP_TIME {7}] [get_bd_cells timer_controller_0]
endgroup
save_bd_design
Wrote  : <C:\DESD\DESD_20200709_template.xpr\DESD_20200709_template\DESD_20200709_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_timer_controller_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1348] Reset pin /debouncer_0/reset (associated clock /debouncer_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /edge_detector_0/reset (associated clock /edge_detector_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /AXI4Stream_UART_0/rst (associated clock /AXI4Stream_UART_0/clk_uart) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
WARNING: [BD 41-927] Following properties on pin /debouncer_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /debouncer_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /display_7segment_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /edge_detector_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /edge_detector_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /timer_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /decoder_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /led_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/AXI4Stream_UART_0/s00_axis_tx_tvalid

WARNING: [BD 41-1771] Block interface /AXI4Stream_UART_0/UART has associated board param 'UART_BOARD_INTERFACE', which is set to board part interface 'usb_uart'. This interface is connected to an external interface /UART_0, whose name 'UART_0' does not match with the board interface name 'usb_uart'.
This is a visual-only issue - this interface /AXI4Stream_UART_0/UART will be connected to board interface 'usb_uart'. If desired, please change the name of this port /UART_0 manually.
Wrote  : <C:\DESD\DESD_20200709_template.xpr\DESD_20200709_template\DESD_20200709_template.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block debouncer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block display_7segment_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_detector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI4Stream_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_controller_0 .
Exporting to file C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat Aug 29 20:02:09 2020] Launched design_1_timer_controller_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_timer_controller_0_0_synth_1: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/design_1_timer_controller_0_0_synth_1/runme.log
synth_1: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/runme.log
[Sat Aug 29 20:02:09 2020] Launched impl_1...
Run output will be captured here: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 3073.203 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug 29 20:16:40 2020...
