pr_debug	,	F_5
bfin_getfreq_khz	,	F_8
CSEL	,	V_11
CPUFREQ_PRECHANGE	,	V_38
TIME_SCALE	,	V_17
cycles	,	V_35
__bfin_cycles_mod	,	V_41
frequency	,	V_14
relation	,	V_27
cpufreq_freqs	,	V_30
bfin_driver	,	V_48
transition_latency	,	V_46
"CCLK"	,	L_2
clk_put	,	F_14
cpufreq_register_driver	,	F_31
get_cycles	,	F_21
defined	,	F_2
info	,	V_18
cpuinfo	,	V_45
bfin_write_TSCALE	,	F_7
ret	,	V_22
new	,	V_20
cpufreq_frequency_table_target	,	F_16
SSEL	,	V_39
cpufreq_unregister_driver	,	F_33
tscale	,	V_16
clk	,	V_21
old	,	V_37
"cpufreq: changing cclk to %lu; target = %u, oldfreq = %u\n"	,	L_3
cpufreq_notify_transition	,	F_17
index	,	V_5
cpu	,	V_19
freqs	,	V_31
cpufreq_frequency_table_verify	,	F_25
"cpufreq: done\n"	,	L_5
dpm_state_table	,	V_15
CONFIG_BF54x	,	V_8
__bfin_cpu_init	,	F_26
ANOMALY_05000274	,	V_7
CGU0_DIV	,	V_12
bfin_verify_speed	,	F_24
bfin_target	,	F_15
csel	,	V_3
"cpufreq: freq:%d csel:0x%x tscale:%d\n"	,	L_1
loops_per_jiffy	,	V_42
CONFIG_CYCLES_CLOCKSOURCE	,	V_34
cpufreq_frequency_table_cpuinfo	,	F_29
WARN_ONCE	,	F_19
clk_set_rate	,	F_13
lpj_ref_freq	,	V_33
min_cclk	,	V_4
ENODEV	,	V_23
cur	,	V_47
CPUFREQ_POSTCHANGE	,	V_43
get_sclk	,	F_27
CONFIG_BFIN_EXTMEM_DCACHEABLE	,	V_10
on_each_cpu	,	F_20
ANOMALY_05000273	,	V_6
bfin_init_tables	,	F_1
bfin_cpu_init	,	F_30
cpufreq_frequency_table_get_attr	,	F_28
SSYNC	,	F_22
cpufreq_scale	,	F_23
bfin_write_PLL_DIV	,	F_18
bfin_read32	,	F_4
cpu_set_cclk	,	F_10
clk_get	,	F_11
policy	,	V_25
target_freq	,	V_26
"cpufreq set freq failed %d\n"	,	L_4
get_cclk	,	F_9
plldiv	,	V_28
CONFIG_BF60x	,	V_9
bfin_read_PLL_DIV	,	F_3
cclk_hz	,	V_29
cpufreq_policy	,	V_24
EINVAL	,	V_36
cclk	,	V_1
CPUFREQ_CPU	,	V_44
bfin_freq_table	,	V_13
cycles_t	,	T_2
__init	,	T_1
lpj_ref	,	V_32
__exit	,	T_3
sclk	,	V_2
bfin_cpu_exit	,	F_32
__bfin_cycles_off	,	V_40
bfin_adjust_core_timer	,	F_6
IS_ERR	,	F_12
