#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Sep 27 10:24:50 2019
# Process ID: 18715
# Current directory: /home/users/manabe/2019/auto_drive/lsd/hdl/project
# Command line: vivado
# Log file: /home/users/manabe/2019/auto_drive/lsd/hdl/project/vivado.log
# Journal file: /home/users/manabe/2019/auto_drive/lsd/hdl/project/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 . -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 6805.523 ; gain = 97.758 ; free physical = 123435 ; free virtual = 130402
set_property simulator_language Verilog [current_project]
add_files -norecurse {/home/users/manabe/2019/auto_drive/lsd/hdl/atan_calc.sv /home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v /home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v /home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v /home/users/manabe/2019/auto_drive/lsd/hdl/common/stream_patch.v /home/users/manabe/2019/auto_drive/lsd/hdl/visualizer.v /home/users/manabe/2019/auto_drive/lsd/hdl/gaussian.v /home/users/manabe/2019/auto_drive/lsd/hdl/common/tree_adder.v /home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v /home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_sc.v /home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v /home/users/manabe/2019/auto_drive/lsd/hdl/common/rgb2ycbcr.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/manabe/2019/auto_drive/lsd/hdl/visualizer.v] -no_script -reset -force -quiet
remove_files  /home/users/manabe/2019/auto_drive/lsd/hdl/visualizer.v
file mkdir /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1.srcs/constrs_1
launch_runs synth_1 -jobs 12
[Fri Sep 27 11:10:32 2019] Launched synth_1...
Run output will be captured here: /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1.runs/synth_1/runme.log
add_files -norecurse /home/users/manabe/2019/auto_drive/lsd/hdl/top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Sep 27 12:11:45 2019] Launched synth_1...
Run output will be captured here: /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 232 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7221.363 ; gain = 0.000 ; free physical = 122921 ; free virtual = 129975
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 7431.566 ; gain = 427.504 ; free physical = 122777 ; free virtual = 129831
file mkdir /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1.srcs/constrs_1/new
close [ open /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1.srcs/constrs_1/new/const.xdc w ]
add_files -fileset constrs_1 /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1.srcs/constrs_1/new/const.xdc
set_property target_constrs_file /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1.srcs/constrs_1/new/const.xdc [current_fileset -constrset]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1.srcs/constrs_1/new/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
close_design
export_ip_user_files -of_objects  [get_files /home/users/manabe/2019/auto_drive/lsd/hdl/top.v] -no_script -reset -force -quiet
remove_files  /home/users/manabe/2019/auto_drive/lsd/hdl/top.v
update_compile_order -fileset sources_1
add_files {/home/users/manabe/2018/lfif/src/device/kc705/top.v /home/users/manabe/2018/lfif/src/hdl/clock/vcxo_clock_manager.v /home/users/manabe/2018/lfif/src/hdl/cam_if/cam_calibration.v /home/users/manabe/2018/lfif/src/hdl/adv7511_init/adv7511_command.v /home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_add.v /home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_core.v /home/users/manabe/2018/lfif/src/hdl/cam_if/rx/cam_if_lvds_rx.v /home/users/manabe/2018/lfif/src/hdl/hdmi/hdmi16_tx.v /home/users/manabe/2018/lfif/src/hdl/adv7511_init/adv7511_write_one.v /home/users/manabe/2018/lfif/src/hdl/cam_if/rx/bitslip8.v /home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1.v /home/users/manabe/2018/lfif/src/hdl/filter/user_filter.v /home/users/manabe/2018/lfif/src/hdl/filter/color_conv/bayer_to_rgb.v /home/users/manabe/2018/lfif/src/hdl/cam_if/rx/serdes_1_to_8_clk_mmcm_s8_sdr.v /home/users/manabe/2018/lfif/src/hdl/util/sync_dff.v /home/users/manabe/2018/lfif/src/hdl/hdmi/ad_ss_444to422.v /home/users/manabe/2018/lfif/src/hdl/i2c/i2c_master_write.v /home/users/manabe/2018/lfif/src/hdl/user_filter/video_through/video_through.v /home/users/manabe/2018/lfif/src/hdl/util/srl_template.v /home/users/manabe/2018/lfif/src/hdl/cam_if/rx/serdes_1_to_8_sdr.v /home/users/manabe/2018/lfif/src/hdl/util/bram_template_with_reset.v /home/users/manabe/2018/lfif/src/hdl/user_filter/luminance/luminance.v /home/users/manabe/2018/lfif/src/hdl/adv7511_init/adv7511_i2c_init.v /home/users/manabe/2018/lfif/src/hdl/user_filter/luminance/user_filter.v /home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v /home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_RGB2CrYCb.v /home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_es.v /home/users/manabe/2018/lfif/src/hdl/user_filter/video_through/user_filter.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/device/kc705/top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/filter/user_filter.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/user_filter/luminance/user_filter.v] -no_script -reset -force -quiet
remove_files  {/home/users/manabe/2018/lfif/src/device/kc705/top.v /home/users/manabe/2018/lfif/src/hdl/filter/user_filter.v /home/users/manabe/2018/lfif/src/hdl/user_filter/luminance/user_filter.v}
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/adv7511_init/adv7511_i2c_init.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/filter/color_conv/bayer_to_rgb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/cam_if/rx/cam_if_lvds_rx.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/hdmi/hdmi16_tx.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/user_filter/video_through/user_filter.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/cam_if/cam_calibration.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/user_filter/luminance/luminance.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/util/sync_dff.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/clock/vcxo_clock_manager.v] -no_script -reset -force -quiet
remove_files  {/home/users/manabe/2018/lfif/src/hdl/adv7511_init/adv7511_i2c_init.v /home/users/manabe/2018/lfif/src/hdl/filter/color_conv/bayer_to_rgb.v /home/users/manabe/2018/lfif/src/hdl/cam_if/rx/cam_if_lvds_rx.v /home/users/manabe/2018/lfif/src/hdl/hdmi/hdmi16_tx.v /home/users/manabe/2018/lfif/src/hdl/user_filter/video_through/user_filter.v /home/users/manabe/2018/lfif/src/hdl/cam_if/cam_calibration.v /home/users/manabe/2018/lfif/src/hdl/user_filter/luminance/luminance.v /home/users/manabe/2018/lfif/src/hdl/util/sync_dff.v /home/users/manabe/2018/lfif/src/hdl/clock/vcxo_clock_manager.v}
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_core.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/adv7511_init/adv7511_command.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/adv7511_init/adv7511_write_one.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/cam_if/rx/serdes_1_to_8_sdr.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/util/srl_template.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/cam_if/rx/serdes_1_to_8_clk_mmcm_s8_sdr.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/user_filter/video_through/video_through.v] -no_script -reset -force -quiet
remove_files  {/home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_core.v /home/users/manabe/2018/lfif/src/hdl/adv7511_init/adv7511_command.v /home/users/manabe/2018/lfif/src/hdl/adv7511_init/adv7511_write_one.v /home/users/manabe/2018/lfif/src/hdl/cam_if/rx/serdes_1_to_8_sdr.v /home/users/manabe/2018/lfif/src/hdl/util/srl_template.v /home/users/manabe/2018/lfif/src/hdl/cam_if/rx/serdes_1_to_8_clk_mmcm_s8_sdr.v /home/users/manabe/2018/lfif/src/hdl/user_filter/video_through/video_through.v}
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_RGB2CrYCb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/hdmi/ad_ss_444to422.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_es.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/cam_if/rx/bitslip8.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/util/bram_template_with_reset.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/i2c/i2c_master_write.v] -no_script -reset -force -quiet
remove_files  {/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_RGB2CrYCb.v /home/users/manabe/2018/lfif/src/hdl/hdmi/ad_ss_444to422.v /home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_es.v /home/users/manabe/2018/lfif/src/hdl/cam_if/rx/bitslip8.v /home/users/manabe/2018/lfif/src/hdl/util/bram_template_with_reset.v /home/users/manabe/2018/lfif/src/hdl/i2c/i2c_master_write.v}
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1.v] -no_script -reset -force -quiet
remove_files  /home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1.v
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_add.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v] -no_script -reset -force -quiet
remove_files  {/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_add.v /home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v}
add_files -norecurse {/home/users/manabe/2018/lfif/src/hdl/clock/vcxo_clock_manager.v /home/users/manabe/2018/lfif/kc705_simple_lsd/user_filter.v /home/users/manabe/2018/lfif/src/hdl/hdmi/ad_ss_444to422.v /home/users/manabe/2018/lfif/src/hdl/cam_if/cam_calibration.v /home/users/manabe/2018/lfif/src/hdl/i2c/i2c_master_write.v /home/users/manabe/2018/lfif/src/hdl/adv7511_init/adv7511_command.v /home/users/manabe/2018/lfif/src/hdl/cam_if/rx/serdes_1_to_8_sdr.v /home/users/manabe/2018/lfif/src/hdl/util/srl_template.v /home/users/manabe/2018/lfif/src/hdl/util/bram_template_with_reset.v /home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_add.v /home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_core.v /home/users/manabe/2018/lfif/src/hdl/adv7511_init/adv7511_i2c_init.v /home/users/manabe/2018/lfif/src/hdl/cam_if/rx/cam_if_lvds_rx.v /home/users/manabe/2018/lfif/src/device/kc705/top.v /home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v /home/users/manabe/2018/lfif/src/hdl/hdmi/hdmi16_tx.v /home/users/manabe/2018/lfif/src/hdl/adv7511_init/adv7511_write_one.v /home/users/manabe/2018/lfif/src/hdl/cam_if/rx/bitslip8.v /home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1.v /home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_RGB2CrYCb.v /home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_es.v /home/users/manabe/2018/lfif/src/hdl/cam_if/rx/serdes_1_to_8_clk_mmcm_s8_sdr.v /home/users/manabe/2018/lfif/src/hdl/filter/color_conv/bayer_to_rgb.v /home/users/manabe/2018/lfif/src/hdl/util/sync_dff.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Sep 27 12:51:28 2019] Launched synth_1...
Run output will be captured here: /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 399 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1.srcs/constrs_1/new/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8006.395 ; gain = 0.000 ; free physical = 122399 ; free virtual = 129483
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8060.438 ; gain = 0.000 ; free physical = 122288 ; free virtual = 129372
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8062.438 ; gain = 0.000 ; free physical = 122280 ; free virtual = 129365
INFO: [Timing 38-35] Done setting XDC timing constraints.
close_design
set_property  ip_repo_paths  /home/users/manabe/2019/auto_drive/lsd/hdl/project/vivado-library.git [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/manabe/2019/auto_drive/lsd/hdl/project/vivado-library.git'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 8063.438 ; gain = 0.000 ; free physical = 122242 ; free virtual = 129439
ipx::open_ipxact_file /home/users/manabe/2019/auto_drive/lsd/hdl/project/vivado-library.git/branches/feature/axi_dynclk_driver/if/pmod_v1_0/pmod.xml
ipx::unload_abstraction_definition /home/users/manabe/2019/auto_drive/lsd/hdl/project/vivado-library.git/branches/feature/axi_dynclk_driver/if/pmod_v1_0/pmod_rtl.xml
ipx::unload_bus_definition /home/users/manabe/2019/auto_drive/lsd/hdl/project/vivado-library.git/branches/feature/axi_dynclk_driver/if/pmod_v1_0/pmod.xml
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  /home/users/manabe/2019/auto_drive/lsd/hdl/project/vivado-library-master [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/manabe/2019/auto_drive/lsd/hdl/project/vivado-library-master'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 8063.438 ; gain = 0.000 ; free physical = 122177 ; free virtual = 129411
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 27 16:14:02 2019...
