
*** Running vivado
    with args -log fifo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source fifo.tcl -notrace
Command: synth_design -top fifo -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17932 
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:160]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:161]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:162]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:163]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 840.824 ; gain = 238.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:23]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_stage' [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:148]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter HOLD bound to: 2'b00 
	Parameter SI bound to: 2'b10 
	Parameter SO bound to: 2'b01 
	Parameter SI_SO bound to: 2'b11 
WARNING: [Synth 8-6090] variable 'out' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:173]
INFO: [Synth 8-6155] done synthesizing module 'fifo_stage' (1#1) [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:148]
WARNING: [Synth 8-6090] variable 'select' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:72]
WARNING: [Synth 8-6090] variable 'data_input' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:79]
WARNING: [Synth 8-6090] variable 'data_input' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:79]
WARNING: [Synth 8-6090] variable 'data_input' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:79]
WARNING: [Synth 8-6090] variable 'data_input' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:79]
WARNING: [Synth 8-6090] variable 'data_input' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:79]
WARNING: [Synth 8-6090] variable 'data_input' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:79]
WARNING: [Synth 8-6090] variable 'data_input' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:79]
WARNING: [Synth 8-6090] variable 'select' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:86]
WARNING: [Synth 8-6090] variable 'select' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:92]
WARNING: [Synth 8-6090] variable 'ptr_shift_in' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:99]
WARNING: [Synth 8-6090] variable 'data_input' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:101]
WARNING: [Synth 8-6090] variable 'data_input' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:101]
WARNING: [Synth 8-6090] variable 'data_input' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:101]
WARNING: [Synth 8-6090] variable 'data_input' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:101]
WARNING: [Synth 8-6090] variable 'data_input' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:101]
WARNING: [Synth 8-6090] variable 'data_input' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:101]
WARNING: [Synth 8-6090] variable 'data_input' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:101]
WARNING: [Synth 8-6090] variable 'ptr_shift_out' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:103]
WARNING: [Synth 8-6090] variable 'ptr_shift_in' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:107]
WARNING: [Synth 8-6090] variable 'data_input' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:108]
WARNING: [Synth 8-6090] variable 'data_input' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:108]
WARNING: [Synth 8-6090] variable 'data_input' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:108]
WARNING: [Synth 8-6090] variable 'data_input' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:108]
WARNING: [Synth 8-6090] variable 'data_input' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:108]
WARNING: [Synth 8-6090] variable 'data_input' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:108]
WARNING: [Synth 8-6090] variable 'data_input' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:108]
WARNING: [Synth 8-6090] variable 'ptr_shift_in' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:109]
WARNING: [Synth 8-6014] Unused sequential element ptr_shift_out_reg was removed.  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:94]
WARNING: [Synth 8-5788] Register select_reg in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:63]
WARNING: [Synth 8-5788] Register data_input_reg[7] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:66]
WARNING: [Synth 8-5788] Register data_input_reg[6] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:66]
WARNING: [Synth 8-5788] Register data_input_reg[5] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:66]
WARNING: [Synth 8-5788] Register data_input_reg[4] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:66]
WARNING: [Synth 8-5788] Register data_input_reg[3] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:66]
WARNING: [Synth 8-5788] Register data_input_reg[2] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:66]
WARNING: [Synth 8-5788] Register data_input_reg[1] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:66]
WARNING: [Synth 8-5788] Register data_input_reg[0] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:66]
WARNING: [Synth 8-5788] Register data_out_reg in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:74]
WARNING: [Synth 8-5788] Register pre_out_reg[6] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:76]
WARNING: [Synth 8-5788] Register pre_out_reg[5] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:76]
WARNING: [Synth 8-5788] Register pre_out_reg[4] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:76]
WARNING: [Synth 8-5788] Register pre_out_reg[3] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:76]
WARNING: [Synth 8-5788] Register pre_out_reg[2] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:76]
WARNING: [Synth 8-5788] Register pre_out_reg[1] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:76]
WARNING: [Synth 8-5788] Register pre_out_reg[0] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:76]
WARNING: [Synth 8-5788] Register hold_data_reg[7] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:88]
WARNING: [Synth 8-5788] Register hold_data_reg[6] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:88]
WARNING: [Synth 8-5788] Register hold_data_reg[5] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:88]
WARNING: [Synth 8-5788] Register hold_data_reg[4] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:88]
WARNING: [Synth 8-5788] Register hold_data_reg[3] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:88]
WARNING: [Synth 8-5788] Register hold_data_reg[2] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:88]
WARNING: [Synth 8-5788] Register hold_data_reg[1] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:88]
WARNING: [Synth 8-5788] Register hold_data_reg[0] in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:88]
WARNING: [Synth 8-5788] Register empty_reg in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:48]
WARNING: [Synth 8-5788] Register full_reg in module fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:62]
WARNING: [Synth 8-3848] Net pre_out[7] in module/entity fifo does not have driver. [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:33]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (2#1) [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 891.246 ; gain = 289.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 891.246 ; gain = 289.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 891.246 ; gain = 289.359
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 891.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Programming/Git/cse125/Lab3/Lab3.srcs/constrs_1/new/lab3test.xdc]
Finished Parsing XDC File [D:/Programming/Git/cse125/Lab3/Lab3.srcs/constrs_1/new/lab3test.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1008.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1008.102 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1008.102 ; gain = 406.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1008.102 ; gain = 406.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1008.102 ; gain = 406.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1008.102 ; gain = 406.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 32    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     16 Bit        Muxes := 8     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 69    
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 41    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 24    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 69    
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 41    
	   3 Input      1 Bit        Muxes := 1     
Module fifo_stage 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[6][0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[5][0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[6][1]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[5][1]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[6][2]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[5][2]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[6][3]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[5][3]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[6][4]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[5][4]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[6][5]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[5][5]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[6][6]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[5][6]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[6][7]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[5][7]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[6][8]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[5][8]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[6][9]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[5][9]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[6][10]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[5][10]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[6][11]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[5][11]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[6][12]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[5][12]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[6][13]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[5][13]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[6][14]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[5][14]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[6][15]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[5][15]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[4][0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[3][0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[4][1]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[3][1]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[4][2]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[3][2]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[4][3]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[3][3]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[4][4]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[3][4]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[4][5]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[3][5]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[4][6]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[3][6]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[4][7]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[3][7]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[4][8]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[3][8]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[4][9]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[3][9]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[4][10]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[3][10]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[4][11]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[3][11]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[4][12]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[3][12]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[4][13]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[3][13]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[4][14]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[3][14]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[4][15]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[3][15]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[2][0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[1][0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[2][1]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[1][1]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[2][2]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[1][2]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[2][3]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[1][3]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[2][4]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[1][4]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[2][5]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[1][5]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[2][6]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[1][6]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[2][7]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[1][7]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[2][8]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[1][8]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[2][9]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[1][9]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[2][10]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[1][10]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[2][11]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[1][11]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[2][12]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[1][12]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[2][13]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[1][13]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[2][14]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[1][14]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[2][15]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[1][15]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[0][0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[0][1]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[0][2]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_input_reg[0][3]_LDC )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][15]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][15]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][14]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][14]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][13]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][13]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][12]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][12]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][11]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][11]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][10]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][10]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][9]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][9]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][8]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][8]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][7]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][7]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][6]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][6]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][5]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][5]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][4]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][4]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][3]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][3]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][2]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][2]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][1]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][1]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][0]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[6][0]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][15]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][15]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][14]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][14]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][13]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][13]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][12]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][12]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][11]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][11]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][10]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][10]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][9]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][9]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][8]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][8]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][7]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][7]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][6]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][6]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][5]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][5]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][4]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][4]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][3]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][3]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][2]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][2]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][1]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][1]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][0]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[5][0]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][15]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][15]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][14]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][14]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][13]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][13]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][12]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][12]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][11]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][11]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][10]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][10]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][9]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][9]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][8]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][8]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][7]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][7]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][6]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][6]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][5]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][5]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][4]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][4]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][3]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][3]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][2]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][2]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][1]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][1]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][0]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[4][0]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[3][15]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[3][15]_C) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[3][14]_LDC) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (data_input_reg[3][14]_C) is unused and will be removed from module fifo.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1008.102 ; gain = 406.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1008.102 ; gain = 406.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1073.199 ; gain = 471.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1074.207 ; gain = 472.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1075.012 ; gain = 473.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1075.012 ; gain = 473.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1075.012 ; gain = 473.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1075.012 ; gain = 473.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1075.012 ; gain = 473.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1075.012 ; gain = 473.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    28|
|3     |LUT1   |    34|
|4     |LUT2   |    10|
|5     |LUT3   |    29|
|6     |LUT4   |    71|
|7     |LUT5   |   230|
|8     |LUT6   |   156|
|9     |FDCE   |    48|
|10    |FDRE   |   516|
|11    |IBUF   |    20|
|12    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+----------------+-------------+------+
|      |Instance        |Module       |Cells |
+------+----------------+-------------+------+
|1     |top             |             |  1161|
|2     |  \FIFO[0].FS0  |fifo_stage   |    32|
|3     |  \FIFO[1].FS0  |fifo_stage_0 |    32|
|4     |  \FIFO[2].FS0  |fifo_stage_1 |    32|
|5     |  \FIFO[3].FS0  |fifo_stage_2 |    32|
|6     |  \FIFO[4].FS0  |fifo_stage_3 |    32|
|7     |  \FIFO[5].FS0  |fifo_stage_4 |    32|
|8     |  \FIFO[6].FS0  |fifo_stage_5 |    32|
|9     |  \FIFO[7].FS0  |fifo_stage_6 |    32|
+------+----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1075.012 ; gain = 473.125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 224 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1075.012 ; gain = 356.270
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1075.012 ; gain = 473.125
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1087.078 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1090.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
117 Infos, 162 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1090.055 ; gain = 784.688
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1090.055 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Programming/Git/cse125/Lab3/Lab3.runs/synth_1/fifo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fifo_utilization_synth.rpt -pb fifo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 28 12:48:37 2020...
