// Seed: 141597222
module module_0 (
    id_1
);
  output id_1;
  logic id_2;
  logic id_3 = id_1;
  logic id_4;
  logic id_5, id_6;
  assign id_4 = (~1) + 1;
endmodule
`define pp_1 0
`timescale 1ps / 1 ps
