5 10 101 5 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd race2.2.vcd -o race2.2.cdd -v race2.2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" race2.2.v 1 23 1
2 1 6 90009 3 1 100c 0 0 1 1 x
2 2 6 90009 7 29 100a 1 0 1 18 0 1 0 0 0 0
2 3 6 120012 3 1 100c 0 0 1 1 x
2 4 6 c000c 0 1 1410 0 0 1 1 a
2 5 6 c0012 3 37 1e 3 4
1 x 3 70005 1 0 0 0 1 17 0 1 1 1 0
1 a 4 870005 1 0 0 0 1 17 0 1 1 1 0
1 b 4 70008 1 0 0 0 1 17 0 1 1 1 0
4 5 6 2 2
4 2 1 5 0
7 1 7 7
3 1 main.$u0 "main.$u0" race2.2.v 0 21 1
