# vsim -c tb_caches_top -L /package/eda/mg/questa10.6b/questasim/uvm-1.2 -voptargs="+acc" -sv_seed random "+UVM_TESTNAME=nominal_test" "+UVM_VERBOSITY=UVM_LOW" "+uvm_set_config_int=*,iterations,0" "+uvm_set_config_int=*,mem_timeout,50" "+uvm_set_config_int=*,mem_latency,1" "+uvm_set_config_int=*,mmio_latency,2" -do "coverage save -onexit -p coverage/nominal.ucdb" -do "run -all" 
# Start time: 09:28:44 on Apr 18,2022
# Loading /tmp/socet52@asicfab.ecn.purdue.edu_dpi_21767/linux_x86_64_gcc-5.3.0/export_tramp.so
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "l2_cache(fast)".
# //  Questa Sim-64
# //  Version 10.6b linux_x86_64 May 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.rv32i_types_pkg(fast)
# Loading /package/eda/mg/questa10.6b/questasim/uvm-1.2.uvm_pkg
# Loading work.tb_caches_top_sv_unit(fast)
# Loading work.tb_caches_top(fast)
# Loading work.generic_bus_if(fast)
# Loading work.cache_if(fast)
# Loading work.cache_if(fast__1)
# Loading work.interface_checker(fast)
# Loading work.l2_cache(fast)
# Loading /package/eda/mg/questa10.6b/questasim/uvm-1.2.questa_uvm_pkg(fast)
# Loading work.cache_if(fast)
# Loading work.generic_bus_if(fast)
# Compiling /tmp/socet52@asicfab.ecn.purdue.edu_dpi_21767/linux_x86_64_gcc-5.3.0/exportwrapper.c
# Loading /tmp/socet52@asicfab.ecn.purdue.edu_dpi_21767/linux_x86_64_gcc-5.3.0/vsim_auto_compile.so
# Loading /package/eda/mg/questa10.6b/questasim/uvm-1.2/linux_x86_64/uvm_dpi.so
# Sv_Seed = 1475126407
# coverage save -onexit -p coverage/nominal.ucdb
# run -all
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test nominal_test...
# UVM_INFO @ 0: reporter [UVM_CMDLINE_PROC] Applying config setting from the command line: +uvm_set_config_int=*,iterations,0
# UVM_INFO @ 0: reporter [UVM_CMDLINE_PROC] Applying config setting from the command line: +uvm_set_config_int=*,mem_timeout,50
# UVM_INFO @ 0: reporter [UVM_CMDLINE_PROC] Applying config setting from the command line: +uvm_set_config_int=*,mem_latency,1
# UVM_INFO @ 0: reporter [UVM_CMDLINE_PROC] Applying config setting from the command line: +uvm_set_config_int=*,mmio_latency,2
# UVM_INFO env/cache_env_config.svh(71) @ 0: reporter [ENV_CONFIG] env_config params:
# ----------------------------------------------
# Name            Type              Size  Value 
# ----------------------------------------------
# ENV_CONFIG      cache_env_config  -     @404  
#   iterations    integral          32    'h0   
#   mem_timeout   integral          32    'h32  
#   mem_latency   integral          32    'h1   
#   mmio_latency  integral          32    'h2   
#   mem_tag       integral          16    'he1b0
#   mmio_tag      integral          16    'h85d4
# ----------------------------------------------
# 
# UVM_INFO sequences/nominal_sequence.svh(52) @ 0: uvm_test_top.ENV.MEM_ARB_AGT.MEM_ARB_SQR@@NOMINAL_SEQ [NOMINAL_SEQ] Creating sequence with size N=40
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 153000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 173000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 193000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 213000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 233000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 253000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 273000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_ERROR end2end/end2end.svh(171) @ 293000: uvm_test_top.ENV.E2E [E2E] memory word requests do not match block size: requested 7, not evenly divisible by: 4
# UVM_ERROR models/cache_model.svh(92) @ 293000: reporter [E2E_CACHE] Attempted to insert item from cache that already exists:
# cache[4ef75718]=e1b05718
# UVM_ERROR end2end/end2end.svh(185) @ 293000: uvm_test_top.ENV.E2E [E2E] Invalid word addresses when fetching block from memory: 4ef75718
# UVM_INFO end2end/end2end.svh(186) @ 293000: uvm_test_top.ENV.E2E [E2E] cache:
# 4ef75710 :: [e1b05710, e1b05714, e1b05718, ]
# 
# UVM_INFO end2end/end2end.svh(105) @ 293000: uvm_test_top.ENV.E2E [E2E] Success: Cache Miss -> Active Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 293000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 353000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 373000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 393000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 413000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 433000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 453000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 473000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_ERROR end2end/end2end.svh(171) @ 493000: uvm_test_top.ENV.E2E [E2E] memory word requests do not match block size: requested 7, not evenly divisible by: 4
# UVM_ERROR models/cache_model.svh(92) @ 493000: reporter [E2E_CACHE] Attempted to insert item from cache that already exists:
# cache[4ef75718]=e1b05718
# UVM_ERROR end2end/end2end.svh(185) @ 493000: uvm_test_top.ENV.E2E [E2E] Invalid word addresses when fetching block from memory: 6947e818
# UVM_INFO end2end/end2end.svh(186) @ 493000: uvm_test_top.ENV.E2E [E2E] cache:
# 4ef75710 :: [e1b05710, e1b05714, 65bc1e0d, e1b0571c, ]
# 4ef75720 :: [e1b05720, e1b05724, ]
# 6947e810 :: [e1b0e810, e1b0e814, e1b0e818, ]
# 
# UVM_INFO end2end/end2end.svh(105) @ 493000: uvm_test_top.ENV.E2E [E2E] Success: Cache Miss -> Active Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 493000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 553000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 573000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 593000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 613000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 633000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 653000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 673000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_ERROR end2end/end2end.svh(171) @ 693000: uvm_test_top.ENV.E2E [E2E] memory word requests do not match block size: requested 7, not evenly divisible by: 4
# UVM_ERROR models/cache_model.svh(92) @ 693000: reporter [E2E_CACHE] Attempted to insert item from cache that already exists:
# cache[6947e810]=e1b0e810
# UVM_ERROR end2end/end2end.svh(185) @ 693000: uvm_test_top.ENV.E2E [E2E] Invalid word addresses when fetching block from memory: 27f383c8
# UVM_INFO end2end/end2end.svh(186) @ 693000: uvm_test_top.ENV.E2E [E2E] cache:
# 27f383c0 :: [e1b083c0, e1b083c4, e1b083c8, ]
# 4ef75710 :: [e1b05710, e1b05714, 65bc1e0d, e1b0571c, ]
# 4ef75720 :: [e1b05720, e1b05724, ]
# 6947e810 :: [97353fc8, e1b0e814, e1b0e818, e1b0e81c, ]
# 6947e820 :: [e1b0e820, e1b0e824, ]
# 
# UVM_INFO end2end/end2end.svh(105) @ 693000: uvm_test_top.ENV.E2E [E2E] Success: Cache Miss -> Active Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 693000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 753000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 773000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 793000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 813000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 833000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 853000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 873000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_ERROR end2end/end2end.svh(171) @ 893000: uvm_test_top.ENV.E2E [E2E] memory word requests do not match block size: requested 7, not evenly divisible by: 4
# UVM_ERROR models/cache_model.svh(92) @ 893000: reporter [E2E_CACHE] Attempted to insert item from cache that already exists:
# cache[27f383cc]=e1b083cc
# UVM_ERROR end2end/end2end.svh(185) @ 893000: uvm_test_top.ENV.E2E [E2E] Invalid word addresses when fetching block from memory: 729e3428
# UVM_INFO end2end/end2end.svh(186) @ 893000: uvm_test_top.ENV.E2E [E2E] cache:
# 27f383c0 :: [e1b083c0, e1b083c4, e1b083c8, f9a1e60c, ]
# 27f383d0 :: [e1b083d0, e1b083d4, ]
# 4ef75710 :: [e1b05710, e1b05714, 65bc1e0d, e1b0571c, ]
# 4ef75720 :: [e1b05720, e1b05724, ]
# 6947e810 :: [97353fc8, e1b0e814, e1b0e818, e1b0e81c, ]
# 6947e820 :: [e1b0e820, e1b0e824, ]
# 729e3420 :: [e1b03420, e1b03424, e1b03428, ]
# 
# UVM_INFO end2end/end2end.svh(105) @ 893000: uvm_test_top.ENV.E2E [E2E] Success: Cache Miss -> Active Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 893000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 953000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 973000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 993000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1013000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1033000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1053000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1073000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_ERROR end2end/end2end.svh(171) @ 1093000: uvm_test_top.ENV.E2E [E2E] memory word requests do not match block size: requested 7, not evenly divisible by: 4
# UVM_ERROR models/cache_model.svh(92) @ 1093000: reporter [E2E_CACHE] Attempted to insert item from cache that already exists:
# cache[729e342c]=e1b0342c
# UVM_ERROR end2end/end2end.svh(185) @ 1093000: uvm_test_top.ENV.E2E [E2E] Invalid word addresses when fetching block from memory: 395a4658
# UVM_INFO end2end/end2end.svh(186) @ 1093000: uvm_test_top.ENV.E2E [E2E] cache:
# 27f383c0 :: [e1b083c0, e1b083c4, e1b083c8, f9a1e60c, ]
# 27f383d0 :: [e1b083d0, e1b083d4, ]
# 395a4650 :: [e1b04650, e1b04654, e1b04658, ]
# 4ef75710 :: [e1b05710, e1b05714, 65bc1e0d, e1b0571c, ]
# 4ef75720 :: [e1b05720, e1b05724, ]
# 6947e810 :: [97353fc8, e1b0e814, e1b0e818, e1b0e81c, ]
# 6947e820 :: [e1b0e820, e1b0e824, ]
# 729e3420 :: [e1b03420, e1b03424, e1b03428, 0801e203, ]
# 729e3430 :: [e1b03430, e1b03434, ]
# 
# UVM_INFO end2end/end2end.svh(105) @ 1093000: uvm_test_top.ENV.E2E [E2E] Success: Cache Miss -> Active Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1093000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO end2end/end2end.svh(86) @ 1133000: uvm_test_top.ENV.E2E [E2E] Success: Cache Hit -> Quiet Mem Bus
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(351) @ 1133000: reporter [MISCMP] Miscompare for pred_tx.data: lhs = 'he1b0e8c8 : rhs = 'h97353fc8
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(382) @ 1133000: reporter [MISCMP] 1 Miscompare(s) for object tx@1723 vs. pred_tx@1731
# UVM_ERROR generic_bus_agent_comps/bus_scoreboard.svh(74) @ 1133000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Error: Data Mismatch
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(75) @ 1133000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] 
# Expected:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# pred_tx    cpu_transaction  -     @1731     
#   rw       integral         1     'h0       
#   addr     integral         32    'h6947e810
#   data     integral         32    'he1b0e8c8
#   byte_en  integral         4     'h8       
# --------------------------------------------
# 
# Received:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# tx         cpu_transaction  -     @1723     
#   rw       integral         1     'h0       
#   addr     integral         32    'h6947e810
#   data     integral         32    'h97353fc8
#   byte_en  integral         4     'h8       
# --------------------------------------------
# 
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1193000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1213000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1233000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1253000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1273000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1293000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1313000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_ERROR end2end/end2end.svh(171) @ 1333000: uvm_test_top.ENV.E2E [E2E] memory word requests do not match block size: requested 7, not evenly divisible by: 4
# UVM_ERROR models/cache_model.svh(92) @ 1333000: reporter [E2E_CACHE] Attempted to insert item from cache that already exists:
# cache[6947e810]=e1b0e810
# UVM_ERROR end2end/end2end.svh(185) @ 1333000: uvm_test_top.ENV.E2E [E2E] Invalid word addresses when fetching block from memory: 02a3a208
# UVM_INFO end2end/end2end.svh(186) @ 1333000: uvm_test_top.ENV.E2E [E2E] cache:
# 02a3a200 :: [e1b0a200, e1b0a204, e1b0a208, ]
# 27f383c0 :: [e1b083c0, e1b083c4, e1b083c8, f9a1e60c, ]
# 27f383d0 :: [e1b083d0, e1b083d4, ]
# 395a4650 :: [e1b04650, e1b04654, 4b291d2e, e1b0465c, ]
# 395a4660 :: [e1b04660, e1b04664, ]
# 4ef75710 :: [e1b05710, e1b05714, 65bc1e0d, e1b0571c, ]
# 4ef75720 :: [e1b05720, e1b05724, ]
# 6947e810 :: [97353fc8, e1b0e814, e1b0e818, e1b0e81c, ]
# 6947e820 :: [e1b0e820, e1b0e824, ]
# 729e3420 :: [e1b03420, e1b03424, e1b03428, 0801e203, ]
# 729e3430 :: [e1b03430, e1b03434, ]
# 
# UVM_INFO end2end/end2end.svh(105) @ 1333000: uvm_test_top.ENV.E2E [E2E] Success: Cache Miss -> Active Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1333000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1393000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1413000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1433000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1453000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1473000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1493000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1513000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_ERROR end2end/end2end.svh(171) @ 1533000: uvm_test_top.ENV.E2E [E2E] memory word requests do not match block size: requested 7, not evenly divisible by: 4
# UVM_ERROR models/cache_model.svh(92) @ 1533000: reporter [E2E_CACHE] Attempted to insert item from cache that already exists:
# cache[02a3a200]=e1b0a200
# UVM_ERROR end2end/end2end.svh(185) @ 1533000: uvm_test_top.ENV.E2E [E2E] Invalid word addresses when fetching block from memory: 63cc76c8
# UVM_INFO end2end/end2end.svh(186) @ 1533000: uvm_test_top.ENV.E2E [E2E] cache:
# 02a3a200 :: [859c0ed0, e1b0a204, e1b0a208, e1b0a20c, ]
# 02a3a210 :: [e1b0a210, e1b0a214, ]
# 27f383c0 :: [e1b083c0, e1b083c4, e1b083c8, f9a1e60c, ]
# 27f383d0 :: [e1b083d0, e1b083d4, ]
# 395a4650 :: [e1b04650, e1b04654, 4b291d2e, e1b0465c, ]
# 395a4660 :: [e1b04660, e1b04664, ]
# 4ef75710 :: [e1b05710, e1b05714, 65bc1e0d, e1b0571c, ]
# 4ef75720 :: [e1b05720, e1b05724, ]
# 63cc76c0 :: [e1b076c0, e1b076c4, e1b076c8, ]
# 6947e810 :: [97353fc8, e1b0e814, e1b0e818, e1b0e81c, ]
# 6947e820 :: [e1b0e820, e1b0e824, ]
# 729e3420 :: [e1b03420, e1b03424, e1b03428, 0801e203, ]
# 729e3430 :: [e1b03430, e1b03434, ]
# 
# UVM_INFO end2end/end2end.svh(105) @ 1533000: uvm_test_top.ENV.E2E [E2E] Success: Cache Miss -> Active Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1533000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO end2end/end2end.svh(86) @ 1573000: uvm_test_top.ENV.E2E [E2E] Success: Cache Hit -> Quiet Mem Bus
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(351) @ 1573000: reporter [MISCMP] Miscompare for pred_tx.data: lhs = 'h65bc5718 : rhs = 'h65bc1e0d
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(382) @ 1573000: reporter [MISCMP] 1 Miscompare(s) for object tx@2001 vs. pred_tx@2009
# UVM_ERROR generic_bus_agent_comps/bus_scoreboard.svh(74) @ 1573000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Error: Data Mismatch
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(75) @ 1573000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] 
# Expected:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# pred_tx    cpu_transaction  -     @2009     
#   rw       integral         1     'h0       
#   addr     integral         32    'h4ef75718
#   data     integral         32    'h65bc5718
#   byte_en  integral         4     'hc       
# --------------------------------------------
# 
# Received:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# tx         cpu_transaction  -     @2001     
#   rw       integral         1     'h0       
#   addr     integral         32    'h4ef75718
#   data     integral         32    'h65bc1e0d
#   byte_en  integral         4     'hc       
# --------------------------------------------
# 
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1633000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1653000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1673000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1693000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1713000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1733000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1753000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_ERROR end2end/end2end.svh(171) @ 1773000: uvm_test_top.ENV.E2E [E2E] memory word requests do not match block size: requested 7, not evenly divisible by: 4
# UVM_ERROR models/cache_model.svh(92) @ 1773000: reporter [E2E_CACHE] Attempted to insert item from cache that already exists:
# cache[4ef75718]=e1b05718
# UVM_ERROR end2end/end2end.svh(185) @ 1773000: uvm_test_top.ENV.E2E [E2E] Invalid word addresses when fetching block from memory: 759436f8
# UVM_INFO end2end/end2end.svh(186) @ 1773000: uvm_test_top.ENV.E2E [E2E] cache:
# 02a3a200 :: [859c0ed0, e1b0a204, e1b0a208, e1b0a20c, ]
# 02a3a210 :: [e1b0a210, e1b0a214, ]
# 27f383c0 :: [e1b083c0, e1b083c4, e1b083c8, f9a1e60c, ]
# 27f383d0 :: [e1b083d0, e1b083d4, ]
# 395a4650 :: [e1b04650, e1b04654, 4b291d2e, e1b0465c, ]
# 395a4660 :: [e1b04660, e1b04664, ]
# 4ef75710 :: [e1b05710, e1b05714, 65bc1e0d, e1b0571c, ]
# 4ef75720 :: [e1b05720, e1b05724, ]
# 63cc76c0 :: [e1b076c0, e1b076c4, cec9e44e, e1b076cc, ]
# 63cc76d0 :: [e1b076d0, e1b076d4, ]
# 6947e810 :: [97353fc8, e1b0e814, e1b0e818, e1b0e81c, ]
# 6947e820 :: [e1b0e820, e1b0e824, ]
# 729e3420 :: [e1b03420, e1b03424, e1b03428, 0801e203, ]
# 729e3430 :: [e1b03430, e1b03434, ]
# 759436f0 :: [e1b036f0, e1b036f4, e1b036f8, ]
# 
# UVM_INFO end2end/end2end.svh(105) @ 1773000: uvm_test_top.ENV.E2E [E2E] Success: Cache Miss -> Active Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1773000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1833000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1853000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1873000: uvm_test_top.ENV.MEM_SCORE [MEM# Saving coverage database on exit...
# End time: 21:11:37 on Apr 18,2022, Elapsed time: 11:55:17
# Errors: 0, Warnings: 0
 [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1913000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1933000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1953000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_ERROR end2end/end2end.svh(171) @ 1973000: uvm_test_top.ENV.E2E [E2E] memory word requests do not match block size: requested 7, not evenly divisible by: 4
# UVM_ERROR models/cache_model.svh(92) @ 1973000: reporter [E2E_CACHE] Attempted to insert item from cache that already exists:
# cache[759436fc]=e1b036fc
# UVM_ERROR end2end/end2end.svh(185) @ 1973000: uvm_test_top.ENV.E2E [E2E] Invalid word addresses when fetching block from memory: 1788c4e8
# UVM_INFO end2end/end2end.svh(186) @ 1973000: uvm_test_top.ENV.E2E [E2E] cache:
# 02a3a200 :: [859c0ed0, e1b0a204, e1b0a208, e1b0a20c, ]
# 02a3a210 :: [e1b0a210, e1b0a214, ]
# 1788c4e0 :: [e1b0c4e0, e1b0c4e4, e1b0c4e8, ]
# 27f383c0 :: [e1b083c0, e1b083c4, e1b083c8, f9a1e60c, ]
# 27f383d0 :: [e1b083d0, e1b083d4, ]
# 395a4650 :: [e1b04650, e1b04654, 4b291d2e, e1b0465c, ]
# 395a4660 :: [e1b04660, e1b04664, ]
# 4ef75710 :: [e1b05710, e1b05714, 65bc1e0d, e1b0571c, ]
# 4ef75720 :: [e1b05720, e1b05724, ]
# 63cc76c0 :: [e1b076c0, e1b076c4, cec9e44e, e1b076cc, ]
# 63cc76d0 :: [e1b076d0, e1b076d4, ]
# 6947e810 :: [97353fc8, e1b0e814, e1b0e818, e1b0e81c, ]
# 6947e820 :: [e1b0e820, e1b0e824, ]
# 729e3420 :: [e1b03420, e1b03424, e1b03428, 0801e203, ]
# 729e3430 :: [e1b03430, e1b03434, ]
# 759436f0 :: [e1b036f0, e1b036f4, e1b036f8, 884d0f7f, ]
# 75943700 :: [e1b03700, e1b03704, ]
# 
# UVM_INFO end2end/end2end.svh(105) @ 1973000: uvm_test_top.ENV.E2E [E2E] Success: Cache Miss -> Active Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 1973000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2033000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2053000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2073000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2093000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2113000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2133000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2153000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_ERROR end2end/end2end.svh(171) @ 2173000: uvm_test_top.ENV.E2E [E2E] memory word requests do not match block size: requested 7, not evenly divisible by: 4
# UVM_ERROR models/cache_model.svh(92) @ 2173000: reporter [E2E_CACHE] Attempted to insert item from cache that already exists:
# cache[1788c4e8]=e1b0c4e8
# UVM_ERROR end2end/end2end.svh(185) @ 2173000: uvm_test_top.ENV.E2E [E2E] Invalid word addresses when fetching block from memory: 145e70d8
# UVM_INFO end2end/end2end.svh(186) @ 2173000: uvm_test_top.ENV.E2E [E2E] cache:
# 02a3a200 :: [859c0ed0, e1b0a204, e1b0a208, e1b0a20c, ]
# 02a3a210 :: [e1b0a210, e1b0a214, ]
# 145e70d0 :: [e1b070d0, e1b070d4, e1b070d8, ]
# 1788c4e0 :: [e1b0c4e0, e1b0c4e4, 494299ed, e1b0c4ec, ]
# 1788c4f0 :: [e1b0c4f0, e1b0c4f4, ]
# 27f383c0 :: [e1b083c0, e1b083c4, e1b083c8, f9a1e60c, ]
# 27f383d0 :: [e1b083d0, e1b083d4, ]
# 395a4650 :: [e1b04650, e1b04654, 4b291d2e, e1b0465c, ]
# 395a4660 :: [e1b04660, e1b04664, ]
# 4ef75710 :: [e1b05710, e1b05714, 65bc1e0d, e1b0571c, ]
# 4ef75720 :: [e1b05720, e1b05724, ]
# 63cc76c0 :: [e1b076c0, e1b076c4, cec9e44e, e1b076cc, ]
# 63cc76d0 :: [e1b076d0, e1b076d4, ]
# 6947e810 :: [97353fc8, e1b0e814, e1b0e818, e1b0e81c, ]
# 6947e820 :: [e1b0e820, e1b0e824, ]
# 729e3420 :: [e1b03420, e1b03424, e1b03428, 0801e203, ]
# 729e3430 :: [e1b03430, e1b03434, ]
# 759436f0 :: [e1b036f0, e1b036f4, e1b036f8, 884d0f7f, ]
# 75943700 :: [e1b03700, e1b03704, ]
# 
# UVM_INFO end2end/end2end.svh(105) @ 2173000: uvm_test_top.ENV.E2E [E2E] Success: Cache Miss -> Active Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2173000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO end2end/end2end.svh(86) @ 2213000: uvm_test_top.ENV.E2E [E2E] Success: Cache Hit -> Quiet Mem Bus
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(351) @ 2213000: reporter [MISCMP] Miscompare for pred_tx.data: lhs = 'h88b036fc : rhs = 'h884d0f7f
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(382) @ 2213000: reporter [MISCMP] 1 Miscompare(s) for object tx@2405 vs. pred_tx@2413
# UVM_ERROR generic_bus_agent_comps/bus_scoreboard.svh(74) @ 2213000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Error: Data Mismatch
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(75) @ 2213000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] 
# Expected:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# pred_tx    cpu_transaction  -     @2413     
#   rw       integral         1     'h0       
#   addr     integral         32    'h759436fc
#   data     integral         32    'h88b036fc
#   byte_en  integral         4     'hf       
# --------------------------------------------
# 
# Received:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# tx         cpu_transaction  -     @2405     
#   rw       integral         1     'h0       
#   addr     integral         32    'h759436fc
#   data     integral         32    'h884d0f7f
#   byte_en  integral         4     'hf       
# --------------------------------------------
# 
# UVM_INFO end2end/end2end.svh(86) @ 2253000: uvm_test_top.ENV.E2E [E2E] Success: Cache Hit -> Quiet Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2253000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2313000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2333000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2353000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2373000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2393000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2413000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2433000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_ERROR end2end/end2end.svh(171) @ 2453000: uvm_test_top.ENV.E2E [E2E] memory word requests do not match block size: requested 7, not evenly divisible by: 4
# UVM_ERROR models/cache_model.svh(92) @ 2453000: reporter [E2E_CACHE] Attempted to insert item from cache that already exists:
# cache[63cc76c8]=e1b076c8
# UVM_ERROR end2end/end2end.svh(185) @ 2453000: uvm_test_top.ENV.E2E [E2E] Invalid word addresses when fetching block from memory: 707596f8
# UVM_INFO end2end/end2end.svh(186) @ 2453000: uvm_test_top.ENV.E2E [E2E] cache:
# 02a3a200 :: [859c0ed0, e1b0a204, e1b0a208, e1b0a20c, ]
# 02a3a210 :: [e1b0a210, e1b0a214, ]
# 145e70d0 :: [acde3042, e1b070d4, e1b070d8, e1b070dc, ]
# 145e70e0 :: [e1b070e0, e1b070e4, ]
# 1788c4e0 :: [e1b0c4e0, e1b0c4e4, 494299ed, e1b0c4ec, ]
# 1788c4f0 :: [e1b0c4f0, e1b0c4f4, ]
# 27f383c0 :: [e1b083c0, e1b083c4, e1b083c8, f9a1e60c, ]
# 27f383d0 :: [e1b083d0, e1b083d4, ]
# 395a4650 :: [e1b04650, e1b04654, 4b291d2e, e1b0465c, ]
# 395a4660 :: [e1b04660, e1b04664, ]
# 4ef75710 :: [e1b05710, e1b05714, 65bc1e0d, e1b0571c, ]
# 4ef75720 :: [e1b05720, e1b05724, ]
# 63cc76c0 :: [e1b076c0, e1b076c4, cec9e44e, e1b076cc, ]
# 63cc76d0 :: [e1b076d0, e1b076d4, ]
# 6947e810 :: [97353fc8, e1b0e814, e1b0e818, e1b0e81c, ]
# 6947e820 :: [e1b0e820, e1b0e824, ]
# 707596f0 :: [e1b096f0, e1b096f4, e1b096f8, ]
# 729e3420 :: [e1b03420, e1b03424, e1b03428, 0801e203, ]
# 729e3430 :: [e1b03430, e1b03434, ]
# 759436f0 :: [e1b036f0, e1b036f4, e1b036f8, 884d0f7f, ]
# 75943700 :: [e1b03700, e1b03704, ]
# 
# UVM_INFO end2end/end2end.svh(105) @ 2453000: uvm_test_top.ENV.E2E [E2E] Success: Cache Miss -> Active Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2453000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2513000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2533000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2553000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2573000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2593000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2613000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2633000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_ERROR end2end/end2end.svh(171) @ 2653000: uvm_test_top.ENV.E2E [E2E] memory word requests do not match block size: requested 7, not evenly divisible by: 4
# UVM_ERROR models/cache_model.svh(92) @ 2653000: reporter [E2E_CACHE] Attempted to insert item from cache that already exists:
# cache[707596f8]=e1b096f8
# UVM_ERROR end2end/end2end.svh(185) @ 2653000: uvm_test_top.ENV.E2E [E2E] Invalid word addresses when fetching block from memory: 4e830c38
# UVM_INFO end2end/end2end.svh(186) @ 2653000: uvm_test_top.ENV.E2E [E2E] cache:
# 02a3a200 :: [859c0ed0, e1b0a204, e1b0a208, e1b0a20c, ]
# 02a3a210 :: [e1b0a210, e1b0a214, ]
# 145e70d0 :: [acde3042, e1b070d4, e1b070d8, e1b070dc, ]
# 145e70e0 :: [e1b070e0, e1b070e4, ]
# 1788c4e0 :: [e1b0c4e0, e1b0c4e4, 494299ed, e1b0c4ec, ]
# 1788c4f0 :: [e1b0c4f0, e1b0c4f4, ]
# 27f383c0 :: [e1b083c0, e1b083c4, e1b083c8, f9a1e60c, ]
# 27f383d0 :: [e1b083d0, e1b083d4, ]
# 395a4650 :: [e1b04650, e1b04654, 4b291d2e, e1b0465c, ]
# 395a4660 :: [e1b04660, e1b04664, ]
# 4e830c30 :: [e1b00c30, e1b00c34, e1b00c38, ]
# 4ef75710 :: [e1b05710, e1b05714, 65bc1e0d, e1b0571c, ]
# 4ef75720 :: [e1b05720, e1b05724, ]
# 63cc76c0 :: [e1b076c0, e1b076c4, cec9e44e, e1b076cc, ]
# 63cc76d0 :: [e1b076d0, e1b076d4, ]
# 6947e810 :: [97353fc8, e1b0e814, e1b0e818, e1b0e81c, ]
# 6947e820 :: [e1b0e820, e1b0e824, ]
# 707596f0 :: [e1b096f0, e1b096f4, 4ce7e545, e1b096fc, ]
# 70759700 :: [e1b09700, e1b09704, ]
# 729e3420 :: [e1b03420, e1b03424, e1b03428, 0801e203, ]
# 729e3430 :: [e1b03430, e1b03434, ]
# 759436f0 :: [e1b036f0, e1b036f4, e1b036f8, 884d0f7f, ]
# 75943700 :: [e1b03700, e1b03704, ]
# 
# UVM_INFO end2end/end2end.svh(105) @ 2653000: uvm_test_top.ENV.E2E [E2E] Success: Cache Miss -> Active Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2653000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2713000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2733000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2753000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2773000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2793000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2813000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2833000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_ERROR end2end/end2end.svh(171) @ 2853000: uvm_test_top.ENV.E2E [E2E] memory word requests do not match block size: requested 7, not evenly divisible by: 4
# UVM_ERROR models/cache_model.svh(92) @ 2853000: reporter [E2E_CACHE] Attempted to insert item from cache that already exists:
# cache[4e830c34]=e1b00c34
# UVM_ERROR end2end/end2end.svh(185) @ 2853000: uvm_test_top.ENV.E2E [E2E] Invalid word addresses when fetching block from memory: 5bee0288
# UVM_INFO end2end/end2end.svh(186) @ 2853000: uvm_test_top.ENV.E2E [E2E] cache:
# 02a3a200 :: [859c0ed0, e1b0a204, e1b0a208, e1b0a20c, ]
# 02a3a210 :: [e1b0a210, e1b0a214, ]
# 145e70d0 :: [acde3042, e1b070d4, e1b070d8, e1b070dc, ]
# 145e70e0 :: [e1b070e0, e1b070e4, ]
# 1788c4e0 :: [e1b0c4e0, e1b0c4e4, 494299ed, e1b0c4ec, ]
# 1788c4f0 :: [e1b0c4f0, e1b0c4f4, ]
# 27f383c0 :: [e1b083c0, e1b083c4, e1b083c8, f9a1e60c, ]
# 27f383d0 :: [e1b083d0, e1b083d4, ]
# 395a4650 :: [e1b04650, e1b04654, 4b291d2e, e1b0465c, ]
# 395a4660 :: [e1b04660, e1b04664, ]
# 4e830c30 :: [e1b00c30, c237edd1, e1b00c38, e1b00c3c, ]
# 4e830c40 :: [e1b00c40, e1b00c44, ]
# 4ef75710 :: [e1b05710, e1b05714, 65bc1e0d, e1b0571c, ]
# 4ef75720 :: [e1b05720, e1b05724, ]
# 5bee0280 :: [e1b00280, e1b00284, e1b00288, ]
# 63cc76c0 :: [e1b076c0, e1b076c4, cec9e44e, e1b076cc, ]
# 63cc76d0 :: [e1b076d0, e1b076d4, ]
# 6947e810 :: [97353fc8, e1b0e814, e1b0e818, e1b0e81c, ]
# 6947e820 :: [e1b0e820, e1b0e824, ]
# 707596f0 :: [e1b096f0, e1b096f4, 4ce7e545, e1b096fc, ]
# 70759700 :: [e1b09700, e1b09704, ]
# 729e3420 :: [e1b03420, e1b03424, e1b03428, 0801e203, ]
# 729e3430 :: [e1b03430, e1b03434, ]
# 759436f0 :: [e1b036f0, e1b036f4, e1b036f8, 884d0f7f, ]
# 75943700 :: [e1b03700, e1b03704, ]
# 
# UVM_INFO end2end/end2end.svh(105) @ 2853000: uvm_test_top.ENV.E2E [E2E] Success: Cache Miss -> Active Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2853000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2913000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2933000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2953000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2973000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 2993000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3013000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3033000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_ERROR end2end/end2end.svh(171) @ 3053000: uvm_test_top.ENV.E2E [E2E] memory word requests do not match block size: requested 7, not evenly divisible by: 4
# UVM_ERROR models/cache_model.svh(92) @ 3053000: reporter [E2E_CACHE] Attempted to insert item from cache that already exists:
# cache[5bee0288]=e1b00288
# UVM_ERROR end2end/end2end.svh(185) @ 3053000: uvm_test_top.ENV.E2E [E2E] Invalid word addresses when fetching block from memory: 293fa2c8
# UVM_INFO end2end/end2end.svh(186) @ 3053000: uvm_test_top.ENV.E2E [E2E] cache:
# 02a3a200 :: [859c0ed0, e1b0a204, e1b0a208, e1b0a20c, ]
# 02a3a210 :: [e1b0a210, e1b0a214, ]
# 145e70d0 :: [acde3042, e1b070d4, e1b070d8, e1b070dc, ]
# 145e70e0 :: [e1b070e0, e1b070e4, ]
# 1788c4e0 :: [e1b0c4e0, e1b0c4e4, 494299ed, e1b0c4ec, ]
# 1788c4f0 :: [e1b0c4f0, e1b0c4f4, ]
# 27f383c0 :: [e1b083c0, e1b083c4, e1b083c8, f9a1e60c, ]
# 27f383d0 :: [e1b083d0, e1b083d4, ]
# 293fa2c0 :: [e1b0a2c0, e1b0a2c4, e1b0a2c8, ]
# 395a4650 :: [e1b04650, e1b04654, 4b291d2e, e1b0465c, ]
# 395a4660 :: [e1b04660, e1b04664, ]
# 4e830c30 :: [e1b00c30, c237edd1, e1b00c38, e1b00c3c, ]
# 4e830c40 :: [e1b00c40, e1b00c44, ]
# 4ef75710 :: [e1b05710, e1b05714, 65bc1e0d, e1b0571c, ]
# 4ef75720 :: [e1b05720, e1b05724, ]
# 5bee0280 :: [e1b00280, e1b00284, 4093e483, e1b0028c, ]
# 5bee0290 :: [e1b00290, e1b00294, ]
# 63cc76c0 :: [e1b076c0, e1b076c4, cec9e44e, e1b076cc, ]
# 63cc76d0 :: [e1b076d0, e1b076d4, ]
# 6947e810 :: [97353fc8, e1b0e814, e1b0e818, e1b0e81c, ]
# 6947e820 :: [e1b0e820, e1b0e824, ]
# 707596f0 :: [e1b096f0, e1b096f4, 4ce7e545, e1b096fc, ]
# 70759700 :: [e1b09700, e1b09704, ]
# 729e3420 :: [e1b03420, e1b03424, e1b03428, 0801e203, ]
# 729e3430 :: [e1b03430, e1b03434, ]
# 759436f0 :: [e1b036f0, e1b036f4, e1b036f8, 884d0f7f, ]
# 75943700 :: [e1b03700, e1b03704, ]
# 
# UVM_INFO end2end/end2end.svh(105) @ 3053000: uvm_test_top.ENV.E2E [E2E] Success: Cache Miss -> Active Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3053000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3113000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3133000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3153000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3173000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3193000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3213000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3233000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_ERROR end2end/end2end.svh(171) @ 3253000: uvm_test_top.ENV.E2E [E2E] memory word requests do not match block size: requested 7, not evenly divisible by: 4
# UVM_ERROR models/cache_model.svh(92) @ 3253000: reporter [E2E_CACHE] Attempted to insert item from cache that already exists:
# cache[293fa2cc]=e1b0a2cc
# UVM_ERROR end2end/end2end.svh(185) @ 3253000: uvm_test_top.ENV.E2E [E2E] Invalid word addresses when fetching block from memory: 052d2698
# UVM_INFO end2end/end2end.svh(186) @ 3253000: uvm_test_top.ENV.E2E [E2E] cache:
# 02a3a200 :: [859c0ed0, e1b0a204, e1b0a208, e1b0a20c, ]
# 02a3a210 :: [e1b0a210, e1b0a214, ]
# 052d2690 :: [e1b02690, e1b02694, e1b02698, ]
# 145e70d0 :: [acde3042, e1b070d4, e1b070d8, e1b070dc, ]
# 145e70e0 :: [e1b070e0, e1b070e4, ]
# 1788c4e0 :: [e1b0c4e0, e1b0c4e4, 494299ed, e1b0c4ec, ]
# 1788c4f0 :: [e1b0c4f0, e1b0c4f4, ]
# 27f383c0 :: [e1b083c0, e1b083c4, e1b083c8, f9a1e60c, ]
# 27f383d0 :: [e1b083d0, e1b083d4, ]
# 293fa2c0 :: [e1b0a2c0, e1b0a2c4, e1b0a2c8, 7dd5cdf6, ]
# 293fa2d0 :: [e1b0a2d0, e1b0a2d4, ]
# 395a4650 :: [e1b04650, e1b04654, 4b291d2e, e1b0465c, ]
# 395a4660 :: [e1b04660, e1b04664, ]
# 4e830c30 :: [e1b00c30, c237edd1, e1b00c38, e1b00c3c, ]
# 4e830c40 :: [e1b00c40, e1b00c44, ]
# 4ef75710 :: [e1b05710, e1b05714, 65bc1e0d, e1b0571c, ]
# 4ef75720 :: [e1b05720, e1b05724, ]
# 5bee0280 :: [e1b00280, e1b00284, 4093e483, e1b0028c, ]
# 5bee0290 :: [e1b00290, e1b00294, ]
# 63cc76c0 :: [e1b076c0, e1b076c4, cec9e44e, e1b076cc, ]
# 63cc76d0 :: [e1b076d0, e1b076d4, ]
# 6947e810 :: [97353fc8, e1b0e814, e1b0e818, e1b0e81c, ]
# 6947e820 :: [e1b0e820, e1b0e824, ]
# 707596f0 :: [e1b096f0, e1b096f4, 4ce7e545, e1b096fc, ]
# 70759700 :: [e1b09700, e1b09704, ]
# 729e3420 :: [e1b03420, e1b03424, e1b03428, 0801e203, ]
# 729e3430 :: [e1b03430, e1b03434, ]
# 759436f0 :: [e1b036f0, e1b036f4, e1b036f8, 884d0f7f, ]
# 75943700 :: [e1b03700, e1b03704, ]
# 
# UVM_INFO end2end/end2end.svh(105) @ 3253000: uvm_test_top.ENV.E2E [E2E] Success: Cache Miss -> Active Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3253000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3313000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3453000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3473000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3493000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3513000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3533000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3553000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_ERROR end2end/end2end.svh(171) @ 3573000: uvm_test_top.ENV.E2E [E2E] memory word requests do not match block size: requested 7, not evenly divisible by: 4
# UVM_ERROR end2end/end2end.svh(185) @ 3573000: uvm_test_top.ENV.E2E [E2E] Invalid word addresses when fetching block from memory: 176a7d68
# UVM_INFO end2end/end2end.svh(186) @ 3573000: uvm_test_top.ENV.E2E [E2E] cache:
# 02a3a200 :: [859c0ed0, e1b0a204, e1b0a208, e1b0a20c, ]
# 02a3a210 :: [e1b0a210, e1b0a214, ]
# 052d2690 :: [e1b02690, e1b02694, e1b02698, ]
# 052d26a0 :: [e1b026a0, e1b026a4, ]
# 145e70d0 :: [acde3042, e1b070d4, e1b070d8, e1b070dc, ]
# 145e70e0 :: [e1b070e0, e1b070e4, ]
# 176a7d60 :: [e1b07d60, e1b07d64, e1b07d68, ]
# 1788c4e0 :: [e1b0c4e0, e1b0c4e4, 494299ed, e1b0c4ec, ]
# 1788c4f0 :: [e1b0c4f0, e1b0c4f4, ]
# 27f383c0 :: [e1b083c0, e1b083c4, e1b083c8, f9a1e60c, ]
# 27f383d0 :: [e1b083d0, e1b083d4, ]
# 293fa2c0 :: [e1b0a2c0, e1b0a2c4, e1b0a2c8, 7dd5cdf6, ]
# 293fa2d0 :: [e1b0a2d0, e1b0a2d4, ]
# 395a4650 :: [e1b04650, e1b04654, 4b291d2e, e1b0465c, ]
# 395a4660 :: [e1b04660, e1b04664, ]
# 4e830c30 :: [e1b00c30, c237edd1, e1b00c38, e1b00c3c, ]
# 4e830c40 :: [e1b00c40, e1b00c44, ]
# 4ef75710 :: [e1b05710, e1b05714, 65bc1e0d, e1b0571c, ]
# 4ef75720 :: [e1b05720, e1b05724, ]
# 5bee0280 :: [e1b00280, e1b00284, 4093e483, e1b0028c, ]
# 5bee0290 :: [e1b00290, e1b00294, ]
# 63cc76c0 :: [e1b076c0, e1b076c4, cec9e44e, e1b076cc, ]
# 63cc76d0 :: [e1b076d0, e1b076d4, ]
# 6947e810 :: [97353fc8, e1b0e814, e1b0e818, e1b0e81c, ]
# 6947e820 :: [e1b0e820, e1b0e824, ]
# 707596f0 :: [e1b096f0, e1b096f4, 4ce7e545, e1b096fc, ]
# 70759700 :: [e1b09700, e1b09704, ]
# 729e3420 :: [e1b03420, e1b03424, e1b03428, 0801e203, ]
# 729e3430 :: [e1b03430, e1b03434, ]
# 759436f0 :: [e1b036f0, e1b036f4, e1b036f8, 884d0f7f, ]
# 75943700 :: [e1b03700, e1b03704, ]
# 
# UVM_INFO end2end/end2end.svh(105) @ 3573000: uvm_test_top.ENV.E2E [E2E] Success: Cache Miss -> Active Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3573000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3633000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3653000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3673000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3693000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3713000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3733000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3753000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_ERROR end2end/end2end.svh(171) @ 3773000: uvm_test_top.ENV.E2E [E2E] memory word requests do not match block size: requested 7, not evenly divisible by: 4
# UVM_ERROR models/cache_model.svh(92) @ 3773000: reporter [E2E_CACHE] Attempted to insert item from cache that already exists:
# cache[176a7d68]=e1b07d68
# UVM_ERROR end2end/end2end.svh(185) @ 3773000: uvm_test_top.ENV.E2E [E2E] Invalid word addresses when fetching block from memory: 0f7c7df8
# UVM_INFO end2end/end2end.svh(186) @ 3773000: uvm_test_top.ENV.E2E [E2E] cache:
# 02a3a200 :: [859c0ed0, e1b0a204, e1b0a208, e1b0a20c, ]
# 02a3a210 :: [e1b0a210, e1b0a214, ]
# 052d2690 :: [e1b02690, e1b02694, e1b02698, ]
# 052d26a0 :: [e1b026a0, e1b026a4, ]
# 0f7c7df0 :: [e1b07df0, e1b07df4, e1b07df8, ]
# 145e70d0 :: [acde3042, e1b070d4, e1b070d8, e1b070dc, ]
# 145e70e0 :: [e1b070e0, e1b070e4, ]
# 176a7d60 :: [e1b07d60, e1b07d64, 91573e0a, e1b07d6c, ]
# 176a7d70 :: [e1b07d70, e1b07d74, ]
# 1788c4e0 :: [e1b0c4e0, e1b0c4e4, 494299ed, e1b0c4ec, ]
# 1788c4f0 :: [e1b0c4f0, e1b0c4f4, ]
# 27f383c0 :: [e1b083c0, e1b083c4, e1b083c8, f9a1e60c, ]
# 27f383d0 :: [e1b083d0, e1b083d4, ]
# 293fa2c0 :: [e1b0a2c0, e1b0a2c4, e1b0a2c8, 7dd5cdf6, ]
# 293fa2d0 :: [e1b0a2d0, e1b0a2d4, ]
# 395a4650 :: [e1b04650, e1b04654, 4b291d2e, e1b0465c, ]
# 395a4660 :: [e1b04660, e1b04664, ]
# 4e830c30 :: [e1b00c30, c237edd1, e1b00c38, e1b00c3c, ]
# 4e830c40 :: [e1b00c40, e1b00c44, ]
# 4ef75710 :: [e1b05710, e1b05714, 65bc1e0d, e1b0571c, ]
# 4ef75720 :: [e1b05720, e1b05724, ]
# 5bee0280 :: [e1b00280, e1b00284, 4093e483, e1b0028c, ]
# 5bee0290 :: [e1b00290, e1b00294, ]
# 63cc76c0 :: [e1b076c0, e1b076c4, cec9e44e, e1b076cc, ]
# 63cc76d0 :: [e1b076d0, e1b076d4, ]
# 6947e810 :: [97353fc8, e1b0e814, e1b0e818, e1b0e81c, ]
# 6947e820 :: [e1b0e820, e1b0e824, ]
# 707596f0 :: [e1b096f0, e1b096f4, 4ce7e545, e1b096fc, ]
# 70759700 :: [e1b09700, e1b09704, ]
# 729e3420 :: [e1b03420, e1b03424, e1b03428, 0801e203, ]
# 729e3430 :: [e1b03430, e1b03434, ]
# 759436f0 :: [e1b036f0, e1b036f4, e1b036f8, 884d0f7f, ]
# 75943700 :: [e1b03700, e1b03704, ]
# 
# UVM_INFO end2end/end2end.svh(105) @ 3773000: uvm_test_top.ENV.E2E [E2E] Success: Cache Miss -> Active Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3773000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3833000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3853000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3873000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3893000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3913000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3933000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3953000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_ERROR end2end/end2end.svh(171) @ 3973000: uvm_test_top.ENV.E2E [E2E] memory word requests do not match block size: requested 7, not evenly divisible by: 4
# UVM_ERROR models/cache_model.svh(92) @ 3973000: reporter [E2E_CACHE] Attempted to insert item from cache that already exists:
# cache[0f7c7df8]=e1b07df8
# UVM_ERROR end2end/end2end.svh(185) @ 3973000: uvm_test_top.ENV.E2E [E2E] Invalid word addresses when fetching block from memory: 6ed309b8
# UVM_INFO end2end/end2end.svh(186) @ 3973000: uvm_test_top.ENV.E2E [E2E] cache:
# 02a3a200 :: [859c0ed0, e1b0a204, e1b0a208, e1b0a20c, ]
# 02a3a210 :: [e1b0a210, e1b0a214, ]
# 052d2690 :: [e1b02690, e1b02694, e1b02698, ]
# 052d26a0 :: [e1b026a0, e1b026a4, ]
# 0f7c7df0 :: [e1b07df0, e1b07df4, f5b0b24c, e1b07dfc, ]
# 0f7c7e00 :: [e1b07e00, e1b07e04, ]
# 145e70d0 :: [acde3042, e1b070d4, e1b070d8, e1b070dc, ]
# 145e70e0 :: [e1b070e0, e1b070e4, ]
# 176a7d60 :: [e1b07d60, e1b07d64, 91573e0a, e1b07d6c, ]
# 176a7d70 :: [e1b07d70, e1b07d74, ]
# 1788c4e0 :: [e1b0c4e0, e1b0c4e4, 494299ed, e1b0c4ec, ]
# 1788c4f0 :: [e1b0c4f0, e1b0c4f4, ]
# 27f383c0 :: [e1b083c0, e1b083c4, e1b083c8, f9a1e60c, ]
# 27f383d0 :: [e1b083d0, e1b083d4, ]
# 293fa2c0 :: [e1b0a2c0, e1b0a2c4, e1b0a2c8, 7dd5cdf6, ]
# 293fa2d0 :: [e1b0a2d0, e1b0a2d4, ]
# 395a4650 :: [e1b04650, e1b04654, 4b291d2e, e1b0465c, ]
# 395a4660 :: [e1b04660, e1b04664, ]
# 4e830c30 :: [e1b00c30, c237edd1, e1b00c38, e1b00c3c, ]
# 4e830c40 :: [e1b00c40, e1b00c44, ]
# 4ef75710 :: [e1b05710, e1b05714, 65bc1e0d, e1b0571c, ]
# 4ef75720 :: [e1b05720, e1b05724, ]
# 5bee0280 :: [e1b00280, e1b00284, 4093e483, e1b0028c, ]
# 5bee0290 :: [e1b00290, e1b00294, ]
# 63cc76c0 :: [e1b076c0, e1b076c4, cec9e44e, e1b076cc, ]
# 63cc76d0 :: [e1b076d0, e1b076d4, ]
# 6947e810 :: [97353fc8, e1b0e814, e1b0e818, e1b0e81c, ]
# 6947e820 :: [e1b0e820, e1b0e824, ]
# 6ed309b0 :: [e1b009b0, e1b009b4, e1b009b8, ]
# 707596f0 :: [e1b096f0, e1b096f4, 4ce7e545, e1b096fc, ]
# 70759700 :: [e1b09700, e1b09704, ]
# 729e3420 :: [e1b03420, e1b03424, e1b03428, 0801e203, ]
# 729e3430 :: [e1b03430, e1b03434, ]
# 759436f0 :: [e1b036f0, e1b036f4, e1b036f8, 884d0f7f, ]
# 75943700 :: [e1b03700, e1b03704, ]
# 
# UVM_INFO end2end/end2end.svh(105) @ 3973000: uvm_test_top.ENV.E2E [E2E] Success: Cache Miss -> Active Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 3973000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4033000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4053000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4073000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4093000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4113000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4133000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4153000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_ERROR end2end/end2end.svh(171) @ 4173000: uvm_test_top.ENV.E2E [E2E] memory word requests do not match block size: requested 7, not evenly divisible by: 4
# UVM_ERROR models/cache_model.svh(92) @ 4173000: reporter [E2E_CACHE] Attempted to insert item from cache that already exists:
# cache[6ed309bc]=e1b009bc
# UVM_ERROR end2end/end2end.svh(185) @ 4173000: uvm_test_top.ENV.E2E [E2E] Invalid word addresses when fetching block from memory: 4b2f8f68
# UVM_INFO end2end/end2end.svh(186) @ 4173000: uvm_test_top.ENV.E2E [E2E] cache:
# 02a3a200 :: [859c0ed0, e1b0a204, e1b0a208, e1b0a20c, ]
# 02a3a210 :: [e1b0a210, e1b0a214, ]
# 052d2690 :: [e1b02690, e1b02694, e1b02698, ]
# 052d26a0 :: [e1b026a0, e1b026a4, ]
# 0f7c7df0 :: [e1b07df0, e1b07df4, f5b0b24c, e1b07dfc, ]
# 0f7c7e00 :: [e1b07e00, e1b07e04, ]
# 145e70d0 :: [acde3042, e1b070d4, e1b070d8, e1b070dc, ]
# 145e70e0 :: [e1b070e0, e1b070e4, ]
# 176a7d60 :: [e1b07d60, e1b07d64, 91573e0a, e1b07d6c, ]
# 176a7d70 :: [e1b07d70, e1b07d74, ]
# 1788c4e0 :: [e1b0c4e0, e1b0c4e4, 494299ed, e1b0c4ec, ]
# 1788c4f0 :: [e1b0c4f0, e1b0c4f4, ]
# 27f383c0 :: [e1b083c0, e1b083c4, e1b083c8, f9a1e60c, ]
# 27f383d0 :: [e1b083d0, e1b083d4, ]
# 293fa2c0 :: [e1b0a2c0, e1b0a2c4, e1b0a2c8, 7dd5cdf6, ]
# 293fa2d0 :: [e1b0a2d0, e1b0a2d4, ]
# 395a4650 :: [e1b04650, e1b04654, 4b291d2e, e1b0465c, ]
# 395a4660 :: [e1b04660, e1b04664, ]
# 4b2f8f60 :: [e1b08f60, e1b08f64, e1b08f68, ]
# 4e830c30 :: [e1b00c30, c237edd1, e1b00c38, e1b00c3c, ]
# 4e830c40 :: [e1b00c40, e1b00c44, ]
# 4ef75710 :: [e1b05710, e1b05714, 65bc1e0d, e1b0571c, ]
# 4ef75720 :: [e1b05720, e1b05724, ]
# 5bee0280 :: [e1b00280, e1b00284, 4093e483, e1b0028c, ]
# 5bee0290 :: [e1b00290, e1b00294, ]
# 63cc76c0 :: [e1b076c0, e1b076c4, cec9e44e, e1b076cc, ]
# 63cc76d0 :: [e1b076d0, e1b076d4, ]
# 6947e810 :: [97353fc8, e1b0e814, e1b0e818, e1b0e81c, ]
# 6947e820 :: [e1b0e820, e1b0e824, ]
# 6ed309b0 :: [e1b009b0, e1b009b4, e1b009b8, c60038a3, ]
# 6ed309c0 :: [e1b009c0, e1b009c4, ]
# 707596f0 :: [e1b096f0, e1b096f4, 4ce7e545, e1b096fc, ]
# 70759700 :: [e1b09700, e1b09704, ]
# 729e3420 :: [e1b03420, e1b03424, e1b03428, 0801e203, ]
# 729e3430 :: [e1b03430, e1b03434, ]
# 759436f0 :: [e1b036f0, e1b036f4, e1b036f8, 884d0f7f, ]
# 75943700 :: [e1b03700, e1b03704, ]
# 
# UVM_INFO end2end/end2end.svh(105) @ 4173000: uvm_test_top.ENV.E2E [E2E] Success: Cache Miss -> Active Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4173000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4233000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4253000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4273000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4293000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4313000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4333000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4353000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_ERROR end2end/end2end.svh(171) @ 4373000: uvm_test_top.ENV.E2E [E2E] memory word requests do not match block size: requested 7, not evenly divisible by: 4
# UVM_ERROR models/cache_model.svh(92) @ 4373000: reporter [E2E_CACHE] Attempted to insert item from cache that already exists:
# cache[4b2f8f64]=e1b08f64
# UVM_ERROR end2end/end2end.svh(185) @ 4373000: uvm_test_top.ENV.E2E [E2E] Invalid word addresses when fetching block from memory: 2ed4bce8
# UVM_INFO end2end/end2end.svh(186) @ 4373000: uvm_test_top.ENV.E2E [E2E] cache:
# 02a3a200 :: [859c0ed0, e1b0a204, e1b0a208, e1b0a20c, ]
# 02a3a210 :: [e1b0a210, e1b0a214, ]
# 052d2690 :: [e1b02690, e1b02694, e1b02698, ]
# 052d26a0 :: [e1b026a0, e1b026a4, ]
# 0f7c7df0 :: [e1b07df0, e1b07df4, f5b0b24c, e1b07dfc, ]
# 0f7c7e00 :: [e1b07e00, e1b07e04, ]
# 145e70d0 :: [acde3042, e1b070d4, e1b070d8, e1b070dc, ]
# 145e70e0 :: [e1b070e0, e1b070e4, ]
# 176a7d60 :: [e1b07d60, e1b07d64, 91573e0a, e1b07d6c, ]
# 176a7d70 :: [e1b07d70, e1b07d74, ]
# 1788c4e0 :: [e1b0c4e0, e1b0c4e4, 494299ed, e1b0c4ec, ]
# 1788c4f0 :: [e1b0c4f0, e1b0c4f4, ]
# 27f383c0 :: [e1b083c0, e1b083c4, e1b083c8, f9a1e60c, ]
# 27f383d0 :: [e1b083d0, e1b083d4, ]
# 293fa2c0 :: [e1b0a2c0, e1b0a2c4, e1b0a2c8, 7dd5cdf6, ]
# 293fa2d0 :: [e1b0a2d0, e1b0a2d4, ]
# 2ed4bce0 :: [e1b0bce0, e1b0bce4, e1b0bce8, ]
# 395a4650 :: [e1b04650, e1b04654, 4b291d2e, e1b0465c, ]
# 395a4660 :: [e1b04660, e1b04664, ]
# 4b2f8f60 :: [e1b08f60, 6d4a34ca, e1b08f68, e1b08f6c, ]
# 4b2f8f70 :: [e1b08f70, e1b08f74, ]
# 4e830c30 :: [e1b00c30, c237edd1, e1b00c38, e1b00c3c, ]
# 4e830c40 :: [e1b00c40, e1b00c44, ]
# 4ef75710 :: [e1b05710, e1b05714, 65bc1e0d, e1b0571c, ]
# 4ef75720 :: [e1b05720, e1b05724, ]
# 5bee0280 :: [e1b00280, e1b00284, 4093e483, e1b0028c, ]
# 5bee0290 :: [e1b00290, e1b00294, ]
# 63cc76c0 :: [e1b076c0, e1b076c4, cec9e44e, e1b076cc, ]
# 63cc76d0 :: [e1b076d0, e1b076d4, ]
# 6947e810 :: [97353fc8, e1b0e814, e1b0e818, e1b0e81c, ]
# 6947e820 :: [e1b0e820, e1b0e824, ]
# 6ed309b0 :: [e1b009b0, e1b009b4, e1b009b8, c60038a3, ]
# 6ed309c0 :: [e1b009c0, e1b009c4, ]
# 707596f0 :: [e1b096f0, e1b096f4, 4ce7e545, e1b096fc, ]
# 70759700 :: [e1b09700, e1b09704, ]
# 729e3420 :: [e1b03420, e1b03424, e1b03428, 0801e203, ]
# 729e3430 :: [e1b03430, e1b03434, ]
# 759436f0 :: [e1b036f0, e1b036f4, e1b036f8, 884d0f7f, ]
# 75943700 :: [e1b03700, e1b03704, ]
# 
# UVM_INFO end2end/end2end.svh(105) @ 4373000: uvm_test_top.ENV.E2E [E2E] Success: Cache Miss -> Active Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4373000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO end2end/end2end.svh(86) @ 4413000: uvm_test_top.ENV.E2E [E2E] Success: Cache Hit -> Quiet Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4413000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO end2end/end2end.svh(86) @ 4453000: uvm_test_top.ENV.E2E [E2E] Success: Cache Hit -> Quiet Mem Bus
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(351) @ 4453000: reporter [MISCMP] Miscompare for pred_tx.data: lhs = 'he1b00283 : rhs = 'h4093e483
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(382) @ 4453000: reporter [MISCMP] 1 Miscompare(s) for object tx@3729 vs. pred_tx@3737
# UVM_ERROR generic_bus_agent_comps/bus_scoreboard.svh(74) @ 4453000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Error: Data Mismatch
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(75) @ 4453000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] 
# Expected:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# pred_tx    cpu_transaction  -     @3737     
#   rw       integral         1     'h0       
#   addr     integral         32    'h5bee0288
#   data     integral         32    'he1b00283
#   byte_en  integral         4     'h3       
# --------------------------------------------
# 
# Received:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# tx         cpu_transaction  -     @3729     
#   rw       integral         1     'h0       
#   addr     integral         32    'h5bee0288
#   data     integral         32    'h4093e483
#   byte_en  integral         4     'h3       
# --------------------------------------------
# 
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4513000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4653000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4673000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4693000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4713000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4733000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4753000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Success: Data Match
# UVM_ERROR end2end/end2end.svh(171) @ 4773000: uvm_test_top.ENV.E2E [E2E] memory word requests do not match block size: requested 7, not evenly divisible by: 4
# UVM_ERROR end2end/end2end.svh(185) @ 4773000: uvm_test_top.ENV.E2E [E2E] Invalid word addresses when fetching block from memory: 3db63198
# UVM_INFO end2end/end2end.svh(186) @ 4773000: uvm_test_top.ENV.E2E [E2E] cache:
# 02a3a200 :: [859c0ed0, e1b0a204, e1b0a208, e1b0a20c, ]
# 02a3a210 :: [e1b0a210, e1b0a214, ]
# 052d2690 :: [e1b02690, e1b02694, e1b02698, ]
# 052d26a0 :: [e1b026a0, e1b026a4, ]
# 0f7c7df0 :: [e1b07df0, e1b07df4, f5b0b24c, e1b07dfc, ]
# 0f7c7e00 :: [e1b07e00, e1b07e04, ]
# 145e70d0 :: [acde3042, e1b070d4, e1b070d8, e1b070dc, ]
# 145e70e0 :: [e1b070e0, e1b070e4, ]
# 176a7d60 :: [e1b07d60, e1b07d64, 91573e0a, e1b07d6c, ]
# 176a7d70 :: [e1b07d70, e1b07d74, ]
# 1788c4e0 :: [e1b0c4e0, e1b0c4e4, 494299ed, e1b0c4ec, ]
# 1788c4f0 :: [e1b0c4f0, e1b0c4f4, ]
# 27f383c0 :: [e1b083c0, e1b083c4, e1b083c8, f9a1e60c, ]
# 27f383d0 :: [e1b083d0, e1b083d4, ]
# 293fa2c0 :: [e1b0a2c0, e1b0a2c4, e1b0a2c8, 7dd5cdf6, ]
# 293fa2d0 :: [e1b0a2d0, e1b0a2d4, ]
# 2ed4bce0 :: [e1b0bce0, e1b0bce4, e1b0bce8, 587dfc40, ]
# 2ed4bcf0 :: [e1b0bcf0, e1b0bcf4, ]
# 395a4650 :: [e1b04650, e1b04654, 4b291d2e, e1b0465c, ]
# 395a4660 :: [e1b04660, e1b04664, ]
# 3db63190 :: [e1b03190, e1b03194, e1b03198, ]
# 4b2f8f60 :: [e1b08f60, 6d4a34ca, e1b08f68, e1b08f6c, ]
# 4b2f8f70 :: [e1b08f70, e1b08f74, ]
# 4e830c30 :: [e1b00c30, c237edd1, e1b00c38, e1b00c3c, ]
# 4e830c40 :: [e1b00c40, e1b00c44, ]
# 4ef75710 :: [e1b05710, e1b05714, 65bc1e0d, e1b0571c, ]
# 4ef75720 :: [e1b05720, e1b05724, ]
# 5bee0280 :: [e1b00280, e1b00284, e1b0028c, ]
# 5bee0290 :: [e1b00290, e1b00294, ]
# 63cc76c0 :: [e1b076c0, e1b076c4, cec9e44e, e1b076cc, ]
# 63cc76d0 :: [e1b076d0, e1b076d4, ]
# 6947e810 :: [97353fc8, e1b0e814, e1b0e818, e1b0e81c, ]
# 6947e820 :: [e1b0e820, e1b0e824, ]
# 6ed309b0 :: [e1b009b0, e1b009b4, e1b009b8, c60038a3, ]
# 6ed309c0 :: [e1b009c0, e1b009c4, ]
# 707596f0 :: [e1b096f0, e1b096f4, 4ce7e545, e1b096fc, ]
# 70759700 :: [e1b09700, e1b09704, ]
# 729e3420 :: [e1b03420, e1b03424, e1b03428, 0801e203, ]
# 729e3430 :: [e1b03430, e1b03434, ]
# 759436f0 :: [e1b036f0, e1b036f4, e1b036f8, 884d0f7f, ]
# 75943700 :: [e1b03700, e1b03704, ]
# 
# UVM_INFO end2end/end2end.svh(105) @ 4773000: uvm_test_top.ENV.E2E [E2E] Success: Cache Miss -> Active Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4773000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO end2end/end2end.svh(86) @ 4813000: uvm_test_top.ENV.E2E [E2E] Success: Cache Hit -> Quiet Mem Bus
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(351) @ 4813000: reporter [MISCMP] Miscompare for pred_tx.data: lhs = 'he1b01d58 : rhs = 'h4b291d2e
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(382) @ 4813000: reporter [MISCMP] 1 Miscompare(s) for object tx@3879 vs. pred_tx@3887
# UVM_ERROR generic_bus_agent_comps/bus_scoreboard.svh(74) @ 4813000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Error: Data Mismatch
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(75) @ 4813000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] 
# Expected:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# pred_tx    cpu_transaction  -     @3887     
#   rw       integral         1     'h0       
#   addr     integral         32    'h395a4658
#   data     integral         32    'he1b01d58
#   byte_en  integral         4     'hc       
# --------------------------------------------
# 
# Received:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# tx         cpu_transaction  -     @3879     
#   rw       integral         1     'h0       
#   addr     integral         32    'h395a4658
#   data     integral         32    'h4b291d2e
#   byte_en  integral         4     'hc       
# --------------------------------------------
# 
# UVM_INFO end2end/end2end.svh(86) @ 4853000: uvm_test_top.ENV.E2E [E2E] Success: Cache Hit -> Quiet Mem Bus
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(351) @ 4853000: reporter [MISCMP] Miscompare for pred_tx.data: lhs = 'he1b0a2d0 : rhs = 'h859c0ed0
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(382) @ 4853000: reporter [MISCMP] 1 Miscompare(s) for object tx@3905 vs. pred_tx@3913
# UVM_ERROR generic_bus_agent_comps/bus_scoreboard.svh(74) @ 4853000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Error: Data Mismatch
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(75) @ 4853000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] 
# Expected:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# pred_tx    cpu_transaction  -     @3913     
#   rw       integral         1     'h0       
#   addr     integral         32    'h2a3a200 
#   data     integral         32    'he1b0a2d0
#   byte_en  integral         4     'h2       
# --------------------------------------------
# 
# Received:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# tx         cpu_transaction  -     @3905     
#   rw       integral         1     'h0       
#   addr     integral         32    'h2a3a200 
#   data     integral         32    'h859c0ed0
#   byte_en  integral         4     'h2       
# --------------------------------------------
# 
# UVM_INFO end2end/end2end.svh(86) @ 4893000: uvm_test_top.ENV.E2E [E2E] Success: Cache Hit -> Quiet Mem Bus
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(351) @ 4893000: reporter [MISCMP] Miscompare for pred_tx.data: lhs = 'hd8b03194 : rhs = 'hd823a60d
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(382) @ 4893000: reporter [MISCMP] 1 Miscompare(s) for object tx@3931 vs. pred_tx@3939
# UVM_ERROR generic_bus_agent_comps/bus_scoreboard.svh(74) @ 4893000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Error: Data Mismatch
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(75) @ 4893000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] 
# Expected:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# pred_tx    cpu_transaction  -     @3939     
#   rw       integral         1     'h0       
#   addr     integral         32    'h3db63194
#   data     integral         32    'hd8b03194
#   byte_en  integral         4     'h8       
# --------------------------------------------
# 
# Received:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# tx         cpu_transaction  -     @3931     
#   rw       integral         1     'h0       
#   addr     integral         32    'h3db63194
#   data     integral         32    'hd823a60d
#   byte_en  integral         4     'h8       
# --------------------------------------------
# 
# UVM_INFO end2end/end2end.svh(86) @ 4933000: uvm_test_top.ENV.E2E [E2E] Success: Cache Hit -> Quiet Mem Bus
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(70) @ 4933000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Success: Data Match
# UVM_INFO end2end/end2end.svh(86) @ 4973000: uvm_test_top.ENV.E2E [E2E] Success: Cache Hit -> Quiet Mem Bus
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(351) @ 4973000: reporter [MISCMP] Miscompare for pred_tx.data: lhs = 'he1b0ed34 : rhs = 'hc237edd1
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(382) @ 4973000: reporter [MISCMP] 1 Miscompare(s) for object tx@3977 vs. pred_tx@3985
# UVM_ERROR generic_bus_agent_comps/bus_scoreboard.svh(74) @ 4973000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Error: Data Mismatch
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(75) @ 4973000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] 
# Expected:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# pred_tx    cpu_transaction  -     @3985     
#   rw       integral         1     'h0       
#   addr     integral         32    'h4e830c34
#   data     integral         32    'he1b0ed34
#   byte_en  integral         4     'h2       
# --------------------------------------------
# 
# Received:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# tx         cpu_transaction  -     @3977     
#   rw       integral         1     'h0       
#   addr     integral         32    'h4e830c34
#   data     integral         32    'hc237edd1
#   byte_en  integral         4     'h2       
# --------------------------------------------
# 
# UVM_INFO end2end/end2end.svh(86) @ 5013000: uvm_test_top.ENV.E2E [E2E] Success: Cache Hit -> Quiet Mem Bus
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(351) @ 5013000: reporter [MISCMP] Miscompare for pred_tx.data: lhs = 'he14a8f64 : rhs = 'h6d4a34ca
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(382) @ 5013000: reporter [MISCMP] 1 Miscompare(s) for object tx@4003 vs. pred_tx@4011
# UVM_ERROR generic_bus_agent_comps/bus_scoreboard.svh(74) @ 5013000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Error: Data Mismatch
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(75) @ 5013000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] 
# Expected:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# pred_tx    cpu_transaction  -     @4011     
#   rw       integral         1     'h0       
#   addr     integral         32    'h4b2f8f64
#   data     integral         32    'he14a8f64
#   byte_en  integral         4     'h1       
# --------------------------------------------
# 
# Received:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# tx         cpu_transaction  -     @4003     
#   rw       integral         1     'h0       
#   addr     integral         32    'h4b2f8f64
#   data     integral         32    'h6d4a34ca
#   byte_en  integral         4     'h1       
# --------------------------------------------
# 
# UVM_INFO end2end/end2end.svh(86) @ 5053000: uvm_test_top.ENV.E2E [E2E] Success: Cache Hit -> Quiet Mem Bus
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(351) @ 5053000: reporter [MISCMP] Miscompare for pred_tx.data: lhs = 'he1b03e0a : rhs = 'h91573e0a
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(382) @ 5053000: reporter [MISCMP] 1 Miscompare(s) for object tx@4029 vs. pred_tx@4037
# UVM_ERROR generic_bus_agent_comps/bus_scoreboard.svh(74) @ 5053000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Error: Data Mismatch
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(75) @ 5053000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] 
# Expected:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# pred_tx    cpu_transaction  -     @4037     
#   rw       integral         1     'h0       
#   addr     integral         32    'h176a7d68
#   data     integral         32    'he1b03e0a
#   byte_en  integral         4     'h2       
# --------------------------------------------
# 
# Received:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# tx         cpu_transaction  -     @4029     
#   rw       integral         1     'h0       
#   addr     integral         32    'h176a7d68
#   data     integral         32    'h91573e0a
#   byte_en  integral         4     'h2       
# --------------------------------------------
# 
# UVM_INFO end2end/end2end.svh(86) @ 5093000: uvm_test_top.ENV.E2E [E2E] Success: Cache Hit -> Quiet Mem Bus
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(351) @ 5093000: reporter [MISCMP] Miscompare for pred_tx.data: lhs = 'he1b009a3 : rhs = 'hc60038a3
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(382) @ 5093000: reporter [MISCMP] 1 Miscompare(s) for object tx@4055 vs. pred_tx@4063
# UVM_ERROR generic_bus_agent_comps/bus_scoreboard.svh(74) @ 5093000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Error: Data Mismatch
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(75) @ 5093000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] 
# Expected:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# pred_tx    cpu_transaction  -     @4063     
#   rw       integral         1     'h0       
#   addr     integral         32    'h6ed309bc
#   data     integral         32    'he1b009a3
#   byte_en  integral         4     'h3       
# --------------------------------------------
# 
# Received:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# tx         cpu_transaction  -     @4055     
#   rw       integral         1     'h0       
#   addr     integral         32    'h6ed309bc
#   data     integral         32    'hc60038a3
#   byte_en  integral         4     'h3       
# --------------------------------------------
# 
# UVM_INFO end2end/end2end.svh(86) @ 5133000: uvm_test_top.ENV.E2E [E2E] Success: Cache Hit -> Quiet Mem Bus
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(351) @ 5133000: reporter [MISCMP] Miscompare for pred_tx.data: lhs = 'he1b0cdf6 : rhs = 'h7dd5cdf6
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(382) @ 5133000: reporter [MISCMP] 1 Miscompare(s) for object tx@4081 vs. pred_tx@4089
# UVM_ERROR generic_bus_agent_comps/bus_scoreboard.svh(74) @ 5133000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Error: Data Mismatch
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(75) @ 5133000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] 
# Expected:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# pred_tx    cpu_transaction  -     @4089     
#   rw       integral         1     'h0       
#   addr     integral         32    'h293fa2cc
#   data     integral         32    'he1b0cdf6
#   byte_en  integral         4     'hc       
# --------------------------------------------
# 
# Received:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# tx         cpu_transaction  -     @4081     
#   rw       integral         1     'h0       
#   addr     integral         32    'h293fa2cc
#   data     integral         32    'h7dd5cdf6
#   byte_en  integral         4     'hc       
# --------------------------------------------
# 
# UVM_ERROR end2end/end2end.svh(90) @ 5173000: uvm_test_top.ENV.E2E [E2E] Error: Cache Miss -> Quiet Mem Bus
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(351) @ 5173000: reporter [MISCMP] Miscompare for pred_tx.data: lhs = 'he1b02615 : rhs = 'hca6aa15
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(382) @ 5173000: reporter [MISCMP] 1 Miscompare(s) for object tx@4107 vs. pred_tx@4115
# UVM_ERROR generic_bus_agent_comps/bus_scoreboard.svh(74) @ 5173000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Error: Data Mismatch
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(75) @ 5173000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] 
# Expected:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# pred_tx    cpu_transaction  -     @4115     
#   rw       integral         1     'h0       
#   addr     integral         32    'h52d269c 
#   data     integral         32    'he1b02615
#   byte_en  integral         4     'h4       
# --------------------------------------------
# 
# Received:
# -------------------------------------------
# Name       Type             Size  Value    
# -------------------------------------------
# tx         cpu_transaction  -     @4107    
#   rw       integral         1     'h0      
#   addr     integral         32    'h52d269c
#   data     integral         32    'hca6aa15
#   byte_en  integral         4     'h4      
# -------------------------------------------
# 
# UVM_INFO end2end/end2end.svh(86) @ 5213000: uvm_test_top.ENV.E2E [E2E] Success: Cache Hit -> Quiet Mem Bus
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(351) @ 5213000: reporter [MISCMP] Miscompare for pred_tx.data: lhs = 'he1b0c4ed : rhs = 'h494299ed
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(382) @ 5213000: reporter [MISCMP] 1 Miscompare(s) for object tx@4133 vs. pred_tx@4141
# UVM_ERROR generic_bus_agent_comps/bus_scoreboard.svh(74) @ 5213000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Error: Data Mismatch
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(75) @ 5213000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] 
# Expected:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# pred_tx    cpu_transaction  -     @4141     
#   rw       integral         1     'h0       
#   addr     integral         32    'h1788c4e8
#   data     integral         32    'he1b0c4ed
#   byte_en  integral         4     'h2       
# --------------------------------------------
# 
# Received:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# tx         cpu_transaction  -     @4133     
#   rw       integral         1     'h0       
#   addr     integral         32    'h1788c4e8
#   data     integral         32    'h494299ed
#   byte_en  integral         4     'h2       
# --------------------------------------------
# 
# UVM_INFO end2end/end2end.svh(86) @ 5253000: uvm_test_top.ENV.E2E [E2E] Success: Cache Hit -> Quiet Mem Bus
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(351) @ 5253000: reporter [MISCMP] Miscompare for pred_tx.data: lhs = 'he1b0fc40 : rhs = 'h587dfc40
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(382) @ 5253000: reporter [MISCMP] 1 Miscompare(s) for object tx@4159 vs. pred_tx@4167
# UVM_ERROR generic_bus_agent_comps/bus_scoreboard.svh(74) @ 5253000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Error: Data Mismatch
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(75) @ 5253000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] 
# Expected:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# pred_tx    cpu_transaction  -     @4167     
#   rw       integral         1     'h0       
#   addr     integral         32    'h2ed4bcec
#   data     integral         32    'he1b0fc40
#   byte_en  integral         4     'h1       
# --------------------------------------------
# 
# Received:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# tx         cpu_transaction  -     @4159     
#   rw       integral         1     'h0       
#   addr     integral         32    'h2ed4bcec
#   data     integral         32    'h587dfc40
#   byte_en  integral         4     'h1       
# --------------------------------------------
# 
# UVM_INFO end2end/end2end.svh(86) @ 5293000: uvm_test_top.ENV.E2E [E2E] Success: Cache Hit -> Quiet Mem Bus
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(351) @ 5293000: reporter [MISCMP] Miscompare for pred_tx.data: lhs = 'he1b09645 : rhs = 'h4ce7e545
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_comparer.svh(382) @ 5293000: reporter [MISCMP] 1 Miscompare(s) for object tx@4185 vs. pred_tx@4193
# UVM_ERROR generic_bus_agent_comps/bus_scoreboard.svh(74) @ 5293000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Error: Data Mismatch
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(75) @ 5293000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] 
# Expected:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# pred_tx    cpu_transaction  -     @4193     
#   rw       integral         1     'h0       
#   addr     integral         32    'h707596f8
#   data     integral         32    'he1b09645
#   byte_en  integral         4     'h1       
# --------------------------------------------
# 
# Received:
# --------------------------------------------
# Name       Type             Size  Value     
# --------------------------------------------
# tx         cpu_transaction  -     @4185     
#   rw       integral         1     'h0       
#   addr     integral         32    'h707596f8
#   data     integral         32    'h4ce7e545
#   byte_en  integral         4     'h1       
# --------------------------------------------
# 
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_objection.svh(1271) @ 5315000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO end2end/end2end.svh(151) @ 5315000: uvm_test_top.ENV.E2E [E2E] Successes:    39
# UVM_INFO end2end/end2end.svh(152) @ 5315000: uvm_test_top.ENV.E2E [E2E] Errors: 43
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(83) @ 5315000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Matches:    24
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(84) @ 5315000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] Mismatches: 16
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(85) @ 5315000: uvm_test_top.ENV.MEM_ARB_SCORE [MEM_ARB_SCORE] TXN_Total: 40
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(83) @ 5315000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Matches:    147
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(84) @ 5315000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] Mismatches: 0
# UVM_INFO generic_bus_agent_comps/bus_scoreboard.svh(85) @ 5315000: uvm_test_top.ENV.MEM_SCORE [MEM_SCORE] TXN_Total: 147
# UVM_INFO verilog_src/uvm-1.2/src/base/uvm_report_server.svh(847) @ 5315000: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  296
# UVM_WARNING :    0
# UVM_ERROR :   78
# UVM_FATAL :    0
# ** Report counts by id
# [E2E]   105
# [E2E_CACHE]    19
# [ENV_CONFIG]     1
# [MEM_ARB_SCORE]    59
# [MEM_SCORE]   150
# [MISCMP]    32
# [NOMINAL_SEQ]     1
# [RNTST]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVM_CMDLINE_PROC]     4
# 
# ** Note: $finish    : /package/eda/mg/questa10.6b/questasim/linux_x86_64/../verilog_src/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 5315 ns  Iteration: 68  Instance: /tb_caches_top
# Saving coverage database on exit...
# End time: 09:28:47 on Apr 18,2022, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
