   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"dma.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
  19              		.align	1
  20              		.p2align 4,,15
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	__NVIC_EnableIRQ:
  26              	.LFB108:
  27              		.file 1 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\cmsis\\core\\i
   1:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**************************************************************************//**
   2:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * @file     core_cm7.h
   3:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
   4:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * @version  V5.1.6
   5:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * @date     04. June 2021
   6:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  ******************************************************************************/
   7:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*
   8:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *
  10:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * SPDX-License-Identifier: Apache-2.0
  11:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *
  12:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * not use this file except in compliance with the License.
  14:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * You may obtain a copy of the License at
  15:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *
  16:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *
  18:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * Unless required by applicable law or agreed to in writing, software
  19:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * See the License for the specific language governing permissions and
  22:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * limitations under the License.
  23:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
  24:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  25:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if   defined ( __ICCARM__ )
  26:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined (__clang__)
  28:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #pragma clang system_header   /* treat file as system include file */
  29:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
  30:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  31:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifndef __CORE_CM7_H_GENERIC
  32:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CORE_CM7_H_GENERIC
  33:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  34:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #include <stdint.h>
  35:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  36:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef __cplusplus
  37:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  extern "C" {
  38:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
  39:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  40:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
  41:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  44:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****      Function definitions in header files are used to allow 'inlining'.
  46:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  47:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****      Unions are used for effective representation of core registers.
  49:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  50:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****      Function-like macros are used to allow more efficient code.
  52:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
  53:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  54:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  55:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*******************************************************************************
  56:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *                 CMSIS definitions
  57:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  ******************************************************************************/
  58:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
  59:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup Cortex_M7
  60:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
  61:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
  62:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  63:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #include "cmsis_version.h"
  64:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  65:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* CMSIS CM7 definitions */
  66:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CM7_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:1
  67:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CM7_CMSIS_VERSION_SUB   ( __CM_CMSIS_VERSION_SUB)                  /*!< \deprecated [15:0
  68:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
  69:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****                                     __CM7_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS
  70:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  71:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CORTEX_M                (7U)                                       /*!< Cortex-M Core */
  72:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  73:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  74:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __NVIC_PRIO_BITS        4    
  75:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  76:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef enum {
  77:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   NonMaskableInt_IRQn         = -14,
  78:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HardFault_IRQn              = -13,
  79:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   MemoryManagement_IRQn       = -12,
  80:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   BusFault_IRQn               = -11,
  81:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   UsageFault_IRQn             = -10,
  82:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SVCall_IRQn                 = -5,
  83:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DebugMonitor_IRQn           = -4,
  84:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   PendSV_IRQn                 = -2,
  85:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SysTick_IRQn                = -1,
  86:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /********* SR5E1 specific interrupt handler *************/
  87:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   WWDG_IRQn                    = 0,
  88:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   RTC_ALARM_IRQn               = 1,
  89:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   RTC_WKPU_IRQn                = 3,
  90:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   FLASH_IRQn                   = 4,
  91:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   RCC_IRQn                     = 5,
  92:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI0_IRQn                   = 6,
  93:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI1_IRQn                   = 7,
  94:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI2_IRQn                   = 8,
  95:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI3_IRQn                   = 9,
  96:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI4_IRQn                   = 10,
  97:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM0_IRQn            = 11,
  98:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM1_IRQn            = 12,
  99:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM2_IRQn            = 13,
 100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM3_IRQn            = 14,
 101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM4_IRQn            = 15,
 102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM5_IRQn            = 16,
 103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM6_IRQn            = 17,
 104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM7_IRQn            = 18,
 105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM15_IRQn                   = 19,
 106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM16_IRQn                   = 20,
 107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM1_BRK_IRQn                = 24,
 108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM1_UP_IRQn                 = 25,
 109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM1_TRG_COM_IRQn            = 26,
 110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM1_CC_IRQn                 = 27,
 111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM2_IRQn                    = 28,
 112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM3_IRQn                    = 29,
 113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM4_IRQn                    = 30,
 114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   I2C1_EV_IRQn                 = 31,
 115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   I2C1_ER_IRQn                 = 32,
 116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   I2C2_EV_IRQn                 = 33,
 117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   I2C2_ER_IRQn                 = 34,
 118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SPI1_IRQn                    = 35,
 119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SPI2_IRQn                    = 36,
 120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   UART1_IRQn                   = 37,
 121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   UART2_IRQn                   = 38,
 122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   UART3_IRQn                   = 39,
 123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI9_5_IRQn                 = 40,
 124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI15_10_IRQn               = 41,
 125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM8_BRK_IRQn                = 43,
 126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM8_UP_IRQn                 = 44,
 127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM8_TRG_COM_IRQn            = 45,
 128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM8_CC_IRQn                 = 46,
 129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM5_IRQn                    = 47,
 130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM6_IRQn                    = 48,
 131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM7_IRQn                    = 49,
 132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM_TS_IRQn                  = 50,
 133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SPI3_IRQn                    = 51,
 134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SPI4_IRQn                    = 52,
 135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM0_IRQn            = 56,
 136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM1_IRQn            = 57,
 137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM2_IRQn            = 58,
 138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM3_IRQn            = 59,
 139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM4_IRQn            = 60,
 140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM5_IRQn            = 61,
 141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM6_IRQn            = 62,
 142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM7_IRQn            = 63,
 143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMAMUX1_OVR_IRQn             = 64,
 144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_MASTER_INT_IRQn       = 67,
 145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIMA_INT_IRQn         = 68,
 146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIMB_INT_IRQn         = 69,
 147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIMC_INT_IRQn         = 70,
 148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIMD_INT_IRQn         = 71,
 149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIME_INT_IRQn         = 72,
 150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIM_FLT_INT_IRQn      = 73,
 151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIMF_INT_IRQn         = 74,
 152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   FPU_IRQn                     = 81,
 153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_1_INT0_IRQn            = 84,
 154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_1_INT1_IRQn            = 85,
 155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   MCAN_1_DMU_INT_IRQn          = 86,
 156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_2_INT0_IRQn            = 87,
 157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_2_INT1_IRQn            = 88,
 158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   MCAN_2_DMU_INT_IRQn          = 89,
 159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_3_INT0_IRQn            = 90,
 160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_3_INT1_IRQn            = 91,
 161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   MCAN_3_DMU_INT_IRQn          = 92,
 162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_4_INT0_IRQn            = 93,
 163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_4_INT1_IRQn            = 94,
 164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   MCAN_4_DMU_INT_IRQn          = 95,
 165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   CORDIC_IRQn                  = 96,
 166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HSEM_INT1_IRQn               = 98,
 167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HSEM_INT2_IRQn               = 99,
 168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_MASTER_INT_IRQn       = 104,
 169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIMA_INT_IRQn         = 105,
 170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIMB_INT_IRQn         = 106,
 171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIMC_INT_IRQn         = 107,
 172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIMD_INT_IRQn         = 108,
 173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIME_INT_IRQn         = 109,
 174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIM_FLT_INT_IRQn      = 110,
 175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIMF_INT_IRQn         = 111,
 176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   B_DAC1_IRQn                  = 120,
 177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DAC1_IRQn                    = 121,
 178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DAC2_IRQn                    = 122,
 179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DAC3_IRQn                    = 123,
 180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DAC4_IRQn                    = 124,
 181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   COMP_1_2_IRQn                = 129,
 182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   COMP_3_4_IRQn                = 130,
 183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   COMP_5_6_IRQn                = 131,
 184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   COMP_7_8_IRQn                = 132,
 185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   ADC1_IRQn                    = 137,
 186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   ADC2_IRQn                    = 138,
 187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   ADC3_IRQn                    = 139,
 188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   ADC4_IRQn                    = 140,
 189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   ADC5_IRQn                    = 141,
 190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SD_ADC1_IRQn                 = 145,
 191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SD_ADC2_IRQn                 = 146,
 192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   CORE2_SEV_IRQn               = 150,
 193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   CORE1_SEV_IRQn               = 151,
 194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   FCCU_INT_IRQn                = 154,
 195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   STCU_INT_IRQn                = 156, /* reserved? */
 196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   PMC_DIG_IRQn                 = 160,
 197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HSM2HST0_15_IRQn             = 164,
 198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HSM2HST16_31_IRQn            = 165,
 199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   JDC_IRQn                     = 168
 200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } IRQn_Type;
 201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __FPU_PRESENT 1
 204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /** __FPU_USED indicates whether an FPU is used or not.
 205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
 207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if defined ( __CC_ARM )
 208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined __TARGET_FPU_VFP
 209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined __ARM_FP
 221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined ( __GNUC__ )
 232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined ( __ICCARM__ )
 244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined __ARMVFP__
 245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined ( __TI_ARM__ )
 256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined __TI_VFP_SUPPORT__
 257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined ( __TASKING__ )
 268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined __FPU_VFP__
 269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined ( __CSMC__ )
 280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if ( __CSMC__ & 0x400U)
 281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
 292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef __cplusplus
 297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
 298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
 299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif /* __CORE_CM7_H_GENERIC */
 301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifndef __CMSIS_GENERIC
 303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifndef __CORE_CM7_H_DEPENDANT
 305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CORE_CM7_H_DEPENDANT
 306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef __cplusplus
 308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  extern "C" {
 309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
 310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* check device defines and use defaults */
 312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if defined __CHECK_DEVICE_DEFINES
 313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __CM7_REV
 314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __CM7_REV               0x0000U
 315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__CM7_REV not defined in device header file; using default!"
 316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __FPU_PRESENT
 319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_PRESENT             0U
 320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __MPU_PRESENT
 324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __MPU_PRESENT             0U
 325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __ICACHE_PRESENT
 329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __ICACHE_PRESENT          0U
 330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __DCACHE_PRESENT
 334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __DCACHE_PRESENT          0U
 335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __DTCM_PRESENT
 339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __DTCM_PRESENT            0U
 340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__DTCM_PRESENT        not defined in device header file; using default!"
 341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __VTOR_PRESENT
 344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __VTOR_PRESENT             1U
 345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __NVIC_PRIO_BITS
 349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __NVIC_PRIO_BITS          3U
 350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __Vendor_SysTickConfig
 354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __Vendor_SysTickConfig    0U
 355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
 358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* IO definitions (access restrictions to peripheral registers) */
 360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     <strong>IO Type Qualifiers</strong> are used
 364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     \li to specify the access to peripheral variables.
 365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     \li for automatic generation of peripheral register debug information.
 366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
 367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef __cplusplus
 368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #else
 370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
 372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* following defines should be used for structure members */
 376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group Cortex_M7 */
 381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*******************************************************************************
 385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *                 Register Abstraction
 386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   Core Register contain:
 387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core Register
 388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core NVIC Register
 389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core SCB Register
 390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core SysTick Register
 391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core Debug Register
 392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core MPU Register
 393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core FPU Register
 394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  ******************************************************************************/
 395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
 399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup    CMSIS_core_register
 402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief      Core Register type definitions.
 404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
 405:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 406:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 407:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 408:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef union
 411:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   struct
 413:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
 414:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 416:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 417:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 418:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 419:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 420:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 421:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 422:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 423:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 424:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } APSR_Type;
 425:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 426:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* APSR Register Definitions */
 427:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 428:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 429:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 430:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 431:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 432:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 433:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 434:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 435:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 436:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 437:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 438:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 439:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 440:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 441:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 442:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 443:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 444:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 445:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 446:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 447:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 448:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 449:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef union
 450:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 451:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   struct
 452:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
 453:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 454:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 455:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } IPSR_Type;
 458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 459:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* IPSR Register Definitions */
 460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 461:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 462:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 463:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 465:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 467:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef union
 468:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 469:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   struct
 470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
 471:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 472:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 473:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 474:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 475:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 476:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 477:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 478:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 479:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 480:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 481:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 482:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 485:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } xPSR_Type;
 486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 487:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* xPSR Register Definitions */
 488:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 490:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 491:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 492:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 493:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 494:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 495:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 496:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 497:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 498:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 499:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 500:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 501:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 502:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 503:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 504:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 505:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 506:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 507:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 508:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 509:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 510:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 511:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 512:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 513:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 514:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 515:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 516:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 517:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 518:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 519:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 520:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Union type to access the Control Registers (CONTROL).
 521:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 522:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef union
 523:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 524:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   struct
 525:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
 526:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 527:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 528:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 529:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 530:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 531:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 532:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } CONTROL_Type;
 533:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 534:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* CONTROL Register Definitions */
 535:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 536:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 537:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 538:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 539:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 540:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 541:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 542:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 543:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 544:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_CORE */
 545:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 546:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 547:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 548:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup    CMSIS_core_register
 549:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 550:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief      Type definitions for the NVIC Registers
 551:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
 552:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 553:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 554:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 555:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 556:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 557:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
 558:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 559:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 560:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[24U];
 561:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 562:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED1[24U];
 563:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 564:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED2[24U];
 565:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 566:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED3[24U];
 567:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 568:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED4[56U];
 569:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 570:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED5[644U];
 571:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 572:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }  NVIC_Type;
 573:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 574:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Software Triggered Interrupt Register Definitions */
 575:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 576:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 577:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 578:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_NVIC */
 579:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 580:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 581:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 582:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
 583:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 584:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the System Control Block Registers
 585:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
 586:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 587:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 588:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 589:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the System Control Block (SCB).
 590:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 591:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
 592:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 593:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 594:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 595:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 596:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 597:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 598:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 599:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 600:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 601:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 602:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 603:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 604:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 605:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 606:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 607:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 608:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 609:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 610:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ID_MFR[4U];             /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 611:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ID_ISAR[5U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 612:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[1U];
 613:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 614:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 615:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 616:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 617:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 618:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED3[93U];
 619:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 620:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED4[15U];
 621:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 622:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 623:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 624:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED5[1U];
 625:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 626:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED6[1U];
 627:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 628:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 629:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 630:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 631:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 632:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 633:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 634:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 635:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t BPIALL;                 /*!< Offset: 0x278 ( /W)  Branch Predictor Invalidate All 
 636:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED7[5U];
 637:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memo
 638:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Cont
 639:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
 640:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
 641:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
 642:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED8[1U];
 643:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Regis
 644:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } SCB_Type;
 645:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 646:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB CPUID Register Definitions */
 647:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 648:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 649:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 650:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 651:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 652:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 653:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 654:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 655:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 656:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 657:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 658:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 659:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 660:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 661:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 662:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Interrupt Control State Register Definitions */
 663:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 664:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 665:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 666:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 667:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 668:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 669:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 670:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 671:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 672:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 673:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 674:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 675:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 676:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 677:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 678:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 679:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 680:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 681:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 682:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 683:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 684:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 685:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 686:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 687:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 688:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 689:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 690:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 691:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 692:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 693:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Vector Table Offset Register Definitions */
 694:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 695:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 696:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 697:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 698:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 699:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 700:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 701:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 702:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 703:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 704:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 705:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 706:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 707:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 708:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 709:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 710:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 711:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 712:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 713:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 714:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 715:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 716:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 717:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 718:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 719:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB System Control Register Definitions */
 720:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 721:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 722:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 723:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 724:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 725:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 726:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 727:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 728:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 729:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Configuration Control Register Definitions */
 730:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_BP_Pos                      18U                                           /*!< SCB 
 731:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 732:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 733:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_IC_Pos                      17U                                           /*!< SCB 
 734:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 735:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 736:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_DC_Pos                      16U                                           /*!< SCB 
 737:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 738:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 739:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 740:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 741:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 742:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 743:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 744:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 745:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 746:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 747:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 748:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 749:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 750:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 751:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 752:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 753:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 754:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 755:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 756:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 757:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB System Handler Control and State Register Definitions */
 758:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 759:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 760:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 761:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 762:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 763:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 764:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 765:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 766:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 767:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 768:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 769:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 770:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 771:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 772:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 773:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 774:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 775:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 776:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 777:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 778:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 779:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 780:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 781:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 782:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 783:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 784:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 785:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 786:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 787:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 788:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 789:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 790:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 791:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 792:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 793:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 794:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 795:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 796:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 797:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 798:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 799:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 800:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Configurable Fault Status Register Definitions */
 801:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 802:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 803:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 804:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 805:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 806:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 807:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 808:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 809:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 810:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 811:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 812:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 813:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 814:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 815:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 816:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 817:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 818:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 819:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 820:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 821:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 822:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 823:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 824:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 825:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 826:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 827:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 828:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 829:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 830:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 831:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 832:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 833:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 834:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 835:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 836:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 837:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 838:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 839:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 840:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 841:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 842:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 843:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 844:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 845:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 846:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 847:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 848:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 849:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 850:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 851:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 852:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 853:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 854:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 855:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 856:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 857:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 858:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 859:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 860:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 861:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 862:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 863:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 864:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 865:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 866:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 867:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 868:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 869:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 870:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Hard Fault Status Register Definitions */
 871:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 872:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 873:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 874:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 875:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 876:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 877:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 878:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 879:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 880:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Debug Fault Status Register Definitions */
 881:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 882:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 883:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 884:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 885:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 886:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 887:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 888:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 889:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 890:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 891:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 892:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 893:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 894:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 895:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 896:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Cache Level ID Register Definitions */
 897:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 898:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 899:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 900:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 901:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 902:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 903:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Cache Type Register Definitions */
 904:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 905:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 906:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 907:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 908:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 909:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 910:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 911:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 912:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 913:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 914:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 915:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 916:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 917:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 918:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 919:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Cache Size ID Register Definitions */
 920:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 921:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 922:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 923:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 924:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 925:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 926:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 927:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 928:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 929:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 930:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 931:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 932:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 933:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 934:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 935:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 936:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 937:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 938:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 939:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 940:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 941:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Cache Size Selection Register Definitions */
 942:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 943:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 944:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 945:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 946:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 947:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 948:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Software Triggered Interrupt Register Definitions */
 949:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 950:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 951:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 952:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 953:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 954:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 955:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 956:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 957:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 958:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 959:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 960:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 961:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 962:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 963:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 964:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 965:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 966:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 967:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 968:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 969:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 970:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 971:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 972:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 973:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Instruction Tightly-Coupled Memory Control Register Definitions */
 974:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB 
 975:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB 
 976:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 977:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB 
 978:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB 
 979:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 980:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB 
 981:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB 
 982:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 983:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB 
 984:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB 
 985:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 986:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Data Tightly-Coupled Memory Control Register Definitions */
 987:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB 
 988:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB 
 989:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 990:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB 
 991:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB
 992:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 993:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB 
 994:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB 
 995:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 996:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB 
 997:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB 
 998:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 999:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* AHBP Control Register Definitions */
1000:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB 
1001:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB 
1002:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1003:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB 
1004:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB 
1005:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1006:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* L1 Cache Control Register Definitions */
1007:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB 
1008:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB 
1009:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1010:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_ECCEN_Pos                  1U                                            /*!< \dep
1011:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< \dep
1012:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1013:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_ECCDIS_Pos                 1U                                            /*!< SCB 
1014:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_ECCDIS_Msk                (1UL << SCB_CACR_ECCDIS_Pos)                   /*!< SCB 
1015:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1016:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB 
1017:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB 
1018:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1019:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* AHBS Control Register Definitions */
1020:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB 
1021:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBSCR_INITCOUNT_Pos)           /*!< SCB 
1022:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1023:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB 
1024:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBSCR_TPRI_Pos)               /*!< SCB 
1025:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1026:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB 
1027:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBSCR_CTL_Pos*/)                /*!< SCB 
1028:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1029:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Auxiliary Bus Fault Status Register Definitions */
1030:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB 
1031:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB 
1032:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1033:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB 
1034:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB 
1035:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1036:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB 
1037:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB 
1038:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1039:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB 
1040:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB 
1041:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1042:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB 
1043:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB 
1044:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1045:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB 
1046:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB 
1047:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1048:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_SCB */
1049:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1050:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1051:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1052:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1053:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
1054:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
1055:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1056:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1057:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1058:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1059:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
1060:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1061:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1062:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1063:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[1U];
1064:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
1065:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
1066:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } SCnSCB_Type;
1067:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1068:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Interrupt Controller Type Register Definitions */
1069:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
1070:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
1071:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1072:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Auxiliary Control Register Definitions */
1073:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISDYNADD_Pos         26U                                         /*!< ACTLR: 
1074:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISDYNADD_Msk         (1UL << SCnSCB_ACTLR_DISDYNADD_Pos)         /*!< ACTLR: 
1075:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1076:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISISSCH1_Pos         21U                                         /*!< ACTLR: 
1077:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISISSCH1_Msk         (0x1FUL << SCnSCB_ACTLR_DISISSCH1_Pos)      /*!< ACTLR: 
1078:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1079:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISDI_Pos             16U                                         /*!< ACTLR: 
1080:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISDI_Msk             (0x1FUL << SCnSCB_ACTLR_DISDI_Pos)          /*!< ACTLR: 
1081:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1082:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Pos     15U                                         /*!< ACTLR: 
1083:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Msk     (1UL << SCnSCB_ACTLR_DISCRITAXIRUR_Pos)     /*!< ACTLR: 
1084:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1085:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISBTACALLOC_Pos      14U                                         /*!< ACTLR: 
1086:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISBTACALLOC_Msk      (1UL << SCnSCB_ACTLR_DISBTACALLOC_Pos)      /*!< ACTLR: 
1087:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1088:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISBTACREAD_Pos       13U                                         /*!< ACTLR: 
1089:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISBTACREAD_Msk       (1UL << SCnSCB_ACTLR_DISBTACREAD_Pos)       /*!< ACTLR: 
1090:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1091:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12U                                         /*!< ACTLR: 
1092:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    /*!< ACTLR: 
1093:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1094:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Pos         11U                                         /*!< ACTLR: 
1095:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)         /*!< ACTLR: 
1096:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1097:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Pos         10U                                         /*!< ACTLR: 
1098:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)         /*!< ACTLR: 
1099:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
1101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
1102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
1104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
1105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_SCnotSCB */
1107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
1112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the System Timer Registers.
1113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the System Timer (SysTick).
1118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
1122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
1123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
1124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
1125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } SysTick_Type;
1126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SysTick Control / Status Register Definitions */
1128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
1129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
1130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
1132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
1133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
1135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
1136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
1138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
1139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SysTick Reload Register Definitions */
1141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
1142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
1143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SysTick Current Register Definitions */
1145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
1146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
1147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SysTick Calibration Register Definitions */
1149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
1150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
1151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
1153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
1154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
1156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
1157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_SysTick */
1159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  union
1174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
1175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[864U];
1180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED1[15U];
1182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED2[15U];
1184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED3[32U];
1186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED4[43U];
1187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED5[6U];
1190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } ITM_Type;
1203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* ITM Trace Privilege Register Definitions */
1205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
1207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* ITM Trace Control Register Definitions */
1209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
1213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
1214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
1219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
1220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* ITM Lock Status Register Definitions */
1237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@}*/ /* end of group CMSIS_ITM */
1247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
1271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[1U];
1273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
1275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED1[1U];
1277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
1279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED2[1U];
1281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
1283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED3[981U];
1285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 (  W)  Lock Access Register */
1286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } DWT_Type;
1288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Control Register Definitions */
1290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT CPI Count Register Definitions */
1345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Exception Overhead Count Register Definitions */
1349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Sleep Count Register Definitions */
1353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT LSU Count Register Definitions */
1357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Folded-instruction Count Register Definitions */
1361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Comparator Mask Register Definitions */
1365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Comparator Function Register Definitions */
1369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@}*/ /* end of group CMSIS_DWT */
1397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1405:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1406:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1407:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1408:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1411:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1413:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[2U];
1414:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED1[55U];
1416:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1417:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED2[131U];
1418:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1419:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1420:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1421:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED3[759U];
1422:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1423:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1424:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1425:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED4[1U];
1426:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1427:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1428:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1429:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED5[39U];
1430:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1431:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1432:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED7[8U];
1433:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1434:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1435:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } TPI_Type;
1436:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1437:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1438:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1439:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1440:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1441:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Selected Pin Protocol Register Definitions */
1442:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1443:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1444:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1445:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Formatter and Flush Status Register Definitions */
1446:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1447:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1448:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1449:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1450:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1451:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1452:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1453:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1454:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1455:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Formatter and Flush Control Register Definitions */
1459:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1461:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1462:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1463:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1465:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI TRIGGER Register Definitions */
1466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1467:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1468:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1469:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1471:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1472:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1473:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1474:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1475:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1476:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1477:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1478:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1479:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1480:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1481:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1482:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1485:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1487:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1488:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1490:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1491:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI ITATBCTR2 Register Definitions */
1492:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1493:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1494:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1495:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1496:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1497:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1498:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1499:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1500:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1501:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1502:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1503:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1504:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1505:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1506:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1507:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1508:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1509:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1510:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1511:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1512:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1513:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1514:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1515:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1516:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1517:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1518:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1519:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1520:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI ITATBCTR0 Register Definitions */
1521:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1522:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1523:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1524:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1525:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1526:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1527:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Integration Mode Control Register Definitions */
1528:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1529:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1530:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1531:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI DEVID Register Definitions */
1532:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1533:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1534:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1535:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1536:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1537:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1538:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1539:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1540:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1541:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1542:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1543:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1544:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1545:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1546:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1547:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1548:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1549:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1550:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI DEVTYPE Register Definitions */
1551:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1552:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1553:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1554:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1555:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1556:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1557:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@}*/ /* end of group CMSIS_TPI */
1558:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1559:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1560:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1561:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1562:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1563:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1564:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1565:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1566:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1567:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1568:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1569:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1570:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1571:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1572:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1573:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1574:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1575:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1576:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1577:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1578:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1579:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1580:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1581:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1582:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1583:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1584:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } MPU_Type;
1585:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1586:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_RALIASES                  4U
1587:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1588:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MPU Type Register Definitions */
1589:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1590:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1591:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1592:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1593:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1594:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1595:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1596:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1597:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1598:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MPU Control Register Definitions */
1599:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1600:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1601:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1602:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1603:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1604:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1605:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1606:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1607:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1608:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MPU Region Number Register Definitions */
1609:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1610:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1611:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1612:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MPU Region Base Address Register Definitions */
1613:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1614:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1615:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1616:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1617:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1618:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1619:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1620:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1621:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1622:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MPU Region Attribute and Size Register Definitions */
1623:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1624:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1625:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1626:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1627:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1628:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1629:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1630:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1631:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1632:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1633:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1634:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1635:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1636:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1637:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1638:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1639:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1640:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1641:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1642:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1643:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1644:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1645:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1646:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1647:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1648:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1649:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1650:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1651:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1652:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1653:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_MPU */
1654:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1655:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1656:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1657:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1658:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1659:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1660:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1661:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1662:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1663:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1664:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1665:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1666:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1667:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1668:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1669:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[1U];
1670:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1671:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1672:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1673:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1674:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1675:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1676:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } FPU_Type;
1677:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1678:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Floating-Point Context Control Register Definitions */
1679:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1680:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1681:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1682:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1683:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1684:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1685:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1686:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1687:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1688:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1689:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1690:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1691:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1692:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1693:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1694:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1695:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1696:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1697:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1698:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1699:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1700:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1701:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1702:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1703:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1704:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1705:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1706:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Floating-Point Context Address Register Definitions */
1707:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1708:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1709:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1710:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Floating-Point Default Status Control Register Definitions */
1711:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1712:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1713:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1714:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1715:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1716:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1717:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1718:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1719:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1720:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1721:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1722:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1723:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Media and FP Feature Register 0 Definitions */
1724:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1725:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1726:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1727:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1728:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1729:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1730:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1731:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1732:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1733:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1734:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1735:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1736:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1737:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1738:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1739:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1740:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1741:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1742:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1743:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1744:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1745:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1746:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1747:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1748:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Media and FP Feature Register 1 Definitions */
1749:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1750:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1751:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1752:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1753:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1754:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1755:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1756:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1757:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1758:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1759:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1760:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1761:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Media and FP Feature Register 2 Definitions */
1762:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1763:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1764:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1765:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1766:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_FPU */
1767:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1768:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1769:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1770:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1771:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1772:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Core Debug Registers
1773:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1774:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1775:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1776:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1777:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1778:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1779:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1780:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1781:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1782:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1783:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1784:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1785:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } CoreDebug_Type;
1786:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1787:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Debug Halting Control and Status Register Definitions */
1788:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1789:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1790:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1791:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1792:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1793:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1794:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1795:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1796:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1797:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1798:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1799:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1800:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1801:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1802:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1803:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1804:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1805:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1806:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1807:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1808:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1809:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1810:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1811:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1812:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1813:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1814:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1815:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1816:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1817:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1818:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1819:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1820:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1821:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1822:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1823:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1824:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Debug Core Register Selector Register Definitions */
1825:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1826:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1827:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1828:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1829:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1830:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1831:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Debug Exception and Monitor Control Register Definitions */
1832:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1833:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1834:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1835:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1836:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1837:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1838:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1839:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1840:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1841:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1842:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1843:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1844:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1845:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1846:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1847:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1848:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1849:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1850:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1851:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1852:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1853:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1854:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1855:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1856:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1857:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1858:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1859:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1860:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1861:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1862:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1863:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1864:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1865:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1866:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1867:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1868:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1869:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1870:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1871:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_CoreDebug */
1872:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1873:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1874:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1875:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup    CMSIS_core_register
1876:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1877:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1878:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1879:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1880:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1881:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1882:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1883:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param[in] field  Name of the register bit field.
1884:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1885:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return           Masked and shifted value.
1886:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
1887:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1888:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1889:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1890:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1891:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param[in] field  Name of the register bit field.
1892:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1893:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return           Masked and shifted bit field value.
1894:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
1895:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1896:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1897:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_core_bitfield */
1898:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1899:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1900:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1901:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup    CMSIS_core_register
1902:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup   CMSIS_core_base     Core Definitions
1903:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief      Definitions for base addresses, unions, and structures.
1904:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1905:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1906:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1907:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Memory mapping of Core Hardware */
1908:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1909:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1910:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1911:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1912:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1913:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1914:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1915:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1916:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1917:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1918:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1919:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1920:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1921:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1922:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1923:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1924:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1925:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1926:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1927:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1928:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1929:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
1930:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1931:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1932:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1933:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1934:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} */
1935:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1936:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1937:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1938:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*******************************************************************************
1939:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *                Hardware Abstraction Layer
1940:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   Core Function Interface contains:
1941:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core NVIC Functions
1942:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core SysTick Functions
1943:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core Debug Functions
1944:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core Register Access Functions
1945:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  ******************************************************************************/
1946:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1947:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1948:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
1949:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1950:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1951:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1952:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* ##########################   NVIC functions  #################################### */
1953:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1954:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
1955:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1956:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1957:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1958:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1959:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1960:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef CMSIS_NVIC_VIRTUAL
1961:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1962:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1963:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
1964:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1965:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #else
1966:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1967:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1968:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1969:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1970:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1971:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1972:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1973:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1974:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetActive              __NVIC_GetActive
1975:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1976:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1977:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1978:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1979:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1980:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1981:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1982:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1983:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
1984:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1985:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #else
1986:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_SetVector              __NVIC_SetVector
1987:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetVector              __NVIC_GetVector
1988:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1989:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1990:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define NVIC_USER_IRQ_OFFSET          16
1991:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1992:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1993:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1994:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1995:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1996:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1997:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1998:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1999:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
2000:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2001:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2002:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2003:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Set Priority Grouping
2004:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Sets the priority grouping field using the required unlock sequence.
2005:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
2006:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            Only values from 0..7 are used.
2007:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            In case of a conflict between priority grouping and available
2008:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
2009:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      PriorityGroup  Priority grouping field.
2010:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2011:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
2012:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2013:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t reg_value;
2014:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
2015:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2016:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
2017:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
2018:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   reg_value  =  (reg_value                                   |
2019:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
2020:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
2021:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SCB->AIRCR =  reg_value;
2022:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2023:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2024:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2025:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2026:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Get Priority Grouping
2027:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
2028:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
2029:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2030:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
2031:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2032:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
2033:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2034:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2035:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2036:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2037:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Enable Interrupt
2038:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
2039:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2040:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2041:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2042:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
2043:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
  28              		.loc 1 2043 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              		.cfi_def_cfa_offset 8
  35 0002 0346     		mov	r3, r0
  36 0004 ADF80630 		strh	r3, [sp, #6]	@ movhi
2044:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
  37              		.loc 1 2044 6
  38 0008 BDF90630 		ldrsh	r3, [sp, #6]
  39 000c 002B     		cmp	r3, #0
  40 000e 0CDB     		blt	.L3
2045:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2046:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __COMPILER_BARRIER();
  41              		.loc 1 2046 5
2047:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  42              		.loc 1 2047 81
  43 0010 BDF80630 		ldrh	r3, [sp, #6]
  44 0014 03F01F02 		and	r2, r3, #31
  45              		.loc 1 2047 9
  46 0018 0549     		ldr	r1, .L4
  47              		.loc 1 2047 18
  48 001a BDF90630 		ldrsh	r3, [sp, #6]
  49              		.loc 1 2047 34
  50 001e 5B09     		lsrs	r3, r3, #5
  51              		.loc 1 2047 45
  52 0020 0120     		movs	r0, #1
  53 0022 00FA02F2 		lsl	r2, r0, r2
  54              		.loc 1 2047 43
  55 0026 41F82320 		str	r2, [r1, r3, lsl #2]
2048:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __COMPILER_BARRIER();
  56              		.loc 1 2048 5
  57              	.L3:
2049:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2050:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
  58              		.loc 1 2050 1
  59 002a 00BF     		nop
  60 002c 02B0     		add	sp, sp, #8
  61              		.cfi_def_cfa_offset 0
  62              		@ sp needed
  63 002e 7047     		bx	lr
  64              	.L5:
  65              		.align	2
  66              	.L4:
  67 0030 00E100E0 		.word	-536813312
  68              		.cfi_endproc
  69              	.LFE108:
  71              		.section	.text.__NVIC_DisableIRQ,"ax",%progbits
  72              		.align	1
  73              		.p2align 4,,15
  74              		.syntax unified
  75              		.thumb
  76              		.thumb_func
  78              	__NVIC_DisableIRQ:
  79              	.LFB110:
2051:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2052:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2053:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2054:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Get Interrupt Enable status
2055:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
2056:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2057:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             0  Interrupt is not enabled.
2058:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             1  Interrupt is enabled.
2059:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2060:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2061:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
2062:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2063:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2064:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2065:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2066:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2067:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   else
2068:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2069:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return(0U);
2070:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2071:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2072:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2073:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2074:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2075:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Disable Interrupt
2076:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
2077:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2078:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2079:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2080:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
2081:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
  80              		.loc 1 2081 1
  81              		.cfi_startproc
  82              		@ args = 0, pretend = 0, frame = 8
  83              		@ frame_needed = 0, uses_anonymous_args = 0
  84              		@ link register save eliminated.
  85 0000 82B0     		sub	sp, sp, #8
  86              		.cfi_def_cfa_offset 8
  87 0002 0346     		mov	r3, r0
  88 0004 ADF80630 		strh	r3, [sp, #6]	@ movhi
2082:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
  89              		.loc 1 2082 6
  90 0008 BDF90630 		ldrsh	r3, [sp, #6]
  91 000c 002B     		cmp	r3, #0
  92 000e 13DB     		blt	.L8
2083:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2084:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  93              		.loc 1 2084 81
  94 0010 BDF80630 		ldrh	r3, [sp, #6]
  95 0014 03F01F02 		and	r2, r3, #31
  96              		.loc 1 2084 9
  97 0018 0949     		ldr	r1, .L9
  98              		.loc 1 2084 18
  99 001a BDF90630 		ldrsh	r3, [sp, #6]
 100              		.loc 1 2084 34
 101 001e 5B09     		lsrs	r3, r3, #5
 102              		.loc 1 2084 45
 103 0020 0120     		movs	r0, #1
 104 0022 00FA02F2 		lsl	r2, r0, r2
 105              		.loc 1 2084 43
 106 0026 2033     		adds	r3, r3, #32
 107 0028 41F82320 		str	r2, [r1, r3, lsl #2]
 108              	.LBB45:
 109              	.LBB46:
 110              		.file 2 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\cmsis\\core\\i
   1:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**************************************************************************//**
   2:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * @version  V5.4.1
   5:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * @date     27. May 2021
   6:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  ******************************************************************************/
   7:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /*
   8:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  *
  10:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  *
  12:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  *
  16:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  *
  18:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * limitations under the License.
  23:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
  24:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
  25:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
  28:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
  34:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __has_builtin
  36:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  38:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
  39:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __ASM
  41:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __ASM                                  __asm
  42:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  43:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __INLINE
  44:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __INLINE                               inline
  45:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  46:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  49:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  52:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  55:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __USED
  56:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  58:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __WEAK
  59:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  61:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __PACKED
  62:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  64:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  67:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  70:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  78:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  86:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  94:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __ALIGNED
 111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __RESTRICT
 114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**
 125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****            in the used linker script.
 129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
 131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** {
 133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   typedef struct {
 136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     uint32_t const* src;
 137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     uint32_t* dest;
 138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     uint32_t  wlen;
 139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   } __copy_table_t;
 140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   typedef struct {
 142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     uint32_t* dest;
 143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     uint32_t  wlen;
 144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   } __zero_table_t;
 145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     }
 155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   }
 156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     }
 161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   }
 162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   _start();
 164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** }
 165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** }
 202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   Access to dedicated instructions
 208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   @{
 209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** */
 210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #else
 219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**
 225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \brief   No Operation
 226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
 228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**
 231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
 234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**
 238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \brief   Wait For Event
 239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
 242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**
 246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \brief   Send Event
 247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
 249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**
 253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****            after the instruction has been completed.
 257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
 258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** {
 260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** }
 262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**
 265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
 269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** {
 271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 111              		.loc 2 271 3
 112              		.syntax unified
 113              	@ 271 "d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_
 114 002c BFF34F8F 		dsb 0xF
 115              	@ 0 "" 2
 272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** }
 116              		.loc 2 272 1
 117              		.thumb
 118              		.syntax unified
 119 0030 00BF     		nop
 120              	.LBE46:
 121              	.LBE45:
 122              	.LBB47:
 123              	.LBB48:
 260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** }
 124              		.loc 2 260 3
 125              		.syntax unified
 126              	@ 260 "d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_
 127 0032 BFF36F8F 		isb 0xF
 128              	@ 0 "" 2
 261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 129              		.loc 2 261 1
 130              		.thumb
 131              		.syntax unified
 132 0036 00BF     		nop
 133              	.L8:
 134              	.LBE48:
 135              	.LBE47:
2085:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __DSB();
2086:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __ISB();
2087:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2088:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
 136              		.loc 1 2088 1
 137 0038 00BF     		nop
 138 003a 02B0     		add	sp, sp, #8
 139              		.cfi_def_cfa_offset 0
 140              		@ sp needed
 141 003c 7047     		bx	lr
 142              	.L10:
 143 003e 00BF     		.align	2
 144              	.L9:
 145 0040 00E100E0 		.word	-536813312
 146              		.cfi_endproc
 147              	.LFE110:
 149              		.section	.text.__NVIC_SetPriority,"ax",%progbits
 150              		.align	1
 151              		.p2align 4,,15
 152              		.syntax unified
 153              		.thumb
 154              		.thumb_func
 156              	__NVIC_SetPriority:
 157              	.LFB115:
2089:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2090:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2091:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2092:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Get Pending Interrupt
2093:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
2094:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2095:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             0  Interrupt status is not pending.
2096:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             1  Interrupt status is pending.
2097:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2098:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2099:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
2100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   else
2106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return(0U);
2108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Set Pending Interrupt
2114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
2115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
2119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
2123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Clear Pending Interrupt
2129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
2130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
2134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
2138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Get Active Interrupt
2144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
2145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             0  Interrupt status is not active.
2147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             1  Interrupt status is active.
2148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
2151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   else
2157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return(0U);
2159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Set Interrupt Priority
2165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
2166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            or negative to specify a processor exception.
2168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Interrupt number.
2169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]  priority  Priority to set.
2170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    The priority cannot be set for every processor exception.
2171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
2173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 158              		.loc 1 2173 1
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 8
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 162              		@ link register save eliminated.
 163 0000 82B0     		sub	sp, sp, #8
 164              		.cfi_def_cfa_offset 8
 165 0002 0346     		mov	r3, r0
 166 0004 0091     		str	r1, [sp]
 167 0006 ADF80630 		strh	r3, [sp, #6]	@ movhi
2174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
 168              		.loc 1 2174 6
 169 000a BDF90630 		ldrsh	r3, [sp, #6]
 170 000e 002B     		cmp	r3, #0
 171 0010 0ADB     		blt	.L12
2175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
 172              		.loc 1 2176 49
 173 0012 009B     		ldr	r3, [sp]
 174 0014 DAB2     		uxtb	r2, r3
 175              		.loc 1 2176 9
 176 0016 0C49     		ldr	r1, .L15
 177              		.loc 1 2176 15
 178 0018 BDF90630 		ldrsh	r3, [sp, #6]
 179              		.loc 1 2176 49
 180 001c 1201     		lsls	r2, r2, #4
 181 001e D2B2     		uxtb	r2, r2
 182              		.loc 1 2176 47
 183 0020 0B44     		add	r3, r3, r1
 184 0022 83F80023 		strb	r2, [r3, #768]
2177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   else
2179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
 185              		.loc 1 2182 1
 186 0026 0BE0     		b	.L14
 187              	.L12:
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
 188              		.loc 1 2180 49
 189 0028 009B     		ldr	r3, [sp]
 190 002a DAB2     		uxtb	r2, r3
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
 191              		.loc 1 2180 8
 192 002c 0749     		ldr	r1, .L15+4
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
 193              		.loc 1 2180 33
 194 002e BDF80630 		ldrh	r3, [sp, #6]
 195 0032 03F00F03 		and	r3, r3, #15
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
 196              		.loc 1 2180 41
 197 0036 043B     		subs	r3, r3, #4
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
 198              		.loc 1 2180 49
 199 0038 1201     		lsls	r2, r2, #4
 200 003a D2B2     		uxtb	r2, r2
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
 201              		.loc 1 2180 47
 202 003c 0B44     		add	r3, r3, r1
 203 003e 1A76     		strb	r2, [r3, #24]
 204              	.L14:
 205              		.loc 1 2182 1
 206 0040 00BF     		nop
 207 0042 02B0     		add	sp, sp, #8
 208              		.cfi_def_cfa_offset 0
 209              		@ sp needed
 210 0044 7047     		bx	lr
 211              	.L16:
 212 0046 00BF     		.align	2
 213              	.L15:
 214 0048 00E100E0 		.word	-536813312
 215 004c 00ED00E0 		.word	-536810240
 216              		.cfi_endproc
 217              	.LFE115:
 219              		.section	.text.irq_enable,"ax",%progbits
 220              		.align	1
 221              		.p2align 4,,15
 222              		.syntax unified
 223              		.thumb
 224              		.thumb_func
 226              	irq_enable:
 227              	.LFB398:
 228              		.file 3 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\irq\\include\\
   1:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /****************************************************************************
   2:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
   3:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * Copyright (c) 2022 STMicroelectronics - All Rights Reserved
   4:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
   5:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * License terms: STMicroelectronics Proprietary in accordance with licensing
   6:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * terms SLA0098 at www.st.com.
   7:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
   8:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * THIS SOFTWARE IS DISTRIBUTED "AS IS," AND ALL WARRANTIES ARE DISCLAIMED,
   9:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  10:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
  11:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *****************************************************************************/
  12:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
  13:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @file    irq.h
  14:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   IRQ module header file.
  15:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
  16:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @addtogroup PLATFORM
  17:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @addtogroup IRQ
  18:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @ingroup PLATFORM
  19:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @{
  20:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
  21:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  22:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #ifndef _IRQ_H_
  23:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define _IRQ_H_
  24:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  25:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #include <platform.h>
  26:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #include <core_cm7.h>
  27:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #include <typedefs.h>
  28:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  29:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  30:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /* Module constants.                                                         */
  31:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  32:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  33:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
  34:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @name    Interrupt priorities
  35:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @{
  36:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
  37:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_0                      0U
  38:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_1                      1U
  39:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_2                      2U
  40:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_3                      3U
  41:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_4                      4U
  42:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_5                      5U
  43:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_6                      6U
  44:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_7                      7U
  45:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_8                      8U
  46:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_9                      9U
  47:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_10                     10U
  48:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_11                     11U
  49:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_12                     12U
  50:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_13                     13U
  51:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_14                     14U
  52:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_15                     15U
  53:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /** @} */
  54:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  55:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
  56:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Minimum interrupt priority.
  57:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
  58:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_MIN_PRIORITY                    IRQ_PRIORITY_15
  59:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  60:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
  61:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Maximum interrupt priority.
  62:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
  63:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_MAX_PRIORITY                    IRQ_PRIORITY_0
  64:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  65:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  66:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /* Module pre-compile time settings.                                         */
  67:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  68:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  69:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  70:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /* Derived constants and error checks.                                       */
  71:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  72:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  73:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  74:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /* Module data structures and types.                                         */
  75:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  76:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  77:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  78:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /* Module macros.                                                            */
  79:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  80:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  81:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
  82:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   IRQ prologue code.
  83:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @details This macro must be inserted at the start of all IRQ handlers.
  84:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
  85:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PROLOGUE()
  86:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  87:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
  88:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   IRQ epilogue code.
  89:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @details This macro must be inserted at the end of all IRQ handlers.
  90:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
  91:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_EPILOGUE()
  92:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  93:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
  94:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   IRQ handler function declaration.
  95:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @details This macro hides the details of an ISR function declaration.
  96:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
  97:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @param[in] id        a vector name as defined in @p vectors.s
  98:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
  99:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_HANDLER(id) void id(void)
 100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
 102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   IRQ handler function declaration.
 103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @note    IRQ handler is executed from ITCM.
 104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @details This macro hides the details of an ISR function declaration.
 105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @param[in] id        a vector name as defined in @p vectors.s
 107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
 108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_HANDLER_ITCM(id) void __attribute__((section(".itcm"))) id(void)
 109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
 111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Checks if a IRQ priority is valid.
 112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @param[in] prio      IRQ priority
 114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @retval              The function result.
 115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @retval false        invalid priority.
 116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @retval true         correct priority.
 117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
 118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_IS_VALID_PRIORITY(prio) ((uint32_t)(prio) <= IRQ_PRIORITY_15)
 119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
 121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /* External declarations.                                                    */
 122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
 123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
 125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /* Module inline functions.                                                  */
 126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
 127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
 129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Disables all interrupts
 130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @note    Disables all interrupts by clearing the I-bit in the CPSR register.
 131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @api
 133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
 134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** __STATIC_INLINE void irq_disable_all(void) {
 135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****     __disable_irq();
 137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** }
 138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
 140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Enables all interrupts
 141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @note    Enables all interrupts by setting the I-bit in the CPSR register.
 142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @api
 144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
 145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** __STATIC_INLINE void irq_enable_all(void) {
 146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****     __enable_irq();
 148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** }
 149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  
 150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
 151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Enables specific interrupt.
 152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @note    Enables interrupt related to the interrupt identifier.
 153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @param[out] id       interrupt identifier
 155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @api
 157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
 158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** __STATIC_INLINE void irq_enable(IRQn_Type id) {
 229              		.loc 3 158 47
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 8
 232              		@ frame_needed = 0, uses_anonymous_args = 0
 233 0000 00B5     		push	{lr}
 234              		.cfi_def_cfa_offset 4
 235              		.cfi_offset 14, -4
 236 0002 83B0     		sub	sp, sp, #12
 237              		.cfi_def_cfa_offset 16
 238 0004 0346     		mov	r3, r0
 239 0006 ADF80630 		strh	r3, [sp, #6]	@ movhi
 159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****     NVIC_EnableIRQ(id);
 240              		.loc 3 160 5
 241 000a BDF90630 		ldrsh	r3, [sp, #6]
 242 000e 1846     		mov	r0, r3
 243 0010 FFF7FEFF 		bl	__NVIC_EnableIRQ
 161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** }
 244              		.loc 3 161 1
 245 0014 00BF     		nop
 246 0016 03B0     		add	sp, sp, #12
 247              		.cfi_def_cfa_offset 4
 248              		@ sp needed
 249 0018 5DF804FB 		ldr	pc, [sp], #4
 250              		.cfi_endproc
 251              	.LFE398:
 253              		.section	.text.irq_disable,"ax",%progbits
 254              		.align	1
 255              		.p2align 4,,15
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 260              	irq_disable:
 261              	.LFB399:
 162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
 164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Disables specific interrupt.
 165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @note    Disables interrupt related to the interrupt identifier.
 166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @param[out] id       interrupt identifier
 168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @api
 170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
 171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** __STATIC_INLINE void irq_disable(IRQn_Type id) {
 262              		.loc 3 171 48
 263              		.cfi_startproc
 264              		@ args = 0, pretend = 0, frame = 8
 265              		@ frame_needed = 0, uses_anonymous_args = 0
 266 0000 00B5     		push	{lr}
 267              		.cfi_def_cfa_offset 4
 268              		.cfi_offset 14, -4
 269 0002 83B0     		sub	sp, sp, #12
 270              		.cfi_def_cfa_offset 16
 271 0004 0346     		mov	r3, r0
 272 0006 ADF80630 		strh	r3, [sp, #6]	@ movhi
 172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****     NVIC_DisableIRQ(id);
 273              		.loc 3 173 5
 274 000a BDF90630 		ldrsh	r3, [sp, #6]
 275 000e 1846     		mov	r0, r3
 276 0010 FFF7FEFF 		bl	__NVIC_DisableIRQ
 174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** }
 277              		.loc 3 174 1
 278 0014 00BF     		nop
 279 0016 03B0     		add	sp, sp, #12
 280              		.cfi_def_cfa_offset 4
 281              		@ sp needed
 282 0018 5DF804FB 		ldr	pc, [sp], #4
 283              		.cfi_endproc
 284              	.LFE399:
 286              		.section	.text.irq_set_priority,"ax",%progbits
 287              		.align	1
 288              		.p2align 4,,15
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 293              	irq_set_priority:
 294              	.LFB400:
 175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
 177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Sets the priority of a specific interrupt.
 178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @note    Sets the priority of the interrupt related to the interrupt
 179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *          identifier.
 180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @param[out] id       interrupt identifier
 182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @api
 184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
 185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** __STATIC_INLINE void irq_set_priority(IRQn_Type id, uint32_t prio) {
 295              		.loc 3 185 68
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 8
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299 0000 00B5     		push	{lr}
 300              		.cfi_def_cfa_offset 4
 301              		.cfi_offset 14, -4
 302 0002 83B0     		sub	sp, sp, #12
 303              		.cfi_def_cfa_offset 16
 304 0004 0346     		mov	r3, r0
 305 0006 0091     		str	r1, [sp]
 306 0008 ADF80630 		strh	r3, [sp, #6]	@ movhi
 186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****     NVIC_SetPriority(id, prio);
 307              		.loc 3 187 5
 308 000c BDF90630 		ldrsh	r3, [sp, #6]
 309 0010 0099     		ldr	r1, [sp]
 310 0012 1846     		mov	r0, r3
 311 0014 FFF7FEFF 		bl	__NVIC_SetPriority
 188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** }
 312              		.loc 3 188 1
 313 0018 00BF     		nop
 314 001a 03B0     		add	sp, sp, #12
 315              		.cfi_def_cfa_offset 4
 316              		@ sp needed
 317 001c 5DF804FB 		ldr	pc, [sp], #4
 318              		.cfi_endproc
 319              	.LFE400:
 321              		.section	.text.dma_stream_clear_interrupts,"ax",%progbits
 322              		.align	1
 323              		.p2align 4,,15
 324              		.syntax unified
 325              		.thumb
 326              		.thumb_func
 328              	dma_stream_clear_interrupts:
 329              	.LFB409:
 330              		.file 4 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\drivers\\system\\dma\\in
   1:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /****************************************************************************
   2:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
   3:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * Copyright (c) 2022 STMicroelectronics - All Rights Reserved
   4:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
   5:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * License terms: STMicroelectronics Proprietary in accordance with licensing
   6:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * terms SLA0098 at www.st.com.
   7:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
   8:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * THIS SOFTWARE IS DISTRIBUTED "AS IS," AND ALL WARRANTIES ARE DISCLAIMED,
   9:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  10:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
  11:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *****************************************************************************/
  12:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
  13:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @file    dma.h
  14:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   DMA driver header file.
  15:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
  16:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @addtogroup DRIVERS
  17:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @addtogroup SYSTEM
  18:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @ingroup DRIVERS
  19:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @addtogroup DMA
  20:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @ingroup SYSTEM
  21:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @{
  22:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
  23:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  24:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #ifndef _DMA_H_
  25:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define _DMA_H_
  26:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  27:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #include <dmamux.h>
  28:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #include <clock.h>
  29:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #include <irq.h>
  30:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #include <platform.h>
  31:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #include <typedefs.h>
  32:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  33:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  34:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /* Module constants.                                                         */
  35:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  36:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  37:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
  38:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Number of streams among all DMA engines.
  39:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
  40:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_NUM_STREAMS                 16U
  41:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  42:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
  43:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Mask of status bits passed by callback functions.
  44:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
  45:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_STATUS_MASK                 0x3DUL
  46:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  47:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  48:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /* Module pre-compile time settings.                                         */
  49:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  50:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  51:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  52:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /* Derived constants and error checks.                                       */
  53:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  54:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  55:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  56:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /* Module data structures and types.                                         */
  57:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  58:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  59:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
  60:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Type of a DMA callback.
  61:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
  62:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] p         parameter for the registered function
  63:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] sts       status flags from the ISR register
  64:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
  65:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** typedef void (*dma_callback_t)(void *p, uint32_t sts);
  66:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  67:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
  68:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Type of a DMA descriptor.
  69:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
  70:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** typedef struct {
  71:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     uint32_t                  stream;     /**< @brief DMA stream identifier.  */
  72:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     DMAMUX_Channel_TypeDef    *muxch;     /**< @brief DMA mux channel.        */
  73:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     DMA_TypeDef               *dma;       /**< @brief DMA registers.          */
  74:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     DMA_Stream_TypeDef        *dmast;     /**< @brief DMA stream registers.   */
  75:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     uint32_t                  ish;        /**< @brief ISR flags shift.        */
  76:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     IRQn_Type                 vector;     /**< @brief IRQ vector.             */
  77:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** } dma_descriptor_t;
  78:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  79:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  80:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /* Module macros.                                                            */
  81:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  82:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  83:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
  84:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @name    Stream identifiers
  85:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @{
  86:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
  87:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM0_ID                 0U
  88:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM1_ID                 1U
  89:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM2_ID                 2U
  90:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM3_ID                 3U
  91:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM4_ID                 4U
  92:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM5_ID                 5U
  93:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM6_ID                 6U
  94:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM7_ID                 7U
  95:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM0_ID                 8U
  96:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM1_ID                 9U
  97:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM2_ID                 10U
  98:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM3_ID                 11U
  99:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM4_ID                 12U
 100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM5_ID                 13U
 101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM6_ID                 14U
 102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM7_ID                 15U
 103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_STREAM_ID_ANY               DMA_NUM_STREAMS
 104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM_ID_ANY              (DMA_NUM_STREAMS + 1U)
 105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM_ID_ANY              (DMA_NUM_STREAMS + 2U)
 106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /** @} */
 107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Checks if a stream identifier is valid.
 110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] id        DMA stream id
 112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval              The function result.
 113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval false        invalid DMA stream.
 114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval true         correct DMA stream.
 115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_IS_VALID_STREAM(id) ((uint32_t)(id) <= (DMA_NUM_STREAMS + 2U))
 117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Checks if a DMA priority is valid.
 120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] prio      DMA priority
 122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval              The function result.
 123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval false        invalid DMA priority.
 124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval true         correct DMA priority.
 125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_IS_VALID_PRIORITY(prio) ((uint32_t)(prio) <= 3U)
 127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @name    DMA priority helper macros
 130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @{
 131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_PRIORITY_LOW                0U
 133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_PRIORITY_MEDIUM             1U
 134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_PRIORITY_HIGH               2U
 135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_PRIORITY_MAX                3U
 136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /** @} */
 137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @name    DMA SCR helper macros
 140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @{
 141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_DMEIE                   DMA_SxCR_DMEIE
 143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_TEIE                    DMA_SxCR_TEIE
 144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_HTIE                    DMA_SxCR_HTIE
 145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_TCIE                    DMA_SxCR_TCIE
 146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_TRBUFF                  DMA_SxCR_TRBUFF
 147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_DIR_P2M                 0U
 149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_DIR_M2P                 DMA_SxCR_DIR_0
 150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_DIR_M2M                 DMA_SxCR_DIR_1
 151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_CIRC                    DMA_SxCR_CIRC
 153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PINC                    DMA_SxCR_PINC
 155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MINC                    DMA_SxCR_MINC
 156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PSIZE_BYTE              0U
 158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PSIZE_HWORD             DMA_SxCR_PSIZE_0
 159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PSIZE_WORD              DMA_SxCR_PSIZE_1
 160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MSIZE_BYTE              0U
 162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MSIZE_HWORD             DMA_SxCR_MSIZE_0
 163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MSIZE_WORD              DMA_SxCR_MSIZE_1
 164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_SIZE_MASK               (DMA_SxCR_PSIZE_Msk |               \
 165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                          DMA_SxCR_MSIZE_Msk)
 166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PL_VALUE(n)             ((n) << 16U)
 167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PBURST_SINGLE           0U
 169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PBURST_INCR4            DMA_SxCR_PBURST_0
 170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PBURST_INCR8            DMA_SxCR_PBURST_1
 171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PBURST_INCR16           (DMA_SxCR_PBURST_1 |                \
 172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                          DMA_SxCR_PBURST_0)
 173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MBURST_SINGLE           0U
 175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MBURST_INCR4            DMA_SxCR_MBURST_0
 176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MBURST_INCR8            DMA_SxCR_MBURST_1
 177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MBURST_INCR16           (DMA_SxCR_MBURST_1 |                \
 178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                          DMA_SxCR_MBURST_0)
 179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /** @} */
 180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @name    DMA callback status flags
 183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @{
 184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_STS_FEIF                    DMA_LISR_FEIF0
 186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_STS_DMEIF                   DMA_LISR_DMEIF0
 187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_STS_TEIF                    DMA_LISR_TEIF0
 188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_STS_HTIF                    DMA_LISR_HTIF0
 189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_STS_TCIF                    DMA_LISR_TCIF0
 190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /** @} */
 191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @name    DMA FCR helper macros
 194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @{
 195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FTH_1_4                 0U
 197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FTH_1_2                 DMA_SxFCR_FTH_0
 198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FTH_3_4                 DMA_SxFCR_FTH_1
 199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FTH_FULL                DMA_SxFCR_FTH
 200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_DMDIS_FIFO_ENABLE       DMA_SxFCR_DMDIS
 202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_DMDIS_FIFO_DISABLE      0U
 203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FS_0_25                 0U
 205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FS_25_50                DMA_SxFCR_FS_0
 206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FS_50_75                DMA_SxFCR_FS_1
 207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FS_75_100               (DMA_SxFCR_FS_1 |                   \
 208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                          DMA_SxFCR_FS_0)
 209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FS_EMPTY                DMA_SxFCR_FS_2
 210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FS_FULL                 (DMA_SxFCR_FS_2 |                   \
 211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                          DMA_SxFCR_FS_0)
 212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FIFO_INT_ENABLE         DMA_SxFCR_FEIE
 214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FIFO_INT_DISABLE        0U
 215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /** @} */
 216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
 218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /* External declarations.                                                    */
 219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
 220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #ifdef __cplusplus
 222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** extern "C" {
 223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #endif
 224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Allocates a DMA stream.
 227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] id        the absolute stream identifier
 229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] irq_prio  IRQ priority to be assigned to the stream
 230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] cb        stream callback function
 231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] arg       stream callback argument
 232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @return              Pointer to the allocated stream descriptor.
 233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval NULL         if the specified stream is not available.
 234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** const dma_descriptor_t *dma_stream_take(uint32_t id, uint32_t irq_prio,
 238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                         dma_callback_t cb, void *arg);
 239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Frees a DMA stream.
 242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** void dma_stream_free(const dma_descriptor_t *ddp);
 248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #ifdef __cplusplus
 250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #endif
 252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
 254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /* Module inline functions.                                                  */
 255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
 256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Setup of DMA stream peripheral pointer register.
 259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] addr      peripheral data register address
 262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_set_peripheral(const dma_descriptor_t *ddp,
 266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                                const uint32_t addr) {
 267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     ddp->dmast->SxPAR = (uint32_t)addr;
 269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Setup of DMA stream memory pointer register.
 273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] addr      peripheral data register address
 276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_set_memory(const dma_descriptor_t *ddp,
 280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                            const uint32_t addr) {
 281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     ddp->dmast->SxM0AR = (uint32_t)addr;
 283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Setup of DMA stream transfer counter register.
 287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] cnt       number of transfers to be performed
 290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_set_count(const dma_descriptor_t *ddp,
 294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                           uint32_t cnt) {
 295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     ddp->dmast->SxNDTR = cnt;
 297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Returns the current stream transfer count register value.
 301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @return              The current transfer count value.
 304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE uint32_t dma_stream_get_count(const dma_descriptor_t *ddp) {
 308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     return ddp->dmast->SxNDTR;
 310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Setup of DMA stream transfer mode.
 314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] mode      transfer mode flags to be programmed in @p CR register
 317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_set_transfer_mode(const dma_descriptor_t *ddp,
 321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                                   uint32_t mode) {
 322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     ddp->dmast->SxCR = mode;
 324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Clears a DMA stream interrupt.
 328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_clear_interrupts(const dma_descriptor_t *ddp) {
 331              		.loc 4 333 79
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 8
 334              		@ frame_needed = 0, uses_anonymous_args = 0
 335              		@ link register save eliminated.
 336 0000 82B0     		sub	sp, sp, #8
 337              		.cfi_def_cfa_offset 8
 338 0002 0190     		str	r0, [sp, #4]
 334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     if ((ddp->stream <= 3U) ||
 339              		.loc 4 335 13
 340 0004 019B     		ldr	r3, [sp, #4]
 341 0006 1B68     		ldr	r3, [r3]
 342              		.loc 4 335 8
 343 0008 032B     		cmp	r3, #3
 344 000a 07D9     		bls	.L21
 336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****         (ddp->stream >= 8U && ddp->stream <= 11U)) {
 345              		.loc 4 336 13 discriminator 1
 346 000c 019B     		ldr	r3, [sp, #4]
 347 000e 1B68     		ldr	r3, [r3]
 335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****         (ddp->stream >= 8U && ddp->stream <= 11U)) {
 348              		.loc 4 335 29 discriminator 1
 349 0010 072B     		cmp	r3, #7
 350 0012 0CD9     		bls	.L22
 351              		.loc 4 336 34
 352 0014 019B     		ldr	r3, [sp, #4]
 353 0016 1B68     		ldr	r3, [r3]
 354              		.loc 4 336 28
 355 0018 0B2B     		cmp	r3, #11
 356 001a 08D8     		bhi	.L22
 357              	.L21:
 337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****         ddp->dma->LIFCR = DMA_STATUS_MASK << ddp->ish;
 358              		.loc 4 337 49
 359 001c 019B     		ldr	r3, [sp, #4]
 360 001e 1A69     		ldr	r2, [r3, #16]
 361              		.loc 4 337 12
 362 0020 019B     		ldr	r3, [sp, #4]
 363 0022 9B68     		ldr	r3, [r3, #8]
 364              		.loc 4 337 43
 365 0024 3D21     		movs	r1, #61
 366 0026 01FA02F2 		lsl	r2, r1, r2
 367              		.loc 4 337 25
 368 002a 9A60     		str	r2, [r3, #8]
 369 002c 08E0     		b	.L23
 370              	.L22:
 338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     } else {
 339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****         ddp->dma->HIFCR = DMA_STATUS_MASK << ddp->ish;
 371              		.loc 4 339 49
 372 002e 019B     		ldr	r3, [sp, #4]
 373 0030 1A69     		ldr	r2, [r3, #16]
 374              		.loc 4 339 12
 375 0032 019B     		ldr	r3, [sp, #4]
 376 0034 9B68     		ldr	r3, [r3, #8]
 377              		.loc 4 339 43
 378 0036 3D21     		movs	r1, #61
 379 0038 01FA02F2 		lsl	r2, r1, r2
 380              		.loc 4 339 25
 381 003c DA60     		str	r2, [r3, #12]
 340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     }
 341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 382              		.loc 4 341 1
 383 003e 00BF     		nop
 384              	.L23:
 385 0040 00BF     		nop
 386 0042 02B0     		add	sp, sp, #8
 387              		.cfi_def_cfa_offset 0
 388              		@ sp needed
 389 0044 7047     		bx	lr
 390              		.cfi_endproc
 391              	.LFE409:
 393 0046 00BF     		.section	.text.dma_stream_disable,"ax",%progbits
 394              		.align	1
 395              		.p2align 4,,15
 396              		.syntax unified
 397              		.thumb
 398              		.thumb_func
 400              	dma_stream_disable:
 401              	.LFB412:
 342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Returns the DMA stream enable status.
 345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @return              The enabled status.
 348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval false        The DMA stream is not enabled.
 349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval true         The DMA stream is enabled.
 350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE bool dma_stream_is_enabled(const dma_descriptor_t *ddp) {
 354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     return (bool)((ddp->dmast->SxCR & DMA_SxCR_EN) != 0U);
 356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Enables a DMA stream.
 360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_enable(const dma_descriptor_t *ddp) {
 366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     ddp->dmast->SxCR |= DMA_SxCR_EN;
 368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Disables a DMA stream and clears pending interrupts.
 372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_disable(const dma_descriptor_t *ddp) {
 402              		.loc 4 377 70
 403              		.cfi_startproc
 404              		@ args = 0, pretend = 0, frame = 8
 405              		@ frame_needed = 0, uses_anonymous_args = 0
 406 0000 00B5     		push	{lr}
 407              		.cfi_def_cfa_offset 4
 408              		.cfi_offset 14, -4
 409 0002 83B0     		sub	sp, sp, #12
 410              		.cfi_def_cfa_offset 16
 411 0004 0190     		str	r0, [sp, #4]
 378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     ddp->dmast->SxCR &= ~(DMA_SxCR_TCIE | DMA_SxCR_HTIE  |
 412              		.loc 4 379 8
 413 0006 019B     		ldr	r3, [sp, #4]
 414 0008 DB68     		ldr	r3, [r3, #12]
 415              		.loc 4 379 22
 416 000a 1A68     		ldr	r2, [r3]
 417              		.loc 4 379 8
 418 000c 019B     		ldr	r3, [sp, #4]
 419 000e DB68     		ldr	r3, [r3, #12]
 420              		.loc 4 379 22
 421 0010 22F01F02 		bic	r2, r2, #31
 422 0014 1A60     		str	r2, [r3]
 380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                           DMA_SxCR_TEIE | DMA_SxCR_DMEIE |
 381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                           DMA_SxCR_EN);
 382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     dma_stream_clear_interrupts(ddp);
 423              		.loc 4 382 5
 424 0016 0198     		ldr	r0, [sp, #4]
 425 0018 FFF7FEFF 		bl	dma_stream_clear_interrupts
 383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 426              		.loc 4 383 1
 427 001c 00BF     		nop
 428 001e 03B0     		add	sp, sp, #12
 429              		.cfi_def_cfa_offset 4
 430              		@ sp needed
 431 0020 5DF804FB 		ldr	pc, [sp], #4
 432              		.cfi_endproc
 433              	.LFE412:
 435              		.section	.rodata.dma_descriptors,"a"
 436              		.align	2
 439              	dma_descriptors:
 440 0000 00000000 		.word	0
 441 0004 00440048 		.word	1207976960
 442 0008 00400048 		.word	1207975936
 443 000c 10400048 		.word	1207975952
 444 0010 00000000 		.word	0
 445 0014 0B00     		.short	11
 446 0016 0000     		.space	2
 447 0018 01000000 		.word	1
 448 001c 04440048 		.word	1207976964
 449 0020 00400048 		.word	1207975936
 450 0024 28400048 		.word	1207975976
 451 0028 06000000 		.word	6
 452 002c 0C00     		.short	12
 453 002e 0000     		.space	2
 454 0030 02000000 		.word	2
 455 0034 08440048 		.word	1207976968
 456 0038 00400048 		.word	1207975936
 457 003c 40400048 		.word	1207976000
 458 0040 10000000 		.word	16
 459 0044 0D00     		.short	13
 460 0046 0000     		.space	2
 461 0048 03000000 		.word	3
 462 004c 0C440048 		.word	1207976972
 463 0050 00400048 		.word	1207975936
 464 0054 58400048 		.word	1207976024
 465 0058 16000000 		.word	22
 466 005c 0E00     		.short	14
 467 005e 0000     		.space	2
 468 0060 04000000 		.word	4
 469 0064 10440048 		.word	1207976976
 470 0068 00400048 		.word	1207975936
 471 006c 70400048 		.word	1207976048
 472 0070 00000000 		.word	0
 473 0074 0F00     		.short	15
 474 0076 0000     		.space	2
 475 0078 05000000 		.word	5
 476 007c 14440048 		.word	1207976980
 477 0080 00400048 		.word	1207975936
 478 0084 88400048 		.word	1207976072
 479 0088 06000000 		.word	6
 480 008c 1000     		.short	16
 481 008e 0000     		.space	2
 482 0090 06000000 		.word	6
 483 0094 18440048 		.word	1207976984
 484 0098 00400048 		.word	1207975936
 485 009c A0400048 		.word	1207976096
 486 00a0 10000000 		.word	16
 487 00a4 1100     		.short	17
 488 00a6 0000     		.space	2
 489 00a8 07000000 		.word	7
 490 00ac 1C440048 		.word	1207976988
 491 00b0 00400048 		.word	1207975936
 492 00b4 B8400048 		.word	1207976120
 493 00b8 16000000 		.word	22
 494 00bc 1200     		.short	18
 495 00be 0000     		.space	2
 496 00c0 08000000 		.word	8
 497 00c4 20440048 		.word	1207976992
 498 00c8 00400044 		.word	1140867072
 499 00cc 10400044 		.word	1140867088
 500 00d0 00000000 		.word	0
 501 00d4 3800     		.short	56
 502 00d6 0000     		.space	2
 503 00d8 09000000 		.word	9
 504 00dc 24440048 		.word	1207976996
 505 00e0 00400044 		.word	1140867072
 506 00e4 28400044 		.word	1140867112
 507 00e8 06000000 		.word	6
 508 00ec 3900     		.short	57
 509 00ee 0000     		.space	2
 510 00f0 0A000000 		.word	10
 511 00f4 28440048 		.word	1207977000
 512 00f8 00400044 		.word	1140867072
 513 00fc 40400044 		.word	1140867136
 514 0100 10000000 		.word	16
 515 0104 3A00     		.short	58
 516 0106 0000     		.space	2
 517 0108 0B000000 		.word	11
 518 010c 2C440048 		.word	1207977004
 519 0110 00400044 		.word	1140867072
 520 0114 58400044 		.word	1140867160
 521 0118 16000000 		.word	22
 522 011c 3B00     		.short	59
 523 011e 0000     		.space	2
 524 0120 0C000000 		.word	12
 525 0124 30440048 		.word	1207977008
 526 0128 00400044 		.word	1140867072
 527 012c 70400044 		.word	1140867184
 528 0130 00000000 		.word	0
 529 0134 3C00     		.short	60
 530 0136 0000     		.space	2
 531 0138 0D000000 		.word	13
 532 013c 34440048 		.word	1207977012
 533 0140 00400044 		.word	1140867072
 534 0144 88400044 		.word	1140867208
 535 0148 06000000 		.word	6
 536 014c 3D00     		.short	61
 537 014e 0000     		.space	2
 538 0150 0E000000 		.word	14
 539 0154 38440048 		.word	1207977016
 540 0158 00400044 		.word	1140867072
 541 015c A0400044 		.word	1140867232
 542 0160 10000000 		.word	16
 543 0164 3E00     		.short	62
 544 0166 0000     		.space	2
 545 0168 0F000000 		.word	15
 546 016c 3C440048 		.word	1207977020
 547 0170 00400044 		.word	1140867072
 548 0174 B8400044 		.word	1140867256
 549 0178 16000000 		.word	22
 550 017c 3F00     		.short	63
 551 017e 0000     		.space	2
 552              		.section	.bss.dma,"aw",%nobits
 553              		.align	2
 556              	dma:
 557 0000 00000000 		.space	132
 557      00000000 
 557      00000000 
 557      00000000 
 557      00000000 
 558              		.section	.text.dma_serve_interrupt,"ax",%progbits
 559              		.align	1
 560              		.p2align 4,,15
 561              		.syntax unified
 562              		.thumb
 563              		.thumb_func
 565              	dma_serve_interrupt:
 566              	.LFB416:
 567              		.file 5 "Modules/Drivers/System/DMA/src/dma.c"
   1:Modules/Drivers/System/DMA/src/dma.c **** /****************************************************************************
   2:Modules/Drivers/System/DMA/src/dma.c ****  *
   3:Modules/Drivers/System/DMA/src/dma.c ****  * Copyright (c) 2022 STMicroelectronics - All Rights Reserved
   4:Modules/Drivers/System/DMA/src/dma.c ****  *
   5:Modules/Drivers/System/DMA/src/dma.c ****  * License terms: STMicroelectronics Proprietary in accordance with licensing
   6:Modules/Drivers/System/DMA/src/dma.c ****  * terms SLA0098 at www.st.com.
   7:Modules/Drivers/System/DMA/src/dma.c ****  *
   8:Modules/Drivers/System/DMA/src/dma.c ****  * THIS SOFTWARE IS DISTRIBUTED "AS IS," AND ALL WARRANTIES ARE DISCLAIMED,
   9:Modules/Drivers/System/DMA/src/dma.c ****  * INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  10:Modules/Drivers/System/DMA/src/dma.c ****  *
  11:Modules/Drivers/System/DMA/src/dma.c ****  *****************************************************************************/
  12:Modules/Drivers/System/DMA/src/dma.c **** /**
  13:Modules/Drivers/System/DMA/src/dma.c ****  * @file    dma.c
  14:Modules/Drivers/System/DMA/src/dma.c ****  * @brief   DMA driver source file.
  15:Modules/Drivers/System/DMA/src/dma.c ****  *
  16:Modules/Drivers/System/DMA/src/dma.c ****  * @addtogroup DRIVERS
  17:Modules/Drivers/System/DMA/src/dma.c ****  * @addtogroup SYSTEM
  18:Modules/Drivers/System/DMA/src/dma.c ****  * @ingroup DRIVERS
  19:Modules/Drivers/System/DMA/src/dma.c ****  * @addtogroup DMA
  20:Modules/Drivers/System/DMA/src/dma.c ****  * @ingroup SYSTEM
  21:Modules/Drivers/System/DMA/src/dma.c ****  * @{
  22:Modules/Drivers/System/DMA/src/dma.c ****  */
  23:Modules/Drivers/System/DMA/src/dma.c **** 
  24:Modules/Drivers/System/DMA/src/dma.c **** #include "dma.h"
  25:Modules/Drivers/System/DMA/src/dma.c **** 
  26:Modules/Drivers/System/DMA/src/dma.c **** /*===========================================================================*/
  27:Modules/Drivers/System/DMA/src/dma.c **** /* Module local definitions.                                                 */
  28:Modules/Drivers/System/DMA/src/dma.c **** /*===========================================================================*/
  29:Modules/Drivers/System/DMA/src/dma.c **** 
  30:Modules/Drivers/System/DMA/src/dma.c **** #define DMA_SCR_RESET_VALUE             0x00000000U
  31:Modules/Drivers/System/DMA/src/dma.c **** 
  32:Modules/Drivers/System/DMA/src/dma.c **** /*===========================================================================*/
  33:Modules/Drivers/System/DMA/src/dma.c **** /* Module exported variables.                                                */
  34:Modules/Drivers/System/DMA/src/dma.c **** /*===========================================================================*/
  35:Modules/Drivers/System/DMA/src/dma.c **** 
  36:Modules/Drivers/System/DMA/src/dma.c **** /*===========================================================================*/
  37:Modules/Drivers/System/DMA/src/dma.c **** /* Module local types.                                                       */
  38:Modules/Drivers/System/DMA/src/dma.c **** /*===========================================================================*/
  39:Modules/Drivers/System/DMA/src/dma.c **** 
  40:Modules/Drivers/System/DMA/src/dma.c **** /*===========================================================================*/
  41:Modules/Drivers/System/DMA/src/dma.c **** /* Module local variables.                                                   */
  42:Modules/Drivers/System/DMA/src/dma.c **** /*===========================================================================*/
  43:Modules/Drivers/System/DMA/src/dma.c **** 
  44:Modules/Drivers/System/DMA/src/dma.c **** /**
  45:Modules/Drivers/System/DMA/src/dma.c ****  * @brief   DMA stream descriptors.
  46:Modules/Drivers/System/DMA/src/dma.c ****  */
  47:Modules/Drivers/System/DMA/src/dma.c **** static const dma_descriptor_t dma_descriptors[DMA_NUM_STREAMS] = {
  48:Modules/Drivers/System/DMA/src/dma.c ****     {0U,  DMAMUX1_Channel0,  DMA1, DMA1_Stream0, 0U,  IRQ_DMA1_ST0_VECTOR},
  49:Modules/Drivers/System/DMA/src/dma.c ****     {1U,  DMAMUX1_Channel1,  DMA1, DMA1_Stream1, 6U,  IRQ_DMA1_ST1_VECTOR},
  50:Modules/Drivers/System/DMA/src/dma.c ****     {2U,  DMAMUX1_Channel2,  DMA1, DMA1_Stream2, 16U, IRQ_DMA1_ST2_VECTOR},
  51:Modules/Drivers/System/DMA/src/dma.c ****     {3U,  DMAMUX1_Channel3,  DMA1, DMA1_Stream3, 22U, IRQ_DMA1_ST3_VECTOR},
  52:Modules/Drivers/System/DMA/src/dma.c ****     {4U,  DMAMUX1_Channel4,  DMA1, DMA1_Stream4, 0U,  IRQ_DMA1_ST4_VECTOR},
  53:Modules/Drivers/System/DMA/src/dma.c ****     {5U,  DMAMUX1_Channel5,  DMA1, DMA1_Stream5, 6U,  IRQ_DMA1_ST5_VECTOR},
  54:Modules/Drivers/System/DMA/src/dma.c ****     {6U,  DMAMUX1_Channel6,  DMA1, DMA1_Stream6, 16U, IRQ_DMA1_ST6_VECTOR},
  55:Modules/Drivers/System/DMA/src/dma.c ****     {7U,  DMAMUX1_Channel7,  DMA1, DMA1_Stream7, 22U, IRQ_DMA1_ST7_VECTOR},
  56:Modules/Drivers/System/DMA/src/dma.c ****     {8U,  DMAMUX1_Channel8,  DMA2, DMA2_Stream0, 0U,  IRQ_DMA2_ST0_VECTOR},
  57:Modules/Drivers/System/DMA/src/dma.c ****     {9U,  DMAMUX1_Channel9,  DMA2, DMA2_Stream1, 6U,  IRQ_DMA2_ST1_VECTOR},
  58:Modules/Drivers/System/DMA/src/dma.c ****     {10U, DMAMUX1_Channel10, DMA2, DMA2_Stream2, 16U, IRQ_DMA2_ST2_VECTOR},
  59:Modules/Drivers/System/DMA/src/dma.c ****     {11U, DMAMUX1_Channel11, DMA2, DMA2_Stream3, 22U, IRQ_DMA2_ST3_VECTOR},
  60:Modules/Drivers/System/DMA/src/dma.c ****     {12U, DMAMUX1_Channel12, DMA2, DMA2_Stream4, 0U,  IRQ_DMA2_ST4_VECTOR},
  61:Modules/Drivers/System/DMA/src/dma.c ****     {13U, DMAMUX1_Channel13, DMA2, DMA2_Stream5, 6U,  IRQ_DMA2_ST5_VECTOR},
  62:Modules/Drivers/System/DMA/src/dma.c ****     {14U, DMAMUX1_Channel14, DMA2, DMA2_Stream6, 16U, IRQ_DMA2_ST6_VECTOR},
  63:Modules/Drivers/System/DMA/src/dma.c ****     {15U, DMAMUX1_Channel15, DMA2, DMA2_Stream7, 22U, IRQ_DMA2_ST7_VECTOR}
  64:Modules/Drivers/System/DMA/src/dma.c **** };
  65:Modules/Drivers/System/DMA/src/dma.c **** 
  66:Modules/Drivers/System/DMA/src/dma.c **** /**
  67:Modules/Drivers/System/DMA/src/dma.c ****  * @brief   Local DMA data instance.
  68:Modules/Drivers/System/DMA/src/dma.c ****  */
  69:Modules/Drivers/System/DMA/src/dma.c **** static struct {
  70:Modules/Drivers/System/DMA/src/dma.c ****     /**
  71:Modules/Drivers/System/DMA/src/dma.c ****      * @brief   Mask of taken streams.
  72:Modules/Drivers/System/DMA/src/dma.c ****      */
  73:Modules/Drivers/System/DMA/src/dma.c ****     uint32_t      taken;
  74:Modules/Drivers/System/DMA/src/dma.c ****     /**
  75:Modules/Drivers/System/DMA/src/dma.c ****      * @brief   Callbacks table.
  76:Modules/Drivers/System/DMA/src/dma.c ****      */
  77:Modules/Drivers/System/DMA/src/dma.c ****     struct {
  78:Modules/Drivers/System/DMA/src/dma.c ****         /**
  79:Modules/Drivers/System/DMA/src/dma.c ****          * @brief   DMA callback function.
  80:Modules/Drivers/System/DMA/src/dma.c ****          */
  81:Modules/Drivers/System/DMA/src/dma.c ****         dma_callback_t    cb;
  82:Modules/Drivers/System/DMA/src/dma.c ****         /**
  83:Modules/Drivers/System/DMA/src/dma.c ****          * @brief   DMA callback parameter.
  84:Modules/Drivers/System/DMA/src/dma.c ****          */
  85:Modules/Drivers/System/DMA/src/dma.c ****         void              *arg;
  86:Modules/Drivers/System/DMA/src/dma.c ****     } streams[DMA_NUM_STREAMS];
  87:Modules/Drivers/System/DMA/src/dma.c **** } dma;
  88:Modules/Drivers/System/DMA/src/dma.c **** 
  89:Modules/Drivers/System/DMA/src/dma.c **** /*===========================================================================*/
  90:Modules/Drivers/System/DMA/src/dma.c **** /* Local function prototypes                                                 */
  91:Modules/Drivers/System/DMA/src/dma.c **** /*===========================================================================*/
  92:Modules/Drivers/System/DMA/src/dma.c **** 
  93:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA1_ST0_HANDLER);
  94:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA1_ST1_HANDLER);
  95:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA1_ST2_HANDLER);
  96:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA1_ST3_HANDLER);
  97:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA1_ST4_HANDLER);
  98:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA1_ST5_HANDLER);
  99:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA1_ST6_HANDLER);
 100:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA1_ST7_HANDLER);
 101:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA2_ST0_HANDLER);
 102:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA2_ST1_HANDLER);
 103:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA2_ST2_HANDLER);
 104:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA2_ST3_HANDLER);
 105:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA2_ST4_HANDLER);
 106:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA2_ST5_HANDLER);
 107:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA2_ST6_HANDLER);
 108:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA2_ST7_HANDLER);
 109:Modules/Drivers/System/DMA/src/dma.c **** 
 110:Modules/Drivers/System/DMA/src/dma.c **** /*===========================================================================*/
 111:Modules/Drivers/System/DMA/src/dma.c **** /* Module local functions.                                                   */
 112:Modules/Drivers/System/DMA/src/dma.c **** /*===========================================================================*/
 113:Modules/Drivers/System/DMA/src/dma.c **** 
 114:Modules/Drivers/System/DMA/src/dma.c **** /**
 115:Modules/Drivers/System/DMA/src/dma.c ****  * @brief   DMA Interrupt handler.
 116:Modules/Drivers/System/DMA/src/dma.c ****  *
 117:Modules/Drivers/System/DMA/src/dma.c ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 118:Modules/Drivers/System/DMA/src/dma.c ****  *
 119:Modules/Drivers/System/DMA/src/dma.c ****  * @notapi
 120:Modules/Drivers/System/DMA/src/dma.c ****  */
 121:Modules/Drivers/System/DMA/src/dma.c **** static void dma_serve_interrupt(const dma_descriptor_t *ddp) {
 568              		.loc 5 121 62
 569              		.cfi_startproc
 570              		@ args = 0, pretend = 0, frame = 16
 571              		@ frame_needed = 0, uses_anonymous_args = 0
 572 0000 00B5     		push	{lr}
 573              		.cfi_def_cfa_offset 4
 574              		.cfi_offset 14, -4
 575 0002 85B0     		sub	sp, sp, #20
 576              		.cfi_def_cfa_offset 24
 577 0004 0190     		str	r0, [sp, #4]
 122:Modules/Drivers/System/DMA/src/dma.c **** 
 123:Modules/Drivers/System/DMA/src/dma.c ****     uint32_t sts;
 124:Modules/Drivers/System/DMA/src/dma.c **** 
 125:Modules/Drivers/System/DMA/src/dma.c ****     if ((ddp->stream <= 3U) ||
 578              		.loc 5 125 13
 579 0006 019B     		ldr	r3, [sp, #4]
 580 0008 1B68     		ldr	r3, [r3]
 581              		.loc 5 125 8
 582 000a 032B     		cmp	r3, #3
 583 000c 07D9     		bls	.L26
 126:Modules/Drivers/System/DMA/src/dma.c ****         (ddp->stream >= 8U && ddp->stream <= 11U)) {
 584              		.loc 5 126 13 discriminator 1
 585 000e 019B     		ldr	r3, [sp, #4]
 586 0010 1B68     		ldr	r3, [r3]
 125:Modules/Drivers/System/DMA/src/dma.c ****         (ddp->stream >= 8U && ddp->stream <= 11U)) {
 587              		.loc 5 125 29 discriminator 1
 588 0012 072B     		cmp	r3, #7
 589 0014 0ED9     		bls	.L27
 590              		.loc 5 126 34
 591 0016 019B     		ldr	r3, [sp, #4]
 592 0018 1B68     		ldr	r3, [r3]
 593              		.loc 5 126 28
 594 001a 0B2B     		cmp	r3, #11
 595 001c 0AD8     		bhi	.L27
 596              	.L26:
 127:Modules/Drivers/System/DMA/src/dma.c ****         sts = (ddp->dma->LISR >> ddp->ish) & DMA_STATUS_MASK;
 597              		.loc 5 127 19
 598 001e 019B     		ldr	r3, [sp, #4]
 599 0020 9B68     		ldr	r3, [r3, #8]
 600              		.loc 5 127 24
 601 0022 1A68     		ldr	r2, [r3]
 602              		.loc 5 127 37
 603 0024 019B     		ldr	r3, [sp, #4]
 604 0026 1B69     		ldr	r3, [r3, #16]
 605              		.loc 5 127 31
 606 0028 22FA03F3 		lsr	r3, r2, r3
 607              		.loc 5 127 13
 608 002c 03F03D03 		and	r3, r3, #61
 609 0030 0393     		str	r3, [sp, #12]
 610 0032 09E0     		b	.L28
 611              	.L27:
 128:Modules/Drivers/System/DMA/src/dma.c ****     } else {
 129:Modules/Drivers/System/DMA/src/dma.c ****         sts = (ddp->dma->HISR >> ddp->ish) & DMA_STATUS_MASK;
 612              		.loc 5 129 19
 613 0034 019B     		ldr	r3, [sp, #4]
 614 0036 9B68     		ldr	r3, [r3, #8]
 615              		.loc 5 129 24
 616 0038 5A68     		ldr	r2, [r3, #4]
 617              		.loc 5 129 37
 618 003a 019B     		ldr	r3, [sp, #4]
 619 003c 1B69     		ldr	r3, [r3, #16]
 620              		.loc 5 129 31
 621 003e 22FA03F3 		lsr	r3, r2, r3
 622              		.loc 5 129 13
 623 0042 03F03D03 		and	r3, r3, #61
 624 0046 0393     		str	r3, [sp, #12]
 625              	.L28:
 130:Modules/Drivers/System/DMA/src/dma.c ****     }
 131:Modules/Drivers/System/DMA/src/dma.c ****     /* Compare bits TCIFx, HTIFx, TEIFx, DMEIFx in register LISR or HISR with 
 132:Modules/Drivers/System/DMA/src/dma.c ****        bits TCIE, HTIE, TEIE, DMEIE in register SxCR */
 133:Modules/Drivers/System/DMA/src/dma.c ****     if (((sts >> 2U) & (ddp->dmast->SxCR >> 1U)) != 0U) {
 626              		.loc 5 133 15
 627 0048 039B     		ldr	r3, [sp, #12]
 628 004a 9A08     		lsrs	r2, r3, #2
 629              		.loc 5 133 28
 630 004c 019B     		ldr	r3, [sp, #4]
 631 004e DB68     		ldr	r3, [r3, #12]
 632              		.loc 5 133 35
 633 0050 1B68     		ldr	r3, [r3]
 634              		.loc 5 133 42
 635 0052 5B08     		lsrs	r3, r3, #1
 636              		.loc 5 133 22
 637 0054 1340     		ands	r3, r3, r2
 638              		.loc 5 133 8
 639 0056 002B     		cmp	r3, #0
 640 0058 33D0     		beq	.L33
 134:Modules/Drivers/System/DMA/src/dma.c ****         if ((ddp->stream <= 3U) ||
 641              		.loc 5 134 17
 642 005a 019B     		ldr	r3, [sp, #4]
 643 005c 1B68     		ldr	r3, [r3]
 644              		.loc 5 134 12
 645 005e 032B     		cmp	r3, #3
 646 0060 07D9     		bls	.L30
 135:Modules/Drivers/System/DMA/src/dma.c ****             (ddp->stream >= 8U && ddp->stream <= 11U)) {
 647              		.loc 5 135 17 discriminator 1
 648 0062 019B     		ldr	r3, [sp, #4]
 649 0064 1B68     		ldr	r3, [r3]
 134:Modules/Drivers/System/DMA/src/dma.c ****         if ((ddp->stream <= 3U) ||
 650              		.loc 5 134 33 discriminator 1
 651 0066 072B     		cmp	r3, #7
 652 0068 0CD9     		bls	.L31
 653              		.loc 5 135 38
 654 006a 019B     		ldr	r3, [sp, #4]
 655 006c 1B68     		ldr	r3, [r3]
 656              		.loc 5 135 32
 657 006e 0B2B     		cmp	r3, #11
 658 0070 08D8     		bhi	.L31
 659              	.L30:
 136:Modules/Drivers/System/DMA/src/dma.c ****             ddp->dma->LIFCR = sts << ddp->ish;
 660              		.loc 5 136 41
 661 0072 019B     		ldr	r3, [sp, #4]
 662 0074 1A69     		ldr	r2, [r3, #16]
 663              		.loc 5 136 16
 664 0076 019B     		ldr	r3, [sp, #4]
 665 0078 9B68     		ldr	r3, [r3, #8]
 666              		.loc 5 136 35
 667 007a 0399     		ldr	r1, [sp, #12]
 668 007c 01FA02F2 		lsl	r2, r1, r2
 669              		.loc 5 136 29
 670 0080 9A60     		str	r2, [r3, #8]
 671 0082 07E0     		b	.L32
 672              	.L31:
 137:Modules/Drivers/System/DMA/src/dma.c ****         } else {
 138:Modules/Drivers/System/DMA/src/dma.c ****             ddp->dma->HIFCR = sts << ddp->ish;
 673              		.loc 5 138 41
 674 0084 019B     		ldr	r3, [sp, #4]
 675 0086 1A69     		ldr	r2, [r3, #16]
 676              		.loc 5 138 16
 677 0088 019B     		ldr	r3, [sp, #4]
 678 008a 9B68     		ldr	r3, [r3, #8]
 679              		.loc 5 138 35
 680 008c 0399     		ldr	r1, [sp, #12]
 681 008e 01FA02F2 		lsl	r2, r1, r2
 682              		.loc 5 138 29
 683 0092 DA60     		str	r2, [r3, #12]
 684              	.L32:
 139:Modules/Drivers/System/DMA/src/dma.c ****         }
 140:Modules/Drivers/System/DMA/src/dma.c ****         if (dma.streams[ddp->stream].cb != NULL) {
 685              		.loc 5 140 28
 686 0094 019B     		ldr	r3, [sp, #4]
 687 0096 1B68     		ldr	r3, [r3]
 688              		.loc 5 140 37
 689 0098 0C4A     		ldr	r2, .L34
 690 009a DB00     		lsls	r3, r3, #3
 691 009c 1344     		add	r3, r3, r2
 692 009e 5B68     		ldr	r3, [r3, #4]
 693              		.loc 5 140 12
 694 00a0 002B     		cmp	r3, #0
 695 00a2 0ED0     		beq	.L33
 141:Modules/Drivers/System/DMA/src/dma.c ****             dma.streams[ddp->stream].cb(dma.streams[ddp->stream].arg, sts);
 696              		.loc 5 141 28
 697 00a4 019B     		ldr	r3, [sp, #4]
 698 00a6 1B68     		ldr	r3, [r3]
 699              		.loc 5 141 37
 700 00a8 084A     		ldr	r2, .L34
 701 00aa DB00     		lsls	r3, r3, #3
 702 00ac 1344     		add	r3, r3, r2
 703 00ae 5A68     		ldr	r2, [r3, #4]
 704              		.loc 5 141 56
 705 00b0 019B     		ldr	r3, [sp, #4]
 706 00b2 1B68     		ldr	r3, [r3]
 707              		.loc 5 141 13
 708 00b4 0549     		ldr	r1, .L34
 709 00b6 DB00     		lsls	r3, r3, #3
 710 00b8 0B44     		add	r3, r3, r1
 711 00ba 9B68     		ldr	r3, [r3, #8]
 712 00bc 0399     		ldr	r1, [sp, #12]
 713 00be 1846     		mov	r0, r3
 714 00c0 9047     		blx	r2
 715              	.LVL0:
 716              	.L33:
 142:Modules/Drivers/System/DMA/src/dma.c ****         }
 143:Modules/Drivers/System/DMA/src/dma.c ****     }
 144:Modules/Drivers/System/DMA/src/dma.c **** }
 717              		.loc 5 144 1
 718 00c2 00BF     		nop
 719 00c4 05B0     		add	sp, sp, #20
 720              		.cfi_def_cfa_offset 4
 721              		@ sp needed
 722 00c6 5DF804FB 		ldr	pc, [sp], #4
 723              	.L35:
 724 00ca 00BF     		.align	2
 725              	.L34:
 726 00cc 00000000 		.word	dma
 727              		.cfi_endproc
 728              	.LFE416:
 730              		.section	.text.Vector6C,"ax",%progbits
 731              		.align	1
 732              		.p2align 4,,15
 733              		.global	Vector6C
 734              		.syntax unified
 735              		.thumb
 736              		.thumb_func
 738              	Vector6C:
 739              	.LFB417:
 145:Modules/Drivers/System/DMA/src/dma.c **** 
 146:Modules/Drivers/System/DMA/src/dma.c **** /**
 147:Modules/Drivers/System/DMA/src/dma.c ****  * @brief   DMA1 stream 0 ISR.
 148:Modules/Drivers/System/DMA/src/dma.c ****  *
 149:Modules/Drivers/System/DMA/src/dma.c ****  * @isr
 150:Modules/Drivers/System/DMA/src/dma.c ****  */
 151:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA1_ST0_HANDLER) {
 740              		.loc 5 151 35
 741              		.cfi_startproc
 742              		@ args = 0, pretend = 0, frame = 0
 743              		@ frame_needed = 0, uses_anonymous_args = 0
 744 0000 08B5     		push	{r3, lr}
 745              		.cfi_def_cfa_offset 8
 746              		.cfi_offset 3, -8
 747              		.cfi_offset 14, -4
 152:Modules/Drivers/System/DMA/src/dma.c **** 
 153:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_PROLOGUE();
 154:Modules/Drivers/System/DMA/src/dma.c **** 
 155:Modules/Drivers/System/DMA/src/dma.c ****     dma_serve_interrupt(&dma_descriptors[DMA1_STREAM0_ID]);
 748              		.loc 5 155 5
 749 0002 0248     		ldr	r0, .L37
 750 0004 FFF7FEFF 		bl	dma_serve_interrupt
 156:Modules/Drivers/System/DMA/src/dma.c **** 
 157:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_EPILOGUE();
 158:Modules/Drivers/System/DMA/src/dma.c **** }
 751              		.loc 5 158 1
 752 0008 00BF     		nop
 753 000a 08BD     		pop	{r3, pc}
 754              	.L38:
 755              		.align	2
 756              	.L37:
 757 000c 00000000 		.word	dma_descriptors
 758              		.cfi_endproc
 759              	.LFE417:
 761              		.section	.text.Vector70,"ax",%progbits
 762              		.align	1
 763              		.p2align 4,,15
 764              		.global	Vector70
 765              		.syntax unified
 766              		.thumb
 767              		.thumb_func
 769              	Vector70:
 770              	.LFB418:
 159:Modules/Drivers/System/DMA/src/dma.c **** 
 160:Modules/Drivers/System/DMA/src/dma.c **** /**
 161:Modules/Drivers/System/DMA/src/dma.c ****  * @brief   DMA1 stream 1 ISR.
 162:Modules/Drivers/System/DMA/src/dma.c ****  *
 163:Modules/Drivers/System/DMA/src/dma.c ****  * @isr
 164:Modules/Drivers/System/DMA/src/dma.c ****  */
 165:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA1_ST1_HANDLER) {
 771              		.loc 5 165 35
 772              		.cfi_startproc
 773              		@ args = 0, pretend = 0, frame = 0
 774              		@ frame_needed = 0, uses_anonymous_args = 0
 775 0000 08B5     		push	{r3, lr}
 776              		.cfi_def_cfa_offset 8
 777              		.cfi_offset 3, -8
 778              		.cfi_offset 14, -4
 166:Modules/Drivers/System/DMA/src/dma.c **** 
 167:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_PROLOGUE();
 168:Modules/Drivers/System/DMA/src/dma.c **** 
 169:Modules/Drivers/System/DMA/src/dma.c ****     dma_serve_interrupt(&dma_descriptors[DMA1_STREAM1_ID]);
 779              		.loc 5 169 5
 780 0002 0248     		ldr	r0, .L40
 781 0004 FFF7FEFF 		bl	dma_serve_interrupt
 170:Modules/Drivers/System/DMA/src/dma.c **** 
 171:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_EPILOGUE();
 172:Modules/Drivers/System/DMA/src/dma.c **** }
 782              		.loc 5 172 1
 783 0008 00BF     		nop
 784 000a 08BD     		pop	{r3, pc}
 785              	.L41:
 786              		.align	2
 787              	.L40:
 788 000c 18000000 		.word	dma_descriptors+24
 789              		.cfi_endproc
 790              	.LFE418:
 792              		.section	.text.Vector74,"ax",%progbits
 793              		.align	1
 794              		.p2align 4,,15
 795              		.global	Vector74
 796              		.syntax unified
 797              		.thumb
 798              		.thumb_func
 800              	Vector74:
 801              	.LFB419:
 173:Modules/Drivers/System/DMA/src/dma.c **** 
 174:Modules/Drivers/System/DMA/src/dma.c **** /**
 175:Modules/Drivers/System/DMA/src/dma.c ****  * @brief   DMA1 stream 2 ISR.
 176:Modules/Drivers/System/DMA/src/dma.c ****  *
 177:Modules/Drivers/System/DMA/src/dma.c ****  * @isr
 178:Modules/Drivers/System/DMA/src/dma.c ****  */
 179:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA1_ST2_HANDLER) {
 802              		.loc 5 179 35
 803              		.cfi_startproc
 804              		@ args = 0, pretend = 0, frame = 0
 805              		@ frame_needed = 0, uses_anonymous_args = 0
 806 0000 08B5     		push	{r3, lr}
 807              		.cfi_def_cfa_offset 8
 808              		.cfi_offset 3, -8
 809              		.cfi_offset 14, -4
 180:Modules/Drivers/System/DMA/src/dma.c **** 
 181:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_PROLOGUE();
 182:Modules/Drivers/System/DMA/src/dma.c **** 
 183:Modules/Drivers/System/DMA/src/dma.c ****     dma_serve_interrupt(&dma_descriptors[DMA1_STREAM2_ID]);
 810              		.loc 5 183 5
 811 0002 0248     		ldr	r0, .L43
 812 0004 FFF7FEFF 		bl	dma_serve_interrupt
 184:Modules/Drivers/System/DMA/src/dma.c **** 
 185:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_EPILOGUE();
 186:Modules/Drivers/System/DMA/src/dma.c **** }
 813              		.loc 5 186 1
 814 0008 00BF     		nop
 815 000a 08BD     		pop	{r3, pc}
 816              	.L44:
 817              		.align	2
 818              	.L43:
 819 000c 30000000 		.word	dma_descriptors+48
 820              		.cfi_endproc
 821              	.LFE419:
 823              		.section	.text.Vector78,"ax",%progbits
 824              		.align	1
 825              		.p2align 4,,15
 826              		.global	Vector78
 827              		.syntax unified
 828              		.thumb
 829              		.thumb_func
 831              	Vector78:
 832              	.LFB420:
 187:Modules/Drivers/System/DMA/src/dma.c **** 
 188:Modules/Drivers/System/DMA/src/dma.c **** /**
 189:Modules/Drivers/System/DMA/src/dma.c ****  * @brief   DMA1 stream 3 ISR.
 190:Modules/Drivers/System/DMA/src/dma.c ****  *
 191:Modules/Drivers/System/DMA/src/dma.c ****  * @isr
 192:Modules/Drivers/System/DMA/src/dma.c ****  */
 193:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA1_ST3_HANDLER) {
 833              		.loc 5 193 35
 834              		.cfi_startproc
 835              		@ args = 0, pretend = 0, frame = 0
 836              		@ frame_needed = 0, uses_anonymous_args = 0
 837 0000 08B5     		push	{r3, lr}
 838              		.cfi_def_cfa_offset 8
 839              		.cfi_offset 3, -8
 840              		.cfi_offset 14, -4
 194:Modules/Drivers/System/DMA/src/dma.c **** 
 195:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_PROLOGUE();
 196:Modules/Drivers/System/DMA/src/dma.c **** 
 197:Modules/Drivers/System/DMA/src/dma.c ****     dma_serve_interrupt(&dma_descriptors[DMA1_STREAM3_ID]);
 841              		.loc 5 197 5
 842 0002 0248     		ldr	r0, .L46
 843 0004 FFF7FEFF 		bl	dma_serve_interrupt
 198:Modules/Drivers/System/DMA/src/dma.c **** 
 199:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_EPILOGUE();
 200:Modules/Drivers/System/DMA/src/dma.c **** }
 844              		.loc 5 200 1
 845 0008 00BF     		nop
 846 000a 08BD     		pop	{r3, pc}
 847              	.L47:
 848              		.align	2
 849              	.L46:
 850 000c 48000000 		.word	dma_descriptors+72
 851              		.cfi_endproc
 852              	.LFE420:
 854              		.section	.text.Vector7C,"ax",%progbits
 855              		.align	1
 856              		.p2align 4,,15
 857              		.global	Vector7C
 858              		.syntax unified
 859              		.thumb
 860              		.thumb_func
 862              	Vector7C:
 863              	.LFB421:
 201:Modules/Drivers/System/DMA/src/dma.c **** 
 202:Modules/Drivers/System/DMA/src/dma.c **** /**
 203:Modules/Drivers/System/DMA/src/dma.c ****  * @brief   DMA1 stream 4 ISR.
 204:Modules/Drivers/System/DMA/src/dma.c ****  *
 205:Modules/Drivers/System/DMA/src/dma.c ****  * @isr
 206:Modules/Drivers/System/DMA/src/dma.c ****  */
 207:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA1_ST4_HANDLER) {
 864              		.loc 5 207 35
 865              		.cfi_startproc
 866              		@ args = 0, pretend = 0, frame = 0
 867              		@ frame_needed = 0, uses_anonymous_args = 0
 868 0000 08B5     		push	{r3, lr}
 869              		.cfi_def_cfa_offset 8
 870              		.cfi_offset 3, -8
 871              		.cfi_offset 14, -4
 208:Modules/Drivers/System/DMA/src/dma.c **** 
 209:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_PROLOGUE();
 210:Modules/Drivers/System/DMA/src/dma.c **** 
 211:Modules/Drivers/System/DMA/src/dma.c ****     dma_serve_interrupt(&dma_descriptors[DMA1_STREAM4_ID]);
 872              		.loc 5 211 5
 873 0002 0248     		ldr	r0, .L49
 874 0004 FFF7FEFF 		bl	dma_serve_interrupt
 212:Modules/Drivers/System/DMA/src/dma.c **** 
 213:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_EPILOGUE();
 214:Modules/Drivers/System/DMA/src/dma.c **** }
 875              		.loc 5 214 1
 876 0008 00BF     		nop
 877 000a 08BD     		pop	{r3, pc}
 878              	.L50:
 879              		.align	2
 880              	.L49:
 881 000c 60000000 		.word	dma_descriptors+96
 882              		.cfi_endproc
 883              	.LFE421:
 885              		.section	.text.Vector80,"ax",%progbits
 886              		.align	1
 887              		.p2align 4,,15
 888              		.global	Vector80
 889              		.syntax unified
 890              		.thumb
 891              		.thumb_func
 893              	Vector80:
 894              	.LFB422:
 215:Modules/Drivers/System/DMA/src/dma.c **** 
 216:Modules/Drivers/System/DMA/src/dma.c **** /**
 217:Modules/Drivers/System/DMA/src/dma.c ****  * @brief   DMA1 stream 5 ISR.
 218:Modules/Drivers/System/DMA/src/dma.c ****  *
 219:Modules/Drivers/System/DMA/src/dma.c ****  * @isr
 220:Modules/Drivers/System/DMA/src/dma.c ****  */
 221:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA1_ST5_HANDLER) {
 895              		.loc 5 221 35
 896              		.cfi_startproc
 897              		@ args = 0, pretend = 0, frame = 0
 898              		@ frame_needed = 0, uses_anonymous_args = 0
 899 0000 08B5     		push	{r3, lr}
 900              		.cfi_def_cfa_offset 8
 901              		.cfi_offset 3, -8
 902              		.cfi_offset 14, -4
 222:Modules/Drivers/System/DMA/src/dma.c **** 
 223:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_PROLOGUE();
 224:Modules/Drivers/System/DMA/src/dma.c **** 
 225:Modules/Drivers/System/DMA/src/dma.c ****     dma_serve_interrupt(&dma_descriptors[DMA1_STREAM5_ID]);
 903              		.loc 5 225 5
 904 0002 0248     		ldr	r0, .L52
 905 0004 FFF7FEFF 		bl	dma_serve_interrupt
 226:Modules/Drivers/System/DMA/src/dma.c **** 
 227:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_EPILOGUE();
 228:Modules/Drivers/System/DMA/src/dma.c **** }
 906              		.loc 5 228 1
 907 0008 00BF     		nop
 908 000a 08BD     		pop	{r3, pc}
 909              	.L53:
 910              		.align	2
 911              	.L52:
 912 000c 78000000 		.word	dma_descriptors+120
 913              		.cfi_endproc
 914              	.LFE422:
 916              		.section	.text.Vector84,"ax",%progbits
 917              		.align	1
 918              		.p2align 4,,15
 919              		.global	Vector84
 920              		.syntax unified
 921              		.thumb
 922              		.thumb_func
 924              	Vector84:
 925              	.LFB423:
 229:Modules/Drivers/System/DMA/src/dma.c **** 
 230:Modules/Drivers/System/DMA/src/dma.c **** /**
 231:Modules/Drivers/System/DMA/src/dma.c ****  * @brief   DMA1 stream 6 ISR.
 232:Modules/Drivers/System/DMA/src/dma.c ****  *
 233:Modules/Drivers/System/DMA/src/dma.c ****  * @isr
 234:Modules/Drivers/System/DMA/src/dma.c ****  */
 235:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA1_ST6_HANDLER) {
 926              		.loc 5 235 35
 927              		.cfi_startproc
 928              		@ args = 0, pretend = 0, frame = 0
 929              		@ frame_needed = 0, uses_anonymous_args = 0
 930 0000 08B5     		push	{r3, lr}
 931              		.cfi_def_cfa_offset 8
 932              		.cfi_offset 3, -8
 933              		.cfi_offset 14, -4
 236:Modules/Drivers/System/DMA/src/dma.c **** 
 237:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_PROLOGUE();
 238:Modules/Drivers/System/DMA/src/dma.c **** 
 239:Modules/Drivers/System/DMA/src/dma.c ****     dma_serve_interrupt(&dma_descriptors[DMA1_STREAM6_ID]);
 934              		.loc 5 239 5
 935 0002 0248     		ldr	r0, .L55
 936 0004 FFF7FEFF 		bl	dma_serve_interrupt
 240:Modules/Drivers/System/DMA/src/dma.c **** 
 241:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_EPILOGUE();
 242:Modules/Drivers/System/DMA/src/dma.c **** }
 937              		.loc 5 242 1
 938 0008 00BF     		nop
 939 000a 08BD     		pop	{r3, pc}
 940              	.L56:
 941              		.align	2
 942              	.L55:
 943 000c 90000000 		.word	dma_descriptors+144
 944              		.cfi_endproc
 945              	.LFE423:
 947              		.section	.text.Vector88,"ax",%progbits
 948              		.align	1
 949              		.p2align 4,,15
 950              		.global	Vector88
 951              		.syntax unified
 952              		.thumb
 953              		.thumb_func
 955              	Vector88:
 956              	.LFB424:
 243:Modules/Drivers/System/DMA/src/dma.c **** 
 244:Modules/Drivers/System/DMA/src/dma.c **** /**
 245:Modules/Drivers/System/DMA/src/dma.c ****  * @brief   DMA1 stream 7 ISR.
 246:Modules/Drivers/System/DMA/src/dma.c ****  *
 247:Modules/Drivers/System/DMA/src/dma.c ****  * @isr
 248:Modules/Drivers/System/DMA/src/dma.c ****  */
 249:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA1_ST7_HANDLER) {
 957              		.loc 5 249 35
 958              		.cfi_startproc
 959              		@ args = 0, pretend = 0, frame = 0
 960              		@ frame_needed = 0, uses_anonymous_args = 0
 961 0000 08B5     		push	{r3, lr}
 962              		.cfi_def_cfa_offset 8
 963              		.cfi_offset 3, -8
 964              		.cfi_offset 14, -4
 250:Modules/Drivers/System/DMA/src/dma.c **** 
 251:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_PROLOGUE();
 252:Modules/Drivers/System/DMA/src/dma.c **** 
 253:Modules/Drivers/System/DMA/src/dma.c ****     dma_serve_interrupt(&dma_descriptors[DMA1_STREAM7_ID]);
 965              		.loc 5 253 5
 966 0002 0248     		ldr	r0, .L58
 967 0004 FFF7FEFF 		bl	dma_serve_interrupt
 254:Modules/Drivers/System/DMA/src/dma.c **** 
 255:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_EPILOGUE();
 256:Modules/Drivers/System/DMA/src/dma.c **** }
 968              		.loc 5 256 1
 969 0008 00BF     		nop
 970 000a 08BD     		pop	{r3, pc}
 971              	.L59:
 972              		.align	2
 973              	.L58:
 974 000c A8000000 		.word	dma_descriptors+168
 975              		.cfi_endproc
 976              	.LFE424:
 978              		.section	.text.Vector120,"ax",%progbits
 979              		.align	1
 980              		.p2align 4,,15
 981              		.global	Vector120
 982              		.syntax unified
 983              		.thumb
 984              		.thumb_func
 986              	Vector120:
 987              	.LFB425:
 257:Modules/Drivers/System/DMA/src/dma.c **** 
 258:Modules/Drivers/System/DMA/src/dma.c **** /**
 259:Modules/Drivers/System/DMA/src/dma.c ****  * @brief   DMA2 stream 0 ISR.
 260:Modules/Drivers/System/DMA/src/dma.c ****  *
 261:Modules/Drivers/System/DMA/src/dma.c ****  * @isr
 262:Modules/Drivers/System/DMA/src/dma.c ****  */
 263:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA2_ST0_HANDLER) {
 988              		.loc 5 263 35
 989              		.cfi_startproc
 990              		@ args = 0, pretend = 0, frame = 0
 991              		@ frame_needed = 0, uses_anonymous_args = 0
 992 0000 08B5     		push	{r3, lr}
 993              		.cfi_def_cfa_offset 8
 994              		.cfi_offset 3, -8
 995              		.cfi_offset 14, -4
 264:Modules/Drivers/System/DMA/src/dma.c **** 
 265:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_PROLOGUE();
 266:Modules/Drivers/System/DMA/src/dma.c **** 
 267:Modules/Drivers/System/DMA/src/dma.c ****     dma_serve_interrupt(&dma_descriptors[DMA2_STREAM0_ID]);
 996              		.loc 5 267 5
 997 0002 0248     		ldr	r0, .L61
 998 0004 FFF7FEFF 		bl	dma_serve_interrupt
 268:Modules/Drivers/System/DMA/src/dma.c **** 
 269:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_EPILOGUE();
 270:Modules/Drivers/System/DMA/src/dma.c **** }
 999              		.loc 5 270 1
 1000 0008 00BF     		nop
 1001 000a 08BD     		pop	{r3, pc}
 1002              	.L62:
 1003              		.align	2
 1004              	.L61:
 1005 000c C0000000 		.word	dma_descriptors+192
 1006              		.cfi_endproc
 1007              	.LFE425:
 1009              		.section	.text.Vector124,"ax",%progbits
 1010              		.align	1
 1011              		.p2align 4,,15
 1012              		.global	Vector124
 1013              		.syntax unified
 1014              		.thumb
 1015              		.thumb_func
 1017              	Vector124:
 1018              	.LFB426:
 271:Modules/Drivers/System/DMA/src/dma.c **** 
 272:Modules/Drivers/System/DMA/src/dma.c **** /**
 273:Modules/Drivers/System/DMA/src/dma.c ****  * @brief   DMA2 stream 1 ISR.
 274:Modules/Drivers/System/DMA/src/dma.c ****  *
 275:Modules/Drivers/System/DMA/src/dma.c ****  * @isr
 276:Modules/Drivers/System/DMA/src/dma.c ****  */
 277:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA2_ST1_HANDLER) {
 1019              		.loc 5 277 35
 1020              		.cfi_startproc
 1021              		@ args = 0, pretend = 0, frame = 0
 1022              		@ frame_needed = 0, uses_anonymous_args = 0
 1023 0000 08B5     		push	{r3, lr}
 1024              		.cfi_def_cfa_offset 8
 1025              		.cfi_offset 3, -8
 1026              		.cfi_offset 14, -4
 278:Modules/Drivers/System/DMA/src/dma.c **** 
 279:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_PROLOGUE();
 280:Modules/Drivers/System/DMA/src/dma.c **** 
 281:Modules/Drivers/System/DMA/src/dma.c ****     dma_serve_interrupt(&dma_descriptors[DMA2_STREAM1_ID]);
 1027              		.loc 5 281 5
 1028 0002 0248     		ldr	r0, .L64
 1029 0004 FFF7FEFF 		bl	dma_serve_interrupt
 282:Modules/Drivers/System/DMA/src/dma.c **** 
 283:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_EPILOGUE();
 284:Modules/Drivers/System/DMA/src/dma.c **** }
 1030              		.loc 5 284 1
 1031 0008 00BF     		nop
 1032 000a 08BD     		pop	{r3, pc}
 1033              	.L65:
 1034              		.align	2
 1035              	.L64:
 1036 000c D8000000 		.word	dma_descriptors+216
 1037              		.cfi_endproc
 1038              	.LFE426:
 1040              		.section	.text.Vector128,"ax",%progbits
 1041              		.align	1
 1042              		.p2align 4,,15
 1043              		.global	Vector128
 1044              		.syntax unified
 1045              		.thumb
 1046              		.thumb_func
 1048              	Vector128:
 1049              	.LFB427:
 285:Modules/Drivers/System/DMA/src/dma.c **** 
 286:Modules/Drivers/System/DMA/src/dma.c **** /**
 287:Modules/Drivers/System/DMA/src/dma.c ****  * @brief   DMA2 stream 2 ISR.
 288:Modules/Drivers/System/DMA/src/dma.c ****  *
 289:Modules/Drivers/System/DMA/src/dma.c ****  * @isr
 290:Modules/Drivers/System/DMA/src/dma.c ****  */
 291:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA2_ST2_HANDLER) {
 1050              		.loc 5 291 35
 1051              		.cfi_startproc
 1052              		@ args = 0, pretend = 0, frame = 0
 1053              		@ frame_needed = 0, uses_anonymous_args = 0
 1054 0000 08B5     		push	{r3, lr}
 1055              		.cfi_def_cfa_offset 8
 1056              		.cfi_offset 3, -8
 1057              		.cfi_offset 14, -4
 292:Modules/Drivers/System/DMA/src/dma.c **** 
 293:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_PROLOGUE();
 294:Modules/Drivers/System/DMA/src/dma.c **** 
 295:Modules/Drivers/System/DMA/src/dma.c ****     dma_serve_interrupt(&dma_descriptors[DMA2_STREAM2_ID]);
 1058              		.loc 5 295 5
 1059 0002 0248     		ldr	r0, .L67
 1060 0004 FFF7FEFF 		bl	dma_serve_interrupt
 296:Modules/Drivers/System/DMA/src/dma.c **** 
 297:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_EPILOGUE();
 298:Modules/Drivers/System/DMA/src/dma.c **** }
 1061              		.loc 5 298 1
 1062 0008 00BF     		nop
 1063 000a 08BD     		pop	{r3, pc}
 1064              	.L68:
 1065              		.align	2
 1066              	.L67:
 1067 000c F0000000 		.word	dma_descriptors+240
 1068              		.cfi_endproc
 1069              	.LFE427:
 1071              		.section	.text.Vector12C,"ax",%progbits
 1072              		.align	1
 1073              		.p2align 4,,15
 1074              		.global	Vector12C
 1075              		.syntax unified
 1076              		.thumb
 1077              		.thumb_func
 1079              	Vector12C:
 1080              	.LFB428:
 299:Modules/Drivers/System/DMA/src/dma.c **** 
 300:Modules/Drivers/System/DMA/src/dma.c **** /**
 301:Modules/Drivers/System/DMA/src/dma.c ****  * @brief   DMA2 stream 3 ISR.
 302:Modules/Drivers/System/DMA/src/dma.c ****  *
 303:Modules/Drivers/System/DMA/src/dma.c ****  * @isr
 304:Modules/Drivers/System/DMA/src/dma.c ****  */
 305:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA2_ST3_HANDLER) {
 1081              		.loc 5 305 35
 1082              		.cfi_startproc
 1083              		@ args = 0, pretend = 0, frame = 0
 1084              		@ frame_needed = 0, uses_anonymous_args = 0
 1085 0000 08B5     		push	{r3, lr}
 1086              		.cfi_def_cfa_offset 8
 1087              		.cfi_offset 3, -8
 1088              		.cfi_offset 14, -4
 306:Modules/Drivers/System/DMA/src/dma.c **** 
 307:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_PROLOGUE();
 308:Modules/Drivers/System/DMA/src/dma.c **** 
 309:Modules/Drivers/System/DMA/src/dma.c ****     dma_serve_interrupt(&dma_descriptors[DMA2_STREAM3_ID]);
 1089              		.loc 5 309 5
 1090 0002 0248     		ldr	r0, .L70
 1091 0004 FFF7FEFF 		bl	dma_serve_interrupt
 310:Modules/Drivers/System/DMA/src/dma.c **** 
 311:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_EPILOGUE();
 312:Modules/Drivers/System/DMA/src/dma.c **** }
 1092              		.loc 5 312 1
 1093 0008 00BF     		nop
 1094 000a 08BD     		pop	{r3, pc}
 1095              	.L71:
 1096              		.align	2
 1097              	.L70:
 1098 000c 08010000 		.word	dma_descriptors+264
 1099              		.cfi_endproc
 1100              	.LFE428:
 1102              		.section	.text.Vector130,"ax",%progbits
 1103              		.align	1
 1104              		.p2align 4,,15
 1105              		.global	Vector130
 1106              		.syntax unified
 1107              		.thumb
 1108              		.thumb_func
 1110              	Vector130:
 1111              	.LFB429:
 313:Modules/Drivers/System/DMA/src/dma.c **** 
 314:Modules/Drivers/System/DMA/src/dma.c **** /**
 315:Modules/Drivers/System/DMA/src/dma.c ****  * @brief   DMA2 stream 4 ISR.
 316:Modules/Drivers/System/DMA/src/dma.c ****  *
 317:Modules/Drivers/System/DMA/src/dma.c ****  * @isr
 318:Modules/Drivers/System/DMA/src/dma.c ****  */
 319:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA2_ST4_HANDLER) {
 1112              		.loc 5 319 35
 1113              		.cfi_startproc
 1114              		@ args = 0, pretend = 0, frame = 0
 1115              		@ frame_needed = 0, uses_anonymous_args = 0
 1116 0000 08B5     		push	{r3, lr}
 1117              		.cfi_def_cfa_offset 8
 1118              		.cfi_offset 3, -8
 1119              		.cfi_offset 14, -4
 320:Modules/Drivers/System/DMA/src/dma.c **** 
 321:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_PROLOGUE();
 322:Modules/Drivers/System/DMA/src/dma.c **** 
 323:Modules/Drivers/System/DMA/src/dma.c ****     dma_serve_interrupt(&dma_descriptors[DMA2_STREAM4_ID]);
 1120              		.loc 5 323 5
 1121 0002 0248     		ldr	r0, .L73
 1122 0004 FFF7FEFF 		bl	dma_serve_interrupt
 324:Modules/Drivers/System/DMA/src/dma.c **** 
 325:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_EPILOGUE();
 326:Modules/Drivers/System/DMA/src/dma.c **** }
 1123              		.loc 5 326 1
 1124 0008 00BF     		nop
 1125 000a 08BD     		pop	{r3, pc}
 1126              	.L74:
 1127              		.align	2
 1128              	.L73:
 1129 000c 20010000 		.word	dma_descriptors+288
 1130              		.cfi_endproc
 1131              	.LFE429:
 1133              		.section	.text.Vector134,"ax",%progbits
 1134              		.align	1
 1135              		.p2align 4,,15
 1136              		.global	Vector134
 1137              		.syntax unified
 1138              		.thumb
 1139              		.thumb_func
 1141              	Vector134:
 1142              	.LFB430:
 327:Modules/Drivers/System/DMA/src/dma.c **** 
 328:Modules/Drivers/System/DMA/src/dma.c **** /**
 329:Modules/Drivers/System/DMA/src/dma.c ****  * @brief   DMA2 stream 5 ISR.
 330:Modules/Drivers/System/DMA/src/dma.c ****  *
 331:Modules/Drivers/System/DMA/src/dma.c ****  * @isr
 332:Modules/Drivers/System/DMA/src/dma.c ****  */
 333:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA2_ST5_HANDLER) {
 1143              		.loc 5 333 35
 1144              		.cfi_startproc
 1145              		@ args = 0, pretend = 0, frame = 0
 1146              		@ frame_needed = 0, uses_anonymous_args = 0
 1147 0000 08B5     		push	{r3, lr}
 1148              		.cfi_def_cfa_offset 8
 1149              		.cfi_offset 3, -8
 1150              		.cfi_offset 14, -4
 334:Modules/Drivers/System/DMA/src/dma.c **** 
 335:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_PROLOGUE();
 336:Modules/Drivers/System/DMA/src/dma.c **** 
 337:Modules/Drivers/System/DMA/src/dma.c ****     dma_serve_interrupt(&dma_descriptors[DMA2_STREAM5_ID]);
 1151              		.loc 5 337 5
 1152 0002 0248     		ldr	r0, .L76
 1153 0004 FFF7FEFF 		bl	dma_serve_interrupt
 338:Modules/Drivers/System/DMA/src/dma.c **** 
 339:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_EPILOGUE();
 340:Modules/Drivers/System/DMA/src/dma.c **** }
 1154              		.loc 5 340 1
 1155 0008 00BF     		nop
 1156 000a 08BD     		pop	{r3, pc}
 1157              	.L77:
 1158              		.align	2
 1159              	.L76:
 1160 000c 38010000 		.word	dma_descriptors+312
 1161              		.cfi_endproc
 1162              	.LFE430:
 1164              		.section	.text.Vector138,"ax",%progbits
 1165              		.align	1
 1166              		.p2align 4,,15
 1167              		.global	Vector138
 1168              		.syntax unified
 1169              		.thumb
 1170              		.thumb_func
 1172              	Vector138:
 1173              	.LFB431:
 341:Modules/Drivers/System/DMA/src/dma.c **** 
 342:Modules/Drivers/System/DMA/src/dma.c **** /**
 343:Modules/Drivers/System/DMA/src/dma.c ****  * @brief   DMA2 stream 6 ISR.
 344:Modules/Drivers/System/DMA/src/dma.c ****  *
 345:Modules/Drivers/System/DMA/src/dma.c ****  * @isr
 346:Modules/Drivers/System/DMA/src/dma.c ****  */
 347:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA2_ST6_HANDLER) {
 1174              		.loc 5 347 35
 1175              		.cfi_startproc
 1176              		@ args = 0, pretend = 0, frame = 0
 1177              		@ frame_needed = 0, uses_anonymous_args = 0
 1178 0000 08B5     		push	{r3, lr}
 1179              		.cfi_def_cfa_offset 8
 1180              		.cfi_offset 3, -8
 1181              		.cfi_offset 14, -4
 348:Modules/Drivers/System/DMA/src/dma.c **** 
 349:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_PROLOGUE();
 350:Modules/Drivers/System/DMA/src/dma.c **** 
 351:Modules/Drivers/System/DMA/src/dma.c ****     dma_serve_interrupt(&dma_descriptors[DMA2_STREAM6_ID]);
 1182              		.loc 5 351 5
 1183 0002 0248     		ldr	r0, .L79
 1184 0004 FFF7FEFF 		bl	dma_serve_interrupt
 352:Modules/Drivers/System/DMA/src/dma.c **** 
 353:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_EPILOGUE();
 354:Modules/Drivers/System/DMA/src/dma.c **** }
 1185              		.loc 5 354 1
 1186 0008 00BF     		nop
 1187 000a 08BD     		pop	{r3, pc}
 1188              	.L80:
 1189              		.align	2
 1190              	.L79:
 1191 000c 50010000 		.word	dma_descriptors+336
 1192              		.cfi_endproc
 1193              	.LFE431:
 1195              		.section	.text.Vector13C,"ax",%progbits
 1196              		.align	1
 1197              		.p2align 4,,15
 1198              		.global	Vector13C
 1199              		.syntax unified
 1200              		.thumb
 1201              		.thumb_func
 1203              	Vector13C:
 1204              	.LFB432:
 355:Modules/Drivers/System/DMA/src/dma.c **** 
 356:Modules/Drivers/System/DMA/src/dma.c **** /**
 357:Modules/Drivers/System/DMA/src/dma.c ****  * @brief   DMA2 stream 7 ISR.
 358:Modules/Drivers/System/DMA/src/dma.c ****  *
 359:Modules/Drivers/System/DMA/src/dma.c ****  * @isr
 360:Modules/Drivers/System/DMA/src/dma.c ****  */
 361:Modules/Drivers/System/DMA/src/dma.c **** IRQ_HANDLER(IRQ_DMA2_ST7_HANDLER) {
 1205              		.loc 5 361 35
 1206              		.cfi_startproc
 1207              		@ args = 0, pretend = 0, frame = 0
 1208              		@ frame_needed = 0, uses_anonymous_args = 0
 1209 0000 08B5     		push	{r3, lr}
 1210              		.cfi_def_cfa_offset 8
 1211              		.cfi_offset 3, -8
 1212              		.cfi_offset 14, -4
 362:Modules/Drivers/System/DMA/src/dma.c **** 
 363:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_PROLOGUE();
 364:Modules/Drivers/System/DMA/src/dma.c **** 
 365:Modules/Drivers/System/DMA/src/dma.c ****     dma_serve_interrupt(&dma_descriptors[DMA2_STREAM7_ID]);
 1213              		.loc 5 365 5
 1214 0002 0248     		ldr	r0, .L82
 1215 0004 FFF7FEFF 		bl	dma_serve_interrupt
 366:Modules/Drivers/System/DMA/src/dma.c **** 
 367:Modules/Drivers/System/DMA/src/dma.c ****     IRQ_EPILOGUE();
 368:Modules/Drivers/System/DMA/src/dma.c **** }
 1216              		.loc 5 368 1
 1217 0008 00BF     		nop
 1218 000a 08BD     		pop	{r3, pc}
 1219              	.L83:
 1220              		.align	2
 1221              	.L82:
 1222 000c 68010000 		.word	dma_descriptors+360
 1223              		.cfi_endproc
 1224              	.LFE432:
 1226              		.section	.text.dma_stream_take,"ax",%progbits
 1227              		.align	1
 1228              		.p2align 4,,15
 1229              		.global	dma_stream_take
 1230              		.syntax unified
 1231              		.thumb
 1232              		.thumb_func
 1234              	dma_stream_take:
 1235              	.LFB433:
 369:Modules/Drivers/System/DMA/src/dma.c **** 
 370:Modules/Drivers/System/DMA/src/dma.c **** /*===========================================================================*/
 371:Modules/Drivers/System/DMA/src/dma.c **** /* Module exported functions.                                                */
 372:Modules/Drivers/System/DMA/src/dma.c **** /*===========================================================================*/
 373:Modules/Drivers/System/DMA/src/dma.c **** 
 374:Modules/Drivers/System/DMA/src/dma.c **** const dma_descriptor_t *dma_stream_take(uint32_t id, uint32_t irq_prio,
 375:Modules/Drivers/System/DMA/src/dma.c ****                                         dma_callback_t cb, void *arg) {
 1236              		.loc 5 375 71
 1237              		.cfi_startproc
 1238              		@ args = 0, pretend = 0, frame = 64
 1239              		@ frame_needed = 0, uses_anonymous_args = 0
 1240 0000 00B5     		push	{lr}
 1241              		.cfi_def_cfa_offset 4
 1242              		.cfi_offset 14, -4
 1243 0002 91B0     		sub	sp, sp, #68
 1244              		.cfi_def_cfa_offset 72
 1245 0004 0390     		str	r0, [sp, #12]
 1246 0006 0291     		str	r1, [sp, #8]
 1247 0008 0192     		str	r2, [sp, #4]
 1248 000a 0093     		str	r3, [sp]
 376:Modules/Drivers/System/DMA/src/dma.c ****     uint32_t sid, eid;
 377:Modules/Drivers/System/DMA/src/dma.c **** 
 378:Modules/Drivers/System/DMA/src/dma.c ****     if (id == DMA_STREAM_ID_ANY) {
 1249              		.loc 5 378 8
 1250 000c 039B     		ldr	r3, [sp, #12]
 1251 000e 102B     		cmp	r3, #16
 1252 0010 04D1     		bne	.L85
 379:Modules/Drivers/System/DMA/src/dma.c ****         sid = 0U;
 1253              		.loc 5 379 13
 1254 0012 0023     		movs	r3, #0
 1255 0014 0F93     		str	r3, [sp, #60]
 380:Modules/Drivers/System/DMA/src/dma.c ****         eid = DMA_NUM_STREAMS - 1U;
 1256              		.loc 5 380 13
 1257 0016 0F23     		movs	r3, #15
 1258 0018 0E93     		str	r3, [sp, #56]
 1259 001a 19E0     		b	.L86
 1260              	.L85:
 381:Modules/Drivers/System/DMA/src/dma.c ****     }
 382:Modules/Drivers/System/DMA/src/dma.c ****     else if (id == DMA1_STREAM_ID_ANY) {
 1261              		.loc 5 382 13
 1262 001c 039B     		ldr	r3, [sp, #12]
 1263 001e 112B     		cmp	r3, #17
 1264 0020 04D1     		bne	.L87
 383:Modules/Drivers/System/DMA/src/dma.c ****         sid = 0U;
 1265              		.loc 5 383 13
 1266 0022 0023     		movs	r3, #0
 1267 0024 0F93     		str	r3, [sp, #60]
 384:Modules/Drivers/System/DMA/src/dma.c ****         eid = 7U;
 1268              		.loc 5 384 13
 1269 0026 0723     		movs	r3, #7
 1270 0028 0E93     		str	r3, [sp, #56]
 1271 002a 11E0     		b	.L86
 1272              	.L87:
 385:Modules/Drivers/System/DMA/src/dma.c ****     }
 386:Modules/Drivers/System/DMA/src/dma.c ****     else if (id == DMA2_STREAM_ID_ANY) {
 1273              		.loc 5 386 13
 1274 002c 039B     		ldr	r3, [sp, #12]
 1275 002e 122B     		cmp	r3, #18
 1276 0030 04D1     		bne	.L88
 387:Modules/Drivers/System/DMA/src/dma.c ****         sid = 8U;
 1277              		.loc 5 387 13
 1278 0032 0823     		movs	r3, #8
 1279 0034 0F93     		str	r3, [sp, #60]
 388:Modules/Drivers/System/DMA/src/dma.c ****         eid = 15U;
 1280              		.loc 5 388 13
 1281 0036 0F23     		movs	r3, #15
 1282 0038 0E93     		str	r3, [sp, #56]
 1283 003a 09E0     		b	.L86
 1284              	.L88:
 389:Modules/Drivers/System/DMA/src/dma.c ****     }
 390:Modules/Drivers/System/DMA/src/dma.c ****     else if (id < DMA_NUM_STREAMS) {
 1285              		.loc 5 390 13
 1286 003c 039B     		ldr	r3, [sp, #12]
 1287 003e 0F2B     		cmp	r3, #15
 1288 0040 04D8     		bhi	.L89
 391:Modules/Drivers/System/DMA/src/dma.c ****         sid = id;
 1289              		.loc 5 391 13
 1290 0042 039B     		ldr	r3, [sp, #12]
 1291 0044 0F93     		str	r3, [sp, #60]
 392:Modules/Drivers/System/DMA/src/dma.c ****         eid = id;
 1292              		.loc 5 392 13
 1293 0046 039B     		ldr	r3, [sp, #12]
 1294 0048 0E93     		str	r3, [sp, #56]
 1295 004a 01E0     		b	.L86
 1296              	.L89:
 393:Modules/Drivers/System/DMA/src/dma.c ****     }
 394:Modules/Drivers/System/DMA/src/dma.c ****     else {
 395:Modules/Drivers/System/DMA/src/dma.c ****         return NULL;
 1297              		.loc 5 395 16
 1298 004c 0023     		movs	r3, #0
 1299 004e 23E1     		b	.L90
 1300              	.L86:
 1301              	.LBB49:
 396:Modules/Drivers/System/DMA/src/dma.c ****     }
 397:Modules/Drivers/System/DMA/src/dma.c **** 
 398:Modules/Drivers/System/DMA/src/dma.c ****     for (unsigned i = sid; i <= eid; i++) {
 1302              		.loc 5 398 19
 1303 0050 0F9B     		ldr	r3, [sp, #60]
 1304 0052 0D93     		str	r3, [sp, #52]
 1305              		.loc 5 398 5
 1306 0054 1AE1     		b	.L91
 1307              	.L105:
 1308              	.LBB50:
 399:Modules/Drivers/System/DMA/src/dma.c ****         uint32_t stream_msk = (1UL << i);
 1309              		.loc 5 399 18
 1310 0056 0122     		movs	r2, #1
 1311 0058 0D9B     		ldr	r3, [sp, #52]
 1312 005a 02FA03F3 		lsl	r3, r2, r3
 1313 005e 0C93     		str	r3, [sp, #48]
 400:Modules/Drivers/System/DMA/src/dma.c ****         if ((dma.taken & stream_msk) == 0U) {
 1314              		.loc 5 400 17
 1315 0060 8F4B     		ldr	r3, .L106
 1316 0062 1A68     		ldr	r2, [r3]
 1317              		.loc 5 400 24
 1318 0064 0C9B     		ldr	r3, [sp, #48]
 1319 0066 1340     		ands	r3, r3, r2
 1320              		.loc 5 400 12
 1321 0068 002B     		cmp	r3, #0
 1322 006a 40F00C81 		bne	.L92
 1323              	.LBB51:
 401:Modules/Drivers/System/DMA/src/dma.c ****             const dma_descriptor_t *ddp = &dma_descriptors[i];
 1324              		.loc 5 401 37
 1325 006e 0D9A     		ldr	r2, [sp, #52]
 1326 0070 1346     		mov	r3, r2
 1327 0072 5B00     		lsls	r3, r3, #1
 1328 0074 1344     		add	r3, r3, r2
 1329 0076 DB00     		lsls	r3, r3, #3
 1330 0078 8A4A     		ldr	r2, .L106+4
 1331 007a 1344     		add	r3, r3, r2
 1332 007c 0B93     		str	r3, [sp, #44]
 402:Modules/Drivers/System/DMA/src/dma.c **** 
 403:Modules/Drivers/System/DMA/src/dma.c ****             /* Installs the DMA handler.*/
 404:Modules/Drivers/System/DMA/src/dma.c ****             dma.streams[i].cb  = cb;
 1333              		.loc 5 404 32
 1334 007e 884A     		ldr	r2, .L106
 1335 0080 0D9B     		ldr	r3, [sp, #52]
 1336 0082 DB00     		lsls	r3, r3, #3
 1337 0084 1344     		add	r3, r3, r2
 1338 0086 019A     		ldr	r2, [sp, #4]
 1339 0088 5A60     		str	r2, [r3, #4]
 405:Modules/Drivers/System/DMA/src/dma.c ****             dma.streams[i].arg = arg;
 1340              		.loc 5 405 32
 1341 008a 854A     		ldr	r2, .L106
 1342 008c 0D9B     		ldr	r3, [sp, #52]
 1343 008e DB00     		lsls	r3, r3, #3
 1344 0090 1344     		add	r3, r3, r2
 1345 0092 009A     		ldr	r2, [sp]
 1346 0094 9A60     		str	r2, [r3, #8]
 406:Modules/Drivers/System/DMA/src/dma.c ****             dma.taken |= stream_msk;
 1347              		.loc 5 406 23
 1348 0096 824B     		ldr	r3, .L106
 1349 0098 1A68     		ldr	r2, [r3]
 1350 009a 0C9B     		ldr	r3, [sp, #48]
 1351 009c 1343     		orrs	r3, r3, r2
 1352 009e 804A     		ldr	r2, .L106
 1353 00a0 1360     		str	r3, [r2]
 407:Modules/Drivers/System/DMA/src/dma.c **** 
 408:Modules/Drivers/System/DMA/src/dma.c ****             /* Enabling DMA clocks.*/
 409:Modules/Drivers/System/DMA/src/dma.c ****             if ((0x000000FFU & stream_msk) != 0U) {
 1354              		.loc 5 409 30
 1355 00a2 0C9B     		ldr	r3, [sp, #48]
 1356 00a4 DBB2     		uxtb	r3, r3
 1357              		.loc 5 409 16
 1358 00a6 002B     		cmp	r3, #0
 1359 00a8 44D0     		beq	.L93
 1360 00aa 0123     		movs	r3, #1
 1361 00ac 8DF82B30 		strb	r3, [sp, #43]
 1362 00b0 9DF82B30 		ldrb	r3, [sp, #43]
 1363 00b4 8DF82A30 		strb	r3, [sp, #42]
 1364 00b8 4FF48033 		mov	r3, #65536
 1365 00bc 0993     		str	r3, [sp, #36]
 1366              	.LBB52:
 1367              	.LBB53:
 1368              	.LBB54:
 1369              	.LBB55:
 1370              		.file 6 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\clock\\include
   1:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /****************************************************************************
   2:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
   3:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * Copyright (c) 2022 STMicroelectronics - All Rights Reserved
   4:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
   5:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * License terms: STMicroelectronics Proprietary in accordance with licensing
   6:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * terms SLA0098 at www.st.com.
   7:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
   8:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * THIS SOFTWARE IS DISTRIBUTED "AS IS," AND ALL WARRANTIES ARE DISCLAIMED,
   9:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  10:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
  11:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *****************************************************************************/
  12:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
  13:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @file    clock.h
  14:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   SR5E1 clock subsystem header file.
  15:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
  16:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @addtogroup PLATFORM
  17:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @addtogroup CLOCK
  18:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @ingroup PLATFORM
  19:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
  20:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
  21:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  22:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #ifndef _CLOCK_H_
  23:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define _CLOCK_H_
  24:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  25:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #include <clock_cfg.h>
  26:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #include <platform.h>
  27:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #include <typedefs.h>
  28:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  29:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
  30:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Module constants.                                                         */
  31:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
  32:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  33:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
  34:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    RCC CFGR register
  35:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
  36:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
  37:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SW_MASK               (3UL << 0U)
  38:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SW_IRCOSC             (4UL << 0U) /* Internal 16 MHz   */
  39:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SW_XOSC               (5UL << 0U) /* External 4-40 MHz */
  40:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SW_PLL0PHI            (6UL << 0U)
  41:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SW_PLL1PHI            (7UL << 0U)
  42:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  43:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSPRE_MASK           (511UL << 8U)
  44:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSPRE_FIELD(n)       (((uint32_t)(n)) << 8U)
  45:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  46:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_MASK           (15UL << 20U)
  47:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_NOCLOCK        (0UL << 20U)
  48:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_LSI            (8UL << 20U)
  49:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_IRCOSC         (9UL << 20U)
  50:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_XOSC           (10UL << 20U)
  51:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_PLL0PHI        (11UL << 20U)
  52:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_PLL1PHI        (12UL << 20U)
  53:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  54:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOPRE_MASK           (63UL << 24U)
  55:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOPRE_FIELD(n)       (((uint32_t)(n)) << 24U)
  56:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
  57:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  58:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
  59:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    RCC PLLCFGR register
  60:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
  61:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
  62:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0SRC_MASK          (3UL << 0U)
  63:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0SRC_NOCLOCK       (0UL << 0U)
  64:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0SRC_IRCOSC        (2UL << 0U)
  65:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0SRC_XOSC          (3UL << 0U)
  66:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  67:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1SRC_MASK          (3UL << 8U)
  68:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1SRC_NOCLOCK       (0UL << 8U)
  69:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1SRC_PLL0PHI1      (2UL << 8U)
  70:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1SRC_XOSC          (3UL << 8U)
  71:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
  72:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  73:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
  74:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    RCC CCIPR1 register
  75:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
  76:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
  77:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_MASK          (7UL << 0U)
  78:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_NOCLOCK       (0UL << 0U)
  79:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_IRCOSC        (4UL << 0U)
  80:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_XOSC          (5UL << 0U)
  81:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_PLL0PHI       (6UL << 0U)
  82:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_LSI           (7UL << 0U)
  83:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  84:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSEL_MASK           (7UL << 4U)
  85:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSEL_NOCLOCK        (0UL << 4U)
  86:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSEL_IRCOSC         (4UL << 4U)
  87:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSEL_XOSC           (5UL << 4U)
  88:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSEL_PLL0PHI        (6UL << 4U)
  89:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  90:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_MASK           (7UL << 8U)
  91:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_NOCLOCK        (0UL << 8U)
  92:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_IRCOSC         (4UL << 8U)
  93:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_XOSC           (5UL << 8U)
  94:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_PLL0PHI        (6UL << 8U)
  95:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_I2S_CKIN       (7UL << 8U)
  96:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  97:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSEL_MASK         (7UL << 12U)
  98:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSEL_NOCLOCK      (0UL << 12U)
  99:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSEL_XOSC         (4UL << 12U)
 100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSEL_PLL0PHI      (5UL << 12U)
 101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSEL_MASK           (7UL << 16U)
 103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSEL_NOCLOCK        (0UL << 16U)
 104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSEL_XOSC           (4UL << 16U)
 105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSEL_PLL0PHI        (5UL << 16U)
 106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSEL_PLL1PHI        (6UL << 16U)
 107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSEL_MASK         (7UL << 20U)
 109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSEL_NOCLOCK      (0UL << 20U)
 110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSEL_XOSC         (4UL << 20U)
 111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSEL_PLL0PHI      (5UL << 20U)
 112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSEL_PLL1PHI      (6UL << 20U)
 113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    RCC CCIPR2 register
 117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTPRE_MASK          (31U << 0U)
 120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTPRE_FIELD(n)      (((uint32_t)(n)) << 0U)
 121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CPRE_MASK           (31U << 5U)
 123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CPRE_FIELD(n)       (((uint32_t)(n)) << 5U)
 124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPIPRE_MASK           (31U << 10U)
 126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPIPRE_FIELD(n)       (((uint32_t)(n)) << 10U)
 127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANPRE_MASK         (31U << 15U)
 129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANPRE_FIELD(n)     (((uint32_t)(n)) << 15U)
 130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCPRE_MASK           (63U << 20U)
 132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCPRE_FIELD(n)       (((uint32_t)(n)) << 20U)
 133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCPRE_MASK         (63U << 26U)
 135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCPRE_FIELD(n)     (((uint32_t)(n)) << 26U)
 136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    RCC LSCFGR register
 140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSEL_MASK           (3UL << 9U)
 143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSEL_NOCLOCK        (0UL << 9U)
 144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSEL_LSI            (2UL << 9U)  /* LSI after LSIPRE prescaler division */
 145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSEL_XOSC           (3UL << 9U)  /* XOSC divided by 32 */
 146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_LSIPRE_MASK           (31UL << 0U)
 148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_LSIPRE_FIELD(n)       (((uint32_t)(n)) << 0U)
 149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    PLLDIG PLL0DV register
 153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0MFD_MASK          (127UL << 0U)
 156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0MFD_FIELD(n)      (((uint32_t)(n)) << 0U)
 157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PREDIV_MASK       (7UL << 12U)
 159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PREDIV_FIELD(n)   (((uint32_t)(n)) << 12U)
 160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0RFDPHI_MASK       (63UL << 16U)
 162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0RFDPHI_FIELD(n)   (((uint32_t)(n)) << 16U)
 163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0RFDPHI1_MASK      (15UL << 27U)
 165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0RFDPHI1_FIELD(n)  (((uint32_t)(n)) << 27U)
 166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    PLLDIG PLL1DV register
 170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1MFD_MASK          (127UL << 0U)
 173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1MFD_FIELD(n)      (((uint32_t)(n)) << 0U)
 174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1RFDPHI_MASK       (63U << 16U)
 176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1RFDPHI_FIELD(n)   (((uint32_t)(n)) << 16U)
 177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    NVMPC PFCR1 register
 181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMCCBFEN_MASK        (1UL << 0U)
 185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMCCBFEN_FIELD(n)    (((uint32_t)(n)) << 0U)
 186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMDCBFEN_MASK        (1UL << 1U)
 188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMDCBFEN_FIELD(n)    ((n) << 1U)
 189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_MASK          (1FUL << 8U)
 191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_FIELD(n)      (((uint32_t)(n)) << 8U)
 192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMAPC_MASK           (7UL << 13U)
 194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMAPC_FIELD(n)       (((uint32_t)(n)) << 13U)
 195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    Internal oscillators
 199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_IRCOSCCLK             16000000UL
 202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_LSICLK                1000000UL
 203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Module pre-compile time settings.                                         */
 207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Derived constants and error checks.                                       */
 211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Configuration file checks.*/
 214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(SR5E1xxx_CLOCKCONF)
 215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "SR5E1xxx_CLOCKCONF not defined in clock_cfg.h"
 216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SMP_MODE) || defined(__DOXYGEN__)
 219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SMP_MODE not defined in clock_cfg.h"
 220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_XOSC_ENABLED) || defined(__DOXYGEN__)
 223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_XOSC_ENABLED not defined in clock_cfg.h"
 224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_LSI_ENABLED) || defined(__DOXYGEN__)
 227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_LSI_ENABLED not defined in clock_cfg.h"
 228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_XOSCCLK)
 231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_XOSCCLK not defined in clock_cfg.h"
 232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_XOSC_BYPASS)
 235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_XOSC_BYPASS not defined in clock_cfg.h"
 236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL0SRC) || defined(__DOXYGEN__)
 239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL0SRC not defined in clock_cfg.h"
 240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL0MFD_VALUE) || defined(__DOXYGEN__)
 243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL0MFD_VALUE not defined in clock_cfg.h"
 244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL0PREDIV_VALUE) || defined(__DOXYGEN__)
 247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL0PREDIV_VALUE not defined in clock_cfg.h"
 248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL0RFDPHI_VALUE) || defined(__DOXYGEN__)
 251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL0RFDPHI_VALUE not defined in clock_cfg.h"
 252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL0RFDPHI1_VALUE) || defined(__DOXYGEN__)
 255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL0RFDPHI1_VALUE not defined in clock_cfg.h"
 256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL1SRC) || defined(__DOXYGEN__)
 259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL1SRC not defined in clock_cfg.h"
 260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL1MFD_VALUE) || defined(__DOXYGEN__)
 263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL1MFD_VALUE not defined in clock_cfg.h"
 264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL1RFDPHI_VALUE) || defined(__DOXYGEN__)
 267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL1RFDPHI_VALUE not defined in clock_cfg.h"
 268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SW) || defined(__DOXYGEN__)
 271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SW not defined in clock_cfg.h"
 272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SYSPRE_VALUE) || defined(__DOXYGEN__)
 275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SYSPRE_VALUE not defined in clock_cfg.h"
 276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_UARTSEL) || defined(__DOXYGEN__)
 279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_UARTSEL not defined in clock_cfg.h"
 280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_I2CSEL) || defined(__DOXYGEN__)
 283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_I2CSEL not defined in clock_cfg.h"
 284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SPISEL) || defined(__DOXYGEN__)
 287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SPISEL not defined in clock_cfg.h"
 288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_FDCANSEL) || defined(__DOXYGEN__)
 291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_FDCANSEL not defined in clock_cfg.h"
 292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_ADCSEL) || defined(__DOXYGEN__)
 295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_ADCSEL not defined in clock_cfg.h"
 296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SDADCSEL) || defined(__DOXYGEN__)
 299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SDADCSEL not defined in clock_cfg.h"
 300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_MCOSEL) || defined(__DOXYGEN__)
 303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_MCOSEL not defined in clock_cfg.h"
 304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_RTCSEL) || defined(__DOXYGEN__)
 307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_RTCSEL not defined in clock_cfg.h"
 308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_UARTPRE_VALUE) || defined(__DOXYGEN__)
 311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_UARTPRE_VALUE not defined in clock_cfg.h"
 312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_I2CPRE_VALUE) || defined(__DOXYGEN__)
 315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_I2CPRE_VALUE not defined in clock_cfg.h"
 316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SPIPRE_VALUE) || defined(__DOXYGEN__)
 319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SPIPRE_VALUE not defined in clock_cfg.h"
 320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_FDCANPRE_VALUE) || defined(__DOXYGEN__)
 323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_FDCANPRE_VALUE not defined in clock_cfg.h"
 324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_ADCPRE_VALUE) || defined(__DOXYGEN__)
 327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_ADCPRE_VALUE not defined in clock_cfg.h"
 328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SDADCPRE_VALUE) || defined(__DOXYGEN__)
 331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SDADCPRE_VALUE not defined in clock_cfg.h"
 332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_MCOPRE_VALUE) || defined(__DOXYGEN__)
 335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_MCOPRE_VALUE not defined in clock_cfg.h"
 336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_LSIPRE_VALUE) || defined(__DOXYGEN__)
 339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_LSIPRE_VALUE not defined in clock_cfg.h"
 340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* If SPISEL = I2S_CKIN, the value of I2S clock on the CKIN pin must be
 343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****    specified in the clock configuration file.*/
 344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SPISEL == CLOCK_SPISEL_I2S_CKIN)
 345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_I2S_CKIN) || defined(__DOXYGEN__)
 346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_I2S_CKIN not defined in clock_cfg.h"
 347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Clock Limits */
 351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSCLK_MAX            300000000UL
 352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_XOSCCLK_MAX           40000000UL
 354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_XOSCCLK_BYP_MAX       100000000UL
 355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_XOSCCLK_MIN           4000000UL
 356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_XOSCCLK_BYP_MIN       4000000UL
 357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0IN_MAX            56000000UL
 359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0IN_MIN            8000000UL
 360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0VCO_MAX           1400000000UL
 361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0VCO_MIN           600000000UL
 362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI_MAX           700000000UL
 363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI_MIN           4762000UL
 364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI1_MAX          175000000UL
 365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI1_MIN          20000000UL
 366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1IN_MAX            87500000UL
 367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1IN_MIN            37500000UL
 368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1VCO_MAX           1400000000UL
 369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1VCO_MIN           600000000UL
 370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1PHI_MAX           700000000UL
 371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1PHI_MIN           4762000UL
 372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTCLK_MAX           100000000UL
 374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CCLK_MAX            100000000UL
 375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPICLK_MS_SPI1_4_MAX  50000000UL
 376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPICLK_MS_SPI2_3_MAX  37500000UL
 377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPICLK_SL_MAX         50000000UL
 378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2SCLK_MAX            100000000UL
 379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANCLK_MAX          80000000UL
 380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCCLK_MAX            37500000UL
 381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCCLK_MAX          16000000UL
 382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*Checks on XOSC.*/
 384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_XOSC_ENABLED
 385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_XOSCCLK == 0U
 387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_XOSCCLK is zero in clock_cfg.h"
 388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else /* CLOCK_CFG_XOSCCLK != 0 */
 389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_XOSC_BYPASS
 390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_XOSCCLK < CLOCK_XOSCCLK_BYP_MIN) ||                          \
 392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_XOSCCLK > CLOCK_XOSCCLK_BYP_MAX)
 393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits  CLOCK_XOSCCLK value"
 394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else /* !CLOCK_CFG_XOSC_BYPASS */
 397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_XOSCCLK < CLOCK_XOSCCLK_MIN) ||                              \
 399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_XOSCCLK > CLOCK_XOSCCLK_MAX)
 400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits  CLOCK_XOSCCLK value"
 401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif /* !CLOCK_CFG_XOSC_BYPASS */
 404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif /* CLOCK_CFG_XOSCCLK != 0 */
 405:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 406:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else /* !CLOCK_CFG_XOSC_ENABLED */
 407:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 408:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SW == CLOCK_SW_XOSC
 409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_SW requires XOSC"
 410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 411:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL0PHI) &&                                   \
 413:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)
 414:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SW or CLOCK_CFG_PLL0SRC require XOSC"
 415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 416:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 417:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL1PHI) &&                                   \
 418:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC)
 419:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SW or CLOCK_CFG_PLL1SRC require XOSC"
 420:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 421:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 422:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL1PHI) &&                                   \
 423:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_PLL0PHI1) &&                        \
 424:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)
 425:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SW or CLOCK_CFG_PLL1SRC require XOSC"
 426:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 427:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 428:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_XOSC) ||                              \
 429:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL0PHI) &&                          \
 430:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)) ||                          \
 431:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL1PHI) &&                          \
 432:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC)) 
 433:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_MCOSEL requires XOSC"
 434:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 435:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 436:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_XOSC) ||                            \
 437:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_PLL0PHI) &&                        \
 438:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC))
 439:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_UARTSEL requires XOSC"
 440:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 441:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 442:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_XOSC) ||                              \
 443:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_PLL0PHI) &&                          \
 444:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC))
 445:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_I2CSEL requires XOSC"
 446:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 447:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 448:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SPISEL == CLOCK_SPISEL_XOSC) ||                              \
 449:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_SPISEL == CLOCK_SPISEL_PLL0PHI) &&                          \
 450:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC))
 451:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SPISEL requires XOSC"
 452:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 453:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 454:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_XOSC) ||                          \
 455:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_PLL0PHI) &&                      \
 456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC))
 457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_FDCANSEL requires XOSC"
 458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 459:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_XOSC) ||                              \
 461:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL0PHI) &&                          \
 462:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)) ||                          \
 463:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL1PHI) &&                          \
 464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC)) 
 465:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_ADCSEL requires XOSC"
 466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 467:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 468:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_XOSC) ||                          \
 469:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL0PHI) &&                      \
 470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)) ||                          \
 471:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL1PHI) &&                      \
 472:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC)) 
 473:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SDADCSEL requires XOSC"
 474:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 475:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 476:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_XOSCDIV
 477:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_RTCSEL requires XOSC"
 478:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 479:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 480:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif /* CLOCK_CFG_XOSC_ENABLED */
 481:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 482:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*
 483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * LSI related checks.
 484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 485:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !CLOCK_CFG_LSI_ENABLED
 486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 487:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_LSI
 488:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_UARTSEL requires LSI"
 489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 490:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 491:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_LSI
 492:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_MCOSEL requires LSI"
 493:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 494:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 495:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_LSI
 496:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_RTCSEL requires LSI"
 497:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 498:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 499:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif /* !CLOCK_CFG_LSI_ENABLED */
 500:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 501:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL0 enable check.*/
 502:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL0PHI) ||                                   \
 503:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_PLL0PHI1) ||                        \
 504:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL0PHI) ||                           \
 505:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_PLL0PHI) ||                         \
 506:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_PLL0PHI) ||                           \
 507:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_SPISEL == CLOCK_SPISEL_PLL0PHI) ||                           \
 508:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_PLL0PHI) ||                       \
 509:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL0PHI) ||                           \
 510:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL0PHI)
 511:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ACTIVATE_PLL0         TRUE
 512:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 513:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ACTIVATE_PLL0         FALSE
 514:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 515:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 516:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL0 fields.*/
 517:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL0MFD_VALUE >= 8U) && (CLOCK_CFG_PLL0MFD_VALUE <= 127U))
 518:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL0MFD_VALUE value in clock_cfg.h"
 519:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 520:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 521:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL0PREDIV_VALUE >= 0U) && (CLOCK_CFG_PLL0PREDIV_VALUE <= 7U))
 522:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL0PREDIV_VALUE value in clock_cfg.h"
 523:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 524:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 525:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL0RFDPHI_VALUE >= 1U) && (CLOCK_CFG_PLL0RFDPHI_VALUE <= 63U))
 526:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL0RFDPHI_VALUE value in clock_cfg.h"
 527:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 528:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 529:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL0RFDPHI1_VALUE >= 4U) && (CLOCK_CFG_PLL0RFDPHI1_VALUE <= 15U))
 530:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL0RFDPHI1_VALUE value in clock_cfg.h"
 531:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 532:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 533:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL0 input clock.*/
 534:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC) || defined(__DOXYGEN__)
 535:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0IN                CLOCK_CFG_XOSCCLK
 536:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 537:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_IRCOSC
 538:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0IN                CLOCK_IRCOSCCLK
 539:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 540:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_NOCLOCK
 541:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0IN                0U
 542:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 543:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 544:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL0SRC value in clock_cfg.h"
 545:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 546:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 547:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_PLL0IN == 0U) && (CLOCK_ACTIVATE_PLL0 == TRUE)
 548:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "no PLL input clock"
 549:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 550:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 551:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_PLL0IN != 0U) && (CLOCK_ACTIVATE_PLL0 == TRUE)) &&              \
 552:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL0IN < CLOCK_PLL0IN_MIN) || (CLOCK_PLL0IN > CLOCK_PLL0IN_MAX))
 553:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL0IN value"
 554:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 555:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 556:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL0 VCO clock.*/
 557:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_PLL0PREDIV_VALUE == 0U)
 558:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0VCO               0U
 559:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 560:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0VCO                                                       \
 561:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****   ((2U * CLOCK_CFG_PLL0MFD_VALUE * CLOCK_PLL0IN) / CLOCK_CFG_PLL0PREDIV_VALUE)
 562:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 563:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 564:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_PLL0VCO != 0U) && (CLOCK_ACTIVATE_PLL0 == TRUE) &&               \
 565:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL0VCO < CLOCK_PLL0VCO_MIN) || (CLOCK_PLL0VCO > CLOCK_PLL0VCO_MAX))
 566:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL0VCO value"
 567:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 568:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 569:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL0 output clocks.*/
 570:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI                                                       \
 571:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****   ((CLOCK_PLL0VCO / CLOCK_CFG_PLL0RFDPHI_VALUE) / 2U)
 572:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 573:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_ACTIVATE_PLL0 == TRUE) &&                                        \
 574:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL0PHI < CLOCK_PLL0PHI_MIN) || (CLOCK_PLL0PHI > CLOCK_PLL0PHI_MAX))
 575:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL0PHI value"
 576:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 577:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 578:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI1                                                      \
 579:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****   ((CLOCK_PLL0VCO / CLOCK_CFG_PLL0RFDPHI1_VALUE) / 2U)
 580:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 581:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_ACTIVATE_PLL0 == TRUE) &&                                        \
 582:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL0PHI1 < CLOCK_PLL0PHI1_MIN) || (CLOCK_PLL0PHI1 > CLOCK_PLL0PHI1_MAX))
 583:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL0PHI1 value"
 584:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 585:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 586:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL1 enable check.*/
 587:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL1PHI) ||                                   \
 588:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL1PHI) ||                           \
 589:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL1PHI) ||                           \
 590:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL1PHI)
 591:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ACTIVATE_PLL1         TRUE
 592:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 593:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ACTIVATE_PLL1         FALSE
 594:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 595:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 596:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL1 fields.*/
 597:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL1MFD_VALUE >= 16U) && (CLOCK_CFG_PLL1MFD_VALUE <= 34U))
 598:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL1MFD_VALUE value in clock_cfg.h"
 599:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 600:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 601:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL1RFDPHI_VALUE >= 1U) && (CLOCK_CFG_PLL1RFDPHI_VALUE <= 63U))
 602:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL1RFDPHI_VALUE value in clock_cfg.h"
 603:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 604:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 605:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL1 input clock.*/
 606:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_PLL0PHI1) || defined(__DOXYGEN__)
 607:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1IN                CLOCK_PLL0PHI1
 608:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 609:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC
 610:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1IN                CLOCK_CFG_XOSCCLK
 611:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 612:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_NOCLOCK
 613:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1IN                0U
 614:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 615:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 616:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL1SRC value in clock_cfg.h"
 617:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 618:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 619:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_PLL1IN == 0U && CLOCK_ACTIVATE_PLL1 == TRUE)
 620:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "no PLL input clock"
 621:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 622:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 623:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_PLL1IN != 0U) && (CLOCK_ACTIVATE_PLL1 == TRUE)) &&              \
 624:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL1IN < CLOCK_PLL1IN_MIN) || (CLOCK_PLL1IN > CLOCK_PLL1IN_MAX))
 625:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL1IN value"
 626:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 627:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 628:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL1 VCO clock.*/
 629:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1VCO                                                       \
 630:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****   (CLOCK_PLL1IN * CLOCK_CFG_PLL1MFD_VALUE)
 631:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 632:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_ACTIVATE_PLL1 == TRUE) &&                                        \
 633:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL1VCO < CLOCK_PLL1VCO_MIN) || (CLOCK_PLL1VCO > CLOCK_PLL1VCO_MAX))
 634:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL1VCO value"
 635:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 636:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 637:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL1 output clock.*/
 638:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1PHI                                                       \
 639:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****   ((CLOCK_PLL1VCO / CLOCK_CFG_PLL1RFDPHI_VALUE) / 2U)
 640:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 641:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_ACTIVATE_PLL1 == TRUE) &&                                        \
 642:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL1PHI < CLOCK_PLL1PHI_MIN) || (CLOCK_PLL1PHI > CLOCK_PLL1PHI_MAX))
 643:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL1PHI value"
 644:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 645:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 646:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* SYSCLK source.*/
 647:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_IRCOSC) || defined(__DOXYGEN__)
 648:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSCLK                CLOCK_IRCOSCCLK
 649:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 650:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_CFG_SW == CLOCK_SW_XOSC)
 651:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSCLK                CLOCK_CFG_XOSCCLK
 652:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 653:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_CFG_SW == CLOCK_SW_PLL0PHI)
 654:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSCLK                CLOCK_PLL0PHI
 655:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 656:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_CFG_SW == CLOCK_SW_PLL1PHI)
 657:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSCLK                CLOCK_PLL1PHI
 658:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 659:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 660:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SW value in clock_cfg.h"
 661:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 662:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 663:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* SYSCLK check.*/
 664:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_SYSCLK > CLOCK_SYSCLK_MAX
 665:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_SYSCLK value"
 666:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 667:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 668:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* SYSCLKDIV source.*/
 669:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_CFG_SYSPRE_VALUE >= 0U) && (CLOCK_CFG_SYSPRE_VALUE <= 511U))
 670:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define  CLOCK_SYSCLKDIV             (CLOCK_SYSCLK / (CLOCK_CFG_SYSPRE_VALUE + 1U))
 671:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 672:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SYSPRE_VALUE value in clock_cfg.h"
 673:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 674:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 675:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* APB1 frequency.*/
 676:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PCLK1                 (CLOCK_SYSCLKDIV / 4U)
 677:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 678:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* APB2 frequency.*/
 679:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PCLK2                 (CLOCK_SYSCLKDIV / 2U)
 680:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 681:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 682:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   TIM clock.
 683:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 684:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK1               (CLOCK_PCLK2 * 2U)
 685:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK2               (CLOCK_PCLK1 * 2U)
 686:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK3               (CLOCK_PCLK1 * 2U)
 687:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK4               (CLOCK_PCLK2 * 2U)
 688:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK5               (CLOCK_PCLK2 * 2U)
 689:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK6               (CLOCK_PCLK1 * 2U)
 690:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK7               (CLOCK_PCLK1 * 2U)
 691:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK8               (CLOCK_PCLK2 * 2U)
 692:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK15              (CLOCK_PCLK2 * 2U)
 693:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK16              (CLOCK_PCLK2 * 2U)
 694:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMTSCLK              (CLOCK_PCLK1 * 2U)
 695:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 696:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 697:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   MCO divider clock frequency.
 698:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 699:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_NOCLOCK) || defined(__DOXYGEN__)
 700:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             0U
 701:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 702:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_LSI
 703:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             CLOCK_LSICLK
 704:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 705:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_IRCOSC
 706:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             CLOCK_IRCOSCCLK
 707:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 708:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_XOSC
 709:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             CLOCK_CFG_XOSCCLK
 710:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 711:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL0PHI
 712:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             CLOCK_PLL0PHI
 713:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 714:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL1PHI
 715:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             CLOCK_PLL1PHI
 716:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 717:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 718:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_MCOSEL value in clock_cfg.h"
 719:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 720:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 721:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 722:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   MCO output pin clock frequency.
 723:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 724:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_MCOPRE_VALUE == 0U)
 725:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOCLK                CLOCK_MCODIVCLK
 726:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif ((CLOCK_CFG_MCOPRE_VALUE > 0U) && (CLOCK_CFG_MCOPRE_VALUE <= 63U))
 727:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOCLK                (CLOCK_MCODIVCLK / (2U * CLOCK_CFG_MCOPRE_VALUE))
 728:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 729:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_MCOPRE_VALUE value in clock_cfg.h"
 730:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 731:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 732:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 733:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   RTC clock.
 734:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 735:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_LSIPRE_VALUE == 0U)
 736:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_LSIDIVCLK             CLOCK_LSICLK
 737:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif ((CLOCK_CFG_LSIPRE_VALUE > 0U) && (CLOCK_CFG_LSIPRE_VALUE <= 31U))
 738:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_LSIDIVCLK             (CLOCK_LSICLK / (2U * CLOCK_CFG_LSIPRE_VALUE))
 739:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 740:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_LSIPRE_VALUE value in clock_cfg.h"
 741:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 742:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 743:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_NOCLOCK) || defined(__DOXYGEN__)
 744:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSELCLK             0U
 745:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 746:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_LSI
 747:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSELCLK             CLOCK_LSIDIVCLK
 748:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 749:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_XOSC
 750:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSELCLK             CLOCK_CFG_XOSCCLK
 751:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 752:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 753:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_RTCSEL value in clock_cfg.h"
 754:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 755:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 756:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 757:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   UART clock.
 758:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 759:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_NOCLOCK) || defined(__DOXYGEN__)
 760:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSELCLK            0U
 761:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 762:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_IRCOSC
 763:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSELCLK            CLOCK_IRCOSCCLK
 764:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 765:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_XOSC
 766:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSELCLK            CLOCK_CFG_XOSCCLK
 767:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 768:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_PLL0PHI
 769:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSELCLK            CLOCK_PLL0PHI
 770:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 771:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_LSI
 772:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSELCLK            CLOCK_LSICLK
 773:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 774:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 775:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_UARTSEL value in clock_cfg.h"
 776:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 777:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 778:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_CFG_UARTPRE_VALUE >= 0U) && (CLOCK_CFG_UARTPRE_VALUE <= 31U))
 779:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTCLK               (CLOCK_UARTSELCLK / (CLOCK_CFG_UARTPRE_VALUE + 1U))
 780:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 781:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_UARTPRE_VALUE value in clock_cfg.h"
 782:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 783:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 784:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_UARTCLK > CLOCK_UARTCLK_MAX
 785:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_UARTCLK value"
 786:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 787:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 788:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UART1CLK              CLOCK_UARTCLK
 789:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UART2CLK              CLOCK_UARTCLK
 790:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UART3CLK              CLOCK_UARTCLK
 791:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 792:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 793:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   I2C clock.
 794:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 795:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_NOCLOCK) || defined(__DOXYGEN__)
 796:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSELCLK             0U
 797:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 798:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_IRCOSC
 799:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSELCLK             CLOCK_IRCOSCCLK
 800:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 801:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_XOSC
 802:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSELCLK             CLOCK_CFG_XOSCCLK
 803:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 804:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_PLL0PHI
 805:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSELCLK             CLOCK_PLL0PHI
 806:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 807:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 808:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_I2CSEL value in clock_cfg.h"
 809:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 810:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 811:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_CFG_I2CPRE_VALUE >= 0U) && (CLOCK_CFG_I2CPRE_VALUE <= 31U))
 812:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CCLK                (CLOCK_I2CSELCLK / (CLOCK_CFG_I2CPRE_VALUE + 1U))
 813:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 814:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_I2CPRE_VALUE value in clock_cfg.h"
 815:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 816:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 817:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_I2CCLK > CLOCK_I2CCLK_MAX
 818:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_I2CCLK value"
 819:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 820:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 821:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 822:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   SPI/I2S clock.
 823:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 824:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SPISEL == CLOCK_SPISEL_NOCLOCK) || defined(__DOXYGEN__)
 825:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISELCLK             0U
 826:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 827:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SPISEL == CLOCK_SPISEL_IRCOSC
 828:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISELCLK             CLOCK_IRCOSCCLK
 829:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 830:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SPISEL == CLOCK_SPISEL_XOSC
 831:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISELCLK             CLOCK_CFG_XOSCCLK
 832:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 833:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SPISEL == CLOCK_SPISEL_PLL0PHI
 834:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISELCLK             CLOCK_PLL0PHI
 835:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 836:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SPISEL == CLOCK_SPISEL_I2S_CKIN
 837:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISELCLK             CLOCK_CFG_I2S_CKIN
 838:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 839:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 840:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SPISEL value in clock_cfg.h"
 841:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 842:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 843:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_CFG_SPIPRE_VALUE >= 0U) && (CLOCK_CFG_SPIPRE_VALUE <= 31U))
 844:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPICLK                (CLOCK_SPISELCLK / (CLOCK_CFG_SPIPRE_VALUE + 1U))
 845:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 846:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SPIPRE_VALUE value in clock_cfg.h"
 847:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 848:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 849:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPI1CLK               CLOCK_PCLK2
 850:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPI2CLK               CLOCK_PCLK1
 851:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPI3CLK               CLOCK_PCLK1
 852:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPI4CLK               CLOCK_PCLK2
 853:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2S2CLK               CLOCK_SPICLK
 854:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2S3CLK               CLOCK_SPICLK
 855:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 856:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 857:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   FDCAN clock.
 858:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 859:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_NOCLOCK) || defined(__DOXYGEN__)
 860:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSELCLK           0U
 861:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 862:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_XOSC
 863:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSELCLK           CLOCK_CFG_XOSCCLK
 864:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 865:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_PLL0PHI
 866:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSELCLK           CLOCK_PLL0PHI
 867:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 868:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 869:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_FDCANSEL value in clock_cfg.h"
 870:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 871:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 872:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_CFG_FDCANPRE_VALUE >= 0U) && (CLOCK_CFG_FDCANPRE_VALUE <= 31U))
 873:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANCLK              (CLOCK_FDCANSELCLK / (CLOCK_CFG_FDCANPRE_VALUE + 1U))
 874:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 875:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_FDCANPRE_VALUE value in clock_cfg.h"
 876:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 877:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 878:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_FDCANCLK > CLOCK_FDCANCLK_MAX
 879:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_FDCANCLK value"
 880:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 881:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 882:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 883:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   ADC clock.
 884:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 885:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_NOCLOCK) || defined(__DOXYGEN__)
 886:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSELCLK             0U
 887:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 888:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_XOSC
 889:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSELCLK             CLOCK_CFG_XOSCCLK
 890:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 891:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL0PHI
 892:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSELCLK             CLOCK_PLL0PHI
 893:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 894:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL1PHI
 895:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSELCLK             CLOCK_PLL1PHI
 896:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 897:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 898:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_ADCSEL value in clock_cfg.h"
 899:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 900:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* The range of values of ADCPRE must be verified */
 901:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_ADCPRE_VALUE == 0U)
 902:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCCLK                CLOCK_ADCSELCLK
 903:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif ((CLOCK_CFG_ADCPRE_VALUE > 0U) && (CLOCK_CFG_ADCPRE_VALUE <= 63U))
 904:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCCLK                (CLOCK_ADCSELCLK / (2U * CLOCK_CFG_ADCPRE_VALUE))
 905:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 906:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_ADCPRE_VALUE value in clock_cfg.h"
 907:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 908:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 909:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADC12CLK              CLOCK_ADCCLK
 910:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADC345CLK             CLOCK_ADCCLK
 911:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 912:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 913:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   SDADC clock.
 914:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 915:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_NOCLOCK) || defined(__DOXYGEN__)
 916:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSELCLK           0U
 917:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 918:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_XOSC
 919:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSELCLK           CLOCK_CFG_XOSCCLK
 920:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 921:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL0PHI
 922:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSELCLK           CLOCK_PLL0PHI
 923:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 924:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL1PHI
 925:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSELCLK           CLOCK_PLL1PHI
 926:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 927:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 928:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SDADCSEL value in clock_cfg.h"
 929:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 930:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* The range of values of SDADCPRE must be verified */
 931:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SDADCPRE_VALUE == 0U)
 932:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCCLK              CLOCK_SDADCSELCLK
 933:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif ((CLOCK_CFG_SDADCPRE_VALUE > 0U) && (CLOCK_CFG_SDADCPRE_VALUE <= 63U))
 934:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCCLK              (CLOCK_SDADCSELCLK / (2U * CLOCK_CFG_SDADCPRE_VALUE))
 935:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 936:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SDADCPRE_VALUE value in clock_cfg.h"
 937:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 938:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 939:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_SDADCCLK > CLOCK_SDADCCLK_MAX
 940:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_SDADCCLK value"
 941:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 942:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 943:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Flash wait state (APC = 0) settings.*/
 944:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_SYSCLKDIV <= 136000000UL) || defined(__DOXYGEN__)
 945:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         3U /* 0 < core frequency < 136MHz  */
 946:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 947:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_SYSCLKDIV <= 170000000UL)
 948:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         4U /* 136MHz < core_freq <= 170MHz */
 949:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 950:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_SYSCLKDIV <= 204000000UL)
 951:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         5U /* 170MHz < core_freq <= 204MHz */
 952:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 953:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_SYSCLKDIV <= 238000000UL)
 954:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         6U /* 204MHz < core_freq <= 238MHz */
 955:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 956:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_SYSCLKDIV <= 273000000UL)
 957:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         7U /* 238MHz < core_freq <= 273MHz */
 958:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 959:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 960:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         8U /* 273MHz < core_freq <= 307MHz */
 961:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 962:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 963:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 964:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 965:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Module data structures and types.                                         */
 966:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 967:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 968:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 969:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Module macros.                                                            */
 970:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 971:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 972:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 973:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* External declarations.                                                    */
 974:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 975:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 976:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 977:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   CMSIS system core clock variable.
 978:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 979:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** extern uint32_t SystemCoreClock;
 980:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 981:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #ifdef __cplusplus
 982:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** extern "C" {
 983:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 984:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 985:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 986:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Initializes clock
 987:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
 988:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
 989:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 990:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** void clock_init(void);
 991:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 992:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #ifdef __cplusplus
 993:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 994:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 995:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 996:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 997:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Module inline functions.                                                  */
 998:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 999:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1000:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1001:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables AHB1 peripherals clock [Low Word]
1002:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1003:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1004:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1005:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1006:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB1LENR after the update
1007:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1008:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1009:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1010:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_AHB1L(bool smode, uint32_t m) {
1011:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1012:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1LENR |= m;
1013:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1014:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB1LSMENR |= m;
1015:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1016:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB1LSMENR |= m;
1017:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1018:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1019:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     else {
1020:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB1LSMENR &= ~m;
1021:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1022:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB1LSMENR &= ~m;
1023:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1024:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1025:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1026:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB1LENR;
1027:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1028:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1029:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1030:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables AHB1 peripherals clock [Low Word]
1031:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1032:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1033:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB1LENR after the update
1034:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1035:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1036:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1037:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_AHB1L(uint32_t m) {
1038:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1039:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1LENR &= ~m;
1040:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB1LSMENR &= ~m;
1041:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1042:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_AHB1LSMENR &= ~m;
1043:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1044:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1045:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB1LENR;
1046:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1047:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1048:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1049:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if AHB1 peripheral clock [Low Word] is enabled
1050:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1051:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1052:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1053:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1054:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1055:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_AHB1L(uint32_t m) {
1056:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1057:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->AHB1LENR & m) == m) ? true : false);
1058:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1059:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1060:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1061:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets AHB1 peripherals [Low Word]
1062:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1063:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1064:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1065:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1066:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1067:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_AHB1L(uint32_t m) {
1068:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1069:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1LRSTR |= m;
1070:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1LRSTR &= ~m;
1071:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->AHB1LRSTR;
1072:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1073:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1074:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1075:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables AHB1 peripherals clock [High Word]
1076:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1077:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1078:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1079:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1080:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB1HENR after the update
1081:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1082:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1083:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1084:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_AHB1H(bool smode, uint32_t m) {
1085:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1086:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1HENR |= m;
1087:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1088:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB1HSMENR |= m;
1089:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1090:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB1HSMENR |= m;
1091:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1092:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1093:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     else {
1094:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB1HSMENR &= ~m;
1095:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1096:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB1HSMENR &= ~m;
1097:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1098:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1099:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB1HENR;
1101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables AHB1 peripherals clock [High Word]
1105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB1HENR after the update
1108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_AHB1H(uint32_t m) {
1112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1HENR &= ~m;
1114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB1HSMENR &= ~m;
1115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_AHB1HSMENR &= ~m;
1117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB1HENR;
1120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if AHB1 peripheral clock [High Word] is enabled
1124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_AHB1H(uint32_t m) {
1130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->AHB1HENR & m) == m) ? true : false);
1132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets AHB1 peripherals [High Word]
1136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_AHB1H(uint32_t m) {
1142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1HRSTR |= m;
1144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1HRSTR &= ~m;
1145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->AHB1HRSTR;
1146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables AHB2 peripherals clock [Low Word]
1150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB2LENR after the update
1155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_AHB2L(bool smode, uint32_t m) {
1159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2LENR |= m;
 1371              		.loc 6 1160 19
 1372 00be 4FF08843 		mov	r3, #1140850688
 1373 00c2 9A6F     		ldr	r2, [r3, #120]
 1374 00c4 4FF08841 		mov	r1, #1140850688
 1375 00c8 099B     		ldr	r3, [sp, #36]
 1376 00ca 1343     		orrs	r3, r3, r2
 1377 00cc 8B67     		str	r3, [r1, #120]
1161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
 1378              		.loc 6 1161 8
 1379 00ce 9DF82A30 		ldrb	r3, [sp, #42]	@ zero_extendqisi2
 1380 00d2 002B     		cmp	r3, #0
 1381 00d4 14D0     		beq	.L94
1162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB2LSMENR |= m;
 1382              		.loc 6 1162 28
 1383 00d6 4FF08843 		mov	r3, #1140850688
 1384 00da D3F89820 		ldr	r2, [r3, #152]
 1385 00de 4FF08841 		mov	r1, #1140850688
 1386 00e2 099B     		ldr	r3, [sp, #36]
 1387 00e4 1343     		orrs	r3, r3, r2
 1388 00e6 C1F89830 		str	r3, [r1, #152]
1163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB2LSMENR |= m;
 1389              		.loc 6 1164 28
 1390 00ea 4FF08843 		mov	r3, #1140850688
 1391 00ee D3F8B820 		ldr	r2, [r3, #184]
 1392 00f2 4FF08841 		mov	r1, #1140850688
 1393 00f6 099B     		ldr	r3, [sp, #36]
 1394 00f8 1343     		orrs	r3, r3, r2
 1395 00fa C1F8B830 		str	r3, [r1, #184]
 1396 00fe 15E0     		b	.L95
 1397              	.L94:
1165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     else {
1168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB2LSMENR &= ~m;
 1398              		.loc 6 1168 28
 1399 0100 4FF08843 		mov	r3, #1140850688
 1400 0104 D3F89820 		ldr	r2, [r3, #152]
 1401              		.loc 6 1168 31
 1402 0108 099B     		ldr	r3, [sp, #36]
 1403 010a DB43     		mvns	r3, r3
 1404              		.loc 6 1168 28
 1405 010c 4FF08841 		mov	r1, #1140850688
 1406 0110 1340     		ands	r3, r3, r2
 1407 0112 C1F89830 		str	r3, [r1, #152]
1169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB2LSMENR &= ~m;
 1408              		.loc 6 1170 28
 1409 0116 4FF08843 		mov	r3, #1140850688
 1410 011a D3F8B820 		ldr	r2, [r3, #184]
 1411              		.loc 6 1170 31
 1412 011e 099B     		ldr	r3, [sp, #36]
 1413 0120 DB43     		mvns	r3, r3
 1414              		.loc 6 1170 28
 1415 0122 4FF08841 		mov	r1, #1140850688
 1416 0126 1340     		ands	r3, r3, r2
 1417 0128 C1F8B830 		str	r3, [r1, #184]
 1418              	.L95:
1171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB2LENR;
 1419              		.loc 6 1174 15
 1420 012c 4FF08843 		mov	r3, #1140850688
 1421 0130 9B6F     		ldr	r3, [r3, #120]
 1422              	.LBE55:
 1423              	.LBE54:
1175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables AHB2 peripherals clock [Low Word]
1179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB2LENR after the update
1182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_AHB2L(uint32_t m) {
1186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2LENR &= ~m;
1188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB2LSMENR &= ~m;
1189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_AHB2LSMENR &= ~m;
1191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB2LENR;
1194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if AHB2 peripheral clock [Low Word] is enabled
1198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_AHB2L(uint32_t m) {
1204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->AHB2LENR & m) == m) ? true : false);
1206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets AHB2 peripherals [Low Word]
1210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_AHB2L(uint32_t m) {
1216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2LRSTR |= m;
1218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2LRSTR &= ~m;
1219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->AHB2LRSTR;
1220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables AHB2 peripherals clock [High Word]
1224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB2HENR after the update
1229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_AHB2H(bool smode, uint32_t m) {
1233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2HENR |= m;
1235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB2HSMENR |= m;
1237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB2HSMENR |= m;
1239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     else {
1242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB2HSMENR &= ~m;
1243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB2HSMENR &= ~m;
1245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB2HENR;
1249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables AHB2 peripherals clock [High Word]
1253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB2HENR after the update
1256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_AHB2H(uint32_t m) {
1260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2HENR &= ~m;
1262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB2HSMENR &= ~m;
1263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_AHB2HSMENR &= ~m;
1265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB2HENR;
1268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if AHB2 peripheral clock [High Word] is enabled
1272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_AHB2H(uint32_t m) {
1278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->AHB2HENR & m) == m) ? true : false);
1280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets AHB2 peripherals [High Word]
1284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_AHB2H(uint32_t m) {
1290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2HRSTR |= m;
1292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2HRSTR &= ~m;
1293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->AHB2HRSTR;
1294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables APB1 peripherals clock [Low Word]
1298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB1LENR after the update
1303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_APB1L(bool smode, uint32_t m) {
1307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB1LENR |= m;
1309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB1LSMENR |= m;
1311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB1LSMENR |= m;
1313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     else {
1316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB1LSMENR &= ~m;
1317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB1LSMENR &= ~m;
1319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB1LENR;
1323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables APB1 peripherals clock [Low Word]
1327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB1LENR after the update
1330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_APB1L(uint32_t m) {
1334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB1LENR &= ~m;
1336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB1LSMENR &= ~m;
1337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_APB1LSMENR &= ~m;
1339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB1LENR;
1342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if APB1 peripheral clock [Low Word] is enabled
1346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_APB1L(uint32_t m) {
1352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->APB1LENR & m) == m) ? true : false);
1354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets APB1 peripherals [Low Word]
1358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_APB1L(uint32_t m) {
1364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB1LRSTR |= m;
1366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB1LRSTR &= ~m;
1367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->APB1LRSTR;
1368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables APB2 peripherals clock [Low Word]
1372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB2LENR after the update
1377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_APB2L(bool smode, uint32_t m) {
1381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2LENR |= m;
1383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB2LSMENR |= m;
1385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB2LSMENR |= m;
1387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     else {
1390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB2LSMENR &= ~m;
1391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB2LSMENR &= ~m;
1393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB2LENR;
1397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables APB2 peripherals clock [Low Word]
1401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB2LENR after the update
1404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1405:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1406:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1407:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_APB2L(uint32_t m) {
1408:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2LENR &= ~m;
1410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2LSMENR &= ~m;
1411:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_APB2LSMENR &= ~m;
1413:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1414:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB2LENR;
1416:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1417:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1418:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1419:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if APB2 peripheral clock [Low Word] is enabled
1420:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1421:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1422:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1423:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1424:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1425:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_APB2L(uint32_t m) {
1426:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1427:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->APB2LENR & m) == m) ? true : false);
1428:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1429:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1430:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1431:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets APB2 peripherals [Low Word]
1432:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1433:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1434:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1435:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1436:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1437:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_APB2L(uint32_t m) {
1438:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1439:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2LRSTR |= m;
1440:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2LRSTR &= ~m;
1441:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->APB2LRSTR;
1442:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1443:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1444:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1445:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables APB2 peripherals clock [High Word]
1446:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1447:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1448:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1449:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1450:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB2HENR after the update
1451:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1452:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1453:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1454:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_APB2H(bool smode, uint32_t m) {
1455:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2HENR |= m;
1457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB2HSMENR |= m;
1459:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB2HSMENR |= m;
1461:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1462:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1463:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     else {
1464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB2HSMENR &= ~m;
1465:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB2HSMENR &= ~m;
1467:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1468:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1469:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB2HENR;
1471:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1472:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1473:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1474:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables APB2 peripherals clock [High Word]
1475:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1476:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1477:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB2HENR after the update
1478:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1479:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1480:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1481:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_APB2H(uint32_t m) {
1482:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2HENR &= ~m;
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2HSMENR &= ~m;
1485:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_APB2HSMENR &= ~m;
1487:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1488:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB2HENR;
1490:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1491:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1492:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1493:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if APB2 peripheral clock [High Word] is enabled
1494:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1495:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1496:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1497:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1498:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1499:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_APB2H(uint32_t m) {
1500:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1501:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->APB2HENR & m) == m) ? true : false);
1502:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1503:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1504:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1505:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets APB2 peripherals [High Word]
1506:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1507:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1508:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1509:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1510:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1511:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_APB2H(uint32_t m) {
1512:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1513:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2HRSTR |= m;
1514:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2HRSTR &= ~m;
1515:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->APB2HRSTR;
1516:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1517:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1518:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1519:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables DMA1 clock
1520:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1521:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1522:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1523:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1524:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1525:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1526:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_DMA1(bool smode) {
1527:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1528:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_DMA1);
1529:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 1424              		.loc 6 1529 1
 1425 0132 00BF     		nop
 1426              	.L93:
 1427              	.LBE53:
 1428              	.LBE52:
 410:Modules/Drivers/System/DMA/src/dma.c ****                 clock_enable_DMA1(true);
 411:Modules/Drivers/System/DMA/src/dma.c ****             }
 412:Modules/Drivers/System/DMA/src/dma.c ****             if ((0x0000FF00U & stream_msk) != 0U) {
 1429              		.loc 5 412 30
 1430 0134 0C9B     		ldr	r3, [sp, #48]
 1431 0136 03F47F43 		and	r3, r3, #65280
 1432              		.loc 5 412 16
 1433 013a 002B     		cmp	r3, #0
 1434 013c 44D0     		beq	.L97
 1435 013e 0123     		movs	r3, #1
 1436 0140 8DF82330 		strb	r3, [sp, #35]
 1437 0144 9DF82330 		ldrb	r3, [sp, #35]
 1438 0148 8DF82230 		strb	r3, [sp, #34]
 1439 014c 4FF48033 		mov	r3, #65536
 1440 0150 0793     		str	r3, [sp, #28]
 1441              	.LBB56:
 1442              	.LBB57:
 1443              	.LBB58:
 1444              	.LBB59:
1012:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
 1445              		.loc 6 1012 19
 1446 0152 4FF08843 		mov	r3, #1140850688
 1447 0156 1A6F     		ldr	r2, [r3, #112]
 1448 0158 4FF08841 		mov	r1, #1140850688
 1449 015c 079B     		ldr	r3, [sp, #28]
 1450 015e 1343     		orrs	r3, r3, r2
 1451 0160 0B67     		str	r3, [r1, #112]
1013:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB1LSMENR |= m;
 1452              		.loc 6 1013 8
 1453 0162 9DF82230 		ldrb	r3, [sp, #34]	@ zero_extendqisi2
 1454 0166 002B     		cmp	r3, #0
 1455 0168 14D0     		beq	.L98
1014:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 1456              		.loc 6 1014 28
 1457 016a 4FF08843 		mov	r3, #1140850688
 1458 016e D3F89020 		ldr	r2, [r3, #144]
 1459 0172 4FF08841 		mov	r1, #1140850688
 1460 0176 079B     		ldr	r3, [sp, #28]
 1461 0178 1343     		orrs	r3, r3, r2
 1462 017a C1F89030 		str	r3, [r1, #144]
1016:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 1463              		.loc 6 1016 28
 1464 017e 4FF08843 		mov	r3, #1140850688
 1465 0182 D3F8B020 		ldr	r2, [r3, #176]
 1466 0186 4FF08841 		mov	r1, #1140850688
 1467 018a 079B     		ldr	r3, [sp, #28]
 1468 018c 1343     		orrs	r3, r3, r2
 1469 018e C1F8B030 		str	r3, [r1, #176]
 1470 0192 15E0     		b	.L99
 1471              	.L98:
1020:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 1472              		.loc 6 1020 28
 1473 0194 4FF08843 		mov	r3, #1140850688
 1474 0198 D3F89020 		ldr	r2, [r3, #144]
1020:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 1475              		.loc 6 1020 31
 1476 019c 079B     		ldr	r3, [sp, #28]
 1477 019e DB43     		mvns	r3, r3
1020:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 1478              		.loc 6 1020 28
 1479 01a0 4FF08841 		mov	r1, #1140850688
 1480 01a4 1340     		ands	r3, r3, r2
 1481 01a6 C1F89030 		str	r3, [r1, #144]
1022:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 1482              		.loc 6 1022 28
 1483 01aa 4FF08843 		mov	r3, #1140850688
 1484 01ae D3F8B020 		ldr	r2, [r3, #176]
1022:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 1485              		.loc 6 1022 31
 1486 01b2 079B     		ldr	r3, [sp, #28]
 1487 01b4 DB43     		mvns	r3, r3
1022:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 1488              		.loc 6 1022 28
 1489 01b6 4FF08841 		mov	r1, #1140850688
 1490 01ba 1340     		ands	r3, r3, r2
 1491 01bc C1F8B030 		str	r3, [r1, #176]
 1492              	.L99:
1026:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 1493              		.loc 6 1026 15
 1494 01c0 4FF08843 		mov	r3, #1140850688
 1495 01c4 1B6F     		ldr	r3, [r3, #112]
 1496              	.LBE59:
 1497              	.LBE58:
1530:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1531:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1532:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables DMA1 clock
1533:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1534:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1535:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1536:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_DMA1(void) {
1537:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1538:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_DMA1);
1539:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1540:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1541:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1542:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if DMA1 clock is enabled
1543:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1544:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1545:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1546:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DMA1(void) {
1547:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1548:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_DMA1);
1549:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1550:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1551:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1552:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets DMA1
1553:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1554:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1555:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1556:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_DMA1(void) {
1557:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1558:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_DMA1);
1559:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1560:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1561:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1562:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables DMA2 clock
1563:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1564:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1565:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1566:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1567:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1568:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1569:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_DMA2(bool smode) {
1570:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1571:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB1L(smode, RCC_AHB1LENR_DMA2);
1572:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 1498              		.loc 6 1572 1
 1499 01c6 00BF     		nop
 1500              	.L97:
 1501              	.LBE57:
 1502              	.LBE56:
 413:Modules/Drivers/System/DMA/src/dma.c ****                 clock_enable_DMA2(true);
 414:Modules/Drivers/System/DMA/src/dma.c ****             }
 415:Modules/Drivers/System/DMA/src/dma.c ****             if (dma.taken != 0U) {
 1503              		.loc 5 415 20
 1504 01c8 354B     		ldr	r3, .L106
 1505 01ca 1B68     		ldr	r3, [r3]
 1506              		.loc 5 415 16
 1507 01cc 002B     		cmp	r3, #0
 1508 01ce 44D0     		beq	.L101
 1509 01d0 0123     		movs	r3, #1
 1510 01d2 8DF81B30 		strb	r3, [sp, #27]
 1511 01d6 9DF81B30 		ldrb	r3, [sp, #27]
 1512 01da 8DF81A30 		strb	r3, [sp, #26]
 1513 01de 4FF40033 		mov	r3, #131072
 1514 01e2 0593     		str	r3, [sp, #20]
 1515              	.LBB60:
 1516              	.LBB61:
 1517              	.LBB62:
 1518              	.LBB63:
1160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
 1519              		.loc 6 1160 19
 1520 01e4 4FF08843 		mov	r3, #1140850688
 1521 01e8 9A6F     		ldr	r2, [r3, #120]
 1522 01ea 4FF08841 		mov	r1, #1140850688
 1523 01ee 059B     		ldr	r3, [sp, #20]
 1524 01f0 1343     		orrs	r3, r3, r2
 1525 01f2 8B67     		str	r3, [r1, #120]
1161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB2LSMENR |= m;
 1526              		.loc 6 1161 8
 1527 01f4 9DF81A30 		ldrb	r3, [sp, #26]	@ zero_extendqisi2
 1528 01f8 002B     		cmp	r3, #0
 1529 01fa 14D0     		beq	.L102
1162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 1530              		.loc 6 1162 28
 1531 01fc 4FF08843 		mov	r3, #1140850688
 1532 0200 D3F89820 		ldr	r2, [r3, #152]
 1533 0204 4FF08841 		mov	r1, #1140850688
 1534 0208 059B     		ldr	r3, [sp, #20]
 1535 020a 1343     		orrs	r3, r3, r2
 1536 020c C1F89830 		str	r3, [r1, #152]
1164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 1537              		.loc 6 1164 28
 1538 0210 4FF08843 		mov	r3, #1140850688
 1539 0214 D3F8B820 		ldr	r2, [r3, #184]
 1540 0218 4FF08841 		mov	r1, #1140850688
 1541 021c 059B     		ldr	r3, [sp, #20]
 1542 021e 1343     		orrs	r3, r3, r2
 1543 0220 C1F8B830 		str	r3, [r1, #184]
 1544 0224 15E0     		b	.L103
 1545              	.L102:
1168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 1546              		.loc 6 1168 28
 1547 0226 4FF08843 		mov	r3, #1140850688
 1548 022a D3F89820 		ldr	r2, [r3, #152]
1168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 1549              		.loc 6 1168 31
 1550 022e 059B     		ldr	r3, [sp, #20]
 1551 0230 DB43     		mvns	r3, r3
1168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 1552              		.loc 6 1168 28
 1553 0232 4FF08841 		mov	r1, #1140850688
 1554 0236 1340     		ands	r3, r3, r2
 1555 0238 C1F89830 		str	r3, [r1, #152]
1170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 1556              		.loc 6 1170 28
 1557 023c 4FF08843 		mov	r3, #1140850688
 1558 0240 D3F8B820 		ldr	r2, [r3, #184]
1170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 1559              		.loc 6 1170 31
 1560 0244 059B     		ldr	r3, [sp, #20]
 1561 0246 DB43     		mvns	r3, r3
1170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 1562              		.loc 6 1170 28
 1563 0248 4FF08841 		mov	r1, #1140850688
 1564 024c 1340     		ands	r3, r3, r2
 1565 024e C1F8B830 		str	r3, [r1, #184]
 1566              	.L103:
1174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 1567              		.loc 6 1174 15
 1568 0252 4FF08843 		mov	r3, #1140850688
 1569 0256 9B6F     		ldr	r3, [r3, #120]
 1570              	.LBE63:
 1571              	.LBE62:
1573:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1574:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1575:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables DMA2 clock
1576:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1577:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1578:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1579:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_DMA2(void) {
1580:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1581:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB1L(RCC_AHB1LENR_DMA2);
1582:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1583:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1584:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1585:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if DMA2 clock is enabled
1586:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1587:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1588:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1589:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DMA2(void) {
1590:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1591:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB1L(RCC_AHB1LENR_DMA2);
1592:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1593:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1594:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1595:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets DMA2
1596:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1597:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1598:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1599:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_DMA2(void) {
1600:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1601:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB1L(RCC_AHB1LRSTR_DMA2);
1602:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1603:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1604:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1605:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables DMAMUX1 clock
1606:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1607:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1608:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1609:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1610:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1611:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1612:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_DMAMUX1(bool smode) {
1613:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1614:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_DMAMUX1);
1615:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 1572              		.loc 6 1615 1
 1573 0258 00BF     		nop
 1574              	.L101:
 1575              	.LBE61:
 1576              	.LBE60:
 416:Modules/Drivers/System/DMA/src/dma.c ****                 clock_enable_DMAMUX1(true);
 417:Modules/Drivers/System/DMA/src/dma.c ****             }
 418:Modules/Drivers/System/DMA/src/dma.c **** 
 419:Modules/Drivers/System/DMA/src/dma.c ****             /* IRQ associated to the DMA stream.*/
 420:Modules/Drivers/System/DMA/src/dma.c ****             irq_set_priority(ddp->vector, irq_prio);
 1577              		.loc 5 420 13
 1578 025a 0B9B     		ldr	r3, [sp, #44]
 1579 025c B3F91430 		ldrsh	r3, [r3, #20]
 1580 0260 0299     		ldr	r1, [sp, #8]
 1581 0262 1846     		mov	r0, r3
 1582 0264 FFF7FEFF 		bl	irq_set_priority
 421:Modules/Drivers/System/DMA/src/dma.c ****             irq_enable(ddp->vector);
 1583              		.loc 5 421 13
 1584 0268 0B9B     		ldr	r3, [sp, #44]
 1585 026a B3F91430 		ldrsh	r3, [r3, #20]
 1586 026e 1846     		mov	r0, r3
 1587 0270 FFF7FEFF 		bl	irq_enable
 422:Modules/Drivers/System/DMA/src/dma.c **** 
 423:Modules/Drivers/System/DMA/src/dma.c ****             /* Putting the stream in a known state, just in case.*/
 424:Modules/Drivers/System/DMA/src/dma.c ****             dma_stream_disable(ddp);
 1588              		.loc 5 424 13
 1589 0274 0B98     		ldr	r0, [sp, #44]
 1590 0276 FFF7FEFF 		bl	dma_stream_disable
 425:Modules/Drivers/System/DMA/src/dma.c ****             ddp->dmast->SxCR = DMA_SCR_RESET_VALUE;
 1591              		.loc 5 425 16
 1592 027a 0B9B     		ldr	r3, [sp, #44]
 1593 027c DB68     		ldr	r3, [r3, #12]
 1594              		.loc 5 425 30
 1595 027e 0022     		movs	r2, #0
 1596 0280 1A60     		str	r2, [r3]
 426:Modules/Drivers/System/DMA/src/dma.c **** 
 427:Modules/Drivers/System/DMA/src/dma.c ****             return ddp;
 1597              		.loc 5 427 20
 1598 0282 0B9B     		ldr	r3, [sp, #44]
 1599 0284 08E0     		b	.L90
 1600              	.L92:
 1601              	.LBE51:
 1602              	.LBE50:
 398:Modules/Drivers/System/DMA/src/dma.c ****         uint32_t stream_msk = (1UL << i);
 1603              		.loc 5 398 39 discriminator 2
 1604 0286 0D9B     		ldr	r3, [sp, #52]
 1605 0288 0133     		adds	r3, r3, #1
 1606 028a 0D93     		str	r3, [sp, #52]
 1607              	.L91:
 398:Modules/Drivers/System/DMA/src/dma.c ****         uint32_t stream_msk = (1UL << i);
 1608              		.loc 5 398 5 discriminator 1
 1609 028c 0D9A     		ldr	r2, [sp, #52]
 1610 028e 0E9B     		ldr	r3, [sp, #56]
 1611 0290 9A42     		cmp	r2, r3
 1612 0292 7FF6E0AE 		bls	.L105
 1613              	.LBE49:
 428:Modules/Drivers/System/DMA/src/dma.c ****         }
 429:Modules/Drivers/System/DMA/src/dma.c ****     }
 430:Modules/Drivers/System/DMA/src/dma.c **** 
 431:Modules/Drivers/System/DMA/src/dma.c ****     return NULL;
 1614              		.loc 5 431 12
 1615 0296 0023     		movs	r3, #0
 1616              	.L90:
 432:Modules/Drivers/System/DMA/src/dma.c **** }
 1617              		.loc 5 432 1
 1618 0298 1846     		mov	r0, r3
 1619 029a 11B0     		add	sp, sp, #68
 1620              		.cfi_def_cfa_offset 4
 1621              		@ sp needed
 1622 029c 5DF804FB 		ldr	pc, [sp], #4
 1623              	.L107:
 1624              		.align	2
 1625              	.L106:
 1626 02a0 00000000 		.word	dma
 1627 02a4 00000000 		.word	dma_descriptors
 1628              		.cfi_endproc
 1629              	.LFE433:
 1631              		.section	.text.dma_stream_free,"ax",%progbits
 1632              		.align	1
 1633              		.p2align 4,,15
 1634              		.global	dma_stream_free
 1635              		.syntax unified
 1636              		.thumb
 1637              		.thumb_func
 1639              	dma_stream_free:
 1640              	.LFB434:
 433:Modules/Drivers/System/DMA/src/dma.c **** 
 434:Modules/Drivers/System/DMA/src/dma.c **** void dma_stream_free(const dma_descriptor_t *ddp) {
 1641              		.loc 5 434 51
 1642              		.cfi_startproc
 1643              		@ args = 0, pretend = 0, frame = 24
 1644              		@ frame_needed = 0, uses_anonymous_args = 0
 1645 0000 00B5     		push	{lr}
 1646              		.cfi_def_cfa_offset 4
 1647              		.cfi_offset 14, -4
 1648 0002 87B0     		sub	sp, sp, #28
 1649              		.cfi_def_cfa_offset 32
 1650 0004 0190     		str	r0, [sp, #4]
 435:Modules/Drivers/System/DMA/src/dma.c **** 
 436:Modules/Drivers/System/DMA/src/dma.c ****     /* Freeing the stream.*/
 437:Modules/Drivers/System/DMA/src/dma.c ****     dma.taken &= ~(1UL << ddp->stream);
 1651              		.loc 5 437 15
 1652 0006 524B     		ldr	r3, .L116
 1653 0008 1A68     		ldr	r2, [r3]
 1654              		.loc 5 437 30
 1655 000a 019B     		ldr	r3, [sp, #4]
 1656 000c 1B68     		ldr	r3, [r3]
 1657              		.loc 5 437 24
 1658 000e 0121     		movs	r1, #1
 1659 0010 01FA03F3 		lsl	r3, r1, r3
 1660              		.loc 5 437 18
 1661 0014 DB43     		mvns	r3, r3
 1662              		.loc 5 437 15
 1663 0016 1340     		ands	r3, r3, r2
 1664 0018 4D4A     		ldr	r2, .L116
 1665 001a 1360     		str	r3, [r2]
 438:Modules/Drivers/System/DMA/src/dma.c **** 
 439:Modules/Drivers/System/DMA/src/dma.c ****     /* Disables the associated IRQ vector if it is no more in use.*/
 440:Modules/Drivers/System/DMA/src/dma.c ****     irq_disable(ddp->vector);
 1666              		.loc 5 440 5
 1667 001c 019B     		ldr	r3, [sp, #4]
 1668 001e B3F91430 		ldrsh	r3, [r3, #20]
 1669 0022 1846     		mov	r0, r3
 1670 0024 FFF7FEFF 		bl	irq_disable
 441:Modules/Drivers/System/DMA/src/dma.c **** 
 442:Modules/Drivers/System/DMA/src/dma.c ****     /* Removes the DMA handler.*/
 443:Modules/Drivers/System/DMA/src/dma.c ****     dma.streams[ddp->stream].cb  = NULL;
 1671              		.loc 5 443 20
 1672 0028 019B     		ldr	r3, [sp, #4]
 1673 002a 1B68     		ldr	r3, [r3]
 1674              		.loc 5 443 34
 1675 002c 484A     		ldr	r2, .L116
 1676 002e DB00     		lsls	r3, r3, #3
 1677 0030 1344     		add	r3, r3, r2
 1678 0032 0022     		movs	r2, #0
 1679 0034 5A60     		str	r2, [r3, #4]
 444:Modules/Drivers/System/DMA/src/dma.c ****     dma.streams[ddp->stream].arg = NULL;
 1680              		.loc 5 444 20
 1681 0036 019B     		ldr	r3, [sp, #4]
 1682 0038 1B68     		ldr	r3, [r3]
 1683              		.loc 5 444 34
 1684 003a 454A     		ldr	r2, .L116
 1685 003c DB00     		lsls	r3, r3, #3
 1686 003e 1344     		add	r3, r3, r2
 1687 0040 0022     		movs	r2, #0
 1688 0042 9A60     		str	r2, [r3, #8]
 445:Modules/Drivers/System/DMA/src/dma.c **** 
 446:Modules/Drivers/System/DMA/src/dma.c ****     /* Shutting down clocks that are no more required, if any.*/
 447:Modules/Drivers/System/DMA/src/dma.c ****     if ((dma.taken & 0x000000FFU) == 0U) {
 1689              		.loc 5 447 13
 1690 0044 424B     		ldr	r3, .L116
 1691 0046 1B68     		ldr	r3, [r3]
 1692              		.loc 5 447 20
 1693 0048 DBB2     		uxtb	r3, r3
 1694              		.loc 5 447 8
 1695 004a 002B     		cmp	r3, #0
 1696 004c 25D1     		bne	.L109
 1697 004e 4FF48033 		mov	r3, #65536
 1698 0052 0593     		str	r3, [sp, #20]
 1699              	.LBB64:
 1700              	.LBB65:
 1701              	.LBB66:
 1702              	.LBB67:
1187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB2LSMENR &= ~m;
 1703              		.loc 6 1187 19
 1704 0054 4FF08843 		mov	r3, #1140850688
 1705 0058 9A6F     		ldr	r2, [r3, #120]
1187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB2LSMENR &= ~m;
 1706              		.loc 6 1187 22
 1707 005a 059B     		ldr	r3, [sp, #20]
 1708 005c DB43     		mvns	r3, r3
1187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB2LSMENR &= ~m;
 1709              		.loc 6 1187 19
 1710 005e 4FF08841 		mov	r1, #1140850688
 1711 0062 1340     		ands	r3, r3, r2
 1712 0064 8B67     		str	r3, [r1, #120]
1188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 1713              		.loc 6 1188 24
 1714 0066 4FF08843 		mov	r3, #1140850688
 1715 006a D3F89820 		ldr	r2, [r3, #152]
1188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 1716              		.loc 6 1188 27
 1717 006e 059B     		ldr	r3, [sp, #20]
 1718 0070 DB43     		mvns	r3, r3
1188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 1719              		.loc 6 1188 24
 1720 0072 4FF08841 		mov	r1, #1140850688
 1721 0076 1340     		ands	r3, r3, r2
 1722 0078 C1F89830 		str	r3, [r1, #152]
1190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 1723              		.loc 6 1190 24
 1724 007c 4FF08843 		mov	r3, #1140850688
 1725 0080 D3F8B820 		ldr	r2, [r3, #184]
1190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 1726              		.loc 6 1190 27
 1727 0084 059B     		ldr	r3, [sp, #20]
 1728 0086 DB43     		mvns	r3, r3
1190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 1729              		.loc 6 1190 24
 1730 0088 4FF08841 		mov	r1, #1140850688
 1731 008c 1340     		ands	r3, r3, r2
 1732 008e C1F8B830 		str	r3, [r1, #184]
1193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 1733              		.loc 6 1193 15
 1734 0092 4FF08843 		mov	r3, #1140850688
 1735 0096 9B6F     		ldr	r3, [r3, #120]
 1736              	.LBE67:
 1737              	.LBE66:
1539:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 1738              		.loc 6 1539 1
 1739 0098 00BF     		nop
 1740              	.L109:
 1741              	.LBE65:
 1742              	.LBE64:
 448:Modules/Drivers/System/DMA/src/dma.c ****         clock_disable_DMA1();
 449:Modules/Drivers/System/DMA/src/dma.c ****     }
 450:Modules/Drivers/System/DMA/src/dma.c ****     if ((dma.taken & 0x0000FF00U) == 0U) {
 1743              		.loc 5 450 13
 1744 009a 2D4B     		ldr	r3, .L116
 1745 009c 1B68     		ldr	r3, [r3]
 1746              		.loc 5 450 20
 1747 009e 03F47F43 		and	r3, r3, #65280
 1748              		.loc 5 450 8
 1749 00a2 002B     		cmp	r3, #0
 1750 00a4 25D1     		bne	.L111
 1751 00a6 4FF48033 		mov	r3, #65536
 1752 00aa 0493     		str	r3, [sp, #16]
 1753              	.LBB68:
 1754              	.LBB69:
 1755              	.LBB70:
 1756              	.LBB71:
1039:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB1LSMENR &= ~m;
 1757              		.loc 6 1039 19
 1758 00ac 4FF08843 		mov	r3, #1140850688
 1759 00b0 1A6F     		ldr	r2, [r3, #112]
1039:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB1LSMENR &= ~m;
 1760              		.loc 6 1039 22
 1761 00b2 049B     		ldr	r3, [sp, #16]
 1762 00b4 DB43     		mvns	r3, r3
1039:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB1LSMENR &= ~m;
 1763              		.loc 6 1039 19
 1764 00b6 4FF08841 		mov	r1, #1140850688
 1765 00ba 1340     		ands	r3, r3, r2
 1766 00bc 0B67     		str	r3, [r1, #112]
1040:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 1767              		.loc 6 1040 24
 1768 00be 4FF08843 		mov	r3, #1140850688
 1769 00c2 D3F89020 		ldr	r2, [r3, #144]
1040:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 1770              		.loc 6 1040 27
 1771 00c6 049B     		ldr	r3, [sp, #16]
 1772 00c8 DB43     		mvns	r3, r3
1040:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 1773              		.loc 6 1040 24
 1774 00ca 4FF08841 		mov	r1, #1140850688
 1775 00ce 1340     		ands	r3, r3, r2
 1776 00d0 C1F89030 		str	r3, [r1, #144]
1042:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 1777              		.loc 6 1042 24
 1778 00d4 4FF08843 		mov	r3, #1140850688
 1779 00d8 D3F8B020 		ldr	r2, [r3, #176]
1042:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 1780              		.loc 6 1042 27
 1781 00dc 049B     		ldr	r3, [sp, #16]
 1782 00de DB43     		mvns	r3, r3
1042:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 1783              		.loc 6 1042 24
 1784 00e0 4FF08841 		mov	r1, #1140850688
 1785 00e4 1340     		ands	r3, r3, r2
 1786 00e6 C1F8B030 		str	r3, [r1, #176]
1045:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 1787              		.loc 6 1045 15
 1788 00ea 4FF08843 		mov	r3, #1140850688
 1789 00ee 1B6F     		ldr	r3, [r3, #112]
 1790              	.LBE71:
 1791              	.LBE70:
1582:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 1792              		.loc 6 1582 1
 1793 00f0 00BF     		nop
 1794              	.L111:
 1795              	.LBE69:
 1796              	.LBE68:
 451:Modules/Drivers/System/DMA/src/dma.c ****         clock_disable_DMA2();
 452:Modules/Drivers/System/DMA/src/dma.c ****     }
 453:Modules/Drivers/System/DMA/src/dma.c ****     if (dma.taken == 0U) {
 1797              		.loc 5 453 12
 1798 00f2 174B     		ldr	r3, .L116
 1799 00f4 1B68     		ldr	r3, [r3]
 1800              		.loc 5 453 8
 1801 00f6 002B     		cmp	r3, #0
 1802 00f8 25D1     		bne	.L115
 1803 00fa 4FF40033 		mov	r3, #131072
 1804 00fe 0393     		str	r3, [sp, #12]
 1805              	.LBB72:
 1806              	.LBB73:
 1807              	.LBB74:
 1808              	.LBB75:
1187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB2LSMENR &= ~m;
 1809              		.loc 6 1187 19
 1810 0100 4FF08843 		mov	r3, #1140850688
 1811 0104 9A6F     		ldr	r2, [r3, #120]
1187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB2LSMENR &= ~m;
 1812              		.loc 6 1187 22
 1813 0106 039B     		ldr	r3, [sp, #12]
 1814 0108 DB43     		mvns	r3, r3
1187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB2LSMENR &= ~m;
 1815              		.loc 6 1187 19
 1816 010a 4FF08841 		mov	r1, #1140850688
 1817 010e 1340     		ands	r3, r3, r2
 1818 0110 8B67     		str	r3, [r1, #120]
1188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 1819              		.loc 6 1188 24
 1820 0112 4FF08843 		mov	r3, #1140850688
 1821 0116 D3F89820 		ldr	r2, [r3, #152]
1188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 1822              		.loc 6 1188 27
 1823 011a 039B     		ldr	r3, [sp, #12]
 1824 011c DB43     		mvns	r3, r3
1188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 1825              		.loc 6 1188 24
 1826 011e 4FF08841 		mov	r1, #1140850688
 1827 0122 1340     		ands	r3, r3, r2
 1828 0124 C1F89830 		str	r3, [r1, #152]
1190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 1829              		.loc 6 1190 24
 1830 0128 4FF08843 		mov	r3, #1140850688
 1831 012c D3F8B820 		ldr	r2, [r3, #184]
1190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 1832              		.loc 6 1190 27
 1833 0130 039B     		ldr	r3, [sp, #12]
 1834 0132 DB43     		mvns	r3, r3
1190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 1835              		.loc 6 1190 24
 1836 0134 4FF08841 		mov	r1, #1140850688
 1837 0138 1340     		ands	r3, r3, r2
 1838 013a C1F8B830 		str	r3, [r1, #184]
1193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 1839              		.loc 6 1193 15
 1840 013e 4FF08843 		mov	r3, #1140850688
 1841 0142 9B6F     		ldr	r3, [r3, #120]
 1842              	.LBE75:
 1843              	.LBE74:
1616:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1617:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1618:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables DMAMUX1 clock
1619:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1620:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1621:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1622:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_DMAMUX1(void) {
1623:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1624:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_DMAMUX1);
1625:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 1844              		.loc 6 1625 1
 1845 0144 00BF     		nop
 1846              	.L115:
 1847              	.LBE73:
 1848              	.LBE72:
 454:Modules/Drivers/System/DMA/src/dma.c ****         clock_disable_DMAMUX1();
 455:Modules/Drivers/System/DMA/src/dma.c ****     }
 456:Modules/Drivers/System/DMA/src/dma.c **** }
 1849              		.loc 5 456 1
 1850 0146 00BF     		nop
 1851 0148 07B0     		add	sp, sp, #28
 1852              		.cfi_def_cfa_offset 4
 1853              		@ sp needed
 1854 014a 5DF804FB 		ldr	pc, [sp], #4
 1855              	.L117:
 1856 014e 00BF     		.align	2
 1857              	.L116:
 1858 0150 00000000 		.word	dma
 1859              		.cfi_endproc
 1860              	.LFE434:
 1862              		.text
 1863              	.Letext0:
 1864              		.file 7 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\tools\\toolchain\\arm\\mingw64_nt
 1865              		.file 8 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\tools\\toolchain\\arm\\mingw64_nt
 1866              		.file 9 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\mcu\\include\\
 1867              		.file 10 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\mcu\\include\
 1868              		.file 11 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\mcu\\include\
DEFINED SYMBOLS
                            *ABS*:00000000 dma.c
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:19     .text.__NVIC_EnableIRQ:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:25     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:67     .text.__NVIC_EnableIRQ:00000030 $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:72     .text.__NVIC_DisableIRQ:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:78     .text.__NVIC_DisableIRQ:00000000 __NVIC_DisableIRQ
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:145    .text.__NVIC_DisableIRQ:00000040 $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:150    .text.__NVIC_SetPriority:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:156    .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:214    .text.__NVIC_SetPriority:00000048 $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:220    .text.irq_enable:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:226    .text.irq_enable:00000000 irq_enable
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:254    .text.irq_disable:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:260    .text.irq_disable:00000000 irq_disable
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:287    .text.irq_set_priority:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:293    .text.irq_set_priority:00000000 irq_set_priority
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:322    .text.dma_stream_clear_interrupts:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:328    .text.dma_stream_clear_interrupts:00000000 dma_stream_clear_interrupts
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:394    .text.dma_stream_disable:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:400    .text.dma_stream_disable:00000000 dma_stream_disable
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:436    .rodata.dma_descriptors:00000000 $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:439    .rodata.dma_descriptors:00000000 dma_descriptors
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:553    .bss.dma:00000000 $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:556    .bss.dma:00000000 dma
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:559    .text.dma_serve_interrupt:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:565    .text.dma_serve_interrupt:00000000 dma_serve_interrupt
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:726    .text.dma_serve_interrupt:000000cc $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:731    .text.Vector6C:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:738    .text.Vector6C:00000000 Vector6C
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:757    .text.Vector6C:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:762    .text.Vector70:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:769    .text.Vector70:00000000 Vector70
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:788    .text.Vector70:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:793    .text.Vector74:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:800    .text.Vector74:00000000 Vector74
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:819    .text.Vector74:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:824    .text.Vector78:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:831    .text.Vector78:00000000 Vector78
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:850    .text.Vector78:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:855    .text.Vector7C:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:862    .text.Vector7C:00000000 Vector7C
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:881    .text.Vector7C:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:886    .text.Vector80:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:893    .text.Vector80:00000000 Vector80
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:912    .text.Vector80:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:917    .text.Vector84:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:924    .text.Vector84:00000000 Vector84
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:943    .text.Vector84:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:948    .text.Vector88:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:955    .text.Vector88:00000000 Vector88
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:974    .text.Vector88:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:979    .text.Vector120:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:986    .text.Vector120:00000000 Vector120
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1005   .text.Vector120:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1010   .text.Vector124:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1017   .text.Vector124:00000000 Vector124
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1036   .text.Vector124:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1041   .text.Vector128:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1048   .text.Vector128:00000000 Vector128
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1067   .text.Vector128:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1072   .text.Vector12C:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1079   .text.Vector12C:00000000 Vector12C
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1098   .text.Vector12C:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1103   .text.Vector130:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1110   .text.Vector130:00000000 Vector130
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1129   .text.Vector130:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1134   .text.Vector134:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1141   .text.Vector134:00000000 Vector134
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1160   .text.Vector134:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1165   .text.Vector138:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1172   .text.Vector138:00000000 Vector138
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1191   .text.Vector138:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1196   .text.Vector13C:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1203   .text.Vector13C:00000000 Vector13C
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1222   .text.Vector13C:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1227   .text.dma_stream_take:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1234   .text.dma_stream_take:00000000 dma_stream_take
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1626   .text.dma_stream_take:000002a0 $d
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1632   .text.dma_stream_free:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1639   .text.dma_stream_free:00000000 dma_stream_free
C:\Users\AAA\AppData\Local\Temp\ccF6CGMp.s:1858   .text.dma_stream_free:00000150 $d
                           .group:00000000 wm4.0.a614e68b47a8f647caa7e8088949ad9c
                           .group:00000000 wm4.dmamux.h.25.337aea179f6dbcc87c52aae26d38f76e
                           .group:00000000 wm4.clock_cfg.h.23.3c8ba5c0347398a4587362787f86fe62
                           .group:00000000 wm4.sr5e1xx.h.22.568547583bf3c00ded67adadc0110f08
                           .group:00000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:00000000 wm4.features.h.33.5bd1eea2d80518b50f7af0b5ce6750e0
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.0f826810625204eca22a19868bdc7586
                           .group:00000000 wm4.core_cm7.h.66.a4062db891274e2143912fc0bd7e55e3
                           .group:00000000 wm4.cmsis_gcc.h.26.498d0ad17a45fc9ef20fdc01caf02259
                           .group:00000000 wm4.core_cm7.h.305.f28cb27b64654b9b703ea60dbab0003d
                           .group:00000000 wm4.mpu_armv7.h.32.83326921a797fa9d6f70449916b4b839
                           .group:00000000 wm4.cachel1_armv7.h.32.abd77761a989e008b0c60891114a33c7
                           .group:00000000 wm4.core_cm7.h.2376.07b7b0525701732543280b71e0cd2400
                           .group:00000000 wm4.SR5E1_ADC.h.14.21608e6aff125ba995dd767d6d8dc311
                           .group:00000000 wm4.SR5E1_CEM.h.14.01fe5742c8f1ae35b1f3af05932f702e
                           .group:00000000 wm4.SR5E1_CMU.h.14.2617b38b159abe38028862394531e06d
                           .group:00000000 wm4.SR5E1_COMP.h.14.4b6fdfe4f5f7fd9bedf3a99b98bdf4cd
                           .group:00000000 wm4.SR5E1_CORDIC.h.14.354fbf7c9eaf6963d38eaa25cf28ffe8
                           .group:00000000 wm4.SR5E1_CRC.h.14.270685b4f0bb89cdb48054af5fe3c4ef
                           .group:00000000 wm4.SR5E1_DAC.h.14.8c26a0ff04b0cfeb55306cc3f22187b8
                           .group:00000000 wm4.SR5E1_DBGMCU.h.14.427df893d53a8044654f017ba01c25ed
                           .group:00000000 wm4.SR5E1_DMA.h.14.a7f9a92f844b40a86965798c2e64240b
                           .group:00000000 wm4.SR5E1_DMAMUX.h.14.471b3b4dfd4d41515f1df49493698866
                           .group:00000000 wm4.SR5E1_EXTI.h.14.a325ea3fe89cd84894660551c33241ea
                           .group:00000000 wm4.SR5E1_FCCU.h.14.0ebf0f0f36e079d28613ad2c80e17e23
                           .group:00000000 wm4.SR5E1_FDCAN.h.14.ac57101fad5dbc798bfb93f34c899de7
                           .group:00000000 wm4.SR5E1_FLASH_REG_ITF.h.14.d23d1d44923f9b20b8c8fdb51d66aefd
                           .group:00000000 wm4.SR5E1_GPIO.h.14.1c84071e130d7c64b62470ab0e18a1f1
                           .group:00000000 wm4.SR5E1_HRTIM.h.24.03932387d2522e6bd5c772a4edaf2f5d
                           .group:00000000 wm4.SR5E1_HSEM.h.14.cbe70eee519f01b16452c3f8c99d8df1
                           .group:00000000 wm4.SR5E1_I2C.h.14.350ba3e0f4fd57828457efa80135c36c
                           .group:00000000 wm4.SR5E1_IWDG.h.14.20b7c5f05cf7ae94464c360d7af3660d
                           .group:00000000 wm4.SR5E1_NVM_CTRL.h.14.5f442617f0628d4f16258f211c614ef9
                           .group:00000000 wm4.SR5E1_PLLDIG.h.14.bd87a8e6917eee17dae2f312c8e5fa53
                           .group:00000000 wm4.SR5E1_PMC_DIG.h.14.6b7406ff48d7bcd1e53033a370604200
                           .group:00000000 wm4.SR5E1_RCC.h.14.56734803c71534de286e793a53649740
                           .group:00000000 wm4.SR5E1_RTC.h.14.47037cbc7d8175dbf2be1dc0bb955e3f
                           .group:00000000 wm4.SR5E1_SD_ADC.h.14.552b97d0b8f3c1fd4df6d8964b2f1a80
                           .group:00000000 wm4.SR5E1_SPI.h.14.42d52112e540f85ade4d9135f8b87d72
                           .group:00000000 wm4.SR5E1_SSCM.h.14.8e6a2ad0ce5fca422fc3d69939b6125b
                           .group:00000000 wm4.SR5E1_SYSCFG.h.14.02b969490118ce4069914b5e94f7ca65
                           .group:00000000 wm4.SR5E1_TDM.h.14.a40ed7928cad243a57fd233fccf01ad2
                           .group:00000000 wm4.SR5E1_TIM.h.14.05b8efc5395873619642d61a4b0b5a54
                           .group:00000000 wm4.SR5E1_UART.h.14.eec3ab82b02b3bdb3de500483675b83f
                           .group:00000000 wm4.SR5E1_WWDG.h.14.59b45efc70e442cc6ef03702aad4ad88
                           .group:00000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:00000000 wm4.stddef.h.39.27677723d43e5b5a7afdf8d798429f1d
                           .group:00000000 wm4.typedefs.h.36.07fe3956b4e751037cfee70edcd0b397
                           .group:00000000 wm4.irq_numbers.h.38.b76ee9208c5ae3feb2392b512990cf71
                           .group:00000000 wm4.regs.h.23.38915225b13378a72a9bf21e632c378b
                           .group:00000000 wm4.clock.h.37.c942461032b5a15e2a4133c6666f70ce
                           .group:00000000 wm4.irq.h.37.78714f25754c8b09d1428599101f6cc7
                           .group:00000000 wm4.dma.h.40.f77dd217a06ceba13a3cfdd4102a73c1

NO UNDEFINED SYMBOLS
