* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Apr 3 2019 22:09:46

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI1/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2drone  --package  SG48  --outdir  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI1/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI1/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2drone_pl.sdc  --dst_sdc_file  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI1/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2drone_pk.sdc  --devicename  iCE40UP5K  

***** Device Info *****
Chip: iCE40UP5K
Package: SG48
Size: 24 X 30

***** Design Utilization Info *****
Design: Pc2drone
Used Logic Cell: 805/5280
Used Logic Tile: 173/660
Used IO Cell:    7/96
Used Bram Cell For iCE40: 0/30
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_system_c_g
Clock Source: clk_system 
Clock Driver: clk_system_ibuf_gb_io (ICE_GB_IO)
Driver Position: (12, 31, 1)
Fanout to FF: 374
Fanout to Tile: 122


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
31|                                                     
30|   0 0 0 0 0 0 0 0 0 0 3 1 0 0 0 0 0 0 0 0 0 0 0 0   
29|   0 0 0 0 0 0 0 0 0 6 8 6 0 0 0 0 0 0 0 0 0 0 0 0   
28|   0 0 0 0 0 0 5 0 5 8 8 1 0 0 0 0 0 0 0 0 0 0 0 0   
27|   0 0 0 0 0 0 8 6 1 8 6 1 0 0 0 0 0 0 0 0 0 0 0 0   
26|   0 0 0 0 0 0 8 7 5 6 5 3 1 0 0 0 0 0 0 0 0 0 0 0   
25|   0 0 0 0 0 0 6 8 8 7 1 7 0 1 0 0 0 0 0 0 0 0 0 0   
24|   0 0 0 0 0 0 8 8 8 7 8 4 0 0 0 0 0 0 0 0 0 0 0 0   
23|   0 0 0 0 0 0 8 7 6 7 5 3 0 0 0 0 0 0 0 0 0 0 0 0   
22|   0 0 0 1 0 0 4 8 8 7 8 4 1 0 0 0 0 0 0 0 0 0 0 0   
21|   0 1 2 5 0 0 5 5 7 7 3 3 0 1 0 0 0 0 0 0 0 0 0 0   
20|   0 6 6 5 0 0 1 6 6 6 1 2 0 0 0 0 0 0 0 0 0 0 0 0   
19|   0 8 6 5 0 0 1 4 3 7 8 1 1 0 0 0 0 0 0 0 0 0 0 0   
18|   0 8 6 3 7 0 7 6 5 2 1 1 0 0 0 0 0 0 0 0 0 0 0 0   
17|   2 8 6 2 6 0 8 8 5 8 8 8 0 0 0 0 0 0 0 0 0 0 0 0   
16|   2 5 6 2 6 0 8 7 3 6 2 1 0 0 0 0 0 0 0 0 0 0 0 0   
15|   5 8 4 1 2 0 8 8 6 8 8 7 1 0 0 0 0 0 0 0 0 0 0 0   
14|   6 8 2 2 4 0 2 8 8 3 4 2 1 0 0 0 0 0 0 0 0 0 0 0   
13|   4 1 0 1 1 0 4 8 7 8 5 8 2 0 0 0 0 0 0 0 0 0 0 0   
12|   0 2 0 0 6 0 1 5 5 7 8 1 0 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 7 0 5 5 2 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0   
10|   0 0 0 0 2 0 2 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 8|   0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 2 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.65

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  0  0  0  0  0  0  0  0  0  6  4  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0 16 16 19  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0 10  0 11 22 16  4  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0 17 12  2  9 15  4  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0 18 13 14 10 15  7  3  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0 12 13 24 19  2 14  0  4  0  0  0  0  0  0  0  0  0  0    
24|     0  0  0  0  0  0 13 14 22 19 16 12  0  0  0  0  0  0  0  0  0  0  0  0    
23|     0  0  0  0  0  0  8 14 15 16 11  9  0  0  0  0  0  0  0  0  0  0  0  0    
22|     0  0  0  4  0  0 10 20 20 19 22 12  3  0  0  0  0  0  0  0  0  0  0  0    
21|     0  4  6 13  0  0  6 11 21 20  9 11  0  3  0  0  0  0  0  0  0  0  0  0    
20|     0 18 14 10  0  0  3  6 17 15  2  7  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0 19 13 10  0  0  1  7  5 22 16  4  3  0  0  0  0  0  0  0  0  0  0  0    
18|     0 16 10  6 14  0  7 10 11  4  2  2  0  0  0  0  0  0  0  0  0  0  0  0    
17|     6 16 13  6 13  0  8 22 14 16 16 16  0  0  0  0  0  0  0  0  0  0  0  0    
16|     6 11  6  6 11  0 16 20  9 13  4  2  0  0  0  0  0  0  0  0  0  0  0  0    
15|    14 16  9  4  6  0 16  8 12 22 16  7  1  0  0  0  0  0  0  0  0  0  0  0    
14|    17 16  5  7  9  0  3  8 22  7  7  4  2  0  0  0  0  0  0  0  0  0  0  0    
13|     7  4  0  4  4  0  6 19  7 16 11 16  6  0  0  0  0  0  0  0  0  0  0  0    
12|     0  2  0  0  6  0  4 14 12  7 22  1  0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0 16  0  5 13  6  0  8  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  3  0  2  4  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  2  1  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  1  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 10.05

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  0  0  0  0  0  0  0  0  0  6  4  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0 21 16 22  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0 14  0 19 23 17  4  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0 17 21  2 15 19  4  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0 18 24 14 20 17  9  3  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0 22 27 24 25  2 23  0  4  0  0  0  0  0  0  0  0  0  0    
24|     0  0  0  0  0  0 23 28 22 25 16 14  0  0  0  0  0  0  0  0  0  0  0  0    
23|     0  0  0  0  0  0 18 23 18 23 18 11  0  0  0  0  0  0  0  0  0  0  0  0    
22|     0  0  0  4  0  0 16 29 26 26 30 14  3  0  0  0  0  0  0  0  0  0  0  0    
21|     0  4  8 15  0  0 13 17 26 26 10 12  0  3  0  0  0  0  0  0  0  0  0  0    
20|     0 22 21 19  0  0  3  6 21 18  2  8  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0 22 17 18  0  0  1  7  5 28 16  4  3  0  0  0  0  0  0  0  0  0  0  0    
18|     0 16 19  9 21  0  7 15 15  4  2  2  0  0  0  0  0  0  0  0  0  0  0  0    
17|     6 16 22  8 20  0  8 22 19 23 16 16  0  0  0  0  0  0  0  0  0  0  0  0    
16|     7 14  6  8 23  0 16 23  9 15  4  2  0  0  0  0  0  0  0  0  0  0  0  0    
15|    18 16 11  4  8  0 17  8 12 22 23  7  1  0  0  0  0  0  0  0  0  0  0  0    
14|    22 17  5  8 12  0  4  8 22  7  7  4  2  0  0  0  0  0  0  0  0  0  0  0    
13|    16  4  0  4  4  0  8 25  7 23 11 23  6  0  0  0  0  0  0  0  0  0  0  0    
12|     0  2  0  0 18  0  4 16 13  7 22  1  0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0 28  0  5 16  8  0  8  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  6  0  2  5  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  2  1  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  1  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 30
Average number of input pins per logic tile: 12.75

***** Run Time Info *****
Run Time:  1
