
Bachelor_improved.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00014a54  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  08014a54  0c014a54  0001ca54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       000004e4  08014a64  0c014a64  0001ca64  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  10000000  10000000  00028000  2**0
                  ALLOC
  4 .data         000008fc  20000000  0c014f50  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          000016dc  200008fc  0c01584c  000208fc  2**2
                  ALLOC
  6 .debug_aranges 00000900  00000000  00000000  00020900  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000c2fe  00000000  00000000  00021200  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002114  00000000  00000000  0002d4fe  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000cbca  00000000  00000000  0002f612  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00002994  00000000  00000000  0003c1dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0009bb1d  00000000  00000000  0003eb70  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002b07  00000000  00000000  000da68d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000748  00000000  00000000  000dd198  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 00000f4d  00000000  00000000  000dd8e0  2**0
                  CONTENTS, READONLY
 15 .debug_macro  0001b7fd  00000000  00000000  000de82d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 10 01 02 00 08 6d 5a 00 08 6f 5a 00 08     ........mZ..oZ..
 8000010:	71 5a 00 08 73 5a 00 08 75 5a 00 08 00 00 00 00     qZ..sZ..uZ......
	...
 800002c:	77 5a 00 08 79 5a 00 08 00 00 00 00 7b 5a 00 08     wZ..yZ......{Z..
 800003c:	85 75 00 08 7f 5a 00 08 81 5a 00 08 83 5a 00 08     .u...Z...Z...Z..
 800004c:	85 5a 00 08 87 5a 00 08 89 5a 00 08 8b 5a 00 08     .Z...Z...Z...Z..
 800005c:	8d 5a 00 08 8f 5a 00 08 00 00 00 00 00 00 00 00     .Z...Z..........
 800006c:	00 00 00 00 91 5a 00 08 00 00 00 00 93 5a 00 08     .....Z.......Z..
 800007c:	95 5a 00 08 97 5a 00 08 99 5a 00 08 9b 5a 00 08     .Z...Z...Z...Z..
 800008c:	9d 5a 00 08 9f 5a 00 08 a1 5a 00 08 a3 5a 00 08     .Z...Z...Z...Z..
 800009c:	a5 5a 00 08 a7 5a 00 08 a9 5a 00 08 ab 5a 00 08     .Z...Z...Z...Z..
 80000ac:	ad 5a 00 08 af 5a 00 08 b1 5a 00 08 b3 5a 00 08     .Z...Z...Z...Z..
 80000bc:	b5 5a 00 08 b7 5a 00 08 b9 5a 00 08 bb 5a 00 08     .Z...Z...Z...Z..
 80000cc:	bd 5a 00 08 bf 5a 00 08 c1 5a 00 08 c3 5a 00 08     .Z...Z...Z...Z..
 80000dc:	c5 5a 00 08 c7 5a 00 08 c9 5a 00 08 cb 5a 00 08     .Z...Z...Z...Z..
 80000ec:	cd 5a 00 08 cf 5a 00 08 d1 5a 00 08 d3 5a 00 08     .Z...Z...Z...Z..
 80000fc:	d5 5a 00 08 d7 5a 00 08 d9 5a 00 08 db 5a 00 08     .Z...Z...Z...Z..
 800010c:	dd 5a 00 08 df 5a 00 08 e1 5a 00 08 e3 5a 00 08     .Z...Z...Z...Z..
 800011c:	e5 5a 00 08 e7 5a 00 08 e9 5a 00 08 eb 5a 00 08     .Z...Z...Z...Z..
 800012c:	ed 5a 00 08 ef 5a 00 08 f1 5a 00 08 f3 5a 00 08     .Z...Z...Z...Z..
 800013c:	f5 5a 00 08 f7 5a 00 08 f9 5a 00 08 fb 5a 00 08     .Z...Z...Z...Z..
 800014c:	fd 5a 00 08 ff 5a 00 08 01 5b 00 08 03 5b 00 08     .Z...Z...[...[..
 800015c:	05 5b 00 08 00 00 00 00 00 00 00 00 00 00 00 00     .[..............
 800016c:	00 00 00 00 07 5b 00 08 09 5b 00 08 0b 5b 00 08     .....[...[...[..
 800017c:	0d 5b 00 08 0f 5b 00 08 11 5b 00 08 13 5b 00 08     .[...[...[...[..
 800018c:	15 5b 00 08 17 5b 00 08 19 5b 00 08 1b 5b 00 08     .[...[...[...[..
 800019c:	1d 5b 00 08 1f 5b 00 08 21 5b 00 08 23 5b 00 08     .[...[..![..#[..
 80001ac:	25 5b 00 08 27 5b 00 08 29 5b 00 08 2b 5b 00 08     %[..'[..)[..+[..
 80001bc:	2d 5b 00 08 2f 5b 00 08 31 5b 00 08 33 5b 00 08     -[../[..1[..3[..
 80001cc:	35 5b 00 08 37 5b 00 08 39 5b 00 08 3b 5b 00 08     5[..7[..9[..;[..
 80001dc:	00 00 00 00 3d 5b 00 08 3f 5b 00 08 41 5b 00 08     ....=[..?[..A[..
 80001ec:	43 5b 00 08 45 5b 00 08 00 00 00 00 47 5b 00 08     C[..E[......G[..
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b817 	b.w	800023e <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	10000800 	.word	0x10000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08005b51 	.word	0x08005b51

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	080088a9 	.word	0x080088a9

0800021c <__COPY_FLASH2RAM>:
   .section .Xmc4500.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   
   /* Is there anything to be copied? */
   CMP R2,#0
 800021c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 800021e:	f000 800d 	beq.w	800023c <SKIPCOPY>

08000222 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000222:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000226 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000226:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000228:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800022a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800022c:	f000 8006 	beq.w	800023c <SKIPCOPY>
   ADD R0,#4
 8000230:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000234:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000238:	f7ff bff5 	b.w	8000226 <COPYLOOP>

0800023c <SKIPCOPY>:
   
SKIPCOPY:
   BX LR
 800023c:	4770      	bx	lr

0800023e <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <SKIPCLEAR+0x1c>)
   LDR R1, =__Xmc4500_sData
 8000240:	4914      	ldr	r1, [pc, #80]	; (8000294 <SKIPCLEAR+0x20>)
   LDR R2, =__Xmc4500_Data_Size
 8000242:	4a15      	ldr	r2, [pc, #84]	; (8000298 <SKIPCLEAR+0x24>)
   BL __COPY_FLASH2RAM
 8000244:	f7ff ffea 	bl	800021c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 8000248:	4814      	ldr	r0, [pc, #80]	; (800029c <SKIPCLEAR+0x28>)
   LDR R1, =__ram_code_start
 800024a:	4915      	ldr	r1, [pc, #84]	; (80002a0 <SKIPCLEAR+0x2c>)
   LDR R2, =__ram_code_size
 800024c:	4a15      	ldr	r2, [pc, #84]	; (80002a4 <SKIPCLEAR+0x30>)
   BL __COPY_FLASH2RAM
 800024e:	f7ff ffe5 	bl	800021c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000252:	4815      	ldr	r0, [pc, #84]	; (80002a8 <SKIPCLEAR+0x34>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000254:	4915      	ldr	r1, [pc, #84]	; (80002ac <SKIPCLEAR+0x38>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000256:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000258:	f000 800c 	beq.w	8000274 <SKIPCLEAR>

0800025c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800025c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000260:	f04f 0200 	mov.w	r2, #0

08000264 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000264:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000266:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000268:	f000 8004 	beq.w	8000274 <SKIPCLEAR>
   ADD R0,#4
 800026c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000270:	f7ff bff8 	b.w	8000264 <CLEARLOOP>

08000274 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000274:	480e      	ldr	r0, [pc, #56]	; (80002b0 <SKIPCLEAR+0x3c>)
   LDR R1, =SCB_VTOR
 8000276:	490f      	ldr	r1, [pc, #60]	; (80002b4 <SKIPCLEAR+0x40>)
   STR R0,[R1]
 8000278:	6008      	str	r0, [r1, #0]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800027a:	480f      	ldr	r0, [pc, #60]	; (80002b8 <SKIPCLEAR+0x44>)
   BLX R0
 800027c:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 800027e:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80002bc <SKIPCLEAR+0x48>
   MOV R0,#0
 8000282:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 8000286:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800028a:	f8df f034 	ldr.w	pc, [pc, #52]	; 80002c0 <SKIPCLEAR+0x4c>
 800028e:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000290:	0c014f50 	.word	0x0c014f50
   LDR R1, =__Xmc4500_sData
 8000294:	20000000 	.word	0x20000000
   LDR R2, =__Xmc4500_Data_Size
 8000298:	000008fc 	.word	0x000008fc
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 800029c:	0c01584c 	.word	0x0c01584c
   LDR R1, =__ram_code_start
 80002a0:	10000800 	.word	0x10000800
   LDR R2, =__ram_code_size
 80002a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a8:	200008fc 	.word	0x200008fc
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002ac:	000016dc 	.word	0x000016dc
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002b0:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b4:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	08009981 	.word	0x08009981
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	10000800 	.word	0x10000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	08004c91 	.word	0x08004c91
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <resetConnectionIndicator>:
extern int turnedOnSentTimer;

int stageOfInit = 0;

void resetConnectionIndicator(void)
{
 80002c8:	b480      	push	{r7}
 80002ca:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle3,0);
 80002cc:	f644 5304 	movw	r3, #19716	; 0x4d04
 80002d0:	f6c0 0301 	movt	r3, #2049	; 0x801
 80002d4:	685a      	ldr	r2, [r3, #4]
 80002d6:	f644 5304 	movw	r3, #19716	; 0x4d04
 80002da:	f6c0 0301 	movt	r3, #2049	; 0x801
 80002de:	785b      	ldrb	r3, [r3, #1]
 80002e0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80002e4:	fa01 f303 	lsl.w	r3, r1, r3
 80002e8:	6053      	str	r3, [r2, #4]
}
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bc80      	pop	{r7}
 80002ee:	4770      	bx	lr

080002f0 <chooseDevice>:


void chooseDevice(char *dev)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b082      	sub	sp, #8
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
	if(!strcmp(dev, "LSM9DS1"))
 80002f8:	6878      	ldr	r0, [r7, #4]
 80002fa:	f644 2164 	movw	r1, #19044	; 0x4a64
 80002fe:	f6c0 0101 	movt	r1, #2049	; 0x801
 8000302:	f009 ffe9 	bl	800a2d8 <strcmp>
 8000306:	4603      	mov	r3, r0
 8000308:	2b00      	cmp	r3, #0
 800030a:	d138      	bne.n	800037e <chooseDevice+0x8e>
	{
		device[0] = 'L';
 800030c:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000310:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000314:	f04f 024c 	mov.w	r2, #76	; 0x4c
 8000318:	701a      	strb	r2, [r3, #0]
		device[1] = 'S';
 800031a:	f640 53d8 	movw	r3, #3544	; 0xdd8
 800031e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000322:	f04f 0253 	mov.w	r2, #83	; 0x53
 8000326:	705a      	strb	r2, [r3, #1]
		device[2] = 'M';
 8000328:	f640 53d8 	movw	r3, #3544	; 0xdd8
 800032c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000330:	f04f 024d 	mov.w	r2, #77	; 0x4d
 8000334:	709a      	strb	r2, [r3, #2]
		device[3] = '9';
 8000336:	f640 53d8 	movw	r3, #3544	; 0xdd8
 800033a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800033e:	f04f 0239 	mov.w	r2, #57	; 0x39
 8000342:	70da      	strb	r2, [r3, #3]
		device[4] = 'D';
 8000344:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000348:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800034c:	f04f 0244 	mov.w	r2, #68	; 0x44
 8000350:	711a      	strb	r2, [r3, #4]
		device[5] = 'S';
 8000352:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000356:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800035a:	f04f 0253 	mov.w	r2, #83	; 0x53
 800035e:	715a      	strb	r2, [r3, #5]
		device[6] = '1';
 8000360:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000364:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000368:	f04f 0231 	mov.w	r2, #49	; 0x31
 800036c:	719a      	strb	r2, [r3, #6]
		device[7] = '\0';
 800036e:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000372:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000376:	f04f 0200 	mov.w	r2, #0
 800037a:	71da      	strb	r2, [r3, #7]
 800037c:	e1a8      	b.n	80006d0 <chooseDevice+0x3e0>
	}
	else if(!strcmp(dev, "Gyroscope"))
 800037e:	6878      	ldr	r0, [r7, #4]
 8000380:	f644 216c 	movw	r1, #19052	; 0x4a6c
 8000384:	f6c0 0101 	movt	r1, #2049	; 0x801
 8000388:	f009 ffa6 	bl	800a2d8 <strcmp>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d146      	bne.n	8000420 <chooseDevice+0x130>
	{
		device[0] = 'G';
 8000392:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000396:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800039a:	f04f 0247 	mov.w	r2, #71	; 0x47
 800039e:	701a      	strb	r2, [r3, #0]
		device[1] = 'y';
 80003a0:	f640 53d8 	movw	r3, #3544	; 0xdd8
 80003a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003a8:	f04f 0279 	mov.w	r2, #121	; 0x79
 80003ac:	705a      	strb	r2, [r3, #1]
		device[2] = 'r';
 80003ae:	f640 53d8 	movw	r3, #3544	; 0xdd8
 80003b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003b6:	f04f 0272 	mov.w	r2, #114	; 0x72
 80003ba:	709a      	strb	r2, [r3, #2]
		device[3] = 'o';
 80003bc:	f640 53d8 	movw	r3, #3544	; 0xdd8
 80003c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003c4:	f04f 026f 	mov.w	r2, #111	; 0x6f
 80003c8:	70da      	strb	r2, [r3, #3]
		device[4] = 's';
 80003ca:	f640 53d8 	movw	r3, #3544	; 0xdd8
 80003ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003d2:	f04f 0273 	mov.w	r2, #115	; 0x73
 80003d6:	711a      	strb	r2, [r3, #4]
		device[5] = 'c';
 80003d8:	f640 53d8 	movw	r3, #3544	; 0xdd8
 80003dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003e0:	f04f 0263 	mov.w	r2, #99	; 0x63
 80003e4:	715a      	strb	r2, [r3, #5]
		device[6] = 'o';
 80003e6:	f640 53d8 	movw	r3, #3544	; 0xdd8
 80003ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003ee:	f04f 026f 	mov.w	r2, #111	; 0x6f
 80003f2:	719a      	strb	r2, [r3, #6]
		device[7] = 'p';
 80003f4:	f640 53d8 	movw	r3, #3544	; 0xdd8
 80003f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003fc:	f04f 0270 	mov.w	r2, #112	; 0x70
 8000400:	71da      	strb	r2, [r3, #7]
		device[8] = 'e';
 8000402:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000406:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800040a:	f04f 0265 	mov.w	r2, #101	; 0x65
 800040e:	721a      	strb	r2, [r3, #8]
		device[9] = '\0';
 8000410:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000414:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000418:	f04f 0200 	mov.w	r2, #0
 800041c:	725a      	strb	r2, [r3, #9]
 800041e:	e157      	b.n	80006d0 <chooseDevice+0x3e0>
	}
	else if(!strcmp(dev, "Magnetometer"))
 8000420:	6878      	ldr	r0, [r7, #4]
 8000422:	f644 2178 	movw	r1, #19064	; 0x4a78
 8000426:	f6c0 0101 	movt	r1, #2049	; 0x801
 800042a:	f009 ff55 	bl	800a2d8 <strcmp>
 800042e:	4603      	mov	r3, r0
 8000430:	2b00      	cmp	r3, #0
 8000432:	d15b      	bne.n	80004ec <chooseDevice+0x1fc>
	{
		device[0] = 'M';
 8000434:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000438:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800043c:	f04f 024d 	mov.w	r2, #77	; 0x4d
 8000440:	701a      	strb	r2, [r3, #0]
		device[1] = 'a';
 8000442:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000446:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800044a:	f04f 0261 	mov.w	r2, #97	; 0x61
 800044e:	705a      	strb	r2, [r3, #1]
		device[2] = 'g';
 8000450:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000454:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000458:	f04f 0267 	mov.w	r2, #103	; 0x67
 800045c:	709a      	strb	r2, [r3, #2]
		device[3] = 'n';
 800045e:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000462:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000466:	f04f 026e 	mov.w	r2, #110	; 0x6e
 800046a:	70da      	strb	r2, [r3, #3]
		device[4] = 'e';
 800046c:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000470:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000474:	f04f 0265 	mov.w	r2, #101	; 0x65
 8000478:	711a      	strb	r2, [r3, #4]
		device[5] = 't';
 800047a:	f640 53d8 	movw	r3, #3544	; 0xdd8
 800047e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000482:	f04f 0274 	mov.w	r2, #116	; 0x74
 8000486:	715a      	strb	r2, [r3, #5]
		device[6] = 'o';
 8000488:	f640 53d8 	movw	r3, #3544	; 0xdd8
 800048c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000490:	f04f 026f 	mov.w	r2, #111	; 0x6f
 8000494:	719a      	strb	r2, [r3, #6]
		device[7] = 'm';
 8000496:	f640 53d8 	movw	r3, #3544	; 0xdd8
 800049a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800049e:	f04f 026d 	mov.w	r2, #109	; 0x6d
 80004a2:	71da      	strb	r2, [r3, #7]
		device[8] = 'e';
 80004a4:	f640 53d8 	movw	r3, #3544	; 0xdd8
 80004a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004ac:	f04f 0265 	mov.w	r2, #101	; 0x65
 80004b0:	721a      	strb	r2, [r3, #8]
		device[9] = 't';
 80004b2:	f640 53d8 	movw	r3, #3544	; 0xdd8
 80004b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004ba:	f04f 0274 	mov.w	r2, #116	; 0x74
 80004be:	725a      	strb	r2, [r3, #9]
		device[10] = 'e';
 80004c0:	f640 53d8 	movw	r3, #3544	; 0xdd8
 80004c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004c8:	f04f 0265 	mov.w	r2, #101	; 0x65
 80004cc:	729a      	strb	r2, [r3, #10]
		device[11] = 'r';
 80004ce:	f640 53d8 	movw	r3, #3544	; 0xdd8
 80004d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004d6:	f04f 0272 	mov.w	r2, #114	; 0x72
 80004da:	72da      	strb	r2, [r3, #11]
		device[12] = '\0';
 80004dc:	f640 53d8 	movw	r3, #3544	; 0xdd8
 80004e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004e4:	f04f 0200 	mov.w	r2, #0
 80004e8:	731a      	strb	r2, [r3, #12]
 80004ea:	e0f1      	b.n	80006d0 <chooseDevice+0x3e0>
	}
	else if(!strcmp(dev, "Temperature"))
 80004ec:	6878      	ldr	r0, [r7, #4]
 80004ee:	f644 2188 	movw	r1, #19080	; 0x4a88
 80004f2:	f6c0 0101 	movt	r1, #2049	; 0x801
 80004f6:	f009 feef 	bl	800a2d8 <strcmp>
 80004fa:	4603      	mov	r3, r0
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d154      	bne.n	80005aa <chooseDevice+0x2ba>
	{
		device[0] = 'T';
 8000500:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000504:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000508:	f04f 0254 	mov.w	r2, #84	; 0x54
 800050c:	701a      	strb	r2, [r3, #0]
		device[1] = 'e';
 800050e:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000512:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000516:	f04f 0265 	mov.w	r2, #101	; 0x65
 800051a:	705a      	strb	r2, [r3, #1]
		device[2] = 'm';
 800051c:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000520:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000524:	f04f 026d 	mov.w	r2, #109	; 0x6d
 8000528:	709a      	strb	r2, [r3, #2]
		device[3] = 'p';
 800052a:	f640 53d8 	movw	r3, #3544	; 0xdd8
 800052e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000532:	f04f 0270 	mov.w	r2, #112	; 0x70
 8000536:	70da      	strb	r2, [r3, #3]
		device[4] = 'e';
 8000538:	f640 53d8 	movw	r3, #3544	; 0xdd8
 800053c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000540:	f04f 0265 	mov.w	r2, #101	; 0x65
 8000544:	711a      	strb	r2, [r3, #4]
		device[5] = 'r';
 8000546:	f640 53d8 	movw	r3, #3544	; 0xdd8
 800054a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800054e:	f04f 0272 	mov.w	r2, #114	; 0x72
 8000552:	715a      	strb	r2, [r3, #5]
		device[6] = 'a';
 8000554:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000558:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800055c:	f04f 0261 	mov.w	r2, #97	; 0x61
 8000560:	719a      	strb	r2, [r3, #6]
		device[7] = 't';
 8000562:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000566:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800056a:	f04f 0274 	mov.w	r2, #116	; 0x74
 800056e:	71da      	strb	r2, [r3, #7]
		device[8] = 'u';
 8000570:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000574:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000578:	f04f 0275 	mov.w	r2, #117	; 0x75
 800057c:	721a      	strb	r2, [r3, #8]
		device[9] = 'r';
 800057e:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000582:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000586:	f04f 0272 	mov.w	r2, #114	; 0x72
 800058a:	725a      	strb	r2, [r3, #9]
		device[10] = 'e';
 800058c:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000590:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000594:	f04f 0265 	mov.w	r2, #101	; 0x65
 8000598:	729a      	strb	r2, [r3, #10]
		device[11] = '\0';
 800059a:	f640 53d8 	movw	r3, #3544	; 0xdd8
 800059e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005a2:	f04f 0200 	mov.w	r2, #0
 80005a6:	72da      	strb	r2, [r3, #11]
 80005a8:	e092      	b.n	80006d0 <chooseDevice+0x3e0>
	}
	else if(!strcmp(dev, "Humidity"))
 80005aa:	6878      	ldr	r0, [r7, #4]
 80005ac:	f644 2194 	movw	r1, #19092	; 0x4a94
 80005b0:	f6c0 0101 	movt	r1, #2049	; 0x801
 80005b4:	f009 fe90 	bl	800a2d8 <strcmp>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d13f      	bne.n	800063e <chooseDevice+0x34e>
	{
		device[0] = 'H';
 80005be:	f640 53d8 	movw	r3, #3544	; 0xdd8
 80005c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005c6:	f04f 0248 	mov.w	r2, #72	; 0x48
 80005ca:	701a      	strb	r2, [r3, #0]
		device[1] = 'u';
 80005cc:	f640 53d8 	movw	r3, #3544	; 0xdd8
 80005d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005d4:	f04f 0275 	mov.w	r2, #117	; 0x75
 80005d8:	705a      	strb	r2, [r3, #1]
		device[2] = 'm';
 80005da:	f640 53d8 	movw	r3, #3544	; 0xdd8
 80005de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005e2:	f04f 026d 	mov.w	r2, #109	; 0x6d
 80005e6:	709a      	strb	r2, [r3, #2]
		device[3] = 'i';
 80005e8:	f640 53d8 	movw	r3, #3544	; 0xdd8
 80005ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005f0:	f04f 0269 	mov.w	r2, #105	; 0x69
 80005f4:	70da      	strb	r2, [r3, #3]
		device[4] = 'd';
 80005f6:	f640 53d8 	movw	r3, #3544	; 0xdd8
 80005fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005fe:	f04f 0264 	mov.w	r2, #100	; 0x64
 8000602:	711a      	strb	r2, [r3, #4]
		device[5] = 'i';
 8000604:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000608:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800060c:	f04f 0269 	mov.w	r2, #105	; 0x69
 8000610:	715a      	strb	r2, [r3, #5]
		device[6] = 't';
 8000612:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000616:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800061a:	f04f 0274 	mov.w	r2, #116	; 0x74
 800061e:	719a      	strb	r2, [r3, #6]
		device[7] = 'y';
 8000620:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000624:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000628:	f04f 0279 	mov.w	r2, #121	; 0x79
 800062c:	71da      	strb	r2, [r3, #7]
		device[8] = '\0';
 800062e:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000632:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000636:	f04f 0200 	mov.w	r2, #0
 800063a:	721a      	strb	r2, [r3, #8]
 800063c:	e048      	b.n	80006d0 <chooseDevice+0x3e0>
	}
	else if(!strcmp(dev, "All_sens"))
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	f644 21a0 	movw	r1, #19104	; 0x4aa0
 8000644:	f6c0 0101 	movt	r1, #2049	; 0x801
 8000648:	f009 fe46 	bl	800a2d8 <strcmp>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d13e      	bne.n	80006d0 <chooseDevice+0x3e0>
	{
		device[0] = 'A';
 8000652:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000656:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800065a:	f04f 0241 	mov.w	r2, #65	; 0x41
 800065e:	701a      	strb	r2, [r3, #0]
		device[1] = 'l';
 8000660:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000664:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000668:	f04f 026c 	mov.w	r2, #108	; 0x6c
 800066c:	705a      	strb	r2, [r3, #1]
		device[2] = 'l';
 800066e:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000672:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000676:	f04f 026c 	mov.w	r2, #108	; 0x6c
 800067a:	709a      	strb	r2, [r3, #2]
		device[3] = '_';
 800067c:	f640 53d8 	movw	r3, #3544	; 0xdd8
 8000680:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000684:	f04f 025f 	mov.w	r2, #95	; 0x5f
 8000688:	70da      	strb	r2, [r3, #3]
		device[4] = 's';
 800068a:	f640 53d8 	movw	r3, #3544	; 0xdd8
 800068e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000692:	f04f 0273 	mov.w	r2, #115	; 0x73
 8000696:	711a      	strb	r2, [r3, #4]
		device[5] = 'e';
 8000698:	f640 53d8 	movw	r3, #3544	; 0xdd8
 800069c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006a0:	f04f 0265 	mov.w	r2, #101	; 0x65
 80006a4:	715a      	strb	r2, [r3, #5]
		device[6] = 'n';
 80006a6:	f640 53d8 	movw	r3, #3544	; 0xdd8
 80006aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006ae:	f04f 026e 	mov.w	r2, #110	; 0x6e
 80006b2:	719a      	strb	r2, [r3, #6]
		device[7] = 's';
 80006b4:	f640 53d8 	movw	r3, #3544	; 0xdd8
 80006b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006bc:	f04f 0273 	mov.w	r2, #115	; 0x73
 80006c0:	71da      	strb	r2, [r3, #7]
		device[8] = '\0';
 80006c2:	f640 53d8 	movw	r3, #3544	; 0xdd8
 80006c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006ca:	f04f 0200 	mov.w	r2, #0
 80006ce:	721a      	strb	r2, [r3, #8]
	}
}
 80006d0:	f107 0708 	add.w	r7, r7, #8
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}

080006d8 <resetConnection>:

void resetConnection(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
	resetConnectionIndicator();
 80006dc:	f7ff fdf4 	bl	80002c8 <resetConnectionIndicator>
	removeReceiveTimer();
 80006e0:	f000 f9a2 	bl	8000a28 <removeReceiveTimer>
	createMainTimer();
 80006e4:	f000 f9ba 	bl	8000a5c <createMainTimer>
}
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop

080006ec <checkErrorOccurence>:

void checkErrorOccurence(char *allMsg)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
	if(strstr(allMsg, "+") != NULL)
 80006f4:	6878      	ldr	r0, [r7, #4]
 80006f6:	f04f 012b 	mov.w	r1, #43	; 0x2b
 80006fa:	f009 fd6f 	bl	800a1dc <strchr>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d02e      	beq.n	8000762 <checkErrorOccurence+0x76>
	{
		if(strstr(allMsg, "+RDII") != NULL)//in case of disconnection
 8000704:	6878      	ldr	r0, [r7, #4]
 8000706:	f644 21ac 	movw	r1, #19116	; 0x4aac
 800070a:	f6c0 0101 	movt	r1, #2049	; 0x801
 800070e:	f00a f8eb 	bl	800a8e8 <strstr>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d024      	beq.n	8000762 <checkErrorOccurence+0x76>
		{
			stageOfConnection = 0;
 8000718:	f640 1310 	movw	r3, #2320	; 0x910
 800071c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000720:	f04f 0200 	mov.w	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
			stageOfInit = 0;
 8000726:	f640 1318 	movw	r3, #2328	; 0x918
 800072a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800072e:	f04f 0200 	mov.w	r2, #0
 8000732:	601a      	str	r2, [r3, #0]
			initStatus = FALSE;
 8000734:	f640 03fc 	movw	r3, #2300	; 0x8fc
 8000738:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800073c:	f04f 0200 	mov.w	r2, #0
 8000740:	701a      	strb	r2, [r3, #0]
			removeInitTimerRx = FALSE;
 8000742:	f640 03fd 	movw	r3, #2301	; 0x8fd
 8000746:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800074a:	f04f 0200 	mov.w	r2, #0
 800074e:	701a      	strb	r2, [r3, #0]
			connectionFailure = TRUE;
 8000750:	f640 1314 	movw	r3, #2324	; 0x914
 8000754:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000758:	f04f 0201 	mov.w	r2, #1
 800075c:	701a      	strb	r2, [r3, #0]
			resetConnection();
 800075e:	f7ff ffbb 	bl	80006d8 <resetConnection>
		}
	}
}
 8000762:	f107 0708 	add.w	r7, r7, #8
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop

0800076c <manageConnection>:

void manageConnection(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
	if(getStatusMainTimer())
 8000770:	f000 f924 	bl	80009bc <getStatusMainTimer>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d00c      	beq.n	8000794 <manageConnection+0x28>
	{
		removeMainTimer();
 800077a:	f000 f93b 	bl	80009f4 <removeMainTimer>
		setStatusMainTimer(FALSE);
 800077e:	f04f 0000 	mov.w	r0, #0
 8000782:	f000 f927 	bl	80009d4 <setStatusMainTimer>
		stageOfConnection = 1;
 8000786:	f640 1310 	movw	r3, #2320	; 0x910
 800078a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800078e:	f04f 0201 	mov.w	r2, #1
 8000792:	601a      	str	r2, [r3, #0]
	}

	if(1 == stageOfConnection)
 8000794:	f640 1310 	movw	r3, #2320	; 0x910
 8000798:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	2b01      	cmp	r3, #1
 80007a0:	d127      	bne.n	80007f2 <manageConnection+0x86>
	{
		TimerIdRxMessage = SYSTM001_CreateTimer(40,SYSTM001_PERIODIC,RxTimerHandler,NULL);
 80007a2:	f04f 0028 	mov.w	r0, #40	; 0x28
 80007a6:	f04f 0101 	mov.w	r1, #1
 80007aa:	f640 42f9 	movw	r2, #3321	; 0xcf9
 80007ae:	f6c0 0200 	movt	r2, #2048	; 0x800
 80007b2:	f04f 0300 	mov.w	r3, #0
 80007b6:	f006 ff45 	bl	8007644 <SYSTM001_CreateTimer>
 80007ba:	4602      	mov	r2, r0
 80007bc:	f640 130c 	movw	r3, #2316	; 0x90c
 80007c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007c4:	601a      	str	r2, [r3, #0]
		SYSTM001_StartTimer(TimerIdRxMessage);
 80007c6:	f640 130c 	movw	r3, #2316	; 0x90c
 80007ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4618      	mov	r0, r3
 80007d2:	f007 f807 	bl	80077e4 <SYSTM001_StartTimer>
		turnedOnSentTimer = 0;
 80007d6:	f641 2348 	movw	r3, #6728	; 0x1a48
 80007da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007de:	f04f 0200 	mov.w	r2, #0
 80007e2:	601a      	str	r2, [r3, #0]
		stageOfConnection = 0;
 80007e4:	f640 1310 	movw	r3, #2320	; 0x910
 80007e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007ec:	f04f 0200 	mov.w	r2, #0
 80007f0:	601a      	str	r2, [r3, #0]
	}
}
 80007f2:	bd80      	pop	{r7, pc}

080007f4 <copyCheckAnswers>:

void copyCheckAnswers(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
	strcpy(initCommandsAnswer.answersBluetooth[0], "ROK\r\n");
 80007f8:	4b2d      	ldr	r3, [pc, #180]	; (80008b0 <copyCheckAnswers+0xbc>)
 80007fa:	f644 22b4 	movw	r2, #19124	; 0x4ab4
 80007fe:	f6c0 0201 	movt	r2, #2049	; 0x801
 8000802:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000806:	6018      	str	r0, [r3, #0]
 8000808:	f103 0304 	add.w	r3, r3, #4
 800080c:	8019      	strh	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[1], "OK\r\n");
 800080e:	4b29      	ldr	r3, [pc, #164]	; (80008b4 <copyCheckAnswers+0xc0>)
 8000810:	f644 22bc 	movw	r2, #19132	; 0x4abc
 8000814:	f6c0 0201 	movt	r2, #2049	; 0x801
 8000818:	e892 0003 	ldmia.w	r2, {r0, r1}
 800081c:	6018      	str	r0, [r3, #0]
 800081e:	f103 0304 	add.w	r3, r3, #4
 8000822:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[2], "OK\r\n");
 8000824:	4b24      	ldr	r3, [pc, #144]	; (80008b8 <copyCheckAnswers+0xc4>)
 8000826:	f644 22bc 	movw	r2, #19132	; 0x4abc
 800082a:	f6c0 0201 	movt	r2, #2049	; 0x801
 800082e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000832:	6018      	str	r0, [r3, #0]
 8000834:	f103 0304 	add.w	r3, r3, #4
 8000838:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[3], "OK\r\n");
 800083a:	4b20      	ldr	r3, [pc, #128]	; (80008bc <copyCheckAnswers+0xc8>)
 800083c:	f644 22bc 	movw	r2, #19132	; 0x4abc
 8000840:	f6c0 0201 	movt	r2, #2049	; 0x801
 8000844:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000848:	6018      	str	r0, [r3, #0]
 800084a:	f103 0304 	add.w	r3, r3, #4
 800084e:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[4], "OK\r\n");
 8000850:	4b1b      	ldr	r3, [pc, #108]	; (80008c0 <copyCheckAnswers+0xcc>)
 8000852:	f644 22bc 	movw	r2, #19132	; 0x4abc
 8000856:	f6c0 0201 	movt	r2, #2049	; 0x801
 800085a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800085e:	6018      	str	r0, [r3, #0]
 8000860:	f103 0304 	add.w	r3, r3, #4
 8000864:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[5], "OK\r\n");
 8000866:	4b17      	ldr	r3, [pc, #92]	; (80008c4 <copyCheckAnswers+0xd0>)
 8000868:	f644 22bc 	movw	r2, #19132	; 0x4abc
 800086c:	f6c0 0201 	movt	r2, #2049	; 0x801
 8000870:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000874:	6018      	str	r0, [r3, #0]
 8000876:	f103 0304 	add.w	r3, r3, #4
 800087a:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[6], "OK\r\n");
 800087c:	4b12      	ldr	r3, [pc, #72]	; (80008c8 <copyCheckAnswers+0xd4>)
 800087e:	f644 22bc 	movw	r2, #19132	; 0x4abc
 8000882:	f6c0 0201 	movt	r2, #2049	; 0x801
 8000886:	e892 0003 	ldmia.w	r2, {r0, r1}
 800088a:	6018      	str	r0, [r3, #0]
 800088c:	f103 0304 	add.w	r3, r3, #4
 8000890:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[7], "OK\r\n");
 8000892:	4b0e      	ldr	r3, [pc, #56]	; (80008cc <copyCheckAnswers+0xd8>)
 8000894:	f644 22bc 	movw	r2, #19132	; 0x4abc
 8000898:	f6c0 0201 	movt	r2, #2049	; 0x801
 800089c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008a0:	6018      	str	r0, [r3, #0]
 80008a2:	f103 0304 	add.w	r3, r3, #4
 80008a6:	7019      	strb	r1, [r3, #0]
}
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bc80      	pop	{r7}
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop
 80008b0:	20000d38 	.word	0x20000d38
 80008b4:	20000d4c 	.word	0x20000d4c
 80008b8:	20000d60 	.word	0x20000d60
 80008bc:	20000d74 	.word	0x20000d74
 80008c0:	20000d88 	.word	0x20000d88
 80008c4:	20000d9c 	.word	0x20000d9c
 80008c8:	20000db0 	.word	0x20000db0
 80008cc:	20000dc4 	.word	0x20000dc4

080008d0 <copyCommands>:

void copyCommands(void)
{
 80008d0:	b5b0      	push	{r4, r5, r7, lr}
 80008d2:	af00      	add	r7, sp, #0
	strcpy(initCommandsAnswer.commandsBluetooth[0], "AT+JRES\r\n");
 80008d4:	f640 2318 	movw	r3, #2584	; 0xa18
 80008d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008dc:	f644 22c4 	movw	r2, #19140	; 0x4ac4
 80008e0:	f6c0 0201 	movt	r2, #2049	; 0x801
 80008e4:	ca07      	ldmia	r2, {r0, r1, r2}
 80008e6:	c303      	stmia	r3!, {r0, r1}
 80008e8:	801a      	strh	r2, [r3, #0]
	strcpy(initCommandsAnswer.commandsBluetooth[1], "AT+JSEC=4,1,04,1111,0,0\r\n");
 80008ea:	4a2d      	ldr	r2, [pc, #180]	; (80009a0 <copyCommands+0xd0>)
 80008ec:	f644 23d0 	movw	r3, #19152	; 0x4ad0
 80008f0:	f6c0 0301 	movt	r3, #2049	; 0x801
 80008f4:	4614      	mov	r4, r2
 80008f6:	461d      	mov	r5, r3
 80008f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008fc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000900:	c403      	stmia	r4!, {r0, r1}
 8000902:	8022      	strh	r2, [r4, #0]
	strcpy(initCommandsAnswer.commandsBluetooth[2], "AT+JSLN=07,Chmura1\r\n");
 8000904:	4a27      	ldr	r2, [pc, #156]	; (80009a4 <copyCommands+0xd4>)
 8000906:	f644 23ec 	movw	r3, #19180	; 0x4aec
 800090a:	f6c0 0301 	movt	r3, #2049	; 0x801
 800090e:	4614      	mov	r4, r2
 8000910:	461d      	mov	r5, r3
 8000912:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000914:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000916:	e895 0003 	ldmia.w	r5, {r0, r1}
 800091a:	6020      	str	r0, [r4, #0]
 800091c:	f104 0404 	add.w	r4, r4, #4
 8000920:	7021      	strb	r1, [r4, #0]
	strcpy(initCommandsAnswer.commandsBluetooth[3], "AT+JRLS=32,13,0000110100001000800000805F9B34FB,Serial port 1,01,C20200\r\n");
 8000922:	4a21      	ldr	r2, [pc, #132]	; (80009a8 <copyCommands+0xd8>)
 8000924:	f644 3304 	movw	r3, #19204	; 0x4b04
 8000928:	f6c0 0301 	movt	r3, #2049	; 0x801
 800092c:	4611      	mov	r1, r2
 800092e:	461a      	mov	r2, r3
 8000930:	f04f 0349 	mov.w	r3, #73	; 0x49
 8000934:	4608      	mov	r0, r1
 8000936:	4611      	mov	r1, r2
 8000938:	461a      	mov	r2, r3
 800093a:	f009 fb29 	bl	8009f90 <memcpy>
	strcpy(initCommandsAnswer.commandsBluetooth[4], "AT+JAAC=1\r\n");
 800093e:	4a1b      	ldr	r2, [pc, #108]	; (80009ac <copyCommands+0xdc>)
 8000940:	f644 3350 	movw	r3, #19280	; 0x4b50
 8000944:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000948:	4614      	mov	r4, r2
 800094a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800094e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	strcpy(initCommandsAnswer.commandsBluetooth[5], "AT+JDIS=3\r\n");
 8000952:	4a17      	ldr	r2, [pc, #92]	; (80009b0 <copyCommands+0xe0>)
 8000954:	f644 335c 	movw	r3, #19292	; 0x4b5c
 8000958:	f6c0 0301 	movt	r3, #2049	; 0x801
 800095c:	4614      	mov	r4, r2
 800095e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000962:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	strcpy(initCommandsAnswer.commandsBluetooth[6], "AT+JGPC=FFFD,0000,0000,0000,FFFD\r\n");
 8000966:	4a13      	ldr	r2, [pc, #76]	; (80009b4 <copyCommands+0xe4>)
 8000968:	f644 3368 	movw	r3, #19304	; 0x4b68
 800096c:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000970:	4614      	mov	r4, r2
 8000972:	461d      	mov	r5, r3
 8000974:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000976:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000978:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800097a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800097c:	682b      	ldr	r3, [r5, #0]
 800097e:	461a      	mov	r2, r3
 8000980:	8022      	strh	r2, [r4, #0]
 8000982:	f104 0402 	add.w	r4, r4, #2
 8000986:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800098a:	7023      	strb	r3, [r4, #0]
	strcpy(initCommandsAnswer.commandsBluetooth[7], "AT+JSCR\r\n");
 800098c:	4b0a      	ldr	r3, [pc, #40]	; (80009b8 <copyCommands+0xe8>)
 800098e:	f644 328c 	movw	r2, #19340	; 0x4b8c
 8000992:	f6c0 0201 	movt	r2, #2049	; 0x801
 8000996:	ca07      	ldmia	r2, {r0, r1, r2}
 8000998:	c303      	stmia	r3!, {r0, r1}
 800099a:	801a      	strh	r2, [r3, #0]
}
 800099c:	bdb0      	pop	{r4, r5, r7, pc}
 800099e:	bf00      	nop
 80009a0:	20000a7c 	.word	0x20000a7c
 80009a4:	20000ae0 	.word	0x20000ae0
 80009a8:	20000b44 	.word	0x20000b44
 80009ac:	20000ba8 	.word	0x20000ba8
 80009b0:	20000c0c 	.word	0x20000c0c
 80009b4:	20000c70 	.word	0x20000c70
 80009b8:	20000cd4 	.word	0x20000cd4

080009bc <getStatusMainTimer>:

bool getStatusMainTimer(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
	return removeMainTimerStatus;
 80009c0:	f640 03fe 	movw	r3, #2302	; 0x8fe
 80009c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009c8:	781b      	ldrb	r3, [r3, #0]
}
 80009ca:	4618      	mov	r0, r3
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bc80      	pop	{r7}
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop

080009d4 <setStatusMainTimer>:

void setStatusMainTimer(int status)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
	removeMainTimerStatus = status;
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	b2da      	uxtb	r2, r3
 80009e0:	f640 03fe 	movw	r3, #2302	; 0x8fe
 80009e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009e8:	701a      	strb	r2, [r3, #0]
}
 80009ea:	f107 070c 	add.w	r7, r7, #12
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bc80      	pop	{r7}
 80009f2:	4770      	bx	lr

080009f4 <removeMainTimer>:

void removeMainTimer(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
	SYSTM001_StopTimer(mainInitTimerID);
 80009f8:	f640 1304 	movw	r3, #2308	; 0x904
 80009fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4618      	mov	r0, r3
 8000a04:	f006 ff48 	bl	8007898 <SYSTM001_StopTimer>
	SYSTM001_DeleteTimer(mainInitTimerID);
 8000a08:	f640 1304 	movw	r3, #2308	; 0x904
 8000a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	4618      	mov	r0, r3
 8000a14:	f006 ff88 	bl	8007928 <SYSTM001_DeleteTimer>
	mainInitTimerID = 0;
 8000a18:	f640 1304 	movw	r3, #2308	; 0x904
 8000a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a20:	f04f 0200 	mov.w	r2, #0
 8000a24:	601a      	str	r2, [r3, #0]
}
 8000a26:	bd80      	pop	{r7, pc}

08000a28 <removeReceiveTimer>:

void removeReceiveTimer(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
	SYSTM001_StopTimer(TimerIdRxMessage);
 8000a2c:	f640 130c 	movw	r3, #2316	; 0x90c
 8000a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	4618      	mov	r0, r3
 8000a38:	f006 ff2e 	bl	8007898 <SYSTM001_StopTimer>
	SYSTM001_DeleteTimer(TimerIdRxMessage);
 8000a3c:	f640 130c 	movw	r3, #2316	; 0x90c
 8000a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	4618      	mov	r0, r3
 8000a48:	f006 ff6e 	bl	8007928 <SYSTM001_DeleteTimer>
	TimerIdRxMessage = 0;
 8000a4c:	f640 130c 	movw	r3, #2316	; 0x90c
 8000a50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a54:	f04f 0200 	mov.w	r2, #0
 8000a58:	601a      	str	r2, [r3, #0]
}
 8000a5a:	bd80      	pop	{r7, pc}

08000a5c <createMainTimer>:

void createMainTimer(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
	mainInitTimerID = SYSTM001_CreateTimer(400,SYSTM001_PERIODIC,timerHandlerInitBluetooth,&initCommandsAnswer);
 8000a60:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000a64:	f04f 0101 	mov.w	r1, #1
 8000a68:	f640 22e5 	movw	r2, #2789	; 0xae5
 8000a6c:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000a70:	f640 2318 	movw	r3, #2584	; 0xa18
 8000a74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a78:	f006 fde4 	bl	8007644 <SYSTM001_CreateTimer>
 8000a7c:	4602      	mov	r2, r0
 8000a7e:	f640 1304 	movw	r3, #2308	; 0x904
 8000a82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a86:	601a      	str	r2, [r3, #0]
	mainInitTimerStatus = SYSTM001_StartTimer(mainInitTimerID);
 8000a88:	f640 1304 	movw	r3, #2308	; 0x904
 8000a8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	4618      	mov	r0, r3
 8000a94:	f006 fea6 	bl	80077e4 <SYSTM001_StartTimer>
 8000a98:	4602      	mov	r2, r0
 8000a9a:	f240 0304 	movw	r3, #4
 8000a9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000aa2:	601a      	str	r2, [r3, #0]
}
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop

08000aa8 <createReceiveTimer>:

void createReceiveTimer(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
	TimerIdRxMessage = SYSTM001_CreateTimer(200,SYSTM001_PERIODIC,RxTimerHandler,NULL);
 8000aac:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 8000ab0:	f04f 0101 	mov.w	r1, #1
 8000ab4:	f640 42f9 	movw	r2, #3321	; 0xcf9
 8000ab8:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000abc:	f04f 0300 	mov.w	r3, #0
 8000ac0:	f006 fdc0 	bl	8007644 <SYSTM001_CreateTimer>
 8000ac4:	4602      	mov	r2, r0
 8000ac6:	f640 130c 	movw	r3, #2316	; 0x90c
 8000aca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ace:	601a      	str	r2, [r3, #0]
	SYSTM001_StartTimer(TimerIdRxMessage);
 8000ad0:	f640 130c 	movw	r3, #2316	; 0x90c
 8000ad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	4618      	mov	r0, r3
 8000adc:	f006 fe82 	bl	80077e4 <SYSTM001_StartTimer>
}
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop

08000ae4 <timerHandlerInitBluetooth>:

void timerHandlerInitBluetooth(void *T)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b084      	sub	sp, #16
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
	static uint8_t whichCommand = 0;

	commandsAndAnswers *temp = (commandsAndAnswers*)T;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	60fb      	str	r3, [r7, #12]

	if(removeInitTimerRx == TRUE)
 8000af0:	f640 03fd 	movw	r3, #2301	; 0x8fd
 8000af4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000af8:	781b      	ldrb	r3, [r3, #0]
 8000afa:	2b01      	cmp	r3, #1
 8000afc:	d120      	bne.n	8000b40 <timerHandlerInitBluetooth+0x5c>
	{
		SYSTM001_DeleteTimer(HandlTimerReceiveAnsID);
 8000afe:	f640 1308 	movw	r3, #2312	; 0x908
 8000b02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f006 ff0d 	bl	8007928 <SYSTM001_DeleteTimer>
		HandlTimerReceiveAnsID = 0;
 8000b0e:	f640 1308 	movw	r3, #2312	; 0x908
 8000b12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b16:	f04f 0200 	mov.w	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
		removeInitTimerRx = FALSE;
 8000b1c:	f640 03fd 	movw	r3, #2301	; 0x8fd
 8000b20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b24:	f04f 0200 	mov.w	r2, #0
 8000b28:	701a      	strb	r2, [r3, #0]
		whichCommand = stageOfInit;
 8000b2a:	f640 1318 	movw	r3, #2328	; 0x918
 8000b2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	b2da      	uxtb	r2, r3
 8000b36:	f640 1320 	movw	r3, #2336	; 0x920
 8000b3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b3e:	701a      	strb	r2, [r3, #0]
	}

	if(TRUE == initStatus)
 8000b40:	f640 03fc 	movw	r3, #2300	; 0x8fc
 8000b44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	2b01      	cmp	r3, #1
 8000b4c:	d106      	bne.n	8000b5c <timerHandlerInitBluetooth+0x78>
	{
		removeMainTimerStatus = TRUE;
 8000b4e:	f640 03fe 	movw	r3, #2302	; 0x8fe
 8000b52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b56:	f04f 0201 	mov.w	r2, #1
 8000b5a:	701a      	strb	r2, [r3, #0]
	}

	if(FALSE == initStatus && canSend == TRUE)
 8000b5c:	f640 03fc 	movw	r3, #2300	; 0x8fc
 8000b60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d155      	bne.n	8000c16 <timerHandlerInitBluetooth+0x132>
 8000b6a:	f240 0300 	movw	r3, #0
 8000b6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	2b01      	cmp	r3, #1
 8000b76:	d14e      	bne.n	8000c16 <timerHandlerInitBluetooth+0x132>
	{
		//whichCommand = stageOfInit;
		volatile int length = strlen(temp->commandsBluetooth[whichCommand]);
 8000b78:	f640 1320 	movw	r3, #2336	; 0x920
 8000b7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	f04f 0264 	mov.w	r2, #100	; 0x64
 8000b86:	fb02 f303 	mul.w	r3, r2, r3
 8000b8a:	68fa      	ldr	r2, [r7, #12]
 8000b8c:	18d3      	adds	r3, r2, r3
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f009 fc90 	bl	800a4b4 <strlen>
 8000b94:	4603      	mov	r3, r0
 8000b96:	60bb      	str	r3, [r7, #8]

		send(temp->commandsBluetooth[whichCommand], length);
 8000b98:	f640 1320 	movw	r3, #2336	; 0x920
 8000b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	f04f 0264 	mov.w	r2, #100	; 0x64
 8000ba6:	fb02 f303 	mul.w	r3, r2, r3
 8000baa:	68fa      	ldr	r2, [r7, #12]
 8000bac:	18d2      	adds	r2, r2, r3
 8000bae:	68bb      	ldr	r3, [r7, #8]
 8000bb0:	4610      	mov	r0, r2
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	f000 f8c6 	bl	8000d44 <send>

		while((UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANSFER_STATUS_BUSY_FLAG )==UART001_SET))
 8000bb8:	bf00      	nop
 8000bba:	f644 40b8 	movw	r0, #19640	; 0x4cb8
 8000bbe:	f6c0 0001 	movt	r0, #2049	; 0x801
 8000bc2:	f04f 0109 	mov.w	r1, #9
 8000bc6:	f006 f9e9 	bl	8006f9c <UART001_GetFlagStatus>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b02      	cmp	r3, #2
 8000bce:	d0f4      	beq.n	8000bba <timerHandlerInitBluetooth+0xd6>
		{
			//int h = 0;
		}

		canSend = FALSE;
 8000bd0:	f240 0300 	movw	r3, #0
 8000bd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bd8:	f04f 0200 	mov.w	r2, #0
 8000bdc:	701a      	strb	r2, [r3, #0]
		askAboutSending();
 8000bde:	f000 f98f 	bl	8000f00 <askAboutSending>
		HandlTimerReceiveAnsID = SYSTM001_CreateTimer(300,SYSTM001_ONE_SHOT,timerHandlerInitBluetoothReceive,NULL);
 8000be2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000be6:	f04f 0100 	mov.w	r1, #0
 8000bea:	f640 4221 	movw	r2, #3105	; 0xc21
 8000bee:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000bf2:	f04f 0300 	mov.w	r3, #0
 8000bf6:	f006 fd25 	bl	8007644 <SYSTM001_CreateTimer>
 8000bfa:	4602      	mov	r2, r0
 8000bfc:	f640 1308 	movw	r3, #2312	; 0x908
 8000c00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c04:	601a      	str	r2, [r3, #0]
		SYSTM001_StartTimer(HandlTimerReceiveAnsID);
 8000c06:	f640 1308 	movw	r3, #2312	; 0x908
 8000c0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4618      	mov	r0, r3
 8000c12:	f006 fde7 	bl	80077e4 <SYSTM001_StartTimer>
	}
}
 8000c16:	f107 0710 	add.w	r7, r7, #16
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop

08000c20 <timerHandlerInitBluetoothReceive>:


void timerHandlerInitBluetoothReceive(void *T)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
	char* answer = (char*)read();
 8000c28:	f000 f8f4 	bl	8000e14 <read>
 8000c2c:	60f8      	str	r0, [r7, #12]
	//delayBt(10000);
	//askAboutSending();

	if(answer != NULL)
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d04e      	beq.n	8000cd2 <timerHandlerInitBluetoothReceive+0xb2>
	{
		if(checkFunction((unsigned char*)answer, (unsigned char*)initCommandsAnswer.answersBluetooth[stageOfInit]))
 8000c34:	f640 1318 	movw	r3, #2328	; 0x918
 8000c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	4613      	mov	r3, r2
 8000c40:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000c44:	189b      	adds	r3, r3, r2
 8000c46:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000c4a:	f503 7248 	add.w	r2, r3, #800	; 0x320
 8000c4e:	f640 2318 	movw	r3, #2584	; 0xa18
 8000c52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c56:	18d3      	adds	r3, r2, r3
 8000c58:	68f8      	ldr	r0, [r7, #12]
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	f000 f9a4 	bl	8000fa8 <checkFunction>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d00b      	beq.n	8000c7e <timerHandlerInitBluetoothReceive+0x5e>
		{
			stageOfInit++;
 8000c66:	f640 1318 	movw	r3, #2328	; 0x918
 8000c6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	f103 0201 	add.w	r2, r3, #1
 8000c74:	f640 1318 	movw	r3, #2328	; 0x918
 8000c78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c7c:	601a      	str	r2, [r3, #0]
		}
		free(answer);
 8000c7e:	68f8      	ldr	r0, [r7, #12]
 8000c80:	f008 fed0 	bl	8009a24 <free>
		answer = NULL;
 8000c84:	f04f 0300 	mov.w	r3, #0
 8000c88:	60fb      	str	r3, [r7, #12]
		if(8 == stageOfInit)
 8000c8a:	f640 1318 	movw	r3, #2328	; 0x918
 8000c8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	2b08      	cmp	r3, #8
 8000c96:	d11c      	bne.n	8000cd2 <timerHandlerInitBluetoothReceive+0xb2>
		{
			stageOfInit = 0;
 8000c98:	f640 1318 	movw	r3, #2328	; 0x918
 8000c9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ca0:	f04f 0200 	mov.w	r2, #0
 8000ca4:	601a      	str	r2, [r3, #0]
			initStatus = TRUE;
 8000ca6:	f640 03fc 	movw	r3, #2300	; 0x8fc
 8000caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cae:	f04f 0201 	mov.w	r2, #1
 8000cb2:	701a      	strb	r2, [r3, #0]
			IO004_SetOutputValue(IO004_Handle3,1);
 8000cb4:	f644 5304 	movw	r3, #19716	; 0x4d04
 8000cb8:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000cbc:	685a      	ldr	r2, [r3, #4]
 8000cbe:	f644 5304 	movw	r3, #19716	; 0x4d04
 8000cc2:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000cc6:	785b      	ldrb	r3, [r3, #1]
 8000cc8:	f04f 0101 	mov.w	r1, #1
 8000ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd0:	6053      	str	r3, [r2, #4]
		}
	}
	canSend = TRUE;
 8000cd2:	f240 0300 	movw	r3, #0
 8000cd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cda:	f04f 0201 	mov.w	r2, #1
 8000cde:	701a      	strb	r2, [r3, #0]
	removeInitTimerRx = TRUE;
 8000ce0:	f640 03fd 	movw	r3, #2301	; 0x8fd
 8000ce4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ce8:	f04f 0201 	mov.w	r2, #1
 8000cec:	701a      	strb	r2, [r3, #0]
}
 8000cee:	f107 0710 	add.w	r7, r7, #16
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop

08000cf8 <RxTimerHandler>:

void RxTimerHandler(void *T)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b084      	sub	sp, #16
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
	char* answer = (char*)read();
 8000d00:	f000 f888 	bl	8000e14 <read>
 8000d04:	60f8      	str	r0, [r7, #12]
	if(answer != NULL){
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d00b      	beq.n	8000d24 <RxTimerHandler+0x2c>
		checkErrorOccurence(answer);
 8000d0c:	68f8      	ldr	r0, [r7, #12]
 8000d0e:	f7ff fced 	bl	80006ec <checkErrorOccurence>
		chooseDevice(answer);
 8000d12:	68f8      	ldr	r0, [r7, #12]
 8000d14:	f7ff faec 	bl	80002f0 <chooseDevice>
		free(answer);
 8000d18:	68f8      	ldr	r0, [r7, #12]
 8000d1a:	f008 fe83 	bl	8009a24 <free>
		answer = NULL;
 8000d1e:	f04f 0300 	mov.w	r3, #0
 8000d22:	60fb      	str	r3, [r7, #12]
	}
}
 8000d24:	f107 0710 	add.w	r7, r7, #16
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}

08000d2c <initBluetooth>:

void initBluetooth(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
	initFlowControl();
 8000d30:	f000 f966 	bl	8001000 <initFlowControl>
	copyCheckAnswers();
 8000d34:	f7ff fd5e 	bl	80007f4 <copyCheckAnswers>
	copyCommands();
 8000d38:	f7ff fdca 	bl	80008d0 <copyCommands>

	createMainTimer();
 8000d3c:	f7ff fe8e 	bl	8000a5c <createMainTimer>
}
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop

08000d44 <send>:

void send(char* command1, int length)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b086      	sub	sp, #24
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	6039      	str	r1, [r7, #0]
	static int criticValue = 0;
	if(!statusRtsFlowControl())
 8000d4e:	f000 f8ff 	bl	8000f50 <statusRtsFlowControl>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d101      	bne.n	8000d5c <send+0x18>
	{
		stopAskingAboutSending();
 8000d58:	f000 f8e6 	bl	8000f28 <stopAskingAboutSending>
	}

	USIC_CH_TypeDef* UartRegs = UART001_Handle0.UartRegs;
 8000d5c:	f644 43b8 	movw	r3, #19640	; 0x4cb8
 8000d60:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	613b      	str	r3, [r7, #16]
	uint32_t WriteCount = 0;
 8000d68:	f04f 0300 	mov.w	r3, #0
 8000d6c:	617b      	str	r3, [r7, #20]

	while(length)
 8000d6e:	e04a      	b.n	8000e06 <send+0xc2>
	{

		if(!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8000d70:	693b      	ldr	r3, [r7, #16]
 8000d72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d131      	bne.n	8000de0 <send+0x9c>
		{
			if(!checkStatusCts())
 8000d7c:	f000 f8fe 	bl	8000f7c <checkStatusCts>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d111      	bne.n	8000daa <send+0x66>
			{
				char c = command1[WriteCount];
 8000d86:	687a      	ldr	r2, [r7, #4]
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	18d3      	adds	r3, r2, r3
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	73fb      	strb	r3, [r7, #15]

				if(c >= 0)
				{
					UartRegs->TBUF[0] = c;
 8000d90:	7bfa      	ldrb	r2, [r7, #15]
 8000d92:	693b      	ldr	r3, [r7, #16]
 8000d94:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
					length--;
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	f103 33ff 	add.w	r3, r3, #4294967295
 8000d9e:	603b      	str	r3, [r7, #0]
					WriteCount++;
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	f103 0301 	add.w	r3, r3, #1
 8000da6:	617b      	str	r3, [r7, #20]
 8000da8:	e01a      	b.n	8000de0 <send+0x9c>
					WriteCount++;
				}
			}
			else
			{
				criticValue++;
 8000daa:	f640 131c 	movw	r3, #2332	; 0x91c
 8000dae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f103 0201 	add.w	r2, r3, #1
 8000db8:	f640 131c 	movw	r3, #2332	; 0x91c
 8000dbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dc0:	601a      	str	r2, [r3, #0]

				if(criticValue > 3)
 8000dc2:	f640 131c 	movw	r3, #2332	; 0x91c
 8000dc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	2b03      	cmp	r3, #3
 8000dce:	dd07      	ble.n	8000de0 <send+0x9c>
				{
					criticValue = 0;
 8000dd0:	f640 131c 	movw	r3, #2332	; 0x91c
 8000dd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dd8:	f04f 0200 	mov.w	r2, #0
 8000ddc:	601a      	str	r2, [r3, #0]
					break;
 8000dde:	e015      	b.n	8000e0c <send+0xc8>
				}
			}
		}

		if(UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG) == UART001_SET)
 8000de0:	f644 40b8 	movw	r0, #19640	; 0x4cb8
 8000de4:	f6c0 0001 	movt	r0, #2049	; 0x801
 8000de8:	f04f 010d 	mov.w	r1, #13
 8000dec:	f006 f8d6 	bl	8006f9c <UART001_GetFlagStatus>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b02      	cmp	r3, #2
 8000df4:	d107      	bne.n	8000e06 <send+0xc2>
		{
			UART001_ClearFlag(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG);
 8000df6:	f644 40b8 	movw	r0, #19640	; 0x4cb8
 8000dfa:	f6c0 0001 	movt	r0, #2049	; 0x801
 8000dfe:	f04f 010d 	mov.w	r1, #13
 8000e02:	f006 f917 	bl	8007034 <UART001_ClearFlag>
	}

	USIC_CH_TypeDef* UartRegs = UART001_Handle0.UartRegs;
	uint32_t WriteCount = 0;

	while(length)
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d1b1      	bne.n	8000d70 <send+0x2c>
		if(UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG) == UART001_SET)
		{
			UART001_ClearFlag(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG);
		}
	}
}
 8000e0c:	f107 0718 	add.w	r7, r7, #24
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <read>:




unsigned char* read(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b084      	sub	sp, #16
 8000e18:	af00      	add	r7, sp, #0
	askAboutSending();
 8000e1a:	f000 f871 	bl	8000f00 <askAboutSending>
	unsigned char *readBuffer = NULL;
 8000e1e:	f04f 0300 	mov.w	r3, #0
 8000e22:	60fb      	str	r3, [r7, #12]
	int statusRxFifoFilling = 0;
 8000e24:	f04f 0300 	mov.w	r3, #0
 8000e28:	60bb      	str	r3, [r7, #8]
	int howManyRead = 0;
 8000e2a:	f04f 0300 	mov.w	r3, #0
 8000e2e:	607b      	str	r3, [r7, #4]

	statusRxFifoFilling = USIC_GetRxFIFOFillingLevel(UART001_0_USIC_CH);
 8000e30:	f04f 0300 	mov.w	r3, #0
 8000e34:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000e38:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8000e3c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000e40:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000e44:	60bb      	str	r3, [r7, #8]

	if(((UART001_GetFlagStatus(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG)) == UART001_SET))
 8000e46:	f644 40b8 	movw	r0, #19640	; 0x4cb8
 8000e4a:	f6c0 0001 	movt	r0, #2049	; 0x801
 8000e4e:	f04f 0110 	mov.w	r1, #16
 8000e52:	f006 f8a3 	bl	8006f9c <UART001_GetFlagStatus>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b02      	cmp	r3, #2
 8000e5a:	d149      	bne.n	8000ef0 <read+0xdc>
	{

		statusRxFifoFilling = USIC_GetRxFIFOFillingLevel(UART001_0_USIC_CH);
 8000e5c:	f04f 0300 	mov.w	r3, #0
 8000e60:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000e64:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8000e68:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000e6c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000e70:	60bb      	str	r3, [r7, #8]

		if(statusRxFifoFilling != 0)
 8000e72:	68bb      	ldr	r3, [r7, #8]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d018      	beq.n	8000eaa <read+0x96>
		{
			readBuffer = (unsigned char *)malloc((sizeof(unsigned char)*statusRxFifoFilling) + 1);
 8000e78:	68bb      	ldr	r3, [r7, #8]
 8000e7a:	f103 0301 	add.w	r3, r3, #1
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f008 fdc8 	bl	8009a14 <malloc>
 8000e84:	4603      	mov	r3, r0
 8000e86:	60fb      	str	r3, [r7, #12]

			howManyRead =  UART001_ReadDataBytes(&UART001_Handle0, readBuffer, statusRxFifoFilling);
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	f644 40b8 	movw	r0, #19640	; 0x4cb8
 8000e8e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8000e92:	68f9      	ldr	r1, [r7, #12]
 8000e94:	461a      	mov	r2, r3
 8000e96:	f005 ffb1 	bl	8006dfc <UART001_ReadDataBytes>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	607b      	str	r3, [r7, #4]

			readBuffer[statusRxFifoFilling] = '\0';
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	68fa      	ldr	r2, [r7, #12]
 8000ea2:	18d3      	adds	r3, r2, r3
 8000ea4:	f04f 0200 	mov.w	r2, #0
 8000ea8:	701a      	strb	r2, [r3, #0]
		}

		UART001_ClearFlag(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG);
 8000eaa:	f644 40b8 	movw	r0, #19640	; 0x4cb8
 8000eae:	f6c0 0001 	movt	r0, #2049	; 0x801
 8000eb2:	f04f 0110 	mov.w	r1, #16
 8000eb6:	f006 f8bd 	bl	8007034 <UART001_ClearFlag>

		while(!USIC_ubIsRxFIFOempty(UART001_0_USIC_CH))
 8000eba:	e00d      	b.n	8000ed8 <read+0xc4>
		{
			USIC_FlushRxFIFO(UART001_0_USIC_CH);
 8000ebc:	f04f 0300 	mov.w	r3, #0
 8000ec0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000ec4:	f04f 0200 	mov.w	r2, #0
 8000ec8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8000ecc:	f8d2 2118 	ldr.w	r2, [r2, #280]	; 0x118
 8000ed0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000ed4:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
			readBuffer[statusRxFifoFilling] = '\0';
		}

		UART001_ClearFlag(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG);

		while(!USIC_ubIsRxFIFOempty(UART001_0_USIC_CH))
 8000ed8:	f04f 0300 	mov.w	r3, #0
 8000edc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000ee0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8000ee4:	f003 0308 	and.w	r3, r3, #8
 8000ee8:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d0e5      	beq.n	8000ebc <read+0xa8>
		{
			USIC_FlushRxFIFO(UART001_0_USIC_CH);
		}
	}

	stopAskingAboutSending();
 8000ef0:	f000 f81a 	bl	8000f28 <stopAskingAboutSending>

	return readBuffer;
 8000ef4:	68fb      	ldr	r3, [r7, #12]
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f107 0710 	add.w	r7, r7, #16
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <askAboutSending>:

//UART Hardware Flow Control Functions
void askAboutSending(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle0, START_ASKING);
 8000f04:	f644 43ec 	movw	r3, #19692	; 0x4cec
 8000f08:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000f0c:	685a      	ldr	r2, [r3, #4]
 8000f0e:	f644 43ec 	movw	r3, #19692	; 0x4cec
 8000f12:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000f16:	785b      	ldrb	r3, [r3, #1]
 8000f18:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8000f1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f20:	6053      	str	r3, [r2, #4]
}
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bc80      	pop	{r7}
 8000f26:	4770      	bx	lr

08000f28 <stopAskingAboutSending>:

void stopAskingAboutSending(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle0, STOP_ASKING);
 8000f2c:	f644 43ec 	movw	r3, #19692	; 0x4cec
 8000f30:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000f34:	685a      	ldr	r2, [r3, #4]
 8000f36:	f644 43ec 	movw	r3, #19692	; 0x4cec
 8000f3a:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000f3e:	785b      	ldrb	r3, [r3, #1]
 8000f40:	f04f 0101 	mov.w	r1, #1
 8000f44:	fa01 f303 	lsl.w	r3, r1, r3
 8000f48:	6053      	str	r3, [r2, #4]
}
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bc80      	pop	{r7}
 8000f4e:	4770      	bx	lr

08000f50 <statusRtsFlowControl>:

int statusRtsFlowControl(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
	return IO004_ReadPin(IO004_Handle0);
 8000f54:	f644 43ec 	movw	r3, #19692	; 0x4cec
 8000f58:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000f5c:	685b      	ldr	r3, [r3, #4]
 8000f5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f60:	f644 43ec 	movw	r3, #19692	; 0x4cec
 8000f64:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000f68:	785b      	ldrb	r3, [r3, #1]
 8000f6a:	fa22 f303 	lsr.w	r3, r2, r3
 8000f6e:	f003 0301 	and.w	r3, r3, #1
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bc80      	pop	{r7}
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop

08000f7c <checkStatusCts>:

int checkStatusCts(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
	return IO004_ReadPin(IO004_Handle1);
 8000f80:	f644 43f4 	movw	r3, #19700	; 0x4cf4
 8000f84:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f8c:	f644 43f4 	movw	r3, #19700	; 0x4cf4
 8000f90:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000f94:	785b      	ldrb	r3, [r3, #1]
 8000f96:	fa22 f303 	lsr.w	r3, r2, r3
 8000f9a:	f003 0301 	and.w	r3, r3, #1
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bc80      	pop	{r7}
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop

08000fa8 <checkFunction>:
//UART Hardware Flow Control Functions

int checkFunction(unsigned char *answer, unsigned char *readBuffer)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	6039      	str	r1, [r7, #0]
	if(strcmp((char*)answer, (char*)readBuffer) == 0)
 8000fb2:	6878      	ldr	r0, [r7, #4]
 8000fb4:	6839      	ldr	r1, [r7, #0]
 8000fb6:	f009 f98f 	bl	800a2d8 <strcmp>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d102      	bne.n	8000fc6 <checkFunction+0x1e>
	{
		return 1;
 8000fc0:	f04f 0301 	mov.w	r3, #1
 8000fc4:	e001      	b.n	8000fca <checkFunction+0x22>
	}
	return 0;
 8000fc6:	f04f 0300 	mov.w	r3, #0
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f107 0708 	add.w	r7, r7, #8
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <connectStatus>:

int connectStatus(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
	return IO004_ReadPin(IO004_Handle2);
 8000fd8:	f644 43fc 	movw	r3, #19708	; 0x4cfc
 8000fdc:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000fe4:	f644 43fc 	movw	r3, #19708	; 0x4cfc
 8000fe8:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000fec:	785b      	ldrb	r3, [r3, #1]
 8000fee:	fa22 f303 	lsr.w	r3, r2, r3
 8000ff2:	f003 0301 	and.w	r3, r3, #1
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bc80      	pop	{r7}
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <initFlowControl>:

void initFlowControl(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
	//stopAskingAboutSending();
	askAboutSending();
 8001004:	f7ff ff7c 	bl	8000f00 <askAboutSending>
}
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop

0800100c <delayBt>:

void delayBt(uint32_t d)
{
 800100c:	b480      	push	{r7}
 800100e:	b085      	sub	sp, #20
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
	for(uint32_t i = 0; i < d; i++)
 8001014:	f04f 0300 	mov.w	r3, #0
 8001018:	60fb      	str	r3, [r7, #12]
 800101a:	e003      	b.n	8001024 <delayBt+0x18>
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	f103 0301 	add.w	r3, r3, #1
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	68fa      	ldr	r2, [r7, #12]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	429a      	cmp	r2, r3
 800102a:	d3f7      	bcc.n	800101c <delayBt+0x10>
	{
		;
	}
}
 800102c:	f107 0714 	add.w	r7, r7, #20
 8001030:	46bd      	mov	sp, r7
 8001032:	bc80      	pop	{r7}
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <cleanArray>:
 *      Author: Mateusz
 */
char device[20];

void cleanArray(void)
{
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
	for(int i = 0; i < 20; i++)
 800103e:	f04f 0300 	mov.w	r3, #0
 8001042:	607b      	str	r3, [r7, #4]
 8001044:	e00c      	b.n	8001060 <cleanArray+0x28>
	{
		device[i] = '\0';
 8001046:	f640 53d8 	movw	r3, #3544	; 0xdd8
 800104a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800104e:	687a      	ldr	r2, [r7, #4]
 8001050:	189b      	adds	r3, r3, r2
 8001052:	f04f 0200 	mov.w	r2, #0
 8001056:	701a      	strb	r2, [r3, #0]
 */
char device[20];

void cleanArray(void)
{
	for(int i = 0; i < 20; i++)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	f103 0301 	add.w	r3, r3, #1
 800105e:	607b      	str	r3, [r7, #4]
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2b13      	cmp	r3, #19
 8001064:	ddef      	ble.n	8001046 <cleanArray+0xe>
	{
		device[i] = '\0';
	}
}
 8001066:	f107 070c 	add.w	r7, r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	bc80      	pop	{r7}
 800106e:	4770      	bx	lr

08001070 <flushFIFO>:
 *      Author: Mateusz
 */
#include "FIFO_functions.h"

void flushFIFO(const I2C001Handle_type *  I2CHandle)
{
 8001070:	b480      	push	{r7}
 8001072:	b085      	sub	sp, #20
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
	//USIC_CH_TypeDef* I2CRegs = I2C001_Handle0.I2CRegs;
	USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	60fb      	str	r3, [r7, #12]
	USIC_FlushTxFIFO(I2CRegs);
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8001084:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
}
 800108e:	f107 0714 	add.w	r7, r7, #20
 8001092:	46bd      	mov	sp, r7
 8001094:	bc80      	pop	{r7}
 8001096:	4770      	bx	lr

08001098 <clearErrorFlags>:

void clearErrorFlags(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
	if(USIC1_CH1->PSR_IICMode & (USIC_CH_PSR_IICMode_ERR_Msk | USIC_CH_PSR_IICMode_NACK_Msk))
 800109c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010a0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80010a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80010a6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d029      	beq.n	8001102 <clearErrorFlags+0x6a>
	{
		// Clear error bits
		USIC1_CH1->PSCR |= 0x3FF;
 80010ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010b2:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80010b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010ba:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80010be:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80010c0:	ea6f 2292 	mvn.w	r2, r2, lsr #10
 80010c4:	ea6f 2282 	mvn.w	r2, r2, lsl #10
 80010c8:	64da      	str	r2, [r3, #76]	; 0x4c
		// Flush transmit FIFO buffer
		USIC1_CH1->TRBSCR |= USIC_CH_TRBSCR_FLUSHTB_Msk;
 80010ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010ce:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80010d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010d6:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80010da:	f8d2 2118 	ldr.w	r2, [r2, #280]	; 0x118
 80010de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80010e2:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		// Modify Transmit Data Valid
		WR_REG(USIC1_CH1->FMR, USIC_CH_FMR_MTDV_Msk, USIC_CH_FMR_MTDV_Pos, 2);
 80010e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010ea:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80010ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010f2:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80010f6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80010f8:	f022 0203 	bic.w	r2, r2, #3
 80010fc:	f042 0202 	orr.w	r2, r2, #2
 8001100:	669a      	str	r2, [r3, #104]	; 0x68
	}
}
 8001102:	46bd      	mov	sp, r7
 8001104:	bc80      	pop	{r7}
 8001106:	4770      	bx	lr

08001108 <readHumidity>:

int canH = 1;
int canT = 1;

float readHumidity(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
	if(canH)
 800110e:	f240 0310 	movw	r3, #16
 8001112:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	2b00      	cmp	r3, #0
 800111a:	f000 80fa 	beq.w	8001312 <readHumidity+0x20a>
	{
		canH = 0;
 800111e:	f240 0310 	movw	r3, #16
 8001122:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001126:	f04f 0200 	mov.w	r2, #0
 800112a:	601a      	str	r2, [r3, #0]
		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 800112c:	f04f 0304 	mov.w	r3, #4
 8001130:	717b      	strb	r3, [r7, #5]
		data1.Data1.Data = ((HTDU21D_ADDRESS << 1) | I2C_WRITE);
 8001132:	f04f 0380 	mov.w	r3, #128	; 0x80
 8001136:	713b      	strb	r3, [r7, #4]
		I2C001_WriteData(&I2C001_Handle1,&data1);
 8001138:	f107 0304 	add.w	r3, r7, #4
 800113c:	f644 5024 	movw	r0, #19748	; 0x4d24
 8001140:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001144:	4619      	mov	r1, r3
 8001146:	f007 fa95 	bl	8008674 <I2C001_WriteData>

		delay11(DELAY);
 800114a:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 800114e:	f000 fc33 	bl	80019b8 <delay11>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8001152:	f04f 0300 	mov.w	r3, #0
 8001156:	707b      	strb	r3, [r7, #1]
		data2.Data1.Data = TRIGGER_HUMD_MEASURE_NOHOLD;
 8001158:	f04f 03f5 	mov.w	r3, #245	; 0xf5
 800115c:	703b      	strb	r3, [r7, #0]
		I2C001_WriteData(&I2C001_Handle1,&data2);
 800115e:	463b      	mov	r3, r7
 8001160:	f644 5024 	movw	r0, #19748	; 0x4d24
 8001164:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001168:	4619      	mov	r1, r3
 800116a:	f007 fa83 	bl	8008674 <I2C001_WriteData>

		delay11(DELAY);
 800116e:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8001172:	f000 fc21 	bl	80019b8 <delay11>

		if(timerHumidOn == 0)
 8001176:	f640 1338 	movw	r3, #2360	; 0x938
 800117a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d122      	bne.n	80011ca <readHumidity+0xc2>
		{
			TimerRdHumid = SYSTM001_CreateTimer(55, SYSTM001_PERIODIC, readHumidTimerHandler, NULL);
 8001184:	f04f 0037 	mov.w	r0, #55	; 0x37
 8001188:	f04f 0101 	mov.w	r1, #1
 800118c:	f241 3229 	movw	r2, #4905	; 0x1329
 8001190:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001194:	f04f 0300 	mov.w	r3, #0
 8001198:	f006 fa54 	bl	8007644 <SYSTM001_CreateTimer>
 800119c:	4602      	mov	r2, r0
 800119e:	f640 53ec 	movw	r3, #3564	; 0xdec
 80011a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011a6:	601a      	str	r2, [r3, #0]
			SYSTM001_StartTimer(TimerRdHumid);
 80011a8:	f640 53ec 	movw	r3, #3564	; 0xdec
 80011ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4618      	mov	r0, r3
 80011b4:	f006 fb16 	bl	80077e4 <SYSTM001_StartTimer>
			timerHumidOn = 1;
 80011b8:	f640 1338 	movw	r3, #2360	; 0x938
 80011bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011c0:	f04f 0201 	mov.w	r2, #1
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	e000      	b.n	80011ca <readHumidity+0xc2>
				TimerRdHumid = 0;
				timerHumidOn = 0;
				canH = 1;
				break;
			}
		}
 80011c8:	bf00      	nop
			timerHumidOn = 1;
		}

		while(TRUE)
		{
			if(errorCounter > 3)
 80011ca:	f640 1324 	movw	r3, #2340	; 0x924
 80011ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	2b03      	cmp	r3, #3
 80011d6:	dd30      	ble.n	800123a <readHumidity+0x132>
			{
				errorCounter = 0;
 80011d8:	f640 1324 	movw	r3, #2340	; 0x924
 80011dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011e0:	f04f 0200 	mov.w	r2, #0
 80011e4:	601a      	str	r2, [r3, #0]
				SYSTM001_StopTimer(TimerRdHumid);
 80011e6:	f640 53ec 	movw	r3, #3564	; 0xdec
 80011ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f006 fb51 	bl	8007898 <SYSTM001_StopTimer>
				SYSTM001_DeleteTimer(TimerRdHumid);
 80011f6:	f640 53ec 	movw	r3, #3564	; 0xdec
 80011fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4618      	mov	r0, r3
 8001202:	f006 fb91 	bl	8007928 <SYSTM001_DeleteTimer>
				TimerRdHumid = 0;
 8001206:	f640 53ec 	movw	r3, #3564	; 0xdec
 800120a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800120e:	f04f 0200 	mov.w	r2, #0
 8001212:	601a      	str	r2, [r3, #0]
				timerHumidOn = 0;
 8001214:	f640 1338 	movw	r3, #2360	; 0x938
 8001218:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800121c:	f04f 0200 	mov.w	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
				canH = 1;
 8001222:	f240 0310 	movw	r3, #16
 8001226:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800122a:	f04f 0201 	mov.w	r2, #1
 800122e:	601a      	str	r2, [r3, #0]
				return 998;
 8001230:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001234:	f2c4 4379 	movt	r3, #17529	; 0x4479
 8001238:	e070      	b.n	800131c <readHumidity+0x214>
			}
			else if(1 == wrong_checksum)
 800123a:	f640 132c 	movw	r3, #2348	; 0x92c
 800123e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	2b01      	cmp	r3, #1
 8001246:	d130      	bne.n	80012aa <readHumidity+0x1a2>
			{
				wrong_checksum = 0;
 8001248:	f640 132c 	movw	r3, #2348	; 0x92c
 800124c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001250:	f04f 0200 	mov.w	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
				SYSTM001_StopTimer(TimerRdHumid);
 8001256:	f640 53ec 	movw	r3, #3564	; 0xdec
 800125a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4618      	mov	r0, r3
 8001262:	f006 fb19 	bl	8007898 <SYSTM001_StopTimer>
				SYSTM001_DeleteTimer(TimerRdHumid);
 8001266:	f640 53ec 	movw	r3, #3564	; 0xdec
 800126a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4618      	mov	r0, r3
 8001272:	f006 fb59 	bl	8007928 <SYSTM001_DeleteTimer>
				TimerRdHumid = 0;
 8001276:	f640 53ec 	movw	r3, #3564	; 0xdec
 800127a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800127e:	f04f 0200 	mov.w	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
				timerHumidOn = 0;
 8001284:	f640 1338 	movw	r3, #2360	; 0x938
 8001288:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800128c:	f04f 0200 	mov.w	r2, #0
 8001290:	601a      	str	r2, [r3, #0]
				canH = 1;
 8001292:	f240 0310 	movw	r3, #16
 8001296:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800129a:	f04f 0201 	mov.w	r2, #1
 800129e:	601a      	str	r2, [r3, #0]
				return 999;
 80012a0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80012a4:	f2c4 4379 	movt	r3, #17529	; 0x4479
 80012a8:	e038      	b.n	800131c <readHumidity+0x214>
			}
			else if(1 == readHumid)
 80012aa:	f640 1330 	movw	r3, #2352	; 0x930
 80012ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d187      	bne.n	80011c8 <readHumidity+0xc0>
			{
				readHumid = 0;
 80012b8:	f640 1330 	movw	r3, #2352	; 0x930
 80012bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012c0:	f04f 0200 	mov.w	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
				SYSTM001_StopTimer(TimerRdHumid);
 80012c6:	f640 53ec 	movw	r3, #3564	; 0xdec
 80012ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f006 fae1 	bl	8007898 <SYSTM001_StopTimer>
				SYSTM001_DeleteTimer(TimerRdHumid);
 80012d6:	f640 53ec 	movw	r3, #3564	; 0xdec
 80012da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4618      	mov	r0, r3
 80012e2:	f006 fb21 	bl	8007928 <SYSTM001_DeleteTimer>
				TimerRdHumid = 0;
 80012e6:	f640 53ec 	movw	r3, #3564	; 0xdec
 80012ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012ee:	f04f 0200 	mov.w	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]
				timerHumidOn = 0;
 80012f4:	f640 1338 	movw	r3, #2360	; 0x938
 80012f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012fc:	f04f 0200 	mov.w	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
				canH = 1;
 8001302:	f240 0310 	movw	r3, #16
 8001306:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800130a:	f04f 0201 	mov.w	r2, #1
 800130e:	601a      	str	r2, [r3, #0]
				break;
 8001310:	bf00      	nop
			}
		}
	}
	return rh;
 8001312:	f640 1340 	movw	r3, #2368	; 0x940
 8001316:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800131a:	681b      	ldr	r3, [r3, #0]
}
 800131c:	4618      	mov	r0, r3
 800131e:	f107 0708 	add.w	r7, r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop

08001328 <readHumidTimerHandler>:

void readHumidTimerHandler(void *T)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b08c      	sub	sp, #48	; 0x30
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
	I2C001_DataType data1;
	data1.Data1.TDF_Type = I2C_TDF_MRStart;
 8001330:	f04f 0305 	mov.w	r3, #5
 8001334:	767b      	strb	r3, [r7, #25]
	data1.Data1.Data = ((HTDU21D_ADDRESS << 1) | I2C_READ);
 8001336:	f04f 0381 	mov.w	r3, #129	; 0x81
 800133a:	763b      	strb	r3, [r7, #24]
	I2C001_WriteData(&I2C001_Handle1,&data1);
 800133c:	f107 0318 	add.w	r3, r7, #24
 8001340:	f644 5024 	movw	r0, #19748	; 0x4d24
 8001344:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001348:	4619      	mov	r1, r3
 800134a:	f007 f993 	bl	8008674 <I2C001_WriteData>

	delay11(DELAY);
 800134e:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8001352:	f000 fb31 	bl	80019b8 <delay11>

	if(I2C001_GetFlagStatus(&I2C001_Handle1,I2C001_FLAG_NACK_RECEIVED) == I2C001_SET)
 8001356:	f644 5024 	movw	r0, #19748	; 0x4d24
 800135a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800135e:	f04f 0106 	mov.w	r1, #6
 8001362:	f007 f9bd 	bl	80086e0 <I2C001_GetFlagStatus>
 8001366:	4603      	mov	r3, r0
 8001368:	2b03      	cmp	r3, #3
 800136a:	d114      	bne.n	8001396 <readHumidTimerHandler+0x6e>
	{
		I2C001_ClearFlag(&I2C001_Handle1,I2C001_FLAG_NACK_RECEIVED);
 800136c:	f644 5024 	movw	r0, #19748	; 0x4d24
 8001370:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001374:	f04f 0106 	mov.w	r1, #6
 8001378:	f007 fa16 	bl	80087a8 <I2C001_ClearFlag>
		errorCounter++;
 800137c:	f640 1324 	movw	r3, #2340	; 0x924
 8001380:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f103 0201 	add.w	r2, r3, #1
 800138a:	f640 1324 	movw	r3, #2340	; 0x924
 800138e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001392:	601a      	str	r2, [r3, #0]
 8001394:	e0cf      	b.n	8001536 <readHumidTimerHandler+0x20e>
	}
	else
	{
		uint8_t msb = 0x00;
 8001396:	f04f 0300 	mov.w	r3, #0
 800139a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		uint8_t lsb = 0x00;
 800139e:	f04f 0300 	mov.w	r3, #0
 80013a2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		uint8_t checksum = 0x00;
 80013a6:	f04f 0300 	mov.w	r3, #0
 80013aa:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

		USIC_CH_TypeDef* I2CRegs = I2C001_Handle1.I2CRegs;
 80013ae:	f644 5324 	movw	r3, #19748	; 0x4d24
 80013b2:	f6c0 0301 	movt	r3, #2049	; 0x801
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	62bb      	str	r3, [r7, #40]	; 0x28

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MRxAck0;
 80013ba:	f04f 0302 	mov.w	r3, #2
 80013be:	757b      	strb	r3, [r7, #21]
		data2.Data1.Data = ubyteFF;
 80013c0:	f04f 03ff 	mov.w	r3, #255	; 0xff
 80013c4:	753b      	strb	r3, [r7, #20]
		I2C001_WriteData(&I2C001_Handle1,&data2);
 80013c6:	f107 0314 	add.w	r3, r7, #20
 80013ca:	f644 5024 	movw	r0, #19748	; 0x4d24
 80013ce:	f6c0 0001 	movt	r0, #2049	; 0x801
 80013d2:	4619      	mov	r1, r3
 80013d4:	f007 f94e 	bl	8008674 <I2C001_WriteData>

		delay11(DELAY);
 80013d8:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 80013dc:	f000 faec 	bl	80019b8 <delay11>

		if(!USIC_ubIsRxFIFOempty(I2CRegs))
 80013e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013e2:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80013e6:	f003 0308 	and.w	r3, r3, #8
 80013ea:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d104      	bne.n	80013fc <readHumidTimerHandler+0xd4>
		{
			msb = (uint8_t)I2CRegs->OUTR;
 80013f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013f4:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80013f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			//Result = (bool)TRUE;
		}

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRxAck0;
 80013fc:	f04f 0302 	mov.w	r3, #2
 8001400:	747b      	strb	r3, [r7, #17]
		data3.Data1.Data = ubyteFF;
 8001402:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8001406:	743b      	strb	r3, [r7, #16]
		I2C001_WriteData(&I2C001_Handle1,&data3);
 8001408:	f107 0310 	add.w	r3, r7, #16
 800140c:	f644 5024 	movw	r0, #19748	; 0x4d24
 8001410:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001414:	4619      	mov	r1, r3
 8001416:	f007 f92d 	bl	8008674 <I2C001_WriteData>

		delay11(DELAY);
 800141a:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 800141e:	f000 facb 	bl	80019b8 <delay11>

		if(!USIC_ubIsRxFIFOempty(I2CRegs))
 8001422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001424:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8001428:	f003 0308 	and.w	r3, r3, #8
 800142c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001430:	2b00      	cmp	r3, #0
 8001432:	d104      	bne.n	800143e <readHumidTimerHandler+0x116>
		{
			lsb = (uint8_t)I2CRegs->OUTR;
 8001434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001436:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800143a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
			//Result = (bool)TRUE;
		}

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 800143e:	f04f 0303 	mov.w	r3, #3
 8001442:	737b      	strb	r3, [r7, #13]
		data4.Data1.Data = ubyteFF;
 8001444:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8001448:	733b      	strb	r3, [r7, #12]
		I2C001_WriteData(&I2C001_Handle1,&data4);
 800144a:	f107 030c 	add.w	r3, r7, #12
 800144e:	f644 5024 	movw	r0, #19748	; 0x4d24
 8001452:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001456:	4619      	mov	r1, r3
 8001458:	f007 f90c 	bl	8008674 <I2C001_WriteData>

		delay11(DELAY);
 800145c:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8001460:	f000 faaa 	bl	80019b8 <delay11>

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
 8001464:	f04f 0306 	mov.w	r3, #6
 8001468:	727b      	strb	r3, [r7, #9]
		data5.Data1.Data = ubyteFF;
 800146a:	f04f 03ff 	mov.w	r3, #255	; 0xff
 800146e:	723b      	strb	r3, [r7, #8]
		I2C001_WriteData(&I2C001_Handle1,&data5);
 8001470:	f107 0308 	add.w	r3, r7, #8
 8001474:	f644 5024 	movw	r0, #19748	; 0x4d24
 8001478:	f6c0 0001 	movt	r0, #2049	; 0x801
 800147c:	4619      	mov	r1, r3
 800147e:	f007 f8f9 	bl	8008674 <I2C001_WriteData>

		delay11(DELAY);
 8001482:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8001486:	f000 fa97 	bl	80019b8 <delay11>



		int d = USIC_GetRxFIFOFillingLevel(I2CRegs);
 800148a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800148c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8001490:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001494:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8001498:	627b      	str	r3, [r7, #36]	; 0x24
		// Read receive buffer, put the data in DataReceive1


		if(!USIC_ubIsRxFIFOempty(I2CRegs))
 800149a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800149c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80014a0:	f003 0308 	and.w	r3, r3, #8
 80014a4:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d104      	bne.n	80014b6 <readHumidTimerHandler+0x18e>
		{
			checksum = (uint8_t)I2CRegs->OUTR;
 80014ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014ae:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80014b2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
			//Result = (bool)TRUE;
		}


		unsigned int rawHumid = ((unsigned int) msb << 8) | (unsigned int) lsb;
 80014b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80014ba:	ea4f 2203 	mov.w	r2, r3, lsl #8
 80014be:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80014c2:	4313      	orrs	r3, r2
 80014c4:	623b      	str	r3, [r7, #32]

		if(check_crc(rawHumid, checksum) != 0)
 80014c6:	6a3b      	ldr	r3, [r7, #32]
 80014c8:	b29a      	uxth	r2, r3
 80014ca:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80014ce:	4610      	mov	r0, r2
 80014d0:	4619      	mov	r1, r3
 80014d2:	f000 fa87 	bl	80019e4 <check_crc>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d006      	beq.n	80014ea <readHumidTimerHandler+0x1c2>
		{
			wrong_checksum = 1;
 80014dc:	f640 132c 	movw	r3, #2348	; 0x92c
 80014e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014e4:	f04f 0201 	mov.w	r2, #1
 80014e8:	601a      	str	r2, [r3, #0]
		}

		rawHumid &= 0xFFFC; //Zero out the status bits but keep them in place
 80014ea:	6a3a      	ldr	r2, [r7, #32]
 80014ec:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 80014f0:	4013      	ands	r3, r2
 80014f2:	623b      	str	r3, [r7, #32]

		//Given the raw temperature data, calculate the actual temperature
		float tempRH = rawHumid / (float)65536; //2^16 = 65536
 80014f4:	edd7 7a08 	vldr	s15, [r7, #32]
 80014f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80014fc:	eddf 7a10 	vldr	s15, [pc, #64]	; 8001540 <readHumidTimerHandler+0x218>
 8001500:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001504:	edc7 7a07 	vstr	s15, [r7, #28]
		rh = -6 + (125 * tempRH); //From page 14
 8001508:	ed97 7a07 	vldr	s14, [r7, #28]
 800150c:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8001544 <readHumidTimerHandler+0x21c>
 8001510:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001514:	eef1 7a08 	vmov.f32	s15, #24
 8001518:	ee77 7a67 	vsub.f32	s15, s14, s15
 800151c:	f640 1340 	movw	r3, #2368	; 0x940
 8001520:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001524:	edc3 7a00 	vstr	s15, [r3]

		readHumid = 1;
 8001528:	f640 1330 	movw	r3, #2352	; 0x930
 800152c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001530:	f04f 0201 	mov.w	r2, #1
 8001534:	601a      	str	r2, [r3, #0]
	}
}
 8001536:	f107 0730 	add.w	r7, r7, #48	; 0x30
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	47800000 	.word	0x47800000
 8001544:	42fa0000 	.word	0x42fa0000

08001548 <readTemperature>:

float readTemperature(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
	if(canT){
 800154e:	f240 0314 	movw	r3, #20
 8001552:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2b00      	cmp	r3, #0
 800155a:	f000 80fa 	beq.w	8001752 <readTemperature+0x20a>
		canT = 0;
 800155e:	f240 0314 	movw	r3, #20
 8001562:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001566:	f04f 0200 	mov.w	r2, #0
 800156a:	601a      	str	r2, [r3, #0]

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 800156c:	f04f 0304 	mov.w	r3, #4
 8001570:	717b      	strb	r3, [r7, #5]
		data1.Data1.Data = ((HTDU21D_ADDRESS << 1) | I2C_WRITE);
 8001572:	f04f 0380 	mov.w	r3, #128	; 0x80
 8001576:	713b      	strb	r3, [r7, #4]
		I2C001_WriteData(&I2C001_Handle1,&data1);
 8001578:	f107 0304 	add.w	r3, r7, #4
 800157c:	f644 5024 	movw	r0, #19748	; 0x4d24
 8001580:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001584:	4619      	mov	r1, r3
 8001586:	f007 f875 	bl	8008674 <I2C001_WriteData>

		delay11(DELAY);
 800158a:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 800158e:	f000 fa13 	bl	80019b8 <delay11>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8001592:	f04f 0300 	mov.w	r3, #0
 8001596:	707b      	strb	r3, [r7, #1]
		data2.Data1.Data = TRIGGER_TEMP_MEASURE_NOHOLD;
 8001598:	f04f 03f3 	mov.w	r3, #243	; 0xf3
 800159c:	703b      	strb	r3, [r7, #0]
		I2C001_WriteData(&I2C001_Handle1,&data2);
 800159e:	463b      	mov	r3, r7
 80015a0:	f644 5024 	movw	r0, #19748	; 0x4d24
 80015a4:	f6c0 0001 	movt	r0, #2049	; 0x801
 80015a8:	4619      	mov	r1, r3
 80015aa:	f007 f863 	bl	8008674 <I2C001_WriteData>

		delay11(DELAY);
 80015ae:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 80015b2:	f000 fa01 	bl	80019b8 <delay11>

		if(timerTmpOn == 0)
 80015b6:	f640 133c 	movw	r3, #2364	; 0x93c
 80015ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d122      	bne.n	800160a <readTemperature+0xc2>
		{
			TimerRdTmp = SYSTM001_CreateTimer(55, SYSTM001_PERIODIC, readTmpTimerHandler, NULL);
 80015c4:	f04f 0037 	mov.w	r0, #55	; 0x37
 80015c8:	f04f 0101 	mov.w	r1, #1
 80015cc:	f241 7269 	movw	r2, #5993	; 0x1769
 80015d0:	f6c0 0200 	movt	r2, #2048	; 0x800
 80015d4:	f04f 0300 	mov.w	r3, #0
 80015d8:	f006 f834 	bl	8007644 <SYSTM001_CreateTimer>
 80015dc:	4602      	mov	r2, r0
 80015de:	f640 53f0 	movw	r3, #3568	; 0xdf0
 80015e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015e6:	601a      	str	r2, [r3, #0]
			SYSTM001_StartTimer(TimerRdTmp);
 80015e8:	f640 53f0 	movw	r3, #3568	; 0xdf0
 80015ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4618      	mov	r0, r3
 80015f4:	f006 f8f6 	bl	80077e4 <SYSTM001_StartTimer>
			timerTmpOn = 1;
 80015f8:	f640 133c 	movw	r3, #2364	; 0x93c
 80015fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001600:	f04f 0201 	mov.w	r2, #1
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	e000      	b.n	800160a <readTemperature+0xc2>
				TimerRdTmp = 0;
				timerTmpOn = 0;
				canT = 1;
				break;
			}
		}
 8001608:	bf00      	nop
			timerTmpOn = 1;
		}

		while(TRUE)
		{
			if(errorCounterTmp > 3)
 800160a:	f640 1328 	movw	r3, #2344	; 0x928
 800160e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	2b03      	cmp	r3, #3
 8001616:	dd30      	ble.n	800167a <readTemperature+0x132>
			{
				errorCounterTmp = 0;
 8001618:	f640 1328 	movw	r3, #2344	; 0x928
 800161c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001620:	f04f 0200 	mov.w	r2, #0
 8001624:	601a      	str	r2, [r3, #0]
				SYSTM001_StopTimer(TimerRdTmp);
 8001626:	f640 53f0 	movw	r3, #3568	; 0xdf0
 800162a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4618      	mov	r0, r3
 8001632:	f006 f931 	bl	8007898 <SYSTM001_StopTimer>
				SYSTM001_DeleteTimer(TimerRdTmp);
 8001636:	f640 53f0 	movw	r3, #3568	; 0xdf0
 800163a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4618      	mov	r0, r3
 8001642:	f006 f971 	bl	8007928 <SYSTM001_DeleteTimer>
				TimerRdTmp = 0;
 8001646:	f640 53f0 	movw	r3, #3568	; 0xdf0
 800164a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800164e:	f04f 0200 	mov.w	r2, #0
 8001652:	601a      	str	r2, [r3, #0]
				timerTmpOn = 0;
 8001654:	f640 133c 	movw	r3, #2364	; 0x93c
 8001658:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800165c:	f04f 0200 	mov.w	r2, #0
 8001660:	601a      	str	r2, [r3, #0]
				canT = 1;
 8001662:	f240 0314 	movw	r3, #20
 8001666:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800166a:	f04f 0201 	mov.w	r2, #1
 800166e:	601a      	str	r2, [r3, #0]
				return 998;
 8001670:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001674:	f2c4 4379 	movt	r3, #17529	; 0x4479
 8001678:	e070      	b.n	800175c <readTemperature+0x214>
			}
			else if(1 == wrong_checksum)
 800167a:	f640 132c 	movw	r3, #2348	; 0x92c
 800167e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2b01      	cmp	r3, #1
 8001686:	d130      	bne.n	80016ea <readTemperature+0x1a2>
			{
				wrong_checksum = 0;
 8001688:	f640 132c 	movw	r3, #2348	; 0x92c
 800168c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001690:	f04f 0200 	mov.w	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
				SYSTM001_StopTimer(TimerRdTmp);
 8001696:	f640 53f0 	movw	r3, #3568	; 0xdf0
 800169a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f006 f8f9 	bl	8007898 <SYSTM001_StopTimer>
				SYSTM001_DeleteTimer(TimerRdTmp);
 80016a6:	f640 53f0 	movw	r3, #3568	; 0xdf0
 80016aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4618      	mov	r0, r3
 80016b2:	f006 f939 	bl	8007928 <SYSTM001_DeleteTimer>
				TimerRdTmp = 0;
 80016b6:	f640 53f0 	movw	r3, #3568	; 0xdf0
 80016ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016be:	f04f 0200 	mov.w	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]
				timerTmpOn = 0;
 80016c4:	f640 133c 	movw	r3, #2364	; 0x93c
 80016c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016cc:	f04f 0200 	mov.w	r2, #0
 80016d0:	601a      	str	r2, [r3, #0]
				canT = 1;
 80016d2:	f240 0314 	movw	r3, #20
 80016d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016da:	f04f 0201 	mov.w	r2, #1
 80016de:	601a      	str	r2, [r3, #0]
				return 999;
 80016e0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80016e4:	f2c4 4379 	movt	r3, #17529	; 0x4479
 80016e8:	e038      	b.n	800175c <readTemperature+0x214>
			}
			else if(1 == readTmp)
 80016ea:	f640 1334 	movw	r3, #2356	; 0x934
 80016ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	d187      	bne.n	8001608 <readTemperature+0xc0>
			{
				readTmp = 0;
 80016f8:	f640 1334 	movw	r3, #2356	; 0x934
 80016fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001700:	f04f 0200 	mov.w	r2, #0
 8001704:	601a      	str	r2, [r3, #0]
				SYSTM001_StopTimer(TimerRdTmp);
 8001706:	f640 53f0 	movw	r3, #3568	; 0xdf0
 800170a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4618      	mov	r0, r3
 8001712:	f006 f8c1 	bl	8007898 <SYSTM001_StopTimer>
				SYSTM001_DeleteTimer(TimerRdTmp);
 8001716:	f640 53f0 	movw	r3, #3568	; 0xdf0
 800171a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4618      	mov	r0, r3
 8001722:	f006 f901 	bl	8007928 <SYSTM001_DeleteTimer>
				TimerRdTmp = 0;
 8001726:	f640 53f0 	movw	r3, #3568	; 0xdf0
 800172a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800172e:	f04f 0200 	mov.w	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
				timerTmpOn = 0;
 8001734:	f640 133c 	movw	r3, #2364	; 0x93c
 8001738:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800173c:	f04f 0200 	mov.w	r2, #0
 8001740:	601a      	str	r2, [r3, #0]
				canT = 1;
 8001742:	f240 0314 	movw	r3, #20
 8001746:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800174a:	f04f 0201 	mov.w	r2, #1
 800174e:	601a      	str	r2, [r3, #0]
				break;
 8001750:	bf00      	nop
			}
		}
	}
	return realTemperature;
 8001752:	f640 1344 	movw	r3, #2372	; 0x944
 8001756:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800175a:	681b      	ldr	r3, [r3, #0]
}
 800175c:	4618      	mov	r0, r3
 800175e:	f107 0708 	add.w	r7, r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop

08001768 <readTmpTimerHandler>:

void readTmpTimerHandler(void *T)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b08c      	sub	sp, #48	; 0x30
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
	I2C001_DataType data1;
	data1.Data1.TDF_Type = I2C_TDF_MRStart;
 8001770:	f04f 0305 	mov.w	r3, #5
 8001774:	767b      	strb	r3, [r7, #25]
	data1.Data1.Data = ((HTDU21D_ADDRESS << 1) | I2C_READ);
 8001776:	f04f 0381 	mov.w	r3, #129	; 0x81
 800177a:	763b      	strb	r3, [r7, #24]
	I2C001_WriteData(&I2C001_Handle1,&data1);
 800177c:	f107 0318 	add.w	r3, r7, #24
 8001780:	f644 5024 	movw	r0, #19748	; 0x4d24
 8001784:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001788:	4619      	mov	r1, r3
 800178a:	f006 ff73 	bl	8008674 <I2C001_WriteData>

	delay11(DELAY);
 800178e:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8001792:	f000 f911 	bl	80019b8 <delay11>

	if(I2C001_GetFlagStatus(&I2C001_Handle1,I2C001_FLAG_NACK_RECEIVED) == I2C001_SET)
 8001796:	f644 5024 	movw	r0, #19748	; 0x4d24
 800179a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800179e:	f04f 0106 	mov.w	r1, #6
 80017a2:	f006 ff9d 	bl	80086e0 <I2C001_GetFlagStatus>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b03      	cmp	r3, #3
 80017aa:	d114      	bne.n	80017d6 <readTmpTimerHandler+0x6e>
	{
		I2C001_ClearFlag(&I2C001_Handle1,I2C001_FLAG_NACK_RECEIVED);
 80017ac:	f644 5024 	movw	r0, #19748	; 0x4d24
 80017b0:	f6c0 0001 	movt	r0, #2049	; 0x801
 80017b4:	f04f 0106 	mov.w	r1, #6
 80017b8:	f006 fff6 	bl	80087a8 <I2C001_ClearFlag>
		errorCounterTmp++;
 80017bc:	f640 1328 	movw	r3, #2344	; 0x928
 80017c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f103 0201 	add.w	r2, r3, #1
 80017ca:	f640 1328 	movw	r3, #2344	; 0x928
 80017ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	e0e0      	b.n	8001998 <readTmpTimerHandler+0x230>
	}
	else
	{
		uint8_t msb = 0x00;
 80017d6:	f04f 0300 	mov.w	r3, #0
 80017da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		uint8_t lsb = 0x00;
 80017de:	f04f 0300 	mov.w	r3, #0
 80017e2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		uint8_t checksum = 0x00;
 80017e6:	f04f 0300 	mov.w	r3, #0
 80017ea:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

		USIC_CH_TypeDef* I2CRegs = I2C001_Handle1.I2CRegs;
 80017ee:	f644 5324 	movw	r3, #19748	; 0x4d24
 80017f2:	f6c0 0301 	movt	r3, #2049	; 0x801
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	62bb      	str	r3, [r7, #40]	; 0x28

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MRxAck0;
 80017fa:	f04f 0302 	mov.w	r3, #2
 80017fe:	757b      	strb	r3, [r7, #21]
		data2.Data1.Data = ubyteFF;
 8001800:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8001804:	753b      	strb	r3, [r7, #20]
		I2C001_WriteData(&I2C001_Handle1,&data2);
 8001806:	f107 0314 	add.w	r3, r7, #20
 800180a:	f644 5024 	movw	r0, #19748	; 0x4d24
 800180e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001812:	4619      	mov	r1, r3
 8001814:	f006 ff2e 	bl	8008674 <I2C001_WriteData>

		delay11(DELAY);
 8001818:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 800181c:	f000 f8cc 	bl	80019b8 <delay11>

		if(!USIC_ubIsRxFIFOempty(I2CRegs))
 8001820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001822:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8001826:	f003 0308 	and.w	r3, r3, #8
 800182a:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 800182e:	2b00      	cmp	r3, #0
 8001830:	d104      	bne.n	800183c <readTmpTimerHandler+0xd4>
		{
			msb = (uint8_t)I2CRegs->OUTR;
 8001832:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001834:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8001838:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			//Result = (bool)TRUE;
		}

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRxAck0;
 800183c:	f04f 0302 	mov.w	r3, #2
 8001840:	747b      	strb	r3, [r7, #17]
		data3.Data1.Data = ubyteFF;
 8001842:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8001846:	743b      	strb	r3, [r7, #16]
		I2C001_WriteData(&I2C001_Handle1,&data3);
 8001848:	f107 0310 	add.w	r3, r7, #16
 800184c:	f644 5024 	movw	r0, #19748	; 0x4d24
 8001850:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001854:	4619      	mov	r1, r3
 8001856:	f006 ff0d 	bl	8008674 <I2C001_WriteData>

		delay11(DELAY);
 800185a:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 800185e:	f000 f8ab 	bl	80019b8 <delay11>

		if(!USIC_ubIsRxFIFOempty(I2CRegs))
 8001862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001864:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8001868:	f003 0308 	and.w	r3, r3, #8
 800186c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001870:	2b00      	cmp	r3, #0
 8001872:	d104      	bne.n	800187e <readTmpTimerHandler+0x116>
		{
			lsb = (uint8_t)I2CRegs->OUTR;
 8001874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001876:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800187a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
			//Result = (bool)TRUE;
		}

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 800187e:	f04f 0303 	mov.w	r3, #3
 8001882:	737b      	strb	r3, [r7, #13]
		data4.Data1.Data = ubyteFF;
 8001884:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8001888:	733b      	strb	r3, [r7, #12]
		I2C001_WriteData(&I2C001_Handle1,&data4);
 800188a:	f107 030c 	add.w	r3, r7, #12
 800188e:	f644 5024 	movw	r0, #19748	; 0x4d24
 8001892:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001896:	4619      	mov	r1, r3
 8001898:	f006 feec 	bl	8008674 <I2C001_WriteData>

		delay11(DELAY);
 800189c:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 80018a0:	f000 f88a 	bl	80019b8 <delay11>

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
 80018a4:	f04f 0306 	mov.w	r3, #6
 80018a8:	727b      	strb	r3, [r7, #9]
		data5.Data1.Data = ubyteFF;
 80018aa:	f04f 03ff 	mov.w	r3, #255	; 0xff
 80018ae:	723b      	strb	r3, [r7, #8]
		I2C001_WriteData(&I2C001_Handle1,&data5);
 80018b0:	f107 0308 	add.w	r3, r7, #8
 80018b4:	f644 5024 	movw	r0, #19748	; 0x4d24
 80018b8:	f6c0 0001 	movt	r0, #2049	; 0x801
 80018bc:	4619      	mov	r1, r3
 80018be:	f006 fed9 	bl	8008674 <I2C001_WriteData>

		delay11(DELAY);
 80018c2:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 80018c6:	f000 f877 	bl	80019b8 <delay11>



		int d = USIC_GetRxFIFOFillingLevel(I2CRegs);
 80018ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018cc:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80018d0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80018d4:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80018d8:	627b      	str	r3, [r7, #36]	; 0x24
		// Read receive buffer, put the data in DataReceive1


		if(!USIC_ubIsRxFIFOempty(I2CRegs))
 80018da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018dc:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80018e0:	f003 0308 	and.w	r3, r3, #8
 80018e4:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d104      	bne.n	80018f6 <readTmpTimerHandler+0x18e>
		{
			checksum = (uint8_t)I2CRegs->OUTR;
 80018ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018ee:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80018f2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
			//Result = (bool)TRUE;
		}


		unsigned int rawTmp = ((unsigned int) msb << 8) | (unsigned int) lsb;
 80018f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80018fa:	ea4f 2203 	mov.w	r2, r3, lsl #8
 80018fe:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001902:	4313      	orrs	r3, r2
 8001904:	623b      	str	r3, [r7, #32]

		if(check_crc(rawTmp, checksum) != 0)
 8001906:	6a3b      	ldr	r3, [r7, #32]
 8001908:	b29a      	uxth	r2, r3
 800190a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800190e:	4610      	mov	r0, r2
 8001910:	4619      	mov	r1, r3
 8001912:	f000 f867 	bl	80019e4 <check_crc>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d006      	beq.n	800192a <readTmpTimerHandler+0x1c2>
		{
			wrong_checksum = 1;
 800191c:	f640 132c 	movw	r3, #2348	; 0x92c
 8001920:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001924:	f04f 0201 	mov.w	r2, #1
 8001928:	601a      	str	r2, [r3, #0]
		}

		rawTmp &= 0xFFFC; //Zero out the status bits but keep them in place
 800192a:	6a3a      	ldr	r2, [r7, #32]
 800192c:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8001930:	4013      	ands	r3, r2
 8001932:	623b      	str	r3, [r7, #32]

		//Given the raw temperature data, calculate the actual temperature
		float temp = rawTmp / (float)65536; //2^16 = 65536
 8001934:	edd7 7a08 	vldr	s15, [r7, #32]
 8001938:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800193c:	eddf 7a1c 	vldr	s15, [pc, #112]	; 80019b0 <readTmpTimerHandler+0x248>
 8001940:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001944:	edc7 7a07 	vstr	s15, [r7, #28]
		realTemperature = (float)(-46.85 + (175.72 * temp)); //From page 14
 8001948:	69f8      	ldr	r0, [r7, #28]
 800194a:	f007 fd3b 	bl	80093c4 <__aeabi_f2d>
 800194e:	4602      	mov	r2, r0
 8001950:	460b      	mov	r3, r1
 8001952:	4610      	mov	r0, r2
 8001954:	4619      	mov	r1, r3
 8001956:	a312      	add	r3, pc, #72	; (adr r3, 80019a0 <readTmpTimerHandler+0x238>)
 8001958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195c:	f007 fd86 	bl	800946c <__aeabi_dmul>
 8001960:	4602      	mov	r2, r0
 8001962:	460b      	mov	r3, r1
 8001964:	4610      	mov	r0, r2
 8001966:	4619      	mov	r1, r3
 8001968:	a30f      	add	r3, pc, #60	; (adr r3, 80019a8 <readTmpTimerHandler+0x240>)
 800196a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800196e:	f007 fbc9 	bl	8009104 <__aeabi_dsub>
 8001972:	4602      	mov	r2, r0
 8001974:	460b      	mov	r3, r1
 8001976:	4610      	mov	r0, r2
 8001978:	4619      	mov	r1, r3
 800197a:	f007 ffb1 	bl	80098e0 <__aeabi_d2f>
 800197e:	4602      	mov	r2, r0
 8001980:	f640 1344 	movw	r3, #2372	; 0x944
 8001984:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001988:	601a      	str	r2, [r3, #0]

		readTmp = 1;
 800198a:	f640 1334 	movw	r3, #2356	; 0x934
 800198e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001992:	f04f 0201 	mov.w	r2, #1
 8001996:	601a      	str	r2, [r3, #0]
	}
}
 8001998:	f107 0730 	add.w	r7, r7, #48	; 0x30
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	3d70a3d7 	.word	0x3d70a3d7
 80019a4:	4065f70a 	.word	0x4065f70a
 80019a8:	cccccccd 	.word	0xcccccccd
 80019ac:	40476ccc 	.word	0x40476ccc
 80019b0:	47800000 	.word	0x47800000
 80019b4:	f3af 8000 	nop.w

080019b8 <delay11>:
	USIC_FlushTxFIFO(I2CRegs);
}*/


void delay11(int delay)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b085      	sub	sp, #20
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < delay; i++)
 80019c0:	f04f 0300 	mov.w	r3, #0
 80019c4:	60fb      	str	r3, [r7, #12]
 80019c6:	e003      	b.n	80019d0 <delay11+0x18>
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	f103 0301 	add.w	r3, r3, #1
 80019ce:	60fb      	str	r3, [r7, #12]
 80019d0:	68fa      	ldr	r2, [r7, #12]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	429a      	cmp	r2, r3
 80019d6:	dbf7      	blt.n	80019c8 <delay11+0x10>
	{
		;
	}
}
 80019d8:	f107 0714 	add.w	r7, r7, #20
 80019dc:	46bd      	mov	sp, r7
 80019de:	bc80      	pop	{r7}
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop

080019e4 <check_crc>:


uint8_t check_crc(uint16_t message_from_sensor, uint8_t check_value_from_sensor)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b087      	sub	sp, #28
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	4602      	mov	r2, r0
 80019ec:	460b      	mov	r3, r1
 80019ee:	80fa      	strh	r2, [r7, #6]
 80019f0:	717b      	strb	r3, [r7, #5]
	  uint32_t remainder = (uint32_t)message_from_sensor << 8; //Pad with 8 bits because we have to add in the check value
 80019f2:	88fb      	ldrh	r3, [r7, #6]
 80019f4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80019f8:	617b      	str	r3, [r7, #20]
	  remainder |= check_value_from_sensor; //Add on the check value
 80019fa:	797b      	ldrb	r3, [r7, #5]
 80019fc:	697a      	ldr	r2, [r7, #20]
 80019fe:	4313      	orrs	r3, r2
 8001a00:	617b      	str	r3, [r7, #20]

	  uint32_t divsor = (uint32_t)SHIFTED_DIVISOR;
 8001a02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a06:	f2c0 0398 	movt	r3, #152	; 0x98
 8001a0a:	613b      	str	r3, [r7, #16]

	  for (int i = 0 ; i < 16 ; i++) //Operate on only 16 positions of max 24. The remaining 8 are our remainder and should be zero when we're done.
 8001a0c:	f04f 0300 	mov.w	r3, #0
 8001a10:	60fb      	str	r3, [r7, #12]
 8001a12:	e015      	b.n	8001a40 <check_crc+0x5c>
	    //Serial.println(remainder, BIN);
	    //Serial.print("divsor:    ");
	    //Serial.println(divsor, BIN);
	    //Serial.println();

	    if( remainder & (uint32_t)1<<(23 - i) ) //Check if there is a one in the left position
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	f1c3 0317 	rsb	r3, r3, #23
 8001a1a:	697a      	ldr	r2, [r7, #20]
 8001a1c:	fa22 f303 	lsr.w	r3, r2, r3
 8001a20:	f003 0301 	and.w	r3, r3, #1
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d003      	beq.n	8001a30 <check_crc+0x4c>
	      remainder ^= divsor;
 8001a28:	697a      	ldr	r2, [r7, #20]
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	4053      	eors	r3, r2
 8001a2e:	617b      	str	r3, [r7, #20]

	    divsor >>= 1; //Rotate the divsor max 16 times so that we have 8 bits left of a remainder
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8001a36:	613b      	str	r3, [r7, #16]
	  uint32_t remainder = (uint32_t)message_from_sensor << 8; //Pad with 8 bits because we have to add in the check value
	  remainder |= check_value_from_sensor; //Add on the check value

	  uint32_t divsor = (uint32_t)SHIFTED_DIVISOR;

	  for (int i = 0 ; i < 16 ; i++) //Operate on only 16 positions of max 24. The remaining 8 are our remainder and should be zero when we're done.
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	f103 0301 	add.w	r3, r3, #1
 8001a3e:	60fb      	str	r3, [r7, #12]
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	2b0f      	cmp	r3, #15
 8001a44:	dde6      	ble.n	8001a14 <check_crc+0x30>
	      remainder ^= divsor;

	    divsor >>= 1; //Rotate the divsor max 16 times so that we have 8 bits left of a remainder
	  }

	  return (uint8_t)remainder;
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	b2db      	uxtb	r3, r3
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f107 071c 	add.w	r7, r7, #28
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bc80      	pop	{r7}
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop

08001a58 <getAccelXf>:


extern char copied = 0;

float getAccelXf(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
	return accelXf;
 8001a5c:	f640 1364 	movw	r3, #2404	; 0x964
 8001a60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a64:	681b      	ldr	r3, [r3, #0]
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bc80      	pop	{r7}
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop

08001a70 <getAccelX>:

int16_t getAccelX(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
	return accelX;
 8001a74:	f640 135c 	movw	r3, #2396	; 0x95c
 8001a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a7c:	881b      	ldrh	r3, [r3, #0]
 8001a7e:	b21b      	sxth	r3, r3
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bc80      	pop	{r7}
 8001a86:	4770      	bx	lr

08001a88 <getAccelYf>:

float getAccelYf(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
	return accelYf;
 8001a8c:	f640 1368 	movw	r3, #2408	; 0x968
 8001a90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a94:	681b      	ldr	r3, [r3, #0]
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bc80      	pop	{r7}
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop

08001aa0 <getAccelY>:

int16_t getAccelY(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
	return accelY;
 8001aa4:	f640 135e 	movw	r3, #2398	; 0x95e
 8001aa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001aac:	881b      	ldrh	r3, [r3, #0]
 8001aae:	b21b      	sxth	r3, r3
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bc80      	pop	{r7}
 8001ab6:	4770      	bx	lr

08001ab8 <getAccelZf>:

float getAccelZf(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
	return accelZf;
 8001abc:	f640 136c 	movw	r3, #2412	; 0x96c
 8001ac0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ac4:	681b      	ldr	r3, [r3, #0]
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bc80      	pop	{r7}
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop

08001ad0 <getAccelZ>:

int16_t getAccelZ(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
	return accelZ;
 8001ad4:	f640 1360 	movw	r3, #2400	; 0x960
 8001ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001adc:	881b      	ldrh	r3, [r3, #0]
 8001ade:	b21b      	sxth	r3, r3
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bc80      	pop	{r7}
 8001ae6:	4770      	bx	lr

08001ae8 <getGyroXf>:

float getGyroXf(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
	return gyroXf;
 8001aec:	f640 1378 	movw	r3, #2424	; 0x978
 8001af0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001af4:	681b      	ldr	r3, [r3, #0]
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bc80      	pop	{r7}
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop

08001b00 <getGyroX>:

int16_t getGyroX(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
	return gyroX;
 8001b04:	f640 1370 	movw	r3, #2416	; 0x970
 8001b08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b0c:	881b      	ldrh	r3, [r3, #0]
 8001b0e:	b21b      	sxth	r3, r3
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bc80      	pop	{r7}
 8001b16:	4770      	bx	lr

08001b18 <getGyroYf>:

float getGyroYf(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
	return gyroYf;
 8001b1c:	f640 137c 	movw	r3, #2428	; 0x97c
 8001b20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b24:	681b      	ldr	r3, [r3, #0]
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bc80      	pop	{r7}
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop

08001b30 <getGyroY>:

int16_t getGyroY(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
	return gyroY;
 8001b34:	f640 1372 	movw	r3, #2418	; 0x972
 8001b38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b3c:	881b      	ldrh	r3, [r3, #0]
 8001b3e:	b21b      	sxth	r3, r3
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bc80      	pop	{r7}
 8001b46:	4770      	bx	lr

08001b48 <getGyroZf>:

float getGyroZf(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
	return gyroZf;
 8001b4c:	f640 1380 	movw	r3, #2432	; 0x980
 8001b50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b54:	681b      	ldr	r3, [r3, #0]
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bc80      	pop	{r7}
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop

08001b60 <getGyroZ>:

int16_t getGyroZ(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
	return gyroZ;
 8001b64:	f640 1374 	movw	r3, #2420	; 0x974
 8001b68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b6c:	881b      	ldrh	r3, [r3, #0]
 8001b6e:	b21b      	sxth	r3, r3
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bc80      	pop	{r7}
 8001b76:	4770      	bx	lr

08001b78 <getMagnetXf>:

float getMagnetXf(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
	return magnetXf;
 8001b7c:	f640 138c 	movw	r3, #2444	; 0x98c
 8001b80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b84:	681b      	ldr	r3, [r3, #0]
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bc80      	pop	{r7}
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop

08001b90 <getMagnetX>:

int16_t getMagnetX(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
	return magnetX;
 8001b94:	f640 1384 	movw	r3, #2436	; 0x984
 8001b98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b9c:	881b      	ldrh	r3, [r3, #0]
 8001b9e:	b21b      	sxth	r3, r3
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bc80      	pop	{r7}
 8001ba6:	4770      	bx	lr

08001ba8 <getMagnetYf>:

float getMagnetYf(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
	return magnetYf;
 8001bac:	f640 1390 	movw	r3, #2448	; 0x990
 8001bb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bb4:	681b      	ldr	r3, [r3, #0]
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bc80      	pop	{r7}
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop

08001bc0 <getMagnetY>:

int16_t getMagnetY(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
	return magnetY;
 8001bc4:	f640 1386 	movw	r3, #2438	; 0x986
 8001bc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bcc:	881b      	ldrh	r3, [r3, #0]
 8001bce:	b21b      	sxth	r3, r3
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bc80      	pop	{r7}
 8001bd6:	4770      	bx	lr

08001bd8 <getMagnetZf>:

float getMagnetZf(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
	return magnetZf;
 8001bdc:	f640 1394 	movw	r3, #2452	; 0x994
 8001be0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001be4:	681b      	ldr	r3, [r3, #0]
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bc80      	pop	{r7}
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop

08001bf0 <getMagnetZ>:

int16_t getMagnetZ(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
	return magnetZ;
 8001bf4:	f640 1388 	movw	r3, #2440	; 0x988
 8001bf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bfc:	881b      	ldrh	r3, [r3, #0]
 8001bfe:	b21b      	sxth	r3, r3
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bc80      	pop	{r7}
 8001c06:	4770      	bx	lr

08001c08 <startMeasurements>:

void startMeasurements(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
	TimerIdReadMeasurements=SYSTM001_CreateTimer(35,SYSTM001_PERIODIC,timerHandlerReceiveOneMeasurementEachSensor,&adrAndData);
 8001c0c:	f04f 0023 	mov.w	r0, #35	; 0x23
 8001c10:	f04f 0101 	mov.w	r1, #1
 8001c14:	f244 72d1 	movw	r2, #18385	; 0x47d1
 8001c18:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001c1c:	f241 33e8 	movw	r3, #5096	; 0x13e8
 8001c20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c24:	f005 fd0e 	bl	8007644 <SYSTM001_CreateTimer>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	f640 1348 	movw	r3, #2376	; 0x948
 8001c2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c32:	601a      	str	r2, [r3, #0]
	SYSTM001_StartTimer(TimerIdReadMeasurements);
 8001c34:	f640 1348 	movw	r3, #2376	; 0x948
 8001c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f005 fdd0 	bl	80077e4 <SYSTM001_StartTimer>
}
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop

08001c48 <readAndSendMeasurements>:



void readAndSendMeasurements(void (*sendFunction)(char *str, int len))
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
	if(!readingAllowed && (counter < 1))
 8001c50:	f240 031c 	movw	r3, #28
 8001c54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	f040 8320 	bne.w	80022a2 <readAndSendMeasurements+0x65a>
 8001c62:	f640 1358 	movw	r3, #2392	; 0x958
 8001c66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	f300 8318 	bgt.w	80022a2 <readAndSendMeasurements+0x65a>
	{

		accelX = (adrAndData.dane[1] << 8) | adrAndData.dane[0]; // Store x-axis values into gx
 8001c72:	f241 33e8 	movw	r3, #5096	; 0x13e8
 8001c76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c7a:	785b      	ldrb	r3, [r3, #1]
 8001c7c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001c80:	b29a      	uxth	r2, r3
 8001c82:	f241 33e8 	movw	r3, #5096	; 0x13e8
 8001c86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	b29a      	uxth	r2, r3
 8001c90:	f640 135c 	movw	r3, #2396	; 0x95c
 8001c94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c98:	801a      	strh	r2, [r3, #0]

		accelY = (adrAndData.dane[3] << 8) | adrAndData.dane[2]; // Store y-axis values into gy
 8001c9a:	f241 33e8 	movw	r3, #5096	; 0x13e8
 8001c9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ca2:	78db      	ldrb	r3, [r3, #3]
 8001ca4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001ca8:	b29a      	uxth	r2, r3
 8001caa:	f241 33e8 	movw	r3, #5096	; 0x13e8
 8001cae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cb2:	789b      	ldrb	r3, [r3, #2]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	b29a      	uxth	r2, r3
 8001cb8:	f640 135e 	movw	r3, #2398	; 0x95e
 8001cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cc0:	801a      	strh	r2, [r3, #0]

		accelZ = (adrAndData.dane[5] << 8) | adrAndData.dane[4]; // Store z-axis values into gz
 8001cc2:	f241 33e8 	movw	r3, #5096	; 0x13e8
 8001cc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cca:	795b      	ldrb	r3, [r3, #5]
 8001ccc:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001cd0:	b29a      	uxth	r2, r3
 8001cd2:	f241 33e8 	movw	r3, #5096	; 0x13e8
 8001cd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cda:	791b      	ldrb	r3, [r3, #4]
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	b29a      	uxth	r2, r3
 8001ce0:	f640 1360 	movw	r3, #2400	; 0x960
 8001ce4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ce8:	801a      	strh	r2, [r3, #0]

		if (_autoCalc) //kalibracja
 8001cea:	f640 6398 	movw	r3, #3736	; 0xe98
 8001cee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d03b      	beq.n	8001d70 <readAndSendMeasurements+0x128>
		{
			accelX -= aBiasRaw[X_AXIS];
 8001cf8:	f640 135c 	movw	r3, #2396	; 0x95c
 8001cfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d00:	881b      	ldrh	r3, [r3, #0]
 8001d02:	b29a      	uxth	r2, r3
 8001d04:	f241 33dc 	movw	r3, #5084	; 0x13dc
 8001d08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d0c:	881b      	ldrh	r3, [r3, #0]
 8001d0e:	b29b      	uxth	r3, r3
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	b29b      	uxth	r3, r3
 8001d14:	b29a      	uxth	r2, r3
 8001d16:	f640 135c 	movw	r3, #2396	; 0x95c
 8001d1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d1e:	801a      	strh	r2, [r3, #0]
			accelY -= aBiasRaw[Y_AXIS];
 8001d20:	f640 135e 	movw	r3, #2398	; 0x95e
 8001d24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d28:	881b      	ldrh	r3, [r3, #0]
 8001d2a:	b29a      	uxth	r2, r3
 8001d2c:	f241 33dc 	movw	r3, #5084	; 0x13dc
 8001d30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d34:	885b      	ldrh	r3, [r3, #2]
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	b29b      	uxth	r3, r3
 8001d3c:	b29a      	uxth	r2, r3
 8001d3e:	f640 135e 	movw	r3, #2398	; 0x95e
 8001d42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d46:	801a      	strh	r2, [r3, #0]
			accelZ -= aBiasRaw[Z_AXIS];
 8001d48:	f640 1360 	movw	r3, #2400	; 0x960
 8001d4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d50:	881b      	ldrh	r3, [r3, #0]
 8001d52:	b29a      	uxth	r2, r3
 8001d54:	f241 33dc 	movw	r3, #5084	; 0x13dc
 8001d58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d5c:	889b      	ldrh	r3, [r3, #4]
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	b29b      	uxth	r3, r3
 8001d64:	b29a      	uxth	r2, r3
 8001d66:	f640 1360 	movw	r3, #2400	; 0x960
 8001d6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d6e:	801a      	strh	r2, [r3, #0]
		}

		accelXf = calcAccel(accelX);
 8001d70:	f640 135c 	movw	r3, #2396	; 0x95c
 8001d74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d78:	881b      	ldrh	r3, [r3, #0]
 8001d7a:	b21b      	sxth	r3, r3
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f002 f959 	bl	8004034 <calcAccel>
 8001d82:	4602      	mov	r2, r0
 8001d84:	f640 1364 	movw	r3, #2404	; 0x964
 8001d88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d8c:	601a      	str	r2, [r3, #0]
		accelYf = calcAccel(accelY);
 8001d8e:	f640 135e 	movw	r3, #2398	; 0x95e
 8001d92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d96:	881b      	ldrh	r3, [r3, #0]
 8001d98:	b21b      	sxth	r3, r3
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f002 f94a 	bl	8004034 <calcAccel>
 8001da0:	4602      	mov	r2, r0
 8001da2:	f640 1368 	movw	r3, #2408	; 0x968
 8001da6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001daa:	601a      	str	r2, [r3, #0]
		accelZf = calcAccel(accelZ);
 8001dac:	f640 1360 	movw	r3, #2400	; 0x960
 8001db0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001db4:	881b      	ldrh	r3, [r3, #0]
 8001db6:	b21b      	sxth	r3, r3
 8001db8:	4618      	mov	r0, r3
 8001dba:	f002 f93b 	bl	8004034 <calcAccel>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	f640 136c 	movw	r3, #2412	; 0x96c
 8001dc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dc8:	601a      	str	r2, [r3, #0]

		accelX = calcAccel(accelX);
 8001dca:	f640 135c 	movw	r3, #2396	; 0x95c
 8001dce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dd2:	881b      	ldrh	r3, [r3, #0]
 8001dd4:	b21b      	sxth	r3, r3
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f002 f92c 	bl	8004034 <calcAccel>
 8001ddc:	ee07 0a90 	vmov	s15, r0
 8001de0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001de4:	ee17 3a90 	vmov	r3, s15
 8001de8:	b29a      	uxth	r2, r3
 8001dea:	f640 135c 	movw	r3, #2396	; 0x95c
 8001dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001df2:	801a      	strh	r2, [r3, #0]
		accelY = calcAccel(accelY);
 8001df4:	f640 135e 	movw	r3, #2398	; 0x95e
 8001df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dfc:	881b      	ldrh	r3, [r3, #0]
 8001dfe:	b21b      	sxth	r3, r3
 8001e00:	4618      	mov	r0, r3
 8001e02:	f002 f917 	bl	8004034 <calcAccel>
 8001e06:	ee07 0a90 	vmov	s15, r0
 8001e0a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e0e:	ee17 3a90 	vmov	r3, s15
 8001e12:	b29a      	uxth	r2, r3
 8001e14:	f640 135e 	movw	r3, #2398	; 0x95e
 8001e18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e1c:	801a      	strh	r2, [r3, #0]
		accelZ = calcAccel(accelZ);
 8001e1e:	f640 1360 	movw	r3, #2400	; 0x960
 8001e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e26:	881b      	ldrh	r3, [r3, #0]
 8001e28:	b21b      	sxth	r3, r3
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f002 f902 	bl	8004034 <calcAccel>
 8001e30:	ee07 0a90 	vmov	s15, r0
 8001e34:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e38:	ee17 3a90 	vmov	r3, s15
 8001e3c:	b29a      	uxth	r2, r3
 8001e3e:	f640 1360 	movw	r3, #2400	; 0x960
 8001e42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e46:	801a      	strh	r2, [r3, #0]


		pomiaryAccel[counter].ax = accelX;
 8001e48:	f640 1358 	movw	r3, #2392	; 0x958
 8001e4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e50:	6819      	ldr	r1, [r3, #0]
 8001e52:	f640 135c 	movw	r3, #2396	; 0x95c
 8001e56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e5a:	8818      	ldrh	r0, [r3, #0]
 8001e5c:	f640 722c 	movw	r2, #3884	; 0xf2c
 8001e60:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001e64:	460b      	mov	r3, r1
 8001e66:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001e6a:	185b      	adds	r3, r3, r1
 8001e6c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001e70:	18d3      	adds	r3, r2, r3
 8001e72:	4602      	mov	r2, r0
 8001e74:	801a      	strh	r2, [r3, #0]
		pomiaryAccel[counter].ay = accelY;
 8001e76:	f640 1358 	movw	r3, #2392	; 0x958
 8001e7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e7e:	6819      	ldr	r1, [r3, #0]
 8001e80:	f640 135e 	movw	r3, #2398	; 0x95e
 8001e84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e88:	8818      	ldrh	r0, [r3, #0]
 8001e8a:	f640 722c 	movw	r2, #3884	; 0xf2c
 8001e8e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001e92:	460b      	mov	r3, r1
 8001e94:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001e98:	185b      	adds	r3, r3, r1
 8001e9a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001e9e:	18d3      	adds	r3, r2, r3
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	805a      	strh	r2, [r3, #2]
		pomiaryAccel[counter].az = accelZ;
 8001ea4:	f640 1358 	movw	r3, #2392	; 0x958
 8001ea8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eac:	6819      	ldr	r1, [r3, #0]
 8001eae:	f640 1360 	movw	r3, #2400	; 0x960
 8001eb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eb6:	8818      	ldrh	r0, [r3, #0]
 8001eb8:	f640 722c 	movw	r2, #3884	; 0xf2c
 8001ebc:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001ec0:	460b      	mov	r3, r1
 8001ec2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001ec6:	185b      	adds	r3, r3, r1
 8001ec8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001ecc:	18d3      	adds	r3, r2, r3
 8001ece:	4602      	mov	r2, r0
 8001ed0:	809a      	strh	r2, [r3, #4]


		gyroX = (adrAndData.dane[7] << 8) | adrAndData.dane[6];
 8001ed2:	f241 33e8 	movw	r3, #5096	; 0x13e8
 8001ed6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eda:	79db      	ldrb	r3, [r3, #7]
 8001edc:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001ee0:	b29a      	uxth	r2, r3
 8001ee2:	f241 33e8 	movw	r3, #5096	; 0x13e8
 8001ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eea:	799b      	ldrb	r3, [r3, #6]
 8001eec:	4313      	orrs	r3, r2
 8001eee:	b29a      	uxth	r2, r3
 8001ef0:	f640 1370 	movw	r3, #2416	; 0x970
 8001ef4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ef8:	801a      	strh	r2, [r3, #0]

		gyroY = (adrAndData.dane[9] << 8) | adrAndData.dane[8];
 8001efa:	f241 33e8 	movw	r3, #5096	; 0x13e8
 8001efe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f02:	7a5b      	ldrb	r3, [r3, #9]
 8001f04:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001f08:	b29a      	uxth	r2, r3
 8001f0a:	f241 33e8 	movw	r3, #5096	; 0x13e8
 8001f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f12:	7a1b      	ldrb	r3, [r3, #8]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	b29a      	uxth	r2, r3
 8001f18:	f640 1372 	movw	r3, #2418	; 0x972
 8001f1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f20:	801a      	strh	r2, [r3, #0]

		gyroZ = (adrAndData.dane[11] << 8) | adrAndData.dane[10];
 8001f22:	f241 33e8 	movw	r3, #5096	; 0x13e8
 8001f26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f2a:	7adb      	ldrb	r3, [r3, #11]
 8001f2c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001f30:	b29a      	uxth	r2, r3
 8001f32:	f241 33e8 	movw	r3, #5096	; 0x13e8
 8001f36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f3a:	7a9b      	ldrb	r3, [r3, #10]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	b29a      	uxth	r2, r3
 8001f40:	f640 1374 	movw	r3, #2420	; 0x974
 8001f44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f48:	801a      	strh	r2, [r3, #0]


		if (_autoCalc) //kalibracja
 8001f4a:	f640 6398 	movw	r3, #3736	; 0xe98
 8001f4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d03b      	beq.n	8001fd0 <readAndSendMeasurements+0x388>
		{
			gyroX -= gBiasRaw[X_AXIS];
 8001f58:	f640 1370 	movw	r3, #2416	; 0x970
 8001f5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f60:	881b      	ldrh	r3, [r3, #0]
 8001f62:	b29a      	uxth	r2, r3
 8001f64:	f640 7324 	movw	r3, #3876	; 0xf24
 8001f68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f6c:	881b      	ldrh	r3, [r3, #0]
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	b29b      	uxth	r3, r3
 8001f74:	b29a      	uxth	r2, r3
 8001f76:	f640 1370 	movw	r3, #2416	; 0x970
 8001f7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f7e:	801a      	strh	r2, [r3, #0]
			gyroY -= gBiasRaw[Y_AXIS];
 8001f80:	f640 1372 	movw	r3, #2418	; 0x972
 8001f84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f88:	881b      	ldrh	r3, [r3, #0]
 8001f8a:	b29a      	uxth	r2, r3
 8001f8c:	f640 7324 	movw	r3, #3876	; 0xf24
 8001f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f94:	885b      	ldrh	r3, [r3, #2]
 8001f96:	b29b      	uxth	r3, r3
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	b29a      	uxth	r2, r3
 8001f9e:	f640 1372 	movw	r3, #2418	; 0x972
 8001fa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fa6:	801a      	strh	r2, [r3, #0]
			gyroZ -= gBiasRaw[Z_AXIS];
 8001fa8:	f640 1374 	movw	r3, #2420	; 0x974
 8001fac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fb0:	881b      	ldrh	r3, [r3, #0]
 8001fb2:	b29a      	uxth	r2, r3
 8001fb4:	f640 7324 	movw	r3, #3876	; 0xf24
 8001fb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fbc:	889b      	ldrh	r3, [r3, #4]
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	b29b      	uxth	r3, r3
 8001fc4:	b29a      	uxth	r2, r3
 8001fc6:	f640 1374 	movw	r3, #2420	; 0x974
 8001fca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fce:	801a      	strh	r2, [r3, #0]
		}

		gyroXf = calcGyro(gyroX);
 8001fd0:	f640 1370 	movw	r3, #2416	; 0x970
 8001fd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fd8:	881b      	ldrh	r3, [r3, #0]
 8001fda:	b21b      	sxth	r3, r3
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f002 f80d 	bl	8003ffc <calcGyro>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	f640 1378 	movw	r3, #2424	; 0x978
 8001fe8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fec:	601a      	str	r2, [r3, #0]
		gyroYf = calcGyro(gyroY);
 8001fee:	f640 1372 	movw	r3, #2418	; 0x972
 8001ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ff6:	881b      	ldrh	r3, [r3, #0]
 8001ff8:	b21b      	sxth	r3, r3
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f001 fffe 	bl	8003ffc <calcGyro>
 8002000:	4602      	mov	r2, r0
 8002002:	f640 137c 	movw	r3, #2428	; 0x97c
 8002006:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800200a:	601a      	str	r2, [r3, #0]
		gyroZf = calcGyro(gyroZ);
 800200c:	f640 1374 	movw	r3, #2420	; 0x974
 8002010:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002014:	881b      	ldrh	r3, [r3, #0]
 8002016:	b21b      	sxth	r3, r3
 8002018:	4618      	mov	r0, r3
 800201a:	f001 ffef 	bl	8003ffc <calcGyro>
 800201e:	4602      	mov	r2, r0
 8002020:	f640 1380 	movw	r3, #2432	; 0x980
 8002024:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002028:	601a      	str	r2, [r3, #0]

		gyroX = calcGyro(gyroX);
 800202a:	f640 1370 	movw	r3, #2416	; 0x970
 800202e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002032:	881b      	ldrh	r3, [r3, #0]
 8002034:	b21b      	sxth	r3, r3
 8002036:	4618      	mov	r0, r3
 8002038:	f001 ffe0 	bl	8003ffc <calcGyro>
 800203c:	ee07 0a90 	vmov	s15, r0
 8002040:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002044:	ee17 3a90 	vmov	r3, s15
 8002048:	b29a      	uxth	r2, r3
 800204a:	f640 1370 	movw	r3, #2416	; 0x970
 800204e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002052:	801a      	strh	r2, [r3, #0]
		gyroY = calcGyro(gyroY);
 8002054:	f640 1372 	movw	r3, #2418	; 0x972
 8002058:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800205c:	881b      	ldrh	r3, [r3, #0]
 800205e:	b21b      	sxth	r3, r3
 8002060:	4618      	mov	r0, r3
 8002062:	f001 ffcb 	bl	8003ffc <calcGyro>
 8002066:	ee07 0a90 	vmov	s15, r0
 800206a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800206e:	ee17 3a90 	vmov	r3, s15
 8002072:	b29a      	uxth	r2, r3
 8002074:	f640 1372 	movw	r3, #2418	; 0x972
 8002078:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800207c:	801a      	strh	r2, [r3, #0]
		gyroZ = calcGyro(gyroZ);
 800207e:	f640 1374 	movw	r3, #2420	; 0x974
 8002082:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002086:	881b      	ldrh	r3, [r3, #0]
 8002088:	b21b      	sxth	r3, r3
 800208a:	4618      	mov	r0, r3
 800208c:	f001 ffb6 	bl	8003ffc <calcGyro>
 8002090:	ee07 0a90 	vmov	s15, r0
 8002094:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002098:	ee17 3a90 	vmov	r3, s15
 800209c:	b29a      	uxth	r2, r3
 800209e:	f640 1374 	movw	r3, #2420	; 0x974
 80020a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020a6:	801a      	strh	r2, [r3, #0]

		pomiaryAccel[counter].gx = gyroX;
 80020a8:	f640 1358 	movw	r3, #2392	; 0x958
 80020ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020b0:	6819      	ldr	r1, [r3, #0]
 80020b2:	f640 1370 	movw	r3, #2416	; 0x970
 80020b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020ba:	8818      	ldrh	r0, [r3, #0]
 80020bc:	f640 722c 	movw	r2, #3884	; 0xf2c
 80020c0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80020c4:	460b      	mov	r3, r1
 80020c6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80020ca:	185b      	adds	r3, r3, r1
 80020cc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80020d0:	18d3      	adds	r3, r2, r3
 80020d2:	4602      	mov	r2, r0
 80020d4:	80da      	strh	r2, [r3, #6]
		pomiaryAccel[counter].gy = gyroY;
 80020d6:	f640 1358 	movw	r3, #2392	; 0x958
 80020da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020de:	6819      	ldr	r1, [r3, #0]
 80020e0:	f640 1372 	movw	r3, #2418	; 0x972
 80020e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020e8:	8818      	ldrh	r0, [r3, #0]
 80020ea:	f640 722c 	movw	r2, #3884	; 0xf2c
 80020ee:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80020f2:	460b      	mov	r3, r1
 80020f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80020f8:	185b      	adds	r3, r3, r1
 80020fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80020fe:	18d3      	adds	r3, r2, r3
 8002100:	f103 0308 	add.w	r3, r3, #8
 8002104:	4602      	mov	r2, r0
 8002106:	801a      	strh	r2, [r3, #0]
		pomiaryAccel[counter].gz = gyroZ;
 8002108:	f640 1358 	movw	r3, #2392	; 0x958
 800210c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002110:	6819      	ldr	r1, [r3, #0]
 8002112:	f640 1374 	movw	r3, #2420	; 0x974
 8002116:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800211a:	8818      	ldrh	r0, [r3, #0]
 800211c:	f640 722c 	movw	r2, #3884	; 0xf2c
 8002120:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002124:	460b      	mov	r3, r1
 8002126:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800212a:	185b      	adds	r3, r3, r1
 800212c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002130:	18d3      	adds	r3, r2, r3
 8002132:	f103 0308 	add.w	r3, r3, #8
 8002136:	4602      	mov	r2, r0
 8002138:	805a      	strh	r2, [r3, #2]



		magnetX = (adrAndData.dane[13] << 8) | adrAndData.dane[12];
 800213a:	f241 33e8 	movw	r3, #5096	; 0x13e8
 800213e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002142:	7b5b      	ldrb	r3, [r3, #13]
 8002144:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002148:	b29a      	uxth	r2, r3
 800214a:	f241 33e8 	movw	r3, #5096	; 0x13e8
 800214e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002152:	7b1b      	ldrb	r3, [r3, #12]
 8002154:	4313      	orrs	r3, r2
 8002156:	b29a      	uxth	r2, r3
 8002158:	f640 1384 	movw	r3, #2436	; 0x984
 800215c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002160:	801a      	strh	r2, [r3, #0]

		magnetY = (adrAndData.dane[15] << 8) | adrAndData.dane[14];
 8002162:	f241 33e8 	movw	r3, #5096	; 0x13e8
 8002166:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800216a:	7bdb      	ldrb	r3, [r3, #15]
 800216c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002170:	b29a      	uxth	r2, r3
 8002172:	f241 33e8 	movw	r3, #5096	; 0x13e8
 8002176:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800217a:	7b9b      	ldrb	r3, [r3, #14]
 800217c:	4313      	orrs	r3, r2
 800217e:	b29a      	uxth	r2, r3
 8002180:	f640 1386 	movw	r3, #2438	; 0x986
 8002184:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002188:	801a      	strh	r2, [r3, #0]

		magnetZ = (adrAndData.dane[17] << 8) | adrAndData.dane[16];
 800218a:	f241 33e8 	movw	r3, #5096	; 0x13e8
 800218e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002192:	7c5b      	ldrb	r3, [r3, #17]
 8002194:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002198:	b29a      	uxth	r2, r3
 800219a:	f241 33e8 	movw	r3, #5096	; 0x13e8
 800219e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021a2:	7c1b      	ldrb	r3, [r3, #16]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	b29a      	uxth	r2, r3
 80021a8:	f640 1388 	movw	r3, #2440	; 0x988
 80021ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021b0:	801a      	strh	r2, [r3, #0]


		magnetXf = calcMag(magnetX);
 80021b2:	f640 1384 	movw	r3, #2436	; 0x984
 80021b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021ba:	881b      	ldrh	r3, [r3, #0]
 80021bc:	b21b      	sxth	r3, r3
 80021be:	4618      	mov	r0, r3
 80021c0:	f001 fd6e 	bl	8003ca0 <calcMag>
 80021c4:	4602      	mov	r2, r0
 80021c6:	f640 138c 	movw	r3, #2444	; 0x98c
 80021ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021ce:	601a      	str	r2, [r3, #0]
		magnetYf = calcMag(magnetY);
 80021d0:	f640 1386 	movw	r3, #2438	; 0x986
 80021d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021d8:	881b      	ldrh	r3, [r3, #0]
 80021da:	b21b      	sxth	r3, r3
 80021dc:	4618      	mov	r0, r3
 80021de:	f001 fd5f 	bl	8003ca0 <calcMag>
 80021e2:	4602      	mov	r2, r0
 80021e4:	f640 1390 	movw	r3, #2448	; 0x990
 80021e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021ec:	601a      	str	r2, [r3, #0]
		magnetZf = calcMag(magnetZ);
 80021ee:	f640 1388 	movw	r3, #2440	; 0x988
 80021f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021f6:	881b      	ldrh	r3, [r3, #0]
 80021f8:	b21b      	sxth	r3, r3
 80021fa:	4618      	mov	r0, r3
 80021fc:	f001 fd50 	bl	8003ca0 <calcMag>
 8002200:	4602      	mov	r2, r0
 8002202:	f640 1394 	movw	r3, #2452	; 0x994
 8002206:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800220a:	601a      	str	r2, [r3, #0]

		magnetX = calcMag(magnetX);
 800220c:	f640 1384 	movw	r3, #2436	; 0x984
 8002210:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002214:	881b      	ldrh	r3, [r3, #0]
 8002216:	b21b      	sxth	r3, r3
 8002218:	4618      	mov	r0, r3
 800221a:	f001 fd41 	bl	8003ca0 <calcMag>
 800221e:	ee07 0a90 	vmov	s15, r0
 8002222:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002226:	ee17 3a90 	vmov	r3, s15
 800222a:	b29a      	uxth	r2, r3
 800222c:	f640 1384 	movw	r3, #2436	; 0x984
 8002230:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002234:	801a      	strh	r2, [r3, #0]
		magnetY = calcMag(magnetY);
 8002236:	f640 1386 	movw	r3, #2438	; 0x986
 800223a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800223e:	881b      	ldrh	r3, [r3, #0]
 8002240:	b21b      	sxth	r3, r3
 8002242:	4618      	mov	r0, r3
 8002244:	f001 fd2c 	bl	8003ca0 <calcMag>
 8002248:	ee07 0a90 	vmov	s15, r0
 800224c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002250:	ee17 3a90 	vmov	r3, s15
 8002254:	b29a      	uxth	r2, r3
 8002256:	f640 1386 	movw	r3, #2438	; 0x986
 800225a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800225e:	801a      	strh	r2, [r3, #0]
		magnetZ = calcMag(magnetZ);
 8002260:	f640 1388 	movw	r3, #2440	; 0x988
 8002264:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002268:	881b      	ldrh	r3, [r3, #0]
 800226a:	b21b      	sxth	r3, r3
 800226c:	4618      	mov	r0, r3
 800226e:	f001 fd17 	bl	8003ca0 <calcMag>
 8002272:	ee07 0a90 	vmov	s15, r0
 8002276:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800227a:	ee17 3a90 	vmov	r3, s15
 800227e:	b29a      	uxth	r2, r3
 8002280:	f640 1388 	movw	r3, #2440	; 0x988
 8002284:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002288:	801a      	strh	r2, [r3, #0]

		counter++;
 800228a:	f640 1358 	movw	r3, #2392	; 0x958
 800228e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f103 0201 	add.w	r2, r3, #1
 8002298:	f640 1358 	movw	r3, #2392	; 0x958
 800229c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022a0:	601a      	str	r2, [r3, #0]
		{
			readingAllowed = TRUE;
		}*/
	}

	if(counter >= 1/* && copied == 0*/)
 80022a2:	f640 1358 	movw	r3, #2392	; 0x958
 80022a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	dd17      	ble.n	80022e0 <readAndSendMeasurements+0x698>
	{
		int i = 0;
 80022b0:	f04f 0300 	mov.w	r3, #0
 80022b4:	60fb      	str	r3, [r7, #12]
			copiedData[i].gx = pomiaryAccel[i].gx;
			copiedData[i].gy = pomiaryAccel[i].gy;
			copiedData[i].gz = pomiaryAccel[i].gz;
		}*/

		counter = 0;
 80022b6:	f640 1358 	movw	r3, #2392	; 0x958
 80022ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022be:	f04f 0200 	mov.w	r2, #0
 80022c2:	601a      	str	r2, [r3, #0]
		copied = 1;
 80022c4:	f640 1398 	movw	r3, #2456	; 0x998
 80022c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022cc:	f04f 0201 	mov.w	r2, #1
 80022d0:	701a      	strb	r2, [r3, #0]
		readingAllowed = TRUE;
 80022d2:	f240 031c 	movw	r3, #28
 80022d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022da:	f04f 0201 	mov.w	r2, #1
 80022de:	701a      	strb	r2, [r3, #0]
	}
}
 80022e0:	f107 0710 	add.w	r7, r7, #16
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <initAdrAndSubAdr>:

void initAdrAndSubAdr(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
	adrAndData.adr.addressDevice[0] = 0x6B;
 80022ec:	f241 33e8 	movw	r3, #5096	; 0x13e8
 80022f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022f4:	f04f 026b 	mov.w	r2, #107	; 0x6b
 80022f8:	749a      	strb	r2, [r3, #18]
	adrAndData.adr.addressDevice[1] = 0x1E;
 80022fa:	f241 33e8 	movw	r3, #5096	; 0x13e8
 80022fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002302:	f04f 021e 	mov.w	r2, #30
 8002306:	74da      	strb	r2, [r3, #19]
	adrAndData.adr.subAddress[0] =  OUT_X_L_XL; //subaddres for accel
 8002308:	f241 33e8 	movw	r3, #5096	; 0x13e8
 800230c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002310:	f04f 0228 	mov.w	r2, #40	; 0x28
 8002314:	751a      	strb	r2, [r3, #20]
	adrAndData.adr.subAddress[1] =  OUT_X_L_G; //sub address for gyroscope
 8002316:	f241 33e8 	movw	r3, #5096	; 0x13e8
 800231a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800231e:	f04f 0218 	mov.w	r2, #24
 8002322:	755a      	strb	r2, [r3, #21]
	adrAndData.adr.subAddress[2] =  OUT_X_L_M;
 8002324:	f241 33e8 	movw	r3, #5096	; 0x13e8
 8002328:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800232c:	f04f 0228 	mov.w	r2, #40	; 0x28
 8002330:	759a      	strb	r2, [r3, #22]
}
 8002332:	46bd      	mov	sp, r7
 8002334:	bc80      	pop	{r7}
 8002336:	4770      	bx	lr

08002338 <initLSM9DS1>:

void initLSM9DS1(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
	init(IMU_MODE_I2C, LSM9DS1_AG_ADDR(1), LSM9DS1_M_ADDR(1));
 800233e:	f04f 0001 	mov.w	r0, #1
 8002342:	f04f 016b 	mov.w	r1, #107	; 0x6b
 8002346:	f04f 021e 	mov.w	r2, #30
 800234a:	f000 f823 	bl	8002394 <init>

	settings.device.commInterface = IMU_MODE_I2C;
 800234e:	f640 6370 	movw	r3, #3696	; 0xe70
 8002352:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002356:	f04f 0201 	mov.w	r2, #1
 800235a:	701a      	strb	r2, [r3, #0]
	settings.device.mAddress = LSM9DS1_M;
 800235c:	f640 6370 	movw	r3, #3696	; 0xe70
 8002360:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002364:	f04f 021e 	mov.w	r2, #30
 8002368:	709a      	strb	r2, [r3, #2]
	settings.device.agAddress = LSM9DS1_AG;
 800236a:	f640 6370 	movw	r3, #3696	; 0xe70
 800236e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002372:	f04f 026b 	mov.w	r2, #107	; 0x6b
 8002376:	705a      	strb	r2, [r3, #1]

	initAdrAndSubAdr();
 8002378:	f7ff ffb6 	bl	80022e8 <initAdrAndSubAdr>

	if(!begin())
 800237c:	f000 f968 	bl	8002650 <begin>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d102      	bne.n	800238c <initLSM9DS1+0x54>
	{
		int k = 0;
 8002386:	f04f 0300 	mov.w	r3, #0
 800238a:	607b      	str	r3, [r7, #4]
	}
}
 800238c:	f107 0708 	add.w	r7, r7, #8
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}

08002394 <init>:

void init(interface_mode interface, uint8_t xgAddr, uint8_t mAddr)
{
 8002394:	b480      	push	{r7}
 8002396:	b085      	sub	sp, #20
 8002398:	af00      	add	r7, sp, #0
 800239a:	4613      	mov	r3, r2
 800239c:	4602      	mov	r2, r0
 800239e:	71fa      	strb	r2, [r7, #7]
 80023a0:	460a      	mov	r2, r1
 80023a2:	71ba      	strb	r2, [r7, #6]
 80023a4:	717b      	strb	r3, [r7, #5]
	//measurementsLSMRead = 0;

	settings.device.commInterface = interface;
 80023a6:	f640 6370 	movw	r3, #3696	; 0xe70
 80023aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023ae:	79fa      	ldrb	r2, [r7, #7]
 80023b0:	701a      	strb	r2, [r3, #0]
	settings.device.agAddress = xgAddr;
 80023b2:	f640 6370 	movw	r3, #3696	; 0xe70
 80023b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023ba:	79ba      	ldrb	r2, [r7, #6]
 80023bc:	705a      	strb	r2, [r3, #1]
	settings.device.mAddress = mAddr;
 80023be:	f640 6370 	movw	r3, #3696	; 0xe70
 80023c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023c6:	797a      	ldrb	r2, [r7, #5]
 80023c8:	709a      	strb	r2, [r3, #2]

	settings.gyro.enabled = TRUE;
 80023ca:	f640 6370 	movw	r3, #3696	; 0xe70
 80023ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023d2:	f04f 0201 	mov.w	r2, #1
 80023d6:	711a      	strb	r2, [r3, #4]
	settings.gyro.enableX = TRUE;
 80023d8:	f640 6370 	movw	r3, #3696	; 0xe70
 80023dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023e0:	f04f 0201 	mov.w	r2, #1
 80023e4:	745a      	strb	r2, [r3, #17]
	settings.gyro.enableY = TRUE;
 80023e6:	f640 6370 	movw	r3, #3696	; 0xe70
 80023ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023ee:	f04f 0201 	mov.w	r2, #1
 80023f2:	749a      	strb	r2, [r3, #18]
	settings.gyro.enableZ = TRUE;
 80023f4:	f640 6370 	movw	r3, #3696	; 0xe70
 80023f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023fc:	f04f 0201 	mov.w	r2, #1
 8002400:	74da      	strb	r2, [r3, #19]
	// gyro scale can be 245, 500, or 2000
	settings.gyro.scale = 245;
 8002402:	f640 6370 	movw	r3, #3696	; 0xe70
 8002406:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800240a:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 800240e:	80da      	strh	r2, [r3, #6]
	// gyro sample rate: value between 1-6
	// 1 = 14.9    4 = 238
	// 2 = 59.5    5 = 476
	// 3 = 119     6 = 952
	settings.gyro.sampleRate = 3;
 8002410:	f640 6370 	movw	r3, #3696	; 0xe70
 8002414:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002418:	f04f 0203 	mov.w	r2, #3
 800241c:	721a      	strb	r2, [r3, #8]
	// gyro cutoff frequency: value between 0-3
	// Actual value of cutoff frequency depends
	// on sample rate.
	settings.gyro.bandwidth = 0;
 800241e:	f640 6370 	movw	r3, #3696	; 0xe70
 8002422:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002426:	f04f 0200 	mov.w	r2, #0
 800242a:	725a      	strb	r2, [r3, #9]
	settings.gyro.lowPowerEnable = FALSE;
 800242c:	f640 6370 	movw	r3, #3696	; 0xe70
 8002430:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002434:	f04f 0200 	mov.w	r2, #0
 8002438:	729a      	strb	r2, [r3, #10]

	settings.gyro.HPFEnable = FALSE;
 800243a:	f640 6370 	movw	r3, #3696	; 0xe70
 800243e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002442:	f04f 0200 	mov.w	r2, #0
 8002446:	72da      	strb	r2, [r3, #11]
	// Gyro HPF cutoff frequency: value between 0-9
	// Actual value depends on sample rate. Only applies
	// if gyroHPFEnable is TRUE.
	settings.gyro.HPFCutoff = 0;
 8002448:	f640 6370 	movw	r3, #3696	; 0xe70
 800244c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002450:	f04f 0200 	mov.w	r2, #0
 8002454:	731a      	strb	r2, [r3, #12]
	settings.gyro.flipX = FALSE;
 8002456:	f640 6370 	movw	r3, #3696	; 0xe70
 800245a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800245e:	f04f 0200 	mov.w	r2, #0
 8002462:	735a      	strb	r2, [r3, #13]
	settings.gyro.flipY = FALSE;
 8002464:	f640 6370 	movw	r3, #3696	; 0xe70
 8002468:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800246c:	f04f 0200 	mov.w	r2, #0
 8002470:	739a      	strb	r2, [r3, #14]
	settings.gyro.flipZ = FALSE;
 8002472:	f640 6370 	movw	r3, #3696	; 0xe70
 8002476:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800247a:	f04f 0200 	mov.w	r2, #0
 800247e:	73da      	strb	r2, [r3, #15]
	settings.gyro.orientation = 0;
 8002480:	f640 6370 	movw	r3, #3696	; 0xe70
 8002484:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002488:	f04f 0200 	mov.w	r2, #0
 800248c:	741a      	strb	r2, [r3, #16]
	settings.gyro.latchInterrupt = TRUE;
 800248e:	f640 6370 	movw	r3, #3696	; 0xe70
 8002492:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002496:	f04f 0201 	mov.w	r2, #1
 800249a:	751a      	strb	r2, [r3, #20]

	settings.accel.enabled = TRUE;
 800249c:	f640 6370 	movw	r3, #3696	; 0xe70
 80024a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024a4:	f04f 0201 	mov.w	r2, #1
 80024a8:	759a      	strb	r2, [r3, #22]
	settings.accel.enableX = TRUE;
 80024aa:	f640 6370 	movw	r3, #3696	; 0xe70
 80024ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024b2:	f04f 0201 	mov.w	r2, #1
 80024b6:	765a      	strb	r2, [r3, #25]
	settings.accel.enableY = TRUE;
 80024b8:	f640 6370 	movw	r3, #3696	; 0xe70
 80024bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024c0:	f04f 0201 	mov.w	r2, #1
 80024c4:	769a      	strb	r2, [r3, #26]
	settings.accel.enableZ = TRUE;
 80024c6:	f640 6370 	movw	r3, #3696	; 0xe70
 80024ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024ce:	f04f 0201 	mov.w	r2, #1
 80024d2:	76da      	strb	r2, [r3, #27]
	// accel scale can be 2, 4, 8, or 16
	settings.accel.scale = 2;
 80024d4:	f640 6370 	movw	r3, #3696	; 0xe70
 80024d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024dc:	f04f 0202 	mov.w	r2, #2
 80024e0:	75da      	strb	r2, [r3, #23]
	// accel sample rate can be 1-6
	// 1 = 10 Hz    4 = 238 Hz
	// 2 = 50 Hz    5 = 476 Hz
	// 3 = 119 Hz   6 = 952 Hz
	settings.accel.sampleRate = 6;
 80024e2:	f640 6370 	movw	r3, #3696	; 0xe70
 80024e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024ea:	f04f 0206 	mov.w	r2, #6
 80024ee:	761a      	strb	r2, [r3, #24]
	// Accel cutoff freqeuncy can be any value between -1 - 3.
	// -1 = bandwidth determined by sample rate
	// 0 = 408 Hz   2 = 105 Hz
	// 1 = 211 Hz   3 = 50 Hz
	settings.accel.bandwidth = -1;
 80024f0:	f640 6370 	movw	r3, #3696	; 0xe70
 80024f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024f8:	f04f 02ff 	mov.w	r2, #255	; 0xff
 80024fc:	771a      	strb	r2, [r3, #28]
	settings.accel.highResEnable = FALSE;
 80024fe:	f640 6370 	movw	r3, #3696	; 0xe70
 8002502:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002506:	f04f 0200 	mov.w	r2, #0
 800250a:	775a      	strb	r2, [r3, #29]
	// accelHighResBandwidth can be any value between 0-3
	// LP cutoff is set to a factor of sample rate
	// 0 = ODR/50    2 = ODR/9
	// 1 = ODR/100   3 = ODR/400
	settings.accel.highResBandwidth = 0;
 800250c:	f640 6370 	movw	r3, #3696	; 0xe70
 8002510:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002514:	f04f 0200 	mov.w	r2, #0
 8002518:	779a      	strb	r2, [r3, #30]

	settings.mag.enabled = TRUE;
 800251a:	f640 6370 	movw	r3, #3696	; 0xe70
 800251e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002522:	f04f 0201 	mov.w	r2, #1
 8002526:	77da      	strb	r2, [r3, #31]
	// mag scale can be 4, 8, 12, or 16
	settings.mag.scale = 4;
 8002528:	f640 6370 	movw	r3, #3696	; 0xe70
 800252c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002530:	f04f 0204 	mov.w	r2, #4
 8002534:	f883 2020 	strb.w	r2, [r3, #32]
	// mag data rate can be 0-7
	// 0 = 0.625 Hz  4 = 10 Hz
	// 1 = 1.25 Hz   5 = 20 Hz
	// 2 = 2.5 Hz    6 = 40 Hz
	// 3 = 5 Hz      7 = 80 Hz
	settings.mag.sampleRate = 7;
 8002538:	f640 6370 	movw	r3, #3696	; 0xe70
 800253c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002540:	f04f 0207 	mov.w	r2, #7
 8002544:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	settings.mag.tempCompensationEnable = FALSE;
 8002548:	f640 6370 	movw	r3, #3696	; 0xe70
 800254c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002550:	f04f 0200 	mov.w	r2, #0
 8002554:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	// magPerformance can be any value between 0-3
	// 0 = Low power mode      2 = high performance
	// 1 = medium performance  3 = ultra-high performance
	settings.mag.XYPerformance = 3;
 8002558:	f640 6370 	movw	r3, #3696	; 0xe70
 800255c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002560:	f04f 0203 	mov.w	r2, #3
 8002564:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	settings.mag.ZPerformance = 3;
 8002568:	f640 6370 	movw	r3, #3696	; 0xe70
 800256c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002570:	f04f 0203 	mov.w	r2, #3
 8002574:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	settings.mag.lowPowerEnable = FALSE;
 8002578:	f640 6370 	movw	r3, #3696	; 0xe70
 800257c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002580:	f04f 0200 	mov.w	r2, #0
 8002584:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	// magOperatingMode can be 0-2
	// 0 = continuous conversion
	// 1 = single-conversion
	// 2 = power down
	settings.mag.operatingMode = 0;
 8002588:	f640 6370 	movw	r3, #3696	; 0xe70
 800258c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002590:	f04f 0200 	mov.w	r2, #0
 8002594:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

	settings.temp.enabled = TRUE;
 8002598:	f640 6370 	movw	r3, #3696	; 0xe70
 800259c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025a0:	f04f 0201 	mov.w	r2, #1
 80025a4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

	for (int i=0; i<3; i++)
 80025a8:	f04f 0300 	mov.w	r3, #0
 80025ac:	60fb      	str	r3, [r7, #12]
 80025ae:	e03f      	b.n	8002630 <init+0x29c>
	{
		gBias[i] = 0;
 80025b0:	f241 4370 	movw	r3, #5232	; 0x1470
 80025b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025b8:	68fa      	ldr	r2, [r7, #12]
 80025ba:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80025be:	189b      	adds	r3, r3, r2
 80025c0:	f04f 0200 	mov.w	r2, #0
 80025c4:	601a      	str	r2, [r3, #0]
		aBias[i] = 0;
 80025c6:	f640 53f4 	movw	r3, #3572	; 0xdf4
 80025ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025ce:	68fa      	ldr	r2, [r7, #12]
 80025d0:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80025d4:	189b      	adds	r3, r3, r2
 80025d6:	f04f 0200 	mov.w	r2, #0
 80025da:	601a      	str	r2, [r3, #0]
		mBias[i] = 0;
 80025dc:	f241 438c 	movw	r3, #5260	; 0x148c
 80025e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025e4:	68fa      	ldr	r2, [r7, #12]
 80025e6:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80025ea:	189b      	adds	r3, r3, r2
 80025ec:	f04f 0200 	mov.w	r2, #0
 80025f0:	601a      	str	r2, [r3, #0]
		gBiasRaw[i] = 0;
 80025f2:	f640 7324 	movw	r3, #3876	; 0xf24
 80025f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025fa:	68fa      	ldr	r2, [r7, #12]
 80025fc:	f04f 0100 	mov.w	r1, #0
 8002600:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		aBiasRaw[i] = 0;
 8002604:	f241 33dc 	movw	r3, #5084	; 0x13dc
 8002608:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800260c:	68fa      	ldr	r2, [r7, #12]
 800260e:	f04f 0100 	mov.w	r1, #0
 8002612:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		mBiasRaw[i] = 0;
 8002616:	f640 6300 	movw	r3, #3584	; 0xe00
 800261a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	f04f 0100 	mov.w	r1, #0
 8002624:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	// 2 = power down
	settings.mag.operatingMode = 0;

	settings.temp.enabled = TRUE;

	for (int i=0; i<3; i++)
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f103 0301 	add.w	r3, r3, #1
 800262e:	60fb      	str	r3, [r7, #12]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2b02      	cmp	r3, #2
 8002634:	ddbc      	ble.n	80025b0 <init+0x21c>
		gBiasRaw[i] = 0;
		aBiasRaw[i] = 0;
		mBiasRaw[i] = 0;
	}

	_autoCalc = FALSE;
 8002636:	f640 6398 	movw	r3, #3736	; 0xe98
 800263a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800263e:	f04f 0200 	mov.w	r2, #0
 8002642:	701a      	strb	r2, [r3, #0]
}
 8002644:	f107 0714 	add.w	r7, r7, #20
 8002648:	46bd      	mov	sp, r7
 800264a:	bc80      	pop	{r7}
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop

08002650 <begin>:

uint16_t begin(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
	//! Todo: don't use _xgAddress or _mAddress, duplicating memory
	_xgAddress = settings.device.agAddress;
 8002656:	f640 6370 	movw	r3, #3696	; 0xe70
 800265a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800265e:	785a      	ldrb	r2, [r3, #1]
 8002660:	f640 731c 	movw	r3, #3868	; 0xf1c
 8002664:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002668:	701a      	strb	r2, [r3, #0]
	_mAddress = settings.device.mAddress;
 800266a:	f640 6370 	movw	r3, #3696	; 0xe70
 800266e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002672:	789a      	ldrb	r2, [r3, #2]
 8002674:	f640 63b4 	movw	r3, #3764	; 0xeb4
 8002678:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800267c:	701a      	strb	r2, [r3, #0]

	constrainScales();
 800267e:	f000 f843 	bl	8002708 <constrainScales>

	// Once we have the scale values, we can calculate the resolution
	// of each sensor. That's what these functions are for. One for each sensor
	calcgRes(); // Calculate DPS / ADC tick, stored in gRes variable
 8002682:	f000 f8bb 	bl	80027fc <calcgRes>
	calcmRes(); // Calculate Gs / ADC tick, stored in mRes variable
 8002686:	f000 f8ed 	bl	8002864 <calcmRes>
	calcaRes(); // Calculate g / ADC tick, stored in aRes variable
 800268a:	f000 f8d1 	bl	8002830 <calcaRes>

	if (settings.device.commInterface == IMU_MODE_I2C)	// If we're using I2C
 800268e:	f640 6370 	movw	r3, #3696	; 0xe70
 8002692:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	2b01      	cmp	r3, #1
 800269a:	d102      	bne.n	80026a2 <begin+0x52>
		initI2C();	// Initialize I2C
 800269c:	f000 f8a2 	bl	80027e4 <initI2C>
 80026a0:	e008      	b.n	80026b4 <begin+0x64>
	else if (settings.device.commInterface == IMU_MODE_SPI) 	// else, if we're using SPI
 80026a2:	f640 6370 	movw	r3, #3696	; 0xe70
 80026a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d101      	bne.n	80026b4 <begin+0x64>
		initSPI();	// Initialize SPI
 80026b0:	f000 f89e 	bl	80027f0 <initSPI>

	// To verify communication, we can read from the WHO_AM_I register of
	// each device. Store those in a variable so we can return them.
	uint8_t mTest = mReadByte(WHO_AM_I_M);		// Read the gyro WHO_AM_I
 80026b4:	f04f 000f 	mov.w	r0, #15
 80026b8:	f000 f9f4 	bl	8002aa4 <mReadByte>
 80026bc:	4603      	mov	r3, r0
 80026be:	71fb      	strb	r3, [r7, #7]
	uint8_t xgTest = xgReadByte(WHO_AM_I_XG);	// Read the accel/mag WHO_AM_I
 80026c0:	f04f 000f 	mov.w	r0, #15
 80026c4:	f000 fa0c 	bl	8002ae0 <xgReadByte>
 80026c8:	4603      	mov	r3, r0
 80026ca:	71bb      	strb	r3, [r7, #6]

	uint16_t whoAmICombined = (xgTest << 8) | mTest;
 80026cc:	79bb      	ldrb	r3, [r7, #6]
 80026ce:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80026d2:	b29a      	uxth	r2, r3
 80026d4:	79fb      	ldrb	r3, [r7, #7]
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	4313      	orrs	r3, r2
 80026da:	b29b      	uxth	r3, r3
 80026dc:	80bb      	strh	r3, [r7, #4]

	if (whoAmICombined != ((WHO_AM_I_AG_RSP << 8) | WHO_AM_I_M_RSP))
 80026de:	88ba      	ldrh	r2, [r7, #4]
 80026e0:	f646 033d 	movw	r3, #26685	; 0x683d
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d002      	beq.n	80026ee <begin+0x9e>
	{
		return 0;
 80026e8:	f04f 0300 	mov.w	r3, #0
 80026ec:	e006      	b.n	80026fc <begin+0xac>
	}

	// Gyro initialization stuff:
	initGyro();	// This will "turn on" the gyro. Setting up interrupts, etc.
 80026ee:	f000 fa15 	bl	8002b1c <initGyro>

	// Accelerometer initialization stuff:
	initAccel(); // "Turn on" all axes of the accel. Set up interrupts, etc.
 80026f2:	f000 fb6d 	bl	8002dd0 <initAccel>

	// Magnetometer initialization stuff:
	initMag(); // "Turn on" all axes of the mag. Set up interrupts, etc.
 80026f6:	f000 fc0d 	bl	8002f14 <initMag>

	// Once everything is initialized, return the WHO_AM_I registers we read:
	return whoAmICombined;
 80026fa:	88bb      	ldrh	r3, [r7, #4]

}
 80026fc:	4618      	mov	r0, r3
 80026fe:	f107 0708 	add.w	r7, r7, #8
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop

08002708 <constrainScales>:

void constrainScales()
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
	if ((settings.gyro.scale != 245) && (settings.gyro.scale != 500) && (settings.gyro.scale != 2000))
 800270c:	f640 6370 	movw	r3, #3696	; 0xe70
 8002710:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002714:	88db      	ldrh	r3, [r3, #6]
 8002716:	2bf5      	cmp	r3, #245	; 0xf5
 8002718:	d016      	beq.n	8002748 <constrainScales+0x40>
 800271a:	f640 6370 	movw	r3, #3696	; 0xe70
 800271e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002722:	88db      	ldrh	r3, [r3, #6]
 8002724:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002728:	d00e      	beq.n	8002748 <constrainScales+0x40>
 800272a:	f640 6370 	movw	r3, #3696	; 0xe70
 800272e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002732:	88db      	ldrh	r3, [r3, #6]
 8002734:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002738:	d006      	beq.n	8002748 <constrainScales+0x40>
	{
		settings.gyro.scale = 245;
 800273a:	f640 6370 	movw	r3, #3696	; 0xe70
 800273e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002742:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 8002746:	80da      	strh	r2, [r3, #6]
	}

	if ((settings.accel.scale != 2) && (settings.accel.scale != 4) && (settings.accel.scale != 8) && (settings.accel.scale != 16))
 8002748:	f640 6370 	movw	r3, #3696	; 0xe70
 800274c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002750:	7ddb      	ldrb	r3, [r3, #23]
 8002752:	2b02      	cmp	r3, #2
 8002754:	d01b      	beq.n	800278e <constrainScales+0x86>
 8002756:	f640 6370 	movw	r3, #3696	; 0xe70
 800275a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800275e:	7ddb      	ldrb	r3, [r3, #23]
 8002760:	2b04      	cmp	r3, #4
 8002762:	d014      	beq.n	800278e <constrainScales+0x86>
 8002764:	f640 6370 	movw	r3, #3696	; 0xe70
 8002768:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800276c:	7ddb      	ldrb	r3, [r3, #23]
 800276e:	2b08      	cmp	r3, #8
 8002770:	d00d      	beq.n	800278e <constrainScales+0x86>
 8002772:	f640 6370 	movw	r3, #3696	; 0xe70
 8002776:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800277a:	7ddb      	ldrb	r3, [r3, #23]
 800277c:	2b10      	cmp	r3, #16
 800277e:	d006      	beq.n	800278e <constrainScales+0x86>
	{
		settings.accel.scale = 2;
 8002780:	f640 6370 	movw	r3, #3696	; 0xe70
 8002784:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002788:	f04f 0202 	mov.w	r2, #2
 800278c:	75da      	strb	r2, [r3, #23]
	}

	if ((settings.mag.scale != 4) && (settings.mag.scale != 8) && (settings.mag.scale != 12) && (settings.mag.scale != 16))
 800278e:	f640 6370 	movw	r3, #3696	; 0xe70
 8002792:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002796:	f893 3020 	ldrb.w	r3, [r3, #32]
 800279a:	2b04      	cmp	r3, #4
 800279c:	d01f      	beq.n	80027de <constrainScales+0xd6>
 800279e:	f640 6370 	movw	r3, #3696	; 0xe70
 80027a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027aa:	2b08      	cmp	r3, #8
 80027ac:	d017      	beq.n	80027de <constrainScales+0xd6>
 80027ae:	f640 6370 	movw	r3, #3696	; 0xe70
 80027b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027ba:	2b0c      	cmp	r3, #12
 80027bc:	d00f      	beq.n	80027de <constrainScales+0xd6>
 80027be:	f640 6370 	movw	r3, #3696	; 0xe70
 80027c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027ca:	2b10      	cmp	r3, #16
 80027cc:	d007      	beq.n	80027de <constrainScales+0xd6>
	{
		settings.mag.scale = 4;
 80027ce:	f640 6370 	movw	r3, #3696	; 0xe70
 80027d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027d6:	f04f 0204 	mov.w	r2, #4
 80027da:	f883 2020 	strb.w	r2, [r3, #32]
	}
}
 80027de:	46bd      	mov	sp, r7
 80027e0:	bc80      	pop	{r7}
 80027e2:	4770      	bx	lr

080027e4 <initI2C>:


void initI2C(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
	;
}
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bc80      	pop	{r7}
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop

080027f0 <initSPI>:

void initSPI(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
	;
}
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bc80      	pop	{r7}
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop

080027fc <calcgRes>:

void calcgRes()
{
 80027fc:	b480      	push	{r7}
 80027fe:	af00      	add	r7, sp, #0
	gRes = ((float) settings.gyro.scale) / 32768.0;
 8002800:	f640 6370 	movw	r3, #3696	; 0xe70
 8002804:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002808:	88db      	ldrh	r3, [r3, #6]
 800280a:	ee07 3a90 	vmov	s15, r3
 800280e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002812:	eddf 7a06 	vldr	s15, [pc, #24]	; 800282c <calcgRes+0x30>
 8002816:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800281a:	f241 4368 	movw	r3, #5224	; 0x1468
 800281e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002822:	edc3 7a00 	vstr	s15, [r3]
}
 8002826:	46bd      	mov	sp, r7
 8002828:	bc80      	pop	{r7}
 800282a:	4770      	bx	lr
 800282c:	47000000 	.word	0x47000000

08002830 <calcaRes>:

void calcaRes()
{
 8002830:	b480      	push	{r7}
 8002832:	af00      	add	r7, sp, #0
	aRes = ((float) settings.accel.scale) / 32768.0;
 8002834:	f640 6370 	movw	r3, #3696	; 0xe70
 8002838:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800283c:	7ddb      	ldrb	r3, [r3, #23]
 800283e:	ee07 3a90 	vmov	s15, r3
 8002842:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002846:	eddf 7a06 	vldr	s15, [pc, #24]	; 8002860 <calcaRes+0x30>
 800284a:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800284e:	f640 63b0 	movw	r3, #3760	; 0xeb0
 8002852:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002856:	edc3 7a00 	vstr	s15, [r3]
}
 800285a:	46bd      	mov	sp, r7
 800285c:	bc80      	pop	{r7}
 800285e:	4770      	bx	lr
 8002860:	47000000 	.word	0x47000000

08002864 <calcmRes>:


void calcmRes()
{
 8002864:	b480      	push	{r7}
 8002866:	af00      	add	r7, sp, #0
	//mRes = ((float) settings.mag.scale) / 32768.0;
	switch (settings.mag.scale)
 8002868:	f640 6370 	movw	r3, #3696	; 0xe70
 800286c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002870:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002874:	f1a3 0304 	sub.w	r3, r3, #4
 8002878:	2b0c      	cmp	r3, #12
 800287a:	d849      	bhi.n	8002910 <calcmRes+0xac>
 800287c:	a201      	add	r2, pc, #4	; (adr r2, 8002884 <calcmRes+0x20>)
 800287e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002882:	bf00      	nop
 8002884:	080028b9 	.word	0x080028b9
 8002888:	08002911 	.word	0x08002911
 800288c:	08002911 	.word	0x08002911
 8002890:	08002911 	.word	0x08002911
 8002894:	080028cf 	.word	0x080028cf
 8002898:	08002911 	.word	0x08002911
 800289c:	08002911 	.word	0x08002911
 80028a0:	08002911 	.word	0x08002911
 80028a4:	080028e5 	.word	0x080028e5
 80028a8:	08002911 	.word	0x08002911
 80028ac:	08002911 	.word	0x08002911
 80028b0:	08002911 	.word	0x08002911
 80028b4:	080028fb 	.word	0x080028fb
	{
		case 4:
			mRes = magSensitivity[0];
 80028b8:	f240 0324 	movw	r3, #36	; 0x24
 80028bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	f241 437c 	movw	r3, #5244	; 0x147c
 80028c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028ca:	601a      	str	r2, [r3, #0]
			break;
 80028cc:	e020      	b.n	8002910 <calcmRes+0xac>
		case 8:
			mRes = magSensitivity[1];
 80028ce:	f240 0324 	movw	r3, #36	; 0x24
 80028d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028d6:	685a      	ldr	r2, [r3, #4]
 80028d8:	f241 437c 	movw	r3, #5244	; 0x147c
 80028dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028e0:	601a      	str	r2, [r3, #0]
			break;
 80028e2:	e015      	b.n	8002910 <calcmRes+0xac>
		case 12:
			mRes = magSensitivity[2];
 80028e4:	f240 0324 	movw	r3, #36	; 0x24
 80028e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028ec:	689a      	ldr	r2, [r3, #8]
 80028ee:	f241 437c 	movw	r3, #5244	; 0x147c
 80028f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028f6:	601a      	str	r2, [r3, #0]
			break;
 80028f8:	e00a      	b.n	8002910 <calcmRes+0xac>
		case 16:
			mRes = magSensitivity[3];
 80028fa:	f240 0324 	movw	r3, #36	; 0x24
 80028fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002902:	68da      	ldr	r2, [r3, #12]
 8002904:	f241 437c 	movw	r3, #5244	; 0x147c
 8002908:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800290c:	601a      	str	r2, [r3, #0]
			break;
 800290e:	bf00      	nop
	}

}
 8002910:	46bd      	mov	sp, r7
 8002912:	bc80      	pop	{r7}
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop

08002918 <delay>:

void delay(int d)
{
 8002918:	b480      	push	{r7}
 800291a:	b085      	sub	sp, #20
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < d; i++) i++;
 8002920:	f04f 0300 	mov.w	r3, #0
 8002924:	60fb      	str	r3, [r7, #12]
 8002926:	e007      	b.n	8002938 <delay+0x20>
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f103 0301 	add.w	r3, r3, #1
 800292e:	60fb      	str	r3, [r7, #12]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	f103 0301 	add.w	r3, r3, #1
 8002936:	60fb      	str	r3, [r7, #12]
 8002938:	68fa      	ldr	r2, [r7, #12]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	429a      	cmp	r2, r3
 800293e:	dbf3      	blt.n	8002928 <delay+0x10>
}
 8002940:	f107 0714 	add.w	r7, r7, #20
 8002944:	46bd      	mov	sp, r7
 8002946:	bc80      	pop	{r7}
 8002948:	4770      	bx	lr
 800294a:	bf00      	nop

0800294c <I2CreadByte>:

uint8_t I2CreadByte(uint8_t address, uint8_t subAddress)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b08a      	sub	sp, #40	; 0x28
 8002950:	af00      	add	r7, sp, #0
 8002952:	4602      	mov	r2, r0
 8002954:	460b      	mov	r3, r1
 8002956:	71fa      	strb	r2, [r7, #7]
 8002958:	71bb      	strb	r3, [r7, #6]
	uint32_t stageOfReading = 0;
 800295a:	f04f 0300 	mov.w	r3, #0
 800295e:	627b      	str	r3, [r7, #36]	; 0x24

	//deviceAddress address = *((deviceAddress*)T);

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 8002960:	f04f 0304 	mov.w	r3, #4
 8002964:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		data1.Data1.Data = ((address<<1) | I2C_WRITE);
 8002968:	79fb      	ldrb	r3, [r7, #7]
 800296a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800296e:	b2db      	uxtb	r3, r3
 8002970:	f887 3020 	strb.w	r3, [r7, #32]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1));
 8002974:	bf00      	nop
 8002976:	f107 0320 	add.w	r3, r7, #32
 800297a:	f644 500c 	movw	r0, #19724	; 0x4d0c
 800297e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002982:	4619      	mov	r1, r3
 8002984:	f005 fe76 	bl	8008674 <I2C001_WriteData>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d0f3      	beq.n	8002976 <I2CreadByte+0x2a>

		delay(DELAY);
 800298e:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002992:	f7ff ffc1 	bl	8002918 <delay>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8002996:	f04f 0300 	mov.w	r3, #0
 800299a:	777b      	strb	r3, [r7, #29]
		data2.Data1.Data = subAddress;
 800299c:	79bb      	ldrb	r3, [r7, #6]
 800299e:	773b      	strb	r3, [r7, #28]
		while(!I2C001_WriteData(&I2C001_Handle0,&data2));
 80029a0:	bf00      	nop
 80029a2:	f107 031c 	add.w	r3, r7, #28
 80029a6:	f644 500c 	movw	r0, #19724	; 0x4d0c
 80029aa:	f6c0 0001 	movt	r0, #2049	; 0x801
 80029ae:	4619      	mov	r1, r3
 80029b0:	f005 fe60 	bl	8008674 <I2C001_WriteData>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d0f3      	beq.n	80029a2 <I2CreadByte+0x56>

		delay(DELAY);
 80029ba:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 80029be:	f7ff ffab 	bl	8002918 <delay>


		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
 80029c2:	f04f 0305 	mov.w	r3, #5
 80029c6:	767b      	strb	r3, [r7, #25]
		data3.Data1.Data = ((address<<1) | I2C_READ);
 80029c8:	79fb      	ldrb	r3, [r7, #7]
 80029ca:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	f043 0301 	orr.w	r3, r3, #1
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	763b      	strb	r3, [r7, #24]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3));
 80029d8:	bf00      	nop
 80029da:	f107 0318 	add.w	r3, r7, #24
 80029de:	f644 500c 	movw	r0, #19724	; 0x4d0c
 80029e2:	f6c0 0001 	movt	r0, #2049	; 0x801
 80029e6:	4619      	mov	r1, r3
 80029e8:	f005 fe44 	bl	8008674 <I2C001_WriteData>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d0f3      	beq.n	80029da <I2CreadByte+0x8e>

		delay(DELAY);
 80029f2:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 80029f6:	f7ff ff8f 	bl	8002918 <delay>


		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 80029fa:	f04f 0303 	mov.w	r3, #3
 80029fe:	757b      	strb	r3, [r7, #21]
		data4.Data1.Data = ubyteFF;
 8002a00:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8002a04:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data4));
 8002a06:	bf00      	nop
 8002a08:	f107 0314 	add.w	r3, r7, #20
 8002a0c:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8002a10:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002a14:	4619      	mov	r1, r3
 8002a16:	f005 fe2d 	bl	8008674 <I2C001_WriteData>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d0f3      	beq.n	8002a08 <I2CreadByte+0xbc>

		delay(DELAY);
 8002a20:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002a24:	f7ff ff78 	bl	8002918 <delay>

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
 8002a28:	f04f 0306 	mov.w	r3, #6
 8002a2c:	747b      	strb	r3, [r7, #17]
		data5.Data1.Data = ubyteFF;
 8002a2e:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8002a32:	743b      	strb	r3, [r7, #16]
		while(!I2C001_WriteData(&I2C001_Handle0,&data5));
 8002a34:	bf00      	nop
 8002a36:	f107 0310 	add.w	r3, r7, #16
 8002a3a:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8002a3e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002a42:	4619      	mov	r1, r3
 8002a44:	f005 fe16 	bl	8008674 <I2C001_WriteData>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d0f3      	beq.n	8002a36 <I2CreadByte+0xea>
		stageOfReading++;
 8002a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a50:	f103 0301 	add.w	r3, r3, #1
 8002a54:	627b      	str	r3, [r7, #36]	; 0x24

		delay(DELAY);
 8002a56:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002a5a:	f7ff ff5d 	bl	8002918 <delay>

		uint16_t DataReceive1 = 0;
 8002a5e:	f04f 0300 	mov.w	r3, #0
 8002a62:	81fb      	strh	r3, [r7, #14]
		if(I2C001_ReadData(&I2C001_Handle0,&DataReceive1))
 8002a64:	f107 030e 	add.w	r3, r7, #14
 8002a68:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8002a6c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002a70:	4619      	mov	r1, r3
 8002a72:	f005 fdd5 	bl	8008620 <I2C001_ReadData>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d008      	beq.n	8002a8e <I2CreadByte+0x142>
		{
			stageOfReading++;
 8002a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a7e:	f103 0301 	add.w	r3, r3, #1
 8002a82:	627b      	str	r3, [r7, #36]	; 0x24
			delay(DELAY);
 8002a84:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002a88:	f7ff ff46 	bl	8002918 <delay>
 8002a8c:	e003      	b.n	8002a96 <I2CreadByte+0x14a>
		}
		else
		{
			stageOfReading--;
 8002a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a90:	f103 33ff 	add.w	r3, r3, #4294967295
 8002a94:	627b      	str	r3, [r7, #36]	; 0x24
		}

		return (uint8_t)DataReceive1;
 8002a96:	89fb      	ldrh	r3, [r7, #14]
 8002a98:	b2db      	uxtb	r3, r3
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <mReadByte>:


uint8_t mReadByte(uint8_t subAddress)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	4603      	mov	r3, r0
 8002aac:	71fb      	strb	r3, [r7, #7]
	// Whether we're using I2C or SPI, read a byte using the
	// accelerometer-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8002aae:	f640 6370 	movw	r3, #3696	; 0xe70
 8002ab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d10b      	bne.n	8002ad4 <mReadByte+0x30>
		return I2CreadByte(_mAddress, subAddress);
 8002abc:	f640 63b4 	movw	r3, #3764	; 0xeb4
 8002ac0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ac4:	781a      	ldrb	r2, [r3, #0]
 8002ac6:	79fb      	ldrb	r3, [r7, #7]
 8002ac8:	4610      	mov	r0, r2
 8002aca:	4619      	mov	r1, r3
 8002acc:	f7ff ff3e 	bl	800294c <I2CreadByte>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	e7ff      	b.n	8002ad4 <mReadByte+0x30>
	/*else if (settings.device.commInterface == IMU_MODE_SPI)
		return SPIreadByte(_mAddress, subAddress);*/
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f107 0708 	add.w	r7, r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop

08002ae0 <xgReadByte>:

uint8_t xgReadByte(uint8_t subAddress)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	71fb      	strb	r3, [r7, #7]
	// Whether we're using I2C or SPI, read a byte using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8002aea:	f640 6370 	movw	r3, #3696	; 0xe70
 8002aee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d10b      	bne.n	8002b10 <xgReadByte+0x30>
		return I2CreadByte(_xgAddress, subAddress);
 8002af8:	f640 731c 	movw	r3, #3868	; 0xf1c
 8002afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b00:	781a      	ldrb	r2, [r3, #0]
 8002b02:	79fb      	ldrb	r3, [r7, #7]
 8002b04:	4610      	mov	r0, r2
 8002b06:	4619      	mov	r1, r3
 8002b08:	f7ff ff20 	bl	800294c <I2CreadByte>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	e7ff      	b.n	8002b10 <xgReadByte+0x30>
	/*else if (settings.device.commInterface == IMU_MODE_SPI)
		return SPIreadByte(_xgAddress, subAddress);*/
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	f107 0708 	add.w	r7, r7, #8
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop

08002b1c <initGyro>:

void initGyro(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 8002b22:	f04f 0300 	mov.w	r3, #0
 8002b26:	71fb      	strb	r3, [r7, #7]
	// FS_G[1:0] - Gyroscope full-scale selection
	// BW_G[1:0] - Gyroscope bandwidth selection

	// To disable gyro, set sample rate bits to 0. We'll only set sample
	// rate if the gyro is enabled.
	if (settings.gyro.enabled)
 8002b28:	f640 6370 	movw	r3, #3696	; 0xe70
 8002b2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b30:	791b      	ldrb	r3, [r3, #4]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d007      	beq.n	8002b46 <initGyro+0x2a>
	{
		tempRegValue = (settings.gyro.sampleRate & 0x07) << 5;
 8002b36:	f640 6370 	movw	r3, #3696	; 0xe70
 8002b3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b3e:	7a1b      	ldrb	r3, [r3, #8]
 8002b40:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8002b44:	71fb      	strb	r3, [r7, #7]
	}

	switch (settings.gyro.scale)
 8002b46:	f640 6370 	movw	r3, #3696	; 0xe70
 8002b4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b4e:	88db      	ldrh	r3, [r3, #6]
 8002b50:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002b54:	d003      	beq.n	8002b5e <initGyro+0x42>
 8002b56:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002b5a:	d005      	beq.n	8002b68 <initGyro+0x4c>
 8002b5c:	e009      	b.n	8002b72 <initGyro+0x56>
	{
		case 500:
			tempRegValue |= (0x1 << 3);
 8002b5e:	79fb      	ldrb	r3, [r7, #7]
 8002b60:	f043 0308 	orr.w	r3, r3, #8
 8002b64:	71fb      	strb	r3, [r7, #7]
			break;
 8002b66:	e004      	b.n	8002b72 <initGyro+0x56>
		case 2000:
			tempRegValue |= (0x3 << 3);
 8002b68:	79fb      	ldrb	r3, [r7, #7]
 8002b6a:	f043 0318 	orr.w	r3, r3, #24
 8002b6e:	71fb      	strb	r3, [r7, #7]
			break;
 8002b70:	bf00      	nop
		// Otherwise we'll set it to 245 dps (0x0 << 4)
	}
	tempRegValue |= (settings.gyro.bandwidth & 0x3);
 8002b72:	f640 6370 	movw	r3, #3696	; 0xe70
 8002b76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b7a:	7a5b      	ldrb	r3, [r3, #9]
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	f003 0303 	and.w	r3, r3, #3
 8002b82:	b2da      	uxtb	r2, r3
 8002b84:	79fb      	ldrb	r3, [r7, #7]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(CTRL_REG1_G, tempRegValue);
 8002b8c:	79fb      	ldrb	r3, [r7, #7]
 8002b8e:	f04f 0010 	mov.w	r0, #16
 8002b92:	4619      	mov	r1, r3
 8002b94:	f000 f894 	bl	8002cc0 <xgWriteByte>

	// CTRL_REG2_G (Default value: 0x00)
	// [0][0][0][0][INT_SEL1][INT_SEL0][OUT_SEL1][OUT_SEL0]
	// INT_SEL[1:0] - INT selection configuration
	// OUT_SEL[1:0] - Out selection configuration
	xgWriteByte(CTRL_REG2_G, 0x00);
 8002b98:	f04f 0011 	mov.w	r0, #17
 8002b9c:	f04f 0100 	mov.w	r1, #0
 8002ba0:	f000 f88e 	bl	8002cc0 <xgWriteByte>
	// CTRL_REG3_G (Default value: 0x00)
	// [LP_mode][HP_EN][0][0][HPCF3_G][HPCF2_G][HPCF1_G][HPCF0_G]
	// LP_mode - Low-power mode enable (0: disabled, 1: enabled)
	// HP_EN - HPF enable (0:disabled, 1: enabled)
	// HPCF_G[3:0] - HPF cutoff frequency
	tempRegValue = settings.gyro.lowPowerEnable ? (1<<7) : 0;
 8002ba4:	f640 6370 	movw	r3, #3696	; 0xe70
 8002ba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bac:	7a9b      	ldrb	r3, [r3, #10]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d002      	beq.n	8002bb8 <initGyro+0x9c>
 8002bb2:	f04f 0380 	mov.w	r3, #128	; 0x80
 8002bb6:	e001      	b.n	8002bbc <initGyro+0xa0>
 8002bb8:	f04f 0300 	mov.w	r3, #0
 8002bbc:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.HPFEnable)
 8002bbe:	f640 6370 	movw	r3, #3696	; 0xe70
 8002bc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bc6:	7adb      	ldrb	r3, [r3, #11]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d00f      	beq.n	8002bec <initGyro+0xd0>
	{
		tempRegValue |= ((1<<6) | (settings.gyro.HPFCutoff & 0x0F));
 8002bcc:	f640 6370 	movw	r3, #3696	; 0xe70
 8002bd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bd4:	7b1b      	ldrb	r3, [r3, #12]
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	f003 030f 	and.w	r3, r3, #15
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002be2:	b2da      	uxtb	r2, r3
 8002be4:	79fb      	ldrb	r3, [r7, #7]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG3_G, tempRegValue);
 8002bec:	79fb      	ldrb	r3, [r7, #7]
 8002bee:	f04f 0012 	mov.w	r0, #18
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	f000 f864 	bl	8002cc0 <xgWriteByte>
	// Zen_G - Z-axis output enable (0:disable, 1:enable)
	// Yen_G - Y-axis output enable (0:disable, 1:enable)
	// Xen_G - X-axis output enable (0:disable, 1:enable)
	// LIR_XL1 - Latched interrupt (0:not latched, 1:latched)
	// 4D_XL1 - 4D option on interrupt (0:6D used, 1:4D used)
	tempRegValue = 0;
 8002bf8:	f04f 0300 	mov.w	r3, #0
 8002bfc:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableZ) tempRegValue |= (1<<5);
 8002bfe:	f640 6370 	movw	r3, #3696	; 0xe70
 8002c02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c06:	7cdb      	ldrb	r3, [r3, #19]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d003      	beq.n	8002c14 <initGyro+0xf8>
 8002c0c:	79fb      	ldrb	r3, [r7, #7]
 8002c0e:	f043 0320 	orr.w	r3, r3, #32
 8002c12:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableY) tempRegValue |= (1<<4);
 8002c14:	f640 6370 	movw	r3, #3696	; 0xe70
 8002c18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c1c:	7c9b      	ldrb	r3, [r3, #18]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d003      	beq.n	8002c2a <initGyro+0x10e>
 8002c22:	79fb      	ldrb	r3, [r7, #7]
 8002c24:	f043 0310 	orr.w	r3, r3, #16
 8002c28:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableX) tempRegValue |= (1<<3);
 8002c2a:	f640 6370 	movw	r3, #3696	; 0xe70
 8002c2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c32:	7c5b      	ldrb	r3, [r3, #17]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d003      	beq.n	8002c40 <initGyro+0x124>
 8002c38:	79fb      	ldrb	r3, [r7, #7]
 8002c3a:	f043 0308 	orr.w	r3, r3, #8
 8002c3e:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.latchInterrupt) tempRegValue |= (1<<1);
 8002c40:	f640 6370 	movw	r3, #3696	; 0xe70
 8002c44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c48:	7d1b      	ldrb	r3, [r3, #20]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d003      	beq.n	8002c56 <initGyro+0x13a>
 8002c4e:	79fb      	ldrb	r3, [r7, #7]
 8002c50:	f043 0302 	orr.w	r3, r3, #2
 8002c54:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(CTRL_REG4, tempRegValue);
 8002c56:	79fb      	ldrb	r3, [r7, #7]
 8002c58:	f04f 001e 	mov.w	r0, #30
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	f000 f82f 	bl	8002cc0 <xgWriteByte>

	// ORIENT_CFG_G (Default value: 0x00)
	// [0][0][SignX_G][SignY_G][SignZ_G][Orient_2][Orient_1][Orient_0]
	// SignX_G - Pitch axis (X) angular rate sign (0: positive, 1: negative)
	// Orient [2:0] - Directional user orientation selection
	tempRegValue = 0;
 8002c62:	f04f 0300 	mov.w	r3, #0
 8002c66:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipX) tempRegValue |= (1<<5);
 8002c68:	f640 6370 	movw	r3, #3696	; 0xe70
 8002c6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c70:	7b5b      	ldrb	r3, [r3, #13]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d003      	beq.n	8002c7e <initGyro+0x162>
 8002c76:	79fb      	ldrb	r3, [r7, #7]
 8002c78:	f043 0320 	orr.w	r3, r3, #32
 8002c7c:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipY) tempRegValue |= (1<<4);
 8002c7e:	f640 6370 	movw	r3, #3696	; 0xe70
 8002c82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c86:	7b9b      	ldrb	r3, [r3, #14]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d003      	beq.n	8002c94 <initGyro+0x178>
 8002c8c:	79fb      	ldrb	r3, [r7, #7]
 8002c8e:	f043 0310 	orr.w	r3, r3, #16
 8002c92:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipZ) tempRegValue |= (1<<3);
 8002c94:	f640 6370 	movw	r3, #3696	; 0xe70
 8002c98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c9c:	7bdb      	ldrb	r3, [r3, #15]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d003      	beq.n	8002caa <initGyro+0x18e>
 8002ca2:	79fb      	ldrb	r3, [r7, #7]
 8002ca4:	f043 0308 	orr.w	r3, r3, #8
 8002ca8:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(ORIENT_CFG_G, tempRegValue);
 8002caa:	79fb      	ldrb	r3, [r7, #7]
 8002cac:	f04f 0013 	mov.w	r0, #19
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	f000 f805 	bl	8002cc0 <xgWriteByte>
}
 8002cb6:	f107 0708 	add.w	r7, r7, #8
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop

08002cc0 <xgWriteByte>:


void xgWriteByte(uint8_t subAddress, uint8_t data)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	460b      	mov	r3, r1
 8002cca:	71fa      	strb	r2, [r7, #7]
 8002ccc:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, write a byte using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8002cce:	f640 6370 	movw	r3, #3696	; 0xe70
 8002cd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d10b      	bne.n	8002cf4 <xgWriteByte+0x34>
	{
		I2CwriteByte(_xgAddress, subAddress, data);
 8002cdc:	f640 731c 	movw	r3, #3868	; 0xf1c
 8002ce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ce4:	7819      	ldrb	r1, [r3, #0]
 8002ce6:	79fa      	ldrb	r2, [r7, #7]
 8002ce8:	79bb      	ldrb	r3, [r7, #6]
 8002cea:	4608      	mov	r0, r1
 8002cec:	4611      	mov	r1, r2
 8002cee:	461a      	mov	r2, r3
 8002cf0:	f000 f804 	bl	8002cfc <I2CwriteByte>
	}
}
 8002cf4:	f107 0708 	add.w	r7, r7, #8
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}

08002cfc <I2CwriteByte>:

void I2CwriteByte(uint8_t address, uint8_t subAddress, uint8_t data)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b086      	sub	sp, #24
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	4613      	mov	r3, r2
 8002d04:	4602      	mov	r2, r0
 8002d06:	71fa      	strb	r2, [r7, #7]
 8002d08:	460a      	mov	r2, r1
 8002d0a:	71ba      	strb	r2, [r7, #6]
 8002d0c:	717b      	strb	r3, [r7, #5]

		uint8_t c = (address<<1);
 8002d0e:	79fb      	ldrb	r3, [r7, #7]
 8002d10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002d14:	75fb      	strb	r3, [r7, #23]
		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 8002d16:	f04f 0304 	mov.w	r3, #4
 8002d1a:	757b      	strb	r3, [r7, #21]
		data1.Data1.Data = (c | I2C_WRITE);
 8002d1c:	7dfb      	ldrb	r3, [r7, #23]
 8002d1e:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1));
 8002d20:	bf00      	nop
 8002d22:	f107 0314 	add.w	r3, r7, #20
 8002d26:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8002d2a:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002d2e:	4619      	mov	r1, r3
 8002d30:	f005 fca0 	bl	8008674 <I2C001_WriteData>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d0f3      	beq.n	8002d22 <I2CwriteByte+0x26>

		delay(DELAY);
 8002d3a:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002d3e:	f7ff fdeb 	bl	8002918 <delay>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8002d42:	f04f 0300 	mov.w	r3, #0
 8002d46:	747b      	strb	r3, [r7, #17]
		data2.Data1.Data = subAddress;
 8002d48:	79bb      	ldrb	r3, [r7, #6]
 8002d4a:	743b      	strb	r3, [r7, #16]
		while(!I2C001_WriteData(&I2C001_Handle0,&data2));
 8002d4c:	bf00      	nop
 8002d4e:	f107 0310 	add.w	r3, r7, #16
 8002d52:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8002d56:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	f005 fc8a 	bl	8008674 <I2C001_WriteData>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d0f3      	beq.n	8002d4e <I2CwriteByte+0x52>

		delay(DELAY);
 8002d66:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002d6a:	f7ff fdd5 	bl	8002918 <delay>

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MTxData;
 8002d6e:	f04f 0300 	mov.w	r3, #0
 8002d72:	737b      	strb	r3, [r7, #13]
		data3.Data1.Data = data;
 8002d74:	797b      	ldrb	r3, [r7, #5]
 8002d76:	733b      	strb	r3, [r7, #12]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3));
 8002d78:	bf00      	nop
 8002d7a:	f107 030c 	add.w	r3, r7, #12
 8002d7e:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8002d82:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002d86:	4619      	mov	r1, r3
 8002d88:	f005 fc74 	bl	8008674 <I2C001_WriteData>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d0f3      	beq.n	8002d7a <I2CwriteByte+0x7e>

		delay(DELAY);
 8002d92:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002d96:	f7ff fdbf 	bl	8002918 <delay>

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MStop;
 8002d9a:	f04f 0306 	mov.w	r3, #6
 8002d9e:	727b      	strb	r3, [r7, #9]
		data4.Data1.Data = ubyteFF;
 8002da0:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8002da4:	723b      	strb	r3, [r7, #8]
		while(!I2C001_WriteData(&I2C001_Handle0,&data4));
 8002da6:	bf00      	nop
 8002da8:	f107 0308 	add.w	r3, r7, #8
 8002dac:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8002db0:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002db4:	4619      	mov	r1, r3
 8002db6:	f005 fc5d 	bl	8008674 <I2C001_WriteData>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d0f3      	beq.n	8002da8 <I2CwriteByte+0xac>

		delay(DELAY);
 8002dc0:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002dc4:	f7ff fda8 	bl	8002918 <delay>
}
 8002dc8:	f107 0718 	add.w	r7, r7, #24
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <initAccel>:

void initAccel(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b082      	sub	sp, #8
 8002dd4:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 8002dd6:	f04f 0300 	mov.w	r3, #0
 8002dda:	71fb      	strb	r3, [r7, #7]
	//	DEC[0:1] - Decimation of accel data on OUT REG and FIFO.
	//		00: None, 01: 2 samples, 10: 4 samples 11: 8 samples
	//	Zen_XL - Z-axis output enabled
	//	Yen_XL - Y-axis output enabled
	//	Xen_XL - X-axis output enabled
	if (settings.accel.enableZ) tempRegValue |= (1<<5);
 8002ddc:	f640 6370 	movw	r3, #3696	; 0xe70
 8002de0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002de4:	7edb      	ldrb	r3, [r3, #27]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d003      	beq.n	8002df2 <initAccel+0x22>
 8002dea:	79fb      	ldrb	r3, [r7, #7]
 8002dec:	f043 0320 	orr.w	r3, r3, #32
 8002df0:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.enableY) tempRegValue |= (1<<4);
 8002df2:	f640 6370 	movw	r3, #3696	; 0xe70
 8002df6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002dfa:	7e9b      	ldrb	r3, [r3, #26]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d003      	beq.n	8002e08 <initAccel+0x38>
 8002e00:	79fb      	ldrb	r3, [r7, #7]
 8002e02:	f043 0310 	orr.w	r3, r3, #16
 8002e06:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.enableX) tempRegValue |= (1<<3);
 8002e08:	f640 6370 	movw	r3, #3696	; 0xe70
 8002e0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e10:	7e5b      	ldrb	r3, [r3, #25]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d003      	beq.n	8002e1e <initAccel+0x4e>
 8002e16:	79fb      	ldrb	r3, [r7, #7]
 8002e18:	f043 0308 	orr.w	r3, r3, #8
 8002e1c:	71fb      	strb	r3, [r7, #7]

	xgWriteByte(CTRL_REG5_XL, tempRegValue);
 8002e1e:	79fb      	ldrb	r3, [r7, #7]
 8002e20:	f04f 001f 	mov.w	r0, #31
 8002e24:	4619      	mov	r1, r3
 8002e26:	f7ff ff4b 	bl	8002cc0 <xgWriteByte>
	// [ODR_XL2][ODR_XL1][ODR_XL0][FS1_XL][FS0_XL][BW_SCAL_ODR][BW_XL1][BW_XL0]
	// ODR_XL[2:0] - Output data rate & power mode selection
	// FS_XL[1:0] - Full-scale selection
	// BW_SCAL_ODR - Bandwidth selection
	// BW_XL[1:0] - Anti-aliasing filter bandwidth selection
	tempRegValue = 0;
 8002e2a:	f04f 0300 	mov.w	r3, #0
 8002e2e:	71fb      	strb	r3, [r7, #7]
	// To disable the accel, set the sampleRate bits to 0.
	if (settings.accel.enabled)
 8002e30:	f640 6370 	movw	r3, #3696	; 0xe70
 8002e34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e38:	7d9b      	ldrb	r3, [r3, #22]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d00b      	beq.n	8002e56 <initAccel+0x86>
	{
		tempRegValue |= ((settings.accel.sampleRate & 0x07) << 5);
 8002e3e:	f640 6370 	movw	r3, #3696	; 0xe70
 8002e42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e46:	7e1b      	ldrb	r3, [r3, #24]
 8002e48:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8002e4c:	b2da      	uxtb	r2, r3
 8002e4e:	79fb      	ldrb	r3, [r7, #7]
 8002e50:	4313      	orrs	r3, r2
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	71fb      	strb	r3, [r7, #7]
	}
	switch (settings.accel.scale)
 8002e56:	f640 6370 	movw	r3, #3696	; 0xe70
 8002e5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e5e:	7ddb      	ldrb	r3, [r3, #23]
 8002e60:	2b08      	cmp	r3, #8
 8002e62:	d008      	beq.n	8002e76 <initAccel+0xa6>
 8002e64:	2b10      	cmp	r3, #16
 8002e66:	d00b      	beq.n	8002e80 <initAccel+0xb0>
 8002e68:	2b04      	cmp	r3, #4
 8002e6a:	d10e      	bne.n	8002e8a <initAccel+0xba>
	{
		case 4:
			tempRegValue |= (0x2 << 3);
 8002e6c:	79fb      	ldrb	r3, [r7, #7]
 8002e6e:	f043 0310 	orr.w	r3, r3, #16
 8002e72:	71fb      	strb	r3, [r7, #7]
			break;
 8002e74:	e009      	b.n	8002e8a <initAccel+0xba>
		case 8:
			tempRegValue |= (0x3 << 3);
 8002e76:	79fb      	ldrb	r3, [r7, #7]
 8002e78:	f043 0318 	orr.w	r3, r3, #24
 8002e7c:	71fb      	strb	r3, [r7, #7]
			break;
 8002e7e:	e004      	b.n	8002e8a <initAccel+0xba>
		case 16:
			tempRegValue |= (0x1 << 3);
 8002e80:	79fb      	ldrb	r3, [r7, #7]
 8002e82:	f043 0308 	orr.w	r3, r3, #8
 8002e86:	71fb      	strb	r3, [r7, #7]
			break;
 8002e88:	bf00      	nop
		// Otherwise it'll be set to 2g (0x0 << 3)
	}
	if (settings.accel.bandwidth >= 0)
 8002e8a:	f640 6370 	movw	r3, #3696	; 0xe70
 8002e8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e92:	7f1b      	ldrb	r3, [r3, #28]
 8002e94:	b25b      	sxtb	r3, r3
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	db0f      	blt.n	8002eba <initAccel+0xea>
	{
		tempRegValue |= (1<<2); // Set BW_SCAL_ODR
 8002e9a:	79fb      	ldrb	r3, [r7, #7]
 8002e9c:	f043 0304 	orr.w	r3, r3, #4
 8002ea0:	71fb      	strb	r3, [r7, #7]
		tempRegValue |= (settings.accel.bandwidth & 0x03);
 8002ea2:	f640 6370 	movw	r3, #3696	; 0xe70
 8002ea6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002eaa:	7f1b      	ldrb	r3, [r3, #28]
 8002eac:	f003 0303 	and.w	r3, r3, #3
 8002eb0:	b2da      	uxtb	r2, r3
 8002eb2:	79fb      	ldrb	r3, [r7, #7]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG6_XL, tempRegValue);
 8002eba:	79fb      	ldrb	r3, [r7, #7]
 8002ebc:	f04f 0020 	mov.w	r0, #32
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	f7ff fefd 	bl	8002cc0 <xgWriteByte>
	// [HR][DCF1][DCF0][0][0][FDS][0][HPIS1]
	// HR - High resolution mode (0: disable, 1: enable)
	// DCF[1:0] - Digital filter cutoff frequency
	// FDS - Filtered data selection
	// HPIS1 - HPF enabled for interrupt function
	tempRegValue = 0;
 8002ec6:	f04f 0300 	mov.w	r3, #0
 8002eca:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.highResEnable)
 8002ecc:	f640 6370 	movw	r3, #3696	; 0xe70
 8002ed0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ed4:	7f5b      	ldrb	r3, [r3, #29]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d011      	beq.n	8002efe <initAccel+0x12e>
	{
		tempRegValue |= (1<<7); // Set HR bit
 8002eda:	79fb      	ldrb	r3, [r7, #7]
 8002edc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002ee0:	71fb      	strb	r3, [r7, #7]
		tempRegValue |= (settings.accel.highResBandwidth & 0x3) << 5;
 8002ee2:	f640 6370 	movw	r3, #3696	; 0xe70
 8002ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002eea:	7f9b      	ldrb	r3, [r3, #30]
 8002eec:	f003 0303 	and.w	r3, r3, #3
 8002ef0:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8002ef4:	b2da      	uxtb	r2, r3
 8002ef6:	79fb      	ldrb	r3, [r7, #7]
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	b2db      	uxtb	r3, r3
 8002efc:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG7_XL, tempRegValue);
 8002efe:	79fb      	ldrb	r3, [r7, #7]
 8002f00:	f04f 0021 	mov.w	r0, #33	; 0x21
 8002f04:	4619      	mov	r1, r3
 8002f06:	f7ff fedb 	bl	8002cc0 <xgWriteByte>
}
 8002f0a:	f107 0708 	add.w	r7, r7, #8
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop

08002f14 <initMag>:

void initMag(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 8002f1a:	f04f 0300 	mov.w	r3, #0
 8002f1e:	71fb      	strb	r3, [r7, #7]
	// OM[1:0] - X & Y axes op mode selection
	//	00:low-power, 01:medium performance
	//	10: high performance, 11:ultra-high performance
	// DO[2:0] - Output data rate selection
	// ST - Self-test enable
	if (settings.mag.tempCompensationEnable) tempRegValue |= (1<<7);
 8002f20:	f640 6370 	movw	r3, #3696	; 0xe70
 8002f24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f28:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d003      	beq.n	8002f38 <initMag+0x24>
 8002f30:	79fb      	ldrb	r3, [r7, #7]
 8002f32:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002f36:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.XYPerformance & 0x3) << 5;
 8002f38:	f640 6370 	movw	r3, #3696	; 0xe70
 8002f3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f40:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002f44:	f003 0303 	and.w	r3, r3, #3
 8002f48:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8002f4c:	b2da      	uxtb	r2, r3
 8002f4e:	79fb      	ldrb	r3, [r7, #7]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.sampleRate & 0x7) << 2;
 8002f56:	f640 6370 	movw	r3, #3696	; 0xe70
 8002f5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f5e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002f62:	f003 0307 	and.w	r3, r3, #7
 8002f66:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002f6a:	b2da      	uxtb	r2, r3
 8002f6c:	79fb      	ldrb	r3, [r7, #7]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG1_M, tempRegValue);
 8002f74:	79fb      	ldrb	r3, [r7, #7]
 8002f76:	f04f 0020 	mov.w	r0, #32
 8002f7a:	4619      	mov	r1, r3
 8002f7c:	f000 f86a 	bl	8003054 <mWriteByte>
	// CTRL_REG2_M (Default value 0x00)
	// [0][FS1][FS0][0][REBOOT][SOFT_RST][0][0]
	// FS[1:0] - Full-scale configuration
	// REBOOT - Reboot memory content (0:normal, 1:reboot)
	// SOFT_RST - Reset config and user registers (0:default, 1:reset)
	tempRegValue = 0;
 8002f80:	f04f 0300 	mov.w	r3, #0
 8002f84:	71fb      	strb	r3, [r7, #7]
	switch (settings.mag.scale)
 8002f86:	f640 6370 	movw	r3, #3696	; 0xe70
 8002f8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f92:	2b0c      	cmp	r3, #12
 8002f94:	d008      	beq.n	8002fa8 <initMag+0x94>
 8002f96:	2b10      	cmp	r3, #16
 8002f98:	d00b      	beq.n	8002fb2 <initMag+0x9e>
 8002f9a:	2b08      	cmp	r3, #8
 8002f9c:	d10e      	bne.n	8002fbc <initMag+0xa8>
	{
	case 8:
		tempRegValue |= (0x1 << 5);
 8002f9e:	79fb      	ldrb	r3, [r7, #7]
 8002fa0:	f043 0320 	orr.w	r3, r3, #32
 8002fa4:	71fb      	strb	r3, [r7, #7]
		break;
 8002fa6:	e009      	b.n	8002fbc <initMag+0xa8>
	case 12:
		tempRegValue |= (0x2 << 5);
 8002fa8:	79fb      	ldrb	r3, [r7, #7]
 8002faa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002fae:	71fb      	strb	r3, [r7, #7]
		break;
 8002fb0:	e004      	b.n	8002fbc <initMag+0xa8>
	case 16:
		tempRegValue |= (0x3 << 5);
 8002fb2:	79fb      	ldrb	r3, [r7, #7]
 8002fb4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002fb8:	71fb      	strb	r3, [r7, #7]
		break;
 8002fba:	bf00      	nop
	// Otherwise we'll default to 4 gauss (00)
	}
	mWriteByte(CTRL_REG2_M, tempRegValue); // +/-4Gauss
 8002fbc:	79fb      	ldrb	r3, [r7, #7]
 8002fbe:	f04f 0021 	mov.w	r0, #33	; 0x21
 8002fc2:	4619      	mov	r1, r3
 8002fc4:	f000 f846 	bl	8003054 <mWriteByte>
	// LP - Low-power mode cofiguration (1:enable)
	// SIM - SPI mode selection (0:write-only, 1:read/write enable)
	// MD[1:0] - Operating mode
	//	00:continuous conversion, 01:single-conversion,
	//  10,11: Power-down
	tempRegValue = 0;
 8002fc8:	f04f 0300 	mov.w	r3, #0
 8002fcc:	71fb      	strb	r3, [r7, #7]
	if (settings.mag.lowPowerEnable) tempRegValue |= (1<<5);
 8002fce:	f640 6370 	movw	r3, #3696	; 0xe70
 8002fd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002fd6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d003      	beq.n	8002fe6 <initMag+0xd2>
 8002fde:	79fb      	ldrb	r3, [r7, #7]
 8002fe0:	f043 0320 	orr.w	r3, r3, #32
 8002fe4:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.operatingMode & 0x3);
 8002fe6:	f640 6370 	movw	r3, #3696	; 0xe70
 8002fea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002fee:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	f003 0303 	and.w	r3, r3, #3
 8002ff8:	b2da      	uxtb	r2, r3
 8002ffa:	79fb      	ldrb	r3, [r7, #7]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG3_M, tempRegValue); // Continuous conversion mode
 8003002:	79fb      	ldrb	r3, [r7, #7]
 8003004:	f04f 0022 	mov.w	r0, #34	; 0x22
 8003008:	4619      	mov	r1, r3
 800300a:	f000 f823 	bl	8003054 <mWriteByte>
	// [0][0][0][0][OMZ1][OMZ0][BLE][0]
	// OMZ[1:0] - Z-axis operative mode selection
	//	00:low-power mode, 01:medium performance
	//	10:high performance, 10:ultra-high performance
	// BLE - Big/little endian data
	tempRegValue = 0;
 800300e:	f04f 0300 	mov.w	r3, #0
 8003012:	71fb      	strb	r3, [r7, #7]
	tempRegValue = (settings.mag.ZPerformance & 0x3) << 2;
 8003014:	f640 6370 	movw	r3, #3696	; 0xe70
 8003018:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800301c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003020:	f003 0303 	and.w	r3, r3, #3
 8003024:	b2db      	uxtb	r3, r3
 8003026:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800302a:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG4_M, tempRegValue);
 800302c:	79fb      	ldrb	r3, [r7, #7]
 800302e:	f04f 0023 	mov.w	r0, #35	; 0x23
 8003032:	4619      	mov	r1, r3
 8003034:	f000 f80e 	bl	8003054 <mWriteByte>

	// CTRL_REG5_M (Default value: 0x00)
	// [0][BDU][0][0][0][0][0][0]
	// BDU - Block data update for magnetic data
	//	0:continuous, 1:not updated until MSB/LSB are read
	tempRegValue = 0;
 8003038:	f04f 0300 	mov.w	r3, #0
 800303c:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG5_M, tempRegValue);
 800303e:	79fb      	ldrb	r3, [r7, #7]
 8003040:	f04f 0024 	mov.w	r0, #36	; 0x24
 8003044:	4619      	mov	r1, r3
 8003046:	f000 f805 	bl	8003054 <mWriteByte>
}
 800304a:	f107 0708 	add.w	r7, r7, #8
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop

08003054 <mWriteByte>:

void mWriteByte(uint8_t subAddress, uint8_t data)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0
 800305a:	4602      	mov	r2, r0
 800305c:	460b      	mov	r3, r1
 800305e:	71fa      	strb	r2, [r7, #7]
 8003060:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, write a byte using the
	// accelerometer-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8003062:	f640 6370 	movw	r3, #3696	; 0xe70
 8003066:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800306a:	781b      	ldrb	r3, [r3, #0]
 800306c:	2b01      	cmp	r3, #1
 800306e:	d10c      	bne.n	800308a <mWriteByte+0x36>
	{
		return I2CwriteByte(_mAddress, subAddress, data);
 8003070:	f640 63b4 	movw	r3, #3764	; 0xeb4
 8003074:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003078:	7819      	ldrb	r1, [r3, #0]
 800307a:	79fa      	ldrb	r2, [r7, #7]
 800307c:	79bb      	ldrb	r3, [r7, #6]
 800307e:	4608      	mov	r0, r1
 8003080:	4611      	mov	r1, r2
 8003082:	461a      	mov	r2, r3
 8003084:	f7ff fe3a 	bl	8002cfc <I2CwriteByte>
 8003088:	bf00      	nop
	}
}
 800308a:	f107 0708 	add.w	r7, r7, #8
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop

08003094 <enableFIFO>:

void enableFIFO(bool enable)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0
 800309a:	4603      	mov	r3, r0
 800309c:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = xgReadByte(CTRL_REG9);
 800309e:	f04f 0023 	mov.w	r0, #35	; 0x23
 80030a2:	f7ff fd1d 	bl	8002ae0 <xgReadByte>
 80030a6:	4603      	mov	r3, r0
 80030a8:	73fb      	strb	r3, [r7, #15]
	if(enable)
 80030aa:	79fb      	ldrb	r3, [r7, #7]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d004      	beq.n	80030ba <enableFIFO+0x26>
	{
		temp |= (1<<1);
 80030b0:	7bfb      	ldrb	r3, [r7, #15]
 80030b2:	f043 0302 	orr.w	r3, r3, #2
 80030b6:	73fb      	strb	r3, [r7, #15]
 80030b8:	e003      	b.n	80030c2 <enableFIFO+0x2e>
	}
	else
	{
		temp &= ~(1<<1);
 80030ba:	7bfb      	ldrb	r3, [r7, #15]
 80030bc:	f023 0302 	bic.w	r3, r3, #2
 80030c0:	73fb      	strb	r3, [r7, #15]
	}

	xgWriteByte(CTRL_REG9, temp);
 80030c2:	7bfb      	ldrb	r3, [r7, #15]
 80030c4:	f04f 0023 	mov.w	r0, #35	; 0x23
 80030c8:	4619      	mov	r1, r3
 80030ca:	f7ff fdf9 	bl	8002cc0 <xgWriteByte>
}
 80030ce:	f107 0710 	add.w	r7, r7, #16
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop

080030d8 <setFIFO>:

void setFIFO(fifoMode_type fifoMode, uint8_t fifoThs)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	4602      	mov	r2, r0
 80030e0:	460b      	mov	r3, r1
 80030e2:	71fa      	strb	r2, [r7, #7]
 80030e4:	71bb      	strb	r3, [r7, #6]
	// Limit threshold - 0x1F (31) is the maximum. If more than that was asked
	// limit it to the maximum.
	uint8_t threshold = fifoThs <= 0x1F ? fifoThs : 0x1F;
 80030e6:	79bb      	ldrb	r3, [r7, #6]
 80030e8:	2b1f      	cmp	r3, #31
 80030ea:	bf28      	it	cs
 80030ec:	231f      	movcs	r3, #31
 80030ee:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(FIFO_CTRL, ((fifoMode & 0x7) << 5) | (threshold & 0x1F));
 80030f0:	79fb      	ldrb	r3, [r7, #7]
 80030f2:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80030f6:	b2da      	uxtb	r2, r3
 80030f8:	7bfb      	ldrb	r3, [r7, #15]
 80030fa:	f003 031f 	and.w	r3, r3, #31
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	4313      	orrs	r3, r2
 8003102:	b2db      	uxtb	r3, r3
 8003104:	b2db      	uxtb	r3, r3
 8003106:	f04f 002e 	mov.w	r0, #46	; 0x2e
 800310a:	4619      	mov	r1, r3
 800310c:	f7ff fdd8 	bl	8002cc0 <xgWriteByte>
}
 8003110:	f107 0710 	add.w	r7, r7, #16
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}

08003118 <calibrate>:

void calibrate(bool autoCalc)
{
 8003118:	b5b0      	push	{r4, r5, r7, lr}
 800311a:	b08c      	sub	sp, #48	; 0x30
 800311c:	af00      	add	r7, sp, #0
 800311e:	4603      	mov	r3, r0
 8003120:	71fb      	strb	r3, [r7, #7]
	uint8_t data[6] = {0, 0, 0, 0, 0, 0};
 8003122:	f04f 0300 	mov.w	r3, #0
 8003126:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 800312a:	f04f 0300 	mov.w	r3, #0
 800312e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8003132:	f04f 0300 	mov.w	r3, #0
 8003136:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800313a:	f04f 0300 	mov.w	r3, #0
 800313e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003142:	f04f 0300 	mov.w	r3, #0
 8003146:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 800314a:	f04f 0300 	mov.w	r3, #0
 800314e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t samples = 0;
 8003152:	f04f 0300 	mov.w	r3, #0
 8003156:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	int ii;
	int32_t aBiasRawTemp[3] = {0, 0, 0};
 800315a:	f04f 0300 	mov.w	r3, #0
 800315e:	61bb      	str	r3, [r7, #24]
 8003160:	f04f 0300 	mov.w	r3, #0
 8003164:	61fb      	str	r3, [r7, #28]
 8003166:	f04f 0300 	mov.w	r3, #0
 800316a:	623b      	str	r3, [r7, #32]
	int32_t gBiasRawTemp[3] = {0, 0, 0};
 800316c:	f04f 0300 	mov.w	r3, #0
 8003170:	60fb      	str	r3, [r7, #12]
 8003172:	f04f 0300 	mov.w	r3, #0
 8003176:	613b      	str	r3, [r7, #16]
 8003178:	f04f 0300 	mov.w	r3, #0
 800317c:	617b      	str	r3, [r7, #20]

	// Turn on FIFO and set threshold to 32 samples
	enableFIFO(TRUE);
 800317e:	f04f 0001 	mov.w	r0, #1
 8003182:	f7ff ff87 	bl	8003094 <enableFIFO>
	setFIFO(FIFO_THS, 0x1F);
 8003186:	f04f 0001 	mov.w	r0, #1
 800318a:	f04f 011f 	mov.w	r1, #31
 800318e:	f7ff ffa3 	bl	80030d8 <setFIFO>
	/*while (samples < 29)
	{*/
		samples = (xgReadByte(FIFO_SRC) & 0x3F); // Read number of stored samples
 8003192:	f04f 002f 	mov.w	r0, #47	; 0x2f
 8003196:	f7ff fca3 	bl	8002ae0 <xgReadByte>
 800319a:	4603      	mov	r3, r0
 800319c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80031a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		//samples = 10;
	//}
	for(ii = 0; ii < samples ; ii++)
 80031a4:	f04f 0300 	mov.w	r3, #0
 80031a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031aa:	e059      	b.n	8003260 <calibrate+0x148>
	{	// Read the gyro data stored in the FIFO
		readGyro1();
 80031ac:	f000 f916 	bl	80033dc <readGyro1>
		gBiasRawTemp[0] += gx;
 80031b0:	68fa      	ldr	r2, [r7, #12]
 80031b2:	f241 4380 	movw	r3, #5248	; 0x1480
 80031b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031ba:	881b      	ldrh	r3, [r3, #0]
 80031bc:	b21b      	sxth	r3, r3
 80031be:	18d3      	adds	r3, r2, r3
 80031c0:	60fb      	str	r3, [r7, #12]
		gBiasRawTemp[1] += gy;
 80031c2:	693a      	ldr	r2, [r7, #16]
 80031c4:	f640 63a0 	movw	r3, #3744	; 0xea0
 80031c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031cc:	881b      	ldrh	r3, [r3, #0]
 80031ce:	b21b      	sxth	r3, r3
 80031d0:	18d3      	adds	r3, r2, r3
 80031d2:	613b      	str	r3, [r7, #16]
		gBiasRawTemp[2] += gz;
 80031d4:	697a      	ldr	r2, [r7, #20]
 80031d6:	f241 4300 	movw	r3, #5120	; 0x1400
 80031da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031de:	881b      	ldrh	r3, [r3, #0]
 80031e0:	b21b      	sxth	r3, r3
 80031e2:	18d3      	adds	r3, r2, r3
 80031e4:	617b      	str	r3, [r7, #20]

		readAccel1();
 80031e6:	f000 f99b 	bl	8003520 <readAccel1>
		aBiasRawTemp[0] += ax;
 80031ea:	69ba      	ldr	r2, [r7, #24]
 80031ec:	f640 63ae 	movw	r3, #3758	; 0xeae
 80031f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031f4:	881b      	ldrh	r3, [r3, #0]
 80031f6:	b21b      	sxth	r3, r3
 80031f8:	18d3      	adds	r3, r2, r3
 80031fa:	61bb      	str	r3, [r7, #24]
		aBiasRawTemp[1] += ay;
 80031fc:	69fa      	ldr	r2, [r7, #28]
 80031fe:	f241 4382 	movw	r3, #5250	; 0x1482
 8003202:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003206:	881b      	ldrh	r3, [r3, #0]
 8003208:	b21b      	sxth	r3, r3
 800320a:	18d3      	adds	r3, r2, r3
 800320c:	61fb      	str	r3, [r7, #28]
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
 800320e:	6a3c      	ldr	r4, [r7, #32]
 8003210:	f640 63a2 	movw	r3, #3746	; 0xea2
 8003214:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003218:	881b      	ldrh	r3, [r3, #0]
 800321a:	b21d      	sxth	r5, r3
 800321c:	f640 63b0 	movw	r3, #3760	; 0xeb0
 8003220:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4618      	mov	r0, r3
 8003228:	f006 f8cc 	bl	80093c4 <__aeabi_f2d>
 800322c:	4602      	mov	r2, r0
 800322e:	460b      	mov	r3, r1
 8003230:	f04f 0000 	mov.w	r0, #0
 8003234:	f04f 0100 	mov.w	r1, #0
 8003238:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800323c:	f006 fa40 	bl	80096c0 <__aeabi_ddiv>
 8003240:	4602      	mov	r2, r0
 8003242:	460b      	mov	r3, r1
 8003244:	4610      	mov	r0, r2
 8003246:	4619      	mov	r1, r3
 8003248:	f006 fb22 	bl	8009890 <__aeabi_d2iz>
 800324c:	4603      	mov	r3, r0
 800324e:	b29b      	uxth	r3, r3
 8003250:	b21b      	sxth	r3, r3
 8003252:	1aeb      	subs	r3, r5, r3
 8003254:	18e3      	adds	r3, r4, r3
 8003256:	623b      	str	r3, [r7, #32]
	/*while (samples < 29)
	{*/
		samples = (xgReadByte(FIFO_SRC) & 0x3F); // Read number of stored samples
		//samples = 10;
	//}
	for(ii = 0; ii < samples ; ii++)
 8003258:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800325a:	f103 0301 	add.w	r3, r3, #1
 800325e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003260:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8003264:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003266:	429a      	cmp	r2, r3
 8003268:	dca0      	bgt.n	80031ac <calibrate+0x94>
		readAccel1();
		aBiasRawTemp[0] += ax;
		aBiasRawTemp[1] += ay;
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
	}
	for (ii = 0; ii < samples/*3*/; ii++)
 800326a:	f04f 0300 	mov.w	r3, #0
 800326e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003270:	e055      	b.n	800331e <calibrate+0x206>
	{
		gBiasRaw[ii] = gBiasRawTemp[ii] / samples;
 8003272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003274:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003278:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800327c:	18d3      	adds	r3, r2, r3
 800327e:	f853 2c24 	ldr.w	r2, [r3, #-36]
 8003282:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003286:	fb92 f3f3 	sdiv	r3, r2, r3
 800328a:	b299      	uxth	r1, r3
 800328c:	f640 7324 	movw	r3, #3876	; 0xf24
 8003290:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003294:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003296:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		gBias[ii] = calcGyro(gBiasRaw[ii]);
 800329a:	f640 7324 	movw	r3, #3876	; 0xf24
 800329e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80032a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032a4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80032a8:	b21b      	sxth	r3, r3
 80032aa:	4618      	mov	r0, r3
 80032ac:	f000 fea6 	bl	8003ffc <calcGyro>
 80032b0:	4602      	mov	r2, r0
 80032b2:	f241 4370 	movw	r3, #5232	; 0x1470
 80032b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80032ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80032bc:	ea4f 0181 	mov.w	r1, r1, lsl #2
 80032c0:	185b      	adds	r3, r3, r1
 80032c2:	601a      	str	r2, [r3, #0]
		aBiasRaw[ii] = aBiasRawTemp[ii] / samples;
 80032c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80032ca:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80032ce:	18d3      	adds	r3, r2, r3
 80032d0:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80032d4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80032d8:	fb92 f3f3 	sdiv	r3, r2, r3
 80032dc:	b299      	uxth	r1, r3
 80032de:	f241 33dc 	movw	r3, #5084	; 0x13dc
 80032e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80032e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032e8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		aBias[ii] = calcAccel(aBiasRaw[ii]);
 80032ec:	f241 33dc 	movw	r3, #5084	; 0x13dc
 80032f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80032f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032f6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80032fa:	b21b      	sxth	r3, r3
 80032fc:	4618      	mov	r0, r3
 80032fe:	f000 fe99 	bl	8004034 <calcAccel>
 8003302:	4602      	mov	r2, r0
 8003304:	f640 53f4 	movw	r3, #3572	; 0xdf4
 8003308:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800330c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800330e:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8003312:	185b      	adds	r3, r3, r1
 8003314:	601a      	str	r2, [r3, #0]
		readAccel1();
		aBiasRawTemp[0] += ax;
		aBiasRawTemp[1] += ay;
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
	}
	for (ii = 0; ii < samples/*3*/; ii++)
 8003316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003318:	f103 0301 	add.w	r3, r3, #1
 800331c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800331e:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8003322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003324:	429a      	cmp	r2, r3
 8003326:	dca4      	bgt.n	8003272 <calibrate+0x15a>
		gBias[ii] = calcGyro(gBiasRaw[ii]);
		aBiasRaw[ii] = aBiasRawTemp[ii] / samples;
		aBias[ii] = calcAccel(aBiasRaw[ii]);
	}

	enableFIFO(FALSE);
 8003328:	f04f 0000 	mov.w	r0, #0
 800332c:	f7ff feb2 	bl	8003094 <enableFIFO>
	setFIFO(FIFO_OFF, 0x00);
 8003330:	f04f 0000 	mov.w	r0, #0
 8003334:	f04f 0100 	mov.w	r1, #0
 8003338:	f7ff fece 	bl	80030d8 <setFIFO>

	if (autoCalc) _autoCalc = TRUE;
 800333c:	79fb      	ldrb	r3, [r7, #7]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d006      	beq.n	8003350 <calibrate+0x238>
 8003342:	f640 6398 	movw	r3, #3736	; 0xe98
 8003346:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800334a:	f04f 0201 	mov.w	r2, #1
 800334e:	701a      	strb	r2, [r3, #0]
}
 8003350:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8003354:	46bd      	mov	sp, r7
 8003356:	bdb0      	pop	{r4, r5, r7, pc}

08003358 <xgReadBytes>:


void xgReadBytes(uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
 800335e:	6039      	str	r1, [r7, #0]
 8003360:	4613      	mov	r3, r2
 8003362:	4602      	mov	r2, r0
 8003364:	71fa      	strb	r2, [r7, #7]
 8003366:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, read multiple bytes using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8003368:	f640 6370 	movw	r3, #3696	; 0xe70
 800336c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	2b01      	cmp	r3, #1
 8003374:	d10c      	bne.n	8003390 <xgReadBytes+0x38>
		I2CreadBytes(_xgAddress, subAddress, dest, count);
 8003376:	f640 731c 	movw	r3, #3868	; 0xf1c
 800337a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800337e:	7819      	ldrb	r1, [r3, #0]
 8003380:	79fa      	ldrb	r2, [r7, #7]
 8003382:	79bb      	ldrb	r3, [r7, #6]
 8003384:	4608      	mov	r0, r1
 8003386:	4611      	mov	r1, r2
 8003388:	683a      	ldr	r2, [r7, #0]
 800338a:	f000 fa51 	bl	8003830 <I2CreadBytes>
 800338e:	e012      	b.n	80033b6 <xgReadBytes+0x5e>
		//I2CreadBytes1(_xgAddress, subAddress, dest, count);
	else if (settings.device.commInterface == IMU_MODE_SPI)
 8003390:	f640 6370 	movw	r3, #3696	; 0xe70
 8003394:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d10b      	bne.n	80033b6 <xgReadBytes+0x5e>
		SPIreadBytes(_xgAddress, subAddress, dest, count);
 800339e:	f640 731c 	movw	r3, #3868	; 0xf1c
 80033a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033a6:	7819      	ldrb	r1, [r3, #0]
 80033a8:	79fa      	ldrb	r2, [r7, #7]
 80033aa:	79bb      	ldrb	r3, [r7, #6]
 80033ac:	4608      	mov	r0, r1
 80033ae:	4611      	mov	r1, r2
 80033b0:	683a      	ldr	r2, [r7, #0]
 80033b2:	f000 f805 	bl	80033c0 <SPIreadBytes>
}
 80033b6:	f107 0708 	add.w	r7, r7, #8
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop

080033c0 <SPIreadBytes>:

void SPIreadBytes(uint8_t csPin, uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	603a      	str	r2, [r7, #0]
 80033c8:	4602      	mov	r2, r0
 80033ca:	71fa      	strb	r2, [r7, #7]
 80033cc:	460a      	mov	r2, r1
 80033ce:	71ba      	strb	r2, [r7, #6]
 80033d0:	717b      	strb	r3, [r7, #5]
	;
}
 80033d2:	f107 070c 	add.w	r7, r7, #12
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bc80      	pop	{r7}
 80033da:	4770      	bx	lr

080033dc <readGyro1>:

void readGyro1(void)
{
 80033dc:	b590      	push	{r4, r7, lr}
 80033de:	b083      	sub	sp, #12
 80033e0:	af00      	add	r7, sp, #0
	uint8_t i = 0; //licznik dla czytania
 80033e2:	f04f 0300 	mov.w	r3, #0
 80033e6:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_G;
 80033e8:	f04f 0318 	mov.w	r3, #24
 80033ec:	71bb      	strb	r3, [r7, #6]


	while(i < 6)
 80033ee:	e024      	b.n	800343a <readGyro1+0x5e>
	{
		subAddr = OUT_X_L_G;
 80033f0:	f04f 0318 	mov.w	r3, #24
 80033f4:	71bb      	strb	r3, [r7, #6]
		subAddr = subAddr + i;
 80033f6:	79ba      	ldrb	r2, [r7, #6]
 80033f8:	79fb      	ldrb	r3, [r7, #7]
 80033fa:	18d3      	adds	r3, r2, r3
 80033fc:	71bb      	strb	r3, [r7, #6]
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
 80033fe:	79fc      	ldrb	r4, [r7, #7]
 8003400:	f640 731c 	movw	r3, #3868	; 0xf1c
 8003404:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003408:	781a      	ldrb	r2, [r3, #0]
 800340a:	79bb      	ldrb	r3, [r7, #6]
 800340c:	4610      	mov	r0, r2
 800340e:	4619      	mov	r1, r3
 8003410:	f04f 0200 	mov.w	r2, #0
 8003414:	f04f 0300 	mov.w	r3, #0
 8003418:	f000 fa0a 	bl	8003830 <I2CreadBytes>
 800341c:	4603      	mov	r3, r0
 800341e:	461a      	mov	r2, r3
 8003420:	f107 0108 	add.w	r1, r7, #8
 8003424:	190b      	adds	r3, r1, r4
 8003426:	f803 2c08 	strb.w	r2, [r3, #-8]
		delay(DELAY);
 800342a:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 800342e:	f7ff fa73 	bl	8002918 <delay>
		i++;
 8003432:	79fb      	ldrb	r3, [r7, #7]
 8003434:	f103 0301 	add.w	r3, r3, #1
 8003438:	71fb      	strb	r3, [r7, #7]
	uint8_t i = 0; //licznik dla czytania
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_G;


	while(i < 6)
 800343a:	79fb      	ldrb	r3, [r7, #7]
 800343c:	2b05      	cmp	r3, #5
 800343e:	d9d7      	bls.n	80033f0 <readGyro1+0x14>
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
		delay(DELAY);
		i++;
	}

	gx = ((int8_t)temp[1] << 8) | (int8_t)temp[0]; // Store x-axis values into gx
 8003440:	787b      	ldrb	r3, [r7, #1]
 8003442:	b2db      	uxtb	r3, r3
 8003444:	b25b      	sxtb	r3, r3
 8003446:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800344a:	b29a      	uxth	r2, r3
 800344c:	783b      	ldrb	r3, [r7, #0]
 800344e:	b2db      	uxtb	r3, r3
 8003450:	b25b      	sxtb	r3, r3
 8003452:	b29b      	uxth	r3, r3
 8003454:	4313      	orrs	r3, r2
 8003456:	b29a      	uxth	r2, r3
 8003458:	f241 4380 	movw	r3, #5248	; 0x1480
 800345c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003460:	801a      	strh	r2, [r3, #0]

	gy = (temp[3] << 8) | temp[2]; // Store y-axis values into gy
 8003462:	78fb      	ldrb	r3, [r7, #3]
 8003464:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003468:	b29a      	uxth	r2, r3
 800346a:	78bb      	ldrb	r3, [r7, #2]
 800346c:	4313      	orrs	r3, r2
 800346e:	b29a      	uxth	r2, r3
 8003470:	f640 63a0 	movw	r3, #3744	; 0xea0
 8003474:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003478:	801a      	strh	r2, [r3, #0]

	gz = (temp[5] << 8) | temp[4]; // Store z-axis values into gz
 800347a:	797b      	ldrb	r3, [r7, #5]
 800347c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003480:	b29a      	uxth	r2, r3
 8003482:	793b      	ldrb	r3, [r7, #4]
 8003484:	4313      	orrs	r3, r2
 8003486:	b29a      	uxth	r2, r3
 8003488:	f241 4300 	movw	r3, #5120	; 0x1400
 800348c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003490:	801a      	strh	r2, [r3, #0]



	if (_autoCalc) //kalibracja
 8003492:	f640 6398 	movw	r3, #3736	; 0xe98
 8003496:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d03b      	beq.n	8003518 <readGyro1+0x13c>
	{
		gx -= gBiasRaw[X_AXIS];
 80034a0:	f241 4380 	movw	r3, #5248	; 0x1480
 80034a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034a8:	881b      	ldrh	r3, [r3, #0]
 80034aa:	b29a      	uxth	r2, r3
 80034ac:	f640 7324 	movw	r3, #3876	; 0xf24
 80034b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034b4:	881b      	ldrh	r3, [r3, #0]
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	1ad3      	subs	r3, r2, r3
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	b29a      	uxth	r2, r3
 80034be:	f241 4380 	movw	r3, #5248	; 0x1480
 80034c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034c6:	801a      	strh	r2, [r3, #0]
		gy -= gBiasRaw[Y_AXIS];
 80034c8:	f640 63a0 	movw	r3, #3744	; 0xea0
 80034cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034d0:	881b      	ldrh	r3, [r3, #0]
 80034d2:	b29a      	uxth	r2, r3
 80034d4:	f640 7324 	movw	r3, #3876	; 0xf24
 80034d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034dc:	885b      	ldrh	r3, [r3, #2]
 80034de:	b29b      	uxth	r3, r3
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	b29a      	uxth	r2, r3
 80034e6:	f640 63a0 	movw	r3, #3744	; 0xea0
 80034ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034ee:	801a      	strh	r2, [r3, #0]
		gz -= gBiasRaw[Z_AXIS];
 80034f0:	f241 4300 	movw	r3, #5120	; 0x1400
 80034f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034f8:	881b      	ldrh	r3, [r3, #0]
 80034fa:	b29a      	uxth	r2, r3
 80034fc:	f640 7324 	movw	r3, #3876	; 0xf24
 8003500:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003504:	889b      	ldrh	r3, [r3, #4]
 8003506:	b29b      	uxth	r3, r3
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	b29b      	uxth	r3, r3
 800350c:	b29a      	uxth	r2, r3
 800350e:	f241 4300 	movw	r3, #5120	; 0x1400
 8003512:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003516:	801a      	strh	r2, [r3, #0]
	}
	/*gx = calcGyro(gx);
	gy = calcGyro(gy);
	gz = calcGyro(gz);*/
}
 8003518:	f107 070c 	add.w	r7, r7, #12
 800351c:	46bd      	mov	sp, r7
 800351e:	bd90      	pop	{r4, r7, pc}

08003520 <readAccel1>:

void readAccel1(void)
{
 8003520:	b590      	push	{r4, r7, lr}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
	uint8_t i = 0; //licznik dla czytania
 8003526:	f04f 0300 	mov.w	r3, #0
 800352a:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;
 800352c:	f04f 0328 	mov.w	r3, #40	; 0x28
 8003530:	71bb      	strb	r3, [r7, #6]

	while(i < 6)
 8003532:	e020      	b.n	8003576 <readAccel1+0x56>
	{
		subAddr = OUT_X_L_XL;
 8003534:	f04f 0328 	mov.w	r3, #40	; 0x28
 8003538:	71bb      	strb	r3, [r7, #6]
		subAddr = subAddr + i;
 800353a:	79ba      	ldrb	r2, [r7, #6]
 800353c:	79fb      	ldrb	r3, [r7, #7]
 800353e:	18d3      	adds	r3, r2, r3
 8003540:	71bb      	strb	r3, [r7, #6]
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
 8003542:	79fc      	ldrb	r4, [r7, #7]
 8003544:	f640 731c 	movw	r3, #3868	; 0xf1c
 8003548:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800354c:	781a      	ldrb	r2, [r3, #0]
 800354e:	79bb      	ldrb	r3, [r7, #6]
 8003550:	4610      	mov	r0, r2
 8003552:	4619      	mov	r1, r3
 8003554:	f04f 0200 	mov.w	r2, #0
 8003558:	f04f 0300 	mov.w	r3, #0
 800355c:	f000 f968 	bl	8003830 <I2CreadBytes>
 8003560:	4603      	mov	r3, r0
 8003562:	461a      	mov	r2, r3
 8003564:	f107 0108 	add.w	r1, r7, #8
 8003568:	190b      	adds	r3, r1, r4
 800356a:	f803 2c08 	strb.w	r2, [r3, #-8]
		i++;
 800356e:	79fb      	ldrb	r3, [r7, #7]
 8003570:	f103 0301 	add.w	r3, r3, #1
 8003574:	71fb      	strb	r3, [r7, #7]
{
	uint8_t i = 0; //licznik dla czytania
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;

	while(i < 6)
 8003576:	79fb      	ldrb	r3, [r7, #7]
 8003578:	2b05      	cmp	r3, #5
 800357a:	d9db      	bls.n	8003534 <readAccel1+0x14>
		subAddr = subAddr + i;
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
		i++;
	}

	ax = (temp[1] << 8) | temp[0]; // Store x-axis values into ax
 800357c:	787b      	ldrb	r3, [r7, #1]
 800357e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003582:	b29a      	uxth	r2, r3
 8003584:	783b      	ldrb	r3, [r7, #0]
 8003586:	4313      	orrs	r3, r2
 8003588:	b29a      	uxth	r2, r3
 800358a:	f640 63ae 	movw	r3, #3758	; 0xeae
 800358e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003592:	801a      	strh	r2, [r3, #0]
	ay = (temp[3] << 8) | temp[2]; // Store y-axis values into ay
 8003594:	78fb      	ldrb	r3, [r7, #3]
 8003596:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800359a:	b29a      	uxth	r2, r3
 800359c:	78bb      	ldrb	r3, [r7, #2]
 800359e:	4313      	orrs	r3, r2
 80035a0:	b29a      	uxth	r2, r3
 80035a2:	f241 4382 	movw	r3, #5250	; 0x1482
 80035a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035aa:	801a      	strh	r2, [r3, #0]
	az = (temp[5] << 8) | temp[4]; // Store z-axis values into az
 80035ac:	797b      	ldrb	r3, [r7, #5]
 80035ae:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80035b2:	b29a      	uxth	r2, r3
 80035b4:	793b      	ldrb	r3, [r7, #4]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	b29a      	uxth	r2, r3
 80035ba:	f640 63a2 	movw	r3, #3746	; 0xea2
 80035be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035c2:	801a      	strh	r2, [r3, #0]

	if (_autoCalc) //kalibracja
 80035c4:	f640 6398 	movw	r3, #3736	; 0xe98
 80035c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035cc:	781b      	ldrb	r3, [r3, #0]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d03b      	beq.n	800364a <readAccel1+0x12a>
	{
		ax -= aBiasRaw[X_AXIS];
 80035d2:	f640 63ae 	movw	r3, #3758	; 0xeae
 80035d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035da:	881b      	ldrh	r3, [r3, #0]
 80035dc:	b29a      	uxth	r2, r3
 80035de:	f241 33dc 	movw	r3, #5084	; 0x13dc
 80035e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035e6:	881b      	ldrh	r3, [r3, #0]
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	1ad3      	subs	r3, r2, r3
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	b29a      	uxth	r2, r3
 80035f0:	f640 63ae 	movw	r3, #3758	; 0xeae
 80035f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035f8:	801a      	strh	r2, [r3, #0]
		ay -= aBiasRaw[Y_AXIS];
 80035fa:	f241 4382 	movw	r3, #5250	; 0x1482
 80035fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003602:	881b      	ldrh	r3, [r3, #0]
 8003604:	b29a      	uxth	r2, r3
 8003606:	f241 33dc 	movw	r3, #5084	; 0x13dc
 800360a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800360e:	885b      	ldrh	r3, [r3, #2]
 8003610:	b29b      	uxth	r3, r3
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	b29b      	uxth	r3, r3
 8003616:	b29a      	uxth	r2, r3
 8003618:	f241 4382 	movw	r3, #5250	; 0x1482
 800361c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003620:	801a      	strh	r2, [r3, #0]
		az -= aBiasRaw[Z_AXIS];
 8003622:	f640 63a2 	movw	r3, #3746	; 0xea2
 8003626:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800362a:	881b      	ldrh	r3, [r3, #0]
 800362c:	b29a      	uxth	r2, r3
 800362e:	f241 33dc 	movw	r3, #5084	; 0x13dc
 8003632:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003636:	889b      	ldrh	r3, [r3, #4]
 8003638:	b29b      	uxth	r3, r3
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	b29b      	uxth	r3, r3
 800363e:	b29a      	uxth	r2, r3
 8003640:	f640 63a2 	movw	r3, #3746	; 0xea2
 8003644:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003648:	801a      	strh	r2, [r3, #0]
	}

	/*ax = calcAccel(ax);
	ay = calcAccel(ay);
	az = calcAccel(az);*/
}
 800364a:	f107 070c 	add.w	r7, r7, #12
 800364e:	46bd      	mov	sp, r7
 8003650:	bd90      	pop	{r4, r7, pc}
 8003652:	bf00      	nop

08003654 <readAccelToSensor>:

void readAccelToSensor(accel *pomiar)
{
 8003654:	b590      	push	{r4, r7, lr}
 8003656:	b085      	sub	sp, #20
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
	uint8_t i = 0; //licznik dla czytania
 800365c:	f04f 0300 	mov.w	r3, #0
 8003660:	73fb      	strb	r3, [r7, #15]
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;
 8003662:	f04f 0328 	mov.w	r3, #40	; 0x28
 8003666:	73bb      	strb	r3, [r7, #14]

	while(i < 6)
 8003668:	e020      	b.n	80036ac <readAccelToSensor+0x58>
	{
		subAddr = OUT_X_L_XL;
 800366a:	f04f 0328 	mov.w	r3, #40	; 0x28
 800366e:	73bb      	strb	r3, [r7, #14]
		subAddr = subAddr + i;
 8003670:	7bba      	ldrb	r2, [r7, #14]
 8003672:	7bfb      	ldrb	r3, [r7, #15]
 8003674:	18d3      	adds	r3, r2, r3
 8003676:	73bb      	strb	r3, [r7, #14]
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
 8003678:	7bfc      	ldrb	r4, [r7, #15]
 800367a:	f640 731c 	movw	r3, #3868	; 0xf1c
 800367e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003682:	781a      	ldrb	r2, [r3, #0]
 8003684:	7bbb      	ldrb	r3, [r7, #14]
 8003686:	4610      	mov	r0, r2
 8003688:	4619      	mov	r1, r3
 800368a:	f04f 0200 	mov.w	r2, #0
 800368e:	f04f 0300 	mov.w	r3, #0
 8003692:	f000 f8cd 	bl	8003830 <I2CreadBytes>
 8003696:	4603      	mov	r3, r0
 8003698:	461a      	mov	r2, r3
 800369a:	f107 0110 	add.w	r1, r7, #16
 800369e:	190b      	adds	r3, r1, r4
 80036a0:	f803 2c08 	strb.w	r2, [r3, #-8]
		i++;
 80036a4:	7bfb      	ldrb	r3, [r7, #15]
 80036a6:	f103 0301 	add.w	r3, r3, #1
 80036aa:	73fb      	strb	r3, [r7, #15]
{
	uint8_t i = 0; //licznik dla czytania
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;

	while(i < 6)
 80036ac:	7bfb      	ldrb	r3, [r7, #15]
 80036ae:	2b05      	cmp	r3, #5
 80036b0:	d9db      	bls.n	800366a <readAccelToSensor+0x16>
		subAddr = subAddr + i;
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
		i++;
	}

	ax = (temp[1] << 8) | temp[0]; // Store x-axis values into ax
 80036b2:	7a7b      	ldrb	r3, [r7, #9]
 80036b4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80036b8:	b29a      	uxth	r2, r3
 80036ba:	7a3b      	ldrb	r3, [r7, #8]
 80036bc:	4313      	orrs	r3, r2
 80036be:	b29a      	uxth	r2, r3
 80036c0:	f640 63ae 	movw	r3, #3758	; 0xeae
 80036c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036c8:	801a      	strh	r2, [r3, #0]
	ay = (temp[3] << 8) | temp[2]; // Store y-axis values into ay
 80036ca:	7afb      	ldrb	r3, [r7, #11]
 80036cc:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80036d0:	b29a      	uxth	r2, r3
 80036d2:	7abb      	ldrb	r3, [r7, #10]
 80036d4:	4313      	orrs	r3, r2
 80036d6:	b29a      	uxth	r2, r3
 80036d8:	f241 4382 	movw	r3, #5250	; 0x1482
 80036dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036e0:	801a      	strh	r2, [r3, #0]
	az = (temp[5] << 8) | temp[4]; // Store z-axis values into az
 80036e2:	7b7b      	ldrb	r3, [r7, #13]
 80036e4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80036e8:	b29a      	uxth	r2, r3
 80036ea:	7b3b      	ldrb	r3, [r7, #12]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	b29a      	uxth	r2, r3
 80036f0:	f640 63a2 	movw	r3, #3746	; 0xea2
 80036f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036f8:	801a      	strh	r2, [r3, #0]

	if (_autoCalc) //kalibracja
 80036fa:	f640 6398 	movw	r3, #3736	; 0xe98
 80036fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003702:	781b      	ldrb	r3, [r3, #0]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d03b      	beq.n	8003780 <readAccelToSensor+0x12c>
	{
		ax -= aBiasRaw[X_AXIS];
 8003708:	f640 63ae 	movw	r3, #3758	; 0xeae
 800370c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003710:	881b      	ldrh	r3, [r3, #0]
 8003712:	b29a      	uxth	r2, r3
 8003714:	f241 33dc 	movw	r3, #5084	; 0x13dc
 8003718:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800371c:	881b      	ldrh	r3, [r3, #0]
 800371e:	b29b      	uxth	r3, r3
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	b29b      	uxth	r3, r3
 8003724:	b29a      	uxth	r2, r3
 8003726:	f640 63ae 	movw	r3, #3758	; 0xeae
 800372a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800372e:	801a      	strh	r2, [r3, #0]
		ay -= aBiasRaw[Y_AXIS];
 8003730:	f241 4382 	movw	r3, #5250	; 0x1482
 8003734:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003738:	881b      	ldrh	r3, [r3, #0]
 800373a:	b29a      	uxth	r2, r3
 800373c:	f241 33dc 	movw	r3, #5084	; 0x13dc
 8003740:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003744:	885b      	ldrh	r3, [r3, #2]
 8003746:	b29b      	uxth	r3, r3
 8003748:	1ad3      	subs	r3, r2, r3
 800374a:	b29b      	uxth	r3, r3
 800374c:	b29a      	uxth	r2, r3
 800374e:	f241 4382 	movw	r3, #5250	; 0x1482
 8003752:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003756:	801a      	strh	r2, [r3, #0]
		az -= aBiasRaw[Z_AXIS];
 8003758:	f640 63a2 	movw	r3, #3746	; 0xea2
 800375c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003760:	881b      	ldrh	r3, [r3, #0]
 8003762:	b29a      	uxth	r2, r3
 8003764:	f241 33dc 	movw	r3, #5084	; 0x13dc
 8003768:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800376c:	889b      	ldrh	r3, [r3, #4]
 800376e:	b29b      	uxth	r3, r3
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	b29b      	uxth	r3, r3
 8003774:	b29a      	uxth	r2, r3
 8003776:	f640 63a2 	movw	r3, #3746	; 0xea2
 800377a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800377e:	801a      	strh	r2, [r3, #0]
	}

	ax = calcAccel(ax);
 8003780:	f640 63ae 	movw	r3, #3758	; 0xeae
 8003784:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003788:	881b      	ldrh	r3, [r3, #0]
 800378a:	b21b      	sxth	r3, r3
 800378c:	4618      	mov	r0, r3
 800378e:	f000 fc51 	bl	8004034 <calcAccel>
 8003792:	ee07 0a90 	vmov	s15, r0
 8003796:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800379a:	ee17 3a90 	vmov	r3, s15
 800379e:	b29a      	uxth	r2, r3
 80037a0:	f640 63ae 	movw	r3, #3758	; 0xeae
 80037a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037a8:	801a      	strh	r2, [r3, #0]
	ay = calcAccel(ay);
 80037aa:	f241 4382 	movw	r3, #5250	; 0x1482
 80037ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037b2:	881b      	ldrh	r3, [r3, #0]
 80037b4:	b21b      	sxth	r3, r3
 80037b6:	4618      	mov	r0, r3
 80037b8:	f000 fc3c 	bl	8004034 <calcAccel>
 80037bc:	ee07 0a90 	vmov	s15, r0
 80037c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80037c4:	ee17 3a90 	vmov	r3, s15
 80037c8:	b29a      	uxth	r2, r3
 80037ca:	f241 4382 	movw	r3, #5250	; 0x1482
 80037ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037d2:	801a      	strh	r2, [r3, #0]
	az = calcAccel(az);
 80037d4:	f640 63a2 	movw	r3, #3746	; 0xea2
 80037d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037dc:	881b      	ldrh	r3, [r3, #0]
 80037de:	b21b      	sxth	r3, r3
 80037e0:	4618      	mov	r0, r3
 80037e2:	f000 fc27 	bl	8004034 <calcAccel>
 80037e6:	ee07 0a90 	vmov	s15, r0
 80037ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80037ee:	ee17 3a90 	vmov	r3, s15
 80037f2:	b29a      	uxth	r2, r3
 80037f4:	f640 63a2 	movw	r3, #3746	; 0xea2
 80037f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037fc:	801a      	strh	r2, [r3, #0]

	pomiar->ax = ax;
 80037fe:	f640 63ae 	movw	r3, #3758	; 0xeae
 8003802:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003806:	881a      	ldrh	r2, [r3, #0]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	801a      	strh	r2, [r3, #0]
	pomiar->ay = ay;
 800380c:	f241 4382 	movw	r3, #5250	; 0x1482
 8003810:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003814:	881a      	ldrh	r2, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	805a      	strh	r2, [r3, #2]
	pomiar->az = az;
 800381a:	f640 63a2 	movw	r3, #3746	; 0xea2
 800381e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003822:	881a      	ldrh	r2, [r3, #0]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	809a      	strh	r2, [r3, #4]
}
 8003828:	f107 0714 	add.w	r7, r7, #20
 800382c:	46bd      	mov	sp, r7
 800382e:	bd90      	pop	{r4, r7, pc}

08003830 <I2CreadBytes>:

uint8_t I2CreadBytes(uint8_t address, uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b08a      	sub	sp, #40	; 0x28
 8003834:	af00      	add	r7, sp, #0
 8003836:	603a      	str	r2, [r7, #0]
 8003838:	4602      	mov	r2, r0
 800383a:	71fa      	strb	r2, [r7, #7]
 800383c:	460a      	mov	r2, r1
 800383e:	71ba      	strb	r2, [r7, #6]
 8003840:	717b      	strb	r3, [r7, #5]
		USIC_CH_TypeDef* I2CRegs = I2C001_Handle0.I2CRegs;
 8003842:	f644 530c 	movw	r3, #19724	; 0x4d0c
 8003846:	f6c0 0301 	movt	r3, #2049	; 0x801
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	627b      	str	r3, [r7, #36]	; 0x24

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 800384e:	f04f 0304 	mov.w	r3, #4
 8003852:	777b      	strb	r3, [r7, #29]
		data1.Data1.Data = ((address<<1) | I2C_WRITE);
 8003854:	79fb      	ldrb	r3, [r7, #7]
 8003856:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800385a:	b2db      	uxtb	r3, r3
 800385c:	773b      	strb	r3, [r7, #28]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1))
 800385e:	e007      	b.n	8003870 <I2CreadBytes+0x40>
		{
			USIC_FlushTxFIFO(I2CRegs);
 8003860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003862:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8003866:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800386a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		USIC_CH_TypeDef* I2CRegs = I2C001_Handle0.I2CRegs;

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
		data1.Data1.Data = ((address<<1) | I2C_WRITE);
		while(!I2C001_WriteData(&I2C001_Handle0,&data1))
 8003870:	f107 031c 	add.w	r3, r7, #28
 8003874:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8003878:	f6c0 0001 	movt	r0, #2049	; 0x801
 800387c:	4619      	mov	r1, r3
 800387e:	f004 fef9 	bl	8008674 <I2C001_WriteData>
 8003882:	4603      	mov	r3, r0
 8003884:	2b00      	cmp	r3, #0
 8003886:	d0eb      	beq.n	8003860 <I2CreadBytes+0x30>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(DELAY);
 8003888:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 800388c:	f7ff f844 	bl	8002918 <delay>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8003890:	f04f 0300 	mov.w	r3, #0
 8003894:	767b      	strb	r3, [r7, #25]
		data2.Data1.Data = (subAddress);
 8003896:	79bb      	ldrb	r3, [r7, #6]
 8003898:	763b      	strb	r3, [r7, #24]
		while(!I2C001_WriteData(&I2C001_Handle0,&data2))
 800389a:	e007      	b.n	80038ac <I2CreadBytes+0x7c>
		{
			USIC_FlushTxFIFO(I2CRegs);
 800389c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800389e:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 80038a2:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80038a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a8:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		delay(DELAY);

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
		data2.Data1.Data = (subAddress);
		while(!I2C001_WriteData(&I2C001_Handle0,&data2))
 80038ac:	f107 0318 	add.w	r3, r7, #24
 80038b0:	f644 500c 	movw	r0, #19724	; 0x4d0c
 80038b4:	f6c0 0001 	movt	r0, #2049	; 0x801
 80038b8:	4619      	mov	r1, r3
 80038ba:	f004 fedb 	bl	8008674 <I2C001_WriteData>
 80038be:	4603      	mov	r3, r0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d0eb      	beq.n	800389c <I2CreadBytes+0x6c>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(DELAY);
 80038c4:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 80038c8:	f7ff f826 	bl	8002918 <delay>

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
 80038cc:	f04f 0305 	mov.w	r3, #5
 80038d0:	757b      	strb	r3, [r7, #21]
		data3.Data1.Data = ((address<<1) | I2C_READ);
 80038d2:	79fb      	ldrb	r3, [r7, #7]
 80038d4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	f043 0301 	orr.w	r3, r3, #1
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3))
 80038e2:	e007      	b.n	80038f4 <I2CreadBytes+0xc4>
		{
			USIC_FlushTxFIFO(I2CRegs);
 80038e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e6:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 80038ea:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80038ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f0:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		delay(DELAY);

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
		data3.Data1.Data = ((address<<1) | I2C_READ);
		while(!I2C001_WriteData(&I2C001_Handle0,&data3))
 80038f4:	f107 0314 	add.w	r3, r7, #20
 80038f8:	f644 500c 	movw	r0, #19724	; 0x4d0c
 80038fc:	f6c0 0001 	movt	r0, #2049	; 0x801
 8003900:	4619      	mov	r1, r3
 8003902:	f004 feb7 	bl	8008674 <I2C001_WriteData>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d0eb      	beq.n	80038e4 <I2CreadBytes+0xb4>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(DELAY);
 800390c:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8003910:	f7ff f802 	bl	8002918 <delay>

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8003914:	f04f 0303 	mov.w	r3, #3
 8003918:	747b      	strb	r3, [r7, #17]
		data4.Data1.Data = ubyteFF;
 800391a:	f04f 03ff 	mov.w	r3, #255	; 0xff
 800391e:	743b      	strb	r3, [r7, #16]
		while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 8003920:	e007      	b.n	8003932 <I2CreadBytes+0x102>
		{
			USIC_FlushTxFIFO(I2CRegs);
 8003922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003924:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8003928:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800392c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		delay(DELAY);

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
		data4.Data1.Data = ubyteFF;
		while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 8003932:	f107 0310 	add.w	r3, r7, #16
 8003936:	f644 500c 	movw	r0, #19724	; 0x4d0c
 800393a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800393e:	4619      	mov	r1, r3
 8003940:	f004 fe98 	bl	8008674 <I2C001_WriteData>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d0eb      	beq.n	8003922 <I2CreadBytes+0xf2>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(DELAY);
 800394a:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 800394e:	f7fe ffe3 	bl	8002918 <delay>

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
 8003952:	f04f 0306 	mov.w	r3, #6
 8003956:	737b      	strb	r3, [r7, #13]
		data5.Data1.Data = ubyteFF;
 8003958:	f04f 03ff 	mov.w	r3, #255	; 0xff
 800395c:	733b      	strb	r3, [r7, #12]
		while(!I2C001_WriteData(&I2C001_Handle0,&data5))
 800395e:	e007      	b.n	8003970 <I2CreadBytes+0x140>
		{
			USIC_FlushTxFIFO(I2CRegs);
 8003960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003962:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8003966:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800396a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800396c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		delay(DELAY);

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
		data5.Data1.Data = ubyteFF;
		while(!I2C001_WriteData(&I2C001_Handle0,&data5))
 8003970:	f107 030c 	add.w	r3, r7, #12
 8003974:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8003978:	f6c0 0001 	movt	r0, #2049	; 0x801
 800397c:	4619      	mov	r1, r3
 800397e:	f004 fe79 	bl	8008674 <I2C001_WriteData>
 8003982:	4603      	mov	r3, r0
 8003984:	2b00      	cmp	r3, #0
 8003986:	d0eb      	beq.n	8003960 <I2CreadBytes+0x130>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(DELAY);
 8003988:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 800398c:	f7fe ffc4 	bl	8002918 <delay>

		int k = 0;
 8003990:	f04f 0300 	mov.w	r3, #0
 8003994:	623b      	str	r3, [r7, #32]

		uint16_t buffer = 0;
 8003996:	f04f 0300 	mov.w	r3, #0
 800399a:	817b      	strh	r3, [r7, #10]
		if(I2C001_ReadData(&I2C001_Handle0,&buffer))
 800399c:	f107 030a 	add.w	r3, r7, #10
 80039a0:	f644 500c 	movw	r0, #19724	; 0x4d0c
 80039a4:	f6c0 0001 	movt	r0, #2049	; 0x801
 80039a8:	4619      	mov	r1, r3
 80039aa:	f004 fe39 	bl	8008620 <I2C001_ReadData>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d008      	beq.n	80039c6 <I2CreadBytes+0x196>
		{
			delay(DELAY);
 80039b4:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 80039b8:	f7fe ffae 	bl	8002918 <delay>
			k++;
 80039bc:	6a3b      	ldr	r3, [r7, #32]
 80039be:	f103 0301 	add.w	r3, r3, #1
 80039c2:	623b      	str	r3, [r7, #32]
 80039c4:	e003      	b.n	80039ce <I2CreadBytes+0x19e>
		}
		else
		{
			k--;
 80039c6:	6a3b      	ldr	r3, [r7, #32]
 80039c8:	f103 33ff 	add.w	r3, r3, #4294967295
 80039cc:	623b      	str	r3, [r7, #32]
		}
		delay(DELAY);
 80039ce:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 80039d2:	f7fe ffa1 	bl	8002918 <delay>
		return (uint8_t)buffer;
 80039d6:	897b      	ldrh	r3, [r7, #10]
 80039d8:	b2db      	uxtb	r3, r3
}
 80039da:	4618      	mov	r0, r3
 80039dc:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}

080039e4 <magAvailable>:

uint8_t magAvailable(lsm9ds1_axis axis)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b084      	sub	sp, #16
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	4603      	mov	r3, r0
 80039ec:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	status = mReadByte(STATUS_REG_M);
 80039ee:	f04f 0027 	mov.w	r0, #39	; 0x27
 80039f2:	f7ff f857 	bl	8002aa4 <mReadByte>
 80039f6:	4603      	mov	r3, r0
 80039f8:	73fb      	strb	r3, [r7, #15]

	return ((status & (1<<axis)) >> axis);
 80039fa:	7bfa      	ldrb	r2, [r7, #15]
 80039fc:	79fb      	ldrb	r3, [r7, #7]
 80039fe:	f04f 0101 	mov.w	r1, #1
 8003a02:	fa01 f303 	lsl.w	r3, r1, r3
 8003a06:	401a      	ands	r2, r3
 8003a08:	79fb      	ldrb	r3, [r7, #7]
 8003a0a:	fa42 f303 	asr.w	r3, r2, r3
 8003a0e:	b2db      	uxtb	r3, r3
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	f107 0710 	add.w	r7, r7, #16
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop

08003a1c <readMag1>:

void readMag1(void)
{
 8003a1c:	b590      	push	{r4, r7, lr}
 8003a1e:	b083      	sub	sp, #12
 8003a20:	af00      	add	r7, sp, #0
	//for(int kl = 0; kl < 10; kl++){
	uint8_t temp[6]; // We'll read six bytes from the mag into temp
	uint8_t subAddress = OUT_X_L_M;
 8003a22:	f04f 0328 	mov.w	r3, #40	; 0x28
 8003a26:	71bb      	strb	r3, [r7, #6]
	uint8_t i = 0;
 8003a28:	f04f 0300 	mov.w	r3, #0
 8003a2c:	71fb      	strb	r3, [r7, #7]

	while(i < 6)
 8003a2e:	e019      	b.n	8003a64 <readMag1+0x48>
	{
		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);
 8003a30:	79fc      	ldrb	r4, [r7, #7]
 8003a32:	f640 63b4 	movw	r3, #3764	; 0xeb4
 8003a36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a3a:	781a      	ldrb	r2, [r3, #0]
 8003a3c:	79bb      	ldrb	r3, [r7, #6]
 8003a3e:	4610      	mov	r0, r2
 8003a40:	4619      	mov	r1, r3
 8003a42:	f04f 0200 	mov.w	r2, #0
 8003a46:	f04f 0300 	mov.w	r3, #0
 8003a4a:	f7ff fef1 	bl	8003830 <I2CreadBytes>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	461a      	mov	r2, r3
 8003a52:	f107 0108 	add.w	r1, r7, #8
 8003a56:	190b      	adds	r3, r1, r4
 8003a58:	f803 2c08 	strb.w	r2, [r3, #-8]
		i++;
 8003a5c:	79fb      	ldrb	r3, [r7, #7]
 8003a5e:	f103 0301 	add.w	r3, r3, #1
 8003a62:	71fb      	strb	r3, [r7, #7]
	//for(int kl = 0; kl < 10; kl++){
	uint8_t temp[6]; // We'll read six bytes from the mag into temp
	uint8_t subAddress = OUT_X_L_M;
	uint8_t i = 0;

	while(i < 6)
 8003a64:	79fb      	ldrb	r3, [r7, #7]
 8003a66:	2b05      	cmp	r3, #5
 8003a68:	d9e2      	bls.n	8003a30 <readMag1+0x14>
	{
		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);
		i++;
	}

	mx = (temp[1] << 8) | temp[0]; // Store x-axis values into mx
 8003a6a:	787b      	ldrb	r3, [r7, #1]
 8003a6c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003a70:	b29a      	uxth	r2, r3
 8003a72:	783b      	ldrb	r3, [r7, #0]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	b29a      	uxth	r2, r3
 8003a78:	f241 4384 	movw	r3, #5252	; 0x1484
 8003a7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a80:	801a      	strh	r2, [r3, #0]
	my = (temp[3] << 8) | temp[2]; // Store y-axis values into my
 8003a82:	78fb      	ldrb	r3, [r7, #3]
 8003a84:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003a88:	b29a      	uxth	r2, r3
 8003a8a:	78bb      	ldrb	r3, [r7, #2]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	b29a      	uxth	r2, r3
 8003a90:	f640 63ac 	movw	r3, #3756	; 0xeac
 8003a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a98:	801a      	strh	r2, [r3, #0]
	mz = (temp[5] << 8) | temp[4]; // Store z-axis values into mz
 8003a9a:	797b      	ldrb	r3, [r7, #5]
 8003a9c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003aa0:	b29a      	uxth	r2, r3
 8003aa2:	793b      	ldrb	r3, [r7, #4]
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	b29a      	uxth	r2, r3
 8003aa8:	f241 436c 	movw	r3, #5228	; 0x146c
 8003aac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ab0:	801a      	strh	r2, [r3, #0]
	my = calcMag(my);
	mz = calcMag(mz);*?
	/*}*/


}
 8003ab2:	f107 070c 	add.w	r7, r7, #12
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd90      	pop	{r4, r7, pc}
 8003aba:	bf00      	nop

08003abc <calibrateMag>:


void calibrateMag(bool loadIn)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b08a      	sub	sp, #40	; 0x28
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	71fb      	strb	r3, [r7, #7]
	int i, j;
	int16_t magMin[3] = {0, 0, 0};
 8003ac6:	f04f 0300 	mov.w	r3, #0
 8003aca:	833b      	strh	r3, [r7, #24]
 8003acc:	f04f 0300 	mov.w	r3, #0
 8003ad0:	837b      	strh	r3, [r7, #26]
 8003ad2:	f04f 0300 	mov.w	r3, #0
 8003ad6:	83bb      	strh	r3, [r7, #28]
	int16_t magMax[3] = {0, 0, 0}; // The road warrior
 8003ad8:	f04f 0300 	mov.w	r3, #0
 8003adc:	823b      	strh	r3, [r7, #16]
 8003ade:	f04f 0300 	mov.w	r3, #0
 8003ae2:	827b      	strh	r3, [r7, #18]
 8003ae4:	f04f 0300 	mov.w	r3, #0
 8003ae8:	82bb      	strh	r3, [r7, #20]

	for (i=0; i<128; i++)
 8003aea:	f04f 0300 	mov.w	r3, #0
 8003aee:	627b      	str	r3, [r7, #36]	; 0x24
 8003af0:	e07c      	b.n	8003bec <calibrateMag+0x130>
	{
		//tu nie wiem
		while (!magAvailable(i))
 8003af2:	bf00      	nop
 8003af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	4618      	mov	r0, r3
 8003afa:	f7ff ff73 	bl	80039e4 <magAvailable>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d0f7      	beq.n	8003af4 <calibrateMag+0x38>
			;
		readMag1();
 8003b04:	f7ff ff8a 	bl	8003a1c <readMag1>
		int16_t magTemp[3] = {0, 0, 0};
 8003b08:	f04f 0300 	mov.w	r3, #0
 8003b0c:	813b      	strh	r3, [r7, #8]
 8003b0e:	f04f 0300 	mov.w	r3, #0
 8003b12:	817b      	strh	r3, [r7, #10]
 8003b14:	f04f 0300 	mov.w	r3, #0
 8003b18:	81bb      	strh	r3, [r7, #12]
		magTemp[0] = mx;
 8003b1a:	f241 4384 	movw	r3, #5252	; 0x1484
 8003b1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b22:	881b      	ldrh	r3, [r3, #0]
 8003b24:	813b      	strh	r3, [r7, #8]
		magTemp[1] = my;
 8003b26:	f640 63ac 	movw	r3, #3756	; 0xeac
 8003b2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b2e:	881b      	ldrh	r3, [r3, #0]
 8003b30:	817b      	strh	r3, [r7, #10]
		magTemp[2] = mz;
 8003b32:	f241 436c 	movw	r3, #5228	; 0x146c
 8003b36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b3a:	881b      	ldrh	r3, [r3, #0]
 8003b3c:	81bb      	strh	r3, [r7, #12]
		for (j = 0; j < 3; j++)
 8003b3e:	f04f 0300 	mov.w	r3, #0
 8003b42:	623b      	str	r3, [r7, #32]
 8003b44:	e04b      	b.n	8003bde <calibrateMag+0x122>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
 8003b46:	6a3b      	ldr	r3, [r7, #32]
 8003b48:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003b4c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003b50:	18cb      	adds	r3, r1, r3
 8003b52:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8003b56:	6a3b      	ldr	r3, [r7, #32]
 8003b58:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003b5c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003b60:	18cb      	adds	r3, r1, r3
 8003b62:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003b66:	b212      	sxth	r2, r2
 8003b68:	b21b      	sxth	r3, r3
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	dd0f      	ble.n	8003b8e <calibrateMag+0xd2>
 8003b6e:	6a3b      	ldr	r3, [r7, #32]
 8003b70:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003b74:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003b78:	18d3      	adds	r3, r2, r3
 8003b7a:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8003b7e:	6a3b      	ldr	r3, [r7, #32]
 8003b80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003b84:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003b88:	18cb      	adds	r3, r1, r3
 8003b8a:	f823 2c18 	strh.w	r2, [r3, #-24]
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
 8003b8e:	6a3b      	ldr	r3, [r7, #32]
 8003b90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003b94:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003b98:	18d3      	adds	r3, r2, r3
 8003b9a:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8003b9e:	6a3b      	ldr	r3, [r7, #32]
 8003ba0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003ba4:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003ba8:	18cb      	adds	r3, r1, r3
 8003baa:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8003bae:	b212      	sxth	r2, r2
 8003bb0:	b21b      	sxth	r3, r3
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	da0f      	bge.n	8003bd6 <calibrateMag+0x11a>
 8003bb6:	6a3b      	ldr	r3, [r7, #32]
 8003bb8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003bbc:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003bc0:	18d3      	adds	r3, r2, r3
 8003bc2:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8003bc6:	6a3b      	ldr	r3, [r7, #32]
 8003bc8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003bcc:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003bd0:	18cb      	adds	r3, r1, r3
 8003bd2:	f823 2c10 	strh.w	r2, [r3, #-16]
		readMag1();
		int16_t magTemp[3] = {0, 0, 0};
		magTemp[0] = mx;
		magTemp[1] = my;
		magTemp[2] = mz;
		for (j = 0; j < 3; j++)
 8003bd6:	6a3b      	ldr	r3, [r7, #32]
 8003bd8:	f103 0301 	add.w	r3, r3, #1
 8003bdc:	623b      	str	r3, [r7, #32]
 8003bde:	6a3b      	ldr	r3, [r7, #32]
 8003be0:	2b02      	cmp	r3, #2
 8003be2:	ddb0      	ble.n	8003b46 <calibrateMag+0x8a>
{
	int i, j;
	int16_t magMin[3] = {0, 0, 0};
	int16_t magMax[3] = {0, 0, 0}; // The road warrior

	for (i=0; i<128; i++)
 8003be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be6:	f103 0301 	add.w	r3, r3, #1
 8003bea:	627b      	str	r3, [r7, #36]	; 0x24
 8003bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bee:	2b7f      	cmp	r3, #127	; 0x7f
 8003bf0:	f77f af7f 	ble.w	8003af2 <calibrateMag+0x36>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
		}
	}
	for (j = 0; j < 3; j++)
 8003bf4:	f04f 0300 	mov.w	r3, #0
 8003bf8:	623b      	str	r3, [r7, #32]
 8003bfa:	e049      	b.n	8003c90 <calibrateMag+0x1d4>
	{
		mBiasRaw[j] = (magMax[j] + magMin[j]) / 2;
 8003bfc:	6a3b      	ldr	r3, [r7, #32]
 8003bfe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003c02:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003c06:	18d3      	adds	r3, r2, r3
 8003c08:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003c0c:	b21a      	sxth	r2, r3
 8003c0e:	6a3b      	ldr	r3, [r7, #32]
 8003c10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003c14:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003c18:	18cb      	adds	r3, r1, r3
 8003c1a:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8003c1e:	b21b      	sxth	r3, r3
 8003c20:	18d3      	adds	r3, r2, r3
 8003c22:	ea4f 72d3 	mov.w	r2, r3, lsr #31
 8003c26:	18d3      	adds	r3, r2, r3
 8003c28:	ea4f 0363 	mov.w	r3, r3, asr #1
 8003c2c:	b299      	uxth	r1, r3
 8003c2e:	f640 6300 	movw	r3, #3584	; 0xe00
 8003c32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c36:	6a3a      	ldr	r2, [r7, #32]
 8003c38:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		mBias[j] = calcMag(mBiasRaw[j]);
 8003c3c:	f640 6300 	movw	r3, #3584	; 0xe00
 8003c40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c44:	6a3a      	ldr	r2, [r7, #32]
 8003c46:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003c4a:	b21b      	sxth	r3, r3
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f000 f827 	bl	8003ca0 <calcMag>
 8003c52:	4602      	mov	r2, r0
 8003c54:	f241 438c 	movw	r3, #5260	; 0x148c
 8003c58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c5c:	6a39      	ldr	r1, [r7, #32]
 8003c5e:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8003c62:	185b      	adds	r3, r3, r1
 8003c64:	601a      	str	r2, [r3, #0]
		if (loadIn)
 8003c66:	79fb      	ldrb	r3, [r7, #7]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d00d      	beq.n	8003c88 <calibrateMag+0x1cc>
			magOffset(j, mBiasRaw[j]);
 8003c6c:	6a3b      	ldr	r3, [r7, #32]
 8003c6e:	b2da      	uxtb	r2, r3
 8003c70:	f640 6300 	movw	r3, #3584	; 0xe00
 8003c74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c78:	6a39      	ldr	r1, [r7, #32]
 8003c7a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8003c7e:	b21b      	sxth	r3, r3
 8003c80:	4610      	mov	r0, r2
 8003c82:	4619      	mov	r1, r3
 8003c84:	f000 f828 	bl	8003cd8 <magOffset>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
		}
	}
	for (j = 0; j < 3; j++)
 8003c88:	6a3b      	ldr	r3, [r7, #32]
 8003c8a:	f103 0301 	add.w	r3, r3, #1
 8003c8e:	623b      	str	r3, [r7, #32]
 8003c90:	6a3b      	ldr	r3, [r7, #32]
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	ddb2      	ble.n	8003bfc <calibrateMag+0x140>
		mBiasRaw[j] = (magMax[j] + magMin[j]) / 2;
		mBias[j] = calcMag(mBiasRaw[j]);
		if (loadIn)
			magOffset(j, mBiasRaw[j]);
	}
}
 8003c96:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop

08003ca0 <calcMag>:

float calcMag(int16_t mag)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b083      	sub	sp, #12
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	80fb      	strh	r3, [r7, #6]
	// Return the mag raw reading times our pre-calculated Gs / (ADC tick):
	return /*ceil(*/mRes * mag/*)*/;
 8003caa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003cae:	ee07 3a90 	vmov	s15, r3
 8003cb2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003cb6:	f241 437c 	movw	r3, #5244	; 0x147c
 8003cba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cbe:	edd3 7a00 	vldr	s15, [r3]
 8003cc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cc6:	ee17 3a90 	vmov	r3, s15
	//return mag;
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f107 070c 	add.w	r7, r7, #12
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bc80      	pop	{r7}
 8003cd4:	4770      	bx	lr
 8003cd6:	bf00      	nop

08003cd8 <magOffset>:

void magOffset(uint8_t axis, int16_t offset)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b084      	sub	sp, #16
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	4602      	mov	r2, r0
 8003ce0:	460b      	mov	r3, r1
 8003ce2:	71fa      	strb	r2, [r7, #7]
 8003ce4:	80bb      	strh	r3, [r7, #4]
	if (axis > 2)
 8003ce6:	79fb      	ldrb	r3, [r7, #7]
 8003ce8:	2b02      	cmp	r3, #2
 8003cea:	d821      	bhi.n	8003d30 <magOffset+0x58>
		return;
	uint8_t msb, lsb;
	msb = (offset & 0xFF00) >> 8;
 8003cec:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003cf0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003cf4:	ea4f 2323 	mov.w	r3, r3, asr #8
 8003cf8:	73fb      	strb	r3, [r7, #15]
	lsb = offset & 0x00FF;
 8003cfa:	88bb      	ldrh	r3, [r7, #4]
 8003cfc:	73bb      	strb	r3, [r7, #14]
	mWriteByte(OFFSET_X_REG_L_M + (2 * axis), lsb);
 8003cfe:	79fb      	ldrb	r3, [r7, #7]
 8003d00:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	f103 0305 	add.w	r3, r3, #5
 8003d0a:	b2da      	uxtb	r2, r3
 8003d0c:	7bbb      	ldrb	r3, [r7, #14]
 8003d0e:	4610      	mov	r0, r2
 8003d10:	4619      	mov	r1, r3
 8003d12:	f7ff f99f 	bl	8003054 <mWriteByte>
	mWriteByte(OFFSET_X_REG_H_M + (2 * axis), msb);
 8003d16:	79fb      	ldrb	r3, [r7, #7]
 8003d18:	f103 0303 	add.w	r3, r3, #3
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003d22:	b2da      	uxtb	r2, r3
 8003d24:	7bfb      	ldrb	r3, [r7, #15]
 8003d26:	4610      	mov	r0, r2
 8003d28:	4619      	mov	r1, r3
 8003d2a:	f7ff f993 	bl	8003054 <mWriteByte>
 8003d2e:	e000      	b.n	8003d32 <magOffset+0x5a>
}

void magOffset(uint8_t axis, int16_t offset)
{
	if (axis > 2)
		return;
 8003d30:	bf00      	nop
	uint8_t msb, lsb;
	msb = (offset & 0xFF00) >> 8;
	lsb = offset & 0x00FF;
	mWriteByte(OFFSET_X_REG_L_M + (2 * axis), lsb);
	mWriteByte(OFFSET_X_REG_H_M + (2 * axis), msb);
}
 8003d32:	f107 0710 	add.w	r7, r7, #16
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop

08003d3c <accelAvailable>:

uint8_t accelAvailable(void)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b082      	sub	sp, #8
 8003d40:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 8003d42:	f04f 0027 	mov.w	r0, #39	; 0x27
 8003d46:	f7fe fecb 	bl	8002ae0 <xgReadByte>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	71fb      	strb	r3, [r7, #7]

	return (status & (1<<0));
 8003d4e:	79fb      	ldrb	r3, [r7, #7]
 8003d50:	f003 0301 	and.w	r3, r3, #1
 8003d54:	b2db      	uxtb	r3, r3
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	f107 0708 	add.w	r7, r7, #8
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <gyroAvailable>:

uint8_t gyroAvailable(void)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b082      	sub	sp, #8
 8003d64:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 8003d66:	f04f 0027 	mov.w	r0, #39	; 0x27
 8003d6a:	f7fe feb9 	bl	8002ae0 <xgReadByte>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	71fb      	strb	r3, [r7, #7]

	return ((status & (1<<1)) >> 1);
 8003d72:	79fb      	ldrb	r3, [r7, #7]
 8003d74:	f003 0302 	and.w	r3, r3, #2
 8003d78:	ea4f 0363 	mov.w	r3, r3, asr #1
 8003d7c:	b2db      	uxtb	r3, r3
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f107 0708 	add.w	r7, r7, #8
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <tempAvailable>:

uint8_t tempAvailable(void)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b082      	sub	sp, #8
 8003d8c:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 8003d8e:	f04f 0027 	mov.w	r0, #39	; 0x27
 8003d92:	f7fe fea5 	bl	8002ae0 <xgReadByte>
 8003d96:	4603      	mov	r3, r0
 8003d98:	71fb      	strb	r3, [r7, #7]

	return ((status & (1<<2)) >> 2);
 8003d9a:	79fb      	ldrb	r3, [r7, #7]
 8003d9c:	f003 0304 	and.w	r3, r3, #4
 8003da0:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8003da4:	b2db      	uxtb	r3, r3
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	f107 0708 	add.w	r7, r7, #8
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <readAccel>:

int16_t readAccel(lsm9ds1_axis axis)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b086      	sub	sp, #24
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	4603      	mov	r3, r0
 8003db8:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];
	int16_t value;
	uint8_t subAddress = OUT_X_L_XL + (2 * axis);
 8003dba:	79fb      	ldrb	r3, [r7, #7]
 8003dbc:	f103 0314 	add.w	r3, r3, #20
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003dc6:	757b      	strb	r3, [r7, #21]
	int i = 0;
 8003dc8:	f04f 0300 	mov.w	r3, #0
 8003dcc:	613b      	str	r3, [r7, #16]
	//xgReadBytes(OUT_X_L_XL + (2 * axis), temp, 2);
	while(i < 2)
 8003dce:	e01d      	b.n	8003e0c <readAccel+0x5c>
	{
		subAddress = subAddress + i;
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	b2da      	uxtb	r2, r3
 8003dd4:	7d7b      	ldrb	r3, [r7, #21]
 8003dd6:	18d3      	adds	r3, r2, r3
 8003dd8:	757b      	strb	r3, [r7, #21]

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
 8003dda:	f640 731c 	movw	r3, #3868	; 0xf1c
 8003dde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003de2:	781a      	ldrb	r2, [r3, #0]
 8003de4:	7d7b      	ldrb	r3, [r7, #21]
 8003de6:	4610      	mov	r0, r2
 8003de8:	4619      	mov	r1, r3
 8003dea:	f04f 0200 	mov.w	r2, #0
 8003dee:	f04f 0300 	mov.w	r3, #0
 8003df2:	f7ff fd1d 	bl	8003830 <I2CreadBytes>
 8003df6:	4603      	mov	r3, r0
 8003df8:	461a      	mov	r2, r3
 8003dfa:	f107 010c 	add.w	r1, r7, #12
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	18cb      	adds	r3, r1, r3
 8003e02:	701a      	strb	r2, [r3, #0]

		i++;
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	f103 0301 	add.w	r3, r3, #1
 8003e0a:	613b      	str	r3, [r7, #16]
	uint8_t temp[2];
	int16_t value;
	uint8_t subAddress = OUT_X_L_XL + (2 * axis);
	int i = 0;
	//xgReadBytes(OUT_X_L_XL + (2 * axis), temp, 2);
	while(i < 2)
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	ddde      	ble.n	8003dd0 <readAccel+0x20>
		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);

		i++;
	}

	value = (temp[1] << 8) | temp[0];
 8003e12:	7b7b      	ldrb	r3, [r7, #13]
 8003e14:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003e18:	b29a      	uxth	r2, r3
 8003e1a:	7b3b      	ldrb	r3, [r7, #12]
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	82fb      	strh	r3, [r7, #22]

	if (_autoCalc)
 8003e20:	f640 6398 	movw	r3, #3736	; 0xe98
 8003e24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e28:	781b      	ldrb	r3, [r3, #0]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d00b      	beq.n	8003e46 <readAccel+0x96>
		value -= aBiasRaw[axis];
 8003e2e:	8afa      	ldrh	r2, [r7, #22]
 8003e30:	79f9      	ldrb	r1, [r7, #7]
 8003e32:	f241 33dc 	movw	r3, #5084	; 0x13dc
 8003e36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e3a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	82fb      	strh	r3, [r7, #22]

	return value;
 8003e46:	8afb      	ldrh	r3, [r7, #22]
 8003e48:	b21b      	sxth	r3, r3
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f107 0718 	add.w	r7, r7, #24
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <readMag>:

int16_t readMag(lsm9ds1_axis axis)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b086      	sub	sp, #24
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];

	int i = 0;
 8003e5e:	f04f 0300 	mov.w	r3, #0
 8003e62:	617b      	str	r3, [r7, #20]
	uint8_t subAddress = OUT_X_L_M + (2 * axis);
 8003e64:	79fb      	ldrb	r3, [r7, #7]
 8003e66:	f103 0314 	add.w	r3, r3, #20
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003e70:	74fb      	strb	r3, [r7, #19]

	while(i < 2)
 8003e72:	e01d      	b.n	8003eb0 <readMag+0x5c>
	{
		subAddress = subAddress + i;
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	b2da      	uxtb	r2, r3
 8003e78:	7cfb      	ldrb	r3, [r7, #19]
 8003e7a:	18d3      	adds	r3, r2, r3
 8003e7c:	74fb      	strb	r3, [r7, #19]

		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);
 8003e7e:	f640 63b4 	movw	r3, #3764	; 0xeb4
 8003e82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e86:	781a      	ldrb	r2, [r3, #0]
 8003e88:	7cfb      	ldrb	r3, [r7, #19]
 8003e8a:	4610      	mov	r0, r2
 8003e8c:	4619      	mov	r1, r3
 8003e8e:	f04f 0200 	mov.w	r2, #0
 8003e92:	f04f 0300 	mov.w	r3, #0
 8003e96:	f7ff fccb 	bl	8003830 <I2CreadBytes>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	461a      	mov	r2, r3
 8003e9e:	f107 010c 	add.w	r1, r7, #12
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	18cb      	adds	r3, r1, r3
 8003ea6:	701a      	strb	r2, [r3, #0]

		i++;
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	f103 0301 	add.w	r3, r3, #1
 8003eae:	617b      	str	r3, [r7, #20]
	uint8_t temp[2];

	int i = 0;
	uint8_t subAddress = OUT_X_L_M + (2 * axis);

	while(i < 2)
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	ddde      	ble.n	8003e74 <readMag+0x20>
		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);

		i++;
	}

	int16_t value = (temp[1] << 8) | temp[0];
 8003eb6:	7b7b      	ldrb	r3, [r7, #13]
 8003eb8:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003ebc:	b29a      	uxth	r2, r3
 8003ebe:	7b3b      	ldrb	r3, [r7, #12]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	823b      	strh	r3, [r7, #16]
	return value;
 8003ec4:	8a3b      	ldrh	r3, [r7, #16]
 8003ec6:	b21b      	sxth	r3, r3
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f107 0718 	add.w	r7, r7, #24
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop

08003ed4 <readTemp>:

int16_t readTemp(void)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
	uint8_t temp[2]; // We'll read two bytes from the temperature sensor into temp

	int i  = 0;
 8003eda:	f04f 0300 	mov.w	r3, #0
 8003ede:	607b      	str	r3, [r7, #4]
	uint8_t subAddress = OUT_TEMP_L;
 8003ee0:	f04f 0315 	mov.w	r3, #21
 8003ee4:	70fb      	strb	r3, [r7, #3]

	while(i < 2)
 8003ee6:	e01c      	b.n	8003f22 <readTemp+0x4e>
	{
		subAddress = subAddress + i;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	b2da      	uxtb	r2, r3
 8003eec:	78fb      	ldrb	r3, [r7, #3]
 8003eee:	18d3      	adds	r3, r2, r3
 8003ef0:	70fb      	strb	r3, [r7, #3]

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
 8003ef2:	f640 731c 	movw	r3, #3868	; 0xf1c
 8003ef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003efa:	781a      	ldrb	r2, [r3, #0]
 8003efc:	78fb      	ldrb	r3, [r7, #3]
 8003efe:	4610      	mov	r0, r2
 8003f00:	4619      	mov	r1, r3
 8003f02:	f04f 0200 	mov.w	r2, #0
 8003f06:	f04f 0300 	mov.w	r3, #0
 8003f0a:	f7ff fc91 	bl	8003830 <I2CreadBytes>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	461a      	mov	r2, r3
 8003f12:	4639      	mov	r1, r7
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	18cb      	adds	r3, r1, r3
 8003f18:	701a      	strb	r2, [r3, #0]

		i++;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	f103 0301 	add.w	r3, r3, #1
 8003f20:	607b      	str	r3, [r7, #4]
	uint8_t temp[2]; // We'll read two bytes from the temperature sensor into temp

	int i  = 0;
	uint8_t subAddress = OUT_TEMP_L;

	while(i < 2)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	dddf      	ble.n	8003ee8 <readTemp+0x14>

		i++;
	}

	//xgReadBytes(OUT_TEMP_L, temp, 2); // Read 2 bytes, beginning at OUT_TEMP_L
	temperature = (temp[1] << 8) | temp[0];
 8003f28:	787b      	ldrb	r3, [r7, #1]
 8003f2a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003f2e:	b29a      	uxth	r2, r3
 8003f30:	783b      	ldrb	r3, [r7, #0]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	b29a      	uxth	r2, r3
 8003f36:	f640 63a4 	movw	r3, #3748	; 0xea4
 8003f3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f3e:	801a      	strh	r2, [r3, #0]

	return temperature;
 8003f40:	f640 63a4 	movw	r3, #3748	; 0xea4
 8003f44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f48:	881b      	ldrh	r3, [r3, #0]
 8003f4a:	b21b      	sxth	r3, r3
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f107 0708 	add.w	r7, r7, #8
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop

08003f58 <readGyro>:

int16_t readGyro(lsm9ds1_axis axis)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b086      	sub	sp, #24
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	4603      	mov	r3, r0
 8003f60:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];
	int16_t value;

	int i  = 0;
 8003f62:	f04f 0300 	mov.w	r3, #0
 8003f66:	613b      	str	r3, [r7, #16]
	uint8_t subAddress = OUT_X_L_G + (2 * axis);
 8003f68:	79fb      	ldrb	r3, [r7, #7]
 8003f6a:	f103 030c 	add.w	r3, r3, #12
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003f74:	73fb      	strb	r3, [r7, #15]

	while(i < 2)
 8003f76:	e01d      	b.n	8003fb4 <readGyro+0x5c>
	{
		subAddress = subAddress + i;
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	b2da      	uxtb	r2, r3
 8003f7c:	7bfb      	ldrb	r3, [r7, #15]
 8003f7e:	18d3      	adds	r3, r2, r3
 8003f80:	73fb      	strb	r3, [r7, #15]

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
 8003f82:	f640 731c 	movw	r3, #3868	; 0xf1c
 8003f86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f8a:	781a      	ldrb	r2, [r3, #0]
 8003f8c:	7bfb      	ldrb	r3, [r7, #15]
 8003f8e:	4610      	mov	r0, r2
 8003f90:	4619      	mov	r1, r3
 8003f92:	f04f 0200 	mov.w	r2, #0
 8003f96:	f04f 0300 	mov.w	r3, #0
 8003f9a:	f7ff fc49 	bl	8003830 <I2CreadBytes>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	f107 010c 	add.w	r1, r7, #12
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	18cb      	adds	r3, r1, r3
 8003faa:	701a      	strb	r2, [r3, #0]
		i++;
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	f103 0301 	add.w	r3, r3, #1
 8003fb2:	613b      	str	r3, [r7, #16]
	int16_t value;

	int i  = 0;
	uint8_t subAddress = OUT_X_L_G + (2 * axis);

	while(i < 2)
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	ddde      	ble.n	8003f78 <readGyro+0x20>

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
		i++;
	}

	value = (temp[1] << 8) | temp[0];
 8003fba:	7b7b      	ldrb	r3, [r7, #13]
 8003fbc:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003fc0:	b29a      	uxth	r2, r3
 8003fc2:	7b3b      	ldrb	r3, [r7, #12]
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	82fb      	strh	r3, [r7, #22]

	if (_autoCalc)
 8003fc8:	f640 6398 	movw	r3, #3736	; 0xe98
 8003fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fd0:	781b      	ldrb	r3, [r3, #0]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d00b      	beq.n	8003fee <readGyro+0x96>
		value -= gBiasRaw[axis];
 8003fd6:	8afa      	ldrh	r2, [r7, #22]
 8003fd8:	79f9      	ldrb	r1, [r7, #7]
 8003fda:	f640 7324 	movw	r3, #3876	; 0xf24
 8003fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fe2:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8003fe6:	b29b      	uxth	r3, r3
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	b29b      	uxth	r3, r3
 8003fec:	82fb      	strh	r3, [r7, #22]

	return value;
 8003fee:	8afb      	ldrh	r3, [r7, #22]
 8003ff0:	b21b      	sxth	r3, r3
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f107 0718 	add.w	r7, r7, #24
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}

08003ffc <calcGyro>:

float calcGyro(int16_t gyro)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
 8004002:	4603      	mov	r3, r0
 8004004:	80fb      	strh	r3, [r7, #6]
	// Return the gyro raw reading times our pre-calculated DPS / (ADC tick):
	return /*round(*/gRes * gyro/*)*/;
 8004006:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800400a:	ee07 3a90 	vmov	s15, r3
 800400e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004012:	f241 4368 	movw	r3, #5224	; 0x1468
 8004016:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800401a:	edd3 7a00 	vldr	s15, [r3]
 800401e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004022:	ee17 3a90 	vmov	r3, s15
	//return gyro;
}
 8004026:	4618      	mov	r0, r3
 8004028:	f107 070c 	add.w	r7, r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	bc80      	pop	{r7}
 8004030:	4770      	bx	lr
 8004032:	bf00      	nop

08004034 <calcAccel>:

float calcAccel(int16_t accel)
{
 8004034:	b480      	push	{r7}
 8004036:	b083      	sub	sp, #12
 8004038:	af00      	add	r7, sp, #0
 800403a:	4603      	mov	r3, r0
 800403c:	80fb      	strh	r3, [r7, #6]
	// Return the accel raw reading times our pre-calculated g's / (ADC tick):
	return /*round(*/aRes * accel/*)*/;
 800403e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004042:	ee07 3a90 	vmov	s15, r3
 8004046:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800404a:	f640 63b0 	movw	r3, #3760	; 0xeb0
 800404e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004052:	edd3 7a00 	vldr	s15, [r3]
 8004056:	ee67 7a27 	vmul.f32	s15, s14, s15
 800405a:	ee17 3a90 	vmov	r3, s15
	//return accel;
}
 800405e:	4618      	mov	r0, r3
 8004060:	f107 070c 	add.w	r7, r7, #12
 8004064:	46bd      	mov	sp, r7
 8004066:	bc80      	pop	{r7}
 8004068:	4770      	bx	lr
 800406a:	bf00      	nop

0800406c <setGyroScale>:


void setGyroScale(uint16_t gScl)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	4603      	mov	r3, r0
 8004074:	80fb      	strh	r3, [r7, #6]
	// Read current value of CTRL_REG1_G:
	uint8_t ctrl1RegValue = xgReadByte(CTRL_REG1_G);
 8004076:	f04f 0010 	mov.w	r0, #16
 800407a:	f7fe fd31 	bl	8002ae0 <xgReadByte>
 800407e:	4603      	mov	r3, r0
 8004080:	73fb      	strb	r3, [r7, #15]
	// Mask out scale bits (3 & 4):
	ctrl1RegValue &= 0xE7;
 8004082:	7bfb      	ldrb	r3, [r7, #15]
 8004084:	f023 0318 	bic.w	r3, r3, #24
 8004088:	73fb      	strb	r3, [r7, #15]
	switch (gScl)
 800408a:	88fb      	ldrh	r3, [r7, #6]
 800408c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004090:	d003      	beq.n	800409a <setGyroScale+0x2e>
 8004092:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004096:	d00c      	beq.n	80040b2 <setGyroScale+0x46>
 8004098:	e017      	b.n	80040ca <setGyroScale+0x5e>
	{
		case 500:
			ctrl1RegValue |= (0x1 << 3);
 800409a:	7bfb      	ldrb	r3, [r7, #15]
 800409c:	f043 0308 	orr.w	r3, r3, #8
 80040a0:	73fb      	strb	r3, [r7, #15]
			settings.gyro.scale = 500;
 80040a2:	f640 6370 	movw	r3, #3696	; 0xe70
 80040a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040aa:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80040ae:	80da      	strh	r2, [r3, #6]
			break;
 80040b0:	e013      	b.n	80040da <setGyroScale+0x6e>
		case 2000:
			ctrl1RegValue |= (0x3 << 3);
 80040b2:	7bfb      	ldrb	r3, [r7, #15]
 80040b4:	f043 0318 	orr.w	r3, r3, #24
 80040b8:	73fb      	strb	r3, [r7, #15]
			settings.gyro.scale = 2000;
 80040ba:	f640 6370 	movw	r3, #3696	; 0xe70
 80040be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040c2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80040c6:	80da      	strh	r2, [r3, #6]
			break;
 80040c8:	e007      	b.n	80040da <setGyroScale+0x6e>
		default: // Otherwise we'll set it to 245 dps (0x0 << 4)
			settings.gyro.scale = 245;
 80040ca:	f640 6370 	movw	r3, #3696	; 0xe70
 80040ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040d2:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 80040d6:	80da      	strh	r2, [r3, #6]
			break;
 80040d8:	bf00      	nop
	}
	xgWriteByte(CTRL_REG1_G, ctrl1RegValue);
 80040da:	7bfb      	ldrb	r3, [r7, #15]
 80040dc:	f04f 0010 	mov.w	r0, #16
 80040e0:	4619      	mov	r1, r3
 80040e2:	f7fe fded 	bl	8002cc0 <xgWriteByte>

	calcgRes();
 80040e6:	f7fe fb89 	bl	80027fc <calcgRes>
}
 80040ea:	f107 0710 	add.w	r7, r7, #16
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	bf00      	nop

080040f4 <setAccelScale>:

void setAccelScale(uint8_t aScl)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b084      	sub	sp, #16
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	4603      	mov	r3, r0
 80040fc:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG6_XL. So, first read it:
	uint8_t tempRegValue = xgReadByte(CTRL_REG6_XL);
 80040fe:	f04f 0020 	mov.w	r0, #32
 8004102:	f7fe fced 	bl	8002ae0 <xgReadByte>
 8004106:	4603      	mov	r3, r0
 8004108:	73fb      	strb	r3, [r7, #15]
	// Mask out accel scale bits:
	tempRegValue &= 0xE7;
 800410a:	7bfb      	ldrb	r3, [r7, #15]
 800410c:	f023 0318 	bic.w	r3, r3, #24
 8004110:	73fb      	strb	r3, [r7, #15]

	switch (aScl)
 8004112:	79fb      	ldrb	r3, [r7, #7]
 8004114:	2b08      	cmp	r3, #8
 8004116:	d00f      	beq.n	8004138 <setAccelScale+0x44>
 8004118:	2b10      	cmp	r3, #16
 800411a:	d019      	beq.n	8004150 <setAccelScale+0x5c>
 800411c:	2b04      	cmp	r3, #4
 800411e:	d123      	bne.n	8004168 <setAccelScale+0x74>
	{
		case 4:
			tempRegValue |= (0x2 << 3);
 8004120:	7bfb      	ldrb	r3, [r7, #15]
 8004122:	f043 0310 	orr.w	r3, r3, #16
 8004126:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 4;
 8004128:	f640 6370 	movw	r3, #3696	; 0xe70
 800412c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004130:	f04f 0204 	mov.w	r2, #4
 8004134:	75da      	strb	r2, [r3, #23]
			break;
 8004136:	e01f      	b.n	8004178 <setAccelScale+0x84>
		case 8:
			tempRegValue |= (0x3 << 3);
 8004138:	7bfb      	ldrb	r3, [r7, #15]
 800413a:	f043 0318 	orr.w	r3, r3, #24
 800413e:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 8;
 8004140:	f640 6370 	movw	r3, #3696	; 0xe70
 8004144:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004148:	f04f 0208 	mov.w	r2, #8
 800414c:	75da      	strb	r2, [r3, #23]
			break;
 800414e:	e013      	b.n	8004178 <setAccelScale+0x84>
		case 16:
			tempRegValue |= (0x1 << 3);
 8004150:	7bfb      	ldrb	r3, [r7, #15]
 8004152:	f043 0308 	orr.w	r3, r3, #8
 8004156:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 16;
 8004158:	f640 6370 	movw	r3, #3696	; 0xe70
 800415c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004160:	f04f 0210 	mov.w	r2, #16
 8004164:	75da      	strb	r2, [r3, #23]
			break;
 8004166:	e007      	b.n	8004178 <setAccelScale+0x84>
		default: // Otherwise it'll be set to 2g (0x0 << 3)
			settings.accel.scale = 2;
 8004168:	f640 6370 	movw	r3, #3696	; 0xe70
 800416c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004170:	f04f 0202 	mov.w	r2, #2
 8004174:	75da      	strb	r2, [r3, #23]
			break;
 8004176:	bf00      	nop
	}
	xgWriteByte(CTRL_REG6_XL, tempRegValue);
 8004178:	7bfb      	ldrb	r3, [r7, #15]
 800417a:	f04f 0020 	mov.w	r0, #32
 800417e:	4619      	mov	r1, r3
 8004180:	f7fe fd9e 	bl	8002cc0 <xgWriteByte>

	// Then calculate a new aRes, which relies on aScale being set correctly:
	calcaRes();
 8004184:	f7fe fb54 	bl	8002830 <calcaRes>
}
 8004188:	f107 0710 	add.w	r7, r7, #16
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}

08004190 <setMagScale>:

void setMagScale(uint8_t mScl)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	4603      	mov	r3, r0
 8004198:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG6_XM. So, first read it:
	uint8_t temp = mReadByte(CTRL_REG2_M);
 800419a:	f04f 0021 	mov.w	r0, #33	; 0x21
 800419e:	f7fe fc81 	bl	8002aa4 <mReadByte>
 80041a2:	4603      	mov	r3, r0
 80041a4:	73fb      	strb	r3, [r7, #15]
	// Then mask out the mag scale bits:
	temp &= 0xFF^(0x3 << 5);
 80041a6:	7bfb      	ldrb	r3, [r7, #15]
 80041a8:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80041ac:	73fb      	strb	r3, [r7, #15]

	switch (mScl)
 80041ae:	79fb      	ldrb	r3, [r7, #7]
 80041b0:	2b0c      	cmp	r3, #12
 80041b2:	d010      	beq.n	80041d6 <setMagScale+0x46>
 80041b4:	2b10      	cmp	r3, #16
 80041b6:	d01b      	beq.n	80041f0 <setMagScale+0x60>
 80041b8:	2b08      	cmp	r3, #8
 80041ba:	d126      	bne.n	800420a <setMagScale+0x7a>
	{
		case 8:
			temp |= (0x1 << 5);
 80041bc:	7bfb      	ldrb	r3, [r7, #15]
 80041be:	f043 0320 	orr.w	r3, r3, #32
 80041c2:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 8;
 80041c4:	f640 6370 	movw	r3, #3696	; 0xe70
 80041c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041cc:	f04f 0208 	mov.w	r2, #8
 80041d0:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 80041d4:	e022      	b.n	800421c <setMagScale+0x8c>
		case 12:
			temp |= (0x2 << 5);
 80041d6:	7bfb      	ldrb	r3, [r7, #15]
 80041d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041dc:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 12;
 80041de:	f640 6370 	movw	r3, #3696	; 0xe70
 80041e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041e6:	f04f 020c 	mov.w	r2, #12
 80041ea:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 80041ee:	e015      	b.n	800421c <setMagScale+0x8c>
		case 16:
			temp |= (0x3 << 5);
 80041f0:	7bfb      	ldrb	r3, [r7, #15]
 80041f2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80041f6:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 16;
 80041f8:	f640 6370 	movw	r3, #3696	; 0xe70
 80041fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004200:	f04f 0210 	mov.w	r2, #16
 8004204:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 8004208:	e008      	b.n	800421c <setMagScale+0x8c>
		default: // Otherwise we'll default to 4 gauss (00)
			settings.mag.scale = 4;
 800420a:	f640 6370 	movw	r3, #3696	; 0xe70
 800420e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004212:	f04f 0204 	mov.w	r2, #4
 8004216:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 800421a:	bf00      	nop
	}

	// And write the new register value back into CTRL_REG6_XM:
	mWriteByte(CTRL_REG2_M, temp);
 800421c:	7bfb      	ldrb	r3, [r7, #15]
 800421e:	f04f 0021 	mov.w	r0, #33	; 0x21
 8004222:	4619      	mov	r1, r3
 8004224:	f7fe ff16 	bl	8003054 <mWriteByte>

	// We've updated the sensor, but we also need to update our class variables
	// First update mScale:
	//mScale = mScl;
	// Then calculate a new mRes, which relies on mScale being set correctly:
	calcmRes();
 8004228:	f7fe fb1c 	bl	8002864 <calcmRes>
}
 800422c:	f107 0710 	add.w	r7, r7, #16
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}

08004234 <setGyroODR>:

void setGyroODR(uint8_t gRate)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b084      	sub	sp, #16
 8004238:	af00      	add	r7, sp, #0
 800423a:	4603      	mov	r3, r0
 800423c:	71fb      	strb	r3, [r7, #7]
	// Only do this if gRate is not 0 (which would disable the gyro)
	if ((gRate & 0x07) != 0)
 800423e:	79fb      	ldrb	r3, [r7, #7]
 8004240:	f003 0307 	and.w	r3, r3, #7
 8004244:	2b00      	cmp	r3, #0
 8004246:	d020      	beq.n	800428a <setGyroODR+0x56>
	{
		// We need to preserve the other bytes in CTRL_REG1_G. So, first read it:
		uint8_t temp = xgReadByte(CTRL_REG1_G);
 8004248:	f04f 0010 	mov.w	r0, #16
 800424c:	f7fe fc48 	bl	8002ae0 <xgReadByte>
 8004250:	4603      	mov	r3, r0
 8004252:	73fb      	strb	r3, [r7, #15]
		// Then mask out the gyro ODR bits:
		temp &= 0xFF^(0x7 << 5);
 8004254:	7bfb      	ldrb	r3, [r7, #15]
 8004256:	f003 031f 	and.w	r3, r3, #31
 800425a:	73fb      	strb	r3, [r7, #15]
		temp |= (gRate & 0x07) << 5;
 800425c:	79fb      	ldrb	r3, [r7, #7]
 800425e:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8004262:	b2da      	uxtb	r2, r3
 8004264:	7bfb      	ldrb	r3, [r7, #15]
 8004266:	4313      	orrs	r3, r2
 8004268:	b2db      	uxtb	r3, r3
 800426a:	73fb      	strb	r3, [r7, #15]
		// Update our settings struct
		settings.gyro.sampleRate = gRate & 0x07;
 800426c:	79fb      	ldrb	r3, [r7, #7]
 800426e:	f003 0307 	and.w	r3, r3, #7
 8004272:	b2da      	uxtb	r2, r3
 8004274:	f640 6370 	movw	r3, #3696	; 0xe70
 8004278:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800427c:	721a      	strb	r2, [r3, #8]
		// And write the new register value back into CTRL_REG1_G:
		xgWriteByte(CTRL_REG1_G, temp);
 800427e:	7bfb      	ldrb	r3, [r7, #15]
 8004280:	f04f 0010 	mov.w	r0, #16
 8004284:	4619      	mov	r1, r3
 8004286:	f7fe fd1b 	bl	8002cc0 <xgWriteByte>
	}
}
 800428a:	f107 0710 	add.w	r7, r7, #16
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop

08004294 <setAccelODR>:

void setAccelODR(uint8_t aRate)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b084      	sub	sp, #16
 8004298:	af00      	add	r7, sp, #0
 800429a:	4603      	mov	r3, r0
 800429c:	71fb      	strb	r3, [r7, #7]
	// Only do this if aRate is not 0 (which would disable the accel)
	if ((aRate & 0x07) != 0)
 800429e:	79fb      	ldrb	r3, [r7, #7]
 80042a0:	f003 0307 	and.w	r3, r3, #7
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d020      	beq.n	80042ea <setAccelODR+0x56>
	{
		// We need to preserve the other bytes in CTRL_REG1_XM. So, first read it:
		uint8_t temp = xgReadByte(CTRL_REG6_XL);
 80042a8:	f04f 0020 	mov.w	r0, #32
 80042ac:	f7fe fc18 	bl	8002ae0 <xgReadByte>
 80042b0:	4603      	mov	r3, r0
 80042b2:	73fb      	strb	r3, [r7, #15]
		// Then mask out the accel ODR bits:
		temp &= 0x1F;
 80042b4:	7bfb      	ldrb	r3, [r7, #15]
 80042b6:	f003 031f 	and.w	r3, r3, #31
 80042ba:	73fb      	strb	r3, [r7, #15]
		// Then shift in our new ODR bits:
		temp |= ((aRate & 0x07) << 5);
 80042bc:	79fb      	ldrb	r3, [r7, #7]
 80042be:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80042c2:	b2da      	uxtb	r2, r3
 80042c4:	7bfb      	ldrb	r3, [r7, #15]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	73fb      	strb	r3, [r7, #15]
		settings.accel.sampleRate = aRate & 0x07;
 80042cc:	79fb      	ldrb	r3, [r7, #7]
 80042ce:	f003 0307 	and.w	r3, r3, #7
 80042d2:	b2da      	uxtb	r2, r3
 80042d4:	f640 6370 	movw	r3, #3696	; 0xe70
 80042d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042dc:	761a      	strb	r2, [r3, #24]
		// And write the new register value back into CTRL_REG1_XM:
		xgWriteByte(CTRL_REG6_XL, temp);
 80042de:	7bfb      	ldrb	r3, [r7, #15]
 80042e0:	f04f 0020 	mov.w	r0, #32
 80042e4:	4619      	mov	r1, r3
 80042e6:	f7fe fceb 	bl	8002cc0 <xgWriteByte>
	}
}
 80042ea:	f107 0710 	add.w	r7, r7, #16
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop

080042f4 <setMagODR>:

void setMagODR(uint8_t mRate)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b084      	sub	sp, #16
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	4603      	mov	r3, r0
 80042fc:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG5_XM. So, first read it:
	uint8_t temp = mReadByte(CTRL_REG1_M);
 80042fe:	f04f 0020 	mov.w	r0, #32
 8004302:	f7fe fbcf 	bl	8002aa4 <mReadByte>
 8004306:	4603      	mov	r3, r0
 8004308:	73fb      	strb	r3, [r7, #15]
	// Then mask out the mag ODR bits:
	temp &= 0xFF^(0x7 << 2);
 800430a:	7bfb      	ldrb	r3, [r7, #15]
 800430c:	f023 031c 	bic.w	r3, r3, #28
 8004310:	73fb      	strb	r3, [r7, #15]
	// Then shift in our new ODR bits:
	temp |= ((mRate & 0x07) << 2);
 8004312:	79fb      	ldrb	r3, [r7, #7]
 8004314:	f003 0307 	and.w	r3, r3, #7
 8004318:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800431c:	b2da      	uxtb	r2, r3
 800431e:	7bfb      	ldrb	r3, [r7, #15]
 8004320:	4313      	orrs	r3, r2
 8004322:	b2db      	uxtb	r3, r3
 8004324:	73fb      	strb	r3, [r7, #15]
	settings.mag.sampleRate = mRate & 0x07;
 8004326:	79fb      	ldrb	r3, [r7, #7]
 8004328:	f003 0307 	and.w	r3, r3, #7
 800432c:	b2da      	uxtb	r2, r3
 800432e:	f640 6370 	movw	r3, #3696	; 0xe70
 8004332:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004336:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	// And write the new register value back into CTRL_REG5_XM:
	mWriteByte(CTRL_REG1_M, temp);
 800433a:	7bfb      	ldrb	r3, [r7, #15]
 800433c:	f04f 0020 	mov.w	r0, #32
 8004340:	4619      	mov	r1, r3
 8004342:	f7fe fe87 	bl	8003054 <mWriteByte>
}
 8004346:	f107 0710 	add.w	r7, r7, #16
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}
 800434e:	bf00      	nop

08004350 <configInt>:

void configInt(interrupt_select interupt, uint8_t generator, h_lactive activeLow, pp_od pushPull)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b084      	sub	sp, #16
 8004354:	af00      	add	r7, sp, #0
 8004356:	71f8      	strb	r0, [r7, #7]
 8004358:	71b9      	strb	r1, [r7, #6]
 800435a:	717a      	strb	r2, [r7, #5]
 800435c:	713b      	strb	r3, [r7, #4]
	// Write to INT1_CTRL or INT2_CTRL. [interupt] should already be one of
	// those two values.
	// [generator] should be an OR'd list of values from the interrupt_generators enum
	xgWriteByte(interupt, generator);
 800435e:	79fa      	ldrb	r2, [r7, #7]
 8004360:	79bb      	ldrb	r3, [r7, #6]
 8004362:	4610      	mov	r0, r2
 8004364:	4619      	mov	r1, r3
 8004366:	f7fe fcab 	bl	8002cc0 <xgWriteByte>

	// Configure CTRL_REG8
	uint8_t temp;
	temp = xgReadByte(CTRL_REG8);
 800436a:	f04f 0022 	mov.w	r0, #34	; 0x22
 800436e:	f7fe fbb7 	bl	8002ae0 <xgReadByte>
 8004372:	4603      	mov	r3, r0
 8004374:	73fb      	strb	r3, [r7, #15]

	if (activeLow) temp |= (1<<5);
 8004376:	797b      	ldrb	r3, [r7, #5]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d004      	beq.n	8004386 <configInt+0x36>
 800437c:	7bfb      	ldrb	r3, [r7, #15]
 800437e:	f043 0320 	orr.w	r3, r3, #32
 8004382:	73fb      	strb	r3, [r7, #15]
 8004384:	e003      	b.n	800438e <configInt+0x3e>
	else temp &= ~(1<<5);
 8004386:	7bfb      	ldrb	r3, [r7, #15]
 8004388:	f023 0320 	bic.w	r3, r3, #32
 800438c:	73fb      	strb	r3, [r7, #15]

	if (pushPull) temp &= ~(1<<4);
 800438e:	793b      	ldrb	r3, [r7, #4]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d004      	beq.n	800439e <configInt+0x4e>
 8004394:	7bfb      	ldrb	r3, [r7, #15]
 8004396:	f023 0310 	bic.w	r3, r3, #16
 800439a:	73fb      	strb	r3, [r7, #15]
 800439c:	e003      	b.n	80043a6 <configInt+0x56>
	else temp |= (1<<4);
 800439e:	7bfb      	ldrb	r3, [r7, #15]
 80043a0:	f043 0310 	orr.w	r3, r3, #16
 80043a4:	73fb      	strb	r3, [r7, #15]

	xgWriteByte(CTRL_REG8, temp);
 80043a6:	7bfb      	ldrb	r3, [r7, #15]
 80043a8:	f04f 0022 	mov.w	r0, #34	; 0x22
 80043ac:	4619      	mov	r1, r3
 80043ae:	f7fe fc87 	bl	8002cc0 <xgWriteByte>
}
 80043b2:	f107 0710 	add.w	r7, r7, #16
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	bf00      	nop

080043bc <configInactivity>:


void configInactivity(uint8_t duration, uint8_t threshold, bool sleepOn)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b084      	sub	sp, #16
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	4613      	mov	r3, r2
 80043c4:	4602      	mov	r2, r0
 80043c6:	71fa      	strb	r2, [r7, #7]
 80043c8:	460a      	mov	r2, r1
 80043ca:	71ba      	strb	r2, [r7, #6]
 80043cc:	717b      	strb	r3, [r7, #5]
	uint8_t temp = 0;
 80043ce:	f04f 0300 	mov.w	r3, #0
 80043d2:	73fb      	strb	r3, [r7, #15]

	temp = threshold & 0x7F;
 80043d4:	79bb      	ldrb	r3, [r7, #6]
 80043d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043da:	73fb      	strb	r3, [r7, #15]
	if (sleepOn) temp |= (1<<7);
 80043dc:	797b      	ldrb	r3, [r7, #5]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d003      	beq.n	80043ea <configInactivity+0x2e>
 80043e2:	7bfb      	ldrb	r3, [r7, #15]
 80043e4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80043e8:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(ACT_THS, temp);
 80043ea:	7bfb      	ldrb	r3, [r7, #15]
 80043ec:	f04f 0004 	mov.w	r0, #4
 80043f0:	4619      	mov	r1, r3
 80043f2:	f7fe fc65 	bl	8002cc0 <xgWriteByte>

	xgWriteByte(ACT_DUR, duration);
 80043f6:	79fb      	ldrb	r3, [r7, #7]
 80043f8:	f04f 0005 	mov.w	r0, #5
 80043fc:	4619      	mov	r1, r3
 80043fe:	f7fe fc5f 	bl	8002cc0 <xgWriteByte>
}
 8004402:	f107 0710 	add.w	r7, r7, #16
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}
 800440a:	bf00      	nop

0800440c <getInactivity>:


uint8_t getInactivity(void)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b082      	sub	sp, #8
 8004410:	af00      	add	r7, sp, #0
	uint8_t temp = xgReadByte(STATUS_REG_0);
 8004412:	f04f 0017 	mov.w	r0, #23
 8004416:	f7fe fb63 	bl	8002ae0 <xgReadByte>
 800441a:	4603      	mov	r3, r0
 800441c:	71fb      	strb	r3, [r7, #7]
	temp &= (0x10);
 800441e:	79fb      	ldrb	r3, [r7, #7]
 8004420:	f003 0310 	and.w	r3, r3, #16
 8004424:	71fb      	strb	r3, [r7, #7]
	return temp;
 8004426:	79fb      	ldrb	r3, [r7, #7]
}
 8004428:	4618      	mov	r0, r3
 800442a:	f107 0708 	add.w	r7, r7, #8
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}
 8004432:	bf00      	nop

08004434 <configAccelInt>:

void configAccelInt(uint8_t generator, bool andInterrupts)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b084      	sub	sp, #16
 8004438:	af00      	add	r7, sp, #0
 800443a:	4602      	mov	r2, r0
 800443c:	460b      	mov	r3, r1
 800443e:	71fa      	strb	r2, [r7, #7]
 8004440:	71bb      	strb	r3, [r7, #6]
	// Use variables from accel_interrupt_generator, OR'd together to create
	// the [generator]value.
	uint8_t temp = generator;
 8004442:	79fb      	ldrb	r3, [r7, #7]
 8004444:	73fb      	strb	r3, [r7, #15]
	if (andInterrupts) temp |= 0x80;
 8004446:	79bb      	ldrb	r3, [r7, #6]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d003      	beq.n	8004454 <configAccelInt+0x20>
 800444c:	7bfb      	ldrb	r3, [r7, #15]
 800444e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004452:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_CFG_XL, temp);
 8004454:	7bfb      	ldrb	r3, [r7, #15]
 8004456:	f04f 0006 	mov.w	r0, #6
 800445a:	4619      	mov	r1, r3
 800445c:	f7fe fc30 	bl	8002cc0 <xgWriteByte>
}
 8004460:	f107 0710 	add.w	r7, r7, #16
 8004464:	46bd      	mov	sp, r7
 8004466:	bd80      	pop	{r7, pc}

08004468 <configAccelThs>:

void configAccelThs(uint8_t threshold, lsm9ds1_axis axis, uint8_t duration, bool wait)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0
 800446e:	71f8      	strb	r0, [r7, #7]
 8004470:	71b9      	strb	r1, [r7, #6]
 8004472:	717a      	strb	r2, [r7, #5]
 8004474:	713b      	strb	r3, [r7, #4]
	// Write threshold value to INT_GEN_THS_?_XL.
	// axis will be 0, 1, or 2 (x, y, z respectively)
	xgWriteByte(INT_GEN_THS_X_XL + axis, threshold);
 8004476:	79bb      	ldrb	r3, [r7, #6]
 8004478:	f103 0307 	add.w	r3, r3, #7
 800447c:	b2da      	uxtb	r2, r3
 800447e:	79fb      	ldrb	r3, [r7, #7]
 8004480:	4610      	mov	r0, r2
 8004482:	4619      	mov	r1, r3
 8004484:	f7fe fc1c 	bl	8002cc0 <xgWriteByte>

	// Write duration and wait to INT_GEN_DUR_XL
	uint8_t temp;
	temp = (duration & 0x7F);
 8004488:	797b      	ldrb	r3, [r7, #5]
 800448a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800448e:	73fb      	strb	r3, [r7, #15]
	if (wait) temp |= 0x80;
 8004490:	793b      	ldrb	r3, [r7, #4]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d003      	beq.n	800449e <configAccelThs+0x36>
 8004496:	7bfb      	ldrb	r3, [r7, #15]
 8004498:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800449c:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_DUR_XL, temp);
 800449e:	7bfb      	ldrb	r3, [r7, #15]
 80044a0:	f04f 000a 	mov.w	r0, #10
 80044a4:	4619      	mov	r1, r3
 80044a6:	f7fe fc0b 	bl	8002cc0 <xgWriteByte>
}
 80044aa:	f107 0710 	add.w	r7, r7, #16
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop

080044b4 <getAccelIntSrc>:

uint8_t getAccelIntSrc(void)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b082      	sub	sp, #8
 80044b8:	af00      	add	r7, sp, #0
	uint8_t intSrc = xgReadByte(INT_GEN_SRC_XL);
 80044ba:	f04f 0026 	mov.w	r0, #38	; 0x26
 80044be:	f7fe fb0f 	bl	8002ae0 <xgReadByte>
 80044c2:	4603      	mov	r3, r0
 80044c4:	71fb      	strb	r3, [r7, #7]

	// Check if the IA_XL (interrupt active) bit is set
	if (intSrc & (1<<6))
 80044c6:	79fb      	ldrb	r3, [r7, #7]
 80044c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d004      	beq.n	80044da <getAccelIntSrc+0x26>
	{
		return (intSrc & 0x3F);
 80044d0:	79fb      	ldrb	r3, [r7, #7]
 80044d2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	e001      	b.n	80044de <getAccelIntSrc+0x2a>
	}

	return 0;
 80044da:	f04f 0300 	mov.w	r3, #0
}
 80044de:	4618      	mov	r0, r3
 80044e0:	f107 0708 	add.w	r7, r7, #8
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}

080044e8 <configGyroInt>:

void configGyroInt(uint8_t generator, bool aoi, bool latch)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b084      	sub	sp, #16
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	4613      	mov	r3, r2
 80044f0:	4602      	mov	r2, r0
 80044f2:	71fa      	strb	r2, [r7, #7]
 80044f4:	460a      	mov	r2, r1
 80044f6:	71ba      	strb	r2, [r7, #6]
 80044f8:	717b      	strb	r3, [r7, #5]
	// Use variables from accel_interrupt_generator, OR'd together to create
	// the [generator]value.
	uint8_t temp = generator;
 80044fa:	79fb      	ldrb	r3, [r7, #7]
 80044fc:	73fb      	strb	r3, [r7, #15]
	if (aoi) temp |= 0x80;
 80044fe:	79bb      	ldrb	r3, [r7, #6]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d003      	beq.n	800450c <configGyroInt+0x24>
 8004504:	7bfb      	ldrb	r3, [r7, #15]
 8004506:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800450a:	73fb      	strb	r3, [r7, #15]
	if (latch) temp |= 0x40;
 800450c:	797b      	ldrb	r3, [r7, #5]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d003      	beq.n	800451a <configGyroInt+0x32>
 8004512:	7bfb      	ldrb	r3, [r7, #15]
 8004514:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004518:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_CFG_G, temp);
 800451a:	7bfb      	ldrb	r3, [r7, #15]
 800451c:	f04f 0030 	mov.w	r0, #48	; 0x30
 8004520:	4619      	mov	r1, r3
 8004522:	f7fe fbcd 	bl	8002cc0 <xgWriteByte>
}
 8004526:	f107 0710 	add.w	r7, r7, #16
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop

08004530 <configGyroThs>:


void configGyroThs(int16_t threshold, lsm9ds1_axis axis, uint8_t duration, bool wait)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	80f8      	strh	r0, [r7, #6]
 8004538:	7179      	strb	r1, [r7, #5]
 800453a:	713a      	strb	r2, [r7, #4]
 800453c:	70fb      	strb	r3, [r7, #3]
	uint8_t buffer[2];
	buffer[0] = (threshold & 0x7F00) >> 8;
 800453e:	88fb      	ldrh	r3, [r7, #6]
 8004540:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8004544:	ea4f 2323 	mov.w	r3, r3, asr #8
 8004548:	b2db      	uxtb	r3, r3
 800454a:	733b      	strb	r3, [r7, #12]
	buffer[1] = (threshold & 0x00FF);
 800454c:	88fb      	ldrh	r3, [r7, #6]
 800454e:	b2db      	uxtb	r3, r3
 8004550:	737b      	strb	r3, [r7, #13]
	// Write threshold value to INT_GEN_THS_?H_G and  INT_GEN_THS_?L_G.
	// axis will be 0, 1, or 2 (x, y, z respectively)
	xgWriteByte(INT_GEN_THS_XH_G + (axis * 2), buffer[0]);
 8004552:	797b      	ldrb	r3, [r7, #5]
 8004554:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004558:	b2db      	uxtb	r3, r3
 800455a:	f103 0331 	add.w	r3, r3, #49	; 0x31
 800455e:	b2da      	uxtb	r2, r3
 8004560:	7b3b      	ldrb	r3, [r7, #12]
 8004562:	4610      	mov	r0, r2
 8004564:	4619      	mov	r1, r3
 8004566:	f7fe fbab 	bl	8002cc0 <xgWriteByte>
	xgWriteByte(INT_GEN_THS_XH_G + 1 + (axis * 2), buffer[1]);
 800456a:	797b      	ldrb	r3, [r7, #5]
 800456c:	f103 0319 	add.w	r3, r3, #25
 8004570:	b2db      	uxtb	r3, r3
 8004572:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004576:	b2da      	uxtb	r2, r3
 8004578:	7b7b      	ldrb	r3, [r7, #13]
 800457a:	4610      	mov	r0, r2
 800457c:	4619      	mov	r1, r3
 800457e:	f7fe fb9f 	bl	8002cc0 <xgWriteByte>

	// Write duration and wait to INT_GEN_DUR_XL
	uint8_t temp;
	temp = (duration & 0x7F);
 8004582:	793b      	ldrb	r3, [r7, #4]
 8004584:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004588:	73fb      	strb	r3, [r7, #15]
	if (wait) temp |= 0x80;
 800458a:	78fb      	ldrb	r3, [r7, #3]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d003      	beq.n	8004598 <configGyroThs+0x68>
 8004590:	7bfb      	ldrb	r3, [r7, #15]
 8004592:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004596:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_DUR_G, temp);
 8004598:	7bfb      	ldrb	r3, [r7, #15]
 800459a:	f04f 0037 	mov.w	r0, #55	; 0x37
 800459e:	4619      	mov	r1, r3
 80045a0:	f7fe fb8e 	bl	8002cc0 <xgWriteByte>
}
 80045a4:	f107 0710 	add.w	r7, r7, #16
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}

080045ac <getGyroIntSrc>:


uint8_t getGyroIntSrc()
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b082      	sub	sp, #8
 80045b0:	af00      	add	r7, sp, #0
	uint8_t intSrc = xgReadByte(INT_GEN_SRC_G);
 80045b2:	f04f 0014 	mov.w	r0, #20
 80045b6:	f7fe fa93 	bl	8002ae0 <xgReadByte>
 80045ba:	4603      	mov	r3, r0
 80045bc:	71fb      	strb	r3, [r7, #7]

	// Check if the IA_G (interrupt active) bit is set
	if (intSrc & (1<<6))
 80045be:	79fb      	ldrb	r3, [r7, #7]
 80045c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d004      	beq.n	80045d2 <getGyroIntSrc+0x26>
	{
		return (intSrc & 0x3F);
 80045c8:	79fb      	ldrb	r3, [r7, #7]
 80045ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	e001      	b.n	80045d6 <getGyroIntSrc+0x2a>
	}

	return 0;
 80045d2:	f04f 0300 	mov.w	r3, #0
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	f107 0708 	add.w	r7, r7, #8
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}

080045e0 <configMagInt>:


void configMagInt(uint8_t generator, h_lactive activeLow, bool latch)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b084      	sub	sp, #16
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	4613      	mov	r3, r2
 80045e8:	4602      	mov	r2, r0
 80045ea:	71fa      	strb	r2, [r7, #7]
 80045ec:	460a      	mov	r2, r1
 80045ee:	71ba      	strb	r2, [r7, #6]
 80045f0:	717b      	strb	r3, [r7, #5]
	// Mask out non-generator bits (0-4)
	uint8_t config = (generator & 0xE0);
 80045f2:	79fb      	ldrb	r3, [r7, #7]
 80045f4:	f023 031f 	bic.w	r3, r3, #31
 80045f8:	73fb      	strb	r3, [r7, #15]
	// IEA bit is 0 for active-low, 1 for active-high.
	if (activeLow == INT_ACTIVE_HIGH) config |= (1<<2);
 80045fa:	79bb      	ldrb	r3, [r7, #6]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d103      	bne.n	8004608 <configMagInt+0x28>
 8004600:	7bfb      	ldrb	r3, [r7, #15]
 8004602:	f043 0304 	orr.w	r3, r3, #4
 8004606:	73fb      	strb	r3, [r7, #15]
	// IEL bit is 0 for latched, 1 for not-latched
	if (!latch) config |= (1<<1);
 8004608:	797b      	ldrb	r3, [r7, #5]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d103      	bne.n	8004616 <configMagInt+0x36>
 800460e:	7bfb      	ldrb	r3, [r7, #15]
 8004610:	f043 0302 	orr.w	r3, r3, #2
 8004614:	73fb      	strb	r3, [r7, #15]
	// As long as we have at least 1 generator, enable the interrupt
	if (generator != 0) config |= (1<<0);
 8004616:	79fb      	ldrb	r3, [r7, #7]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d003      	beq.n	8004624 <configMagInt+0x44>
 800461c:	7bfb      	ldrb	r3, [r7, #15]
 800461e:	f043 0301 	orr.w	r3, r3, #1
 8004622:	73fb      	strb	r3, [r7, #15]

	mWriteByte(INT_CFG_M, config);
 8004624:	7bfb      	ldrb	r3, [r7, #15]
 8004626:	f04f 0030 	mov.w	r0, #48	; 0x30
 800462a:	4619      	mov	r1, r3
 800462c:	f7fe fd12 	bl	8003054 <mWriteByte>
}
 8004630:	f107 0710 	add.w	r7, r7, #16
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}

08004638 <configMagThs>:


void configMagThs(uint16_t threshold)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b082      	sub	sp, #8
 800463c:	af00      	add	r7, sp, #0
 800463e:	4603      	mov	r3, r0
 8004640:	80fb      	strh	r3, [r7, #6]
	// Write high eight bits of [threshold] to INT_THS_H_M
	mWriteByte(INT_THS_H_M, (uint8_t)((threshold & 0x7F00) >> 8));
 8004642:	88fb      	ldrh	r3, [r7, #6]
 8004644:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8004648:	ea4f 2323 	mov.w	r3, r3, asr #8
 800464c:	b2db      	uxtb	r3, r3
 800464e:	f04f 0033 	mov.w	r0, #51	; 0x33
 8004652:	4619      	mov	r1, r3
 8004654:	f7fe fcfe 	bl	8003054 <mWriteByte>
	// Write low eight bits of [threshold] to INT_THS_L_M
	mWriteByte(INT_THS_L_M, (uint8_t)(threshold & 0x00FF));
 8004658:	88fb      	ldrh	r3, [r7, #6]
 800465a:	b2db      	uxtb	r3, r3
 800465c:	f04f 0032 	mov.w	r0, #50	; 0x32
 8004660:	4619      	mov	r1, r3
 8004662:	f7fe fcf7 	bl	8003054 <mWriteByte>
}
 8004666:	f107 0708 	add.w	r7, r7, #8
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}
 800466e:	bf00      	nop

08004670 <getMagIntSrc>:

uint8_t getMagIntSrc(void)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b082      	sub	sp, #8
 8004674:	af00      	add	r7, sp, #0
	uint8_t intSrc = mReadByte(INT_SRC_M);
 8004676:	f04f 0030 	mov.w	r0, #48	; 0x30
 800467a:	f7fe fa13 	bl	8002aa4 <mReadByte>
 800467e:	4603      	mov	r3, r0
 8004680:	71fb      	strb	r3, [r7, #7]

	// Check if the INT (interrupt active) bit is set
	if (intSrc & (1<<0))
 8004682:	79fb      	ldrb	r3, [r7, #7]
 8004684:	f003 0301 	and.w	r3, r3, #1
 8004688:	2b00      	cmp	r3, #0
 800468a:	d004      	beq.n	8004696 <getMagIntSrc+0x26>
	{
		return (intSrc & 0xFE);
 800468c:	79fb      	ldrb	r3, [r7, #7]
 800468e:	f023 0301 	bic.w	r3, r3, #1
 8004692:	b2db      	uxtb	r3, r3
 8004694:	e001      	b.n	800469a <getMagIntSrc+0x2a>
	}

	return 0;
 8004696:	f04f 0300 	mov.w	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	f107 0708 	add.w	r7, r7, #8
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}

080046a4 <sleepGyro>:

void sleepGyro(bool enable)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	4603      	mov	r3, r0
 80046ac:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = xgReadByte(CTRL_REG9);
 80046ae:	f04f 0023 	mov.w	r0, #35	; 0x23
 80046b2:	f7fe fa15 	bl	8002ae0 <xgReadByte>
 80046b6:	4603      	mov	r3, r0
 80046b8:	73fb      	strb	r3, [r7, #15]
	if (enable) temp |= (1<<6);
 80046ba:	79fb      	ldrb	r3, [r7, #7]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d004      	beq.n	80046ca <sleepGyro+0x26>
 80046c0:	7bfb      	ldrb	r3, [r7, #15]
 80046c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046c6:	73fb      	strb	r3, [r7, #15]
 80046c8:	e003      	b.n	80046d2 <sleepGyro+0x2e>
	else temp &= ~(1<<6);
 80046ca:	7bfb      	ldrb	r3, [r7, #15]
 80046cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80046d0:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(CTRL_REG9, temp);
 80046d2:	7bfb      	ldrb	r3, [r7, #15]
 80046d4:	f04f 0023 	mov.w	r0, #35	; 0x23
 80046d8:	4619      	mov	r1, r3
 80046da:	f7fe faf1 	bl	8002cc0 <xgWriteByte>
}
 80046de:	f107 0710 	add.w	r7, r7, #16
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop

080046e8 <getFIFOSamples>:


uint8_t getFIFOSamples(void)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	af00      	add	r7, sp, #0
	return (xgReadByte(FIFO_SRC) & 0x3F);
 80046ec:	f04f 002f 	mov.w	r0, #47	; 0x2f
 80046f0:	f7fe f9f6 	bl	8002ae0 <xgReadByte>
 80046f4:	4603      	mov	r3, r0
 80046f6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80046fa:	b2db      	uxtb	r3, r3
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	bd80      	pop	{r7, pc}

08004700 <timerHandlerSendMsg>:

void timerHandlerSendMsg(void *T)
{
 8004700:	b590      	push	{r4, r7, lr}
 8004702:	b083      	sub	sp, #12
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
	static int counter = 0;

	send(&accelOsX[counter], strlen(&accelOsX[counter]));
 8004708:	f640 13a0 	movw	r3, #2464	; 0x9a0
 800470c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	f640 6308 	movw	r3, #3592	; 0xe08
 8004716:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800471a:	18d4      	adds	r4, r2, r3
 800471c:	f640 13a0 	movw	r3, #2464	; 0x9a0
 8004720:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	f640 6308 	movw	r3, #3592	; 0xe08
 800472a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800472e:	18d3      	adds	r3, r2, r3
 8004730:	4618      	mov	r0, r3
 8004732:	f005 febf 	bl	800a4b4 <strlen>
 8004736:	4603      	mov	r3, r0
 8004738:	4620      	mov	r0, r4
 800473a:	4619      	mov	r1, r3
 800473c:	f7fc fb02 	bl	8000d44 <send>
	send(&accelOsY[counter], strlen(&accelOsY[counter]));
 8004740:	f640 13a0 	movw	r3, #2464	; 0x9a0
 8004744:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	f640 63b8 	movw	r3, #3768	; 0xeb8
 800474e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004752:	18d4      	adds	r4, r2, r3
 8004754:	f640 13a0 	movw	r3, #2464	; 0x9a0
 8004758:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	f640 63b8 	movw	r3, #3768	; 0xeb8
 8004762:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004766:	18d3      	adds	r3, r2, r3
 8004768:	4618      	mov	r0, r3
 800476a:	f005 fea3 	bl	800a4b4 <strlen>
 800476e:	4603      	mov	r3, r0
 8004770:	4620      	mov	r0, r4
 8004772:	4619      	mov	r1, r3
 8004774:	f7fc fae6 	bl	8000d44 <send>
	send(&accelOsZ[counter], strlen(&accelOsZ[counter]));
 8004778:	f640 13a0 	movw	r3, #2464	; 0x9a0
 800477c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	f241 4304 	movw	r3, #5124	; 0x1404
 8004786:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800478a:	18d4      	adds	r4, r2, r3
 800478c:	f640 13a0 	movw	r3, #2464	; 0x9a0
 8004790:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	f241 4304 	movw	r3, #5124	; 0x1404
 800479a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800479e:	18d3      	adds	r3, r2, r3
 80047a0:	4618      	mov	r0, r3
 80047a2:	f005 fe87 	bl	800a4b4 <strlen>
 80047a6:	4603      	mov	r3, r0
 80047a8:	4620      	mov	r0, r4
 80047aa:	4619      	mov	r1, r3
 80047ac:	f7fc faca 	bl	8000d44 <send>

	counter++;
 80047b0:	f640 13a0 	movw	r3, #2464	; 0x9a0
 80047b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f103 0201 	add.w	r2, r3, #1
 80047be:	f640 13a0 	movw	r3, #2464	; 0x9a0
 80047c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047c6:	601a      	str	r2, [r3, #0]

	if(100 == counter)
	{
		;
	}
}
 80047c8:	f107 070c 	add.w	r7, r7, #12
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd90      	pop	{r4, r7, pc}

080047d0 <timerHandlerReceiveOneMeasurementEachSensor>:

void timerHandlerReceiveOneMeasurementEachSensor(void *T)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b084      	sub	sp, #16
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
	static volatile uint32_t stageOfReading = 0;
	static uint8_t whichByte = 0;
	static uint8_t whichDevice = 0;
	addressAndData *address = (addressAndData*)T;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	60fb      	str	r3, [r7, #12]

	if(readingAllowed == TRUE)
 80047dc:	f240 031c 	movw	r3, #28
 80047e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047e4:	781b      	ldrb	r3, [r3, #0]
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	f040 80f9 	bne.w	80049e0 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
	{
		if(0 == whichDevice) //accel
 80047ee:	f640 1399 	movw	r3, #2457	; 0x999
 80047f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047f6:	781b      	ldrb	r3, [r3, #0]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d147      	bne.n	800488c <timerHandlerReceiveOneMeasurementEachSensor+0xbc>
		{
			receiveByte(address->adr.addressDevice[0], (address->adr.subAddress[0] + whichByte), &(address->dane[whichByte]));
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	7c99      	ldrb	r1, [r3, #18]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	7d1a      	ldrb	r2, [r3, #20]
 8004804:	f640 139a 	movw	r3, #2458	; 0x99a
 8004808:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800480c:	781b      	ldrb	r3, [r3, #0]
 800480e:	18d3      	adds	r3, r2, r3
 8004810:	b2da      	uxtb	r2, r3
 8004812:	f640 139a 	movw	r3, #2458	; 0x99a
 8004816:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800481a:	781b      	ldrb	r3, [r3, #0]
 800481c:	68f8      	ldr	r0, [r7, #12]
 800481e:	18c3      	adds	r3, r0, r3
 8004820:	4608      	mov	r0, r1
 8004822:	4611      	mov	r1, r2
 8004824:	461a      	mov	r2, r3
 8004826:	f000 f8df 	bl	80049e8 <receiveByte>
			whichByte++;
 800482a:	f640 139a 	movw	r3, #2458	; 0x99a
 800482e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004832:	781b      	ldrb	r3, [r3, #0]
 8004834:	f103 0301 	add.w	r3, r3, #1
 8004838:	b2da      	uxtb	r2, r3
 800483a:	f640 139a 	movw	r3, #2458	; 0x99a
 800483e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004842:	701a      	strb	r2, [r3, #0]

			if(whichByte == 6)
 8004844:	f640 139a 	movw	r3, #2458	; 0x99a
 8004848:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800484c:	781b      	ldrb	r3, [r3, #0]
 800484e:	2b06      	cmp	r3, #6
 8004850:	f040 80c6 	bne.w	80049e0 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
			{
				//readingAllowed = FALSE;

				whichDevice++;
 8004854:	f640 1399 	movw	r3, #2457	; 0x999
 8004858:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	f103 0301 	add.w	r3, r3, #1
 8004862:	b2da      	uxtb	r2, r3
 8004864:	f640 1399 	movw	r3, #2457	; 0x999
 8004868:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800486c:	701a      	strb	r2, [r3, #0]

				whichByte = 0;
 800486e:	f640 139a 	movw	r3, #2458	; 0x99a
 8004872:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004876:	f04f 0200 	mov.w	r2, #0
 800487a:	701a      	strb	r2, [r3, #0]
				stageOfReading = 0;
 800487c:	f640 139c 	movw	r3, #2460	; 0x99c
 8004880:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004884:	f04f 0200 	mov.w	r2, #0
 8004888:	601a      	str	r2, [r3, #0]
 800488a:	e0a9      	b.n	80049e0 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
			}
		}
		else if(1 == whichDevice) //gyro
 800488c:	f640 1399 	movw	r3, #2457	; 0x999
 8004890:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004894:	781b      	ldrb	r3, [r3, #0]
 8004896:	2b01      	cmp	r3, #1
 8004898:	d14d      	bne.n	8004936 <timerHandlerReceiveOneMeasurementEachSensor+0x166>
		{
			receiveByte(address->adr.addressDevice[0], (address->adr.subAddress[1] + whichByte), &(address->dane[whichByte + 6]));
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	7c99      	ldrb	r1, [r3, #18]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	7d5a      	ldrb	r2, [r3, #21]
 80048a2:	f640 139a 	movw	r3, #2458	; 0x99a
 80048a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048aa:	781b      	ldrb	r3, [r3, #0]
 80048ac:	18d3      	adds	r3, r2, r3
 80048ae:	b2da      	uxtb	r2, r3
 80048b0:	f640 139a 	movw	r3, #2458	; 0x99a
 80048b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048b8:	781b      	ldrb	r3, [r3, #0]
 80048ba:	f103 0306 	add.w	r3, r3, #6
 80048be:	68f8      	ldr	r0, [r7, #12]
 80048c0:	18c3      	adds	r3, r0, r3
 80048c2:	4608      	mov	r0, r1
 80048c4:	4611      	mov	r1, r2
 80048c6:	461a      	mov	r2, r3
 80048c8:	f000 f88e 	bl	80049e8 <receiveByte>
			whichByte++;
 80048cc:	f640 139a 	movw	r3, #2458	; 0x99a
 80048d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048d4:	781b      	ldrb	r3, [r3, #0]
 80048d6:	f103 0301 	add.w	r3, r3, #1
 80048da:	b2da      	uxtb	r2, r3
 80048dc:	f640 139a 	movw	r3, #2458	; 0x99a
 80048e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048e4:	701a      	strb	r2, [r3, #0]

			if(whichByte == 6)
 80048e6:	f640 139a 	movw	r3, #2458	; 0x99a
 80048ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048ee:	781b      	ldrb	r3, [r3, #0]
 80048f0:	2b06      	cmp	r3, #6
 80048f2:	d175      	bne.n	80049e0 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
			{
				//readingAllowed = FALSE;

				whichDevice++;
 80048f4:	f640 1399 	movw	r3, #2457	; 0x999
 80048f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048fc:	781b      	ldrb	r3, [r3, #0]
 80048fe:	f103 0301 	add.w	r3, r3, #1
 8004902:	b2da      	uxtb	r2, r3
 8004904:	f640 1399 	movw	r3, #2457	; 0x999
 8004908:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800490c:	701a      	strb	r2, [r3, #0]

				whichByte = 0;
 800490e:	f640 139a 	movw	r3, #2458	; 0x99a
 8004912:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004916:	f04f 0200 	mov.w	r2, #0
 800491a:	701a      	strb	r2, [r3, #0]
				stageOfReading++;
 800491c:	f640 139c 	movw	r3, #2460	; 0x99c
 8004920:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f103 0201 	add.w	r2, r3, #1
 800492a:	f640 139c 	movw	r3, #2460	; 0x99c
 800492e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004932:	601a      	str	r2, [r3, #0]
 8004934:	e054      	b.n	80049e0 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
			}
		}
		else if(2 == whichDevice)
 8004936:	f640 1399 	movw	r3, #2457	; 0x999
 800493a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800493e:	781b      	ldrb	r3, [r3, #0]
 8004940:	2b02      	cmp	r3, #2
 8004942:	d14d      	bne.n	80049e0 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
		{
			receiveByte(address->adr.addressDevice[1], (address->adr.subAddress[2] + whichByte), &(address->dane[whichByte + 12]));
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	7cd9      	ldrb	r1, [r3, #19]
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	7d9a      	ldrb	r2, [r3, #22]
 800494c:	f640 139a 	movw	r3, #2458	; 0x99a
 8004950:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004954:	781b      	ldrb	r3, [r3, #0]
 8004956:	18d3      	adds	r3, r2, r3
 8004958:	b2da      	uxtb	r2, r3
 800495a:	f640 139a 	movw	r3, #2458	; 0x99a
 800495e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004962:	781b      	ldrb	r3, [r3, #0]
 8004964:	f103 030c 	add.w	r3, r3, #12
 8004968:	68f8      	ldr	r0, [r7, #12]
 800496a:	18c3      	adds	r3, r0, r3
 800496c:	4608      	mov	r0, r1
 800496e:	4611      	mov	r1, r2
 8004970:	461a      	mov	r2, r3
 8004972:	f000 f839 	bl	80049e8 <receiveByte>
			whichByte++;
 8004976:	f640 139a 	movw	r3, #2458	; 0x99a
 800497a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800497e:	781b      	ldrb	r3, [r3, #0]
 8004980:	f103 0301 	add.w	r3, r3, #1
 8004984:	b2da      	uxtb	r2, r3
 8004986:	f640 139a 	movw	r3, #2458	; 0x99a
 800498a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800498e:	701a      	strb	r2, [r3, #0]

			if(whichByte == 6)
 8004990:	f640 139a 	movw	r3, #2458	; 0x99a
 8004994:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004998:	781b      	ldrb	r3, [r3, #0]
 800499a:	2b06      	cmp	r3, #6
 800499c:	d120      	bne.n	80049e0 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
			{
				readingAllowed = FALSE;
 800499e:	f240 031c 	movw	r3, #28
 80049a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049a6:	f04f 0200 	mov.w	r2, #0
 80049aa:	701a      	strb	r2, [r3, #0]

				whichDevice = 0;
 80049ac:	f640 1399 	movw	r3, #2457	; 0x999
 80049b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049b4:	f04f 0200 	mov.w	r2, #0
 80049b8:	701a      	strb	r2, [r3, #0]

				whichByte = 0;
 80049ba:	f640 139a 	movw	r3, #2458	; 0x99a
 80049be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049c2:	f04f 0200 	mov.w	r2, #0
 80049c6:	701a      	strb	r2, [r3, #0]
				stageOfReading++;
 80049c8:	f640 139c 	movw	r3, #2460	; 0x99c
 80049cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f103 0201 	add.w	r2, r3, #1
 80049d6:	f640 139c 	movw	r3, #2460	; 0x99c
 80049da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049de:	601a      	str	r2, [r3, #0]
			}
		}

	}
}
 80049e0:	f107 0710 	add.w	r7, r7, #16
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}

080049e8 <receiveByte>:

void receiveByte(uint8_t adr, uint8_t subAdr, uint8_t *buffer)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b08a      	sub	sp, #40	; 0x28
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	460b      	mov	r3, r1
 80049f0:	603a      	str	r2, [r7, #0]
 80049f2:	4602      	mov	r2, r0
 80049f4:	71fa      	strb	r2, [r7, #7]
 80049f6:	71bb      	strb	r3, [r7, #6]
	clearErrorFlags();
 80049f8:	f7fc fb4e 	bl	8001098 <clearErrorFlags>

	I2C001_DataType data1;
	data1.Data1.TDF_Type = I2C_TDF_MStart;
 80049fc:	f04f 0304 	mov.w	r3, #4
 8004a00:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

	data1.Data1.Data = ((adr << 1) | I2C_WRITE);
 8004a04:	79fb      	ldrb	r3, [r7, #7]
 8004a06:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	f887 3020 	strb.w	r3, [r7, #32]
	while(!I2C001_WriteData(&I2C001_Handle0,&data1))
 8004a10:	e005      	b.n	8004a1e <receiveByte+0x36>
	{
		flushFIFO(&I2C001_Handle0);
 8004a12:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004a16:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004a1a:	f7fc fb29 	bl	8001070 <flushFIFO>

	I2C001_DataType data1;
	data1.Data1.TDF_Type = I2C_TDF_MStart;

	data1.Data1.Data = ((adr << 1) | I2C_WRITE);
	while(!I2C001_WriteData(&I2C001_Handle0,&data1))
 8004a1e:	f107 0320 	add.w	r3, r7, #32
 8004a22:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004a26:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004a2a:	4619      	mov	r1, r3
 8004a2c:	f003 fe22 	bl	8008674 <I2C001_WriteData>
 8004a30:	4603      	mov	r3, r0
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d0ed      	beq.n	8004a12 <receiveByte+0x2a>
	{
		flushFIFO(&I2C001_Handle0);
	}

	delay(DELAY);
 8004a36:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8004a3a:	f7fd ff6d 	bl	8002918 <delay>

	I2C001_DataType data2;
	data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8004a3e:	f04f 0300 	mov.w	r3, #0
 8004a42:	777b      	strb	r3, [r7, #29]

	data2.Data1.Data = subAdr;
 8004a44:	79bb      	ldrb	r3, [r7, #6]
 8004a46:	773b      	strb	r3, [r7, #28]
	while(!I2C001_WriteData(&I2C001_Handle0,&data2))
 8004a48:	e005      	b.n	8004a56 <receiveByte+0x6e>
	{
		flushFIFO(&I2C001_Handle0);
 8004a4a:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004a4e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004a52:	f7fc fb0d 	bl	8001070 <flushFIFO>

	I2C001_DataType data2;
	data2.Data1.TDF_Type = I2C_TDF_MTxData;

	data2.Data1.Data = subAdr;
	while(!I2C001_WriteData(&I2C001_Handle0,&data2))
 8004a56:	f107 031c 	add.w	r3, r7, #28
 8004a5a:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004a5e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004a62:	4619      	mov	r1, r3
 8004a64:	f003 fe06 	bl	8008674 <I2C001_WriteData>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d0ed      	beq.n	8004a4a <receiveByte+0x62>
	{
		flushFIFO(&I2C001_Handle0);
	}

	delay(DELAY);
 8004a6e:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8004a72:	f7fd ff51 	bl	8002918 <delay>

	I2C001_DataType data3;
	data3.Data1.TDF_Type = I2C_TDF_MRStart;
 8004a76:	f04f 0305 	mov.w	r3, #5
 8004a7a:	767b      	strb	r3, [r7, #25]
	//uint8_t adr1 = address->adr.addressDevice;
	data3.Data1.Data = ((adr << 1) | I2C_READ);
 8004a7c:	79fb      	ldrb	r3, [r7, #7]
 8004a7e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	f043 0301 	orr.w	r3, r3, #1
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	763b      	strb	r3, [r7, #24]
	while(!I2C001_WriteData(&I2C001_Handle0,&data3))
 8004a8c:	e005      	b.n	8004a9a <receiveByte+0xb2>
	{
		flushFIFO(&I2C001_Handle0);
 8004a8e:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004a92:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004a96:	f7fc faeb 	bl	8001070 <flushFIFO>

	I2C001_DataType data3;
	data3.Data1.TDF_Type = I2C_TDF_MRStart;
	//uint8_t adr1 = address->adr.addressDevice;
	data3.Data1.Data = ((adr << 1) | I2C_READ);
	while(!I2C001_WriteData(&I2C001_Handle0,&data3))
 8004a9a:	f107 0318 	add.w	r3, r7, #24
 8004a9e:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004aa2:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	f003 fde4 	bl	8008674 <I2C001_WriteData>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d0ed      	beq.n	8004a8e <receiveByte+0xa6>
	{
		flushFIFO(&I2C001_Handle0);
	}

	delay(DELAY);
 8004ab2:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8004ab6:	f7fd ff2f 	bl	8002918 <delay>

	I2C001_DataType data4;
	data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8004aba:	f04f 0303 	mov.w	r3, #3
 8004abe:	757b      	strb	r3, [r7, #21]
	data4.Data1.Data = ubyteFF;
 8004ac0:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8004ac4:	753b      	strb	r3, [r7, #20]
	while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 8004ac6:	e005      	b.n	8004ad4 <receiveByte+0xec>
	{
		flushFIFO(&I2C001_Handle0);
 8004ac8:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004acc:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004ad0:	f7fc face 	bl	8001070 <flushFIFO>
	delay(DELAY);

	I2C001_DataType data4;
	data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
	data4.Data1.Data = ubyteFF;
	while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 8004ad4:	f107 0314 	add.w	r3, r7, #20
 8004ad8:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004adc:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004ae0:	4619      	mov	r1, r3
 8004ae2:	f003 fdc7 	bl	8008674 <I2C001_WriteData>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d0ed      	beq.n	8004ac8 <receiveByte+0xe0>
	{
		flushFIFO(&I2C001_Handle0);
	}

	delay(DELAY);
 8004aec:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8004af0:	f7fd ff12 	bl	8002918 <delay>

	I2C001_DataType data5;
	data5.Data1.TDF_Type = I2C_TDF_MStop;
 8004af4:	f04f 0306 	mov.w	r3, #6
 8004af8:	747b      	strb	r3, [r7, #17]
	data5.Data1.Data = ubyteFF;
 8004afa:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8004afe:	743b      	strb	r3, [r7, #16]
	while(!I2C001_WriteData(&I2C001_Handle0,&data5))
 8004b00:	e005      	b.n	8004b0e <receiveByte+0x126>
	{
		flushFIFO(&I2C001_Handle0);
 8004b02:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004b06:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004b0a:	f7fc fab1 	bl	8001070 <flushFIFO>
	delay(DELAY);

	I2C001_DataType data5;
	data5.Data1.TDF_Type = I2C_TDF_MStop;
	data5.Data1.Data = ubyteFF;
	while(!I2C001_WriteData(&I2C001_Handle0,&data5))
 8004b0e:	f107 0310 	add.w	r3, r7, #16
 8004b12:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004b16:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004b1a:	4619      	mov	r1, r3
 8004b1c:	f003 fdaa 	bl	8008674 <I2C001_WriteData>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d0ed      	beq.n	8004b02 <receiveByte+0x11a>
	{
		flushFIFO(&I2C001_Handle0);
	}

	delay(DELAY);
 8004b26:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8004b2a:	f7fd fef5 	bl	8002918 <delay>

	int k = 0;
 8004b2e:	f04f 0300 	mov.w	r3, #0
 8004b32:	627b      	str	r3, [r7, #36]	; 0x24
	uint16_t bufferToRead = 0;
 8004b34:	f04f 0300 	mov.w	r3, #0
 8004b38:	81fb      	strh	r3, [r7, #14]
	if(I2C001_ReadData(&I2C001_Handle0,&bufferToRead))
 8004b3a:	f107 030e 	add.w	r3, r7, #14
 8004b3e:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004b42:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004b46:	4619      	mov	r1, r3
 8004b48:	f003 fd6a 	bl	8008620 <I2C001_ReadData>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d014      	beq.n	8004b7c <receiveByte+0x194>
	{
		I2C001_ClearFlag(&I2C001_Handle0, I2C001_FLAG_RIF);
 8004b52:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004b56:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004b5a:	f04f 0104 	mov.w	r1, #4
 8004b5e:	f003 fe23 	bl	80087a8 <I2C001_ClearFlag>
		I2C001_ClearFlag(&I2C001_Handle0, I2C001_FLAG_RSIF);
 8004b62:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004b66:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004b6a:	f04f 0100 	mov.w	r1, #0
 8004b6e:	f003 fe1b 	bl	80087a8 <I2C001_ClearFlag>
		k++;
 8004b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b74:	f103 0301 	add.w	r3, r3, #1
 8004b78:	627b      	str	r3, [r7, #36]	; 0x24
 8004b7a:	e003      	b.n	8004b84 <receiveByte+0x19c>
	}
	else
	{
		k--;
 8004b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b7e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004b82:	627b      	str	r3, [r7, #36]	; 0x24
	}

	delay(DELAY);
 8004b84:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8004b88:	f7fd fec6 	bl	8002918 <delay>
	*buffer = (uint8_t)bufferToRead;
 8004b8c:	89fb      	ldrh	r3, [r7, #14]
 8004b8e:	b2da      	uxtb	r2, r3
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	701a      	strb	r2, [r3, #0]

}
 8004b94:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}

08004b9c <check>:

extern char device[20];


void check(void)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	af00      	add	r7, sp, #0
	if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_RSIF))
 8004ba0:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004ba4:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004ba8:	f04f 0100 	mov.w	r1, #0
 8004bac:	f003 fd98 	bl	80086e0 <I2C001_GetFlagStatus>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	2b03      	cmp	r3, #3
 8004bb4:	d06a      	beq.n	8004c8c <check+0xf0>
	{
		;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_DLIF))
 8004bb6:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004bba:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004bbe:	f04f 0101 	mov.w	r1, #1
 8004bc2:	f003 fd8d 	bl	80086e0 <I2C001_GetFlagStatus>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	2b03      	cmp	r3, #3
 8004bca:	d05f      	beq.n	8004c8c <check+0xf0>
	{
		;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_TSIF))
 8004bcc:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004bd0:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004bd4:	f04f 0102 	mov.w	r1, #2
 8004bd8:	f003 fd82 	bl	80086e0 <I2C001_GetFlagStatus>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	2b03      	cmp	r3, #3
 8004be0:	d054      	beq.n	8004c8c <check+0xf0>
	{
		;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_TBIF))
 8004be2:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004be6:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004bea:	f04f 0103 	mov.w	r1, #3
 8004bee:	f003 fd77 	bl	80086e0 <I2C001_GetFlagStatus>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	2b03      	cmp	r3, #3
 8004bf6:	d049      	beq.n	8004c8c <check+0xf0>
	{
		;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_RIF))
 8004bf8:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004bfc:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004c00:	f04f 0104 	mov.w	r1, #4
 8004c04:	f003 fd6c 	bl	80086e0 <I2C001_GetFlagStatus>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	2b03      	cmp	r3, #3
 8004c0c:	d03e      	beq.n	8004c8c <check+0xf0>
	{
		;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_WRONG_TDF))
 8004c0e:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004c12:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004c16:	f04f 0105 	mov.w	r1, #5
 8004c1a:	f003 fd61 	bl	80086e0 <I2C001_GetFlagStatus>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	2b03      	cmp	r3, #3
 8004c22:	d033      	beq.n	8004c8c <check+0xf0>
	{
		;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_NACK_RECEIVED))
 8004c24:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004c28:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004c2c:	f04f 0106 	mov.w	r1, #6
 8004c30:	f003 fd56 	bl	80086e0 <I2C001_GetFlagStatus>
 8004c34:	4603      	mov	r3, r0
 8004c36:	2b03      	cmp	r3, #3
 8004c38:	d028      	beq.n	8004c8c <check+0xf0>
	{
		;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_SRBI))
 8004c3a:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004c3e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004c42:	f04f 0107 	mov.w	r1, #7
 8004c46:	f003 fd4b 	bl	80086e0 <I2C001_GetFlagStatus>
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	2b03      	cmp	r3, #3
 8004c4e:	d01d      	beq.n	8004c8c <check+0xf0>
	{
		int a;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_RBERI))
 8004c50:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004c54:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004c58:	f04f 0108 	mov.w	r1, #8
 8004c5c:	f003 fd40 	bl	80086e0 <I2C001_GetFlagStatus>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b03      	cmp	r3, #3
 8004c64:	d012      	beq.n	8004c8c <check+0xf0>
	{
		int b;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_STBI))
 8004c66:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004c6a:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004c6e:	f04f 0109 	mov.w	r1, #9
 8004c72:	f003 fd35 	bl	80086e0 <I2C001_GetFlagStatus>
 8004c76:	4603      	mov	r3, r0
 8004c78:	2b03      	cmp	r3, #3
 8004c7a:	d007      	beq.n	8004c8c <check+0xf0>
	{
		int c;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_TBERI))
 8004c7c:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8004c80:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004c84:	f04f 010a 	mov.w	r1, #10
 8004c88:	f003 fd2a 	bl	80086e0 <I2C001_GetFlagStatus>
	{
		int d;
	}
}
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop

08004c90 <main>:

int main(void)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b082      	sub	sp, #8
 8004c94:	af00      	add	r7, sp, #0
//	status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)
	int siema = 0;
 8004c96:	f04f 0300 	mov.w	r3, #0
 8004c9a:	607b      	str	r3, [r7, #4]

	DAVE_Init();			// Initialization of DAVE Apps
 8004c9c:	f003 fdee 	bl	800887c <DAVE_Init>

	initLSM9DS1();
 8004ca0:	f7fd fb4a 	bl	8002338 <initLSM9DS1>
	calibrate(TRUE);
 8004ca4:	f04f 0001 	mov.w	r0, #1
 8004ca8:	f7fe fa36 	bl	8003118 <calibrate>
	resetConnectionIndicator();
 8004cac:	f7fb fb0c 	bl	80002c8 <resetConnectionIndicator>

	initBluetooth();
 8004cb0:	f7fc f83c 	bl	8000d2c <initBluetooth>
	//startMeasurements();

	while(1)
	{
		//if(siema == 0 && )
		sendMeasurementsToBt();
 8004cb4:	f000 f806 	bl	8004cc4 <sendMeasurementsToBt>
		manageConnection();
 8004cb8:	f7fb fd58 	bl	800076c <manageConnection>

		check();
 8004cbc:	f7ff ff6e 	bl	8004b9c <check>


	}
 8004cc0:	e7f8      	b.n	8004cb4 <main+0x24>
 8004cc2:	bf00      	nop

08004cc4 <sendMeasurementsToBt>:
int turnedOnSentTimer;
char copied;
accel copiedData[100];

void sendMeasurementsToBt(void)
{
 8004cc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004cc8:	ed2d 8b0e 	vpush	{d8-d14}
 8004ccc:	b096      	sub	sp, #88	; 0x58
 8004cce:	af14      	add	r7, sp, #80	; 0x50
	static int i = 0;
	if(!strcmp(device, "LSM9DS1"))
 8004cd0:	f640 50d8 	movw	r0, #3544	; 0xdd8
 8004cd4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004cd8:	f644 3198 	movw	r1, #19352	; 0x4b98
 8004cdc:	f6c0 0101 	movt	r1, #2049	; 0x801
 8004ce0:	f005 fafa 	bl	800a2d8 <strcmp>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	f040 81b8 	bne.w	800505c <sendMeasurementsToBt+0x398>
	{
		if(0 == i){
 8004cec:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8004cf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d10d      	bne.n	8004d16 <sendMeasurementsToBt+0x52>
			startMeasurements();
 8004cfa:	f7fc ff85 	bl	8001c08 <startMeasurements>
			++i;
 8004cfe:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8004d02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f103 0201 	add.w	r2, r3, #1
 8004d0c:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8004d10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d14:	601a      	str	r2, [r3, #0]
		}
		readAndSendMeasurements(NULL);
 8004d16:	f04f 0000 	mov.w	r0, #0
 8004d1a:	f7fc ff95 	bl	8001c48 <readAndSendMeasurements>


		if(getAccelX() >= 0)
 8004d1e:	f7fc fea7 	bl	8001a70 <getAccelX>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	db2c      	blt.n	8004d82 <sendMeasurementsToBt+0xbe>
		{
			xAxis[0] = 'x';
 8004d28:	f641 13b4 	movw	r3, #6580	; 0x19b4
 8004d2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d30:	f04f 0278 	mov.w	r2, #120	; 0x78
 8004d34:	701a      	strb	r2, [r3, #0]
			xAxis[1] = getAccelX() + 48;
 8004d36:	f7fc fe9b 	bl	8001a70 <getAccelX>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8004d42:	b2da      	uxtb	r2, r3
 8004d44:	f641 13b4 	movw	r3, #6580	; 0x19b4
 8004d48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d4c:	705a      	strb	r2, [r3, #1]
			xAxis[2] = '\0';
 8004d4e:	f641 13b4 	movw	r3, #6580	; 0x19b4
 8004d52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d56:	f04f 0200 	mov.w	r2, #0
 8004d5a:	709a      	strb	r2, [r3, #2]

			sprintf(xAxisf, "x%.2f", getAccelXf());
 8004d5c:	f7fc fe7c 	bl	8001a58 <getAccelXf>
 8004d60:	4603      	mov	r3, r0
 8004d62:	4618      	mov	r0, r3
 8004d64:	f004 fb2e 	bl	80093c4 <__aeabi_f2d>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	460b      	mov	r3, r1
 8004d6c:	f641 10f4 	movw	r0, #6644	; 0x19f4
 8004d70:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004d74:	f644 31a0 	movw	r1, #19360	; 0x4ba0
 8004d78:	f6c0 0101 	movt	r1, #2049	; 0x801
 8004d7c:	f005 fa06 	bl	800a18c <sprintf>
 8004d80:	e035      	b.n	8004dee <sendMeasurementsToBt+0x12a>
		}
		else
		{
			xAxis[0] = 'x';
 8004d82:	f641 13b4 	movw	r3, #6580	; 0x19b4
 8004d86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d8a:	f04f 0278 	mov.w	r2, #120	; 0x78
 8004d8e:	701a      	strb	r2, [r3, #0]
			xAxis[1] = '-';
 8004d90:	f641 13b4 	movw	r3, #6580	; 0x19b4
 8004d94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d98:	f04f 022d 	mov.w	r2, #45	; 0x2d
 8004d9c:	705a      	strb	r2, [r3, #1]
			xAxis[2] = abs(getAccelX()) + 48;
 8004d9e:	f7fc fe67 	bl	8001a70 <getAccelX>
 8004da2:	4603      	mov	r3, r0
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	bfb8      	it	lt
 8004da8:	425b      	neglt	r3, r3
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8004db0:	b2da      	uxtb	r2, r3
 8004db2:	f641 13b4 	movw	r3, #6580	; 0x19b4
 8004db6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004dba:	709a      	strb	r2, [r3, #2]
			xAxis[3] = '\0';
 8004dbc:	f641 13b4 	movw	r3, #6580	; 0x19b4
 8004dc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004dc4:	f04f 0200 	mov.w	r2, #0
 8004dc8:	70da      	strb	r2, [r3, #3]

			sprintf(xAxisf, "x%.2f", getAccelXf());
 8004dca:	f7fc fe45 	bl	8001a58 <getAccelXf>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f004 faf7 	bl	80093c4 <__aeabi_f2d>
 8004dd6:	4602      	mov	r2, r0
 8004dd8:	460b      	mov	r3, r1
 8004dda:	f641 10f4 	movw	r0, #6644	; 0x19f4
 8004dde:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004de2:	f644 31a0 	movw	r1, #19360	; 0x4ba0
 8004de6:	f6c0 0101 	movt	r1, #2049	; 0x801
 8004dea:	f005 f9cf 	bl	800a18c <sprintf>
		}

		if(getAccelY() >= 0)
 8004dee:	f7fc fe57 	bl	8001aa0 <getAccelY>
 8004df2:	4603      	mov	r3, r0
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	db2c      	blt.n	8004e52 <sendMeasurementsToBt+0x18e>
		{
			yAxis[0] = 'y';
 8004df8:	f241 43e4 	movw	r3, #5348	; 0x14e4
 8004dfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e00:	f04f 0279 	mov.w	r2, #121	; 0x79
 8004e04:	701a      	strb	r2, [r3, #0]
			yAxis[1] = getAccelY() + 48;
 8004e06:	f7fc fe4b 	bl	8001aa0 <getAccelY>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8004e12:	b2da      	uxtb	r2, r3
 8004e14:	f241 43e4 	movw	r3, #5348	; 0x14e4
 8004e18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e1c:	705a      	strb	r2, [r3, #1]
			yAxis[2] = '\0';
 8004e1e:	f241 43e4 	movw	r3, #5348	; 0x14e4
 8004e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e26:	f04f 0200 	mov.w	r2, #0
 8004e2a:	709a      	strb	r2, [r3, #2]

			sprintf(yAxisf, "y%.2f", getAccelYf());
 8004e2c:	f7fc fe2c 	bl	8001a88 <getAccelYf>
 8004e30:	4603      	mov	r3, r0
 8004e32:	4618      	mov	r0, r3
 8004e34:	f004 fac6 	bl	80093c4 <__aeabi_f2d>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	460b      	mov	r3, r1
 8004e3c:	f641 2028 	movw	r0, #6696	; 0x1a28
 8004e40:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004e44:	f644 31a8 	movw	r1, #19368	; 0x4ba8
 8004e48:	f6c0 0101 	movt	r1, #2049	; 0x801
 8004e4c:	f005 f99e 	bl	800a18c <sprintf>
 8004e50:	e035      	b.n	8004ebe <sendMeasurementsToBt+0x1fa>
		}
		else
		{
			yAxis[0] = 'y';
 8004e52:	f241 43e4 	movw	r3, #5348	; 0x14e4
 8004e56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e5a:	f04f 0279 	mov.w	r2, #121	; 0x79
 8004e5e:	701a      	strb	r2, [r3, #0]
			yAxis[1] = '-';
 8004e60:	f241 43e4 	movw	r3, #5348	; 0x14e4
 8004e64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e68:	f04f 022d 	mov.w	r2, #45	; 0x2d
 8004e6c:	705a      	strb	r2, [r3, #1]
			yAxis[2] = abs(getAccelY()) + 48;
 8004e6e:	f7fc fe17 	bl	8001aa0 <getAccelY>
 8004e72:	4603      	mov	r3, r0
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	bfb8      	it	lt
 8004e78:	425b      	neglt	r3, r3
 8004e7a:	b2db      	uxtb	r3, r3
 8004e7c:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8004e80:	b2da      	uxtb	r2, r3
 8004e82:	f241 43e4 	movw	r3, #5348	; 0x14e4
 8004e86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e8a:	709a      	strb	r2, [r3, #2]
			yAxis[3] = '\0';
 8004e8c:	f241 43e4 	movw	r3, #5348	; 0x14e4
 8004e90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e94:	f04f 0200 	mov.w	r2, #0
 8004e98:	70da      	strb	r2, [r3, #3]

			sprintf(yAxisf, "y%.2f", getAccelYf());
 8004e9a:	f7fc fdf5 	bl	8001a88 <getAccelYf>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f004 fa8f 	bl	80093c4 <__aeabi_f2d>
 8004ea6:	4602      	mov	r2, r0
 8004ea8:	460b      	mov	r3, r1
 8004eaa:	f641 2028 	movw	r0, #6696	; 0x1a28
 8004eae:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004eb2:	f644 31a8 	movw	r1, #19368	; 0x4ba8
 8004eb6:	f6c0 0101 	movt	r1, #2049	; 0x801
 8004eba:	f005 f967 	bl	800a18c <sprintf>
		}

		if(getAccelZ() >= 0)
 8004ebe:	f7fc fe07 	bl	8001ad0 <getAccelZ>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	db39      	blt.n	8004f3c <sendMeasurementsToBt+0x278>
		{
			zAxis[0] = 'z';
 8004ec8:	f641 33b4 	movw	r3, #7092	; 0x1bb4
 8004ecc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ed0:	f04f 027a 	mov.w	r2, #122	; 0x7a
 8004ed4:	701a      	strb	r2, [r3, #0]
			zAxis[1] = getAccelZ() + 48;
 8004ed6:	f7fc fdfb 	bl	8001ad0 <getAccelZ>
 8004eda:	4603      	mov	r3, r0
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8004ee2:	b2da      	uxtb	r2, r3
 8004ee4:	f641 33b4 	movw	r3, #7092	; 0x1bb4
 8004ee8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004eec:	705a      	strb	r2, [r3, #1]
			zAxis[2] = '\0';
 8004eee:	f641 33b4 	movw	r3, #7092	; 0x1bb4
 8004ef2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ef6:	f04f 0200 	mov.w	r2, #0
 8004efa:	709a      	strb	r2, [r3, #2]


			sprintf(zAxisf, "z%.2f", getAccelZf());
 8004efc:	f7fc fddc 	bl	8001ab8 <getAccelZf>
 8004f00:	4603      	mov	r3, r0
 8004f02:	4618      	mov	r0, r3
 8004f04:	f004 fa5e 	bl	80093c4 <__aeabi_f2d>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	460b      	mov	r3, r1
 8004f0c:	f241 40b0 	movw	r0, #5296	; 0x14b0
 8004f10:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004f14:	f644 31b0 	movw	r1, #19376	; 0x4bb0
 8004f18:	f6c0 0101 	movt	r1, #2049	; 0x801
 8004f1c:	f005 f936 	bl	800a18c <sprintf>
			if(zAxis[1] == 48)
 8004f20:	f641 33b4 	movw	r3, #7092	; 0x1bb4
 8004f24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f28:	785b      	ldrb	r3, [r3, #1]
 8004f2a:	2b30      	cmp	r3, #48	; 0x30
 8004f2c:	d13c      	bne.n	8004fa8 <sendMeasurementsToBt+0x2e4>
			{
				printf("Dupa");
 8004f2e:	f644 30b8 	movw	r0, #19384	; 0x4bb8
 8004f32:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004f36:	f005 f8e1 	bl	800a0fc <printf>
 8004f3a:	e035      	b.n	8004fa8 <sendMeasurementsToBt+0x2e4>
			}
		}
		else
		{
			zAxis[0] = 'z';
 8004f3c:	f641 33b4 	movw	r3, #7092	; 0x1bb4
 8004f40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f44:	f04f 027a 	mov.w	r2, #122	; 0x7a
 8004f48:	701a      	strb	r2, [r3, #0]
			zAxis[1] = '-';
 8004f4a:	f641 33b4 	movw	r3, #7092	; 0x1bb4
 8004f4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f52:	f04f 022d 	mov.w	r2, #45	; 0x2d
 8004f56:	705a      	strb	r2, [r3, #1]
			zAxis[2] = abs(getAccelZ()) + 48;
 8004f58:	f7fc fdba 	bl	8001ad0 <getAccelZ>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	bfb8      	it	lt
 8004f62:	425b      	neglt	r3, r3
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8004f6a:	b2da      	uxtb	r2, r3
 8004f6c:	f641 33b4 	movw	r3, #7092	; 0x1bb4
 8004f70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f74:	709a      	strb	r2, [r3, #2]
			zAxis[3] = '\0';
 8004f76:	f641 33b4 	movw	r3, #7092	; 0x1bb4
 8004f7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f7e:	f04f 0200 	mov.w	r2, #0
 8004f82:	70da      	strb	r2, [r3, #3]

			sprintf(zAxisf, "z%.2f", getAccelZf());
 8004f84:	f7fc fd98 	bl	8001ab8 <getAccelZf>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f004 fa1a 	bl	80093c4 <__aeabi_f2d>
 8004f90:	4602      	mov	r2, r0
 8004f92:	460b      	mov	r3, r1
 8004f94:	f241 40b0 	movw	r0, #5296	; 0x14b0
 8004f98:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004f9c:	f644 31b0 	movw	r1, #19376	; 0x4bb0
 8004fa0:	f6c0 0101 	movt	r1, #2049	; 0x801
 8004fa4:	f005 f8f2 	bl	800a18c <sprintf>

		/*xAxis = getAccelX() + 48;
		yAxis = getAccelY() + 48;
		zAxis = getAccelZ() + 48;*/

		if(0 == turnedOnSentTimer)
 8004fa8:	f641 2348 	movw	r3, #6728	; 0x1a48
 8004fac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d120      	bne.n	8004ff8 <sendMeasurementsToBt+0x334>
		{
			TimerIdSentMsg = SYSTM001_CreateTimer(30,SYSTM001_PERIODIC,sendMsgLSM9DS1,NULL);
 8004fb6:	f04f 001e 	mov.w	r0, #30
 8004fba:	f04f 0101 	mov.w	r1, #1
 8004fbe:	f645 029d 	movw	r2, #22685	; 0x589d
 8004fc2:	f6c0 0200 	movt	r2, #2048	; 0x800
 8004fc6:	f04f 0300 	mov.w	r3, #0
 8004fca:	f002 fb3b 	bl	8007644 <SYSTM001_CreateTimer>
 8004fce:	4602      	mov	r2, r0
 8004fd0:	f241 43ac 	movw	r3, #5292	; 0x14ac
 8004fd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fd8:	601a      	str	r2, [r3, #0]
			SYSTM001_StartTimer(TimerIdSentMsg);
 8004fda:	f241 43ac 	movw	r3, #5292	; 0x14ac
 8004fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	f002 fbfd 	bl	80077e4 <SYSTM001_StartTimer>
			turnedOnSentTimer = 1;
 8004fea:	f641 2348 	movw	r3, #6728	; 0x1a48
 8004fee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ff2:	f04f 0201 	mov.w	r2, #1
 8004ff6:	601a      	str	r2, [r3, #0]
		}

		if(1 == turnedOnSentTimer)
 8004ff8:	f641 2348 	movw	r3, #6728	; 0x1a48
 8004ffc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	2b01      	cmp	r3, #1
 8005004:	f040 8443 	bne.w	800588e <sendMeasurementsToBt+0xbca>
		{
			if(TRUE == connectionFailure)
 8005008:	f640 1314 	movw	r3, #2324	; 0x914
 800500c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005010:	781b      	ldrb	r3, [r3, #0]
 8005012:	2b01      	cmp	r3, #1
 8005014:	f040 843b 	bne.w	800588e <sendMeasurementsToBt+0xbca>
			{
				connectionFailure = FALSE;
 8005018:	f640 1314 	movw	r3, #2324	; 0x914
 800501c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005020:	f04f 0200 	mov.w	r2, #0
 8005024:	701a      	strb	r2, [r3, #0]
				SYSTM001_StopTimer(TimerIdSentMsg);
 8005026:	f241 43ac 	movw	r3, #5292	; 0x14ac
 800502a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4618      	mov	r0, r3
 8005032:	f002 fc31 	bl	8007898 <SYSTM001_StopTimer>

				SYSTM001_DeleteTimer(TimerIdSentMsg);
 8005036:	f241 43ac 	movw	r3, #5292	; 0x14ac
 800503a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4618      	mov	r0, r3
 8005042:	f002 fc71 	bl	8007928 <SYSTM001_DeleteTimer>

				TimerIdSentMsg = 0;
 8005046:	f241 43ac 	movw	r3, #5292	; 0x14ac
 800504a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800504e:	f04f 0200 	mov.w	r2, #0
 8005052:	601a      	str	r2, [r3, #0]
				cleanArray();
 8005054:	f7fb fff0 	bl	8001038 <cleanArray>
 8005058:	f000 bc19 	b.w	800588e <sendMeasurementsToBt+0xbca>

			}
		}
	}
	else if(!strcmp(device, "Gyroscope"))
 800505c:	f640 50d8 	movw	r0, #3544	; 0xdd8
 8005060:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005064:	f644 31c0 	movw	r1, #19392	; 0x4bc0
 8005068:	f6c0 0101 	movt	r1, #2049	; 0x801
 800506c:	f005 f934 	bl	800a2d8 <strcmp>
 8005070:	4603      	mov	r3, r0
 8005072:	2b00      	cmp	r3, #0
 8005074:	f040 80a8 	bne.w	80051c8 <sendMeasurementsToBt+0x504>
	{
		if(0 == i){
 8005078:	f640 13b4 	movw	r3, #2484	; 0x9b4
 800507c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d10d      	bne.n	80050a2 <sendMeasurementsToBt+0x3de>
			startMeasurements();
 8005086:	f7fc fdbf 	bl	8001c08 <startMeasurements>
			++i;
 800508a:	f640 13b4 	movw	r3, #2484	; 0x9b4
 800508e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f103 0201 	add.w	r2, r3, #1
 8005098:	f640 13b4 	movw	r3, #2484	; 0x9b4
 800509c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80050a0:	601a      	str	r2, [r3, #0]
		}
		readAndSendMeasurements(NULL);
 80050a2:	f04f 0000 	mov.w	r0, #0
 80050a6:	f7fc fdcf 	bl	8001c48 <readAndSendMeasurements>


		sprintf(xAxisf, "x%.2f", getGyroXf());
 80050aa:	f7fc fd1d 	bl	8001ae8 <getGyroXf>
 80050ae:	4603      	mov	r3, r0
 80050b0:	4618      	mov	r0, r3
 80050b2:	f004 f987 	bl	80093c4 <__aeabi_f2d>
 80050b6:	4602      	mov	r2, r0
 80050b8:	460b      	mov	r3, r1
 80050ba:	f641 10f4 	movw	r0, #6644	; 0x19f4
 80050be:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80050c2:	f644 31a0 	movw	r1, #19360	; 0x4ba0
 80050c6:	f6c0 0101 	movt	r1, #2049	; 0x801
 80050ca:	f005 f85f 	bl	800a18c <sprintf>

		sprintf(yAxisf, "y%.2f", getGyroYf());
 80050ce:	f7fc fd23 	bl	8001b18 <getGyroYf>
 80050d2:	4603      	mov	r3, r0
 80050d4:	4618      	mov	r0, r3
 80050d6:	f004 f975 	bl	80093c4 <__aeabi_f2d>
 80050da:	4602      	mov	r2, r0
 80050dc:	460b      	mov	r3, r1
 80050de:	f641 2028 	movw	r0, #6696	; 0x1a28
 80050e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80050e6:	f644 31a8 	movw	r1, #19368	; 0x4ba8
 80050ea:	f6c0 0101 	movt	r1, #2049	; 0x801
 80050ee:	f005 f84d 	bl	800a18c <sprintf>

		sprintf(zAxisf, "z%.2f", getGyroZf());
 80050f2:	f7fc fd29 	bl	8001b48 <getGyroZf>
 80050f6:	4603      	mov	r3, r0
 80050f8:	4618      	mov	r0, r3
 80050fa:	f004 f963 	bl	80093c4 <__aeabi_f2d>
 80050fe:	4602      	mov	r2, r0
 8005100:	460b      	mov	r3, r1
 8005102:	f241 40b0 	movw	r0, #5296	; 0x14b0
 8005106:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800510a:	f644 31b0 	movw	r1, #19376	; 0x4bb0
 800510e:	f6c0 0101 	movt	r1, #2049	; 0x801
 8005112:	f005 f83b 	bl	800a18c <sprintf>

		if(0 == turnedOnSentTimer)
 8005116:	f641 2348 	movw	r3, #6728	; 0x1a48
 800511a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d120      	bne.n	8005166 <sendMeasurementsToBt+0x4a2>
		{
			TimerIdSentMsg = SYSTM001_CreateTimer(30,SYSTM001_PERIODIC,sendMsgLSM9DS1,NULL);
 8005124:	f04f 001e 	mov.w	r0, #30
 8005128:	f04f 0101 	mov.w	r1, #1
 800512c:	f645 029d 	movw	r2, #22685	; 0x589d
 8005130:	f6c0 0200 	movt	r2, #2048	; 0x800
 8005134:	f04f 0300 	mov.w	r3, #0
 8005138:	f002 fa84 	bl	8007644 <SYSTM001_CreateTimer>
 800513c:	4602      	mov	r2, r0
 800513e:	f241 43ac 	movw	r3, #5292	; 0x14ac
 8005142:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005146:	601a      	str	r2, [r3, #0]
			SYSTM001_StartTimer(TimerIdSentMsg);
 8005148:	f241 43ac 	movw	r3, #5292	; 0x14ac
 800514c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4618      	mov	r0, r3
 8005154:	f002 fb46 	bl	80077e4 <SYSTM001_StartTimer>
			turnedOnSentTimer = 1;
 8005158:	f641 2348 	movw	r3, #6728	; 0x1a48
 800515c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005160:	f04f 0201 	mov.w	r2, #1
 8005164:	601a      	str	r2, [r3, #0]
		}

		if(1 == turnedOnSentTimer)
 8005166:	f641 2348 	movw	r3, #6728	; 0x1a48
 800516a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	2b01      	cmp	r3, #1
 8005172:	f040 838c 	bne.w	800588e <sendMeasurementsToBt+0xbca>
		{
			if(TRUE == connectionFailure)
 8005176:	f640 1314 	movw	r3, #2324	; 0x914
 800517a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800517e:	781b      	ldrb	r3, [r3, #0]
 8005180:	2b01      	cmp	r3, #1
 8005182:	f040 8384 	bne.w	800588e <sendMeasurementsToBt+0xbca>
			{
				connectionFailure = FALSE;
 8005186:	f640 1314 	movw	r3, #2324	; 0x914
 800518a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800518e:	f04f 0200 	mov.w	r2, #0
 8005192:	701a      	strb	r2, [r3, #0]
				SYSTM001_StopTimer(TimerIdSentMsg);
 8005194:	f241 43ac 	movw	r3, #5292	; 0x14ac
 8005198:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4618      	mov	r0, r3
 80051a0:	f002 fb7a 	bl	8007898 <SYSTM001_StopTimer>

				SYSTM001_DeleteTimer(TimerIdSentMsg);
 80051a4:	f241 43ac 	movw	r3, #5292	; 0x14ac
 80051a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4618      	mov	r0, r3
 80051b0:	f002 fbba 	bl	8007928 <SYSTM001_DeleteTimer>

				TimerIdSentMsg = 0;
 80051b4:	f241 43ac 	movw	r3, #5292	; 0x14ac
 80051b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051bc:	f04f 0200 	mov.w	r2, #0
 80051c0:	601a      	str	r2, [r3, #0]
				cleanArray();
 80051c2:	f7fb ff39 	bl	8001038 <cleanArray>
 80051c6:	e362      	b.n	800588e <sendMeasurementsToBt+0xbca>

			}
		}
	}
	else if(!strcmp(device, "Magnetometer"))
 80051c8:	f640 50d8 	movw	r0, #3544	; 0xdd8
 80051cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80051d0:	f644 31cc 	movw	r1, #19404	; 0x4bcc
 80051d4:	f6c0 0101 	movt	r1, #2049	; 0x801
 80051d8:	f005 f87e 	bl	800a2d8 <strcmp>
 80051dc:	4603      	mov	r3, r0
 80051de:	2b00      	cmp	r3, #0
 80051e0:	f040 80a8 	bne.w	8005334 <sendMeasurementsToBt+0x670>
	{
		if(0 == i){
 80051e4:	f640 13b4 	movw	r3, #2484	; 0x9b4
 80051e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d10d      	bne.n	800520e <sendMeasurementsToBt+0x54a>
			startMeasurements();
 80051f2:	f7fc fd09 	bl	8001c08 <startMeasurements>
			++i;
 80051f6:	f640 13b4 	movw	r3, #2484	; 0x9b4
 80051fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f103 0201 	add.w	r2, r3, #1
 8005204:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8005208:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800520c:	601a      	str	r2, [r3, #0]
		}
		readAndSendMeasurements(NULL);
 800520e:	f04f 0000 	mov.w	r0, #0
 8005212:	f7fc fd19 	bl	8001c48 <readAndSendMeasurements>


		sprintf(xAxisf, "x%.2f", getMagnetXf());
 8005216:	f7fc fcaf 	bl	8001b78 <getMagnetXf>
 800521a:	4603      	mov	r3, r0
 800521c:	4618      	mov	r0, r3
 800521e:	f004 f8d1 	bl	80093c4 <__aeabi_f2d>
 8005222:	4602      	mov	r2, r0
 8005224:	460b      	mov	r3, r1
 8005226:	f641 10f4 	movw	r0, #6644	; 0x19f4
 800522a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800522e:	f644 31a0 	movw	r1, #19360	; 0x4ba0
 8005232:	f6c0 0101 	movt	r1, #2049	; 0x801
 8005236:	f004 ffa9 	bl	800a18c <sprintf>

		sprintf(yAxisf, "y%.2f", getMagnetYf());
 800523a:	f7fc fcb5 	bl	8001ba8 <getMagnetYf>
 800523e:	4603      	mov	r3, r0
 8005240:	4618      	mov	r0, r3
 8005242:	f004 f8bf 	bl	80093c4 <__aeabi_f2d>
 8005246:	4602      	mov	r2, r0
 8005248:	460b      	mov	r3, r1
 800524a:	f641 2028 	movw	r0, #6696	; 0x1a28
 800524e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005252:	f644 31a8 	movw	r1, #19368	; 0x4ba8
 8005256:	f6c0 0101 	movt	r1, #2049	; 0x801
 800525a:	f004 ff97 	bl	800a18c <sprintf>

		sprintf(zAxisf, "z%.2f", getMagnetZf());
 800525e:	f7fc fcbb 	bl	8001bd8 <getMagnetZf>
 8005262:	4603      	mov	r3, r0
 8005264:	4618      	mov	r0, r3
 8005266:	f004 f8ad 	bl	80093c4 <__aeabi_f2d>
 800526a:	4602      	mov	r2, r0
 800526c:	460b      	mov	r3, r1
 800526e:	f241 40b0 	movw	r0, #5296	; 0x14b0
 8005272:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005276:	f644 31b0 	movw	r1, #19376	; 0x4bb0
 800527a:	f6c0 0101 	movt	r1, #2049	; 0x801
 800527e:	f004 ff85 	bl	800a18c <sprintf>

		if(0 == turnedOnSentTimer)
 8005282:	f641 2348 	movw	r3, #6728	; 0x1a48
 8005286:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d120      	bne.n	80052d2 <sendMeasurementsToBt+0x60e>
		{
			TimerIdSentMsg = SYSTM001_CreateTimer(30,SYSTM001_PERIODIC,sendMsgLSM9DS1,NULL);
 8005290:	f04f 001e 	mov.w	r0, #30
 8005294:	f04f 0101 	mov.w	r1, #1
 8005298:	f645 029d 	movw	r2, #22685	; 0x589d
 800529c:	f6c0 0200 	movt	r2, #2048	; 0x800
 80052a0:	f04f 0300 	mov.w	r3, #0
 80052a4:	f002 f9ce 	bl	8007644 <SYSTM001_CreateTimer>
 80052a8:	4602      	mov	r2, r0
 80052aa:	f241 43ac 	movw	r3, #5292	; 0x14ac
 80052ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052b2:	601a      	str	r2, [r3, #0]
			SYSTM001_StartTimer(TimerIdSentMsg);
 80052b4:	f241 43ac 	movw	r3, #5292	; 0x14ac
 80052b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4618      	mov	r0, r3
 80052c0:	f002 fa90 	bl	80077e4 <SYSTM001_StartTimer>
			turnedOnSentTimer = 1;
 80052c4:	f641 2348 	movw	r3, #6728	; 0x1a48
 80052c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052cc:	f04f 0201 	mov.w	r2, #1
 80052d0:	601a      	str	r2, [r3, #0]
		}

		if(1 == turnedOnSentTimer)
 80052d2:	f641 2348 	movw	r3, #6728	; 0x1a48
 80052d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2b01      	cmp	r3, #1
 80052de:	f040 82d6 	bne.w	800588e <sendMeasurementsToBt+0xbca>
		{
			if(TRUE == connectionFailure)
 80052e2:	f640 1314 	movw	r3, #2324	; 0x914
 80052e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052ea:	781b      	ldrb	r3, [r3, #0]
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	f040 82ce 	bne.w	800588e <sendMeasurementsToBt+0xbca>
			{
				connectionFailure = FALSE;
 80052f2:	f640 1314 	movw	r3, #2324	; 0x914
 80052f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052fa:	f04f 0200 	mov.w	r2, #0
 80052fe:	701a      	strb	r2, [r3, #0]
				SYSTM001_StopTimer(TimerIdSentMsg);
 8005300:	f241 43ac 	movw	r3, #5292	; 0x14ac
 8005304:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4618      	mov	r0, r3
 800530c:	f002 fac4 	bl	8007898 <SYSTM001_StopTimer>

				SYSTM001_DeleteTimer(TimerIdSentMsg);
 8005310:	f241 43ac 	movw	r3, #5292	; 0x14ac
 8005314:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4618      	mov	r0, r3
 800531c:	f002 fb04 	bl	8007928 <SYSTM001_DeleteTimer>

				TimerIdSentMsg = 0;
 8005320:	f241 43ac 	movw	r3, #5292	; 0x14ac
 8005324:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005328:	f04f 0200 	mov.w	r2, #0
 800532c:	601a      	str	r2, [r3, #0]
				cleanArray();
 800532e:	f7fb fe83 	bl	8001038 <cleanArray>
 8005332:	e2ac      	b.n	800588e <sendMeasurementsToBt+0xbca>

			}
		}
	}
	else if(!strcmp(device, "Temperature"))
 8005334:	f640 50d8 	movw	r0, #3544	; 0xdd8
 8005338:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800533c:	f644 31dc 	movw	r1, #19420	; 0x4bdc
 8005340:	f6c0 0101 	movt	r1, #2049	; 0x801
 8005344:	f004 ffc8 	bl	800a2d8 <strcmp>
 8005348:	4603      	mov	r3, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	d17d      	bne.n	800544a <sendMeasurementsToBt+0x786>
	{
		if(0 == i){
 800534e:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8005352:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d10b      	bne.n	8005374 <sendMeasurementsToBt+0x6b0>
			//startMeasurements();
			++i;
 800535c:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8005360:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f103 0201 	add.w	r2, r3, #1
 800536a:	f640 13b4 	movw	r3, #2484	; 0x9b4
 800536e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005372:	601a      	str	r2, [r3, #0]
		}
		//readAndSendMeasurements(NULL);

		float temp = readTemperature();
 8005374:	f7fc f8e8 	bl	8001548 <readTemperature>
 8005378:	6078      	str	r0, [r7, #4]

		sprintf(humidity, "%.2f ", temp);
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f004 f822 	bl	80093c4 <__aeabi_f2d>
 8005380:	4602      	mov	r2, r0
 8005382:	460b      	mov	r3, r1
 8005384:	f641 10c0 	movw	r0, #6592	; 0x19c0
 8005388:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800538c:	f644 31e8 	movw	r1, #19432	; 0x4be8
 8005390:	f6c0 0101 	movt	r1, #2049	; 0x801
 8005394:	f004 fefa 	bl	800a18c <sprintf>

		if(0 == turnedOnSentTimer)
 8005398:	f641 2348 	movw	r3, #6728	; 0x1a48
 800539c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d120      	bne.n	80053e8 <sendMeasurementsToBt+0x724>
		{
			//TimerIdSentMsg = SYSTM001_CreateTimer(30,SYSTM001_PERIODIC,sendMsgLSM9DS1,NULL);
			TimerIdSentMsg = SYSTM001_CreateTimer(30,SYSTM001_PERIODIC,sendMsgHTU21D,NULL);
 80053a6:	f04f 001e 	mov.w	r0, #30
 80053aa:	f04f 0101 	mov.w	r1, #1
 80053ae:	f645 127d 	movw	r2, #22909	; 0x597d
 80053b2:	f6c0 0200 	movt	r2, #2048	; 0x800
 80053b6:	f04f 0300 	mov.w	r3, #0
 80053ba:	f002 f943 	bl	8007644 <SYSTM001_CreateTimer>
 80053be:	4602      	mov	r2, r0
 80053c0:	f241 43ac 	movw	r3, #5292	; 0x14ac
 80053c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053c8:	601a      	str	r2, [r3, #0]
			SYSTM001_StartTimer(TimerIdSentMsg);
 80053ca:	f241 43ac 	movw	r3, #5292	; 0x14ac
 80053ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4618      	mov	r0, r3
 80053d6:	f002 fa05 	bl	80077e4 <SYSTM001_StartTimer>
			turnedOnSentTimer = 1;
 80053da:	f641 2348 	movw	r3, #6728	; 0x1a48
 80053de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053e2:	f04f 0201 	mov.w	r2, #1
 80053e6:	601a      	str	r2, [r3, #0]
		}

		if(1 == turnedOnSentTimer)
 80053e8:	f641 2348 	movw	r3, #6728	; 0x1a48
 80053ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	f040 824b 	bne.w	800588e <sendMeasurementsToBt+0xbca>
		{
			if(TRUE == connectionFailure)
 80053f8:	f640 1314 	movw	r3, #2324	; 0x914
 80053fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005400:	781b      	ldrb	r3, [r3, #0]
 8005402:	2b01      	cmp	r3, #1
 8005404:	f040 8243 	bne.w	800588e <sendMeasurementsToBt+0xbca>
			{
				connectionFailure = FALSE;
 8005408:	f640 1314 	movw	r3, #2324	; 0x914
 800540c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005410:	f04f 0200 	mov.w	r2, #0
 8005414:	701a      	strb	r2, [r3, #0]
				SYSTM001_StopTimer(TimerIdSentMsg);
 8005416:	f241 43ac 	movw	r3, #5292	; 0x14ac
 800541a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4618      	mov	r0, r3
 8005422:	f002 fa39 	bl	8007898 <SYSTM001_StopTimer>

				SYSTM001_DeleteTimer(TimerIdSentMsg);
 8005426:	f241 43ac 	movw	r3, #5292	; 0x14ac
 800542a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4618      	mov	r0, r3
 8005432:	f002 fa79 	bl	8007928 <SYSTM001_DeleteTimer>

				TimerIdSentMsg = 0;
 8005436:	f241 43ac 	movw	r3, #5292	; 0x14ac
 800543a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800543e:	f04f 0200 	mov.w	r2, #0
 8005442:	601a      	str	r2, [r3, #0]
				cleanArray();
 8005444:	f7fb fdf8 	bl	8001038 <cleanArray>
 8005448:	e221      	b.n	800588e <sendMeasurementsToBt+0xbca>

			}
		}
	}
	else if(!strcmp(device, "Humidity"))
 800544a:	f640 50d8 	movw	r0, #3544	; 0xdd8
 800544e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005452:	f644 31f0 	movw	r1, #19440	; 0x4bf0
 8005456:	f6c0 0101 	movt	r1, #2049	; 0x801
 800545a:	f004 ff3d 	bl	800a2d8 <strcmp>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d17d      	bne.n	8005560 <sendMeasurementsToBt+0x89c>
	{
		if(0 == i){
 8005464:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8005468:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d10b      	bne.n	800548a <sendMeasurementsToBt+0x7c6>
			//startMeasurements();
			++i;
 8005472:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8005476:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f103 0201 	add.w	r2, r3, #1
 8005480:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8005484:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005488:	601a      	str	r2, [r3, #0]
		}
		//readAndSendMeasurements(NULL);

		float temp = readHumidity();
 800548a:	f7fb fe3d 	bl	8001108 <readHumidity>
 800548e:	6038      	str	r0, [r7, #0]

		sprintf(humidity, "%.2f ", temp);
 8005490:	6838      	ldr	r0, [r7, #0]
 8005492:	f003 ff97 	bl	80093c4 <__aeabi_f2d>
 8005496:	4602      	mov	r2, r0
 8005498:	460b      	mov	r3, r1
 800549a:	f641 10c0 	movw	r0, #6592	; 0x19c0
 800549e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80054a2:	f644 31e8 	movw	r1, #19432	; 0x4be8
 80054a6:	f6c0 0101 	movt	r1, #2049	; 0x801
 80054aa:	f004 fe6f 	bl	800a18c <sprintf>

		if(0 == turnedOnSentTimer)
 80054ae:	f641 2348 	movw	r3, #6728	; 0x1a48
 80054b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d120      	bne.n	80054fe <sendMeasurementsToBt+0x83a>
		{
			//TimerIdSentMsg = SYSTM001_CreateTimer(30,SYSTM001_PERIODIC,sendMsgLSM9DS1,NULL);
			TimerIdSentMsg = SYSTM001_CreateTimer(30,SYSTM001_PERIODIC,sendMsgHTU21D,NULL);
 80054bc:	f04f 001e 	mov.w	r0, #30
 80054c0:	f04f 0101 	mov.w	r1, #1
 80054c4:	f645 127d 	movw	r2, #22909	; 0x597d
 80054c8:	f6c0 0200 	movt	r2, #2048	; 0x800
 80054cc:	f04f 0300 	mov.w	r3, #0
 80054d0:	f002 f8b8 	bl	8007644 <SYSTM001_CreateTimer>
 80054d4:	4602      	mov	r2, r0
 80054d6:	f241 43ac 	movw	r3, #5292	; 0x14ac
 80054da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054de:	601a      	str	r2, [r3, #0]
			SYSTM001_StartTimer(TimerIdSentMsg);
 80054e0:	f241 43ac 	movw	r3, #5292	; 0x14ac
 80054e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4618      	mov	r0, r3
 80054ec:	f002 f97a 	bl	80077e4 <SYSTM001_StartTimer>
			turnedOnSentTimer = 1;
 80054f0:	f641 2348 	movw	r3, #6728	; 0x1a48
 80054f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054f8:	f04f 0201 	mov.w	r2, #1
 80054fc:	601a      	str	r2, [r3, #0]
		}

		if(1 == turnedOnSentTimer)
 80054fe:	f641 2348 	movw	r3, #6728	; 0x1a48
 8005502:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	2b01      	cmp	r3, #1
 800550a:	f040 81c0 	bne.w	800588e <sendMeasurementsToBt+0xbca>
		{
			if(TRUE == connectionFailure)
 800550e:	f640 1314 	movw	r3, #2324	; 0x914
 8005512:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005516:	781b      	ldrb	r3, [r3, #0]
 8005518:	2b01      	cmp	r3, #1
 800551a:	f040 81b8 	bne.w	800588e <sendMeasurementsToBt+0xbca>
			{
				connectionFailure = FALSE;
 800551e:	f640 1314 	movw	r3, #2324	; 0x914
 8005522:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005526:	f04f 0200 	mov.w	r2, #0
 800552a:	701a      	strb	r2, [r3, #0]
				SYSTM001_StopTimer(TimerIdSentMsg);
 800552c:	f241 43ac 	movw	r3, #5292	; 0x14ac
 8005530:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4618      	mov	r0, r3
 8005538:	f002 f9ae 	bl	8007898 <SYSTM001_StopTimer>

				SYSTM001_DeleteTimer(TimerIdSentMsg);
 800553c:	f241 43ac 	movw	r3, #5292	; 0x14ac
 8005540:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4618      	mov	r0, r3
 8005548:	f002 f9ee 	bl	8007928 <SYSTM001_DeleteTimer>

				TimerIdSentMsg = 0;
 800554c:	f241 43ac 	movw	r3, #5292	; 0x14ac
 8005550:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005554:	f04f 0200 	mov.w	r2, #0
 8005558:	601a      	str	r2, [r3, #0]
				cleanArray();
 800555a:	f7fb fd6d 	bl	8001038 <cleanArray>
 800555e:	e196      	b.n	800588e <sendMeasurementsToBt+0xbca>

			}
		}
	}
	else if(!strcmp(device, "All_sens"))
 8005560:	f640 50d8 	movw	r0, #3544	; 0xdd8
 8005564:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005568:	f644 31fc 	movw	r1, #19452	; 0x4bfc
 800556c:	f6c0 0101 	movt	r1, #2049	; 0x801
 8005570:	f004 feb2 	bl	800a2d8 <strcmp>
 8005574:	4603      	mov	r3, r0
 8005576:	2b00      	cmp	r3, #0
 8005578:	f040 8189 	bne.w	800588e <sendMeasurementsToBt+0xbca>
	{
		if(0 == i){
 800557c:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8005580:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d10d      	bne.n	80055a6 <sendMeasurementsToBt+0x8e2>
			startMeasurements();
 800558a:	f7fc fb3d 	bl	8001c08 <startMeasurements>
			++i;
 800558e:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8005592:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f103 0201 	add.w	r2, r3, #1
 800559c:	f640 13b4 	movw	r3, #2484	; 0x9b4
 80055a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055a4:	601a      	str	r2, [r3, #0]
		}
		readAndSendMeasurements(NULL);
 80055a6:	f04f 0000 	mov.w	r0, #0
 80055aa:	f7fc fb4d 	bl	8001c48 <readAndSendMeasurements>

		//acceleration all sensors
		sprintf(accX, "x%.2f ", getAccelXf());
 80055ae:	f7fc fa53 	bl	8001a58 <getAccelXf>
 80055b2:	4603      	mov	r3, r0
 80055b4:	4618      	mov	r0, r3
 80055b6:	f003 ff05 	bl	80093c4 <__aeabi_f2d>
 80055ba:	4602      	mov	r2, r0
 80055bc:	460b      	mov	r3, r1
 80055be:	f641 30c0 	movw	r0, #7104	; 0x1bc0
 80055c2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80055c6:	f644 4108 	movw	r1, #19464	; 0x4c08
 80055ca:	f6c0 0101 	movt	r1, #2049	; 0x801
 80055ce:	f004 fddd 	bl	800a18c <sprintf>

		sprintf(accY, "y%.2f ", getAccelYf());
 80055d2:	f7fc fa59 	bl	8001a88 <getAccelYf>
 80055d6:	4603      	mov	r3, r0
 80055d8:	4618      	mov	r0, r3
 80055da:	f003 fef3 	bl	80093c4 <__aeabi_f2d>
 80055de:	4602      	mov	r2, r0
 80055e0:	460b      	mov	r3, r1
 80055e2:	f641 308c 	movw	r0, #7052	; 0x1b8c
 80055e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80055ea:	f644 4110 	movw	r1, #19472	; 0x4c10
 80055ee:	f6c0 0101 	movt	r1, #2049	; 0x801
 80055f2:	f004 fdcb 	bl	800a18c <sprintf>

		sprintf(accZ, "z%.2f ", getAccelZf());
 80055f6:	f7fc fa5f 	bl	8001ab8 <getAccelZf>
 80055fa:	4603      	mov	r3, r0
 80055fc:	4618      	mov	r0, r3
 80055fe:	f003 fee1 	bl	80093c4 <__aeabi_f2d>
 8005602:	4602      	mov	r2, r0
 8005604:	460b      	mov	r3, r1
 8005606:	f241 40d0 	movw	r0, #5328	; 0x14d0
 800560a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800560e:	f644 4118 	movw	r1, #19480	; 0x4c18
 8005612:	f6c0 0101 	movt	r1, #2049	; 0x801
 8005616:	f004 fdb9 	bl	800a18c <sprintf>
		//acceleration all sensors

		//gyroscope all sensors
		sprintf(gyrX, "x%.2f ", getGyroXf());
 800561a:	f7fc fa65 	bl	8001ae8 <getGyroXf>
 800561e:	4603      	mov	r3, r0
 8005620:	4618      	mov	r0, r3
 8005622:	f003 fecf 	bl	80093c4 <__aeabi_f2d>
 8005626:	4602      	mov	r2, r0
 8005628:	460b      	mov	r3, r1
 800562a:	f641 2014 	movw	r0, #6676	; 0x1a14
 800562e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005632:	f644 4108 	movw	r1, #19464	; 0x4c08
 8005636:	f6c0 0101 	movt	r1, #2049	; 0x801
 800563a:	f004 fda7 	bl	800a18c <sprintf>

		sprintf(gyrY, "y%.2f ", getGyroYf());
 800563e:	f7fc fa6b 	bl	8001b18 <getGyroYf>
 8005642:	4603      	mov	r3, r0
 8005644:	4618      	mov	r0, r3
 8005646:	f003 febd 	bl	80093c4 <__aeabi_f2d>
 800564a:	4602      	mov	r2, r0
 800564c:	460b      	mov	r3, r1
 800564e:	f641 204c 	movw	r0, #6732	; 0x1a4c
 8005652:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005656:	f644 4110 	movw	r1, #19472	; 0x4c10
 800565a:	f6c0 0101 	movt	r1, #2049	; 0x801
 800565e:	f004 fd95 	bl	800a18c <sprintf>

		sprintf(gyrZ, "z%.2f ", getGyroZf());
 8005662:	f7fc fa71 	bl	8001b48 <getGyroZf>
 8005666:	4603      	mov	r3, r0
 8005668:	4618      	mov	r0, r3
 800566a:	f003 feab 	bl	80093c4 <__aeabi_f2d>
 800566e:	4602      	mov	r2, r0
 8005670:	460b      	mov	r3, r1
 8005672:	f641 10e0 	movw	r0, #6624	; 0x19e0
 8005676:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800567a:	f644 4118 	movw	r1, #19480	; 0x4c18
 800567e:	f6c0 0101 	movt	r1, #2049	; 0x801
 8005682:	f004 fd83 	bl	800a18c <sprintf>
		//gyroscope all sensors

		//magnetometer all sensors
		sprintf(magX, "x%.2f ", getMagnetXf());
 8005686:	f7fc fa77 	bl	8001b78 <getMagnetXf>
 800568a:	4603      	mov	r3, r0
 800568c:	4618      	mov	r0, r3
 800568e:	f003 fe99 	bl	80093c4 <__aeabi_f2d>
 8005692:	4602      	mov	r2, r0
 8005694:	460b      	mov	r3, r1
 8005696:	f641 30a0 	movw	r0, #7072	; 0x1ba0
 800569a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800569e:	f644 4108 	movw	r1, #19464	; 0x4c08
 80056a2:	f6c0 0101 	movt	r1, #2049	; 0x801
 80056a6:	f004 fd71 	bl	800a18c <sprintf>

		sprintf(magY, "y%.2f ", getMagnetYf());
 80056aa:	f7fc fa7d 	bl	8001ba8 <getMagnetYf>
 80056ae:	4603      	mov	r3, r0
 80056b0:	4618      	mov	r0, r3
 80056b2:	f003 fe87 	bl	80093c4 <__aeabi_f2d>
 80056b6:	4602      	mov	r2, r0
 80056b8:	460b      	mov	r3, r1
 80056ba:	f241 4098 	movw	r0, #5272	; 0x1498
 80056be:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80056c2:	f644 4110 	movw	r1, #19472	; 0x4c10
 80056c6:	f6c0 0101 	movt	r1, #2049	; 0x801
 80056ca:	f004 fd5f 	bl	800a18c <sprintf>

		sprintf(magZ, "z%.2f ", getMagnetZf());
 80056ce:	f7fc fa83 	bl	8001bd8 <getMagnetZf>
 80056d2:	4603      	mov	r3, r0
 80056d4:	4618      	mov	r0, r3
 80056d6:	f003 fe75 	bl	80093c4 <__aeabi_f2d>
 80056da:	4602      	mov	r2, r0
 80056dc:	460b      	mov	r3, r1
 80056de:	f241 40f0 	movw	r0, #5360	; 0x14f0
 80056e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80056e6:	f644 4118 	movw	r1, #19480	; 0x4c18
 80056ea:	f6c0 0101 	movt	r1, #2049	; 0x801
 80056ee:	f004 fd4d 	bl	800a18c <sprintf>
										"{"
											"\"id\":h,"
											"\"x\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
 80056f2:	f7fc f9b1 	bl	8001a58 <getAccelXf>
 80056f6:	4603      	mov	r3, r0
		sprintf(magY, "y%.2f ", getMagnetYf());

		sprintf(magZ, "z%.2f ", getMagnetZf());
		//magnetometer all sensors

		sprintf(json_data, "{"
 80056f8:	4618      	mov	r0, r3
 80056fa:	f003 fe63 	bl	80093c4 <__aeabi_f2d>
 80056fe:	4604      	mov	r4, r0
 8005700:	460d      	mov	r5, r1
										"{"
											"\"id\":h,"
											"\"x\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
 8005702:	f7fc f9c1 	bl	8001a88 <getAccelYf>
 8005706:	4603      	mov	r3, r0
		sprintf(magY, "y%.2f ", getMagnetYf());

		sprintf(magZ, "z%.2f ", getMagnetZf());
		//magnetometer all sensors

		sprintf(json_data, "{"
 8005708:	4618      	mov	r0, r3
 800570a:	f003 fe5b 	bl	80093c4 <__aeabi_f2d>
 800570e:	ec41 0b1e 	vmov	d14, r0, r1
										"{"
											"\"id\":h,"
											"\"x\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
 8005712:	f7fc f9d1 	bl	8001ab8 <getAccelZf>
 8005716:	4603      	mov	r3, r0
		sprintf(magY, "y%.2f ", getMagnetYf());

		sprintf(magZ, "z%.2f ", getMagnetZf());
		//magnetometer all sensors

		sprintf(json_data, "{"
 8005718:	4618      	mov	r0, r3
 800571a:	f003 fe53 	bl	80093c4 <__aeabi_f2d>
 800571e:	ec41 0b1d 	vmov	d13, r0, r1
										"{"
											"\"id\":h,"
											"\"x\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
 8005722:	f7fc f9e1 	bl	8001ae8 <getGyroXf>
 8005726:	4603      	mov	r3, r0
		sprintf(magY, "y%.2f ", getMagnetYf());

		sprintf(magZ, "z%.2f ", getMagnetZf());
		//magnetometer all sensors

		sprintf(json_data, "{"
 8005728:	4618      	mov	r0, r3
 800572a:	f003 fe4b 	bl	80093c4 <__aeabi_f2d>
 800572e:	ec41 0b1c 	vmov	d12, r0, r1
										"{"
											"\"id\":h,"
											"\"x\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
 8005732:	f7fc f9f1 	bl	8001b18 <getGyroYf>
 8005736:	4603      	mov	r3, r0
		sprintf(magY, "y%.2f ", getMagnetYf());

		sprintf(magZ, "z%.2f ", getMagnetZf());
		//magnetometer all sensors

		sprintf(json_data, "{"
 8005738:	4618      	mov	r0, r3
 800573a:	f003 fe43 	bl	80093c4 <__aeabi_f2d>
 800573e:	ec41 0b1b 	vmov	d11, r0, r1
										"{"
											"\"id\":h,"
											"\"x\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
 8005742:	f7fc fa01 	bl	8001b48 <getGyroZf>
 8005746:	4603      	mov	r3, r0
		sprintf(magY, "y%.2f ", getMagnetYf());

		sprintf(magZ, "z%.2f ", getMagnetZf());
		//magnetometer all sensors

		sprintf(json_data, "{"
 8005748:	4618      	mov	r0, r3
 800574a:	f003 fe3b 	bl	80093c4 <__aeabi_f2d>
 800574e:	ec41 0b1a 	vmov	d10, r0, r1
										"{"
											"\"id\":h,"
											"\"x\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
 8005752:	f7fc fa11 	bl	8001b78 <getMagnetXf>
 8005756:	4603      	mov	r3, r0
		sprintf(magY, "y%.2f ", getMagnetYf());

		sprintf(magZ, "z%.2f ", getMagnetZf());
		//magnetometer all sensors

		sprintf(json_data, "{"
 8005758:	4618      	mov	r0, r3
 800575a:	f003 fe33 	bl	80093c4 <__aeabi_f2d>
 800575e:	ec41 0b19 	vmov	d9, r0, r1
										"{"
											"\"id\":h,"
											"\"x\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
 8005762:	f7fc fa21 	bl	8001ba8 <getMagnetYf>
 8005766:	4603      	mov	r3, r0
		sprintf(magY, "y%.2f ", getMagnetYf());

		sprintf(magZ, "z%.2f ", getMagnetZf());
		//magnetometer all sensors

		sprintf(json_data, "{"
 8005768:	4618      	mov	r0, r3
 800576a:	f003 fe2b 	bl	80093c4 <__aeabi_f2d>
 800576e:	ec41 0b18 	vmov	d8, r0, r1
										"{"
											"\"id\":h,"
											"\"x\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
 8005772:	f7fc fa31 	bl	8001bd8 <getMagnetZf>
 8005776:	4603      	mov	r3, r0
		sprintf(magY, "y%.2f ", getMagnetYf());

		sprintf(magZ, "z%.2f ", getMagnetZf());
		//magnetometer all sensors

		sprintf(json_data, "{"
 8005778:	4618      	mov	r0, r3
 800577a:	f003 fe23 	bl	80093c4 <__aeabi_f2d>
 800577e:	4682      	mov	sl, r0
 8005780:	468b      	mov	fp, r1
											"\"id\":h,"
											"\"x\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
							readTemperature(), readHumidity());
 8005782:	f7fb fee1 	bl	8001548 <readTemperature>
 8005786:	4603      	mov	r3, r0
		sprintf(magY, "y%.2f ", getMagnetYf());

		sprintf(magZ, "z%.2f ", getMagnetZf());
		//magnetometer all sensors

		sprintf(json_data, "{"
 8005788:	4618      	mov	r0, r3
 800578a:	f003 fe1b 	bl	80093c4 <__aeabi_f2d>
 800578e:	4680      	mov	r8, r0
 8005790:	4689      	mov	r9, r1
											"\"id\":h,"
											"\"x\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
							readTemperature(), readHumidity());
 8005792:	f7fb fcb9 	bl	8001108 <readHumidity>
 8005796:	4603      	mov	r3, r0
		sprintf(magY, "y%.2f ", getMagnetYf());

		sprintf(magZ, "z%.2f ", getMagnetZf());
		//magnetometer all sensors

		sprintf(json_data, "{"
 8005798:	4618      	mov	r0, r3
 800579a:	f003 fe13 	bl	80093c4 <__aeabi_f2d>
 800579e:	4602      	mov	r2, r0
 80057a0:	460b      	mov	r3, r1
 80057a2:	ed8d eb00 	vstr	d14, [sp]
 80057a6:	ed8d db02 	vstr	d13, [sp, #8]
 80057aa:	ed8d cb04 	vstr	d12, [sp, #16]
 80057ae:	ed8d bb06 	vstr	d11, [sp, #24]
 80057b2:	ed8d ab08 	vstr	d10, [sp, #32]
 80057b6:	ed8d 9b0a 	vstr	d9, [sp, #40]	; 0x28
 80057ba:	ed8d 8b0c 	vstr	d8, [sp, #48]	; 0x30
 80057be:	e9cd ab0e 	strd	sl, fp, [sp, #56]	; 0x38
 80057c2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80057c6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 80057ca:	f641 2060 	movw	r0, #6752	; 0x1a60
 80057ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80057d2:	f644 4120 	movw	r1, #19488	; 0x4c20
 80057d6:	f6c0 0101 	movt	r1, #2049	; 0x801
 80057da:	4622      	mov	r2, r4
 80057dc:	462b      	mov	r3, r5
 80057de:	f004 fcd5 	bl	800a18c <sprintf>
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
							readTemperature(), readHumidity());

		if(0 == turnedOnSentTimer)
 80057e2:	f641 2348 	movw	r3, #6728	; 0x1a48
 80057e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d120      	bne.n	8005832 <sendMeasurementsToBt+0xb6e>
		{
			TimerIdSentMsg = SYSTM001_CreateTimer(50,SYSTM001_PERIODIC,sendAllSensors,NULL);
 80057f0:	f04f 0032 	mov.w	r0, #50	; 0x32
 80057f4:	f04f 0101 	mov.w	r1, #1
 80057f8:	f645 12a9 	movw	r2, #22953	; 0x59a9
 80057fc:	f6c0 0200 	movt	r2, #2048	; 0x800
 8005800:	f04f 0300 	mov.w	r3, #0
 8005804:	f001 ff1e 	bl	8007644 <SYSTM001_CreateTimer>
 8005808:	4602      	mov	r2, r0
 800580a:	f241 43ac 	movw	r3, #5292	; 0x14ac
 800580e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005812:	601a      	str	r2, [r3, #0]
			SYSTM001_StartTimer(TimerIdSentMsg);
 8005814:	f241 43ac 	movw	r3, #5292	; 0x14ac
 8005818:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4618      	mov	r0, r3
 8005820:	f001 ffe0 	bl	80077e4 <SYSTM001_StartTimer>
			turnedOnSentTimer = 1;
 8005824:	f641 2348 	movw	r3, #6728	; 0x1a48
 8005828:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800582c:	f04f 0201 	mov.w	r2, #1
 8005830:	601a      	str	r2, [r3, #0]
		}

		if(1 == turnedOnSentTimer)
 8005832:	f641 2348 	movw	r3, #6728	; 0x1a48
 8005836:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	2b01      	cmp	r3, #1
 800583e:	d126      	bne.n	800588e <sendMeasurementsToBt+0xbca>
		{
			if(TRUE == connectionFailure)
 8005840:	f640 1314 	movw	r3, #2324	; 0x914
 8005844:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005848:	781b      	ldrb	r3, [r3, #0]
 800584a:	2b01      	cmp	r3, #1
 800584c:	d11f      	bne.n	800588e <sendMeasurementsToBt+0xbca>
			{
				connectionFailure = FALSE;
 800584e:	f640 1314 	movw	r3, #2324	; 0x914
 8005852:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005856:	f04f 0200 	mov.w	r2, #0
 800585a:	701a      	strb	r2, [r3, #0]
				SYSTM001_StopTimer(TimerIdSentMsg);
 800585c:	f241 43ac 	movw	r3, #5292	; 0x14ac
 8005860:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4618      	mov	r0, r3
 8005868:	f002 f816 	bl	8007898 <SYSTM001_StopTimer>

				SYSTM001_DeleteTimer(TimerIdSentMsg);
 800586c:	f241 43ac 	movw	r3, #5292	; 0x14ac
 8005870:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4618      	mov	r0, r3
 8005878:	f002 f856 	bl	8007928 <SYSTM001_DeleteTimer>

				TimerIdSentMsg = 0;
 800587c:	f241 43ac 	movw	r3, #5292	; 0x14ac
 8005880:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005884:	f04f 0200 	mov.w	r2, #0
 8005888:	601a      	str	r2, [r3, #0]
				cleanArray();
 800588a:	f7fb fbd5 	bl	8001038 <cleanArray>

			}
		}
	}
}
 800588e:	f107 0708 	add.w	r7, r7, #8
 8005892:	46bd      	mov	sp, r7
 8005894:	ecbd 8b0e 	vpop	{d8-d14}
 8005898:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800589c <sendMsgLSM9DS1>:

void sendMsgLSM9DS1(void *T)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b082      	sub	sp, #8
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
	static int i = 0;

	if(copied == 1){
 80058a4:	f640 1398 	movw	r3, #2456	; 0x998
 80058a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80058ac:	781b      	ldrb	r3, [r3, #0]
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d15f      	bne.n	8005972 <sendMsgLSM9DS1+0xd6>
		if(0 == i){
 80058b2:	f640 13b0 	movw	r3, #2480	; 0x9b0
 80058b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d11a      	bne.n	80058f6 <sendMsgLSM9DS1+0x5a>
			//send("a", strlen("a"));
			//send("x", strlen("x"));
			send(xAxisf, strlen((const char*)xAxisf));
 80058c0:	f641 10f4 	movw	r0, #6644	; 0x19f4
 80058c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80058c8:	f004 fdf4 	bl	800a4b4 <strlen>
 80058cc:	4603      	mov	r3, r0
 80058ce:	f641 10f4 	movw	r0, #6644	; 0x19f4
 80058d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80058d6:	4619      	mov	r1, r3
 80058d8:	f7fb fa34 	bl	8000d44 <send>

			i++;
 80058dc:	f640 13b0 	movw	r3, #2480	; 0x9b0
 80058e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f103 0201 	add.w	r2, r3, #1
 80058ea:	f640 13b0 	movw	r3, #2480	; 0x9b0
 80058ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80058f2:	601a      	str	r2, [r3, #0]
 80058f4:	e03d      	b.n	8005972 <sendMsgLSM9DS1+0xd6>
		}
		else if(1 == i)
 80058f6:	f640 13b0 	movw	r3, #2480	; 0x9b0
 80058fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	2b01      	cmp	r3, #1
 8005902:	d11a      	bne.n	800593a <sendMsgLSM9DS1+0x9e>
		{
			//send("a", strlen("a"));
			//send("y", strlen("x"));

			send(yAxisf, strlen((const char*)yAxisf));
 8005904:	f641 2028 	movw	r0, #6696	; 0x1a28
 8005908:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800590c:	f004 fdd2 	bl	800a4b4 <strlen>
 8005910:	4603      	mov	r3, r0
 8005912:	f641 2028 	movw	r0, #6696	; 0x1a28
 8005916:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800591a:	4619      	mov	r1, r3
 800591c:	f7fb fa12 	bl	8000d44 <send>

			i++;
 8005920:	f640 13b0 	movw	r3, #2480	; 0x9b0
 8005924:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f103 0201 	add.w	r2, r3, #1
 800592e:	f640 13b0 	movw	r3, #2480	; 0x9b0
 8005932:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005936:	601a      	str	r2, [r3, #0]
 8005938:	e01b      	b.n	8005972 <sendMsgLSM9DS1+0xd6>
		}
		else if(2 == i)
 800593a:	f640 13b0 	movw	r3, #2480	; 0x9b0
 800593e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	2b02      	cmp	r3, #2
 8005946:	d114      	bne.n	8005972 <sendMsgLSM9DS1+0xd6>
		{
			/*send("a", strlen("a"));
			send("z", strlen("x"));*/

			send(zAxisf, strlen((const char*)zAxisf));
 8005948:	f241 40b0 	movw	r0, #5296	; 0x14b0
 800594c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005950:	f004 fdb0 	bl	800a4b4 <strlen>
 8005954:	4603      	mov	r3, r0
 8005956:	f241 40b0 	movw	r0, #5296	; 0x14b0
 800595a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800595e:	4619      	mov	r1, r3
 8005960:	f7fb f9f0 	bl	8000d44 <send>

			i = 0;
 8005964:	f640 13b0 	movw	r3, #2480	; 0x9b0
 8005968:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800596c:	f04f 0200 	mov.w	r2, #0
 8005970:	601a      	str	r2, [r3, #0]
		}
	}
}
 8005972:	f107 0708 	add.w	r7, r7, #8
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}
 800597a:	bf00      	nop

0800597c <sendMsgHTU21D>:


void sendMsgHTU21D(void *T)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b082      	sub	sp, #8
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
	static int i = 0;

	/*if(copied == 1)
	{*/
		send(humidity, strlen((const char*)humidity));
 8005984:	f641 10c0 	movw	r0, #6592	; 0x19c0
 8005988:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800598c:	f004 fd92 	bl	800a4b4 <strlen>
 8005990:	4603      	mov	r3, r0
 8005992:	f641 10c0 	movw	r0, #6592	; 0x19c0
 8005996:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800599a:	4619      	mov	r1, r3
 800599c:	f7fb f9d2 	bl	8000d44 <send>
	//}
}
 80059a0:	f107 0708 	add.w	r7, r7, #8
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bd80      	pop	{r7, pc}

080059a8 <sendAllSensors>:


void sendAllSensors(void *T)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b082      	sub	sp, #8
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
	static int i = 0;

	if(copied == 1){
 80059b0:	f640 1398 	movw	r3, #2456	; 0x998
 80059b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80059b8:	781b      	ldrb	r3, [r3, #0]
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d10d      	bne.n	80059da <sendAllSensors+0x32>
		send(json_data, strlen((const char*)json_data));
 80059be:	f641 2060 	movw	r0, #6752	; 0x1a60
 80059c2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80059c6:	f004 fd75 	bl	800a4b4 <strlen>
 80059ca:	4603      	mov	r3, r0
 80059cc:	f641 2060 	movw	r0, #6752	; 0x1a60
 80059d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80059d4:	4619      	mov	r1, r3
 80059d6:	f7fb f9b5 	bl	8000d44 <send>
		{
			send(json_data, strlen((const char*)json_data));
			i = 0;
		}*/
	}
}
 80059da:	f107 0708 	add.w	r7, r7, #8
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}
 80059e2:	bf00      	nop

080059e4 <makeTimer>:
 *      Author: Mateusz
 */
#include "Timer.h"

void makeTimer(uint32_t period, SYSTM001_TimerType TimerType, SYSTM001_TimerCallBackPtr TimerCallBack, void *pCallBackArgPtr, uint32_t *status, handle_t *timerID)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b084      	sub	sp, #16
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	60f8      	str	r0, [r7, #12]
 80059ec:	607a      	str	r2, [r7, #4]
 80059ee:	603b      	str	r3, [r7, #0]
 80059f0:	460b      	mov	r3, r1
 80059f2:	72fb      	strb	r3, [r7, #11]
	*timerID = SYSTM001_CreateTimer(period,TimerType,TimerCallBack, pCallBackArgPtr);
 80059f4:	7afb      	ldrb	r3, [r7, #11]
 80059f6:	68f8      	ldr	r0, [r7, #12]
 80059f8:	4619      	mov	r1, r3
 80059fa:	687a      	ldr	r2, [r7, #4]
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	f001 fe21 	bl	8007644 <SYSTM001_CreateTimer>
 8005a02:	4602      	mov	r2, r0
 8005a04:	69fb      	ldr	r3, [r7, #28]
 8005a06:	601a      	str	r2, [r3, #0]

	if(*timerID != 0)
 8005a08:	69fb      	ldr	r3, [r7, #28]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d007      	beq.n	8005a20 <makeTimer+0x3c>
	{
		*status = SYSTM001_StartTimer(*timerID);
 8005a10:	69fb      	ldr	r3, [r7, #28]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4618      	mov	r0, r3
 8005a16:	f001 fee5 	bl	80077e4 <SYSTM001_StartTimer>
 8005a1a:	4602      	mov	r2, r0
 8005a1c:	69bb      	ldr	r3, [r7, #24]
 8005a1e:	601a      	str	r2, [r3, #0]
	}
}
 8005a20:	f107 0710 	add.w	r7, r7, #16
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}

08005a28 <removeTimer>:


void removeTimer(uint32_t *status, handle_t *timerID)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b082      	sub	sp, #8
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
 8005a30:	6039      	str	r1, [r7, #0]
	if(*timerID != 0)
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d014      	beq.n	8005a64 <removeTimer+0x3c>
	{
		*status = SYSTM001_StopTimer(*timerID);
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f001 ff2a 	bl	8007898 <SYSTM001_StopTimer>
 8005a44:	4602      	mov	r2, r0
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	601a      	str	r2, [r3, #0]

		if(*status == DAVEApp_SUCCESS)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d108      	bne.n	8005a64 <removeTimer+0x3c>
		{
			SYSTM001_DeleteTimer(*timerID);
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4618      	mov	r0, r3
 8005a58:	f001 ff66 	bl	8007928 <SYSTM001_DeleteTimer>
			*timerID = 0;
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	f04f 0200 	mov.w	r2, #0
 8005a62:	601a      	str	r2, [r3, #0]
		}
	}
}
 8005a64:	f107 0708 	add.w	r7, r7, #8
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}

08005a6c <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8005a6c:	e7fe      	b.n	8005a6c <NMI_Handler>

08005a6e <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8005a6e:	e7fe      	b.n	8005a6e <HardFault_Handler>

08005a70 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8005a70:	e7fe      	b.n	8005a70 <MemManage_Handler>

08005a72 <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8005a72:	e7fe      	b.n	8005a72 <BusFault_Handler>

08005a74 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8005a74:	e7fe      	b.n	8005a74 <UsageFault_Handler>

08005a76 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8005a76:	e7fe      	b.n	8005a76 <SVC_Handler>

08005a78 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8005a78:	e7fe      	b.n	8005a78 <DebugMon_Handler>

08005a7a <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8005a7a:	e7fe      	b.n	8005a7a <PendSV_Handler>
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8005a7c:	e7fe      	b.n	8005a7c <PendSV_Handler+0x2>

08005a7e <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8005a7e:	e7fe      	b.n	8005a7e <SCU_0_IRQHandler>

08005a80 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8005a80:	e7fe      	b.n	8005a80 <ERU0_0_IRQHandler>

08005a82 <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8005a82:	e7fe      	b.n	8005a82 <ERU0_1_IRQHandler>

08005a84 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8005a84:	e7fe      	b.n	8005a84 <ERU0_2_IRQHandler>

08005a86 <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8005a86:	e7fe      	b.n	8005a86 <ERU0_3_IRQHandler>

08005a88 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8005a88:	e7fe      	b.n	8005a88 <ERU1_0_IRQHandler>

08005a8a <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8005a8a:	e7fe      	b.n	8005a8a <ERU1_1_IRQHandler>

08005a8c <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8005a8c:	e7fe      	b.n	8005a8c <ERU1_2_IRQHandler>

08005a8e <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8005a8e:	e7fe      	b.n	8005a8e <ERU1_3_IRQHandler>

08005a90 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8005a90:	e7fe      	b.n	8005a90 <PMU0_0_IRQHandler>

08005a92 <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8005a92:	e7fe      	b.n	8005a92 <VADC0_C0_0_IRQHandler>

08005a94 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8005a94:	e7fe      	b.n	8005a94 <VADC0_C0_1_IRQHandler>

08005a96 <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8005a96:	e7fe      	b.n	8005a96 <VADC0_C0_2_IRQHandler>

08005a98 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8005a98:	e7fe      	b.n	8005a98 <VADC0_C0_3_IRQHandler>

08005a9a <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8005a9a:	e7fe      	b.n	8005a9a <VADC0_G0_0_IRQHandler>

08005a9c <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8005a9c:	e7fe      	b.n	8005a9c <VADC0_G0_1_IRQHandler>

08005a9e <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8005a9e:	e7fe      	b.n	8005a9e <VADC0_G0_2_IRQHandler>

08005aa0 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8005aa0:	e7fe      	b.n	8005aa0 <VADC0_G0_3_IRQHandler>

08005aa2 <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8005aa2:	e7fe      	b.n	8005aa2 <VADC0_G1_0_IRQHandler>

08005aa4 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8005aa4:	e7fe      	b.n	8005aa4 <VADC0_G1_1_IRQHandler>

08005aa6 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8005aa6:	e7fe      	b.n	8005aa6 <VADC0_G1_2_IRQHandler>

08005aa8 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8005aa8:	e7fe      	b.n	8005aa8 <VADC0_G1_3_IRQHandler>

08005aaa <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8005aaa:	e7fe      	b.n	8005aaa <VADC0_G2_0_IRQHandler>

08005aac <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8005aac:	e7fe      	b.n	8005aac <VADC0_G2_1_IRQHandler>

08005aae <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8005aae:	e7fe      	b.n	8005aae <VADC0_G2_2_IRQHandler>

08005ab0 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8005ab0:	e7fe      	b.n	8005ab0 <VADC0_G2_3_IRQHandler>

08005ab2 <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8005ab2:	e7fe      	b.n	8005ab2 <VADC0_G3_0_IRQHandler>

08005ab4 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8005ab4:	e7fe      	b.n	8005ab4 <VADC0_G3_1_IRQHandler>

08005ab6 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8005ab6:	e7fe      	b.n	8005ab6 <VADC0_G3_2_IRQHandler>

08005ab8 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8005ab8:	e7fe      	b.n	8005ab8 <VADC0_G3_3_IRQHandler>

08005aba <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8005aba:	e7fe      	b.n	8005aba <DSD0_0_IRQHandler>

08005abc <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8005abc:	e7fe      	b.n	8005abc <DSD0_1_IRQHandler>

08005abe <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8005abe:	e7fe      	b.n	8005abe <DSD0_2_IRQHandler>

08005ac0 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8005ac0:	e7fe      	b.n	8005ac0 <DSD0_3_IRQHandler>

08005ac2 <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8005ac2:	e7fe      	b.n	8005ac2 <DSD0_4_IRQHandler>

08005ac4 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8005ac4:	e7fe      	b.n	8005ac4 <DSD0_5_IRQHandler>

08005ac6 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8005ac6:	e7fe      	b.n	8005ac6 <DSD0_6_IRQHandler>

08005ac8 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8005ac8:	e7fe      	b.n	8005ac8 <DSD0_7_IRQHandler>

08005aca <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8005aca:	e7fe      	b.n	8005aca <DAC0_0_IRQHandler>

08005acc <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8005acc:	e7fe      	b.n	8005acc <DAC0_1_IRQHandler>

08005ace <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8005ace:	e7fe      	b.n	8005ace <CCU40_0_IRQHandler>

08005ad0 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8005ad0:	e7fe      	b.n	8005ad0 <CCU40_1_IRQHandler>

08005ad2 <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8005ad2:	e7fe      	b.n	8005ad2 <CCU40_2_IRQHandler>

08005ad4 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8005ad4:	e7fe      	b.n	8005ad4 <CCU40_3_IRQHandler>

08005ad6 <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8005ad6:	e7fe      	b.n	8005ad6 <CCU41_0_IRQHandler>

08005ad8 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8005ad8:	e7fe      	b.n	8005ad8 <CCU41_1_IRQHandler>

08005ada <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8005ada:	e7fe      	b.n	8005ada <CCU41_2_IRQHandler>

08005adc <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8005adc:	e7fe      	b.n	8005adc <CCU41_3_IRQHandler>

08005ade <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8005ade:	e7fe      	b.n	8005ade <CCU42_0_IRQHandler>

08005ae0 <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8005ae0:	e7fe      	b.n	8005ae0 <CCU42_1_IRQHandler>

08005ae2 <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8005ae2:	e7fe      	b.n	8005ae2 <CCU42_2_IRQHandler>

08005ae4 <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8005ae4:	e7fe      	b.n	8005ae4 <CCU42_3_IRQHandler>

08005ae6 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8005ae6:	e7fe      	b.n	8005ae6 <CCU43_0_IRQHandler>

08005ae8 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8005ae8:	e7fe      	b.n	8005ae8 <CCU43_1_IRQHandler>

08005aea <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8005aea:	e7fe      	b.n	8005aea <CCU43_2_IRQHandler>

08005aec <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8005aec:	e7fe      	b.n	8005aec <CCU43_3_IRQHandler>

08005aee <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8005aee:	e7fe      	b.n	8005aee <CCU80_0_IRQHandler>

08005af0 <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8005af0:	e7fe      	b.n	8005af0 <CCU80_1_IRQHandler>

08005af2 <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8005af2:	e7fe      	b.n	8005af2 <CCU80_2_IRQHandler>

08005af4 <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8005af4:	e7fe      	b.n	8005af4 <CCU80_3_IRQHandler>

08005af6 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8005af6:	e7fe      	b.n	8005af6 <CCU81_0_IRQHandler>

08005af8 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8005af8:	e7fe      	b.n	8005af8 <CCU81_1_IRQHandler>

08005afa <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8005afa:	e7fe      	b.n	8005afa <CCU81_2_IRQHandler>

08005afc <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8005afc:	e7fe      	b.n	8005afc <CCU81_3_IRQHandler>

08005afe <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8005afe:	e7fe      	b.n	8005afe <POSIF0_0_IRQHandler>

08005b00 <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8005b00:	e7fe      	b.n	8005b00 <POSIF0_1_IRQHandler>

08005b02 <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8005b02:	e7fe      	b.n	8005b02 <POSIF1_0_IRQHandler>

08005b04 <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8005b04:	e7fe      	b.n	8005b04 <POSIF1_1_IRQHandler>

08005b06 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8005b06:	e7fe      	b.n	8005b06 <CAN0_0_IRQHandler>

08005b08 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8005b08:	e7fe      	b.n	8005b08 <CAN0_1_IRQHandler>

08005b0a <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8005b0a:	e7fe      	b.n	8005b0a <CAN0_2_IRQHandler>

08005b0c <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8005b0c:	e7fe      	b.n	8005b0c <CAN0_3_IRQHandler>

08005b0e <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8005b0e:	e7fe      	b.n	8005b0e <CAN0_4_IRQHandler>

08005b10 <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8005b10:	e7fe      	b.n	8005b10 <CAN0_5_IRQHandler>

08005b12 <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8005b12:	e7fe      	b.n	8005b12 <CAN0_6_IRQHandler>

08005b14 <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8005b14:	e7fe      	b.n	8005b14 <CAN0_7_IRQHandler>

08005b16 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8005b16:	e7fe      	b.n	8005b16 <USIC0_0_IRQHandler>

08005b18 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8005b18:	e7fe      	b.n	8005b18 <USIC0_1_IRQHandler>

08005b1a <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8005b1a:	e7fe      	b.n	8005b1a <USIC0_2_IRQHandler>

08005b1c <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8005b1c:	e7fe      	b.n	8005b1c <USIC0_3_IRQHandler>

08005b1e <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8005b1e:	e7fe      	b.n	8005b1e <USIC0_4_IRQHandler>

08005b20 <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8005b20:	e7fe      	b.n	8005b20 <USIC0_5_IRQHandler>

08005b22 <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8005b22:	e7fe      	b.n	8005b22 <USIC1_0_IRQHandler>

08005b24 <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8005b24:	e7fe      	b.n	8005b24 <USIC1_1_IRQHandler>

08005b26 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8005b26:	e7fe      	b.n	8005b26 <USIC1_2_IRQHandler>

08005b28 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8005b28:	e7fe      	b.n	8005b28 <USIC1_3_IRQHandler>

08005b2a <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8005b2a:	e7fe      	b.n	8005b2a <USIC1_4_IRQHandler>

08005b2c <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8005b2c:	e7fe      	b.n	8005b2c <USIC1_5_IRQHandler>

08005b2e <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8005b2e:	e7fe      	b.n	8005b2e <USIC2_0_IRQHandler>

08005b30 <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8005b30:	e7fe      	b.n	8005b30 <USIC2_1_IRQHandler>

08005b32 <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8005b32:	e7fe      	b.n	8005b32 <USIC2_2_IRQHandler>

08005b34 <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8005b34:	e7fe      	b.n	8005b34 <USIC2_3_IRQHandler>

08005b36 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8005b36:	e7fe      	b.n	8005b36 <USIC2_4_IRQHandler>

08005b38 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8005b38:	e7fe      	b.n	8005b38 <USIC2_5_IRQHandler>

08005b3a <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8005b3a:	e7fe      	b.n	8005b3a <LEDTS0_0_IRQHandler>

08005b3c <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8005b3c:	e7fe      	b.n	8005b3c <FCE0_0_IRQHandler>

08005b3e <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8005b3e:	e7fe      	b.n	8005b3e <GPDMA0_0_IRQHandler>

08005b40 <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8005b40:	e7fe      	b.n	8005b40 <SDMMC0_0_IRQHandler>

08005b42 <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8005b42:	e7fe      	b.n	8005b42 <USB0_0_IRQHandler>

08005b44 <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8005b44:	e7fe      	b.n	8005b44 <ETH0_0_IRQHandler>

08005b46 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8005b46:	e7fe      	b.n	8005b46 <GPDMA1_0_IRQHandler>
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8005b48:	f04f 0001 	mov.w	r0, #1
    BX LR
 8005b4c:	4770      	bx	lr
	...

08005b50 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b082      	sub	sp, #8
 8005b54:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8005b56:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8005b5a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005b5e:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8005b62:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8005b66:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005b6a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8005b6e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8005b72:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8005b76:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005b7a:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8005b7e:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8005b82:	6952      	ldr	r2, [r2, #20]
 8005b84:	f022 0208 	bic.w	r2, r2, #8
 8005b88:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8005b8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b8e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005b92:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005b96:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005b9a:	6852      	ldr	r2, [r2, #4]
 8005b9c:	f022 0201 	bic.w	r2, r2, #1
 8005ba0:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8005ba2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ba6:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8005baa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bae:	f103 0314 	add.w	r3, r3, #20
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	f023 030f 	bic.w	r3, r3, #15
 8005bbc:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f043 0303 	orr.w	r3, r3, #3
 8005bc4:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8005bc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005bca:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bd4:	f103 0314 	add.w	r3, r3, #20
 8005bd8:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8005bda:	f000 f8ab 	bl	8005d34 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8005bde:	f000 f805 	bl	8005bec <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8005be2:	f107 0708 	add.w	r7, r7, #8
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}
 8005bea:	bf00      	nop

08005bec <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b085      	sub	sp, #20
 8005bf0:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8005bf2:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005bf6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005bfa:	68db      	ldr	r3, [r3, #12]
 8005bfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c00:	f040 8089 	bne.w	8005d16 <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8005c04:	f244 7310 	movw	r3, #18192	; 0x4710
 8005c08:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f003 0304 	and.w	r3, r3, #4
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	f000 8088 	beq.w	8005d28 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8005c18:	f244 7310 	movw	r3, #18192	; 0x4710
 8005c1c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8005c26:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8005c2a:	f103 0301 	add.w	r3, r3, #1
 8005c2e:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8005c30:	f244 7310 	movw	r3, #18192	; 0x4710
 8005c34:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8005c3e:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8005c42:	f103 0301 	add.w	r3, r3, #1
 8005c46:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8005c48:	f244 7310 	movw	r3, #18192	; 0x4710
 8005c4c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005c56:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8005c5a:	f103 0301 	add.w	r3, r3, #1
 8005c5e:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8005c60:	f244 7310 	movw	r3, #18192	; 0x4710
 8005c64:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005c68:	68db      	ldr	r3, [r3, #12]
 8005c6a:	f003 0301 	and.w	r3, r3, #1
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d028      	beq.n	8005cc4 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8005c72:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8005c76:	f2c0 136e 	movt	r3, #366	; 0x16e
 8005c7a:	68fa      	ldr	r2, [r7, #12]
 8005c7c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005c80:	68ba      	ldr	r2, [r7, #8]
 8005c82:	fb02 f303 	mul.w	r3, r2, r3
 8005c86:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8005c88:	683a      	ldr	r2, [r7, #0]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c90:	f240 0334 	movw	r3, #52	; 0x34
 8005c94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005c98:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8005c9a:	f240 0334 	movw	r3, #52	; 0x34
 8005c9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005ca8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005cac:	68db      	ldr	r3, [r3, #12]
 8005cae:	b2db      	uxtb	r3, r3
 8005cb0:	f103 0301 	add.w	r3, r3, #1
 8005cb4:	fbb2 f2f3 	udiv	r2, r2, r3
 8005cb8:	f240 0334 	movw	r3, #52	; 0x34
 8005cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005cc0:	601a      	str	r2, [r3, #0]
 8005cc2:	e031      	b.n	8005d28 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8005cc4:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8005cc8:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8005ccc:	68fa      	ldr	r2, [r7, #12]
 8005cce:	fbb3 f3f2 	udiv	r3, r3, r2
 8005cd2:	68ba      	ldr	r2, [r7, #8]
 8005cd4:	fb02 f303 	mul.w	r3, r2, r3
 8005cd8:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8005cda:	683a      	ldr	r2, [r7, #0]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ce2:	f240 0334 	movw	r3, #52	; 0x34
 8005ce6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005cea:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8005cec:	f240 0334 	movw	r3, #52	; 0x34
 8005cf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005cf4:	681a      	ldr	r2, [r3, #0]
 8005cf6:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005cfa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005cfe:	68db      	ldr	r3, [r3, #12]
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	f103 0301 	add.w	r3, r3, #1
 8005d06:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d0a:	f240 0334 	movw	r3, #52	; 0x34
 8005d0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005d12:	601a      	str	r2, [r3, #0]
 8005d14:	e008      	b.n	8005d28 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8005d16:	f240 0334 	movw	r3, #52	; 0x34
 8005d1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005d1e:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8005d22:	f2c0 126e 	movt	r2, #366	; 0x16e
 8005d26:	601a      	str	r2, [r3, #0]
}


}
 8005d28:	f107 0714 	add.w	r7, r7, #20
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bc80      	pop	{r7}
 8005d30:	4770      	bx	lr
 8005d32:	bf00      	nop

08005d34 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b082      	sub	sp, #8
 8005d38:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8005d3a:	f003 f9d7 	bl	80090ec <AllowPLLInitByStartup>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	f000 8255 	beq.w	80061f0 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8005d46:	f244 7310 	movw	r3, #18192	; 0x4710
 8005d4a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005d4e:	685a      	ldr	r2, [r3, #4]
 8005d50:	f04f 0302 	mov.w	r3, #2
 8005d54:	f2c0 0301 	movt	r3, #1
 8005d58:	4013      	ands	r3, r2
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d00d      	beq.n	8005d7a <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8005d5e:	f244 7310 	movw	r3, #18192	; 0x4710
 8005d62:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005d66:	f244 7210 	movw	r2, #18192	; 0x4710
 8005d6a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005d6e:	6852      	ldr	r2, [r2, #4]
 8005d70:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005d74:	f022 0202 	bic.w	r2, r2, #2
 8005d78:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8005d7a:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8005d7e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d072      	beq.n	8005e72 <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8005d8c:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8005d90:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005d94:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8005d98:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005d9c:	6852      	ldr	r2, [r2, #4]
 8005d9e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8005da2:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8005da4:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8005da8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005dac:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8005db0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005db4:	6852      	ldr	r2, [r2, #4]
 8005db6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005dba:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8005dbc:	f244 7310 	movw	r3, #18192	; 0x4710
 8005dc0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005dc4:	f244 7210 	movw	r2, #18192	; 0x4710
 8005dc8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005dcc:	68d2      	ldr	r2, [r2, #12]
 8005dce:	f022 0201 	bic.w	r2, r2, #1
 8005dd2:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8005dd4:	f244 7310 	movw	r3, #18192	; 0x4710
 8005dd8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005ddc:	f244 7210 	movw	r2, #18192	; 0x4710
 8005de0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005de4:	6852      	ldr	r2, [r2, #4]
 8005de6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8005dea:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8005dec:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005df0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005df4:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8005df8:	f2c0 024c 	movt	r2, #76	; 0x4c
 8005dfc:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8005dfe:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005e02:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005e06:	f04f 0200 	mov.w	r2, #0
 8005e0a:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005e0c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005e10:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005e14:	f04f 0205 	mov.w	r2, #5
 8005e18:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8005e1a:	f244 7310 	movw	r3, #18192	; 0x4710
 8005e1e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8005e28:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8005e2c:	d008      	beq.n	8005e40 <SystemClockSetup+0x10c>
 8005e2e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005e32:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005e36:	689a      	ldr	r2, [r3, #8]
 8005e38:	f240 13f3 	movw	r3, #499	; 0x1f3
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d8ec      	bhi.n	8005e1a <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8005e40:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005e44:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005e48:	f24e 0210 	movw	r2, #57360	; 0xe010
 8005e4c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8005e50:	6812      	ldr	r2, [r2, #0]
 8005e52:	f022 0201 	bic.w	r2, r2, #1
 8005e56:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8005e58:	f244 7310 	movw	r3, #18192	; 0x4710
 8005e5c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8005e66:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8005e6a:	d002      	beq.n	8005e72 <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8005e6c:	f04f 0300 	mov.w	r3, #0
 8005e70:	e1c0      	b.n	80061f4 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8005e72:	f244 7310 	movw	r3, #18192	; 0x4710
 8005e76:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f003 0304 	and.w	r3, r3, #4
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	f040 81b5 	bne.w	80061f0 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8005e86:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005e8a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d00b      	beq.n	8005eb0 <SystemClockSetup+0x17c>
 8005e98:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005e9c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005ea0:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8005ea4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005ea8:	68d2      	ldr	r2, [r2, #12]
 8005eaa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005eae:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8005eb0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8005eb4:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8005eb8:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8005eba:	687a      	ldr	r2, [r7, #4]
 8005ebc:	f649 7381 	movw	r3, #40833	; 0x9f81
 8005ec0:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8005ec4:	fba3 1302 	umull	r1, r3, r3, r2
 8005ec8:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8005ecc:	f103 33ff 	add.w	r3, r3, #4294967295
 8005ed0:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8005ed2:	f244 7310 	movw	r3, #18192	; 0x4710
 8005ed6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005eda:	f244 7210 	movw	r2, #18192	; 0x4710
 8005ede:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005ee2:	6852      	ldr	r2, [r2, #4]
 8005ee4:	f042 0201 	orr.w	r2, r2, #1
 8005ee8:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8005eea:	f244 7310 	movw	r3, #18192	; 0x4710
 8005eee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005ef2:	f244 7210 	movw	r2, #18192	; 0x4710
 8005ef6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005efa:	6852      	ldr	r2, [r2, #4]
 8005efc:	f042 0210 	orr.w	r2, r2, #16
 8005f00:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8005f02:	f244 7210 	movw	r2, #18192	; 0x4710
 8005f06:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8005f10:	f644 7301 	movw	r3, #20225	; 0x4f01
 8005f14:	f2c0 1300 	movt	r3, #256	; 0x100
 8005f18:	430b      	orrs	r3, r1
 8005f1a:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8005f1c:	f244 7310 	movw	r3, #18192	; 0x4710
 8005f20:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f24:	f244 7210 	movw	r2, #18192	; 0x4710
 8005f28:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005f2c:	6852      	ldr	r2, [r2, #4]
 8005f2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f32:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8005f34:	f244 7310 	movw	r3, #18192	; 0x4710
 8005f38:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f3c:	f244 7210 	movw	r2, #18192	; 0x4710
 8005f40:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005f44:	6852      	ldr	r2, [r2, #4]
 8005f46:	f022 0210 	bic.w	r2, r2, #16
 8005f4a:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8005f4c:	f244 7310 	movw	r3, #18192	; 0x4710
 8005f50:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f54:	f244 7210 	movw	r2, #18192	; 0x4710
 8005f58:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005f5c:	6852      	ldr	r2, [r2, #4]
 8005f5e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005f62:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8005f64:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005f68:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005f6c:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8005f70:	f2c0 024c 	movt	r2, #76	; 0x4c
 8005f74:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8005f76:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005f7a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005f7e:	f04f 0200 	mov.w	r2, #0
 8005f82:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005f84:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005f88:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005f8c:	f04f 0205 	mov.w	r2, #5
 8005f90:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 8005f92:	bf00      	nop
 8005f94:	f244 7310 	movw	r3, #18192	; 0x4710
 8005f98:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f003 0304 	and.w	r3, r3, #4
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d108      	bne.n	8005fb8 <SystemClockSetup+0x284>
 8005fa6:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005faa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005fae:	689a      	ldr	r2, [r3, #8]
 8005fb0:	f240 13f3 	movw	r3, #499	; 0x1f3
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d8ed      	bhi.n	8005f94 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8005fb8:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005fbc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005fc0:	f24e 0210 	movw	r2, #57360	; 0xe010
 8005fc4:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8005fc8:	6812      	ldr	r2, [r2, #0]
 8005fca:	f022 0201 	bic.w	r2, r2, #1
 8005fce:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8005fd0:	f244 7310 	movw	r3, #18192	; 0x4710
 8005fd4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f003 0304 	and.w	r3, r3, #4
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d04e      	beq.n	8006080 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8005fe2:	f244 7310 	movw	r3, #18192	; 0x4710
 8005fe6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005fea:	f244 7210 	movw	r2, #18192	; 0x4710
 8005fee:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005ff2:	6852      	ldr	r2, [r2, #4]
 8005ff4:	f022 0201 	bic.w	r2, r2, #1
 8005ff8:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 8005ffa:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005ffe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006002:	f04f 0200 	mov.w	r2, #0
 8006006:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8006008:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800600c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006010:	f04f 0200 	mov.w	r2, #0
 8006014:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 8006016:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800601a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800601e:	f04f 0200 	mov.w	r2, #0
 8006022:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 8006024:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8006028:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800602c:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8006030:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006034:	68d2      	ldr	r2, [r2, #12]
 8006036:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800603a:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 800603c:	f244 7310 	movw	r3, #18192	; 0x4710
 8006040:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006044:	f244 7210 	movw	r2, #18192	; 0x4710
 8006048:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800604c:	6852      	ldr	r2, [r2, #4]
 800604e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006052:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8006054:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006058:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800605c:	f240 5245 	movw	r2, #1349	; 0x545
 8006060:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8006062:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006066:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800606a:	f04f 0200 	mov.w	r2, #0
 800606e:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006070:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006074:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006078:	f04f 0205 	mov.w	r2, #5
 800607c:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800607e:	e002      	b.n	8006086 <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 8006080:	f04f 0300 	mov.w	r3, #0
 8006084:	e0b6      	b.n	80061f4 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8006086:	f24e 0310 	movw	r3, #57360	; 0xe010
 800608a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	2b63      	cmp	r3, #99	; 0x63
 8006092:	d8f8      	bhi.n	8006086 <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8006094:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006098:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800609c:	f24e 0210 	movw	r2, #57360	; 0xe010
 80060a0:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80060a4:	6812      	ldr	r2, [r2, #0]
 80060a6:	f022 0201 	bic.w	r2, r2, #1
 80060aa:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80060ac:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80060b0:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80060b4:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	ea4f 2213 	mov.w	r2, r3, lsr #8
 80060bc:	f245 43c7 	movw	r3, #21703	; 0x54c7
 80060c0:	f2c0 131e 	movt	r3, #286	; 0x11e
 80060c4:	fba3 1302 	umull	r1, r3, r3, r2
 80060c8:	ea4f 2393 	mov.w	r3, r3, lsr #10
 80060cc:	f103 33ff 	add.w	r3, r3, #4294967295
 80060d0:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80060d2:	f244 7210 	movw	r2, #18192	; 0x4710
 80060d6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80060e0:	f644 7301 	movw	r3, #20225	; 0x4f01
 80060e4:	f2c0 1300 	movt	r3, #256	; 0x100
 80060e8:	430b      	orrs	r3, r1
 80060ea:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 80060ec:	f24e 0310 	movw	r3, #57360	; 0xe010
 80060f0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80060f4:	f640 421b 	movw	r2, #3099	; 0xc1b
 80060f8:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80060fa:	f24e 0310 	movw	r3, #57360	; 0xe010
 80060fe:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006102:	f04f 0200 	mov.w	r2, #0
 8006106:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006108:	f24e 0310 	movw	r3, #57360	; 0xe010
 800610c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006110:	f04f 0205 	mov.w	r2, #5
 8006114:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8006116:	bf00      	nop
 8006118:	f24e 0310 	movw	r3, #57360	; 0xe010
 800611c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006120:	689b      	ldr	r3, [r3, #8]
 8006122:	2b63      	cmp	r3, #99	; 0x63
 8006124:	d8f8      	bhi.n	8006118 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8006126:	f24e 0310 	movw	r3, #57360	; 0xe010
 800612a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800612e:	f24e 0210 	movw	r2, #57360	; 0xe010
 8006132:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8006136:	6812      	ldr	r2, [r2, #0]
 8006138:	f022 0201 	bic.w	r2, r2, #1
 800613c:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 800613e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8006142:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8006146:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 800614e:	f24e 332f 	movw	r3, #58159	; 0xe32f
 8006152:	f2c0 03be 	movt	r3, #190	; 0xbe
 8006156:	fba3 1302 	umull	r1, r3, r3, r2
 800615a:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800615e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006162:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8006164:	f244 7210 	movw	r2, #18192	; 0x4710
 8006168:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8006172:	f644 7301 	movw	r3, #20225	; 0x4f01
 8006176:	f2c0 1300 	movt	r3, #256	; 0x100
 800617a:	430b      	orrs	r3, r1
 800617c:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 800617e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006182:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006186:	f241 3223 	movw	r2, #4899	; 0x1323
 800618a:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800618c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006190:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006194:	f04f 0200 	mov.w	r2, #0
 8006198:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800619a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800619e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80061a2:	f04f 0205 	mov.w	r2, #5
 80061a6:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80061a8:	bf00      	nop
 80061aa:	f24e 0310 	movw	r3, #57360	; 0xe010
 80061ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80061b2:	689b      	ldr	r3, [r3, #8]
 80061b4:	2b63      	cmp	r3, #99	; 0x63
 80061b6:	d8f8      	bhi.n	80061aa <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80061b8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80061bc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80061c0:	f24e 0210 	movw	r2, #57360	; 0xe010
 80061c4:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80061c8:	6812      	ldr	r2, [r2, #0]
 80061ca:	f022 0201 	bic.w	r2, r2, #1
 80061ce:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80061d0:	f244 7310 	movw	r3, #18192	; 0x4710
 80061d4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80061d8:	f644 7201 	movw	r2, #20225	; 0x4f01
 80061dc:	f2c0 1203 	movt	r2, #259	; 0x103
 80061e0:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 80061e2:	f244 1360 	movw	r3, #16736	; 0x4160
 80061e6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80061ea:	f04f 0205 	mov.w	r2, #5
 80061ee:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 80061f0:	f04f 0301 	mov.w	r3, #1

}
 80061f4:	4618      	mov	r0, r3
 80061f6:	f107 0708 	add.w	r7, r7, #8
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}
 80061fe:	bf00      	nop

08006200 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 8006200:	b480      	push	{r7}
 8006202:	b085      	sub	sp, #20
 8006204:	af00      	add	r7, sp, #0
 8006206:	60f8      	str	r0, [r7, #12]
 8006208:	60b9      	str	r1, [r7, #8]
 800620a:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 800620c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006210:	4618      	mov	r0, r3
 8006212:	f107 0714 	add.w	r7, r7, #20
 8006216:	46bd      	mov	sp, r7
 8006218:	bc80      	pop	{r7}
 800621a:	4770      	bx	lr

0800621c <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 800621c:	b480      	push	{r7}
 800621e:	b085      	sub	sp, #20
 8006220:	af00      	add	r7, sp, #0
 8006222:	60f8      	str	r0, [r7, #12]
 8006224:	60b9      	str	r1, [r7, #8]
 8006226:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 8006228:	f04f 33ff 	mov.w	r3, #4294967295
}
 800622c:	4618      	mov	r0, r3
 800622e:	f107 0714 	add.w	r7, r7, #20
 8006232:	46bd      	mov	sp, r7
 8006234:	bc80      	pop	{r7}
 8006236:	4770      	bx	lr

08006238 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006238:	b480      	push	{r7}
 800623a:	b085      	sub	sp, #20
 800623c:	af00      	add	r7, sp, #0
 800623e:	60f8      	str	r0, [r7, #12]
 8006240:	60b9      	str	r1, [r7, #8]
 8006242:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 8006244:	f04f 0300 	mov.w	r3, #0
}
 8006248:	4618      	mov	r0, r3
 800624a:	f107 0714 	add.w	r7, r7, #20
 800624e:	46bd      	mov	sp, r7
 8006250:	bc80      	pop	{r7}
 8006252:	4770      	bx	lr

08006254 <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 8006254:	b480      	push	{r7}
 8006256:	b085      	sub	sp, #20
 8006258:	af00      	add	r7, sp, #0
 800625a:	60f8      	str	r0, [r7, #12]
 800625c:	60b9      	str	r1, [r7, #8]
 800625e:	607a      	str	r2, [r7, #4]
 return -1;
 8006260:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006264:	4618      	mov	r0, r3
 8006266:	f107 0714 	add.w	r7, r7, #20
 800626a:	46bd      	mov	sp, r7
 800626c:	bc80      	pop	{r7}
 800626e:	4770      	bx	lr

08006270 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 8006270:	b480      	push	{r7}
 8006272:	af00      	add	r7, sp, #0
 return -1;
 8006274:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006278:	4618      	mov	r0, r3
 800627a:	46bd      	mov	sp, r7
 800627c:	bc80      	pop	{r7}
 800627e:	4770      	bx	lr

08006280 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 8006280:	b480      	push	{r7}
 8006282:	b083      	sub	sp, #12
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d002      	beq.n	8006296 <_fstat+0x16>
  return -1;
 8006290:	f04f 33ff 	mov.w	r3, #4294967295
 8006294:	e001      	b.n	800629a <_fstat+0x1a>
 else
  return -2;
 8006296:	f06f 0301 	mvn.w	r3, #1
}
 800629a:	4618      	mov	r0, r3
 800629c:	f107 070c 	add.w	r7, r7, #12
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bc80      	pop	{r7}
 80062a4:	4770      	bx	lr
 80062a6:	bf00      	nop

080062a8 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b083      	sub	sp, #12
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	6039      	str	r1, [r7, #0]
 if (old == new)
 80062b2:	687a      	ldr	r2, [r7, #4]
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d102      	bne.n	80062c0 <_link+0x18>
  return -1;
 80062ba:	f04f 33ff 	mov.w	r3, #4294967295
 80062be:	e001      	b.n	80062c4 <_link+0x1c>
 else
  return -2;
 80062c0:	f06f 0301 	mvn.w	r3, #1
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	f107 070c 	add.w	r7, r7, #12
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bc80      	pop	{r7}
 80062ce:	4770      	bx	lr

080062d0 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b083      	sub	sp, #12
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
 return -1;
 80062d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80062dc:	4618      	mov	r0, r3
 80062de:	f107 070c 	add.w	r7, r7, #12
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bc80      	pop	{r7}
 80062e6:	4770      	bx	lr

080062e8 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b087      	sub	sp, #28
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 80062f0:	f24e 0328 	movw	r3, #57384	; 0xe028
 80062f4:	f2c0 0300 	movt	r3, #0
 80062f8:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 80062fa:	f640 13bc 	movw	r3, #2492	; 0x9bc
 80062fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d114      	bne.n	8006332 <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 8006308:	f640 13bc 	movw	r3, #2492	; 0x9bc
 800630c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006310:	f641 72d8 	movw	r2, #8152	; 0x1fd8
 8006314:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006318:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 800631a:	f640 13bc 	movw	r3, #2492	; 0x9bc
 800631e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	18d2      	adds	r2, r2, r3
 8006328:	f640 13c0 	movw	r3, #2496	; 0x9c0
 800632c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006330:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 8006332:	f640 13bc 	movw	r3, #2492	; 0x9bc
 8006336:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 800633e:	f640 13bc 	movw	r3, #2492	; 0x9bc
 8006342:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	461a      	mov	r2, r3
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	18d3      	adds	r3, r2, r3
 800634e:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 8006352:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8006356:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 8006358:	f640 13c0 	movw	r3, #2496	; 0x9c0
 800635c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	68fa      	ldr	r2, [r7, #12]
 8006364:	429a      	cmp	r2, r3
 8006366:	d302      	bcc.n	800636e <_sbrk+0x86>
  return ((unsigned char *)NULL);
 8006368:	f04f 0300 	mov.w	r3, #0
 800636c:	e006      	b.n	800637c <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 800636e:	f640 13bc 	movw	r3, #2492	; 0x9bc
 8006372:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006376:	68fa      	ldr	r2, [r7, #12]
 8006378:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 800637a:	693b      	ldr	r3, [r7, #16]
 }
}
 800637c:	4618      	mov	r0, r3
 800637e:	f107 071c 	add.w	r7, r7, #28
 8006382:	46bd      	mov	sp, r7
 8006384:	bc80      	pop	{r7}
 8006386:	4770      	bx	lr

08006388 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 8006388:	b480      	push	{r7}
 800638a:	b083      	sub	sp, #12
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
 return -1;
 8006390:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006394:	4618      	mov	r0, r3
 8006396:	f107 070c 	add.w	r7, r7, #12
 800639a:	46bd      	mov	sp, r7
 800639c:	bc80      	pop	{r7}
 800639e:	4770      	bx	lr

080063a0 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b083      	sub	sp, #12
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
 return -1;
 80063a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	f107 070c 	add.w	r7, r7, #12
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bc80      	pop	{r7}
 80063b6:	4770      	bx	lr

080063b8 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b083      	sub	sp, #12
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
 80063c0:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 80063c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	f107 070c 	add.w	r7, r7, #12
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bc80      	pop	{r7}
 80063d0:	4770      	bx	lr
 80063d2:	bf00      	nop

080063d4 <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 80063d4:	b480      	push	{r7}
 80063d6:	af00      	add	r7, sp, #0
 return -1;
 80063d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80063dc:	4618      	mov	r0, r3
 80063de:	46bd      	mov	sp, r7
 80063e0:	bc80      	pop	{r7}
 80063e2:	4770      	bx	lr

080063e4 <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 80063e4:	b480      	push	{r7}
 80063e6:	af00      	add	r7, sp, #0
 return -1;
 80063e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80063ec:	4618      	mov	r0, r3
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bc80      	pop	{r7}
 80063f2:	4770      	bx	lr

080063f4 <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b083      	sub	sp, #12
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 80063fc:	e7fe      	b.n	80063fc <_exit+0x8>
 80063fe:	bf00      	nop

08006400 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 8006400:	b480      	push	{r7}
 8006402:	af00      	add	r7, sp, #0
 8006404:	46bd      	mov	sp, r7
 8006406:	bc80      	pop	{r7}
 8006408:	4770      	bx	lr
 800640a:	bf00      	nop

0800640c <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 800640c:	b480      	push	{r7}
 800640e:	b083      	sub	sp, #12
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 8006414:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006418:	4618      	mov	r0, r3
 800641a:	f107 070c 	add.w	r7, r7, #12
 800641e:	46bd      	mov	sp, r7
 8006420:	bc80      	pop	{r7}
 8006422:	4770      	bx	lr

08006424 <UART001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lInit (const UART001_HandleType* Handle)
{
 8006424:	b480      	push	{r7}
 8006426:	b085      	sub	sp, #20
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	60fb      	str	r3, [r7, #12]
 
  /** UART initialisation  */

  /* Disable UART mode before configuring all USIC registers to avoid 
   * unintended edges */ 
  UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk))); 
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006436:	f023 0202 	bic.w	r2, r3, #2
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the USIC Channel */
  UartRegs->KSCFG |= ((((uint32_t)MASK_ONE  & USIC_CH_KSCFG_MODEN_Msk)) | \
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	f043 0203 	orr.w	r2, r3, #3
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	60da      	str	r2, [r3, #12]
                         USIC_CH_KSCFG_BPMODEN_Msk)); 
   
  /* Configuration of USIC Channel Fractional Divider */

  /* Fractional divider mode selected */
  UartRegs->FDR |= (((uint32_t)SHIFT_TWO << USIC_CH_FDR_DM_Pos) \
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	691b      	ldr	r3, [r3, #16]
 800644e:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	611a      	str	r2, [r3, #16]
                                                     & USIC_CH_FDR_DM_Msk);
  
  /* Step value */
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	691a      	ldr	r2, [r3, #16]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800645e:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8006462:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8006466:	431a      	orrs	r2, r3
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	611a      	str	r2, [r3, #16]
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	695a      	ldr	r2, [r3, #20]
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006476:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800647a:	f403 7140 	and.w	r1, r3, #768	; 0x300
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006482:	ea4f 2383 	mov.w	r3, r3, lsl #10
 8006486:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
 800648a:	4319      	orrs	r1, r3
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_PDIV) << USIC_CH_BRG_PDIV_Pos) &  \
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006490:	ea4f 4003 	mov.w	r0, r3, lsl #16
 8006494:	f04f 0300 	mov.w	r3, #0
 8006498:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 800649c:	4003      	ands	r3, r0
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
 800649e:	430b      	orrs	r3, r1
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 80064a0:	431a      	orrs	r2, r3
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	615a      	str	r2, [r3, #20]
  /* Configuration of USIC Shift Control */
  
  /* Transmit/Receive LSB first is selected  */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064aa:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	635a      	str	r2, [r3, #52]	; 0x34
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	8b9b      	ldrh	r3, [r3, #28]
 80064ba:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80064be:	f403 117c 	and.w	r1, r3, #4128768	; 0x3f0000
                      USIC_CH_SCTR_FLE_Msk ) | \
                     (((uint32_t)Handle->DataBits  << USIC_CH_SCTR_WLE_Pos) & \
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	8b9b      	ldrh	r3, [r3, #28]
 80064c6:	ea4f 6303 	mov.w	r3, r3, lsl #24
 80064ca:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
                      USIC_CH_SCTR_FLE_Msk ) | \
 80064ce:	430b      	orrs	r3, r1
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 80064d0:	431a      	orrs	r2, r3
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Configuration of USIC Transmit Control/Status Register */ 
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
	
  UartRegs->TCSR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_TCSR_TDEN_Pos) & \
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064da:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	639a      	str	r2, [r3, #56]	; 0x38
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	7d5b      	ldrb	r3, [r3, #21]
 80064ea:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80064ee:	f003 0102 	and.w	r1, r3, #2
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80064f6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80064fa:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
 80064fe:	430b      	orrs	r3, r1
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 8006500:	4313      	orrs	r3, r2
 8006502:	f043 0201 	orr.w	r2, r3, #1
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	63da      	str	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
    USIC_CH_PCR_ASCMode_SP_Msk));
      
  if(Handle->RecvNoiseEn)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006510:	2b00      	cmp	r3, #0
 8006512:	d005      	beq.n	8006520 <UART001_lInit+0xfc>
  {
   	/* Enable Receiver Noise Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR5_Pos) & \
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006518:	f043 0220 	orr.w	r2, r3, #32
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	  USIC_CH_PCR_CTR5_Msk); 
  }
  
  if(Handle->FormatErrEn)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006526:	2b00      	cmp	r3, #0
 8006528:	d005      	beq.n	8006536 <UART001_lInit+0x112>
  {
   	/* Enable Format Error Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR6_Pos) & \
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800652e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	                             USIC_CH_PCR_CTR6_Msk); 
  }
  
  if(Handle->FrameFinEn)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800653c:	2b00      	cmp	r3, #0
 800653e:	d005      	beq.n	800654c <UART001_lInit+0x128>
  {
   	/* Enable Frame Finished Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR7_Pos) & \
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006544:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	63da      	str	r2, [r3, #60]	; 0x3c
		  	                                   	  	 USIC_CH_PCR_CTR7_Msk); 
  } 
  
  if (Handle->TxFifoEn)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	7f9b      	ldrb	r3, [r3, #30]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d00e      	beq.n	8006572 <UART001_lInit+0x14e>
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006560:	ea4f 2303 	mov.w	r3, r3, lsl #8
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
 8006564:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  } 
  
  if (Handle->TxFifoEn)
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 8006568:	431a      	orrs	r2, r3
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8006570:	e005      	b.n	800657e <UART001_lInit+0x15a>
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
  }
  else
  {
	  /* TBIF is set to simplify polling*/
	  UartRegs->PSR_ASCMode |= (((uint32_t)SHIFT_ONE  << USIC_CH_PSR_TBIF_Pos) & \
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006576:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	649a      	str	r2, [r3, #72]	; 0x48
	 		  (uint32_t)USIC_CH_PSR_TBIF_Msk);
  }
  
  if (Handle->RxFifoEn)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	7fdb      	ldrb	r3, [r3, #31]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d00f      	beq.n	80065a6 <UART001_lInit+0x182>
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006592:	ea4f 2303 	mov.w	r3, r3, lsl #8
						   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk) | \
 8006596:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  }
  
  if (Handle->RxFifoEn)
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 800659a:	4313      	orrs	r3, r2
 800659c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	7d9b      	ldrb	r3, [r3, #22]
 80065ae:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80065b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 80065b6:	4313      	orrs	r3, r2
 80065b8:	f043 0202 	orr.w	r2, r3, #2
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	641a      	str	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
                     USIC_CH_CCR_PM_Msk));

}
 80065c0:	f107 0714 	add.w	r7, r7, #20
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bc80      	pop	{r7}
 80065c8:	4770      	bx	lr
 80065ca:	bf00      	nop

080065cc <UART001_lConfigTXPin>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b085      	sub	sp, #20
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	687a      	ldr	r2, [r7, #4]
 80065da:	6852      	ldr	r2, [r2, #4]
 80065dc:	6851      	ldr	r1, [r2, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
 80065de:	687a      	ldr	r2, [r7, #4]
 80065e0:	7a12      	ldrb	r2, [r2, #8]
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 80065e2:	f04f 0001 	mov.w	r0, #1
 80065e6:	fa00 f202 	lsl.w	r2, r0, r2
 80065ea:	430a      	orrs	r2, r1
 80065ec:	605a      	str	r2, [r3, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
     
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	7a1b      	ldrb	r3, [r3, #8]
 80065f2:	60fb      	str	r3, [r7, #12]

    if (FIRST_NIBBLE > TempPortPin)
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2b03      	cmp	r3, #3
 80065f8:	d810      	bhi.n	800661c <UART001_lConfigTXPin+0x50>
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	687a      	ldr	r2, [r7, #4]
 8006600:	6852      	ldr	r2, [r2, #4]
 8006602:	6911      	ldr	r1, [r2, #16]
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8006604:	68fa      	ldr	r2, [r7, #12]
 8006606:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 800660a:	f102 0203 	add.w	r2, r2, #3
 800660e:	f04f 0018 	mov.w	r0, #24
 8006612:	fa00 f202 	lsl.w	r2, r0, r2
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 8006616:	430a      	orrs	r2, r1
 8006618:	611a      	str	r2, [r3, #16]
 800661a:	e04f      	b.n	80066bc <UART001_lConfigTXPin+0xf0>
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2b03      	cmp	r3, #3
 8006620:	d917      	bls.n	8006652 <UART001_lConfigTXPin+0x86>
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2b07      	cmp	r3, #7
 8006626:	d814      	bhi.n	8006652 <UART001_lConfigTXPin+0x86>
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	f1a3 0304 	sub.w	r3, r3, #4
 800662e:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	687a      	ldr	r2, [r7, #4]
 8006636:	6852      	ldr	r2, [r2, #4]
 8006638:	6951      	ldr	r1, [r2, #20]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 800663a:	68fa      	ldr	r2, [r7, #12]
 800663c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8006640:	f102 0203 	add.w	r2, r2, #3
 8006644:	f04f 0018 	mov.w	r0, #24
 8006648:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 800664c:	430a      	orrs	r2, r1
 800664e:	615a      	str	r2, [r3, #20]
 8006650:	e034      	b.n	80066bc <UART001_lConfigTXPin+0xf0>
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2b07      	cmp	r3, #7
 8006656:	d917      	bls.n	8006688 <UART001_lConfigTXPin+0xbc>
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	2b0b      	cmp	r3, #11
 800665c:	d814      	bhi.n	8006688 <UART001_lConfigTXPin+0xbc>
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	f1a3 0308 	sub.w	r3, r3, #8
 8006664:	60fb      	str	r3, [r7, #12]
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	687a      	ldr	r2, [r7, #4]
 800666c:	6852      	ldr	r2, [r2, #4]
 800666e:	6991      	ldr	r1, [r2, #24]
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8006670:	68fa      	ldr	r2, [r7, #12]
 8006672:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8006676:	f102 0203 	add.w	r2, r2, #3
 800667a:	f04f 0018 	mov.w	r0, #24
 800667e:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 8006682:	430a      	orrs	r2, r1
 8006684:	619a      	str	r2, [r3, #24]
 8006686:	e019      	b.n	80066bc <UART001_lConfigTXPin+0xf0>
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2b0b      	cmp	r3, #11
 800668c:	d916      	bls.n	80066bc <UART001_lConfigTXPin+0xf0>
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2b0f      	cmp	r3, #15
 8006692:	d813      	bhi.n	80066bc <UART001_lConfigTXPin+0xf0>
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	f1a3 030c 	sub.w	r3, r3, #12
 800669a:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	687a      	ldr	r2, [r7, #4]
 80066a2:	6852      	ldr	r2, [r2, #4]
 80066a4:	69d1      	ldr	r1, [r2, #28]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 80066a6:	68fa      	ldr	r2, [r7, #12]
 80066a8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 80066ac:	f102 0203 	add.w	r2, r2, #3
 80066b0:	f04f 0018 	mov.w	r0, #24
 80066b4:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 80066b8:	430a      	orrs	r2, r1
 80066ba:	61da      	str	r2, [r3, #28]
							(TempPortPin * 8U)));
    }
	else
	{}

}
 80066bc:	f107 0714 	add.w	r7, r7, #20
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bc80      	pop	{r7}
 80066c4:	4770      	bx	lr
 80066c6:	bf00      	nop

080066c8 <UART001_labsRealType>:
 * 				 -ve float value if Number is >= 0.0 <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
float UART001_labsRealType(float Number)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b085      	sub	sp, #20
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
   float return_value;
	if (Number < 0.0F){
 80066d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80066d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80066d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066dc:	d506      	bpl.n	80066ec <UART001_labsRealType+0x24>
		return_value = -Number;
 80066de:	edd7 7a01 	vldr	s15, [r7, #4]
 80066e2:	eef1 7a67 	vneg.f32	s15, s15
 80066e6:	edc7 7a03 	vstr	s15, [r7, #12]
 80066ea:	e001      	b.n	80066f0 <UART001_labsRealType+0x28>
	}
	else{
		return_value = Number;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	60fb      	str	r3, [r7, #12]
	}
	return return_value;
 80066f0:	68fb      	ldr	r3, [r7, #12]
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	f107 0714 	add.w	r7, r7, #20
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bc80      	pop	{r7}
 80066fc:	4770      	bx	lr
 80066fe:	bf00      	nop

08006700 <UART001_lConfigureBaudRate>:
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
void UART001_lConfigureBaudRate\
                              (uint32_t BaudRate,uint32_t* Pdiv,uint32_t* Step)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	ed2d 8b02 	vpush	{d8}
 8006706:	b0ae      	sub	sp, #184	; 0xb8
 8006708:	af00      	add	r7, sp, #0
 800670a:	60f8      	str	r0, [r7, #12]
 800670c:	60b9      	str	r1, [r7, #8]
 800670e:	607a      	str	r2, [r7, #4]
	uint32_t fdr_step = 0x00U;
 8006710:	f04f 0300 	mov.w	r3, #0
 8006714:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	uint32_t brg_pdiv = 0x00U;
 8006718:	f04f 0300 	mov.w	r3, #0
 800671c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	uint32_t divisor_in = BaudRate ;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	/* fPB / 1024 * (Brg_dctq + 1) */
	uint32_t dividend_in = 0U;
 8006726:	f04f 0300 	mov.w	r3, #0
 800672a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	uint32_t divisor_array[4];
	uint32_t dividend_array[4];
	uint32_t div_array[4];
	uint32_t max, frac,divisor1,divisor2,dividend1,dividend2;
	uint32_t array_count,array_count_1,array_count_2;
	uint32_t do_while_break = 0U;
 800672e:	f04f 0300 	mov.w	r3, #0
 8006732:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	uint32_t temp = 0U;
 8006736:	f04f 0300 	mov.w	r3, #0
 800673a:	67fb      	str	r3, [r7, #124]	; 0x7c
	float div_factor;
	uint32_t loop_cnt;
	bool swapped;
	dividend_in = (uint32_t)((uint32_t)(UART001_CLOCK * 1000000)/ \
 800673c:	f642 53c6 	movw	r3, #11718	; 0x2dc6
 8006740:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
                    	(UART001_MAX_VALUE * UART001_DCTQ_VALUE)); 
	/* swap if divisor_in/dividend_in > max_divisor/max_dividend */
	div_factor = (float) divisor_in/(float) dividend_in;
 8006744:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8006748:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800674c:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8006750:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006754:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8006758:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	if ( div_factor > 1.0F)
 800675c:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8006760:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8006764:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006768:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800676c:	dd12      	ble.n	8006794 <UART001_lConfigureBaudRate+0x94>
	{
		max = UART001_MAX_VALUE;
 800676e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006772:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		swapped = 1U;
 8006776:	f04f 0301 	mov.w	r3, #1
 800677a:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		temp = divisor_in;
 800677e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006782:	67fb      	str	r3, [r7, #124]	; 0x7c
		divisor_in = dividend_in;
 8006784:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006788:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		dividend_in = temp;
 800678c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800678e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006792:	e007      	b.n	80067a4 <UART001_lConfigureBaudRate+0xa4>
	}
	else
	{
		swapped = 0U;
 8006794:	f04f 0300 	mov.w	r3, #0
 8006798:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		max = UART001_MAX_VALUE;
 800679c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80067a0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	}
	/*Init parameters*/
	loop_cnt = 0U;
 80067a4:	f04f 0300 	mov.w	r3, #0
 80067a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	array_count = 0U;
 80067ac:	f04f 0300 	mov.w	r3, #0
 80067b0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	array_count_1 = 0U;
 80067b4:	f04f 0300 	mov.w	r3, #0
 80067b8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	divisor[0] = divisor_in;
 80067bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80067c0:	663b      	str	r3, [r7, #96]	; 0x60
	remainder[0] = dividend_in;
 80067c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80067c6:	643b      	str	r3, [r7, #64]	; 0x40
	divisor_array[0] = 1U;
 80067c8:	f04f 0301 	mov.w	r3, #1
 80067cc:	633b      	str	r3, [r7, #48]	; 0x30
	dividend_array[0] = 0U;
 80067ce:	f04f 0300 	mov.w	r3, #0
 80067d2:	623b      	str	r3, [r7, #32]
	do {
			++loop_cnt;
 80067d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80067d8:	f103 0301 	add.w	r3, r3, #1
 80067dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			array_count_2 = array_count_1; /* on first loop is not used */
 80067e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80067e4:	677b      	str	r3, [r7, #116]	; 0x74
			array_count_1 = array_count;
 80067e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80067ea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			array_count = loop_cnt % 4U;
 80067ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80067f2:	f003 0303 	and.w	r3, r3, #3
 80067f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			dividend[array_count] = divisor[array_count_1];
 80067fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80067fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006802:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8006806:	18cb      	adds	r3, r1, r3
 8006808:	f853 2c58 	ldr.w	r2, [r3, #-88]
 800680c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006810:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006814:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8006818:	18cb      	adds	r3, r1, r3
 800681a:	f843 2c68 	str.w	r2, [r3, #-104]
			
			divisor[array_count] = remainder[array_count_1];
 800681e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006822:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006826:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800682a:	18d3      	adds	r3, r2, r3
 800682c:	f853 2c78 	ldr.w	r2, [r3, #-120]
 8006830:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006834:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006838:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800683c:	18cb      	adds	r3, r1, r3
 800683e:	f843 2c58 	str.w	r2, [r3, #-88]
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
 8006842:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006846:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800684a:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800684e:	18d3      	adds	r3, r2, r3
 8006850:	f853 2c68 	ldr.w	r2, [r3, #-104]
 8006854:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006858:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800685c:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8006860:	18cb      	adds	r3, r1, r3
 8006862:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8006866:	fbb2 f2f3 	udiv	r2, r2, r3
			array_count = loop_cnt % 4U;
			dividend[array_count] = divisor[array_count_1];
			
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
 800686a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800686e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006872:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8006876:	18cb      	adds	r3, r1, r3
 8006878:	f843 2ca8 	str.w	r2, [r3, #-168]
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
			                       dividend[array_count] % divisor[array_count];
 800687c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006880:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006884:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8006888:	18d3      	adds	r3, r2, r3
 800688a:	f853 2c68 	ldr.w	r2, [r3, #-104]
 800688e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006892:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006896:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800689a:	18cb      	adds	r3, r1, r3
 800689c:	f853 3c58 	ldr.w	r3, [r3, #-88]
 80068a0:	fbb2 f1f3 	udiv	r1, r2, r3
 80068a4:	fb03 f301 	mul.w	r3, r3, r1
 80068a8:	1ad2      	subs	r2, r2, r3
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
 80068aa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80068ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80068b2:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80068b6:	18cb      	adds	r3, r1, r3
 80068b8:	f843 2c78 	str.w	r2, [r3, #-120]
			                       dividend[array_count] % divisor[array_count];
			
			/* This executed only on first loop */
			if (loop_cnt == 1U)
 80068bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d105      	bne.n	80068d0 <UART001_lConfigureBaudRate+0x1d0>
			{ 
				divisor_array[1] = div_array[1];
 80068c4:	697b      	ldr	r3, [r7, #20]
 80068c6:	637b      	str	r3, [r7, #52]	; 0x34
				dividend_array[1] = 1U;
 80068c8:	f04f 0301 	mov.w	r3, #1
 80068cc:	627b      	str	r3, [r7, #36]	; 0x24
 80068ce:	e04b      	b.n	8006968 <UART001_lConfigureBaudRate+0x268>
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 80068d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80068d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80068d8:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80068dc:	18d3      	adds	r3, r2, r3
 80068de:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 80068e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80068e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80068ea:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80068ee:	18cb      	adds	r3, r1, r3
 80068f0:	f853 3c88 	ldr.w	r3, [r3, #-136]
 80068f4:	fb03 f202 	mul.w	r2, r3, r2
				       divisor_array[array_count_2];
 80068f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80068fe:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8006902:	18cb      	adds	r3, r1, r3
 8006904:	f853 3c88 	ldr.w	r3, [r3, #-136]
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8006908:	18d2      	adds	r2, r2, r3
				divisor_array[1] = div_array[1];
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
 800690a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800690e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006912:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8006916:	18cb      	adds	r3, r1, r3
 8006918:	f843 2c88 	str.w	r2, [r3, #-136]
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 800691c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006920:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006924:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8006928:	18d3      	adds	r3, r2, r3
 800692a:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 800692e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006932:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006936:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800693a:	18cb      	adds	r3, r1, r3
 800693c:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8006940:	fb03 f202 	mul.w	r2, r3, r2
				       dividend_array[array_count_2];
 8006944:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006946:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800694a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800694e:	18cb      	adds	r3, r1, r3
 8006950:	f853 3c98 	ldr.w	r3, [r3, #-152]
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 8006954:	18d2      	adds	r2, r2, r3
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
 8006956:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800695a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800695e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8006962:	18cb      	adds	r3, r1, r3
 8006964:	f843 2c98 	str.w	r2, [r3, #-152]
				      (div_array[array_count] * dividend_array[array_count_1]) + \
				       dividend_array[array_count_2];
			}
			if (dividend_array[array_count] > max) 
 8006968:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800696c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006970:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8006974:	18d3      	adds	r3, r2, r3
 8006976:	f853 2c98 	ldr.w	r2, [r3, #-152]
 800697a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800697e:	429a      	cmp	r2, r3
 8006980:	f240 80df 	bls.w	8006b42 <UART001_lConfigureBaudRate+0x442>
			{
				divisor1 = divisor_array[array_count_1];
 8006984:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006988:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800698c:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8006990:	18cb      	adds	r3, r1, r3
 8006992:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8006996:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				dividend1 = dividend_array[array_count_1];
 800699a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800699e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80069a2:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80069a6:	18d3      	adds	r3, r2, r3
 80069a8:	f853 3c98 	ldr.w	r3, [r3, #-152]
 80069ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				frac = (max - dividend_array[array_count_2]) / \
 80069b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80069b2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80069b6:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80069ba:	18cb      	adds	r3, r1, r3
 80069bc:	f853 3c98 	ldr.w	r3, [r3, #-152]
 80069c0:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80069c4:	1ad2      	subs	r2, r2, r3
				                               dividend_array[array_count_1];
 80069c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80069ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80069ce:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80069d2:	18cb      	adds	r3, r1, r3
 80069d4:	f853 3c98 	ldr.w	r3, [r3, #-152]
			}
			if (dividend_array[array_count] > max) 
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
 80069d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80069dc:	673b      	str	r3, [r7, #112]	; 0x70
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 80069de:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80069e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80069e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80069ea:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80069ee:	18d3      	adds	r3, r2, r3
 80069f0:	f853 3c88 	ldr.w	r3, [r3, #-136]
 80069f4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80069f6:	fb02 f203 	mul.w	r2, r2, r3
				                                divisor_array[array_count-2U];
 80069fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80069fe:	f1a3 0302 	sub.w	r3, r3, #2
 8006a02:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006a06:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8006a0a:	18cb      	adds	r3, r1, r3
 8006a0c:	f853 3c88 	ldr.w	r3, [r3, #-136]
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 8006a10:	18d3      	adds	r3, r2, r3
 8006a12:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 8006a16:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006a1a:	f103 33ff 	add.w	r3, r3, #4294967295
 8006a1e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006a22:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8006a26:	18d3      	adds	r3, r2, r3
 8006a28:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8006a2c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8006a2e:	fb02 f203 	mul.w	r2, r2, r3
				                               dividend_array[array_count_2];
 8006a32:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006a34:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006a38:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8006a3c:	18cb      	adds	r3, r1, r3
 8006a3e:	f853 3c98 	ldr.w	r3, [r3, #-152]
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 8006a42:	18d3      	adds	r3, r2, r3
 8006a44:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				                               dividend_array[array_count_2];
				/* Swap if required */
				if (swapped) {
 8006a48:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d013      	beq.n	8006a78 <UART001_lConfigureBaudRate+0x378>
						/* Swap divisor1 and dividend1 */
						temp = divisor1;
 8006a50:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006a54:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor1 = dividend1;
 8006a56:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006a5a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						dividend1 = temp;
 8006a5e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006a60:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						/* Swap divisor2 and dividend2 */
						temp = divisor2;
 8006a64:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006a68:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor2 = dividend2;
 8006a6a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006a6e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						dividend2 = temp;
 8006a72:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006a74:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
					}
				/* Remove if one of has divisor 0 */
				if ((dividend1 == 0U) || (divisor1 == 0U)) {
 8006a78:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d003      	beq.n	8006a88 <UART001_lConfigureBaudRate+0x388>
 8006a80:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d108      	bne.n	8006a9a <UART001_lConfigureBaudRate+0x39a>
					fdr_step = divisor2;
 8006a88:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006a8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend2;
 8006a90:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006a94:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006a98:	e04e      	b.n	8006b38 <UART001_lConfigureBaudRate+0x438>
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
 8006a9a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d003      	beq.n	8006aaa <UART001_lConfigureBaudRate+0x3aa>
 8006aa2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d108      	bne.n	8006abc <UART001_lConfigureBaudRate+0x3bc>
					fdr_step = divisor1;
 8006aaa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006aae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend1;
 8006ab2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006ab6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006aba:	e03d      	b.n	8006b38 <UART001_lConfigureBaudRate+0x438>
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
 8006abc:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8006ac0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006ac4:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8006ac8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006acc:	eec7 7a27 	vdiv.f32	s15, s14, s15
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8006ad0:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8006ad4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006ad8:	ee17 0a90 	vmov	r0, s15
 8006adc:	f7ff fdf4 	bl	80066c8 <UART001_labsRealType>
 8006ae0:	ee08 0a10 	vmov	s16, r0
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
 8006ae4:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8006ae8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006aec:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8006af0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006af4:	eec7 7a27 	vdiv.f32	s15, s14, s15
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
 8006af8:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8006afc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006b00:	ee17 0a90 	vmov	r0, s15
 8006b04:	f7ff fde0 	bl	80066c8 <UART001_labsRealType>
 8006b08:	ee07 0a90 	vmov	s15, r0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8006b0c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8006b10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b14:	dd08      	ble.n	8006b28 <UART001_lConfigureBaudRate+0x428>
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
					{
						fdr_step = divisor2;
 8006b16:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006b1a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend2;
 8006b1e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006b22:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006b26:	e007      	b.n	8006b38 <UART001_lConfigureBaudRate+0x438>
					}else {
						fdr_step = divisor1;
 8006b28:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006b2c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend1;
 8006b30:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006b34:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
					}
				}
				do_while_break = 0x05U;
 8006b38:	f04f 0305 	mov.w	r3, #5
 8006b3c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006b40:	e032      	b.n	8006ba8 <UART001_lConfigureBaudRate+0x4a8>
			}
			else if (remainder[array_count]== 0U) 
 8006b42:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006b46:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006b4a:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8006b4e:	18d3      	adds	r3, r2, r3
 8006b50:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d127      	bne.n	8006ba8 <UART001_lConfigureBaudRate+0x4a8>
			{
				fdr_step = divisor_array[array_count];
 8006b58:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006b5c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006b60:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8006b64:	18cb      	adds	r3, r1, r3
 8006b66:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8006b6a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
				brg_pdiv = dividend_array[array_count];
 8006b6e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006b72:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006b76:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8006b7a:	18d3      	adds	r3, r2, r3
 8006b7c:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8006b80:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				if (swapped)
 8006b84:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d009      	beq.n	8006ba0 <UART001_lConfigureBaudRate+0x4a0>
				{
					/* Swap fdr_step and brg_pdiv */
					temp = fdr_step;
 8006b8c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006b90:	67fb      	str	r3, [r7, #124]	; 0x7c
					fdr_step = brg_pdiv;
 8006b92:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006b96:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = temp;
 8006b9a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006b9c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				}
				do_while_break = 0x05U;
 8006ba0:	f04f 0305 	mov.w	r3, #5
 8006ba4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			}
			else {
			  /* Do Nothing */
			}
		} while (do_while_break != 0x05U);
 8006ba8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006bac:	2b05      	cmp	r3, #5
 8006bae:	f47f ae11 	bne.w	80067d4 <UART001_lConfigureBaudRate+0xd4>

	if(fdr_step >= UART001_MAX_VALUE)
 8006bb2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006bb6:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d903      	bls.n	8006bc6 <UART001_lConfigureBaudRate+0x4c6>
	{
	   fdr_step = 1023U;
 8006bbe:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8006bc2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	}

	*Step = fdr_step;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006bcc:	601a      	str	r2, [r3, #0]

	*Pdiv = brg_pdiv - 1U;
 8006bce:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006bd2:	f103 32ff 	add.w	r2, r3, #4294967295
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	601a      	str	r2, [r3, #0]
}
 8006bda:	f107 07b8 	add.w	r7, r7, #184	; 0xb8
 8006bde:	46bd      	mov	sp, r7
 8006be0:	ecbd 8b02 	vpop	{d8}
 8006be4:	bd80      	pop	{r7, pc}
 8006be6:	bf00      	nop

08006be8 <UART001_Init>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
void UART001_Init(void)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b082      	sub	sp, #8
 8006bec:	af00      	add	r7, sp, #0
	  /* Reset the Peripheral*/
   #if defined(UART001_PER0_USIC0_ENABLED)
	  RESET001_DeassertReset(PER0_USIC0);
   #endif
   #if defined(UART001_PER1_USIC1_ENABLED)
	  RESET001_DeassertReset(PER1_USIC1); 
 8006bee:	f04f 0080 	mov.w	r0, #128	; 0x80
 8006bf2:	f2c1 0000 	movt	r0, #4096	; 0x1000
 8006bf6:	f000 ff2f 	bl	8007a58 <RESET001_DeassertReset>
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 8006bfa:	f04f 0300 	mov.w	r3, #0
 8006bfe:	607b      	str	r3, [r7, #4]
 8006c00:	e021      	b.n	8006c46 <UART001_Init+0x5e>
	                           LoopIndex++)
   {
	  if (UART001_HandleArray[LoopIndex]->Mode == UART_HALFDUPLEX)
 8006c02:	f240 0338 	movw	r3, #56	; 0x38
 8006c06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c0a:	687a      	ldr	r2, [r7, #4]
 8006c0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c10:	7d1b      	ldrb	r3, [r3, #20]
 8006c12:	2b01      	cmp	r3, #1
 8006c14:	d109      	bne.n	8006c2a <UART001_Init+0x42>
	  {
	   /*Configure TX Pin in Open-drain mode to allow the Wired-AND connection*/
		UART001_lConfigTXPin(UART001_HandleArray[LoopIndex]);
 8006c16:	f240 0338 	movw	r3, #56	; 0x38
 8006c1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c1e:	687a      	ldr	r2, [r7, #4]
 8006c20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c24:	4618      	mov	r0, r3
 8006c26:	f7ff fcd1 	bl	80065cc <UART001_lConfigTXPin>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
 8006c2a:	f240 0338 	movw	r3, #56	; 0x38
 8006c2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c32:	687a      	ldr	r2, [r7, #4]
 8006c34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c38:	4618      	mov	r0, r3
 8006c3a:	f7ff fbf3 	bl	8006424 <UART001_lInit>
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
	                           LoopIndex++)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f103 0301 	add.w	r3, r3, #1
 8006c44:	607b      	str	r3, [r7, #4]
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d0da      	beq.n	8006c02 <UART001_Init+0x1a>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
   }
   
}
 8006c4c:	f107 0708 	add.w	r7, r7, #8
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bd80      	pop	{r7, pc}

08006c54 <UART001_DeInit>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
 void  UART001_DeInit (const UART001_HandleType* Handle)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b083      	sub	sp, #12
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  /* <<<DD_UART001_API_2>>> */
  /* Place holder function */      
}
 8006c5c:	f107 070c 	add.w	r7, r7, #12
 8006c60:	46bd      	mov	sp, r7
 8006c62:	bc80      	pop	{r7}
 8006c64:	4770      	bx	lr
 8006c66:	bf00      	nop

08006c68 <UART001_Configure>:
  const UART001_HandleType* Handle,
  uint32_t BaudRate,
  UART_ParityType Parity,
  UART_StopBitType Stopbit
)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b08a      	sub	sp, #40	; 0x28
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	60f8      	str	r0, [r7, #12]
 8006c70:	60b9      	str	r1, [r7, #8]
 8006c72:	71fa      	strb	r2, [r7, #7]
 8006c74:	71bb      	strb	r3, [r7, #6]
   uint32_t Brg_Pdiv = 0x00U;
 8006c76:	f04f 0300 	mov.w	r3, #0
 8006c7a:	617b      	str	r3, [r7, #20]
   uint32_t Fdr_Step = 0x00U;
 8006c7c:	f04f 0300 	mov.w	r3, #0
 8006c80:	613b      	str	r3, [r7, #16]
   uint32_t TXIDLE_status;
   uint32_t RXIDLE_status;
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	623b      	str	r3, [r7, #32]
   status_t Status = (status_t)UART001_ERROR;
 8006c88:	f04f 0305 	mov.w	r3, #5
 8006c8c:	627b      	str	r3, [r7, #36]	; 0x24
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
 8006c8e:	6a3b      	ldr	r3, [r7, #32]
 8006c90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
   status_t Status = (status_t)UART001_ERROR;
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
 8006c92:	f003 0301 	and.w	r3, r3, #1
 8006c96:	61fb      	str	r3, [r7, #28]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
 8006c98:	6a3b      	ldr	r3, [r7, #32]
 8006c9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c9c:	f003 0302 	and.w	r3, r3, #2

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
 8006ca0:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8006ca4:	61bb      	str	r3, [r7, #24]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_RXIDLE_Pos);
   if(( TXIDLE_status & RXIDLE_status) == 0x01U)
 8006ca6:	69fa      	ldr	r2, [r7, #28]
 8006ca8:	69bb      	ldr	r3, [r7, #24]
 8006caa:	4013      	ands	r3, r2
 8006cac:	2b01      	cmp	r3, #1
 8006cae:	d15b      	bne.n	8006d68 <UART001_Configure+0x100>
    {
      /* Disable UART mode before configuring all USIC registers to avoid 
       * unintended edges */ 
      UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));  
 8006cb0:	6a3b      	ldr	r3, [r7, #32]
 8006cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cb4:	f023 0202 	bic.w	r2, r3, #2
 8006cb8:	6a3b      	ldr	r3, [r7, #32]
 8006cba:	641a      	str	r2, [r3, #64]	; 0x40
	  
      /* Configuration of USIC Channel Fractional Divider */
      UART001_lConfigureBaudRate(BaudRate,&Brg_Pdiv,&Fdr_Step);
 8006cbc:	f107 0214 	add.w	r2, r7, #20
 8006cc0:	f107 0310 	add.w	r3, r7, #16
 8006cc4:	68b8      	ldr	r0, [r7, #8]
 8006cc6:	4611      	mov	r1, r2
 8006cc8:	461a      	mov	r2, r3
 8006cca:	f7ff fd19 	bl	8006700 <UART001_lConfigureBaudRate>

      /* Step value: 0x3FF */
      UartRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 8006cce:	6a3b      	ldr	r3, [r7, #32]
 8006cd0:	691b      	ldr	r3, [r3, #16]
 8006cd2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006cd6:	f023 0303 	bic.w	r3, r3, #3
 8006cda:	6a3a      	ldr	r2, [r7, #32]
 8006cdc:	6113      	str	r3, [r2, #16]
      UartRegs->FDR |= ( Fdr_Step & USIC_CH_FDR_STEP_Msk);
 8006cde:	6a3b      	ldr	r3, [r7, #32]
 8006ce0:	691a      	ldr	r2, [r3, #16]
 8006ce2:	693b      	ldr	r3, [r7, #16]
 8006ce4:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8006ce8:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8006cec:	431a      	orrs	r2, r3
 8006cee:	6a3b      	ldr	r3, [r7, #32]
 8006cf0:	611a      	str	r2, [r3, #16]
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
 8006cf2:	6a3b      	ldr	r3, [r7, #32]
 8006cf4:	695b      	ldr	r3, [r3, #20]
 8006cf6:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 8006cfa:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8006cfe:	6a3a      	ldr	r2, [r7, #32]
 8006d00:	6153      	str	r3, [r2, #20]
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8006d02:	6a3b      	ldr	r3, [r7, #32]
 8006d04:	695a      	ldr	r2, [r3, #20]
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	ea4f 4103 	mov.w	r1, r3, lsl #16
    		                                          &  USIC_CH_BRG_PDIV_Msk));
 8006d0c:	f04f 0300 	mov.w	r3, #0
 8006d10:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8006d14:	400b      	ands	r3, r1
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8006d16:	431a      	orrs	r2, r3
 8006d18:	6a3b      	ldr	r3, [r7, #32]
 8006d1a:	615a      	str	r2, [r3, #20]
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
 8006d1c:	6a3b      	ldr	r3, [r7, #32]
 8006d1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d20:	f023 0202 	bic.w	r2, r3, #2
 8006d24:	6a3b      	ldr	r3, [r7, #32]
 8006d26:	63da      	str	r2, [r3, #60]	; 0x3c
      UartRegs->PCR_ASCMode |= \
 8006d28:	6a3b      	ldr	r3, [r7, #32]
 8006d2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 8006d2c:	79bb      	ldrb	r3, [r7, #6]
 8006d2e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006d32:	f003 0302 	and.w	r3, r3, #2
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
      UartRegs->PCR_ASCMode |= \
 8006d36:	431a      	orrs	r2, r3
 8006d38:	6a3b      	ldr	r3, [r7, #32]
 8006d3a:	63da      	str	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
 8006d3c:	6a3b      	ldr	r3, [r7, #32]
 8006d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d40:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006d44:	6a3b      	ldr	r3, [r7, #32]
 8006d46:	641a      	str	r2, [r3, #64]	; 0x40
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8006d48:	6a3b      	ldr	r3, [r7, #32]
 8006d4a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
 8006d4c:	79fb      	ldrb	r3, [r7, #7]
 8006d4e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8006d52:	f403 7340 	and.w	r3, r3, #768	; 0x300
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8006d56:	4313      	orrs	r3, r2
 8006d58:	f043 0202 	orr.w	r2, r3, #2
 8006d5c:	6a3b      	ldr	r3, [r7, #32]
 8006d5e:	641a      	str	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
                                                       USIC_CH_CCR_PM_Msk));

      Status = (status_t)DAVEApp_SUCCESS;
 8006d60:	f04f 0300 	mov.w	r3, #0
 8006d64:	627b      	str	r3, [r7, #36]	; 0x24
 8006d66:	e002      	b.n	8006d6e <UART001_Configure+0x106>
    }
    else
    {
      Status = (status_t)UART001_BUSY;
 8006d68:	f04f 0303 	mov.w	r3, #3
 8006d6c:	627b      	str	r3, [r7, #36]	; 0x24
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
    }
  
  return Status;
 8006d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}
 8006d7a:	bf00      	nop

08006d7c <UART001_ReadDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{ 
 8006d7c:	b480      	push	{r7}
 8006d7e:	b087      	sub	sp, #28
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	60f8      	str	r0, [r7, #12]
 8006d84:	60b9      	str	r1, [r7, #8]
 8006d86:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8006d88:	f04f 0300 	mov.w	r3, #0
 8006d8c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	7fdb      	ldrb	r3, [r3, #31]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d01f      	beq.n	8006ddc <UART001_ReadDataMultiple+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8006d9c:	e011      	b.n	8006dc2 <UART001_ReadDataMultiple+0x46>
	  {
		*DataPtr = (uint16_t)UartRegs->OUTR;
 8006d9e:	693b      	ldr	r3, [r7, #16]
 8006da0:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006da4:	b29a      	uxth	r2, r3
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	801a      	strh	r2, [r3, #0]
		Count--;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	f103 33ff 	add.w	r3, r3, #4294967295
 8006db0:	607b      	str	r3, [r7, #4]
		ReadCount++;
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	f103 0301 	add.w	r3, r3, #1
 8006db8:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	f103 0302 	add.w	r3, r3, #2
 8006dc0:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8006dc2:	693b      	ldr	r3, [r7, #16]
 8006dc4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8006dc8:	f003 0308 	and.w	r3, r3, #8
 8006dcc:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d10c      	bne.n	8006dee <UART001_ReadDataMultiple+0x72>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d1e1      	bne.n	8006d9e <UART001_ReadDataMultiple+0x22>
 8006dda:	e008      	b.n	8006dee <UART001_ReadDataMultiple+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint16_t)UartRegs->RBUF;
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006de0:	b29a      	uxth	r2, r3
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	801a      	strh	r2, [r3, #0]
	  ReadCount++;
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	f103 0301 	add.w	r3, r3, #1
 8006dec:	617b      	str	r3, [r7, #20]
  }
  return ReadCount;
 8006dee:	697b      	ldr	r3, [r7, #20]
}
 8006df0:	4618      	mov	r0, r3
 8006df2:	f107 071c 	add.w	r7, r7, #28
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bc80      	pop	{r7}
 8006dfa:	4770      	bx	lr

08006dfc <UART001_ReadDataBytes>:
(
  const UART001_HandleType* Handle,
  uint8_t* DataPtr,
  uint32_t Count
)
{ 
 8006dfc:	b480      	push	{r7}
 8006dfe:	b087      	sub	sp, #28
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	60f8      	str	r0, [r7, #12]
 8006e04:	60b9      	str	r1, [r7, #8]
 8006e06:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8006e08:	f04f 0300 	mov.w	r3, #0
 8006e0c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	7fdb      	ldrb	r3, [r3, #31]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d01f      	beq.n	8006e5c <UART001_ReadDataBytes+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8006e1c:	e011      	b.n	8006e42 <UART001_ReadDataBytes+0x46>
	  {
		*DataPtr = (uint8_t)UartRegs->OUTR;
 8006e1e:	693b      	ldr	r3, [r7, #16]
 8006e20:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006e24:	b2da      	uxtb	r2, r3
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	701a      	strb	r2, [r3, #0]
		Count--;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	f103 33ff 	add.w	r3, r3, #4294967295
 8006e30:	607b      	str	r3, [r7, #4]
		ReadCount++;
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	f103 0301 	add.w	r3, r3, #1
 8006e38:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8006e3a:	68bb      	ldr	r3, [r7, #8]
 8006e3c:	f103 0301 	add.w	r3, r3, #1
 8006e40:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8006e42:	693b      	ldr	r3, [r7, #16]
 8006e44:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8006e48:	f003 0308 	and.w	r3, r3, #8
 8006e4c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d10c      	bne.n	8006e6e <UART001_ReadDataBytes+0x72>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d1e1      	bne.n	8006e1e <UART001_ReadDataBytes+0x22>
 8006e5a:	e008      	b.n	8006e6e <UART001_ReadDataBytes+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint8_t)UartRegs->RBUF;
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e60:	b2da      	uxtb	r2, r3
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	701a      	strb	r2, [r3, #0]
	  ReadCount++;
 8006e66:	697b      	ldr	r3, [r7, #20]
 8006e68:	f103 0301 	add.w	r3, r3, #1
 8006e6c:	617b      	str	r3, [r7, #20]
  }  
  return ReadCount;
 8006e6e:	697b      	ldr	r3, [r7, #20]
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	f107 071c 	add.w	r7, r7, #28
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bc80      	pop	{r7}
 8006e7a:	4770      	bx	lr

08006e7c <UART001_WriteDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b087      	sub	sp, #28
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	60f8      	str	r0, [r7, #12]
 8006e84:	60b9      	str	r1, [r7, #8]
 8006e86:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8006e88:	f04f 0300 	mov.w	r3, #0
 8006e8c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	7f9b      	ldrb	r3, [r3, #30]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d01f      	beq.n	8006edc <UART001_WriteDataMultiple+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8006e9c:	e011      	b.n	8006ec2 <UART001_WriteDataMultiple+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	881b      	ldrh	r3, [r3, #0]
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	693b      	ldr	r3, [r7, #16]
 8006ea6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	f103 33ff 	add.w	r3, r3, #4294967295
 8006eb0:	607b      	str	r3, [r7, #4]
		WriteCount++;
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	f103 0301 	add.w	r3, r3, #1
 8006eb8:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	f103 0302 	add.w	r3, r3, #2
 8006ec0:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8006ec2:	693b      	ldr	r3, [r7, #16]
 8006ec4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8006ec8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006ecc:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d113      	bne.n	8006efc <UART001_WriteDataMultiple+0x80>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d1e1      	bne.n	8006e9e <UART001_WriteDataMultiple+0x22>
 8006eda:	e00f      	b.n	8006efc <UART001_WriteDataMultiple+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8006edc:	693b      	ldr	r3, [r7, #16]
 8006ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ee0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d109      	bne.n	8006efc <UART001_WriteDataMultiple+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	881b      	ldrh	r3, [r3, #0]
 8006eec:	461a      	mov	r2, r3
 8006eee:	693b      	ldr	r3, [r7, #16]
 8006ef0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	f103 0301 	add.w	r3, r3, #1
 8006efa:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 8006efc:	697b      	ldr	r3, [r7, #20]
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	f107 071c 	add.w	r7, r7, #28
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bc80      	pop	{r7}
 8006f08:	4770      	bx	lr
 8006f0a:	bf00      	nop

08006f0c <UART001_WriteDataBytes>:
(
  const UART001_HandleType* Handle,
  const uint8_t* DataPtr,
  uint32_t Count
)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	b087      	sub	sp, #28
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	60f8      	str	r0, [r7, #12]
 8006f14:	60b9      	str	r1, [r7, #8]
 8006f16:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8006f18:	f04f 0300 	mov.w	r3, #0
 8006f1c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	7f9b      	ldrb	r3, [r3, #30]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d01f      	beq.n	8006f6c <UART001_WriteDataBytes+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8006f2c:	e011      	b.n	8006f52 <UART001_WriteDataBytes+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	781b      	ldrb	r3, [r3, #0]
 8006f32:	461a      	mov	r2, r3
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	f103 33ff 	add.w	r3, r3, #4294967295
 8006f40:	607b      	str	r3, [r7, #4]
		WriteCount++;
 8006f42:	697b      	ldr	r3, [r7, #20]
 8006f44:	f103 0301 	add.w	r3, r3, #1
 8006f48:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	f103 0301 	add.w	r3, r3, #1
 8006f50:	60bb      	str	r3, [r7, #8]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8006f52:	693b      	ldr	r3, [r7, #16]
 8006f54:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8006f58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006f5c:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d113      	bne.n	8006f8c <UART001_WriteDataBytes+0x80>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d1e1      	bne.n	8006f2e <UART001_WriteDataBytes+0x22>
 8006f6a:	e00f      	b.n	8006f8c <UART001_WriteDataBytes+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */  
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d109      	bne.n	8006f8c <UART001_WriteDataBytes+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	781b      	ldrb	r3, [r3, #0]
 8006f7c:	461a      	mov	r2, r3
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	f103 0301 	add.w	r3, r3, #1
 8006f8a:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 8006f8c:	697b      	ldr	r3, [r7, #20]
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	f107 071c 	add.w	r7, r7, #28
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bc80      	pop	{r7}
 8006f98:	4770      	bx	lr
 8006f9a:	bf00      	nop

08006f9c <UART001_GetFlagStatus>:
status_t UART001_GetFlagStatus 
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b087      	sub	sp, #28
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
 8006fa4:	460b      	mov	r3, r1
 8006fa6:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)UART001_RESET;
 8006fa8:	f04f 0301 	mov.w	r3, #1
 8006fac:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 8006fae:	f04f 0300 	mov.w	r3, #0
 8006fb2:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_7>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 8006fba:	78fb      	ldrb	r3, [r7, #3]
 8006fbc:	2b0f      	cmp	r3, #15
 8006fbe:	d80b      	bhi.n	8006fd8 <UART001_GetFlagStatus+0x3c>
  {
    TempValue = UartRegs->PSR_ASCMode;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fc4:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 8006fc6:	78fb      	ldrb	r3, [r7, #3]
 8006fc8:	f04f 0201 	mov.w	r2, #1
 8006fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8006fd0:	693a      	ldr	r2, [r7, #16]
 8006fd2:	4013      	ands	r3, r2
 8006fd4:	613b      	str	r3, [r7, #16]
 8006fd6:	e01f      	b.n	8007018 <UART001_GetFlagStatus+0x7c>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 8006fd8:	78fb      	ldrb	r3, [r7, #3]
 8006fda:	2b12      	cmp	r3, #18
 8006fdc:	d80e      	bhi.n	8006ffc <UART001_GetFlagStatus+0x60>
  {
    TempValue = UartRegs->TRBSR;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8006fe4:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
 8006fe6:	78fb      	ldrb	r3, [r7, #3]
 8006fe8:	f1a3 0310 	sub.w	r3, r3, #16
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 8006fec:	f04f 0201 	mov.w	r2, #1
 8006ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ff4:	693a      	ldr	r2, [r7, #16]
 8006ff6:	4013      	ands	r3, r2
 8006ff8:	613b      	str	r3, [r7, #16]
 8006ffa:	e00d      	b.n	8007018 <UART001_GetFlagStatus+0x7c>
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8007002:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
 8007004:	78fb      	ldrb	r3, [r7, #3]
 8007006:	f1a3 030b 	sub.w	r3, r3, #11
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 800700a:	f04f 0201 	mov.w	r2, #1
 800700e:	fa02 f303 	lsl.w	r3, r2, r3
 8007012:	693a      	ldr	r2, [r7, #16]
 8007014:	4013      	ands	r3, r2
 8007016:	613b      	str	r3, [r7, #16]
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
  } 

  if(TempValue)
 8007018:	693b      	ldr	r3, [r7, #16]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d002      	beq.n	8007024 <UART001_GetFlagStatus+0x88>
  {
    Status = (status_t)UART001_SET;
 800701e:	f04f 0302 	mov.w	r3, #2
 8007022:	617b      	str	r3, [r7, #20]
  }
  return Status;
 8007024:	697b      	ldr	r3, [r7, #20]
}
 8007026:	4618      	mov	r0, r3
 8007028:	f107 071c 	add.w	r7, r7, #28
 800702c:	46bd      	mov	sp, r7
 800702e:	bc80      	pop	{r7}
 8007030:	4770      	bx	lr
 8007032:	bf00      	nop

08007034 <UART001_ClearFlag>:
void UART001_ClearFlag
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 8007034:	b480      	push	{r7}
 8007036:	b085      	sub	sp, #20
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
 800703c:	460b      	mov	r3, r1
 800703e:	70fb      	strb	r3, [r7, #3]

  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_8>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 8007046:	78fb      	ldrb	r3, [r7, #3]
 8007048:	2b0f      	cmp	r3, #15
 800704a:	d80a      	bhi.n	8007062 <UART001_ClearFlag+0x2e>
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007050:	78fb      	ldrb	r3, [r7, #3]
 8007052:	f04f 0101 	mov.w	r1, #1
 8007056:	fa01 f303 	lsl.w	r3, r1, r3
 800705a:	431a      	orrs	r2, r3
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	64da      	str	r2, [r3, #76]	; 0x4c
 8007060:	e01f      	b.n	80070a2 <UART001_ClearFlag+0x6e>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 8007062:	78fb      	ldrb	r3, [r7, #3]
 8007064:	2b12      	cmp	r3, #18
 8007066:	d80e      	bhi.n	8007086 <UART001_ClearFlag+0x52>
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
 800706e:	78fb      	ldrb	r3, [r7, #3]
 8007070:	f1a3 0310 	sub.w	r3, r3, #16
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8007074:	f04f 0101 	mov.w	r1, #1
 8007078:	fa01 f303 	lsl.w	r3, r1, r3
 800707c:	431a      	orrs	r2, r3
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
 8007084:	e00d      	b.n	80070a2 <UART001_ClearFlag+0x6e>
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
 800708c:	78fb      	ldrb	r3, [r7, #3]
 800708e:	f1a3 030b 	sub.w	r3, r3, #11
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8007092:	f04f 0101 	mov.w	r1, #1
 8007096:	fa01 f303 	lsl.w	r3, r1, r3
 800709a:	431a      	orrs	r2, r3
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
                                                       UART001_FLAG_OFFSET ));
  }  
  
}
 80070a2:	f107 0714 	add.w	r7, r7, #20
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bc80      	pop	{r7}
 80070aa:	4770      	bx	lr

080070ac <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80070ac:	b480      	push	{r7}
 80070ae:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 80070b0:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80070b4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80070b8:	68db      	ldr	r3, [r3, #12]
 80070ba:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80070be:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	46bd      	mov	sp, r7
 80070c6:	bc80      	pop	{r7}
 80070c8:	4770      	bx	lr
 80070ca:	bf00      	nop

080070cc <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b083      	sub	sp, #12
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	4603      	mov	r3, r0
 80070d4:	6039      	str	r1, [r7, #0]
 80070d6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80070d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	da10      	bge.n	8007102 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80070e0:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80070e4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80070e8:	79fa      	ldrb	r2, [r7, #7]
 80070ea:	f002 020f 	and.w	r2, r2, #15
 80070ee:	f1a2 0104 	sub.w	r1, r2, #4
 80070f2:	683a      	ldr	r2, [r7, #0]
 80070f4:	b2d2      	uxtb	r2, r2
 80070f6:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80070fa:	b2d2      	uxtb	r2, r2
 80070fc:	185b      	adds	r3, r3, r1
 80070fe:	761a      	strb	r2, [r3, #24]
 8007100:	e00d      	b.n	800711e <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8007102:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8007106:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800710a:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800710e:	683a      	ldr	r2, [r7, #0]
 8007110:	b2d2      	uxtb	r2, r2
 8007112:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8007116:	b2d2      	uxtb	r2, r2
 8007118:	185b      	adds	r3, r3, r1
 800711a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800711e:	f107 070c 	add.w	r7, r7, #12
 8007122:	46bd      	mov	sp, r7
 8007124:	bc80      	pop	{r7}
 8007126:	4770      	bx	lr

08007128 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007128:	b480      	push	{r7}
 800712a:	b089      	sub	sp, #36	; 0x24
 800712c:	af00      	add	r7, sp, #0
 800712e:	60f8      	str	r0, [r7, #12]
 8007130:	60b9      	str	r1, [r7, #8]
 8007132:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f003 0307 	and.w	r3, r3, #7
 800713a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 800713c:	69fb      	ldr	r3, [r7, #28]
 800713e:	f1c3 0307 	rsb	r3, r3, #7
 8007142:	2b06      	cmp	r3, #6
 8007144:	bf28      	it	cs
 8007146:	2306      	movcs	r3, #6
 8007148:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 800714a:	69fb      	ldr	r3, [r7, #28]
 800714c:	f103 0306 	add.w	r3, r3, #6
 8007150:	2b06      	cmp	r3, #6
 8007152:	d903      	bls.n	800715c <NVIC_EncodePriority+0x34>
 8007154:	69fb      	ldr	r3, [r7, #28]
 8007156:	f103 33ff 	add.w	r3, r3, #4294967295
 800715a:	e001      	b.n	8007160 <NVIC_EncodePriority+0x38>
 800715c:	f04f 0300 	mov.w	r3, #0
 8007160:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8007162:	69bb      	ldr	r3, [r7, #24]
 8007164:	f04f 0201 	mov.w	r2, #1
 8007168:	fa02 f303 	lsl.w	r3, r2, r3
 800716c:	f103 33ff 	add.w	r3, r3, #4294967295
 8007170:	461a      	mov	r2, r3
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	401a      	ands	r2, r3
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	f04f 0101 	mov.w	r1, #1
 8007182:	fa01 f303 	lsl.w	r3, r1, r3
 8007186:	f103 33ff 	add.w	r3, r3, #4294967295
 800718a:	4619      	mov	r1, r3
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8007190:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 8007192:	4618      	mov	r0, r3
 8007194:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8007198:	46bd      	mov	sp, r7
 800719a:	bc80      	pop	{r7}
 800719c:	4770      	bx	lr
 800719e:	bf00      	nop

080071a0 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b082      	sub	sp, #8
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f103 32ff 	add.w	r2, r3, #4294967295
 80071ae:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d902      	bls.n	80071bc <SysTick_Config+0x1c>
 80071b6:	f04f 0301 	mov.w	r3, #1
 80071ba:	e01d      	b.n	80071f8 <SysTick_Config+0x58>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 80071bc:	f24e 0310 	movw	r3, #57360	; 0xe010
 80071c0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80071c4:	687a      	ldr	r2, [r7, #4]
 80071c6:	f102 32ff 	add.w	r2, r2, #4294967295
 80071ca:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 80071cc:	f04f 30ff 	mov.w	r0, #4294967295
 80071d0:	f04f 013f 	mov.w	r1, #63	; 0x3f
 80071d4:	f7ff ff7a 	bl	80070cc <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80071d8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80071dc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80071e0:	f04f 0200 	mov.w	r2, #0
 80071e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80071e6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80071ea:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80071ee:	f04f 0207 	mov.w	r2, #7
 80071f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80071f4:	f04f 0300 	mov.w	r3, #0
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	f107 0708 	add.w	r7, r7, #8
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}
 8007202:	bf00      	nop

08007204 <SYSTM001_lInsertTimerList>:

/*
 * This function is called to insert a timer into the timer list.
 */
static void  SYSTM001_lInsertTimerList (uint32_t Index)
{
 8007204:	b480      	push	{r7}
 8007206:	b087      	sub	sp, #28
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  int32_t DeltaTicks;
  uint32_t TempTmrCnt;
   /* Get timer time */
  TempTmrCnt = TimerTbl[Index].TimerCount;
 800720c:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 8007210:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007214:	687a      	ldr	r2, [r7, #4]
 8007216:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800721a:	189b      	adds	r3, r3, r2
 800721c:	f103 0308 	add.w	r3, r3, #8
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	60fb      	str	r3, [r7, #12]
  /* Check if timer count is zero */
  /* <<<DD_SYSTM001_PRIV _API_1>>> */

  /* Check if Timer list is NULL */
  if(TimerList == NULL)
 8007224:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8007228:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d10d      	bne.n	800724e <SYSTM001_lInsertTimerList+0x4a>
  {
      /* Set this as first Timer */
      TimerList = &TimerTbl[Index];
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8007238:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 800723c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007240:	18d2      	adds	r2, r2, r3
 8007242:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8007246:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800724a:	601a      	str	r2, [r3, #0]
 800724c:	e0de      	b.n	800740c <SYSTM001_lInsertTimerList+0x208>
  }
  /* IF Not, find the correct place ,and insert the specified timer */
  else
  {
    TmrObjPtr = TimerList;
 800724e:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8007252:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 800725e:	e0d1      	b.n	8007404 <SYSTM001_lInsertTimerList+0x200>
    {
      /* Get timer Count Difference  */
      DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	689b      	ldr	r3, [r3, #8]
 8007264:	693a      	ldr	r2, [r7, #16]
 8007266:	1ad3      	subs	r3, r2, r3
 8007268:	613b      	str	r3, [r7, #16]
      /* Is delta ticks<0? */
      if(DeltaTicks < 0)
 800726a:	693b      	ldr	r3, [r7, #16]
 800726c:	2b00      	cmp	r3, #0
 800726e:	f280 809c 	bge.w	80073aa <SYSTM001_lInsertTimerList+0x1a6>
      {
        /*  Check If head item */
        if(TmrObjPtr->TimerPrev!= NULL)
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	69db      	ldr	r3, [r3, #28]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d02e      	beq.n	80072d8 <SYSTM001_lInsertTimerList+0xd4>
        {
          /* If Insert to list */
          TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	69da      	ldr	r2, [r3, #28]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8007284:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 8007288:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800728c:	18cb      	adds	r3, r1, r3
 800728e:	6193      	str	r3, [r2, #24]
          TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	69da      	ldr	r2, [r3, #28]
 8007294:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 8007298:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800729c:	6879      	ldr	r1, [r7, #4]
 800729e:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80072a2:	185b      	adds	r3, r3, r1
 80072a4:	f103 031c 	add.w	r3, r3, #28
 80072a8:	601a      	str	r2, [r3, #0]
          TimerTbl[Index].TimerNext = TmrObjPtr;
 80072aa:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 80072ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80072b2:	687a      	ldr	r2, [r7, #4]
 80072b4:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80072b8:	189b      	adds	r3, r3, r2
 80072ba:	f103 0318 	add.w	r3, r3, #24
 80072be:	697a      	ldr	r2, [r7, #20]
 80072c0:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerPrev = &TimerTbl[Index];
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	ea4f 1243 	mov.w	r2, r3, lsl #5
 80072c8:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 80072cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80072d0:	18d2      	adds	r2, r2, r3
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	61da      	str	r2, [r3, #28]
 80072d6:	e02a      	b.n	800732e <SYSTM001_lInsertTimerList+0x12a>
        }
        else
        {
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
 80072d8:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80072dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80072e0:	681a      	ldr	r2, [r3, #0]
 80072e2:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 80072e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80072ea:	6879      	ldr	r1, [r7, #4]
 80072ec:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80072f0:	185b      	adds	r3, r3, r1
 80072f2:	f103 0318 	add.w	r3, r3, #24
 80072f6:	601a      	str	r2, [r3, #0]
          TimerList->TimerPrev = &TimerTbl[Index];
 80072f8:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80072fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007300:	681a      	ldr	r2, [r3, #0]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8007308:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 800730c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007310:	18cb      	adds	r3, r1, r3
 8007312:	61d3      	str	r3, [r2, #28]
          TimerList = &TimerTbl[Index];
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	ea4f 1243 	mov.w	r2, r3, lsl #5
 800731a:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 800731e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007322:	18d2      	adds	r2, r2, r3
 8007324:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8007328:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800732c:	601a      	str	r2, [r3, #0]
        }
        TimerTbl[Index].TimerCount = \
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
 800732e:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 8007332:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007336:	687a      	ldr	r2, [r7, #4]
 8007338:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800733c:	189b      	adds	r3, r3, r2
 800733e:	f103 0318 	add.w	r3, r3, #24
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	689a      	ldr	r2, [r3, #8]
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	18d2      	adds	r2, r2, r3
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
          TimerList->TimerPrev = &TimerTbl[Index];
          TimerList = &TimerTbl[Index];
        }
        TimerTbl[Index].TimerCount = \
 800734a:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 800734e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007352:	6879      	ldr	r1, [r7, #4]
 8007354:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8007358:	185b      	adds	r3, r3, r1
 800735a:	f103 0308 	add.w	r3, r3, #8
 800735e:	601a      	str	r2, [r3, #0]
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
        TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
 8007360:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 8007364:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007368:	687a      	ldr	r2, [r7, #4]
 800736a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800736e:	189b      	adds	r3, r3, r2
 8007370:	f103 0318 	add.w	r3, r3, #24
 8007374:	681a      	ldr	r2, [r3, #0]
 8007376:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 800737a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800737e:	6879      	ldr	r1, [r7, #4]
 8007380:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8007384:	185b      	adds	r3, r3, r1
 8007386:	f103 0318 	add.w	r3, r3, #24
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	6899      	ldr	r1, [r3, #8]
 800738e:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 8007392:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	ea4f 1040 	mov.w	r0, r0, lsl #5
 800739c:	181b      	adds	r3, r3, r0
 800739e:	f103 0308 	add.w	r3, r3, #8
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	1acb      	subs	r3, r1, r3
 80073a6:	6093      	str	r3, [r2, #8]
        break;
 80073a8:	e030      	b.n	800740c <SYSTM001_lInsertTimerList+0x208>
      }
      /* Is last item in list? */
      else
      {
        if((DeltaTicks >= 0) && (TmrObjPtr->TimerNext == NULL))
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	db26      	blt.n	80073fe <SYSTM001_lInsertTimerList+0x1fa>
 80073b0:	697b      	ldr	r3, [r7, #20]
 80073b2:	699b      	ldr	r3, [r3, #24]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d122      	bne.n	80073fe <SYSTM001_lInsertTimerList+0x1fa>
        {
          /* Yes,insert into */
          TimerTbl[Index].TimerPrev = TmrObjPtr;
 80073b8:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 80073bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80073c0:	687a      	ldr	r2, [r7, #4]
 80073c2:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80073c6:	189b      	adds	r3, r3, r2
 80073c8:	f103 031c 	add.w	r3, r3, #28
 80073cc:	697a      	ldr	r2, [r7, #20]
 80073ce:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerNext = &TimerTbl[Index];
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	ea4f 1243 	mov.w	r2, r3, lsl #5
 80073d6:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 80073da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80073de:	18d2      	adds	r2, r2, r3
 80073e0:	697b      	ldr	r3, [r7, #20]
 80073e2:	619a      	str	r2, [r3, #24]
          TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 80073e4:	693a      	ldr	r2, [r7, #16]
 80073e6:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 80073ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80073ee:	6879      	ldr	r1, [r7, #4]
 80073f0:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80073f4:	185b      	adds	r3, r3, r1
 80073f6:	f103 0308 	add.w	r3, r3, #8
 80073fa:	601a      	str	r2, [r3, #0]
          break;
 80073fc:	e006      	b.n	800740c <SYSTM001_lInsertTimerList+0x208>
        }
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	699b      	ldr	r3, [r3, #24]
 8007402:	617b      	str	r3, [r7, #20]
  {
    TmrObjPtr = TimerList;
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 8007404:	697b      	ldr	r3, [r7, #20]
 8007406:	2b00      	cmp	r3, #0
 8007408:	f47f af2a 	bne.w	8007260 <SYSTM001_lInsertTimerList+0x5c>
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
    }
  }
}
 800740c:	f107 071c 	add.w	r7, r7, #28
 8007410:	46bd      	mov	sp, r7
 8007412:	bc80      	pop	{r7}
 8007414:	4770      	bx	lr
 8007416:	bf00      	nop

08007418 <SYSTM001_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void  SYSTM001_lRemoveTimerList(uint32_t Index)
{
 8007418:	b480      	push	{r7}
 800741a:	b085      	sub	sp, #20
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = &TimerTbl[Index];
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8007426:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 800742a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800742e:	18d3      	adds	r3, r2, r3
 8007430:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  /* <<<DD_SYSTM001_PRIV _API_2>>> */
  if((TmrObjPtr->TimerPrev == NULL) && (TmrObjPtr->TimerNext == NULL))
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	69db      	ldr	r3, [r3, #28]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d10b      	bne.n	8007452 <SYSTM001_lRemoveTimerList+0x3a>
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	699b      	ldr	r3, [r3, #24]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d107      	bne.n	8007452 <SYSTM001_lRemoveTimerList+0x3a>
  {
    /* set timer list as NULL */ 
    TimerList = NULL;                 	
 8007442:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8007446:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800744a:	f04f 0200 	mov.w	r2, #0
 800744e:	601a      	str	r2, [r3, #0]
 8007450:	e049      	b.n	80074e6 <SYSTM001_lRemoveTimerList+0xce>
  }
   /* Check if the first item in timer list   */
  else if(TmrObjPtr->TimerPrev == NULL)     
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	69db      	ldr	r3, [r3, #28]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d11c      	bne.n	8007494 <SYSTM001_lRemoveTimerList+0x7c>
  {   
    /* Remove timer from list,and reset timer list */
    TimerList  = TmrObjPtr->TimerNext;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	699a      	ldr	r2, [r3, #24]
 800745e:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8007462:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007466:	601a      	str	r2, [r3, #0]
    TimerList->TimerPrev = NULL;
 8007468:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800746c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f04f 0200 	mov.w	r2, #0
 8007476:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	699b      	ldr	r3, [r3, #24]
 800747c:	68fa      	ldr	r2, [r7, #12]
 800747e:	6992      	ldr	r2, [r2, #24]
 8007480:	6891      	ldr	r1, [r2, #8]
 8007482:	68fa      	ldr	r2, [r7, #12]
 8007484:	6892      	ldr	r2, [r2, #8]
 8007486:	188a      	adds	r2, r1, r2
 8007488:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext    = NULL;  
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	f04f 0200 	mov.w	r2, #0
 8007490:	619a      	str	r2, [r3, #24]
 8007492:	e028      	b.n	80074e6 <SYSTM001_lRemoveTimerList+0xce>
  }
  /* Check if the last item in timer list   */
  else if(TmrObjPtr->TimerNext == NULL)      
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	699b      	ldr	r3, [r3, #24]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d109      	bne.n	80074b0 <SYSTM001_lRemoveTimerList+0x98>
  {
    /* Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext = NULL;	
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	69db      	ldr	r3, [r3, #28]
 80074a0:	f04f 0200 	mov.w	r2, #0
 80074a4:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	f04f 0200 	mov.w	r2, #0
 80074ac:	61da      	str	r2, [r3, #28]
 80074ae:	e01a      	b.n	80074e6 <SYSTM001_lRemoveTimerList+0xce>
  }
  else                                /*  remove timer from list         */
  {
    /*  Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext  =  TmrObjPtr->TimerNext;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	69db      	ldr	r3, [r3, #28]
 80074b4:	68fa      	ldr	r2, [r7, #12]
 80074b6:	6992      	ldr	r2, [r2, #24]
 80074b8:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	699b      	ldr	r3, [r3, #24]
 80074be:	68fa      	ldr	r2, [r7, #12]
 80074c0:	69d2      	ldr	r2, [r2, #28]
 80074c2:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	699b      	ldr	r3, [r3, #24]
 80074c8:	68fa      	ldr	r2, [r7, #12]
 80074ca:	6992      	ldr	r2, [r2, #24]
 80074cc:	6891      	ldr	r1, [r2, #8]
 80074ce:	68fa      	ldr	r2, [r7, #12]
 80074d0:	6892      	ldr	r2, [r2, #8]
 80074d2:	188a      	adds	r2, r1, r2
 80074d4:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext = NULL;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	f04f 0200 	mov.w	r2, #0
 80074dc:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	f04f 0200 	mov.w	r2, #0
 80074e4:	61da      	str	r2, [r3, #28]
  }
}
 80074e6:	f107 0714 	add.w	r7, r7, #20
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bc80      	pop	{r7}
 80074ee:	4770      	bx	lr

080074f0 <SYSTM001_lTimerHandler>:

/*
 * Handler function  called from Systick event handler. 
 */
static void  SYSTM001_lTimerHandler (void)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b082      	sub	sp, #8
 80074f4:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
 80074f6:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80074fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 8007502:	e031      	b.n	8007568 <SYSTM001_lTimerHandler+0x78>
  {	
    /* Check whether timer is a one shot timer */
    if(TmrObjPtr->TimerType == SYSTM001_ONE_SHOT)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	791b      	ldrb	r3, [r3, #4]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d10f      	bne.n	800752c <SYSTM001_lTimerHandler+0x3c>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	4618      	mov	r0, r3
 8007512:	f7ff ff81 	bl	8007418 <SYSTM001_lRemoveTimerList>
      /* Set timer status as SYSTM001_STATE_STOPPED */
      TmrObjPtr->TimerState = SYSTM001_STATE_STOPPED;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	f04f 0201 	mov.w	r2, #1
 800751c:	715a      	strb	r2, [r3, #5]
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	691b      	ldr	r3, [r3, #16]
 8007522:	687a      	ldr	r2, [r7, #4]
 8007524:	6952      	ldr	r2, [r2, #20]
 8007526:	4610      	mov	r0, r2
 8007528:	4798      	blx	r3
 800752a:	e017      	b.n	800755c <SYSTM001_lTimerHandler+0x6c>
    }
    /* Check whether timer is SYSTM001_PERIODIC */
    else if(TmrObjPtr->TimerType == SYSTM001_PERIODIC)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	791b      	ldrb	r3, [r3, #4]
 8007530:	2b01      	cmp	r3, #1
 8007532:	d121      	bne.n	8007578 <SYSTM001_lTimerHandler+0x88>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4618      	mov	r0, r3
 800753a:	f7ff ff6d 	bl	8007418 <SYSTM001_lRemoveTimerList>
      /* Reset timer tick             */
      TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	68da      	ldr	r2, [r3, #12]
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	609a      	str	r2, [r3, #8]
        /* Insert timer into timer list */
      SYSTM001_lInsertTimerList(TmrObjPtr->TimerID);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	4618      	mov	r0, r3
 800754c:	f7ff fe5a 	bl	8007204 <SYSTM001_lInsertTimerList>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	691b      	ldr	r3, [r3, #16]
 8007554:	687a      	ldr	r2, [r7, #4]
 8007556:	6952      	ldr	r2, [r2, #20]
 8007558:	4610      	mov	r0, r2
 800755a:	4798      	blx	r3
    else
    {
      break;
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
 800755c:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8007560:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	607b      	str	r3, [r7, #4]
{
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d005      	beq.n	800757a <SYSTM001_lTimerHandler+0x8a>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	689b      	ldr	r3, [r3, #8]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d0c6      	beq.n	8007504 <SYSTM001_lTimerHandler+0x14>
 8007576:	e000      	b.n	800757a <SYSTM001_lTimerHandler+0x8a>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
    }
    else
    {
      break;
 8007578:	bf00      	nop
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
  }
}
 800757a:	f107 0708 	add.w	r7, r7, #8
 800757e:	46bd      	mov	sp, r7
 8007580:	bd80      	pop	{r7, pc}
 8007582:	bf00      	nop

08007584 <SysTick_Handler>:

/*
 *  SysTick Event Handler 
 */
void  SysTick_Handler(void)
{ 
 8007584:	b580      	push	{r7, lr}
 8007586:	b082      	sub	sp, #8
 8007588:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = TimerList;
 800758a:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800758e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_4>>> */
  SysTickCount++;
 8007596:	f640 13cc 	movw	r3, #2508	; 0x9cc
 800759a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f103 0201 	add.w	r2, r3, #1
 80075a4:	f640 13cc 	movw	r3, #2508	; 0x9cc
 80075a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80075ac:	601a      	str	r2, [r3, #0]
  if(TmrObjPtr == NULL)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d010      	beq.n	80075d6 <SysTick_Handler+0x52>
    /* Not supposed to be here */
   ;  
  }
  else
  {
    if(TmrObjPtr->TimerCount > 1UL)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	689b      	ldr	r3, [r3, #8]
 80075b8:	2b01      	cmp	r3, #1
 80075ba:	d906      	bls.n	80075ca <SysTick_Handler+0x46>
    {
      TmrObjPtr->TimerCount--;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	689b      	ldr	r3, [r3, #8]
 80075c0:	f103 32ff 	add.w	r2, r3, #4294967295
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	609a      	str	r2, [r3, #8]
 80075c8:	e005      	b.n	80075d6 <SysTick_Handler+0x52>
    }
    else
    { 
      TmrObjPtr->TimerCount = 0;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f04f 0200 	mov.w	r2, #0
 80075d0:	609a      	str	r2, [r3, #8]
      SYSTM001_lTimerHandler();
 80075d2:	f7ff ff8d 	bl	80074f0 <SYSTM001_lTimerHandler>
    }
  }
}
 80075d6:	f107 0708 	add.w	r7, r7, #8
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}
 80075de:	bf00      	nop

080075e0 <SYSTM001_Init>:
/*
 *  Initialization function which initializes the App internal data
 *  structures to default values. 
 */
void  SYSTM001_Init( void)
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b082      	sub	sp, #8
 80075e4:	af00      	add	r7, sp, #0
    uint32_t Status = 0UL;
 80075e6:	f04f 0300 	mov.w	r3, #0
 80075ea:	607b      	str	r3, [r7, #4]

  /** Initialize the header of the list */
  TimerList = NULL;
 80075ec:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80075f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80075f4:	f04f 0200 	mov.w	r2, #0
 80075f8:	601a      	str	r2, [r3, #0]
  /* Clock Initialization */
  CLK001_Init();     
 80075fa:	f001 fd5f 	bl	80090bc <CLK001_Init>
  /**   Initialize timer tracker  */
  Status = SysTick_Config((uint32_t)(SYSTM001_SYSTICK_INTERVAL * SYSTM001_SYS_CORE_CLOCK * 1000U));
 80075fe:	f24d 40c0 	movw	r0, #54464	; 0xd4c0
 8007602:	f2c0 0001 	movt	r0, #1
 8007606:	f7ff fdcb 	bl	80071a0 <SysTick_Config>
 800760a:	6078      	str	r0, [r7, #4]
  if(Status == 1U)
  {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
  }
    NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),10,0));
 800760c:	f7ff fd4e 	bl	80070ac <NVIC_GetPriorityGrouping>
 8007610:	4603      	mov	r3, r0
 8007612:	4618      	mov	r0, r3
 8007614:	f04f 010a 	mov.w	r1, #10
 8007618:	f04f 0200 	mov.w	r2, #0
 800761c:	f7ff fd84 	bl	8007128 <NVIC_EncodePriority>
 8007620:	4603      	mov	r3, r0
 8007622:	f04f 30ff 	mov.w	r0, #4294967295
 8007626:	4619      	mov	r1, r3
 8007628:	f7ff fd50 	bl	80070cc <NVIC_SetPriority>
  TimerTracker = 0UL;
 800762c:	f640 13c8 	movw	r3, #2504	; 0x9c8
 8007630:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007634:	f04f 0200 	mov.w	r2, #0
 8007638:	601a      	str	r2, [r3, #0]

}
 800763a:	f107 0708 	add.w	r7, r7, #8
 800763e:	46bd      	mov	sp, r7
 8007640:	bd80      	pop	{r7, pc}
 8007642:	bf00      	nop

08007644 <SYSTM001_CreateTimer>:
  uint32_t Period,
  SYSTM001_TimerType TimerType, 
  SYSTM001_TimerCallBackPtr TimerCallBack, 
  void  * pCallBackArgPtr
)
{
 8007644:	b480      	push	{r7}
 8007646:	b089      	sub	sp, #36	; 0x24
 8007648:	af00      	add	r7, sp, #0
 800764a:	60f8      	str	r0, [r7, #12]
 800764c:	607a      	str	r2, [r7, #4]
 800764e:	603b      	str	r3, [r7, #0]
 8007650:	460b      	mov	r3, r1
 8007652:	72fb      	strb	r3, [r7, #11]
  uint32_t TimerID = 0UL;
 8007654:	f04f 0300 	mov.w	r3, #0
 8007658:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0UL;
 800765a:	f04f 0300 	mov.w	r3, #0
 800765e:	61bb      	str	r3, [r7, #24]
  uint32_t Error = 0UL;  
 8007660:	f04f 0300 	mov.w	r3, #0
 8007664:	617b      	str	r3, [r7, #20]

  /* Check for input parameter */
    if((TimerType != SYSTM001_ONE_SHOT) && (TimerType != SYSTM001_PERIODIC))
 8007666:	7afb      	ldrb	r3, [r7, #11]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d005      	beq.n	8007678 <SYSTM001_CreateTimer+0x34>
 800766c:	7afb      	ldrb	r3, [r7, #11]
 800766e:	2b01      	cmp	r3, #1
 8007670:	d002      	beq.n	8007678 <SYSTM001_CreateTimer+0x34>
    {
      Error=(uint32_t)1UL;
 8007672:	f04f 0301 	mov.w	r3, #1
 8007676:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
      
    }
    if(Period < (uint32_t)SYSTM001_SYSTICK_INTERVAL)
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d102      	bne.n	8007684 <SYSTM001_CreateTimer+0x40>
    {
      Error=(uint32_t)1UL;
 800767e:	f04f 0301 	mov.w	r3, #1
 8007682:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if(Period == 0)          /* Timer with '0' time is not allowed. */
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d102      	bne.n	8007690 <SYSTM001_CreateTimer+0x4c>
    {
      Error=(uint32_t)1UL;
 800768a:	f04f 0301 	mov.w	r3, #1
 800768e:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }

    if(TimerCallBack == NULL)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d102      	bne.n	800769c <SYSTM001_CreateTimer+0x58>
    {
      Error=(uint32_t)1UL;
 8007696:	f04f 0301 	mov.w	r3, #1
 800769a:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
 800769c:	697b      	ldr	r3, [r7, #20]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	f040 8098 	bne.w	80077d4 <SYSTM001_CreateTimer+0x190>
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 80076a4:	f04f 0300 	mov.w	r3, #0
 80076a8:	61bb      	str	r3, [r7, #24]
 80076aa:	e08f      	b.n	80077cc <SYSTM001_CreateTimer+0x188>
       {
           /* Check for free timer ID */
           if((TimerTracker & ((uint32_t)1U << Count)) == 0U)
 80076ac:	f640 13c8 	movw	r3, #2504	; 0x9c8
 80076b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80076b4:	681a      	ldr	r2, [r3, #0]
 80076b6:	69bb      	ldr	r3, [r7, #24]
 80076b8:	fa22 f303 	lsr.w	r3, r2, r3
 80076bc:	f003 0301 	and.w	r3, r3, #1
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d17f      	bne.n	80077c4 <SYSTM001_CreateTimer+0x180>
           {
               /* If yes,assign ID to this timer      */
               TimerTracker |= ((uint32_t)1U << Count);
 80076c4:	69bb      	ldr	r3, [r7, #24]
 80076c6:	f04f 0201 	mov.w	r2, #1
 80076ca:	fa02 f203 	lsl.w	r2, r2, r3
 80076ce:	f640 13c8 	movw	r3, #2504	; 0x9c8
 80076d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	431a      	orrs	r2, r3
 80076da:	f640 13c8 	movw	r3, #2504	; 0x9c8
 80076de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80076e2:	601a      	str	r2, [r3, #0]
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
 80076e4:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 80076e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80076ec:	69ba      	ldr	r2, [r7, #24]
 80076ee:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80076f2:	189b      	adds	r3, r3, r2
 80076f4:	69ba      	ldr	r2, [r7, #24]
 80076f6:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerType   = TimerType;
 80076f8:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 80076fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007700:	69ba      	ldr	r2, [r7, #24]
 8007702:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8007706:	189b      	adds	r3, r3, r2
 8007708:	7afa      	ldrb	r2, [r7, #11]
 800770a:	711a      	strb	r2, [r3, #4]
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
 800770c:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 8007710:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007714:	69ba      	ldr	r2, [r7, #24]
 8007716:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800771a:	189b      	adds	r3, r3, r2
 800771c:	f04f 0201 	mov.w	r2, #1
 8007720:	715a      	strb	r2, [r3, #5]
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
                                                    +HW_TIMER_ADDITIONAL_CNT);
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	f103 0201 	add.w	r2, r3, #1
               TimerTracker |= ((uint32_t)1U << Count);
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
               TimerTbl[Count].TimerType   = TimerType;
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
 8007728:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 800772c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007730:	69b9      	ldr	r1, [r7, #24]
 8007732:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8007736:	185b      	adds	r3, r3, r1
 8007738:	f103 0308 	add.w	r3, r3, #8
 800773c:	601a      	str	r2, [r3, #0]
                                                    +HW_TIMER_ADDITIONAL_CNT);
               TimerTbl[Count].TimerReload	= (Period / SYSTM001_SYSTICK_INTERVAL);
 800773e:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 8007742:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007746:	69ba      	ldr	r2, [r7, #24]
 8007748:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800774c:	189b      	adds	r3, r3, r2
 800774e:	f103 030c 	add.w	r3, r3, #12
 8007752:	68fa      	ldr	r2, [r7, #12]
 8007754:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerCallBack = TimerCallBack;
 8007756:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 800775a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800775e:	69ba      	ldr	r2, [r7, #24]
 8007760:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8007764:	189b      	adds	r3, r3, r2
 8007766:	f103 0310 	add.w	r3, r3, #16
 800776a:	687a      	ldr	r2, [r7, #4]
 800776c:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
 800776e:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 8007772:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007776:	69ba      	ldr	r2, [r7, #24]
 8007778:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800777c:	189b      	adds	r3, r3, r2
 800777e:	f103 0314 	add.w	r3, r3, #20
 8007782:	683a      	ldr	r2, [r7, #0]
 8007784:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerPrev   = NULL;
 8007786:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 800778a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800778e:	69ba      	ldr	r2, [r7, #24]
 8007790:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8007794:	189b      	adds	r3, r3, r2
 8007796:	f103 031c 	add.w	r3, r3, #28
 800779a:	f04f 0200 	mov.w	r2, #0
 800779e:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerNext   = NULL;
 80077a0:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 80077a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80077a8:	69ba      	ldr	r2, [r7, #24]
 80077aa:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80077ae:	189b      	adds	r3, r3, r2
 80077b0:	f103 0318 	add.w	r3, r3, #24
 80077b4:	f04f 0200 	mov.w	r2, #0
 80077b8:	601a      	str	r2, [r3, #0]
               TimerID = Count + 1U;
 80077ba:	69bb      	ldr	r3, [r7, #24]
 80077bc:	f103 0301 	add.w	r3, r3, #1
 80077c0:	61fb      	str	r3, [r7, #28]
               break;
 80077c2:	e007      	b.n	80077d4 <SYSTM001_CreateTimer+0x190>
      Error=(uint32_t)1UL;
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 80077c4:	69bb      	ldr	r3, [r7, #24]
 80077c6:	f103 0301 	add.w	r3, r3, #1
 80077ca:	61bb      	str	r3, [r7, #24]
 80077cc:	69bb      	ldr	r3, [r7, #24]
 80077ce:	2b1f      	cmp	r3, #31
 80077d0:	f67f af6c 	bls.w	80076ac <SYSTM001_CreateTimer+0x68>
               break;
            }
        }
    }

  return (handle_t)TimerID;
 80077d4:	69fb      	ldr	r3, [r7, #28]
}  
 80077d6:	4618      	mov	r0, r3
 80077d8:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80077dc:	46bd      	mov	sp, r7
 80077de:	bc80      	pop	{r7}
 80077e0:	4770      	bx	lr
 80077e2:	bf00      	nop

080077e4 <SYSTM001_StartTimer>:

/*
 *  Interface to start the software timer .
 */
status_t SYSTM001_StartTimer(handle_t  Handle) 
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b084      	sub	sp, #16
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 80077ec:	f04f 0300 	mov.w	r3, #0
 80077f0:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2b20      	cmp	r3, #32
 80077f6:	d902      	bls.n	80077fe <SYSTM001_StartTimer+0x1a>
  {
    Error = (status_t)SYSTM001_INVALID_HANDLE_ERROR;
 80077f8:	f04f 0301 	mov.w	r3, #1
 80077fc:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 80077fe:	f640 13c8 	movw	r3, #2504	; 0x9c8
 8007802:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007806:	681a      	ldr	r2, [r3, #0]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	f103 33ff 	add.w	r3, r3, #4294967295
 800780e:	fa22 f303 	lsr.w	r3, r2, r3
 8007812:	f003 0301 	and.w	r3, r3, #1
 8007816:	2b00      	cmp	r3, #0
 8007818:	d102      	bne.n	8007820 <SYSTM001_StartTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800781a:	f04f 0301 	mov.w	r3, #1
 800781e:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* Any timer with time '0', can't start again. */
  if(TimerTbl[Handle - 1U].TimerCount == 0UL)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	f103 32ff 	add.w	r2, r3, #4294967295
 8007826:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 800782a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800782e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8007832:	189b      	adds	r3, r3, r2
 8007834:	f103 0308 	add.w	r3, r3, #8
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d102      	bne.n	8007844 <SYSTM001_StartTimer+0x60>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800783e:	f04f 0301 	mov.w	r3, #1
 8007842:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  
  
  if(Error == (status_t)DAVEApp_SUCCESS)
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d11f      	bne.n	800788a <SYSTM001_StartTimer+0xa6>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_RUNNING)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	f103 32ff 	add.w	r2, r3, #4294967295
 8007850:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 8007854:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007858:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800785c:	189b      	adds	r3, r3, r2
 800785e:	795b      	ldrb	r3, [r3, #5]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d012      	beq.n	800788a <SYSTM001_StartTimer+0xa6>
    {
      /* set timer status as SYSTM001_STATE_RUNNING */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_RUNNING;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	f103 32ff 	add.w	r2, r3, #4294967295
 800786a:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 800786e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007872:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8007876:	189b      	adds	r3, r3, r2
 8007878:	f04f 0200 	mov.w	r2, #0
 800787c:	715a      	strb	r2, [r3, #5]
      /* Insert this timer into timer list  */
      SYSTM001_lInsertTimerList((Handle - 1U));
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	f103 33ff 	add.w	r3, r3, #4294967295
 8007884:	4618      	mov	r0, r3
 8007886:	f7ff fcbd 	bl	8007204 <SYSTM001_lInsertTimerList>
    }
  }

  return Error;
 800788a:	68fb      	ldr	r3, [r7, #12]
}
 800788c:	4618      	mov	r0, r3
 800788e:	f107 0710 	add.w	r7, r7, #16
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}
 8007896:	bf00      	nop

08007898 <SYSTM001_StopTimer>:

/*
 *  Interface to stop the software timer.
 */
status_t SYSTM001_StopTimer(handle_t Handle) 
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b084      	sub	sp, #16
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 80078a0:	f04f 0300 	mov.w	r3, #0
 80078a4:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2b20      	cmp	r3, #32
 80078aa:	d902      	bls.n	80078b2 <SYSTM001_StopTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 80078ac:	f04f 0301 	mov.w	r3, #1
 80078b0:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 80078b2:	f640 13c8 	movw	r3, #2504	; 0x9c8
 80078b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80078ba:	681a      	ldr	r2, [r3, #0]
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f103 33ff 	add.w	r3, r3, #4294967295
 80078c2:	fa22 f303 	lsr.w	r3, r2, r3
 80078c6:	f003 0301 	and.w	r3, r3, #1
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d102      	bne.n	80078d4 <SYSTM001_StopTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 80078ce:	f04f 0301 	mov.w	r3, #1
 80078d2:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d11f      	bne.n	800791a <SYSTM001_StopTimer+0x82>
  {
    /* Check whether Timer is in Stop state */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_STOPPED)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	f103 32ff 	add.w	r2, r3, #4294967295
 80078e0:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 80078e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80078e8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80078ec:	189b      	adds	r3, r3, r2
 80078ee:	795b      	ldrb	r3, [r3, #5]
 80078f0:	2b01      	cmp	r3, #1
 80078f2:	d012      	beq.n	800791a <SYSTM001_StopTimer+0x82>
    {
      /* remove Timer from node list */
      SYSTM001_lRemoveTimerList((Handle - 1U));
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	f103 33ff 	add.w	r3, r3, #4294967295
 80078fa:	4618      	mov	r0, r3
 80078fc:	f7ff fd8c 	bl	8007418 <SYSTM001_lRemoveTimerList>

      /* Set timer status as SYSTM001_STATE_STOPPED  */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_STOPPED;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f103 32ff 	add.w	r2, r3, #4294967295
 8007906:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 800790a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800790e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8007912:	189b      	adds	r3, r3, r2
 8007914:	f04f 0201 	mov.w	r2, #1
 8007918:	715a      	strb	r2, [r3, #5]
    }
  }

  return Error;
 800791a:	68fb      	ldr	r3, [r7, #12]
}
 800791c:	4618      	mov	r0, r3
 800791e:	f107 0710 	add.w	r7, r7, #16
 8007922:	46bd      	mov	sp, r7
 8007924:	bd80      	pop	{r7, pc}
 8007926:	bf00      	nop

08007928 <SYSTM001_DeleteTimer>:

/*
 *  Function to delete the Timer instance.
 */
status_t SYSTM001_DeleteTimer(handle_t Handle) 
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b084      	sub	sp, #16
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8007930:	f04f 0300 	mov.w	r3, #0
 8007934:	60fb      	str	r3, [r7, #12]

  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2b20      	cmp	r3, #32
 800793a:	d902      	bls.n	8007942 <SYSTM001_DeleteTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800793c:	f04f 0301 	mov.w	r3, #1
 8007940:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8007942:	f640 13c8 	movw	r3, #2504	; 0x9c8
 8007946:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800794a:	681a      	ldr	r2, [r3, #0]
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007952:	fa22 f303 	lsr.w	r3, r2, r3
 8007956:	f003 0301 	and.w	r3, r3, #1
 800795a:	2b00      	cmp	r3, #0
 800795c:	d102      	bne.n	8007964 <SYSTM001_DeleteTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800795e:	f04f 0301 	mov.w	r3, #1
 8007962:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d126      	bne.n	80079b8 <SYSTM001_DeleteTimer+0x90>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState == SYSTM001_STATE_RUNNING)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	f103 32ff 	add.w	r2, r3, #4294967295
 8007970:	f641 33d4 	movw	r3, #7124	; 0x1bd4
 8007974:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007978:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800797c:	189b      	adds	r3, r3, r2
 800797e:	795b      	ldrb	r3, [r3, #5]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d105      	bne.n	8007990 <SYSTM001_DeleteTimer+0x68>
    {
      /* Yes,remove this timer from timer list*/
      SYSTM001_lRemoveTimerList((Handle - 1U));
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	f103 33ff 	add.w	r3, r3, #4294967295
 800798a:	4618      	mov	r0, r3
 800798c:	f7ff fd44 	bl	8007418 <SYSTM001_lRemoveTimerList>
    }

    /* Release resource that this timer hold*/
    TimerTracker &=~((uint32_t)1U << (Handle - 1U));
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f103 33ff 	add.w	r3, r3, #4294967295
 8007996:	f04f 0201 	mov.w	r2, #1
 800799a:	fa02 f303 	lsl.w	r3, r2, r3
 800799e:	ea6f 0203 	mvn.w	r2, r3
 80079a2:	f640 13c8 	movw	r3, #2504	; 0x9c8
 80079a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	401a      	ands	r2, r3
 80079ae:	f640 13c8 	movw	r3, #2504	; 0x9c8
 80079b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80079b6:	601a      	str	r2, [r3, #0]
  }

  return Error;
 80079b8:	68fb      	ldr	r3, [r7, #12]

}
 80079ba:	4618      	mov	r0, r3
 80079bc:	f107 0710 	add.w	r7, r7, #16
 80079c0:	46bd      	mov	sp, r7
 80079c2:	bd80      	pop	{r7, pc}

080079c4 <SYSTM001_GetTime>:

/*
 *  Interface to get the current system time.
 */
uint32_t  SYSTM001_GetTime(void)
{
 80079c4:	b480      	push	{r7}
 80079c6:	af00      	add	r7, sp, #0
  /* <<<DD_SYSTM001 _API_6>>> */
  return CONVERT_SYSTICK_COUNT_TO_MSEC(SysTickCount);
 80079c8:	f640 13cc 	movw	r3, #2508	; 0x9cc
 80079cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80079d0:	681b      	ldr	r3, [r3, #0]
}
 80079d2:	4618      	mov	r0, r3
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bc80      	pop	{r7}
 80079d8:	4770      	bx	lr
 80079da:	bf00      	nop

080079dc <SYSTM001_GetSysTickCount>:
/*
 *  Utility function to get the no of system ticks for the 
 *  specified period.
 */
uint32_t  SYSTM001_GetSysTickCount(uint32_t Period ) 
{
 80079dc:	b480      	push	{r7}
 80079de:	b085      	sub	sp, #20
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
  /* <<<DD_SYSTM001 _API_7>>> */
  uint32_t	Count  = CONVERT_MSEC_TO_SYSICK_COUNT(Period);
 80079e4:	687a      	ldr	r2, [r7, #4]
 80079e6:	f24d 43c0 	movw	r3, #54464	; 0xd4c0
 80079ea:	f2c0 0301 	movt	r3, #1
 80079ee:	fb03 f302 	mul.w	r3, r3, r2
 80079f2:	60fb      	str	r3, [r7, #12]
  return Count;
 80079f4:	68fb      	ldr	r3, [r7, #12]
}
 80079f6:	4618      	mov	r0, r3
 80079f8:	f107 0714 	add.w	r7, r7, #20
 80079fc:	46bd      	mov	sp, r7
 80079fe:	bc80      	pop	{r7}
 8007a00:	4770      	bx	lr
 8007a02:	bf00      	nop

08007a04 <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 8007a04:	b480      	push	{r7}
 8007a06:	b087      	sub	sp, #28
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 8007a0c:	f04f 0300 	mov.w	r3, #0
 8007a10:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 8007a12:	f04f 0300 	mov.w	r3, #0
 8007a16:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8007a18:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8007a1c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007a20:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8007a28:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	f103 0310 	add.w	r3, r3, #16
 8007a30:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8007a32:	697a      	ldr	r2, [r7, #20]
 8007a34:	4613      	mov	r3, r2
 8007a36:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007a3a:	189b      	adds	r3, r3, r2
 8007a3c:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 8007a40:	18cb      	adds	r3, r1, r3
 8007a42:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8007a4a:	693b      	ldr	r3, [r7, #16]
 8007a4c:	601a      	str	r2, [r3, #0]
}
 8007a4e:	f107 071c 	add.w	r7, r7, #28
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bc80      	pop	{r7}
 8007a56:	4770      	bx	lr

08007a58 <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b087      	sub	sp, #28
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 8007a60:	f04f 0300 	mov.w	r3, #0
 8007a64:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 8007a66:	f04f 0300 	mov.w	r3, #0
 8007a6a:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 8007a6c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8007a70:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007a74:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8007a7c:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	f103 0314 	add.w	r3, r3, #20
 8007a84:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8007a86:	697a      	ldr	r2, [r7, #20]
 8007a88:	4613      	mov	r3, r2
 8007a8a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007a8e:	189b      	adds	r3, r3, r2
 8007a90:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8007a94:	18cb      	adds	r3, r1, r3
 8007a96:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	601a      	str	r2, [r3, #0]
}
 8007aa2:	f107 071c 	add.w	r7, r7, #28
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bc80      	pop	{r7}
 8007aaa:	4770      	bx	lr

08007aac <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b083      	sub	sp, #12
 8007ab0:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 8007ab2:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8007ab6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007aba:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 8007abc:	f04f 0300 	mov.w	r3, #0
 8007ac0:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 8007ac8:	78fb      	ldrb	r3, [r7, #3]
}
 8007aca:	4618      	mov	r0, r3
 8007acc:	f107 070c 	add.w	r7, r7, #12
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bc80      	pop	{r7}
 8007ad4:	4770      	bx	lr
 8007ad6:	bf00      	nop

08007ad8 <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 8007ad8:	b480      	push	{r7}
 8007ada:	b089      	sub	sp, #36	; 0x24
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 8007ae0:	f04f 030f 	mov.w	r3, #15
 8007ae4:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 8007ae6:	f04f 0300 	mov.w	r3, #0
 8007aea:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 8007aec:	f04f 0300 	mov.w	r3, #0
 8007af0:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 8007af2:	f04f 0300 	mov.w	r3, #0
 8007af6:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8007af8:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8007afc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007b00:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8007b08:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	f103 030c 	add.w	r3, r3, #12
 8007b10:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8007b12:	69ba      	ldr	r2, [r7, #24]
 8007b14:	4613      	mov	r3, r2
 8007b16:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007b1a:	189b      	adds	r3, r3, r2
 8007b1c:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 8007b20:	18cb      	adds	r3, r1, r3
 8007b22:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 8007b24:	697b      	ldr	r3, [r7, #20]
 8007b26:	681a      	ldr	r2, [r3, #0]
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	4013      	ands	r3, r2
 8007b2c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007b30:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d003      	beq.n	8007b40 <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 8007b38:	f04f 0301 	mov.w	r3, #1
 8007b3c:	61fb      	str	r3, [r7, #28]
 8007b3e:	e002      	b.n	8007b46 <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 8007b40:	f04f 0300 	mov.w	r3, #0
 8007b44:	61fb      	str	r3, [r7, #28]
  }
  return status;
 8007b46:	69fb      	ldr	r3, [r7, #28]
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bc80      	pop	{r7}
 8007b52:	4770      	bx	lr

08007b54 <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 8007b54:	b480      	push	{r7}
 8007b56:	b083      	sub	sp, #12
 8007b58:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 8007b5a:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8007b5e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007b62:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	689b      	ldr	r3, [r3, #8]
 8007b68:	f043 0201 	orr.w	r2, r3, #1
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	609a      	str	r2, [r3, #8]

}
 8007b70:	f107 070c 	add.w	r7, r7, #12
 8007b74:	46bd      	mov	sp, r7
 8007b76:	bc80      	pop	{r7}
 8007b78:	4770      	bx	lr
 8007b7a:	bf00      	nop

08007b7c <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 5 Port 7 based on User configuration */
  IO004_Handle0.PortRegs->OMR = 0U<< 7;
 8007b80:	f644 43ec 	movw	r3, #19692	; 0x4cec
 8007b84:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007b88:	685b      	ldr	r3, [r3, #4]
 8007b8a:	f04f 0200 	mov.w	r2, #0
 8007b8e:	605a      	str	r2, [r3, #4]
  
  IO004_Handle0.PortRegs->PDR0   &= (uint32_t)(~(PORT5_PDR0_PD7_Msk));
 8007b90:	f644 43ec 	movw	r3, #19692	; 0x4cec
 8007b94:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007b98:	685a      	ldr	r2, [r3, #4]
 8007b9a:	f644 43ec 	movw	r3, #19692	; 0x4cec
 8007b9e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007ba2:	685b      	ldr	r3, [r3, #4]
 8007ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ba6:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8007baa:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle0.PortRegs->PDR0   |= (uint32_t)((4UL << PORT5_PDR0_PD7_Pos) & \
 8007bac:	f644 43ec 	movw	r3, #19692	; 0x4cec
 8007bb0:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007bb4:	685a      	ldr	r2, [r3, #4]
 8007bb6:	f644 43ec 	movw	r3, #19692	; 0x4cec
 8007bba:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007bbe:	685b      	ldr	r3, [r3, #4]
 8007bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bc2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007bc6:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT5_PDR0_PD7_Msk);
  IO004_Handle0.PortRegs->IOCR4 |= (8U << 27);   
 8007bc8:	f644 43ec 	movw	r3, #19692	; 0x4cec
 8007bcc:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007bd0:	685a      	ldr	r2, [r3, #4]
 8007bd2:	f644 43ec 	movw	r3, #19692	; 0x4cec
 8007bd6:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	695b      	ldr	r3, [r3, #20]
 8007bde:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007be2:	6153      	str	r3, [r2, #20]

  /* Configuration of 1 Port 15 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 0U<< 15;
 8007be4:	f644 43f4 	movw	r3, #19700	; 0x4cf4
 8007be8:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007bec:	685b      	ldr	r3, [r3, #4]
 8007bee:	f04f 0200 	mov.w	r2, #0
 8007bf2:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD15_Msk));
 8007bf4:	f644 43f4 	movw	r3, #19700	; 0x4cf4
 8007bf8:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007bfc:	685a      	ldr	r2, [r3, #4]
 8007bfe:	f644 43f4 	movw	r3, #19700	; 0x4cf4
 8007c02:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007c06:	685b      	ldr	r3, [r3, #4]
 8007c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c0a:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8007c0e:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle1.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD15_Pos) & \
 8007c10:	f644 43f4 	movw	r3, #19700	; 0x4cf4
 8007c14:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007c18:	685a      	ldr	r2, [r3, #4]
 8007c1a:	f644 43f4 	movw	r3, #19700	; 0x4cf4
 8007c1e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c26:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007c2a:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD15_Msk);
  IO004_Handle1.PortRegs->IOCR12 |= (0U << 27);   
 8007c2c:	f644 43f4 	movw	r3, #19700	; 0x4cf4
 8007c30:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007c34:	685a      	ldr	r2, [r3, #4]
 8007c36:	f644 43f4 	movw	r3, #19700	; 0x4cf4
 8007c3a:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007c3e:	685b      	ldr	r3, [r3, #4]
 8007c40:	69db      	ldr	r3, [r3, #28]
 8007c42:	61d3      	str	r3, [r2, #28]

  /* Configuration of 1 Port 13 based on User configuration */
  IO004_Handle2.PortRegs->OMR = 0U<< 13;
 8007c44:	f644 43fc 	movw	r3, #19708	; 0x4cfc
 8007c48:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007c4c:	685b      	ldr	r3, [r3, #4]
 8007c4e:	f04f 0200 	mov.w	r2, #0
 8007c52:	605a      	str	r2, [r3, #4]
  
  IO004_Handle2.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD13_Msk));
 8007c54:	f644 43fc 	movw	r3, #19708	; 0x4cfc
 8007c58:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007c5c:	685a      	ldr	r2, [r3, #4]
 8007c5e:	f644 43fc 	movw	r3, #19708	; 0x4cfc
 8007c62:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007c66:	685b      	ldr	r3, [r3, #4]
 8007c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c6a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007c6e:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle2.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD13_Pos) & \
 8007c70:	f644 43fc 	movw	r3, #19708	; 0x4cfc
 8007c74:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007c78:	685a      	ldr	r2, [r3, #4]
 8007c7a:	f644 43fc 	movw	r3, #19708	; 0x4cfc
 8007c7e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007c82:	685b      	ldr	r3, [r3, #4]
 8007c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c86:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007c8a:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD13_Msk);
  IO004_Handle2.PortRegs->IOCR12 |= (0U << 11);   
 8007c8c:	f644 43fc 	movw	r3, #19708	; 0x4cfc
 8007c90:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007c94:	685a      	ldr	r2, [r3, #4]
 8007c96:	f644 43fc 	movw	r3, #19708	; 0x4cfc
 8007c9a:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007c9e:	685b      	ldr	r3, [r3, #4]
 8007ca0:	69db      	ldr	r3, [r3, #28]
 8007ca2:	61d3      	str	r3, [r2, #28]

  /* Configuration of 1 Port 0 based on User configuration */
  IO004_Handle3.PortRegs->OMR = 0U<< 0;
 8007ca4:	f644 5304 	movw	r3, #19716	; 0x4d04
 8007ca8:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	f04f 0200 	mov.w	r2, #0
 8007cb2:	605a      	str	r2, [r3, #4]
  
  IO004_Handle3.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD0_Msk));
 8007cb4:	f644 5304 	movw	r3, #19716	; 0x4d04
 8007cb8:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007cbc:	685a      	ldr	r2, [r3, #4]
 8007cbe:	f644 5304 	movw	r3, #19716	; 0x4d04
 8007cc2:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cca:	f023 0307 	bic.w	r3, r3, #7
 8007cce:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle3.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD0_Pos) & \
 8007cd0:	f644 5304 	movw	r3, #19716	; 0x4d04
 8007cd4:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007cd8:	685a      	ldr	r2, [r3, #4]
 8007cda:	f644 5304 	movw	r3, #19716	; 0x4d04
 8007cde:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007ce2:	685b      	ldr	r3, [r3, #4]
 8007ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ce6:	f043 0304 	orr.w	r3, r3, #4
 8007cea:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD0_Msk);
  IO004_Handle3.PortRegs->IOCR0 |= (0U << 3);
 8007cec:	f644 5304 	movw	r3, #19716	; 0x4d04
 8007cf0:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007cf4:	685a      	ldr	r2, [r3, #4]
 8007cf6:	f644 5304 	movw	r3, #19716	; 0x4d04
 8007cfa:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007cfe:	685b      	ldr	r3, [r3, #4]
 8007d00:	691b      	ldr	r3, [r3, #16]
 8007d02:	6113      	str	r3, [r2, #16]
}
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bc80      	pop	{r7}
 8007d08:	4770      	bx	lr
 8007d0a:	bf00      	nop

08007d0c <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b085      	sub	sp, #20
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
 8007d14:	460b      	mov	r3, r1
 8007d16:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	785b      	ldrb	r3, [r3, #1]
 8007d1c:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8007d1e:	7bfb      	ldrb	r3, [r7, #15]
 8007d20:	2b03      	cmp	r3, #3
 8007d22:	d823      	bhi.n	8007d6c <IO004_DisableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	685b      	ldr	r3, [r3, #4]
 8007d28:	687a      	ldr	r2, [r7, #4]
 8007d2a:	6852      	ldr	r2, [r2, #4]
 8007d2c:	6911      	ldr	r1, [r2, #16]
 8007d2e:	7bfa      	ldrb	r2, [r7, #15]
 8007d30:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8007d34:	f102 0203 	add.w	r2, r2, #3
 8007d38:	f04f 001f 	mov.w	r0, #31
 8007d3c:	fa00 f202 	lsl.w	r2, r0, r2
 8007d40:	ea6f 0202 	mvn.w	r2, r2
 8007d44:	400a      	ands	r2, r1
 8007d46:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	685b      	ldr	r3, [r3, #4]
 8007d4c:	687a      	ldr	r2, [r7, #4]
 8007d4e:	6852      	ldr	r2, [r2, #4]
 8007d50:	6911      	ldr	r1, [r2, #16]
 8007d52:	78fa      	ldrb	r2, [r7, #3]
 8007d54:	f002 001f 	and.w	r0, r2, #31
 8007d58:	7bfa      	ldrb	r2, [r7, #15]
 8007d5a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8007d5e:	f102 0203 	add.w	r2, r2, #3
 8007d62:	fa00 f202 	lsl.w	r2, r0, r2
 8007d66:	430a      	orrs	r2, r1
 8007d68:	611a      	str	r2, [r3, #16]
 8007d6a:	e088      	b.n	8007e7e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8007d6c:	7bfb      	ldrb	r3, [r7, #15]
 8007d6e:	2b03      	cmp	r3, #3
 8007d70:	d92a      	bls.n	8007dc8 <IO004_DisableOutputDriver+0xbc>
 8007d72:	7bfb      	ldrb	r3, [r7, #15]
 8007d74:	2b07      	cmp	r3, #7
 8007d76:	d827      	bhi.n	8007dc8 <IO004_DisableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8007d78:	7bfb      	ldrb	r3, [r7, #15]
 8007d7a:	f1a3 0304 	sub.w	r3, r3, #4
 8007d7e:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	685b      	ldr	r3, [r3, #4]
 8007d84:	687a      	ldr	r2, [r7, #4]
 8007d86:	6852      	ldr	r2, [r2, #4]
 8007d88:	6951      	ldr	r1, [r2, #20]
 8007d8a:	7bfa      	ldrb	r2, [r7, #15]
 8007d8c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8007d90:	f102 0203 	add.w	r2, r2, #3
 8007d94:	f04f 001f 	mov.w	r0, #31
 8007d98:	fa00 f202 	lsl.w	r2, r0, r2
 8007d9c:	ea6f 0202 	mvn.w	r2, r2
 8007da0:	400a      	ands	r2, r1
 8007da2:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	687a      	ldr	r2, [r7, #4]
 8007daa:	6852      	ldr	r2, [r2, #4]
 8007dac:	6951      	ldr	r1, [r2, #20]
 8007dae:	78fa      	ldrb	r2, [r7, #3]
 8007db0:	f002 001f 	and.w	r0, r2, #31
 8007db4:	7bfa      	ldrb	r2, [r7, #15]
 8007db6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8007dba:	f102 0203 	add.w	r2, r2, #3
 8007dbe:	fa00 f202 	lsl.w	r2, r0, r2
 8007dc2:	430a      	orrs	r2, r1
 8007dc4:	615a      	str	r2, [r3, #20]
 8007dc6:	e05a      	b.n	8007e7e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8007dc8:	7bfb      	ldrb	r3, [r7, #15]
 8007dca:	2b07      	cmp	r3, #7
 8007dcc:	d92a      	bls.n	8007e24 <IO004_DisableOutputDriver+0x118>
 8007dce:	7bfb      	ldrb	r3, [r7, #15]
 8007dd0:	2b0b      	cmp	r3, #11
 8007dd2:	d827      	bhi.n	8007e24 <IO004_DisableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8007dd4:	7bfb      	ldrb	r3, [r7, #15]
 8007dd6:	f1a3 0308 	sub.w	r3, r3, #8
 8007dda:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	685b      	ldr	r3, [r3, #4]
 8007de0:	687a      	ldr	r2, [r7, #4]
 8007de2:	6852      	ldr	r2, [r2, #4]
 8007de4:	6991      	ldr	r1, [r2, #24]
 8007de6:	7bfa      	ldrb	r2, [r7, #15]
 8007de8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8007dec:	f102 0203 	add.w	r2, r2, #3
 8007df0:	f04f 001f 	mov.w	r0, #31
 8007df4:	fa00 f202 	lsl.w	r2, r0, r2
 8007df8:	ea6f 0202 	mvn.w	r2, r2
 8007dfc:	400a      	ands	r2, r1
 8007dfe:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	685b      	ldr	r3, [r3, #4]
 8007e04:	687a      	ldr	r2, [r7, #4]
 8007e06:	6852      	ldr	r2, [r2, #4]
 8007e08:	6991      	ldr	r1, [r2, #24]
 8007e0a:	78fa      	ldrb	r2, [r7, #3]
 8007e0c:	f002 001f 	and.w	r0, r2, #31
 8007e10:	7bfa      	ldrb	r2, [r7, #15]
 8007e12:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8007e16:	f102 0203 	add.w	r2, r2, #3
 8007e1a:	fa00 f202 	lsl.w	r2, r0, r2
 8007e1e:	430a      	orrs	r2, r1
 8007e20:	619a      	str	r2, [r3, #24]
 8007e22:	e02c      	b.n	8007e7e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8007e24:	7bfb      	ldrb	r3, [r7, #15]
 8007e26:	2b0b      	cmp	r3, #11
 8007e28:	d929      	bls.n	8007e7e <IO004_DisableOutputDriver+0x172>
 8007e2a:	7bfb      	ldrb	r3, [r7, #15]
 8007e2c:	2b0f      	cmp	r3, #15
 8007e2e:	d826      	bhi.n	8007e7e <IO004_DisableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8007e30:	7bfb      	ldrb	r3, [r7, #15]
 8007e32:	f1a3 030c 	sub.w	r3, r3, #12
 8007e36:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	685b      	ldr	r3, [r3, #4]
 8007e3c:	687a      	ldr	r2, [r7, #4]
 8007e3e:	6852      	ldr	r2, [r2, #4]
 8007e40:	69d1      	ldr	r1, [r2, #28]
 8007e42:	7bfa      	ldrb	r2, [r7, #15]
 8007e44:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8007e48:	f102 0203 	add.w	r2, r2, #3
 8007e4c:	f04f 001f 	mov.w	r0, #31
 8007e50:	fa00 f202 	lsl.w	r2, r0, r2
 8007e54:	ea6f 0202 	mvn.w	r2, r2
 8007e58:	400a      	ands	r2, r1
 8007e5a:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	687a      	ldr	r2, [r7, #4]
 8007e62:	6852      	ldr	r2, [r2, #4]
 8007e64:	69d1      	ldr	r1, [r2, #28]
 8007e66:	78fa      	ldrb	r2, [r7, #3]
 8007e68:	f002 001f 	and.w	r0, r2, #31
 8007e6c:	7bfa      	ldrb	r2, [r7, #15]
 8007e6e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8007e72:	f102 0203 	add.w	r2, r2, #3
 8007e76:	fa00 f202 	lsl.w	r2, r0, r2
 8007e7a:	430a      	orrs	r2, r1
 8007e7c:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
 8007e7e:	f107 0714 	add.w	r7, r7, #20
 8007e82:	46bd      	mov	sp, r7
 8007e84:	bc80      	pop	{r7}
 8007e86:	4770      	bx	lr

08007e88 <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b085      	sub	sp, #20
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
 8007e90:	460b      	mov	r3, r1
 8007e92:	70fb      	strb	r3, [r7, #3]

  uint8_t Pin = Handle->PortPin;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	785b      	ldrb	r3, [r3, #1]
 8007e98:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8007e9a:	7bfb      	ldrb	r3, [r7, #15]
 8007e9c:	2b03      	cmp	r3, #3
 8007e9e:	d823      	bhi.n	8007ee8 <IO004_EnableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	685b      	ldr	r3, [r3, #4]
 8007ea4:	687a      	ldr	r2, [r7, #4]
 8007ea6:	6852      	ldr	r2, [r2, #4]
 8007ea8:	6911      	ldr	r1, [r2, #16]
 8007eaa:	7bfa      	ldrb	r2, [r7, #15]
 8007eac:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8007eb0:	f102 0203 	add.w	r2, r2, #3
 8007eb4:	f04f 001f 	mov.w	r0, #31
 8007eb8:	fa00 f202 	lsl.w	r2, r0, r2
 8007ebc:	ea6f 0202 	mvn.w	r2, r2
 8007ec0:	400a      	ands	r2, r1
 8007ec2:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	687a      	ldr	r2, [r7, #4]
 8007eca:	6852      	ldr	r2, [r2, #4]
 8007ecc:	6911      	ldr	r1, [r2, #16]
 8007ece:	78fa      	ldrb	r2, [r7, #3]
 8007ed0:	f002 001f 	and.w	r0, r2, #31
 8007ed4:	7bfa      	ldrb	r2, [r7, #15]
 8007ed6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8007eda:	f102 0203 	add.w	r2, r2, #3
 8007ede:	fa00 f202 	lsl.w	r2, r0, r2
 8007ee2:	430a      	orrs	r2, r1
 8007ee4:	611a      	str	r2, [r3, #16]
 8007ee6:	e088      	b.n	8007ffa <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8007ee8:	7bfb      	ldrb	r3, [r7, #15]
 8007eea:	2b03      	cmp	r3, #3
 8007eec:	d92a      	bls.n	8007f44 <IO004_EnableOutputDriver+0xbc>
 8007eee:	7bfb      	ldrb	r3, [r7, #15]
 8007ef0:	2b07      	cmp	r3, #7
 8007ef2:	d827      	bhi.n	8007f44 <IO004_EnableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8007ef4:	7bfb      	ldrb	r3, [r7, #15]
 8007ef6:	f1a3 0304 	sub.w	r3, r3, #4
 8007efa:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	685b      	ldr	r3, [r3, #4]
 8007f00:	687a      	ldr	r2, [r7, #4]
 8007f02:	6852      	ldr	r2, [r2, #4]
 8007f04:	6951      	ldr	r1, [r2, #20]
 8007f06:	7bfa      	ldrb	r2, [r7, #15]
 8007f08:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8007f0c:	f102 0203 	add.w	r2, r2, #3
 8007f10:	f04f 001f 	mov.w	r0, #31
 8007f14:	fa00 f202 	lsl.w	r2, r0, r2
 8007f18:	ea6f 0202 	mvn.w	r2, r2
 8007f1c:	400a      	ands	r2, r1
 8007f1e:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	685b      	ldr	r3, [r3, #4]
 8007f24:	687a      	ldr	r2, [r7, #4]
 8007f26:	6852      	ldr	r2, [r2, #4]
 8007f28:	6951      	ldr	r1, [r2, #20]
 8007f2a:	78fa      	ldrb	r2, [r7, #3]
 8007f2c:	f002 001f 	and.w	r0, r2, #31
 8007f30:	7bfa      	ldrb	r2, [r7, #15]
 8007f32:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8007f36:	f102 0203 	add.w	r2, r2, #3
 8007f3a:	fa00 f202 	lsl.w	r2, r0, r2
 8007f3e:	430a      	orrs	r2, r1
 8007f40:	615a      	str	r2, [r3, #20]
 8007f42:	e05a      	b.n	8007ffa <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8007f44:	7bfb      	ldrb	r3, [r7, #15]
 8007f46:	2b07      	cmp	r3, #7
 8007f48:	d92a      	bls.n	8007fa0 <IO004_EnableOutputDriver+0x118>
 8007f4a:	7bfb      	ldrb	r3, [r7, #15]
 8007f4c:	2b0b      	cmp	r3, #11
 8007f4e:	d827      	bhi.n	8007fa0 <IO004_EnableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8007f50:	7bfb      	ldrb	r3, [r7, #15]
 8007f52:	f1a3 0308 	sub.w	r3, r3, #8
 8007f56:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	687a      	ldr	r2, [r7, #4]
 8007f5e:	6852      	ldr	r2, [r2, #4]
 8007f60:	6991      	ldr	r1, [r2, #24]
 8007f62:	7bfa      	ldrb	r2, [r7, #15]
 8007f64:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8007f68:	f102 0203 	add.w	r2, r2, #3
 8007f6c:	f04f 001f 	mov.w	r0, #31
 8007f70:	fa00 f202 	lsl.w	r2, r0, r2
 8007f74:	ea6f 0202 	mvn.w	r2, r2
 8007f78:	400a      	ands	r2, r1
 8007f7a:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	685b      	ldr	r3, [r3, #4]
 8007f80:	687a      	ldr	r2, [r7, #4]
 8007f82:	6852      	ldr	r2, [r2, #4]
 8007f84:	6991      	ldr	r1, [r2, #24]
 8007f86:	78fa      	ldrb	r2, [r7, #3]
 8007f88:	f002 001f 	and.w	r0, r2, #31
 8007f8c:	7bfa      	ldrb	r2, [r7, #15]
 8007f8e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8007f92:	f102 0203 	add.w	r2, r2, #3
 8007f96:	fa00 f202 	lsl.w	r2, r0, r2
 8007f9a:	430a      	orrs	r2, r1
 8007f9c:	619a      	str	r2, [r3, #24]
 8007f9e:	e02c      	b.n	8007ffa <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8007fa0:	7bfb      	ldrb	r3, [r7, #15]
 8007fa2:	2b0b      	cmp	r3, #11
 8007fa4:	d929      	bls.n	8007ffa <IO004_EnableOutputDriver+0x172>
 8007fa6:	7bfb      	ldrb	r3, [r7, #15]
 8007fa8:	2b0f      	cmp	r3, #15
 8007faa:	d826      	bhi.n	8007ffa <IO004_EnableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8007fac:	7bfb      	ldrb	r3, [r7, #15]
 8007fae:	f1a3 030c 	sub.w	r3, r3, #12
 8007fb2:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	685b      	ldr	r3, [r3, #4]
 8007fb8:	687a      	ldr	r2, [r7, #4]
 8007fba:	6852      	ldr	r2, [r2, #4]
 8007fbc:	69d1      	ldr	r1, [r2, #28]
 8007fbe:	7bfa      	ldrb	r2, [r7, #15]
 8007fc0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8007fc4:	f102 0203 	add.w	r2, r2, #3
 8007fc8:	f04f 001f 	mov.w	r0, #31
 8007fcc:	fa00 f202 	lsl.w	r2, r0, r2
 8007fd0:	ea6f 0202 	mvn.w	r2, r2
 8007fd4:	400a      	ands	r2, r1
 8007fd6:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	685b      	ldr	r3, [r3, #4]
 8007fdc:	687a      	ldr	r2, [r7, #4]
 8007fde:	6852      	ldr	r2, [r2, #4]
 8007fe0:	69d1      	ldr	r1, [r2, #28]
 8007fe2:	78fa      	ldrb	r2, [r7, #3]
 8007fe4:	f002 001f 	and.w	r0, r2, #31
 8007fe8:	7bfa      	ldrb	r2, [r7, #15]
 8007fea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8007fee:	f102 0203 	add.w	r2, r2, #3
 8007ff2:	fa00 f202 	lsl.w	r2, r0, r2
 8007ff6:	430a      	orrs	r2, r1
 8007ff8:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
 8007ffa:	f107 0714 	add.w	r7, r7, #20
 8007ffe:	46bd      	mov	sp, r7
 8008000:	bc80      	pop	{r7}
 8008002:	4770      	bx	lr

08008004 <I2C001_lInit>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
 /* Initializes the App based on User provide configuration. */
 void I2C001_lInit (const I2C001Handle_type* I2CHandle)
{ 
 8008004:	b580      	push	{r7, lr}
 8008006:	b086      	sub	sp, #24
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
   uint32_t Brg_PDivValue = 0x00U;
 800800c:	f04f 0300 	mov.w	r3, #0
 8008010:	613b      	str	r3, [r7, #16]
   uint32_t Fdr_StepValue = 0x00U;  
 8008012:	f04f 0300 	mov.w	r3, #0
 8008016:	60fb      	str	r3, [r7, #12]
   USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	685b      	ldr	r3, [r3, #4]
 800801c:	617b      	str	r3, [r7, #20]

   /* <<<DD_I2C001_API_1>>>*/

   /** I2C initialization  */
   /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
   I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008022:	f023 0204 	bic.w	r2, r3, #4
 8008026:	697b      	ldr	r3, [r7, #20]
 8008028:	641a      	str	r2, [r3, #64]	; 0x40

   /* Enable the USIC Channel */
   I2CRegs->KSCFG |= (((uint32_t) 0x01 & USIC_CH_KSCFG_MODEN_Msk)) | \
 800802a:	697b      	ldr	r3, [r7, #20]
 800802c:	68db      	ldr	r3, [r3, #12]
 800802e:	f043 0203 	orr.w	r2, r3, #3
 8008032:	697b      	ldr	r3, [r7, #20]
 8008034:	60da      	str	r2, [r3, #12]
    (((uint32_t)0x01 << USIC_CH_KSCFG_BPMODEN_Pos));
    
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	6899      	ldr	r1, [r3, #8]
 800803a:	f107 0210 	add.w	r2, r7, #16
 800803e:	f107 030c 	add.w	r3, r7, #12
 8008042:	4608      	mov	r0, r1
 8008044:	4611      	mov	r1, r2
 8008046:	461a      	mov	r2, r3
 8008048:	f000 f8ba 	bl	80081c0 <I2C001_lConfigureBitRate>
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	691a      	ldr	r2, [r3, #16]
           ((((uint32_t)USIC_FRACTIONAL_DIV_SEL << USIC_CH_FDR_DM_Pos) & \
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8008056:	ea4f 5393 	mov.w	r3, r3, lsr #22
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 800805a:	4313      	orrs	r3, r2
 800805c:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8008060:	697b      	ldr	r3, [r7, #20]
 8008062:	611a      	str	r2, [r3, #16]
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
            USIC_CH_FDR_STEP_Msk));
   
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	689b      	ldr	r3, [r3, #8]
 8008068:	2b64      	cmp	r3, #100	; 0x64
 800806a:	d80f      	bhi.n	800808c <I2C001_lInit+0x88>
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 8008070:	693b      	ldr	r3, [r7, #16]
 8008072:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8008076:	f04f 0300 	mov.w	r3, #0
 800807a:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 800807e:	400b      	ands	r3, r1
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8008080:	4313      	orrs	r3, r2
 8008082:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 8008086:	697b      	ldr	r3, [r7, #20]
 8008088:	615a      	str	r2, [r3, #20]
 800808a:	e00e      	b.n	80080aa <I2C001_lInit+0xa6>
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 800808c:	697b      	ldr	r3, [r7, #20]
 800808e:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 8008090:	693b      	ldr	r3, [r7, #16]
 8008092:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8008096:	f04f 0300 	mov.w	r3, #0
 800809a:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 800809e:	400b      	ands	r3, r1
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 80080a0:	4313      	orrs	r3, r2
 80080a2:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 80080a6:	697b      	ldr	r3, [r7, #20]
 80080a8:	615a      	str	r2, [r3, #20]
   /* Transmission Mode (TRM) = 3  */
   /* Passive Data Level (PDL) = 1 */
   /* Frame Length (FLE) = 63 (3F) */
   /* Word Length (WLE) = 7  */

   I2CRegs->SCTR |=  \
 80080aa:	697b      	ldr	r3, [r7, #20]
 80080ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80080ae:	f240 3303 	movw	r3, #771	; 0x303
 80080b2:	f2c0 733f 	movt	r3, #1855	; 0x73f
 80080b6:	4313      	orrs	r3, r2
 80080b8:	697a      	ldr	r2, [r7, #20]
 80080ba:	6353      	str	r3, [r2, #52]	; 0x34

       
   /* Configuration of USIC Transmit Control/Status Register */ 
   /* TBUF Data Enable (TDEN) = 1 */
   /* TBUF Data Single Shot Mode (TDSSM) = 1 */     
   I2CRegs->TCSR |= ((((uint32_t)0x01 << USIC_CH_TCSR_TDEN_Pos) & \
 80080bc:	697b      	ldr	r3, [r7, #20]
 80080be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080c0:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 80080c4:	697b      	ldr	r3, [r7, #20]
 80080c6:	639a      	str	r2, [r3, #56]	; 0x38
   /* Non-Acknowledge interrupt enabled */
   /* Arbitration Lost interrupt enabled */
   /* Slave read request interrupt enabled */
   /* Error interrupt enabled */
   /* Configuration of Protocol Control Register */ 
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	689b      	ldr	r3, [r3, #8]
 80080cc:	2b64      	cmp	r3, #100	; 0x64
 80080ce:	d804      	bhi.n	80080da <I2C001_lInit+0xd6>
   {
	   /* Symbol timing = 10 time quanta */
	   I2CRegs->PCR_IICMode |= (((((uint32_t)0x0U << \
 80080d0:	697b      	ldr	r3, [r7, #20]
 80080d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80080d4:	697b      	ldr	r3, [r7, #20]
 80080d6:	63da      	str	r2, [r3, #60]	; 0x3c
 80080d8:	e005      	b.n	80080e6 <I2C001_lInit+0xe2>
			                         (uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }
   else
   {
	   /* Symbol timing = 25 time quanta */
  	 I2CRegs->PCR_IICMode |= (((((uint32_t)0x1U << \
 80080da:	697b      	ldr	r3, [r7, #20]
 80080dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080de:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80080e2:	697b      	ldr	r3, [r7, #20]
 80080e4:	63da      	str	r2, [r3, #60]	; 0x3c
                            	USIC_CH_PCR_IICMode_STIM_Pos)) & \
                        			(uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }

   if(I2CHandle->StartCondRecvIntEn)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	7c1b      	ldrb	r3, [r3, #16]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d005      	beq.n	80080fa <I2C001_lInit+0xf6>
   {
     /* Enable Start Condition Recv Interrupt*/  
     I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR18_Pos) & \
 80080ee:	697b      	ldr	r3, [r7, #20]
 80080f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080f2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR18_Msk); 
   }
      
   if(I2CHandle->RepStartCondRecvIntEn)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	7c5b      	ldrb	r3, [r3, #17]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d005      	beq.n	800810e <I2C001_lInit+0x10a>
   {
    	/* Enable Repeated Start Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01 << USIC_CH_PCR_CTR19_Pos) & \
 8008102:	697b      	ldr	r3, [r7, #20]
 8008104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008106:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR19_Msk); 
   }
     
   if(I2CHandle->StopCondRecvIntEn)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	7c9b      	ldrb	r3, [r3, #18]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d005      	beq.n	8008122 <I2C001_lInit+0x11e>
   {
     	/* Enable Stop Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR20_Pos) & \
 8008116:	697b      	ldr	r3, [r7, #20]
 8008118:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800811a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR20_Msk); 
   }
      
   if(I2CHandle->NackDetectIntEn)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	7cdb      	ldrb	r3, [r3, #19]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d005      	beq.n	8008136 <I2C001_lInit+0x132>
   {
     	/* Enable Non Ack Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR21_Pos) & \
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800812e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR21_Msk); 
   }
      
   if(I2CHandle->ArbLostIntEn)
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	7d1b      	ldrb	r3, [r3, #20]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d005      	beq.n	800814a <I2C001_lInit+0x146>
   {
    	/* Enable Arbitration lost Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR22_Pos) & \
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008142:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8008146:	697b      	ldr	r3, [r7, #20]
 8008148:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR22_Msk); 
   }
      
   if(I2CHandle->ErrorIntEn)
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	7d5b      	ldrb	r3, [r3, #21]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d005      	beq.n	800815e <I2C001_lInit+0x15a>
   {
    	/* Enable IIC Error Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR24_Pos) & \
 8008152:	697b      	ldr	r3, [r7, #20]
 8008154:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008156:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800815a:	697b      	ldr	r3, [r7, #20]
 800815c:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR24_Msk); 
   }
      
   if(I2CHandle->AckIntEn)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	7d9b      	ldrb	r3, [r3, #22]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d005      	beq.n	8008172 <I2C001_lInit+0x16e>
   {
    	/*  Enable Ack  Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR30_Pos) & \
 8008166:	697b      	ldr	r3, [r7, #20]
 8008168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800816a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800816e:	697b      	ldr	r3, [r7, #20]
 8008170:	63da      	str	r2, [r3, #60]	; 0x3c
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 8008172:	697b      	ldr	r3, [r7, #20]
 8008174:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
             ((((uint32_t)I2CHandle->TxLimit << USIC_CH_TBCTR_LIMIT_Pos ) & \
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	7b1b      	ldrb	r3, [r3, #12]
 800817c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8008180:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 8008184:	431a      	orrs	r2, r3
 8008186:	697b      	ldr	r3, [r7, #20]
 8008188:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 800818c:	697b      	ldr	r3, [r7, #20]
 800818e:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	7b5b      	ldrb	r3, [r3, #13]
 8008196:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800819a:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 800819e:	4313      	orrs	r3, r2
 80081a0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80081a4:	697b      	ldr	r3, [r7, #20]
 80081a6:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
	 			         USIC_CH_RBCTR_LIMIT_Msk) |  \
                (((uint32_t)0x01 << USIC_CH_RBCTR_LOF_Pos) & \
                USIC_CH_RBCTR_LOF_Msk));
   I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 80081aa:	697b      	ldr	r3, [r7, #20]
 80081ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ae:	f043 0204 	orr.w	r2, r3, #4
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	641a      	str	r2, [r3, #64]	; 0x40
}
 80081b6:	f107 0718 	add.w	r7, r7, #24
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd80      	pop	{r7, pc}
 80081be:	bf00      	nop

080081c0 <I2C001_lConfigureBitRate>:


/* Give optimized PDIV and STEP value for the given baud rate */ 
void I2C001_lConfigureBitRate\
                    (uint32_t BitRate,uint32_t* PDivValue,uint32_t* StepValue)
{
 80081c0:	b480      	push	{r7}
 80081c2:	b089      	sub	sp, #36	; 0x24
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	60f8      	str	r0, [r7, #12]
 80081c8:	60b9      	str	r1, [r7, #8]
 80081ca:	607a      	str	r2, [r7, #4]
  float ratio = (float)0.0;
 80081cc:	f04f 0300 	mov.w	r3, #0
 80081d0:	61fb      	str	r3, [r7, #28]
  float TempBitrate = ((float)BitRate * ((float)1000));
 80081d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80081d6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80081da:	eddf 7a59 	vldr	s15, [pc, #356]	; 8008340 <I2C001_lConfigureBitRate+0x180>
 80081de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081e2:	edc7 7a04 	vstr	s15, [r7, #16]
  float TempPdiv = (float)0.0;
 80081e6:	f04f 0300 	mov.w	r3, #0
 80081ea:	61bb      	str	r3, [r7, #24]
  float TempStep = (float)0.0;
 80081ec:	f04f 0300 	mov.w	r3, #0
 80081f0:	617b      	str	r3, [r7, #20]

  if(TempBitrate <= 100000.0)
 80081f2:	ed97 7a04 	vldr	s14, [r7, #16]
 80081f6:	eddf 7a53 	vldr	s15, [pc, #332]	; 8008344 <I2C001_lConfigureBitRate+0x184>
 80081fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80081fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008202:	d808      	bhi.n	8008216 <I2C001_lConfigureBitRate+0x56>
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 8008204:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8008348 <I2C001_lConfigureBitRate+0x188>
 8008208:	edd7 7a04 	vldr	s15, [r7, #16]
 800820c:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8008210:	edc7 7a07 	vstr	s15, [r7, #28]
 8008214:	e007      	b.n	8008226 <I2C001_lConfigureBitRate+0x66>
             (((float)1 + (float)I2C_DCTQ1_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  else
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 8008216:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 800834c <I2C001_lConfigureBitRate+0x18c>
 800821a:	edd7 7a04 	vldr	s15, [r7, #16]
 800821e:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8008222:	edc7 7a07 	vstr	s15, [r7, #28]
             (((float)1 + (float)I2C_DCTQ2_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  /* Calculating optimum PDIV value */
  if( ratio <= (float)1)
 8008226:	ed97 7a07 	vldr	s14, [r7, #28]
 800822a:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 800822e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008236:	d803      	bhi.n	8008240 <I2C001_lConfigureBitRate+0x80>
  {
    TempPdiv = (float)0;
 8008238:	f04f 0300 	mov.w	r3, #0
 800823c:	61bb      	str	r3, [r7, #24]
 800823e:	e015      	b.n	800826c <I2C001_lConfigureBitRate+0xac>
  }
  else
  {
    TempPdiv =  ratio - (float)1;
 8008240:	ed97 7a07 	vldr	s14, [r7, #28]
 8008244:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8008248:	ee77 7a67 	vsub.f32	s15, s14, s15
 800824c:	edc7 7a06 	vstr	s15, [r7, #24]
    if( TempPdiv > I2C001_MAX_VALUE)
 8008250:	ed97 7a06 	vldr	s14, [r7, #24]
 8008254:	eddf 7a3e 	vldr	s15, [pc, #248]	; 8008350 <I2C001_lConfigureBitRate+0x190>
 8008258:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800825c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008260:	dd04      	ble.n	800826c <I2C001_lConfigureBitRate+0xac>
    {
  	  TempPdiv = I2C001_MAX_VALUE;
 8008262:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8008266:	f2c4 437f 	movt	r3, #17535	; 0x447f
 800826a:	61bb      	str	r3, [r7, #24]
    }
  }
  *PDivValue = (uint32_t)(TempPdiv);
 800826c:	edd7 7a06 	vldr	s15, [r7, #24]
 8008270:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008274:	68bb      	ldr	r3, [r7, #8]
 8008276:	edc3 7a00 	vstr	s15, [r3]
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
 800827a:	ed97 7a04 	vldr	s14, [r7, #16]
 800827e:	eddf 7a31 	vldr	s15, [pc, #196]	; 8008344 <I2C001_lConfigureBitRate+0x184>
 8008282:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800828a:	d81f      	bhi.n	80082cc <I2C001_lConfigureBitRate+0x10c>
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 800828c:	ed97 7a04 	vldr	s14, [r7, #16]
 8008290:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 8008294:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008298:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8008354 <I2C001_lConfigureBitRate+0x194>
 800829c:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 80082a0:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8008358 <I2C001_lConfigureBitRate+0x198>
 80082a4:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 80082a8:	68bb      	ldr	r3, [r7, #8]
 80082aa:	edd3 7a00 	vldr	s15, [r3]
 80082ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082b2:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80082b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 80082ba:	ee27 7a27 	vmul.f32	s14, s14, s15
  }
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 80082be:	eddf 7a27 	vldr	s15, [pc, #156]	; 800835c <I2C001_lConfigureBitRate+0x19c>
 80082c2:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80082c6:	edc7 7a05 	vstr	s15, [r7, #20]
 80082ca:	e01e      	b.n	800830a <I2C001_lConfigureBitRate+0x14a>
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 80082cc:	ed97 7a04 	vldr	s14, [r7, #16]
 80082d0:	eef3 7a09 	vmov.f32	s15, #57	; 0x39
 80082d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80082d8:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8008354 <I2C001_lConfigureBitRate+0x194>
 80082dc:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 80082e0:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8008358 <I2C001_lConfigureBitRate+0x198>
 80082e4:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 80082e8:	68bb      	ldr	r3, [r7, #8]
 80082ea:	edd3 7a00 	vldr	s15, [r3]
 80082ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082f2:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80082f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 80082fa:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 80082fe:	eddf 7a17 	vldr	s15, [pc, #92]	; 800835c <I2C001_lConfigureBitRate+0x19c>
 8008302:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8008306:	edc7 7a05 	vstr	s15, [r7, #20]
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  if(TempStep > I2C001_MAX_VALUE)
 800830a:	ed97 7a05 	vldr	s14, [r7, #20]
 800830e:	eddf 7a10 	vldr	s15, [pc, #64]	; 8008350 <I2C001_lConfigureBitRate+0x190>
 8008312:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800831a:	dd04      	ble.n	8008326 <I2C001_lConfigureBitRate+0x166>
  {
	  TempStep = I2C001_MAX_VALUE;
 800831c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8008320:	f2c4 437f 	movt	r3, #17535	; 0x447f
 8008324:	617b      	str	r3, [r7, #20]
  }
  *StepValue = (uint32_t)(TempStep);
 8008326:	edd7 7a05 	vldr	s15, [r7, #20]
 800832a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	edc3 7a00 	vstr	s15, [r3]
}
 8008334:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8008338:	46bd      	mov	sp, r7
 800833a:	bc80      	pop	{r7}
 800833c:	4770      	bx	lr
 800833e:	bf00      	nop
 8008340:	447a0000 	.word	0x447a0000
 8008344:	47c35000 	.word	0x47c35000
 8008348:	4ab2d05e 	.word	0x4ab2d05e
 800834c:	4a0f0d18 	.word	0x4a0f0d18
 8008350:	447fc000 	.word	0x447fc000
 8008354:	44800000 	.word	0x44800000
 8008358:	49742400 	.word	0x49742400
 800835c:	42f00000 	.word	0x42f00000

08008360 <I2C001_Init>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
void I2C001_Init(void)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	af00      	add	r7, sp, #0
  /* Reset the Peripheral*/
  RESET001_DeassertReset(PER1_USIC2); 
 8008364:	f44f 7080 	mov.w	r0, #256	; 0x100
 8008368:	f2c1 0000 	movt	r0, #4096	; 0x1000
 800836c:	f7ff fb74 	bl	8007a58 <RESET001_DeassertReset>
  I2C001_lInit(&I2C001_Handle0);          
 8008370:	f644 500c 	movw	r0, #19724	; 0x4d0c
 8008374:	f6c0 0001 	movt	r0, #2049	; 0x801
 8008378:	f7ff fe44 	bl	8008004 <I2C001_lInit>
     /* Configuration of SCL Pin 5.2 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD2_Msk));
 800837c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8008380:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8008384:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8008388:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800838c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800838e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008392:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)4 << PORT5_PDR0_PD2_Pos) & PORT5_PDR0_PD2_Msk);       
 8008394:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8008398:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800839c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80083a0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80083a4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80083a6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80083aa:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->IOCR0 |= ((uint32_t)24 << 19);
 80083ac:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80083b0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80083b4:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80083b8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80083bc:	6912      	ldr	r2, [r2, #16]
 80083be:	f442 0240 	orr.w	r2, r2, #12582912	; 0xc00000
 80083c2:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 2);          
 80083c4:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80083c8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80083cc:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80083d0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80083d4:	6852      	ldr	r2, [r2, #4]
 80083d6:	f042 0204 	orr.w	r2, r2, #4
 80083da:	605a      	str	r2, [r3, #4]
     /* Configuration of SDA Pin 5.0 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD0_Msk));
 80083dc:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80083e0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80083e4:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80083e8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80083ec:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80083ee:	f022 0207 	bic.w	r2, r2, #7
 80083f2:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)4 << PORT5_PDR0_PD0_Pos) & PORT5_PDR0_PD0_Msk);
 80083f4:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80083f8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80083fc:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8008400:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8008404:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8008406:	f042 0204 	orr.w	r2, r2, #4
 800840a:	641a      	str	r2, [r3, #64]	; 0x40
 	
 	
  PORT5->IOCR0 |= ((uint32_t)24 << 3);
 800840c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8008410:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8008414:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8008418:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800841c:	6912      	ldr	r2, [r2, #16]
 800841e:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8008422:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 0);
 8008424:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8008428:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800842c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8008430:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8008434:	6852      	ldr	r2, [r2, #4]
 8008436:	f042 0201 	orr.w	r2, r2, #1
 800843a:	605a      	str	r2, [r3, #4]

  RESET001_DeassertReset(PER0_USIC0);
 800843c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008440:	f7ff fb0a 	bl	8007a58 <RESET001_DeassertReset>
  I2C001_lInit(&I2C001_Handle1);        
 8008444:	f644 5024 	movw	r0, #19748	; 0x4d24
 8008448:	f6c0 0001 	movt	r0, #2049	; 0x801
 800844c:	f7ff fdda 	bl	8008004 <I2C001_lInit>
     /* Configuration of SCL Pin 0.8 based on User configuration */
  PORT0->PDR1 &= (~(PORT0_PDR1_PD8_Msk));
 8008450:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008454:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8008458:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800845c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8008460:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8008462:	f022 0207 	bic.w	r2, r2, #7
 8008466:	645a      	str	r2, [r3, #68]	; 0x44
  PORT0->PDR1 |= (((uint32_t)4 << PORT0_PDR1_PD8_Pos) & PORT0_PDR1_PD8_Msk);    
 8008468:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800846c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8008470:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8008474:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8008478:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800847a:	f042 0204 	orr.w	r2, r2, #4
 800847e:	645a      	str	r2, [r3, #68]	; 0x44
 	       
  PORT0->IOCR8 |= ((uint32_t)16 << 3);
 8008480:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008484:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8008488:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800848c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8008490:	6992      	ldr	r2, [r2, #24]
 8008492:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008496:	619a      	str	r2, [r3, #24]
 	 
  PORT0->OMR |= ((uint32_t)0x01 << 8);          
 8008498:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800849c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80084a0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80084a4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80084a8:	6852      	ldr	r2, [r2, #4]
 80084aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80084ae:	605a      	str	r2, [r3, #4]
     /* Configuration of SDA Pin 1.5 based on User configuration */
  PORT1->PDR0  &= (~(PORT1_PDR0_PD5_Msk));
 80084b0:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80084b4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80084b8:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80084bc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80084c0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80084c2:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 80084c6:	641a      	str	r2, [r3, #64]	; 0x40
  PORT1->PDR0  |= (((uint32_t)4 << PORT1_PDR0_PD5_Pos) & PORT1_PDR0_PD5_Msk);
 80084c8:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80084cc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80084d0:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80084d4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80084d8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80084da:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80084de:	641a      	str	r2, [r3, #64]	; 0x40
 	
 	
  PORT1->IOCR4 |= ((uint32_t)16 << 11);
 80084e0:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80084e4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80084e8:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80084ec:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80084f0:	6952      	ldr	r2, [r2, #20]
 80084f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80084f6:	615a      	str	r2, [r3, #20]
 	 
  PORT1->OMR |= ((uint32_t)0x01 << 5);
 80084f8:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80084fc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8008500:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8008504:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8008508:	6852      	ldr	r2, [r2, #4]
 800850a:	f042 0220 	orr.w	r2, r2, #32
 800850e:	605a      	str	r2, [r3, #4]

}
 8008510:	bd80      	pop	{r7, pc}
 8008512:	bf00      	nop

08008514 <I2C001_DeInit>:
 /* Function provide to reset the App to default values. */
 
void  I2C001_DeInit (void)
{
 8008514:	b480      	push	{r7}
 8008516:	af00      	add	r7, sp, #0
  /* <<<DD_I2C001_API_2>>>*/
  /* Redundant Api */
}
 8008518:	46bd      	mov	sp, r7
 800851a:	bc80      	pop	{r7}
 800851c:	4770      	bx	lr
 800851e:	bf00      	nop

08008520 <I2C001_Configure>:


/* Function which allows changing of bitrate at run time.*/
status_t  I2C001_Configure(const I2C001Handle_type* I2CHandle,uint32_t BitRate)
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b086      	sub	sp, #24
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
 8008528:	6039      	str	r1, [r7, #0]
  uint32_t Brg_PDivValue = 0x00U;
 800852a:	f04f 0300 	mov.w	r3, #0
 800852e:	60fb      	str	r3, [r7, #12]
  uint32_t Fdr_StepValue = 0x00U;
 8008530:	f04f 0300 	mov.w	r3, #0
 8008534:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	685b      	ldr	r3, [r3, #4]
 800853a:	617b      	str	r3, [r7, #20]
  status_t Status = (status_t)I2C001_FAIL; 
 800853c:	f04f 0304 	mov.w	r3, #4
 8008540:	613b      	str	r3, [r7, #16]
 
  /* <<<DD_I2C001_API_3>>>*/    
  /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
  I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 8008542:	697b      	ldr	r3, [r7, #20]
 8008544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008546:	f023 0204 	bic.w	r2, r3, #4
 800854a:	697b      	ldr	r3, [r7, #20]
 800854c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configuration of USIC Channel Fractional Divider */
  /* Get the optimum PDIV and STEP value for the given bitrate */
  I2C001_lConfigureBitRate(BitRate,&Brg_PDivValue,&Fdr_StepValue);    
 800854e:	f107 020c 	add.w	r2, r7, #12
 8008552:	f107 0308 	add.w	r3, r7, #8
 8008556:	6838      	ldr	r0, [r7, #0]
 8008558:	4611      	mov	r1, r2
 800855a:	461a      	mov	r2, r3
 800855c:	f7ff fe30 	bl	80081c0 <I2C001_lConfigureBitRate>
      
  /* Fractional divider mode selected */
  I2CRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	691b      	ldr	r3, [r3, #16]
 8008564:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008568:	f023 0303 	bic.w	r3, r3, #3
 800856c:	697a      	ldr	r2, [r7, #20]
 800856e:	6113      	str	r3, [r2, #16]
  I2CRegs->FDR |= (Fdr_StepValue & USIC_CH_FDR_STEP_Msk);
 8008570:	697b      	ldr	r3, [r7, #20]
 8008572:	691a      	ldr	r2, [r3, #16]
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	ea4f 5383 	mov.w	r3, r3, lsl #22
 800857a:	ea4f 5393 	mov.w	r3, r3, lsr #22
 800857e:	431a      	orrs	r2, r3
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	611a      	str	r2, [r3, #16]
              
  /* Configure BitRate */
  I2CRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk | USIC_CH_BRG_DCTQ_Msk | \
 8008584:	697b      	ldr	r3, [r7, #20]
 8008586:	695a      	ldr	r2, [r3, #20]
 8008588:	f248 03ff 	movw	r3, #33023	; 0x80ff
 800858c:	f6cf 4300 	movt	r3, #64512	; 0xfc00
 8008590:	4013      	ands	r3, r2
 8008592:	697a      	ldr	r2, [r7, #20]
 8008594:	6153      	str	r3, [r2, #20]
	                    USIC_CH_BRG_PCTQ_Msk);
    		                           
  if(BitRate <= I2C001_BITRATE)
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	2b64      	cmp	r3, #100	; 0x64
 800859a:	d80f      	bhi.n	80085bc <I2C001_Configure+0x9c>
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 800859c:	697b      	ldr	r3, [r7, #20]
 800859e:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80085a6:	f04f 0300 	mov.w	r3, #0
 80085aa:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 80085ae:	400b      	ands	r3, r1
    		                           
  if(BitRate <= I2C001_BITRATE)
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 80085b0:	4313      	orrs	r3, r2
 80085b2:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	615a      	str	r2, [r3, #20]
 80085ba:	e00e      	b.n	80085da <I2C001_Configure+0xba>
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 80085bc:	697b      	ldr	r3, [r7, #20]
 80085be:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80085c6:	f04f 0300 	mov.w	r3, #0
 80085ca:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 80085ce:	400b      	ands	r3, r1
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 80085d0:	4313      	orrs	r3, r2
 80085d2:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 80085d6:	697b      	ldr	r3, [r7, #20]
 80085d8:	615a      	str	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
        USIC_CH_BRG_PDIV_Msk));
  }
      	 
  I2CRegs->PCR_IICMode &= ~(USIC_CH_PCR_IICMode_STIM_Msk);    
 80085da:	697b      	ldr	r3, [r7, #20]
 80085dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085de:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80085e2:	697b      	ldr	r3, [r7, #20]
 80085e4:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Configuration of Protocol Control Register */ 
  if(BitRate <= I2C001_BITRATE)
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	2b64      	cmp	r3, #100	; 0x64
 80085ea:	d804      	bhi.n	80085f6 <I2C001_Configure+0xd6>
  {
     /* Symbol timing = 10 time quanta */
     I2CRegs->PCR_IICMode |= \
 80085ec:	697b      	ldr	r3, [r7, #20]
 80085ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	63da      	str	r2, [r3, #60]	; 0x3c
 80085f4:	e005      	b.n	8008602 <I2C001_Configure+0xe2>
                                            USIC_CH_PCR_IICMode_STIM_Msk)); 
  }
  else
  {
     /* Symbol timing = 25 time quanta */
     I2CRegs->PCR_IICMode |= \
 80085f6:	697b      	ldr	r3, [r7, #20]
 80085f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085fa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	63da      	str	r2, [r3, #60]	; 0x3c
                 (((((uint32_t)0x1 << USIC_CH_PCR_IICMode_STIM_Pos)) & \
                                             USIC_CH_PCR_IICMode_STIM_Msk));  
  }
      	                            
  Status = (status_t)DAVEApp_SUCCESS;
 8008602:	f04f 0300 	mov.w	r3, #0
 8008606:	613b      	str	r3, [r7, #16]
  /* Enable I2C mode */
  I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 8008608:	697b      	ldr	r3, [r7, #20]
 800860a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800860c:	f043 0204 	orr.w	r2, r3, #4
 8008610:	697b      	ldr	r3, [r7, #20]
 8008612:	641a      	str	r2, [r3, #64]	; 0x40
  
  return Status;
 8008614:	693b      	ldr	r3, [r7, #16]
}
 8008616:	4618      	mov	r0, r3
 8008618:	f107 0718 	add.w	r7, r7, #24
 800861c:	46bd      	mov	sp, r7
 800861e:	bd80      	pop	{r7, pc}

08008620 <I2C001_ReadData>:
/* This function reads out  the content of the USIC receive FIFO Buffer. 
 * Returns true in case FIFO is not empty.else  otherwise.
 *
 */
bool I2C001_ReadData(const I2C001Handle_type* I2CHandle, uint16_t* buffer)
{ 
 8008620:	b480      	push	{r7}
 8008622:	b085      	sub	sp, #20
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
 8008628:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 800862a:	f04f 0300 	mov.w	r3, #0
 800862e:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	685b      	ldr	r3, [r3, #4]
 8008634:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_4>>>*/
  if(USIC_ubIsRxFIFOempty(I2CRegs))
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800863c:	f003 0308 	and.w	r3, r3, #8
 8008640:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8008644:	2b00      	cmp	r3, #0
 8008646:	d003      	beq.n	8008650 <I2C001_ReadData+0x30>
  {
    Result = (bool)FALSE;
 8008648:	f04f 0300 	mov.w	r3, #0
 800864c:	73fb      	strb	r3, [r7, #15]
 800864e:	e009      	b.n	8008664 <I2C001_ReadData+0x44>
  }
  else
  {
    *buffer = (uint8_t)I2CRegs->OUTR;
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8008656:	b2db      	uxtb	r3, r3
 8008658:	461a      	mov	r2, r3
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	801a      	strh	r2, [r3, #0]
    Result = (bool)TRUE;
 800865e:	f04f 0301 	mov.w	r3, #1
 8008662:	73fb      	strb	r3, [r7, #15]
  }
  
  return Result;
 8008664:	7bfb      	ldrb	r3, [r7, #15]
}
 8008666:	4618      	mov	r0, r3
 8008668:	f107 0714 	add.w	r7, r7, #20
 800866c:	46bd      	mov	sp, r7
 800866e:	bc80      	pop	{r7}
 8008670:	4770      	bx	lr
 8008672:	bf00      	nop

08008674 <I2C001_WriteData>:
 * Returns true in case if the FIFO is not full else otherwise.
 *
 */
bool I2C001_WriteData \
                   (const I2C001Handle_type* I2CHandle,const I2C001_DataType* Data)
{
 8008674:	b480      	push	{r7}
 8008676:	b085      	sub	sp, #20
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
 800867c:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 800867e:	f04f 0300 	mov.w	r3, #0
 8008682:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	685b      	ldr	r3, [r3, #4]
 8008688:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_5>>>*/
  do
  {
     if(I2CRegs->PSR_IICMode & USIC_CH_PSR_IICMode_WTDF_Msk)
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800868e:	f003 0302 	and.w	r3, r3, #2
 8008692:	2b00      	cmp	r3, #0
 8008694:	d003      	beq.n	800869e <I2C001_WriteData+0x2a>
     {
	     Result = (bool)FALSE;
 8008696:	f04f 0300 	mov.w	r3, #0
 800869a:	73fb      	strb	r3, [r7, #15]
       break;
 800869c:	e019      	b.n	80086d2 <I2C001_WriteData+0x5e>
     }

     if(USIC_IsTxFIFOfull(I2CRegs))
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80086a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80086a8:	ea4f 3313 	mov.w	r3, r3, lsr #12
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d003      	beq.n	80086b8 <I2C001_WriteData+0x44>
     {
       Result = (bool)FALSE;
 80086b0:	f04f 0300 	mov.w	r3, #0
 80086b4:	73fb      	strb	r3, [r7, #15]
 80086b6:	e00c      	b.n	80086d2 <I2C001_WriteData+0x5e>
     }

     else
     {
       I2CRegs->IN[0] = \
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	785b      	ldrb	r3, [r3, #1]
 80086bc:	ea4f 2203 	mov.w	r2, r3, lsl #8
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	781b      	ldrb	r3, [r3, #0]
 80086c4:	431a      	orrs	r2, r3
       Result = (bool)FALSE;
     }

     else
     {
       I2CRegs->IN[0] = \
 80086c6:	68bb      	ldr	r3, [r7, #8]
 80086c8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
       Result = (bool)TRUE;     
 80086cc:	f04f 0301 	mov.w	r3, #1
 80086d0:	73fb      	strb	r3, [r7, #15]
     }
  
  }while(0);
  return Result;
 80086d2:	7bfb      	ldrb	r3, [r7, #15]

}
 80086d4:	4618      	mov	r0, r3
 80086d6:	f107 0714 	add.w	r7, r7, #20
 80086da:	46bd      	mov	sp, r7
 80086dc:	bc80      	pop	{r7}
 80086de:	4770      	bx	lr

080086e0 <I2C001_GetFlagStatus>:
 *
 * */

status_t I2C001_GetFlagStatus \
               (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 80086e0:	b480      	push	{r7}
 80086e2:	b087      	sub	sp, #28
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
 80086e8:	460b      	mov	r3, r1
 80086ea:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)I2C001_RESET;
 80086ec:	f04f 0302 	mov.w	r3, #2
 80086f0:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 80086f2:	f04f 0300 	mov.w	r3, #0
 80086f6:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	685b      	ldr	r3, [r3, #4]
 80086fc:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_I2C001_API_6>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 80086fe:	78fb      	ldrb	r3, [r7, #3]
 8008700:	2b04      	cmp	r3, #4
 8008702:	d80d      	bhi.n	8008720 <I2C001_GetFlagStatus+0x40>
  {
    TempValue = I2CRegs->PSR_IICMode;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008708:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag + 10U ));
 800870a:	78fb      	ldrb	r3, [r7, #3]
 800870c:	f103 030a 	add.w	r3, r3, #10
 8008710:	f04f 0201 	mov.w	r2, #1
 8008714:	fa02 f303 	lsl.w	r3, r2, r3
 8008718:	693a      	ldr	r2, [r7, #16]
 800871a:	4013      	ands	r3, r2
 800871c:	613b      	str	r3, [r7, #16]
 800871e:	e035      	b.n	800878c <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 8008720:	78fb      	ldrb	r3, [r7, #3]
 8008722:	2b06      	cmp	r3, #6
 8008724:	d107      	bne.n	8008736 <I2C001_GetFlagStatus+0x56>
  {
    TempValue = I2CRegs->PSR_IICMode;
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800872a:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 800872c:	693b      	ldr	r3, [r7, #16]
 800872e:	f003 0320 	and.w	r3, r3, #32
 8008732:	613b      	str	r3, [r7, #16]
 8008734:	e02a      	b.n	800878c <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 8008736:	78fb      	ldrb	r3, [r7, #3]
 8008738:	2b05      	cmp	r3, #5
 800873a:	d107      	bne.n	800874c <I2C001_GetFlagStatus+0x6c>
  {
    TempValue = I2CRegs->PSR_IICMode;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008740:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 8008742:	693b      	ldr	r3, [r7, #16]
 8008744:	f003 0302 	and.w	r3, r3, #2
 8008748:	613b      	str	r3, [r7, #16]
 800874a:	e01f      	b.n	800878c <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 800874c:	78fb      	ldrb	r3, [r7, #3]
 800874e:	2b08      	cmp	r3, #8
 8008750:	d80e      	bhi.n	8008770 <I2C001_GetFlagStatus+0x90>
  {
    TempValue = I2CRegs->TRBSR;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8008758:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag - \
 800875a:	78fb      	ldrb	r3, [r7, #3]
 800875c:	f1a3 0307 	sub.w	r3, r3, #7
 8008760:	f04f 0201 	mov.w	r2, #1
 8008764:	fa02 f303 	lsl.w	r3, r2, r3
 8008768:	693a      	ldr	r2, [r7, #16]
 800876a:	4013      	ands	r3, r2
 800876c:	613b      	str	r3, [r7, #16]
 800876e:	e00d      	b.n	800878c <I2C001_GetFlagStatus+0xac>
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8008776:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 8008778:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
 800877a:	f103 33ff 	add.w	r3, r3, #4294967295
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 800877e:	f04f 0201 	mov.w	r2, #1
 8008782:	fa02 f303 	lsl.w	r3, r2, r3
 8008786:	693a      	ldr	r2, [r7, #16]
 8008788:	4013      	ands	r3, r2
 800878a:	613b      	str	r3, [r7, #16]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
  }
  if(TempValue != 0x00U)
 800878c:	693b      	ldr	r3, [r7, #16]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d002      	beq.n	8008798 <I2C001_GetFlagStatus+0xb8>
  {
    Status = (status_t)I2C001_SET;
 8008792:	f04f 0303 	mov.w	r3, #3
 8008796:	617b      	str	r3, [r7, #20]
  }
  return Status;
 8008798:	697b      	ldr	r3, [r7, #20]
}
 800879a:	4618      	mov	r0, r3
 800879c:	f107 071c 	add.w	r7, r7, #28
 80087a0:	46bd      	mov	sp, r7
 80087a2:	bc80      	pop	{r7}
 80087a4:	4770      	bx	lr
 80087a6:	bf00      	nop

080087a8 <I2C001_ClearFlag>:

/* Clears the specified flag status.*/
void I2C001_ClearFlag\
                (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 80087a8:	b480      	push	{r7}
 80087aa:	b085      	sub	sp, #20
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
 80087b0:	460b      	mov	r3, r1
 80087b2:	70fb      	strb	r3, [r7, #3]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	685b      	ldr	r3, [r3, #4]
 80087b8:	60fb      	str	r3, [r7, #12]

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 80087ba:	78fb      	ldrb	r3, [r7, #3]
 80087bc:	2b04      	cmp	r3, #4
 80087be:	d809      	bhi.n	80087d4 <I2C001_ClearFlag+0x2c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 80087c0:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
 80087c2:	f103 030a 	add.w	r3, r3, #10
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 80087c6:	f04f 0201 	mov.w	r2, #1
 80087ca:	fa02 f203 	lsl.w	r2, r2, r3
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	64da      	str	r2, [r3, #76]	; 0x4c
 80087d2:	e025      	b.n	8008820 <I2C001_ClearFlag+0x78>
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 80087d4:	78fb      	ldrb	r3, [r7, #3]
 80087d6:	2b06      	cmp	r3, #6
 80087d8:	d104      	bne.n	80087e4 <I2C001_ClearFlag+0x3c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	f04f 0220 	mov.w	r2, #32
 80087e0:	64da      	str	r2, [r3, #76]	; 0x4c
 80087e2:	e01d      	b.n	8008820 <I2C001_ClearFlag+0x78>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 80087e4:	78fb      	ldrb	r3, [r7, #3]
 80087e6:	2b05      	cmp	r3, #5
 80087e8:	d104      	bne.n	80087f4 <I2C001_ClearFlag+0x4c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	f04f 0202 	mov.w	r2, #2
 80087f0:	64da      	str	r2, [r3, #76]	; 0x4c
 80087f2:	e015      	b.n	8008820 <I2C001_ClearFlag+0x78>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 80087f4:	78fb      	ldrb	r3, [r7, #3]
 80087f6:	2b08      	cmp	r3, #8
 80087f8:	d809      	bhi.n	800880e <I2C001_ClearFlag+0x66>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
 80087fa:	78fb      	ldrb	r3, [r7, #3]
 80087fc:	f1a3 0307 	sub.w	r3, r3, #7
 8008800:	f04f 0201 	mov.w	r2, #1
 8008804:	fa02 f203 	lsl.w	r2, r2, r3
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	64da      	str	r2, [r3, #76]	; 0x4c
 800880c:	e008      	b.n	8008820 <I2C001_ClearFlag+0x78>
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 800880e:	78fb      	ldrb	r3, [r7, #3]
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
 8008810:	f103 33ff 	add.w	r3, r3, #4294967295
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 8008814:	f04f 0201 	mov.w	r2, #1
 8008818:	fa02 f203 	lsl.w	r2, r2, r3
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	64da      	str	r2, [r3, #76]	; 0x4c
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
  }
}
 8008820:	f107 0714 	add.w	r7, r7, #20
 8008824:	46bd      	mov	sp, r7
 8008826:	bc80      	pop	{r7}
 8008828:	4770      	bx	lr
 800882a:	bf00      	nop

0800882c <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800882c:	b480      	push	{r7}
 800882e:	b085      	sub	sp, #20
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f003 0307 	and.w	r3, r3, #7
 800883a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800883c:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8008840:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8008844:	68db      	ldr	r3, [r3, #12]
 8008846:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8008848:	68ba      	ldr	r2, [r7, #8]
 800884a:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800884e:	4013      	ands	r3, r2
 8008850:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 800885c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8008860:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008864:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8008866:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800886a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800886e:	68ba      	ldr	r2, [r7, #8]
 8008870:	60da      	str	r2, [r3, #12]
}
 8008872:	f107 0714 	add.w	r7, r7, #20
 8008876:	46bd      	mov	sp, r7
 8008878:	bc80      	pop	{r7}
 800887a:	4770      	bx	lr

0800887c <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 8008880:	f04f 0001 	mov.w	r0, #1
 8008884:	f7ff ffd2 	bl	800882c <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 8008888:	f000 f992 	bl	8008bb0 <DAVE_MUX_PreInit>
	//  Initialization of app 'IO004'		     
	IO004_Init();
 800888c:	f7ff f976 	bl	8007b7c <IO004_Init>
	 
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 8008890:	f000 fc14 	bl	80090bc <CLK001_Init>
	 
	//  Initialization of app 'UART001'		     
	UART001_Init();
 8008894:	f7fe f9a8 	bl	8006be8 <UART001_Init>
	 
	//  Initialization of app 'SYSTM001'		     
	SYSTM001_Init();
 8008898:	f7fe fea2 	bl	80075e0 <SYSTM001_Init>
	 
	//  Initialization of app 'I2C001'		     
	I2C001_Init();
 800889c:	f7ff fd60 	bl	8008360 <I2C001_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 80088a0:	f000 f808 	bl	80088b4 <DAVE_MUX_Init>
} //  End of function DAVE_Init
 80088a4:	bd80      	pop	{r7, pc}
 80088a6:	bf00      	nop

080088a8 <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 80088ac:	f000 fc06 	bl	80090bc <CLK001_Init>
} //  End of function SystemInit_DAVE3
 80088b0:	bd80      	pop	{r7, pc}
 80088b2:	bf00      	nop

080088b4 <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 80088b4:	b480      	push	{r7}
 80088b6:	b087      	sub	sp, #28
 80088b8:	af00      	add	r7, sp, #0
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
 80088ba:	463b      	mov	r3, r7
 80088bc:	f04f 0200 	mov.w	r2, #0
 80088c0:	601a      	str	r2, [r3, #0]
 80088c2:	f103 0304 	add.w	r3, r3, #4
 80088c6:	f04f 0200 	mov.w	r2, #0
 80088ca:	601a      	str	r2, [r3, #0]
 80088cc:	f103 0304 	add.w	r3, r3, #4
 80088d0:	f04f 0200 	mov.w	r2, #0
 80088d4:	601a      	str	r2, [r3, #0]
 80088d6:	f103 0304 	add.w	r3, r3, #4
 80088da:	f04f 0200 	mov.w	r2, #0
 80088de:	601a      	str	r2, [r3, #0]
 80088e0:	f103 0304 	add.w	r3, r3, #4
 80088e4:	f04f 0200 	mov.w	r2, #0
 80088e8:	601a      	str	r2, [r3, #0]
 80088ea:	f103 0304 	add.w	r3, r3, #4
 80088ee:	f04f 0200 	mov.w	r2, #0
 80088f2:	601a      	str	r2, [r3, #0]
 80088f4:	f103 0304 	add.w	r3, r3, #4
           
    UsicCcrMode[0] |= (uint32_t) RD_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);
 80088f8:	683a      	ldr	r2, [r7, #0]
 80088fa:	f04f 0300 	mov.w	r3, #0
 80088fe:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8008902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008904:	f003 030f 	and.w	r3, r3, #15
 8008908:	4313      	orrs	r3, r2
 800890a:	603b      	str	r3, [r7, #0]
    WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);  
 800890c:	f04f 0300 	mov.w	r3, #0
 8008910:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8008914:	f04f 0200 	mov.w	r2, #0
 8008918:	f2c4 0203 	movt	r2, #16387	; 0x4003
 800891c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800891e:	f022 020f 	bic.w	r2, r2, #15
 8008922:	641a      	str	r2, [r3, #64]	; 0x40
                         
    UsicCcrMode[2] |= (uint32_t) RD_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);   
 8008924:	68ba      	ldr	r2, [r7, #8]
 8008926:	f04f 0300 	mov.w	r3, #0
 800892a:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800892e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008930:	f003 030f 	and.w	r3, r3, #15
 8008934:	4313      	orrs	r3, r2
 8008936:	60bb      	str	r3, [r7, #8]
    WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 8008938:	f04f 0300 	mov.w	r3, #0
 800893c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8008940:	f04f 0200 	mov.w	r2, #0
 8008944:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8008948:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800894a:	f022 020f 	bic.w	r2, r2, #15
 800894e:	641a      	str	r2, [r3, #64]	; 0x40
                    
    UsicCcrMode[4] |= (uint32_t) RD_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);  
 8008950:	693a      	ldr	r2, [r7, #16]
 8008952:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008956:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800895a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800895c:	f003 030f 	and.w	r3, r3, #15
 8008960:	4313      	orrs	r3, r2
 8008962:	613b      	str	r3, [r7, #16]
    WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 8008964:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008968:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800896c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008970:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8008974:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8008976:	f022 020f 	bic.w	r2, r2, #15
 800897a:	641a      	str	r2, [r3, #64]	; 0x40
      
      
    						
   /*USIC 0 Channel 0 Mux Related SFR/Bitfields Configurations*/ 									                  
 WR_REG(USIC0_CH0->DX1CR, USIC_CH_DX1CR_DSEL_Msk, USIC_CH_DX1CR_DSEL_Pos,1);  
 800897c:	f04f 0300 	mov.w	r3, #0
 8008980:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8008984:	f04f 0200 	mov.w	r2, #0
 8008988:	f2c4 0203 	movt	r2, #16387	; 0x4003
 800898c:	6a12      	ldr	r2, [r2, #32]
 800898e:	f022 0207 	bic.w	r2, r2, #7
 8008992:	f042 0201 	orr.w	r2, r2, #1
 8008996:	621a      	str	r2, [r3, #32]
  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC0_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x01000010);		/*    DPTR = 16,  SIZE = 1 */ 
 8008998:	f04f 0300 	mov.w	r3, #0
 800899c:	f2c4 0303 	movt	r3, #16387	; 0x4003
 80089a0:	f04f 0200 	mov.w	r2, #0
 80089a4:	f2c4 0203 	movt	r2, #16387	; 0x4003
 80089a8:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 80089ac:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80089b0:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80089b4:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80089b8:	f042 0210 	orr.w	r2, r2, #16
 80089bc:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
         
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x04000000);		/*    DPTR = 0,  SIZE = 4 */ 
 80089c0:	f04f 0300 	mov.w	r3, #0
 80089c4:	f2c4 0303 	movt	r3, #16387	; 0x4003
 80089c8:	f04f 0200 	mov.w	r2, #0
 80089cc:	f2c4 0203 	movt	r2, #16387	; 0x4003
 80089d0:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 80089d4:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80089d8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80089dc:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80089e0:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   /*USIC 0 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         						
   /*USIC 1 Channel 0 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
            
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC1_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x05000000);		/*    DPTR = 0,  SIZE = 5 */ 
 80089e4:	f04f 0300 	mov.w	r3, #0
 80089e8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80089ec:	f04f 0200 	mov.w	r2, #0
 80089f0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80089f4:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 80089f8:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80089fc:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8008a00:	f042 62a0 	orr.w	r2, r2, #83886080	; 0x5000000
 8008a04:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 						
   /*USIC 1 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         						
   /*USIC 2 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC2_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,1); 
 8008a08:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008a0c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8008a10:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008a14:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8008a18:	69d2      	ldr	r2, [r2, #28]
 8008a1a:	f022 0207 	bic.w	r2, r2, #7
 8008a1e:	f042 0201 	orr.w	r2, r2, #1
 8008a22:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC2_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x02000004);		/*    DPTR = 4,  SIZE = 2 */ 
 8008a24:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008a28:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8008a2c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008a30:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8008a34:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8008a38:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8008a3c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8008a40:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8008a44:	f042 0204 	orr.w	r2, r2, #4
 8008a48:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
         
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC2_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x02000000);		/*    DPTR = 0,  SIZE = 2 */ 
 8008a4c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008a50:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8008a54:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008a58:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8008a5c:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8008a60:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8008a64:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8008a68:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8008a6c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
            
   WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[0]); 
 8008a70:	f04f 0300 	mov.w	r3, #0
 8008a74:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8008a78:	683a      	ldr	r2, [r7, #0]
 8008a7a:	f002 010f 	and.w	r1, r2, #15
 8008a7e:	f04f 0200 	mov.w	r2, #0
 8008a82:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8008a86:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8008a88:	f022 020f 	bic.w	r2, r2, #15
 8008a8c:	430a      	orrs	r2, r1
 8008a8e:	641a      	str	r2, [r3, #64]	; 0x40
          
   WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[2]);
 8008a90:	f04f 0300 	mov.w	r3, #0
 8008a94:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8008a98:	68ba      	ldr	r2, [r7, #8]
 8008a9a:	f002 010f 	and.w	r1, r2, #15
 8008a9e:	f04f 0200 	mov.w	r2, #0
 8008aa2:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8008aa6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8008aa8:	f022 020f 	bic.w	r2, r2, #15
 8008aac:	430a      	orrs	r2, r1
 8008aae:	641a      	str	r2, [r3, #64]	; 0x40
                 
   WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[4]);
 8008ab0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008ab4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8008ab8:	693a      	ldr	r2, [r7, #16]
 8008aba:	f002 010f 	and.w	r1, r2, #15
 8008abe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008ac2:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8008ac6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8008ac8:	f022 020f 	bic.w	r2, r2, #15
 8008acc:	430a      	orrs	r2, r1
 8008ace:	641a      	str	r2, [r3, #64]	; 0x40
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT0->IOCR4, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P0.5 : PORT0_IOCR4_PC5_PCR and PORT0_IOCR4_PC5_OE */					   
 8008ad0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008ad4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8008ad8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8008adc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8008ae0:	6952      	ldr	r2, [r2, #20]
 8008ae2:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 8008ae6:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 8008aea:	615a      	str	r2, [r3, #20]
					   
              
  WR_REG(PORT0->HWSEL, PORT0_HWSEL_HW8_Msk, PORT0_HWSEL_HW8_Pos, PORT_HWSEL_SW);                    /*    P0.8 : PORT0_HWSEL_HW8 */                         
 8008aec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008af0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8008af4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8008af8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8008afc:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8008afe:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8008b02:	675a      	str	r2, [r3, #116]	; 0x74
  WR_REG(PORT0->IOCR8, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x12U);                /*P0.8 : PORT0_IOCR8_PC8_PCR and PORT0_IOCR8_PC8_OE */					   
 8008b04:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008b08:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8008b0c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8008b10:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8008b14:	6992      	ldr	r2, [r2, #24]
 8008b16:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 8008b1a:	f042 0290 	orr.w	r2, r2, #144	; 0x90
 8008b1e:	619a      	str	r2, [r3, #24]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P1.0 : PORT1_IOCR0_PC0_OE */					   
 8008b20:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8008b24:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8008b28:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8008b2c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8008b30:	6912      	ldr	r2, [r2, #16]
 8008b32:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008b36:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR4, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P1.5 : PORT1_IOCR4_PC5_PCR and PORT1_IOCR4_PC5_OE */					   
 8008b38:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8008b3c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8008b40:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8008b44:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8008b48:	6952      	ldr	r2, [r2, #20]
 8008b4a:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 8008b4e:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 8008b52:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT5->IOCR0, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x11U);                /*P5.0 : PORT5_IOCR0_PC0_PCR and PORT5_IOCR0_PC0_OE */					   
 8008b54:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8008b58:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8008b5c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8008b60:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8008b64:	6912      	ldr	r2, [r2, #16]
 8008b66:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 8008b6a:	f042 0288 	orr.w	r2, r2, #136	; 0x88
 8008b6e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR0, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x11U);                /*P5.2 : PORT5_IOCR0_PC2_PCR and PORT5_IOCR0_PC2_OE */					   
 8008b70:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8008b74:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8008b78:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8008b7c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8008b80:	6912      	ldr	r2, [r2, #16]
 8008b82:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 8008b86:	f442 0208 	orr.w	r2, r2, #8912896	; 0x880000
 8008b8a:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR4, PORT_IOCR_PC3_OE_Msk, PORT_IOCR_PC3_OE_Pos, PORT_IOCR_OE1);                /*    P5.7 : PORT5_IOCR4_PC7_OE */					   
 8008b8c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8008b90:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8008b94:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8008b98:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8008b9c:	6952      	ldr	r2, [r2, #20]
 8008b9e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8008ba2:	615a      	str	r2, [r3, #20]
					      
}
 8008ba4:	f107 071c 	add.w	r7, r7, #28
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	bc80      	pop	{r7}
 8008bac:	4770      	bx	lr
 8008bae:	bf00      	nop

08008bb0 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{            
 8008bb0:	b480      	push	{r7}
 8008bb2:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                   
}
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	bc80      	pop	{r7}
 8008bb8:	4770      	bx	lr
 8008bba:	bf00      	nop

08008bbc <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	b085      	sub	sp, #20
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 8008bc4:	f04f 0300 	mov.w	r3, #0
 8008bc8:	60fb      	str	r3, [r7, #12]
 8008bca:	e007      	b.n	8008bdc <CLK001_Delay+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8008bcc:	bf00      	nop
 8008bce:	bf00      	nop
 8008bd0:	bf00      	nop
 8008bd2:	bf00      	nop
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	f103 0301 	add.w	r3, r3, #1
 8008bda:	60fb      	str	r3, [r7, #12]
 8008bdc:	68fa      	ldr	r2, [r7, #12]
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	429a      	cmp	r2, r3
 8008be2:	d3f3      	bcc.n	8008bcc <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 8008be4:	f107 0714 	add.w	r7, r7, #20
 8008be8:	46bd      	mov	sp, r7
 8008bea:	bc80      	pop	{r7}
 8008bec:	4770      	bx	lr
 8008bee:	bf00      	nop

08008bf0 <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 8008bf0:	b480      	push	{r7}
 8008bf2:	b083      	sub	sp, #12
 8008bf4:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 8008bf6:	f04f 0301 	mov.w	r3, #1
 8008bfa:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8008bfc:	f244 7310 	movw	r3, #18192	; 0x4710
 8008c00:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008c04:	685a      	ldr	r2, [r3, #4]
 8008c06:	f04f 0302 	mov.w	r3, #2
 8008c0a:	f2c0 0301 	movt	r3, #1
 8008c0e:	4013      	ands	r3, r2
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d002      	beq.n	8008c1a <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 8008c14:	f04f 0300 	mov.w	r3, #0
 8008c18:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 8008c1a:	687b      	ldr	r3, [r7, #4]
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	f107 070c 	add.w	r7, r7, #12
 8008c22:	46bd      	mov	sp, r7
 8008c24:	bc80      	pop	{r7}
 8008c26:	4770      	bx	lr

08008c28 <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8008c2c:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8008c30:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	f003 0301 	and.w	r3, r3, #1
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d10b      	bne.n	8008c56 <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8008c3e:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8008c42:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008c46:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 8008c4a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8008c4e:	6852      	ldr	r2, [r2, #4]
 8008c50:	f042 0201 	orr.w	r2, r2, #1
 8008c54:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8008c56:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8008c5a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d00b      	beq.n	8008c80 <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8008c68:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8008c6c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008c70:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8008c74:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8008c78:	6892      	ldr	r2, [r2, #8]
 8008c7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008c7e:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8008c80:	f244 7310 	movw	r3, #18192	; 0x4710
 8008c84:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008c88:	f244 7210 	movw	r2, #18192	; 0x4710
 8008c8c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8008c90:	6852      	ldr	r2, [r2, #4]
 8008c92:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8008c96:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8008c98:	f04f 0064 	mov.w	r0, #100	; 0x64
 8008c9c:	f7ff ff8e 	bl	8008bbc <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8008ca0:	f244 7310 	movw	r3, #18192	; 0x4710
 8008ca4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008ca8:	f244 7210 	movw	r2, #18192	; 0x4710
 8008cac:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8008cb0:	6852      	ldr	r2, [r2, #4]
 8008cb2:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8008cb6:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 8008cb8:	bd80      	pop	{r7, pc}
 8008cba:	bf00      	nop

08008cbc <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b082      	sub	sp, #8
 8008cc0:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8008cc2:	f04f 0301 	mov.w	r3, #1
 8008cc6:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8008cc8:	f244 7310 	movw	r3, #18192	; 0x4710
 8008ccc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008cd0:	f244 7210 	movw	r2, #18192	; 0x4710
 8008cd4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8008cd8:	6852      	ldr	r2, [r2, #4]
 8008cda:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008cde:	f022 0202 	bic.w	r2, r2, #2
 8008ce2:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 8008ce4:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8008ce8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008cec:	685b      	ldr	r3, [r3, #4]
 8008cee:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d054      	beq.n	8008da0 <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 8008cf6:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8008cfa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008cfe:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8008d02:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8008d06:	6852      	ldr	r2, [r2, #4]
 8008d08:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8008d0c:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 8008d0e:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8008d12:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008d16:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8008d1a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8008d1e:	6852      	ldr	r2, [r2, #4]
 8008d20:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8008d24:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 8008d26:	f244 7310 	movw	r3, #18192	; 0x4710
 8008d2a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008d2e:	f244 7210 	movw	r2, #18192	; 0x4710
 8008d32:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8008d36:	68d2      	ldr	r2, [r2, #12]
 8008d38:	f022 0201 	bic.w	r2, r2, #1
 8008d3c:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8008d3e:	f244 7310 	movw	r3, #18192	; 0x4710
 8008d42:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008d46:	f244 7210 	movw	r2, #18192	; 0x4710
 8008d4a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8008d4e:	6852      	ldr	r2, [r2, #4]
 8008d50:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8008d54:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 8008d56:	f244 6350 	movw	r3, #18000	; 0x4650
 8008d5a:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 8008d5c:	f04f 000a 	mov.w	r0, #10
 8008d60:	f7ff ff2c 	bl	8008bbc <CLK001_Delay>
        timeout_count--;
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	f103 33ff 	add.w	r3, r3, #4294967295
 8008d6a:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8008d6c:	f244 7310 	movw	r3, #18192	; 0x4710
 8008d70:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 8008d7a:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8008d7e:	d002      	beq.n	8008d86 <CLK001_SetMainPLLClkSrc+0xca>
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d1ea      	bne.n	8008d5c <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8008d86:	f244 7310 	movw	r3, #18192	; 0x4710
 8008d8a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8008d94:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8008d98:	d002      	beq.n	8008da0 <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 8008d9a:	f04f 0300 	mov.w	r3, #0
 8008d9e:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 8008da0:	687b      	ldr	r3, [r7, #4]
}
 8008da2:	4618      	mov	r0, r3
 8008da4:	f107 0708 	add.w	r7, r7, #8
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bd80      	pop	{r7, pc}

08008dac <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b082      	sub	sp, #8
 8008db0:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8008db2:	f04f 0301 	mov.w	r3, #1
 8008db6:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8008db8:	f244 7310 	movw	r3, #18192	; 0x4710
 8008dbc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	f003 0304 	and.w	r3, r3, #4
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	f040 8097 	bne.w	8008efa <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8008dcc:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8008dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008dd4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8008dd8:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8008ddc:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 8008dde:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8008de2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008de6:	681a      	ldr	r2, [r3, #0]
 8008de8:	f649 7381 	movw	r3, #40833	; 0x9f81
 8008dec:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8008df0:	fba3 1302 	umull	r1, r3, r3, r2
 8008df4:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8008df8:	f103 32ff 	add.w	r2, r3, #4294967295
 8008dfc:	f640 13d4 	movw	r3, #2516	; 0x9d4
 8008e00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008e04:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8008e06:	f244 7310 	movw	r3, #18192	; 0x4710
 8008e0a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008e0e:	f244 7210 	movw	r2, #18192	; 0x4710
 8008e12:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8008e16:	6852      	ldr	r2, [r2, #4]
 8008e18:	f042 0201 	orr.w	r2, r2, #1
 8008e1c:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8008e1e:	f244 7310 	movw	r3, #18192	; 0x4710
 8008e22:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008e26:	f244 7210 	movw	r2, #18192	; 0x4710
 8008e2a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8008e2e:	6852      	ldr	r2, [r2, #4]
 8008e30:	f042 0210 	orr.w	r2, r2, #16
 8008e34:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8008e36:	f244 7310 	movw	r3, #18192	; 0x4710
 8008e3a:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 8008e3e:	f640 12d4 	movw	r2, #2516	; 0x9d4
 8008e42:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8008e46:	6812      	ldr	r2, [r2, #0]
 8008e48:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8008e4c:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8008e50:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8008e52:	f244 7310 	movw	r3, #18192	; 0x4710
 8008e56:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008e5a:	f244 7210 	movw	r2, #18192	; 0x4710
 8008e5e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8008e62:	6852      	ldr	r2, [r2, #4]
 8008e64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e68:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8008e6a:	f244 7310 	movw	r3, #18192	; 0x4710
 8008e6e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008e72:	f244 7210 	movw	r2, #18192	; 0x4710
 8008e76:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8008e7a:	6852      	ldr	r2, [r2, #4]
 8008e7c:	f022 0210 	bic.w	r2, r2, #16
 8008e80:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8008e82:	f244 7310 	movw	r3, #18192	; 0x4710
 8008e86:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008e8a:	f244 7210 	movw	r2, #18192	; 0x4710
 8008e8e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8008e92:	6852      	ldr	r2, [r2, #4]
 8008e94:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8008e98:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 8008e9a:	f244 6350 	movw	r3, #18000	; 0x4650
 8008e9e:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 8008ea0:	f04f 000a 	mov.w	r0, #10
 8008ea4:	f7ff fe8a 	bl	8008bbc <CLK001_Delay>
        timeout_count--;
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	f103 33ff 	add.w	r3, r3, #4294967295
 8008eae:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8008eb0:	f244 7310 	movw	r3, #18192	; 0x4710
 8008eb4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d102      	bne.n	8008ec8 <CLK001_ConfigMainPLL+0x11c>
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d1eb      	bne.n	8008ea0 <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 8008ec8:	f244 7310 	movw	r3, #18192	; 0x4710
 8008ecc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f003 0304 	and.w	r3, r3, #4
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d00c      	beq.n	8008ef4 <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8008eda:	f244 7310 	movw	r3, #18192	; 0x4710
 8008ede:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008ee2:	f244 7210 	movw	r2, #18192	; 0x4710
 8008ee6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8008eea:	6852      	ldr	r2, [r2, #4]
 8008eec:	f022 0201 	bic.w	r2, r2, #1
 8008ef0:	605a      	str	r2, [r3, #4]
 8008ef2:	e002      	b.n	8008efa <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 8008ef4:	f04f 0300 	mov.w	r3, #0
 8008ef8:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 8008efa:	687b      	ldr	r3, [r7, #4]
}
 8008efc:	4618      	mov	r0, r3
 8008efe:	f107 0708 	add.w	r7, r7, #8
 8008f02:	46bd      	mov	sp, r7
 8008f04:	bd80      	pop	{r7, pc}
 8008f06:	bf00      	nop

08008f08 <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 8008f08:	b580      	push	{r7, lr}
 8008f0a:	b082      	sub	sp, #8
 8008f0c:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8008f0e:	f04f 0301 	mov.w	r3, #1
 8008f12:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8008f14:	f244 7310 	movw	r3, #18192	; 0x4710
 8008f18:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008f1c:	f244 7210 	movw	r2, #18192	; 0x4710
 8008f20:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8008f24:	6852      	ldr	r2, [r2, #4]
 8008f26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f2a:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8008f2c:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8008f30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008f34:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8008f38:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8008f3c:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50s */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 8008f3e:	f04f 0064 	mov.w	r0, #100	; 0x64
 8008f42:	f7ff fe3b 	bl	8008bbc <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 8008f46:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8008f4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8008f54:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8008f58:	f2c0 131e 	movt	r3, #286	; 0x11e
 8008f5c:	fba3 1302 	umull	r1, r3, r3, r2
 8008f60:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8008f64:	f103 32ff 	add.w	r2, r3, #4294967295
 8008f68:	f640 13d4 	movw	r3, #2516	; 0x9d4
 8008f6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008f70:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8008f72:	f244 7310 	movw	r3, #18192	; 0x4710
 8008f76:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 8008f7a:	f640 12d4 	movw	r2, #2516	; 0x9d4
 8008f7e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8008f82:	6812      	ldr	r2, [r2, #0]
 8008f84:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8008f88:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8008f8c:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 8008f8e:	f04f 0064 	mov.w	r0, #100	; 0x64
 8008f92:	f7ff fe13 	bl	8008bbc <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 8008f96:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8008f9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8008fa4:	f24e 332f 	movw	r3, #58159	; 0xe32f
 8008fa8:	f2c0 03be 	movt	r3, #190	; 0xbe
 8008fac:	fba3 1302 	umull	r1, r3, r3, r2
 8008fb0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008fb4:	f103 32ff 	add.w	r2, r3, #4294967295
 8008fb8:	f640 13d4 	movw	r3, #2516	; 0x9d4
 8008fbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008fc0:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8008fc2:	f244 7310 	movw	r3, #18192	; 0x4710
 8008fc6:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 8008fca:	f640 12d4 	movw	r2, #2516	; 0x9d4
 8008fce:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8008fd2:	6812      	ldr	r2, [r2, #0]
 8008fd4:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8008fd8:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8008fdc:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50s */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 8008fde:	f04f 0096 	mov.w	r0, #150	; 0x96
 8008fe2:	f7ff fdeb 	bl	8008bbc <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8008fe6:	f244 7310 	movw	r3, #18192	; 0x4710
 8008fea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008fee:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 8008ff2:	f2c0 0203 	movt	r2, #3
 8008ff6:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8008ff8:	f244 7310 	movw	r3, #18192	; 0x4710
 8008ffc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8009000:	689b      	ldr	r3, [r3, #8]
 8009002:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8009006:	ea4f 6313 	mov.w	r3, r3, lsr #24
 800900a:	2b00      	cmp	r3, #0
 800900c:	d11e      	bne.n	800904c <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 800900e:	f244 7310 	movw	r3, #18192	; 0x4710
 8009012:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8009016:	689b      	ldr	r3, [r3, #8]
 8009018:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 800901c:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8009020:	2b27      	cmp	r3, #39	; 0x27
 8009022:	d113      	bne.n	800904c <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8009024:	f244 7310 	movw	r3, #18192	; 0x4710
 8009028:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800902c:	689b      	ldr	r3, [r3, #8]
 800902e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8009032:	2b00      	cmp	r3, #0
 8009034:	d10a      	bne.n	800904c <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 8009036:	f244 7310 	movw	r3, #18192	; 0x4710
 800903a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800903e:	689b      	ldr	r3, [r3, #8]
 8009040:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009044:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8009048:	2b03      	cmp	r3, #3
 800904a:	d002      	beq.n	8009052 <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 800904c:	f04f 0300 	mov.w	r3, #0
 8009050:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 8009052:	f244 1360 	movw	r3, #16736	; 0x4160
 8009056:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800905a:	f04f 0205 	mov.w	r2, #5
 800905e:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 8009060:	687b      	ldr	r3, [r7, #4]
}
 8009062:	4618      	mov	r0, r3
 8009064:	f107 0708 	add.w	r7, r7, #8
 8009068:	46bd      	mov	sp, r7
 800906a:	bd80      	pop	{r7, pc}

0800906c <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b082      	sub	sp, #8
 8009070:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 8009072:	f04f 0301 	mov.w	r3, #1
 8009076:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 8009078:	f7ff fdd6 	bl	8008c28 <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 800907c:	f04f 0064 	mov.w	r0, #100	; 0x64
 8009080:	f7ff fd9c 	bl	8008bbc <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 8009084:	f7ff fe1a 	bl	8008cbc <CLK001_SetMainPLLClkSrc>
 8009088:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 800908a:	f7ff fe8f 	bl	8008dac <CLK001_ConfigMainPLL>
 800908e:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 8009090:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8009094:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8009098:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 800909c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80090a0:	68d2      	ldr	r2, [r2, #12]
 80090a2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80090a6:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 80090a8:	f7ff ff2e 	bl	8008f08 <CLK001_FreqStepupMainPLL>
 80090ac:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 80090ae:	687b      	ldr	r3, [r7, #4]
}
 80090b0:	4618      	mov	r0, r3
 80090b2:	f107 0708 	add.w	r7, r7, #8
 80090b6:	46bd      	mov	sp, r7
 80090b8:	bd80      	pop	{r7, pc}
 80090ba:	bf00      	nop

080090bc <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b082      	sub	sp, #8
 80090c0:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 80090c2:	f04f 0300 	mov.w	r3, #0
 80090c6:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 80090c8:	f7ff fd92 	bl	8008bf0 <CLK001_SysClk_Valid>
 80090cc:	4603      	mov	r3, r0
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d105      	bne.n	80090de <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 80090d2:	f7ff ffcb 	bl	800906c <CLK001_SysClk_Init>
 80090d6:	4603      	mov	r3, r0
 80090d8:	687a      	ldr	r2, [r7, #4]
 80090da:	4313      	orrs	r3, r2
 80090dc:	607b      	str	r3, [r7, #4]
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 80090de:	f7fc fd85 	bl	8005bec <SystemCoreClockUpdate>
}
 80090e2:	f107 0708 	add.w	r7, r7, #8
 80090e6:	46bd      	mov	sp, r7
 80090e8:	bd80      	pop	{r7, pc}
 80090ea:	bf00      	nop

080090ec <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 80090ec:	b480      	push	{r7}
 80090ee:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 80090f0:	f04f 0300 	mov.w	r3, #0
}
 80090f4:	4618      	mov	r0, r3
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bc80      	pop	{r7}
 80090fa:	4770      	bx	lr

080090fc <__aeabi_drsub>:
 80090fc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8009100:	e002      	b.n	8009108 <__adddf3>
 8009102:	bf00      	nop

08009104 <__aeabi_dsub>:
 8009104:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08009108 <__adddf3>:
 8009108:	b530      	push	{r4, r5, lr}
 800910a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800910e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8009112:	ea94 0f05 	teq	r4, r5
 8009116:	bf08      	it	eq
 8009118:	ea90 0f02 	teqeq	r0, r2
 800911c:	bf1f      	itttt	ne
 800911e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8009122:	ea55 0c02 	orrsne.w	ip, r5, r2
 8009126:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800912a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800912e:	f000 80e2 	beq.w	80092f6 <__adddf3+0x1ee>
 8009132:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8009136:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800913a:	bfb8      	it	lt
 800913c:	426d      	neglt	r5, r5
 800913e:	dd0c      	ble.n	800915a <__adddf3+0x52>
 8009140:	442c      	add	r4, r5
 8009142:	ea80 0202 	eor.w	r2, r0, r2
 8009146:	ea81 0303 	eor.w	r3, r1, r3
 800914a:	ea82 0000 	eor.w	r0, r2, r0
 800914e:	ea83 0101 	eor.w	r1, r3, r1
 8009152:	ea80 0202 	eor.w	r2, r0, r2
 8009156:	ea81 0303 	eor.w	r3, r1, r3
 800915a:	2d36      	cmp	r5, #54	; 0x36
 800915c:	bf88      	it	hi
 800915e:	bd30      	pophi	{r4, r5, pc}
 8009160:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8009164:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8009168:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800916c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8009170:	d002      	beq.n	8009178 <__adddf3+0x70>
 8009172:	4240      	negs	r0, r0
 8009174:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009178:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800917c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8009180:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8009184:	d002      	beq.n	800918c <__adddf3+0x84>
 8009186:	4252      	negs	r2, r2
 8009188:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800918c:	ea94 0f05 	teq	r4, r5
 8009190:	f000 80a7 	beq.w	80092e2 <__adddf3+0x1da>
 8009194:	f1a4 0401 	sub.w	r4, r4, #1
 8009198:	f1d5 0e20 	rsbs	lr, r5, #32
 800919c:	db0d      	blt.n	80091ba <__adddf3+0xb2>
 800919e:	fa02 fc0e 	lsl.w	ip, r2, lr
 80091a2:	fa22 f205 	lsr.w	r2, r2, r5
 80091a6:	1880      	adds	r0, r0, r2
 80091a8:	f141 0100 	adc.w	r1, r1, #0
 80091ac:	fa03 f20e 	lsl.w	r2, r3, lr
 80091b0:	1880      	adds	r0, r0, r2
 80091b2:	fa43 f305 	asr.w	r3, r3, r5
 80091b6:	4159      	adcs	r1, r3
 80091b8:	e00e      	b.n	80091d8 <__adddf3+0xd0>
 80091ba:	f1a5 0520 	sub.w	r5, r5, #32
 80091be:	f10e 0e20 	add.w	lr, lr, #32
 80091c2:	2a01      	cmp	r2, #1
 80091c4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80091c8:	bf28      	it	cs
 80091ca:	f04c 0c02 	orrcs.w	ip, ip, #2
 80091ce:	fa43 f305 	asr.w	r3, r3, r5
 80091d2:	18c0      	adds	r0, r0, r3
 80091d4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80091d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80091dc:	d507      	bpl.n	80091ee <__adddf3+0xe6>
 80091de:	f04f 0e00 	mov.w	lr, #0
 80091e2:	f1dc 0c00 	rsbs	ip, ip, #0
 80091e6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80091ea:	eb6e 0101 	sbc.w	r1, lr, r1
 80091ee:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80091f2:	d31b      	bcc.n	800922c <__adddf3+0x124>
 80091f4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80091f8:	d30c      	bcc.n	8009214 <__adddf3+0x10c>
 80091fa:	0849      	lsrs	r1, r1, #1
 80091fc:	ea5f 0030 	movs.w	r0, r0, rrx
 8009200:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8009204:	f104 0401 	add.w	r4, r4, #1
 8009208:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800920c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8009210:	f080 809a 	bcs.w	8009348 <__adddf3+0x240>
 8009214:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8009218:	bf08      	it	eq
 800921a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800921e:	f150 0000 	adcs.w	r0, r0, #0
 8009222:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8009226:	ea41 0105 	orr.w	r1, r1, r5
 800922a:	bd30      	pop	{r4, r5, pc}
 800922c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8009230:	4140      	adcs	r0, r0
 8009232:	eb41 0101 	adc.w	r1, r1, r1
 8009236:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800923a:	f1a4 0401 	sub.w	r4, r4, #1
 800923e:	d1e9      	bne.n	8009214 <__adddf3+0x10c>
 8009240:	f091 0f00 	teq	r1, #0
 8009244:	bf04      	itt	eq
 8009246:	4601      	moveq	r1, r0
 8009248:	2000      	moveq	r0, #0
 800924a:	fab1 f381 	clz	r3, r1
 800924e:	bf08      	it	eq
 8009250:	3320      	addeq	r3, #32
 8009252:	f1a3 030b 	sub.w	r3, r3, #11
 8009256:	f1b3 0220 	subs.w	r2, r3, #32
 800925a:	da0c      	bge.n	8009276 <__adddf3+0x16e>
 800925c:	320c      	adds	r2, #12
 800925e:	dd08      	ble.n	8009272 <__adddf3+0x16a>
 8009260:	f102 0c14 	add.w	ip, r2, #20
 8009264:	f1c2 020c 	rsb	r2, r2, #12
 8009268:	fa01 f00c 	lsl.w	r0, r1, ip
 800926c:	fa21 f102 	lsr.w	r1, r1, r2
 8009270:	e00c      	b.n	800928c <__adddf3+0x184>
 8009272:	f102 0214 	add.w	r2, r2, #20
 8009276:	bfd8      	it	le
 8009278:	f1c2 0c20 	rsble	ip, r2, #32
 800927c:	fa01 f102 	lsl.w	r1, r1, r2
 8009280:	fa20 fc0c 	lsr.w	ip, r0, ip
 8009284:	bfdc      	itt	le
 8009286:	ea41 010c 	orrle.w	r1, r1, ip
 800928a:	4090      	lslle	r0, r2
 800928c:	1ae4      	subs	r4, r4, r3
 800928e:	bfa2      	ittt	ge
 8009290:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8009294:	4329      	orrge	r1, r5
 8009296:	bd30      	popge	{r4, r5, pc}
 8009298:	ea6f 0404 	mvn.w	r4, r4
 800929c:	3c1f      	subs	r4, #31
 800929e:	da1c      	bge.n	80092da <__adddf3+0x1d2>
 80092a0:	340c      	adds	r4, #12
 80092a2:	dc0e      	bgt.n	80092c2 <__adddf3+0x1ba>
 80092a4:	f104 0414 	add.w	r4, r4, #20
 80092a8:	f1c4 0220 	rsb	r2, r4, #32
 80092ac:	fa20 f004 	lsr.w	r0, r0, r4
 80092b0:	fa01 f302 	lsl.w	r3, r1, r2
 80092b4:	ea40 0003 	orr.w	r0, r0, r3
 80092b8:	fa21 f304 	lsr.w	r3, r1, r4
 80092bc:	ea45 0103 	orr.w	r1, r5, r3
 80092c0:	bd30      	pop	{r4, r5, pc}
 80092c2:	f1c4 040c 	rsb	r4, r4, #12
 80092c6:	f1c4 0220 	rsb	r2, r4, #32
 80092ca:	fa20 f002 	lsr.w	r0, r0, r2
 80092ce:	fa01 f304 	lsl.w	r3, r1, r4
 80092d2:	ea40 0003 	orr.w	r0, r0, r3
 80092d6:	4629      	mov	r1, r5
 80092d8:	bd30      	pop	{r4, r5, pc}
 80092da:	fa21 f004 	lsr.w	r0, r1, r4
 80092de:	4629      	mov	r1, r5
 80092e0:	bd30      	pop	{r4, r5, pc}
 80092e2:	f094 0f00 	teq	r4, #0
 80092e6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80092ea:	bf06      	itte	eq
 80092ec:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80092f0:	3401      	addeq	r4, #1
 80092f2:	3d01      	subne	r5, #1
 80092f4:	e74e      	b.n	8009194 <__adddf3+0x8c>
 80092f6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80092fa:	bf18      	it	ne
 80092fc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8009300:	d029      	beq.n	8009356 <__adddf3+0x24e>
 8009302:	ea94 0f05 	teq	r4, r5
 8009306:	bf08      	it	eq
 8009308:	ea90 0f02 	teqeq	r0, r2
 800930c:	d005      	beq.n	800931a <__adddf3+0x212>
 800930e:	ea54 0c00 	orrs.w	ip, r4, r0
 8009312:	bf04      	itt	eq
 8009314:	4619      	moveq	r1, r3
 8009316:	4610      	moveq	r0, r2
 8009318:	bd30      	pop	{r4, r5, pc}
 800931a:	ea91 0f03 	teq	r1, r3
 800931e:	bf1e      	ittt	ne
 8009320:	2100      	movne	r1, #0
 8009322:	2000      	movne	r0, #0
 8009324:	bd30      	popne	{r4, r5, pc}
 8009326:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800932a:	d105      	bne.n	8009338 <__adddf3+0x230>
 800932c:	0040      	lsls	r0, r0, #1
 800932e:	4149      	adcs	r1, r1
 8009330:	bf28      	it	cs
 8009332:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8009336:	bd30      	pop	{r4, r5, pc}
 8009338:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800933c:	bf3c      	itt	cc
 800933e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8009342:	bd30      	popcc	{r4, r5, pc}
 8009344:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8009348:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800934c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009350:	f04f 0000 	mov.w	r0, #0
 8009354:	bd30      	pop	{r4, r5, pc}
 8009356:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800935a:	bf1a      	itte	ne
 800935c:	4619      	movne	r1, r3
 800935e:	4610      	movne	r0, r2
 8009360:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8009364:	bf1c      	itt	ne
 8009366:	460b      	movne	r3, r1
 8009368:	4602      	movne	r2, r0
 800936a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800936e:	bf06      	itte	eq
 8009370:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8009374:	ea91 0f03 	teqeq	r1, r3
 8009378:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800937c:	bd30      	pop	{r4, r5, pc}
 800937e:	bf00      	nop

08009380 <__aeabi_ui2d>:
 8009380:	f090 0f00 	teq	r0, #0
 8009384:	bf04      	itt	eq
 8009386:	2100      	moveq	r1, #0
 8009388:	4770      	bxeq	lr
 800938a:	b530      	push	{r4, r5, lr}
 800938c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8009390:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8009394:	f04f 0500 	mov.w	r5, #0
 8009398:	f04f 0100 	mov.w	r1, #0
 800939c:	e750      	b.n	8009240 <__adddf3+0x138>
 800939e:	bf00      	nop

080093a0 <__aeabi_i2d>:
 80093a0:	f090 0f00 	teq	r0, #0
 80093a4:	bf04      	itt	eq
 80093a6:	2100      	moveq	r1, #0
 80093a8:	4770      	bxeq	lr
 80093aa:	b530      	push	{r4, r5, lr}
 80093ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80093b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80093b4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80093b8:	bf48      	it	mi
 80093ba:	4240      	negmi	r0, r0
 80093bc:	f04f 0100 	mov.w	r1, #0
 80093c0:	e73e      	b.n	8009240 <__adddf3+0x138>
 80093c2:	bf00      	nop

080093c4 <__aeabi_f2d>:
 80093c4:	0042      	lsls	r2, r0, #1
 80093c6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80093ca:	ea4f 0131 	mov.w	r1, r1, rrx
 80093ce:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80093d2:	bf1f      	itttt	ne
 80093d4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80093d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80093dc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80093e0:	4770      	bxne	lr
 80093e2:	f092 0f00 	teq	r2, #0
 80093e6:	bf14      	ite	ne
 80093e8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80093ec:	4770      	bxeq	lr
 80093ee:	b530      	push	{r4, r5, lr}
 80093f0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80093f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80093f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80093fc:	e720      	b.n	8009240 <__adddf3+0x138>
 80093fe:	bf00      	nop

08009400 <__aeabi_ul2d>:
 8009400:	ea50 0201 	orrs.w	r2, r0, r1
 8009404:	bf08      	it	eq
 8009406:	4770      	bxeq	lr
 8009408:	b530      	push	{r4, r5, lr}
 800940a:	f04f 0500 	mov.w	r5, #0
 800940e:	e00a      	b.n	8009426 <__aeabi_l2d+0x16>

08009410 <__aeabi_l2d>:
 8009410:	ea50 0201 	orrs.w	r2, r0, r1
 8009414:	bf08      	it	eq
 8009416:	4770      	bxeq	lr
 8009418:	b530      	push	{r4, r5, lr}
 800941a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800941e:	d502      	bpl.n	8009426 <__aeabi_l2d+0x16>
 8009420:	4240      	negs	r0, r0
 8009422:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009426:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800942a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800942e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8009432:	f43f aedc 	beq.w	80091ee <__adddf3+0xe6>
 8009436:	f04f 0203 	mov.w	r2, #3
 800943a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800943e:	bf18      	it	ne
 8009440:	3203      	addne	r2, #3
 8009442:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8009446:	bf18      	it	ne
 8009448:	3203      	addne	r2, #3
 800944a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800944e:	f1c2 0320 	rsb	r3, r2, #32
 8009452:	fa00 fc03 	lsl.w	ip, r0, r3
 8009456:	fa20 f002 	lsr.w	r0, r0, r2
 800945a:	fa01 fe03 	lsl.w	lr, r1, r3
 800945e:	ea40 000e 	orr.w	r0, r0, lr
 8009462:	fa21 f102 	lsr.w	r1, r1, r2
 8009466:	4414      	add	r4, r2
 8009468:	e6c1      	b.n	80091ee <__adddf3+0xe6>
 800946a:	bf00      	nop

0800946c <__aeabi_dmul>:
 800946c:	b570      	push	{r4, r5, r6, lr}
 800946e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8009472:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8009476:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800947a:	bf1d      	ittte	ne
 800947c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8009480:	ea94 0f0c 	teqne	r4, ip
 8009484:	ea95 0f0c 	teqne	r5, ip
 8009488:	f000 f8de 	bleq	8009648 <__aeabi_dmul+0x1dc>
 800948c:	442c      	add	r4, r5
 800948e:	ea81 0603 	eor.w	r6, r1, r3
 8009492:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8009496:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800949a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800949e:	bf18      	it	ne
 80094a0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80094a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80094a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80094ac:	d038      	beq.n	8009520 <__aeabi_dmul+0xb4>
 80094ae:	fba0 ce02 	umull	ip, lr, r0, r2
 80094b2:	f04f 0500 	mov.w	r5, #0
 80094b6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80094ba:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80094be:	fbe0 e503 	umlal	lr, r5, r0, r3
 80094c2:	f04f 0600 	mov.w	r6, #0
 80094c6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80094ca:	f09c 0f00 	teq	ip, #0
 80094ce:	bf18      	it	ne
 80094d0:	f04e 0e01 	orrne.w	lr, lr, #1
 80094d4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80094d8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80094dc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80094e0:	d204      	bcs.n	80094ec <__aeabi_dmul+0x80>
 80094e2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80094e6:	416d      	adcs	r5, r5
 80094e8:	eb46 0606 	adc.w	r6, r6, r6
 80094ec:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80094f0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80094f4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80094f8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80094fc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8009500:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8009504:	bf88      	it	hi
 8009506:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800950a:	d81e      	bhi.n	800954a <__aeabi_dmul+0xde>
 800950c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8009510:	bf08      	it	eq
 8009512:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8009516:	f150 0000 	adcs.w	r0, r0, #0
 800951a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800951e:	bd70      	pop	{r4, r5, r6, pc}
 8009520:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8009524:	ea46 0101 	orr.w	r1, r6, r1
 8009528:	ea40 0002 	orr.w	r0, r0, r2
 800952c:	ea81 0103 	eor.w	r1, r1, r3
 8009530:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8009534:	bfc2      	ittt	gt
 8009536:	ebd4 050c 	rsbsgt	r5, r4, ip
 800953a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800953e:	bd70      	popgt	{r4, r5, r6, pc}
 8009540:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009544:	f04f 0e00 	mov.w	lr, #0
 8009548:	3c01      	subs	r4, #1
 800954a:	f300 80ab 	bgt.w	80096a4 <__aeabi_dmul+0x238>
 800954e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8009552:	bfde      	ittt	le
 8009554:	2000      	movle	r0, #0
 8009556:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800955a:	bd70      	pople	{r4, r5, r6, pc}
 800955c:	f1c4 0400 	rsb	r4, r4, #0
 8009560:	3c20      	subs	r4, #32
 8009562:	da35      	bge.n	80095d0 <__aeabi_dmul+0x164>
 8009564:	340c      	adds	r4, #12
 8009566:	dc1b      	bgt.n	80095a0 <__aeabi_dmul+0x134>
 8009568:	f104 0414 	add.w	r4, r4, #20
 800956c:	f1c4 0520 	rsb	r5, r4, #32
 8009570:	fa00 f305 	lsl.w	r3, r0, r5
 8009574:	fa20 f004 	lsr.w	r0, r0, r4
 8009578:	fa01 f205 	lsl.w	r2, r1, r5
 800957c:	ea40 0002 	orr.w	r0, r0, r2
 8009580:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8009584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009588:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800958c:	fa21 f604 	lsr.w	r6, r1, r4
 8009590:	eb42 0106 	adc.w	r1, r2, r6
 8009594:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8009598:	bf08      	it	eq
 800959a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800959e:	bd70      	pop	{r4, r5, r6, pc}
 80095a0:	f1c4 040c 	rsb	r4, r4, #12
 80095a4:	f1c4 0520 	rsb	r5, r4, #32
 80095a8:	fa00 f304 	lsl.w	r3, r0, r4
 80095ac:	fa20 f005 	lsr.w	r0, r0, r5
 80095b0:	fa01 f204 	lsl.w	r2, r1, r4
 80095b4:	ea40 0002 	orr.w	r0, r0, r2
 80095b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80095bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80095c0:	f141 0100 	adc.w	r1, r1, #0
 80095c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80095c8:	bf08      	it	eq
 80095ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80095ce:	bd70      	pop	{r4, r5, r6, pc}
 80095d0:	f1c4 0520 	rsb	r5, r4, #32
 80095d4:	fa00 f205 	lsl.w	r2, r0, r5
 80095d8:	ea4e 0e02 	orr.w	lr, lr, r2
 80095dc:	fa20 f304 	lsr.w	r3, r0, r4
 80095e0:	fa01 f205 	lsl.w	r2, r1, r5
 80095e4:	ea43 0302 	orr.w	r3, r3, r2
 80095e8:	fa21 f004 	lsr.w	r0, r1, r4
 80095ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80095f0:	fa21 f204 	lsr.w	r2, r1, r4
 80095f4:	ea20 0002 	bic.w	r0, r0, r2
 80095f8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80095fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8009600:	bf08      	it	eq
 8009602:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8009606:	bd70      	pop	{r4, r5, r6, pc}
 8009608:	f094 0f00 	teq	r4, #0
 800960c:	d10f      	bne.n	800962e <__aeabi_dmul+0x1c2>
 800960e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8009612:	0040      	lsls	r0, r0, #1
 8009614:	eb41 0101 	adc.w	r1, r1, r1
 8009618:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800961c:	bf08      	it	eq
 800961e:	3c01      	subeq	r4, #1
 8009620:	d0f7      	beq.n	8009612 <__aeabi_dmul+0x1a6>
 8009622:	ea41 0106 	orr.w	r1, r1, r6
 8009626:	f095 0f00 	teq	r5, #0
 800962a:	bf18      	it	ne
 800962c:	4770      	bxne	lr
 800962e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8009632:	0052      	lsls	r2, r2, #1
 8009634:	eb43 0303 	adc.w	r3, r3, r3
 8009638:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800963c:	bf08      	it	eq
 800963e:	3d01      	subeq	r5, #1
 8009640:	d0f7      	beq.n	8009632 <__aeabi_dmul+0x1c6>
 8009642:	ea43 0306 	orr.w	r3, r3, r6
 8009646:	4770      	bx	lr
 8009648:	ea94 0f0c 	teq	r4, ip
 800964c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8009650:	bf18      	it	ne
 8009652:	ea95 0f0c 	teqne	r5, ip
 8009656:	d00c      	beq.n	8009672 <__aeabi_dmul+0x206>
 8009658:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800965c:	bf18      	it	ne
 800965e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8009662:	d1d1      	bne.n	8009608 <__aeabi_dmul+0x19c>
 8009664:	ea81 0103 	eor.w	r1, r1, r3
 8009668:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800966c:	f04f 0000 	mov.w	r0, #0
 8009670:	bd70      	pop	{r4, r5, r6, pc}
 8009672:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8009676:	bf06      	itte	eq
 8009678:	4610      	moveq	r0, r2
 800967a:	4619      	moveq	r1, r3
 800967c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8009680:	d019      	beq.n	80096b6 <__aeabi_dmul+0x24a>
 8009682:	ea94 0f0c 	teq	r4, ip
 8009686:	d102      	bne.n	800968e <__aeabi_dmul+0x222>
 8009688:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800968c:	d113      	bne.n	80096b6 <__aeabi_dmul+0x24a>
 800968e:	ea95 0f0c 	teq	r5, ip
 8009692:	d105      	bne.n	80096a0 <__aeabi_dmul+0x234>
 8009694:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8009698:	bf1c      	itt	ne
 800969a:	4610      	movne	r0, r2
 800969c:	4619      	movne	r1, r3
 800969e:	d10a      	bne.n	80096b6 <__aeabi_dmul+0x24a>
 80096a0:	ea81 0103 	eor.w	r1, r1, r3
 80096a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80096a8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80096ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80096b0:	f04f 0000 	mov.w	r0, #0
 80096b4:	bd70      	pop	{r4, r5, r6, pc}
 80096b6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80096ba:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80096be:	bd70      	pop	{r4, r5, r6, pc}

080096c0 <__aeabi_ddiv>:
 80096c0:	b570      	push	{r4, r5, r6, lr}
 80096c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80096c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80096ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80096ce:	bf1d      	ittte	ne
 80096d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80096d4:	ea94 0f0c 	teqne	r4, ip
 80096d8:	ea95 0f0c 	teqne	r5, ip
 80096dc:	f000 f8a7 	bleq	800982e <__aeabi_ddiv+0x16e>
 80096e0:	eba4 0405 	sub.w	r4, r4, r5
 80096e4:	ea81 0e03 	eor.w	lr, r1, r3
 80096e8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80096ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80096f0:	f000 8088 	beq.w	8009804 <__aeabi_ddiv+0x144>
 80096f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80096f8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80096fc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8009700:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8009704:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8009708:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800970c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8009710:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8009714:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8009718:	429d      	cmp	r5, r3
 800971a:	bf08      	it	eq
 800971c:	4296      	cmpeq	r6, r2
 800971e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8009722:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8009726:	d202      	bcs.n	800972e <__aeabi_ddiv+0x6e>
 8009728:	085b      	lsrs	r3, r3, #1
 800972a:	ea4f 0232 	mov.w	r2, r2, rrx
 800972e:	1ab6      	subs	r6, r6, r2
 8009730:	eb65 0503 	sbc.w	r5, r5, r3
 8009734:	085b      	lsrs	r3, r3, #1
 8009736:	ea4f 0232 	mov.w	r2, r2, rrx
 800973a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800973e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8009742:	ebb6 0e02 	subs.w	lr, r6, r2
 8009746:	eb75 0e03 	sbcs.w	lr, r5, r3
 800974a:	bf22      	ittt	cs
 800974c:	1ab6      	subcs	r6, r6, r2
 800974e:	4675      	movcs	r5, lr
 8009750:	ea40 000c 	orrcs.w	r0, r0, ip
 8009754:	085b      	lsrs	r3, r3, #1
 8009756:	ea4f 0232 	mov.w	r2, r2, rrx
 800975a:	ebb6 0e02 	subs.w	lr, r6, r2
 800975e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8009762:	bf22      	ittt	cs
 8009764:	1ab6      	subcs	r6, r6, r2
 8009766:	4675      	movcs	r5, lr
 8009768:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800976c:	085b      	lsrs	r3, r3, #1
 800976e:	ea4f 0232 	mov.w	r2, r2, rrx
 8009772:	ebb6 0e02 	subs.w	lr, r6, r2
 8009776:	eb75 0e03 	sbcs.w	lr, r5, r3
 800977a:	bf22      	ittt	cs
 800977c:	1ab6      	subcs	r6, r6, r2
 800977e:	4675      	movcs	r5, lr
 8009780:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8009784:	085b      	lsrs	r3, r3, #1
 8009786:	ea4f 0232 	mov.w	r2, r2, rrx
 800978a:	ebb6 0e02 	subs.w	lr, r6, r2
 800978e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8009792:	bf22      	ittt	cs
 8009794:	1ab6      	subcs	r6, r6, r2
 8009796:	4675      	movcs	r5, lr
 8009798:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800979c:	ea55 0e06 	orrs.w	lr, r5, r6
 80097a0:	d018      	beq.n	80097d4 <__aeabi_ddiv+0x114>
 80097a2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80097a6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80097aa:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80097ae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80097b2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80097b6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80097ba:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80097be:	d1c0      	bne.n	8009742 <__aeabi_ddiv+0x82>
 80097c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80097c4:	d10b      	bne.n	80097de <__aeabi_ddiv+0x11e>
 80097c6:	ea41 0100 	orr.w	r1, r1, r0
 80097ca:	f04f 0000 	mov.w	r0, #0
 80097ce:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80097d2:	e7b6      	b.n	8009742 <__aeabi_ddiv+0x82>
 80097d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80097d8:	bf04      	itt	eq
 80097da:	4301      	orreq	r1, r0
 80097dc:	2000      	moveq	r0, #0
 80097de:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80097e2:	bf88      	it	hi
 80097e4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80097e8:	f63f aeaf 	bhi.w	800954a <__aeabi_dmul+0xde>
 80097ec:	ebb5 0c03 	subs.w	ip, r5, r3
 80097f0:	bf04      	itt	eq
 80097f2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80097f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80097fa:	f150 0000 	adcs.w	r0, r0, #0
 80097fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8009802:	bd70      	pop	{r4, r5, r6, pc}
 8009804:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8009808:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800980c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8009810:	bfc2      	ittt	gt
 8009812:	ebd4 050c 	rsbsgt	r5, r4, ip
 8009816:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800981a:	bd70      	popgt	{r4, r5, r6, pc}
 800981c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009820:	f04f 0e00 	mov.w	lr, #0
 8009824:	3c01      	subs	r4, #1
 8009826:	e690      	b.n	800954a <__aeabi_dmul+0xde>
 8009828:	ea45 0e06 	orr.w	lr, r5, r6
 800982c:	e68d      	b.n	800954a <__aeabi_dmul+0xde>
 800982e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8009832:	ea94 0f0c 	teq	r4, ip
 8009836:	bf08      	it	eq
 8009838:	ea95 0f0c 	teqeq	r5, ip
 800983c:	f43f af3b 	beq.w	80096b6 <__aeabi_dmul+0x24a>
 8009840:	ea94 0f0c 	teq	r4, ip
 8009844:	d10a      	bne.n	800985c <__aeabi_ddiv+0x19c>
 8009846:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800984a:	f47f af34 	bne.w	80096b6 <__aeabi_dmul+0x24a>
 800984e:	ea95 0f0c 	teq	r5, ip
 8009852:	f47f af25 	bne.w	80096a0 <__aeabi_dmul+0x234>
 8009856:	4610      	mov	r0, r2
 8009858:	4619      	mov	r1, r3
 800985a:	e72c      	b.n	80096b6 <__aeabi_dmul+0x24a>
 800985c:	ea95 0f0c 	teq	r5, ip
 8009860:	d106      	bne.n	8009870 <__aeabi_ddiv+0x1b0>
 8009862:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8009866:	f43f aefd 	beq.w	8009664 <__aeabi_dmul+0x1f8>
 800986a:	4610      	mov	r0, r2
 800986c:	4619      	mov	r1, r3
 800986e:	e722      	b.n	80096b6 <__aeabi_dmul+0x24a>
 8009870:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8009874:	bf18      	it	ne
 8009876:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800987a:	f47f aec5 	bne.w	8009608 <__aeabi_dmul+0x19c>
 800987e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8009882:	f47f af0d 	bne.w	80096a0 <__aeabi_dmul+0x234>
 8009886:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800988a:	f47f aeeb 	bne.w	8009664 <__aeabi_dmul+0x1f8>
 800988e:	e712      	b.n	80096b6 <__aeabi_dmul+0x24a>

08009890 <__aeabi_d2iz>:
 8009890:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8009894:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8009898:	d215      	bcs.n	80098c6 <__aeabi_d2iz+0x36>
 800989a:	d511      	bpl.n	80098c0 <__aeabi_d2iz+0x30>
 800989c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80098a0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80098a4:	d912      	bls.n	80098cc <__aeabi_d2iz+0x3c>
 80098a6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80098aa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80098ae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80098b2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80098b6:	fa23 f002 	lsr.w	r0, r3, r2
 80098ba:	bf18      	it	ne
 80098bc:	4240      	negne	r0, r0
 80098be:	4770      	bx	lr
 80098c0:	f04f 0000 	mov.w	r0, #0
 80098c4:	4770      	bx	lr
 80098c6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80098ca:	d105      	bne.n	80098d8 <__aeabi_d2iz+0x48>
 80098cc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80098d0:	bf08      	it	eq
 80098d2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80098d6:	4770      	bx	lr
 80098d8:	f04f 0000 	mov.w	r0, #0
 80098dc:	4770      	bx	lr
 80098de:	bf00      	nop

080098e0 <__aeabi_d2f>:
 80098e0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80098e4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80098e8:	bf24      	itt	cs
 80098ea:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80098ee:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80098f2:	d90d      	bls.n	8009910 <__aeabi_d2f+0x30>
 80098f4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80098f8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80098fc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8009900:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8009904:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8009908:	bf08      	it	eq
 800990a:	f020 0001 	biceq.w	r0, r0, #1
 800990e:	4770      	bx	lr
 8009910:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8009914:	d121      	bne.n	800995a <__aeabi_d2f+0x7a>
 8009916:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800991a:	bfbc      	itt	lt
 800991c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8009920:	4770      	bxlt	lr
 8009922:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009926:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800992a:	f1c2 0218 	rsb	r2, r2, #24
 800992e:	f1c2 0c20 	rsb	ip, r2, #32
 8009932:	fa10 f30c 	lsls.w	r3, r0, ip
 8009936:	fa20 f002 	lsr.w	r0, r0, r2
 800993a:	bf18      	it	ne
 800993c:	f040 0001 	orrne.w	r0, r0, #1
 8009940:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8009944:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8009948:	fa03 fc0c 	lsl.w	ip, r3, ip
 800994c:	ea40 000c 	orr.w	r0, r0, ip
 8009950:	fa23 f302 	lsr.w	r3, r3, r2
 8009954:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009958:	e7cc      	b.n	80098f4 <__aeabi_d2f+0x14>
 800995a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800995e:	d107      	bne.n	8009970 <__aeabi_d2f+0x90>
 8009960:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8009964:	bf1e      	ittt	ne
 8009966:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800996a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800996e:	4770      	bxne	lr
 8009970:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8009974:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8009978:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800997c:	4770      	bx	lr
 800997e:	bf00      	nop

08009980 <__libc_init_array>:
 8009980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009982:	4f20      	ldr	r7, [pc, #128]	; (8009a04 <__libc_init_array+0x84>)
 8009984:	4c20      	ldr	r4, [pc, #128]	; (8009a08 <__libc_init_array+0x88>)
 8009986:	1b38      	subs	r0, r7, r4
 8009988:	1087      	asrs	r7, r0, #2
 800998a:	d017      	beq.n	80099bc <__libc_init_array+0x3c>
 800998c:	1e7a      	subs	r2, r7, #1
 800998e:	6823      	ldr	r3, [r4, #0]
 8009990:	2501      	movs	r5, #1
 8009992:	f002 0601 	and.w	r6, r2, #1
 8009996:	4798      	blx	r3
 8009998:	42af      	cmp	r7, r5
 800999a:	d00f      	beq.n	80099bc <__libc_init_array+0x3c>
 800999c:	b12e      	cbz	r6, 80099aa <__libc_init_array+0x2a>
 800999e:	f854 1f04 	ldr.w	r1, [r4, #4]!
 80099a2:	2502      	movs	r5, #2
 80099a4:	4788      	blx	r1
 80099a6:	42af      	cmp	r7, r5
 80099a8:	d008      	beq.n	80099bc <__libc_init_array+0x3c>
 80099aa:	6860      	ldr	r0, [r4, #4]
 80099ac:	4780      	blx	r0
 80099ae:	3502      	adds	r5, #2
 80099b0:	68a2      	ldr	r2, [r4, #8]
 80099b2:	1d26      	adds	r6, r4, #4
 80099b4:	4790      	blx	r2
 80099b6:	3408      	adds	r4, #8
 80099b8:	42af      	cmp	r7, r5
 80099ba:	d1f6      	bne.n	80099aa <__libc_init_array+0x2a>
 80099bc:	4f13      	ldr	r7, [pc, #76]	; (8009a0c <__libc_init_array+0x8c>)
 80099be:	4c14      	ldr	r4, [pc, #80]	; (8009a10 <__libc_init_array+0x90>)
 80099c0:	f7fc fd1e 	bl	8006400 <_init>
 80099c4:	1b3b      	subs	r3, r7, r4
 80099c6:	109f      	asrs	r7, r3, #2
 80099c8:	d018      	beq.n	80099fc <__libc_init_array+0x7c>
 80099ca:	1e7d      	subs	r5, r7, #1
 80099cc:	6821      	ldr	r1, [r4, #0]
 80099ce:	f005 0601 	and.w	r6, r5, #1
 80099d2:	2501      	movs	r5, #1
 80099d4:	4788      	blx	r1
 80099d6:	42af      	cmp	r7, r5
 80099d8:	d011      	beq.n	80099fe <__libc_init_array+0x7e>
 80099da:	b12e      	cbz	r6, 80099e8 <__libc_init_array+0x68>
 80099dc:	f854 0f04 	ldr.w	r0, [r4, #4]!
 80099e0:	2502      	movs	r5, #2
 80099e2:	4780      	blx	r0
 80099e4:	42af      	cmp	r7, r5
 80099e6:	d00b      	beq.n	8009a00 <__libc_init_array+0x80>
 80099e8:	6862      	ldr	r2, [r4, #4]
 80099ea:	4790      	blx	r2
 80099ec:	3502      	adds	r5, #2
 80099ee:	68a3      	ldr	r3, [r4, #8]
 80099f0:	1d26      	adds	r6, r4, #4
 80099f2:	4798      	blx	r3
 80099f4:	3408      	adds	r4, #8
 80099f6:	42af      	cmp	r7, r5
 80099f8:	d1f6      	bne.n	80099e8 <__libc_init_array+0x68>
 80099fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a02:	bf00      	nop
 8009a04:	08014a54 	.word	0x08014a54
 8009a08:	08014a54 	.word	0x08014a54
 8009a0c:	08014a54 	.word	0x08014a54
 8009a10:	08014a54 	.word	0x08014a54

08009a14 <malloc>:
 8009a14:	f640 0378 	movw	r3, #2168	; 0x878
 8009a18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009a1c:	4601      	mov	r1, r0
 8009a1e:	6818      	ldr	r0, [r3, #0]
 8009a20:	f000 b808 	b.w	8009a34 <_malloc_r>

08009a24 <free>:
 8009a24:	f640 0378 	movw	r3, #2168	; 0x878
 8009a28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009a2c:	4601      	mov	r1, r0
 8009a2e:	6818      	ldr	r0, [r3, #0]
 8009a30:	f006 b9ec 	b.w	800fe0c <_free_r>

08009a34 <_malloc_r>:
 8009a34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a38:	f101 050b 	add.w	r5, r1, #11
 8009a3c:	2d16      	cmp	r5, #22
 8009a3e:	b083      	sub	sp, #12
 8009a40:	4606      	mov	r6, r0
 8009a42:	d927      	bls.n	8009a94 <_malloc_r+0x60>
 8009a44:	f035 0507 	bics.w	r5, r5, #7
 8009a48:	d427      	bmi.n	8009a9a <_malloc_r+0x66>
 8009a4a:	42a9      	cmp	r1, r5
 8009a4c:	d825      	bhi.n	8009a9a <_malloc_r+0x66>
 8009a4e:	4630      	mov	r0, r6
 8009a50:	f000 fb40 	bl	800a0d4 <__malloc_lock>
 8009a54:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 8009a58:	d223      	bcs.n	8009aa2 <_malloc_r+0x6e>
 8009a5a:	4fba      	ldr	r7, [pc, #744]	; (8009d44 <_malloc_r+0x310>)
 8009a5c:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
 8009a60:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 8009a64:	68d4      	ldr	r4, [r2, #12]
 8009a66:	4294      	cmp	r4, r2
 8009a68:	f000 81de 	beq.w	8009e28 <_malloc_r+0x3f4>
 8009a6c:	6863      	ldr	r3, [r4, #4]
 8009a6e:	68e2      	ldr	r2, [r4, #12]
 8009a70:	68a1      	ldr	r1, [r4, #8]
 8009a72:	f023 0003 	bic.w	r0, r3, #3
 8009a76:	1823      	adds	r3, r4, r0
 8009a78:	60ca      	str	r2, [r1, #12]
 8009a7a:	6858      	ldr	r0, [r3, #4]
 8009a7c:	6091      	str	r1, [r2, #8]
 8009a7e:	f040 0201 	orr.w	r2, r0, #1
 8009a82:	605a      	str	r2, [r3, #4]
 8009a84:	4630      	mov	r0, r6
 8009a86:	f000 fb27 	bl	800a0d8 <__malloc_unlock>
 8009a8a:	3408      	adds	r4, #8
 8009a8c:	4620      	mov	r0, r4
 8009a8e:	b003      	add	sp, #12
 8009a90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a94:	2510      	movs	r5, #16
 8009a96:	42a9      	cmp	r1, r5
 8009a98:	d9d9      	bls.n	8009a4e <_malloc_r+0x1a>
 8009a9a:	240c      	movs	r4, #12
 8009a9c:	6034      	str	r4, [r6, #0]
 8009a9e:	2400      	movs	r4, #0
 8009aa0:	e7f4      	b.n	8009a8c <_malloc_r+0x58>
 8009aa2:	ea5f 2c55 	movs.w	ip, r5, lsr #9
 8009aa6:	f000 808b 	beq.w	8009bc0 <_malloc_r+0x18c>
 8009aaa:	f1bc 0f04 	cmp.w	ip, #4
 8009aae:	f200 8155 	bhi.w	8009d5c <_malloc_r+0x328>
 8009ab2:	ea4f 1795 	mov.w	r7, r5, lsr #6
 8009ab6:	f107 0e38 	add.w	lr, r7, #56	; 0x38
 8009aba:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8009abe:	4fa1      	ldr	r7, [pc, #644]	; (8009d44 <_malloc_r+0x310>)
 8009ac0:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 8009ac4:	68cc      	ldr	r4, [r1, #12]
 8009ac6:	42a1      	cmp	r1, r4
 8009ac8:	d105      	bne.n	8009ad6 <_malloc_r+0xa2>
 8009aca:	e00c      	b.n	8009ae6 <_malloc_r+0xb2>
 8009acc:	2a00      	cmp	r2, #0
 8009ace:	da7c      	bge.n	8009bca <_malloc_r+0x196>
 8009ad0:	68e4      	ldr	r4, [r4, #12]
 8009ad2:	42a1      	cmp	r1, r4
 8009ad4:	d007      	beq.n	8009ae6 <_malloc_r+0xb2>
 8009ad6:	6863      	ldr	r3, [r4, #4]
 8009ad8:	f023 0003 	bic.w	r0, r3, #3
 8009adc:	1b42      	subs	r2, r0, r5
 8009ade:	2a0f      	cmp	r2, #15
 8009ae0:	ddf4      	ble.n	8009acc <_malloc_r+0x98>
 8009ae2:	f10e 3eff 	add.w	lr, lr, #4294967295
 8009ae6:	f10e 0c01 	add.w	ip, lr, #1
 8009aea:	4b96      	ldr	r3, [pc, #600]	; (8009d44 <_malloc_r+0x310>)
 8009aec:	693c      	ldr	r4, [r7, #16]
 8009aee:	f103 0e08 	add.w	lr, r3, #8
 8009af2:	4574      	cmp	r4, lr
 8009af4:	f000 8175 	beq.w	8009de2 <_malloc_r+0x3ae>
 8009af8:	6861      	ldr	r1, [r4, #4]
 8009afa:	f021 0103 	bic.w	r1, r1, #3
 8009afe:	1b4a      	subs	r2, r1, r5
 8009b00:	2a0f      	cmp	r2, #15
 8009b02:	f300 815b 	bgt.w	8009dbc <_malloc_r+0x388>
 8009b06:	2a00      	cmp	r2, #0
 8009b08:	f8c3 e014 	str.w	lr, [r3, #20]
 8009b0c:	f8c3 e010 	str.w	lr, [r3, #16]
 8009b10:	da69      	bge.n	8009be6 <_malloc_r+0x1b2>
 8009b12:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009b16:	f080 812f 	bcs.w	8009d78 <_malloc_r+0x344>
 8009b1a:	08ca      	lsrs	r2, r1, #3
 8009b1c:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 8009b20:	f04f 0901 	mov.w	r9, #1
 8009b24:	1092      	asrs	r2, r2, #2
 8009b26:	fa09 f902 	lsl.w	r9, r9, r2
 8009b2a:	685a      	ldr	r2, [r3, #4]
 8009b2c:	6888      	ldr	r0, [r1, #8]
 8009b2e:	60e1      	str	r1, [r4, #12]
 8009b30:	ea49 0902 	orr.w	r9, r9, r2
 8009b34:	60a0      	str	r0, [r4, #8]
 8009b36:	f8c3 9004 	str.w	r9, [r3, #4]
 8009b3a:	608c      	str	r4, [r1, #8]
 8009b3c:	60c4      	str	r4, [r0, #12]
 8009b3e:	2001      	movs	r0, #1
 8009b40:	ea4f 04ac 	mov.w	r4, ip, asr #2
 8009b44:	fa00 f004 	lsl.w	r0, r0, r4
 8009b48:	4548      	cmp	r0, r9
 8009b4a:	d856      	bhi.n	8009bfa <_malloc_r+0x1c6>
 8009b4c:	ea19 0f00 	tst.w	r9, r0
 8009b50:	d107      	bne.n	8009b62 <_malloc_r+0x12e>
 8009b52:	f02c 0c03 	bic.w	ip, ip, #3
 8009b56:	0040      	lsls	r0, r0, #1
 8009b58:	ea19 0f00 	tst.w	r9, r0
 8009b5c:	f10c 0c04 	add.w	ip, ip, #4
 8009b60:	d0f9      	beq.n	8009b56 <_malloc_r+0x122>
 8009b62:	eb07 09cc 	add.w	r9, r7, ip, lsl #3
 8009b66:	464c      	mov	r4, r9
 8009b68:	46e0      	mov	r8, ip
 8009b6a:	68e3      	ldr	r3, [r4, #12]
 8009b6c:	429c      	cmp	r4, r3
 8009b6e:	d107      	bne.n	8009b80 <_malloc_r+0x14c>
 8009b70:	e13a      	b.n	8009de8 <_malloc_r+0x3b4>
 8009b72:	2a00      	cmp	r2, #0
 8009b74:	f280 8162 	bge.w	8009e3c <_malloc_r+0x408>
 8009b78:	68db      	ldr	r3, [r3, #12]
 8009b7a:	429c      	cmp	r4, r3
 8009b7c:	f000 8134 	beq.w	8009de8 <_malloc_r+0x3b4>
 8009b80:	6859      	ldr	r1, [r3, #4]
 8009b82:	f021 0103 	bic.w	r1, r1, #3
 8009b86:	1b4a      	subs	r2, r1, r5
 8009b88:	2a0f      	cmp	r2, #15
 8009b8a:	ddf2      	ble.n	8009b72 <_malloc_r+0x13e>
 8009b8c:	461c      	mov	r4, r3
 8009b8e:	1959      	adds	r1, r3, r5
 8009b90:	68d8      	ldr	r0, [r3, #12]
 8009b92:	f854 cf08 	ldr.w	ip, [r4, #8]!
 8009b96:	508a      	str	r2, [r1, r2]
 8009b98:	f045 0501 	orr.w	r5, r5, #1
 8009b9c:	f042 0201 	orr.w	r2, r2, #1
 8009ba0:	f8cc 000c 	str.w	r0, [ip, #12]
 8009ba4:	f8c0 c008 	str.w	ip, [r0, #8]
 8009ba8:	605d      	str	r5, [r3, #4]
 8009baa:	6179      	str	r1, [r7, #20]
 8009bac:	6139      	str	r1, [r7, #16]
 8009bae:	f8c1 e00c 	str.w	lr, [r1, #12]
 8009bb2:	f8c1 e008 	str.w	lr, [r1, #8]
 8009bb6:	604a      	str	r2, [r1, #4]
 8009bb8:	4630      	mov	r0, r6
 8009bba:	f000 fa8d 	bl	800a0d8 <__malloc_unlock>
 8009bbe:	e765      	b.n	8009a8c <_malloc_r+0x58>
 8009bc0:	ea4f 0ed5 	mov.w	lr, r5, lsr #3
 8009bc4:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8009bc8:	e779      	b.n	8009abe <_malloc_r+0x8a>
 8009bca:	1822      	adds	r2, r4, r0
 8009bcc:	68e3      	ldr	r3, [r4, #12]
 8009bce:	6850      	ldr	r0, [r2, #4]
 8009bd0:	68a1      	ldr	r1, [r4, #8]
 8009bd2:	f040 0001 	orr.w	r0, r0, #1
 8009bd6:	6050      	str	r0, [r2, #4]
 8009bd8:	60cb      	str	r3, [r1, #12]
 8009bda:	6099      	str	r1, [r3, #8]
 8009bdc:	4630      	mov	r0, r6
 8009bde:	f000 fa7b 	bl	800a0d8 <__malloc_unlock>
 8009be2:	3408      	adds	r4, #8
 8009be4:	e752      	b.n	8009a8c <_malloc_r+0x58>
 8009be6:	1861      	adds	r1, r4, r1
 8009be8:	4630      	mov	r0, r6
 8009bea:	684b      	ldr	r3, [r1, #4]
 8009bec:	f043 0201 	orr.w	r2, r3, #1
 8009bf0:	604a      	str	r2, [r1, #4]
 8009bf2:	f000 fa71 	bl	800a0d8 <__malloc_unlock>
 8009bf6:	3408      	adds	r4, #8
 8009bf8:	e748      	b.n	8009a8c <_malloc_r+0x58>
 8009bfa:	68bc      	ldr	r4, [r7, #8]
 8009bfc:	6860      	ldr	r0, [r4, #4]
 8009bfe:	f020 0903 	bic.w	r9, r0, #3
 8009c02:	45a9      	cmp	r9, r5
 8009c04:	d304      	bcc.n	8009c10 <_malloc_r+0x1dc>
 8009c06:	ebc5 0309 	rsb	r3, r5, r9
 8009c0a:	2b0f      	cmp	r3, #15
 8009c0c:	f300 808d 	bgt.w	8009d2a <_malloc_r+0x2f6>
 8009c10:	4a4d      	ldr	r2, [pc, #308]	; (8009d48 <_malloc_r+0x314>)
 8009c12:	4b4e      	ldr	r3, [pc, #312]	; (8009d4c <_malloc_r+0x318>)
 8009c14:	6811      	ldr	r1, [r2, #0]
 8009c16:	6818      	ldr	r0, [r3, #0]
 8009c18:	3101      	adds	r1, #1
 8009c1a:	eb04 0b09 	add.w	fp, r4, r9
 8009c1e:	eb05 0300 	add.w	r3, r5, r0
 8009c22:	f000 815a 	beq.w	8009eda <_malloc_r+0x4a6>
 8009c26:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 8009c2a:	300f      	adds	r0, #15
 8009c2c:	f420 617f 	bic.w	r1, r0, #4080	; 0xff0
 8009c30:	f021 0c0f 	bic.w	ip, r1, #15
 8009c34:	4661      	mov	r1, ip
 8009c36:	4630      	mov	r0, r6
 8009c38:	e88d 1004 	stmia.w	sp, {r2, ip}
 8009c3c:	f000 fa72 	bl	800a124 <_sbrk_r>
 8009c40:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009c44:	4680      	mov	r8, r0
 8009c46:	e89d 1004 	ldmia.w	sp, {r2, ip}
 8009c4a:	f000 8152 	beq.w	8009ef2 <_malloc_r+0x4be>
 8009c4e:	4583      	cmp	fp, r0
 8009c50:	f200 810f 	bhi.w	8009e72 <_malloc_r+0x43e>
 8009c54:	f8df a100 	ldr.w	sl, [pc, #256]	; 8009d58 <_malloc_r+0x324>
 8009c58:	f8da 3000 	ldr.w	r3, [sl]
 8009c5c:	45c3      	cmp	fp, r8
 8009c5e:	4463      	add	r3, ip
 8009c60:	f8ca 3000 	str.w	r3, [sl]
 8009c64:	f000 814a 	beq.w	8009efc <_malloc_r+0x4c8>
 8009c68:	6812      	ldr	r2, [r2, #0]
 8009c6a:	3201      	adds	r2, #1
 8009c6c:	f000 8157 	beq.w	8009f1e <_malloc_r+0x4ea>
 8009c70:	ebcb 0b08 	rsb	fp, fp, r8
 8009c74:	445b      	add	r3, fp
 8009c76:	f8ca 3000 	str.w	r3, [sl]
 8009c7a:	f018 0107 	ands.w	r1, r8, #7
 8009c7e:	f000 810b 	beq.w	8009e98 <_malloc_r+0x464>
 8009c82:	f1c1 0008 	rsb	r0, r1, #8
 8009c86:	f5c1 5380 	rsb	r3, r1, #4096	; 0x1000
 8009c8a:	4480      	add	r8, r0
 8009c8c:	f103 0208 	add.w	r2, r3, #8
 8009c90:	eb08 010c 	add.w	r1, r8, ip
 8009c94:	0508      	lsls	r0, r1, #20
 8009c96:	0d03      	lsrs	r3, r0, #20
 8009c98:	ebc3 0b02 	rsb	fp, r3, r2
 8009c9c:	4630      	mov	r0, r6
 8009c9e:	4659      	mov	r1, fp
 8009ca0:	f000 fa40 	bl	800a124 <_sbrk_r>
 8009ca4:	1c43      	adds	r3, r0, #1
 8009ca6:	f000 8146 	beq.w	8009f36 <_malloc_r+0x502>
 8009caa:	ebc8 0200 	rsb	r2, r8, r0
 8009cae:	eb0b 0102 	add.w	r1, fp, r2
 8009cb2:	f041 0001 	orr.w	r0, r1, #1
 8009cb6:	f8da 3000 	ldr.w	r3, [sl]
 8009cba:	f8c7 8008 	str.w	r8, [r7, #8]
 8009cbe:	445b      	add	r3, fp
 8009cc0:	42bc      	cmp	r4, r7
 8009cc2:	f8ca 3000 	str.w	r3, [sl]
 8009cc6:	f8c8 0004 	str.w	r0, [r8, #4]
 8009cca:	d015      	beq.n	8009cf8 <_malloc_r+0x2c4>
 8009ccc:	f1b9 0f0f 	cmp.w	r9, #15
 8009cd0:	f240 80f2 	bls.w	8009eb8 <_malloc_r+0x484>
 8009cd4:	6861      	ldr	r1, [r4, #4]
 8009cd6:	f1a9 020c 	sub.w	r2, r9, #12
 8009cda:	f022 0207 	bic.w	r2, r2, #7
 8009cde:	18a0      	adds	r0, r4, r2
 8009ce0:	f001 0c01 	and.w	ip, r1, #1
 8009ce4:	ea42 0e0c 	orr.w	lr, r2, ip
 8009ce8:	2105      	movs	r1, #5
 8009cea:	2a0f      	cmp	r2, #15
 8009cec:	f8c4 e004 	str.w	lr, [r4, #4]
 8009cf0:	6041      	str	r1, [r0, #4]
 8009cf2:	6081      	str	r1, [r0, #8]
 8009cf4:	f200 8117 	bhi.w	8009f26 <_malloc_r+0x4f2>
 8009cf8:	4a15      	ldr	r2, [pc, #84]	; (8009d50 <_malloc_r+0x31c>)
 8009cfa:	68bc      	ldr	r4, [r7, #8]
 8009cfc:	6810      	ldr	r0, [r2, #0]
 8009cfe:	4283      	cmp	r3, r0
 8009d00:	bf88      	it	hi
 8009d02:	6013      	strhi	r3, [r2, #0]
 8009d04:	4a13      	ldr	r2, [pc, #76]	; (8009d54 <_malloc_r+0x320>)
 8009d06:	6811      	ldr	r1, [r2, #0]
 8009d08:	428b      	cmp	r3, r1
 8009d0a:	bf88      	it	hi
 8009d0c:	6013      	strhi	r3, [r2, #0]
 8009d0e:	6863      	ldr	r3, [r4, #4]
 8009d10:	f023 0003 	bic.w	r0, r3, #3
 8009d14:	42a8      	cmp	r0, r5
 8009d16:	ebc5 0300 	rsb	r3, r5, r0
 8009d1a:	d301      	bcc.n	8009d20 <_malloc_r+0x2ec>
 8009d1c:	2b0f      	cmp	r3, #15
 8009d1e:	dc04      	bgt.n	8009d2a <_malloc_r+0x2f6>
 8009d20:	4630      	mov	r0, r6
 8009d22:	f000 f9d9 	bl	800a0d8 <__malloc_unlock>
 8009d26:	2400      	movs	r4, #0
 8009d28:	e6b0      	b.n	8009a8c <_malloc_r+0x58>
 8009d2a:	1962      	adds	r2, r4, r5
 8009d2c:	f043 0101 	orr.w	r1, r3, #1
 8009d30:	f045 0501 	orr.w	r5, r5, #1
 8009d34:	6065      	str	r5, [r4, #4]
 8009d36:	4630      	mov	r0, r6
 8009d38:	6051      	str	r1, [r2, #4]
 8009d3a:	60ba      	str	r2, [r7, #8]
 8009d3c:	f000 f9cc 	bl	800a0d8 <__malloc_unlock>
 8009d40:	3408      	adds	r4, #8
 8009d42:	e6a3      	b.n	8009a8c <_malloc_r+0x58>
 8009d44:	2000003c 	.word	0x2000003c
 8009d48:	20000448 	.word	0x20000448
 8009d4c:	200009e0 	.word	0x200009e0
 8009d50:	200009dc 	.word	0x200009dc
 8009d54:	200009d8 	.word	0x200009d8
 8009d58:	200009e4 	.word	0x200009e4
 8009d5c:	f1bc 0f14 	cmp.w	ip, #20
 8009d60:	d97b      	bls.n	8009e5a <_malloc_r+0x426>
 8009d62:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 8009d66:	f200 808d 	bhi.w	8009e84 <_malloc_r+0x450>
 8009d6a:	ea4f 3415 	mov.w	r4, r5, lsr #12
 8009d6e:	f104 0e6e 	add.w	lr, r4, #110	; 0x6e
 8009d72:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8009d76:	e6a2      	b.n	8009abe <_malloc_r+0x8a>
 8009d78:	0a48      	lsrs	r0, r1, #9
 8009d7a:	2804      	cmp	r0, #4
 8009d7c:	d972      	bls.n	8009e64 <_malloc_r+0x430>
 8009d7e:	2814      	cmp	r0, #20
 8009d80:	f200 80ae 	bhi.w	8009ee0 <_malloc_r+0x4ac>
 8009d84:	f100 095b 	add.w	r9, r0, #91	; 0x5b
 8009d88:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8009d8c:	eb07 0082 	add.w	r0, r7, r2, lsl #2
 8009d90:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 8009f84 <_malloc_r+0x550>
 8009d94:	6883      	ldr	r3, [r0, #8]
 8009d96:	4283      	cmp	r3, r0
 8009d98:	f000 8081 	beq.w	8009e9e <_malloc_r+0x46a>
 8009d9c:	685a      	ldr	r2, [r3, #4]
 8009d9e:	f022 0203 	bic.w	r2, r2, #3
 8009da2:	4291      	cmp	r1, r2
 8009da4:	d202      	bcs.n	8009dac <_malloc_r+0x378>
 8009da6:	689b      	ldr	r3, [r3, #8]
 8009da8:	4298      	cmp	r0, r3
 8009daa:	d1f7      	bne.n	8009d9c <_malloc_r+0x368>
 8009dac:	68da      	ldr	r2, [r3, #12]
 8009dae:	f8d7 9004 	ldr.w	r9, [r7, #4]
 8009db2:	60e2      	str	r2, [r4, #12]
 8009db4:	60a3      	str	r3, [r4, #8]
 8009db6:	60dc      	str	r4, [r3, #12]
 8009db8:	6094      	str	r4, [r2, #8]
 8009dba:	e6c0      	b.n	8009b3e <_malloc_r+0x10a>
 8009dbc:	1961      	adds	r1, r4, r5
 8009dbe:	f042 0001 	orr.w	r0, r2, #1
 8009dc2:	f045 0501 	orr.w	r5, r5, #1
 8009dc6:	6065      	str	r5, [r4, #4]
 8009dc8:	6159      	str	r1, [r3, #20]
 8009dca:	6119      	str	r1, [r3, #16]
 8009dcc:	6048      	str	r0, [r1, #4]
 8009dce:	f8c1 e00c 	str.w	lr, [r1, #12]
 8009dd2:	f8c1 e008 	str.w	lr, [r1, #8]
 8009dd6:	508a      	str	r2, [r1, r2]
 8009dd8:	4630      	mov	r0, r6
 8009dda:	f000 f97d 	bl	800a0d8 <__malloc_unlock>
 8009dde:	3408      	adds	r4, #8
 8009de0:	e654      	b.n	8009a8c <_malloc_r+0x58>
 8009de2:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8009de6:	e6aa      	b.n	8009b3e <_malloc_r+0x10a>
 8009de8:	f108 0801 	add.w	r8, r8, #1
 8009dec:	3408      	adds	r4, #8
 8009dee:	f018 0f03 	tst.w	r8, #3
 8009df2:	f47f aeba 	bne.w	8009b6a <_malloc_r+0x136>
 8009df6:	4649      	mov	r1, r9
 8009df8:	f01c 0f03 	tst.w	ip, #3
 8009dfc:	f1a1 0408 	sub.w	r4, r1, #8
 8009e00:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009e04:	f000 80b0 	beq.w	8009f68 <_malloc_r+0x534>
 8009e08:	6809      	ldr	r1, [r1, #0]
 8009e0a:	42a1      	cmp	r1, r4
 8009e0c:	d0f4      	beq.n	8009df8 <_malloc_r+0x3c4>
 8009e0e:	687c      	ldr	r4, [r7, #4]
 8009e10:	0040      	lsls	r0, r0, #1
 8009e12:	42a0      	cmp	r0, r4
 8009e14:	f63f aef1 	bhi.w	8009bfa <_malloc_r+0x1c6>
 8009e18:	2800      	cmp	r0, #0
 8009e1a:	f43f aeee 	beq.w	8009bfa <_malloc_r+0x1c6>
 8009e1e:	4204      	tst	r4, r0
 8009e20:	f000 80a7 	beq.w	8009f72 <_malloc_r+0x53e>
 8009e24:	46c4      	mov	ip, r8
 8009e26:	e69c      	b.n	8009b62 <_malloc_r+0x12e>
 8009e28:	f104 0308 	add.w	r3, r4, #8
 8009e2c:	6964      	ldr	r4, [r4, #20]
 8009e2e:	42a3      	cmp	r3, r4
 8009e30:	bf08      	it	eq
 8009e32:	f10c 0c02 	addeq.w	ip, ip, #2
 8009e36:	f43f ae58 	beq.w	8009aea <_malloc_r+0xb6>
 8009e3a:	e617      	b.n	8009a6c <_malloc_r+0x38>
 8009e3c:	1859      	adds	r1, r3, r1
 8009e3e:	461c      	mov	r4, r3
 8009e40:	6848      	ldr	r0, [r1, #4]
 8009e42:	68db      	ldr	r3, [r3, #12]
 8009e44:	f854 2f08 	ldr.w	r2, [r4, #8]!
 8009e48:	f040 0001 	orr.w	r0, r0, #1
 8009e4c:	6048      	str	r0, [r1, #4]
 8009e4e:	60d3      	str	r3, [r2, #12]
 8009e50:	609a      	str	r2, [r3, #8]
 8009e52:	4630      	mov	r0, r6
 8009e54:	f000 f940 	bl	800a0d8 <__malloc_unlock>
 8009e58:	e618      	b.n	8009a8c <_malloc_r+0x58>
 8009e5a:	f10c 0e5b 	add.w	lr, ip, #91	; 0x5b
 8009e5e:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8009e62:	e62c      	b.n	8009abe <_malloc_r+0x8a>
 8009e64:	ea4f 1891 	mov.w	r8, r1, lsr #6
 8009e68:	f108 0938 	add.w	r9, r8, #56	; 0x38
 8009e6c:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8009e70:	e78c      	b.n	8009d8c <_malloc_r+0x358>
 8009e72:	42bc      	cmp	r4, r7
 8009e74:	f43f aeee 	beq.w	8009c54 <_malloc_r+0x220>
 8009e78:	4c42      	ldr	r4, [pc, #264]	; (8009f84 <_malloc_r+0x550>)
 8009e7a:	68a4      	ldr	r4, [r4, #8]
 8009e7c:	6862      	ldr	r2, [r4, #4]
 8009e7e:	f022 0003 	bic.w	r0, r2, #3
 8009e82:	e747      	b.n	8009d14 <_malloc_r+0x2e0>
 8009e84:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 8009e88:	d81c      	bhi.n	8009ec4 <_malloc_r+0x490>
 8009e8a:	ea4f 32d5 	mov.w	r2, r5, lsr #15
 8009e8e:	f102 0e77 	add.w	lr, r2, #119	; 0x77
 8009e92:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8009e96:	e612      	b.n	8009abe <_malloc_r+0x8a>
 8009e98:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009e9c:	e6f8      	b.n	8009c90 <_malloc_r+0x25c>
 8009e9e:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009ea2:	ea4f 02a9 	mov.w	r2, r9, asr #2
 8009ea6:	2101      	movs	r1, #1
 8009ea8:	fa01 f202 	lsl.w	r2, r1, r2
 8009eac:	ea42 0900 	orr.w	r9, r2, r0
 8009eb0:	f8c8 9004 	str.w	r9, [r8, #4]
 8009eb4:	461a      	mov	r2, r3
 8009eb6:	e77c      	b.n	8009db2 <_malloc_r+0x37e>
 8009eb8:	2201      	movs	r2, #1
 8009eba:	f8c8 2004 	str.w	r2, [r8, #4]
 8009ebe:	4644      	mov	r4, r8
 8009ec0:	2000      	movs	r0, #0
 8009ec2:	e727      	b.n	8009d14 <_malloc_r+0x2e0>
 8009ec4:	f240 5354 	movw	r3, #1364	; 0x554
 8009ec8:	459c      	cmp	ip, r3
 8009eca:	d824      	bhi.n	8009f16 <_malloc_r+0x4e2>
 8009ecc:	ea4f 4095 	mov.w	r0, r5, lsr #18
 8009ed0:	f100 0e7c 	add.w	lr, r0, #124	; 0x7c
 8009ed4:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8009ed8:	e5f1      	b.n	8009abe <_malloc_r+0x8a>
 8009eda:	f103 0c10 	add.w	ip, r3, #16
 8009ede:	e6a9      	b.n	8009c34 <_malloc_r+0x200>
 8009ee0:	2854      	cmp	r0, #84	; 0x54
 8009ee2:	d82c      	bhi.n	8009f3e <_malloc_r+0x50a>
 8009ee4:	ea4f 3211 	mov.w	r2, r1, lsr #12
 8009ee8:	f102 096e 	add.w	r9, r2, #110	; 0x6e
 8009eec:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8009ef0:	e74c      	b.n	8009d8c <_malloc_r+0x358>
 8009ef2:	68bc      	ldr	r4, [r7, #8]
 8009ef4:	6861      	ldr	r1, [r4, #4]
 8009ef6:	f021 0003 	bic.w	r0, r1, #3
 8009efa:	e70b      	b.n	8009d14 <_malloc_r+0x2e0>
 8009efc:	ea4f 500b 	mov.w	r0, fp, lsl #20
 8009f00:	0d01      	lsrs	r1, r0, #20
 8009f02:	2900      	cmp	r1, #0
 8009f04:	f47f aeb0 	bne.w	8009c68 <_malloc_r+0x234>
 8009f08:	68b8      	ldr	r0, [r7, #8]
 8009f0a:	eb0c 0109 	add.w	r1, ip, r9
 8009f0e:	f041 0401 	orr.w	r4, r1, #1
 8009f12:	6044      	str	r4, [r0, #4]
 8009f14:	e6f0      	b.n	8009cf8 <_malloc_r+0x2c4>
 8009f16:	21fc      	movs	r1, #252	; 0xfc
 8009f18:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
 8009f1c:	e5cf      	b.n	8009abe <_malloc_r+0x8a>
 8009f1e:	481a      	ldr	r0, [pc, #104]	; (8009f88 <_malloc_r+0x554>)
 8009f20:	f8c0 8000 	str.w	r8, [r0]
 8009f24:	e6a9      	b.n	8009c7a <_malloc_r+0x246>
 8009f26:	f104 0108 	add.w	r1, r4, #8
 8009f2a:	4c18      	ldr	r4, [pc, #96]	; (8009f8c <_malloc_r+0x558>)
 8009f2c:	4630      	mov	r0, r6
 8009f2e:	f005 ff6d 	bl	800fe0c <_free_r>
 8009f32:	6823      	ldr	r3, [r4, #0]
 8009f34:	e6e0      	b.n	8009cf8 <_malloc_r+0x2c4>
 8009f36:	2001      	movs	r0, #1
 8009f38:	f04f 0b00 	mov.w	fp, #0
 8009f3c:	e6bb      	b.n	8009cb6 <_malloc_r+0x282>
 8009f3e:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
 8009f42:	d806      	bhi.n	8009f52 <_malloc_r+0x51e>
 8009f44:	ea4f 33d1 	mov.w	r3, r1, lsr #15
 8009f48:	f103 0977 	add.w	r9, r3, #119	; 0x77
 8009f4c:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8009f50:	e71c      	b.n	8009d8c <_malloc_r+0x358>
 8009f52:	f240 5354 	movw	r3, #1364	; 0x554
 8009f56:	4298      	cmp	r0, r3
 8009f58:	d80f      	bhi.n	8009f7a <_malloc_r+0x546>
 8009f5a:	ea4f 4091 	mov.w	r0, r1, lsr #18
 8009f5e:	f100 097c 	add.w	r9, r0, #124	; 0x7c
 8009f62:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8009f66:	e711      	b.n	8009d8c <_malloc_r+0x358>
 8009f68:	687c      	ldr	r4, [r7, #4]
 8009f6a:	ea24 0400 	bic.w	r4, r4, r0
 8009f6e:	607c      	str	r4, [r7, #4]
 8009f70:	e74e      	b.n	8009e10 <_malloc_r+0x3dc>
 8009f72:	0040      	lsls	r0, r0, #1
 8009f74:	f108 0804 	add.w	r8, r8, #4
 8009f78:	e751      	b.n	8009e1e <_malloc_r+0x3ea>
 8009f7a:	22fc      	movs	r2, #252	; 0xfc
 8009f7c:	f04f 097e 	mov.w	r9, #126	; 0x7e
 8009f80:	e704      	b.n	8009d8c <_malloc_r+0x358>
 8009f82:	bf00      	nop
 8009f84:	2000003c 	.word	0x2000003c
 8009f88:	20000448 	.word	0x20000448
 8009f8c:	200009e4 	.word	0x200009e4

08009f90 <memcpy>:
 8009f90:	2a0f      	cmp	r2, #15
 8009f92:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8009f96:	f240 8095 	bls.w	800a0c4 <memcpy+0x134>
 8009f9a:	ea41 0300 	orr.w	r3, r1, r0
 8009f9e:	079b      	lsls	r3, r3, #30
 8009fa0:	f040 8092 	bne.w	800a0c8 <memcpy+0x138>
 8009fa4:	680c      	ldr	r4, [r1, #0]
 8009fa6:	6004      	str	r4, [r0, #0]
 8009fa8:	684d      	ldr	r5, [r1, #4]
 8009faa:	6045      	str	r5, [r0, #4]
 8009fac:	688e      	ldr	r6, [r1, #8]
 8009fae:	f1a2 0310 	sub.w	r3, r2, #16
 8009fb2:	6086      	str	r6, [r0, #8]
 8009fb4:	68cc      	ldr	r4, [r1, #12]
 8009fb6:	461d      	mov	r5, r3
 8009fb8:	2d0f      	cmp	r5, #15
 8009fba:	60c4      	str	r4, [r0, #12]
 8009fbc:	f3c3 1600 	ubfx	r6, r3, #4, #1
 8009fc0:	f101 0410 	add.w	r4, r1, #16
 8009fc4:	f100 0310 	add.w	r3, r0, #16
 8009fc8:	d922      	bls.n	800a010 <memcpy+0x80>
 8009fca:	b166      	cbz	r6, 8009fe6 <memcpy+0x56>
 8009fcc:	6826      	ldr	r6, [r4, #0]
 8009fce:	601e      	str	r6, [r3, #0]
 8009fd0:	6866      	ldr	r6, [r4, #4]
 8009fd2:	605e      	str	r6, [r3, #4]
 8009fd4:	68a6      	ldr	r6, [r4, #8]
 8009fd6:	609e      	str	r6, [r3, #8]
 8009fd8:	68e6      	ldr	r6, [r4, #12]
 8009fda:	3d10      	subs	r5, #16
 8009fdc:	60de      	str	r6, [r3, #12]
 8009fde:	3410      	adds	r4, #16
 8009fe0:	3310      	adds	r3, #16
 8009fe2:	2d0f      	cmp	r5, #15
 8009fe4:	d914      	bls.n	800a010 <memcpy+0x80>
 8009fe6:	6826      	ldr	r6, [r4, #0]
 8009fe8:	601e      	str	r6, [r3, #0]
 8009fea:	6866      	ldr	r6, [r4, #4]
 8009fec:	605e      	str	r6, [r3, #4]
 8009fee:	68a6      	ldr	r6, [r4, #8]
 8009ff0:	609e      	str	r6, [r3, #8]
 8009ff2:	68e6      	ldr	r6, [r4, #12]
 8009ff4:	60de      	str	r6, [r3, #12]
 8009ff6:	6926      	ldr	r6, [r4, #16]
 8009ff8:	611e      	str	r6, [r3, #16]
 8009ffa:	6966      	ldr	r6, [r4, #20]
 8009ffc:	615e      	str	r6, [r3, #20]
 8009ffe:	69a6      	ldr	r6, [r4, #24]
 800a000:	619e      	str	r6, [r3, #24]
 800a002:	69e6      	ldr	r6, [r4, #28]
 800a004:	3d20      	subs	r5, #32
 800a006:	61de      	str	r6, [r3, #28]
 800a008:	3420      	adds	r4, #32
 800a00a:	3320      	adds	r3, #32
 800a00c:	2d0f      	cmp	r5, #15
 800a00e:	d8ea      	bhi.n	8009fe6 <memcpy+0x56>
 800a010:	f1a2 0310 	sub.w	r3, r2, #16
 800a014:	f023 040f 	bic.w	r4, r3, #15
 800a018:	f002 030f 	and.w	r3, r2, #15
 800a01c:	3410      	adds	r4, #16
 800a01e:	2b03      	cmp	r3, #3
 800a020:	eb00 0804 	add.w	r8, r0, r4
 800a024:	4421      	add	r1, r4
 800a026:	d951      	bls.n	800a0cc <memcpy+0x13c>
 800a028:	f1a3 0904 	sub.w	r9, r3, #4
 800a02c:	460b      	mov	r3, r1
 800a02e:	ea4f 0999 	mov.w	r9, r9, lsr #2
 800a032:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 800a036:	f853 6b04 	ldr.w	r6, [r3], #4
 800a03a:	ebc1 050c 	rsb	r5, r1, ip
 800a03e:	4644      	mov	r4, r8
 800a040:	f10c 0c04 	add.w	ip, ip, #4
 800a044:	4563      	cmp	r3, ip
 800a046:	f844 6b04 	str.w	r6, [r4], #4
 800a04a:	f3c5 0580 	ubfx	r5, r5, #2, #1
 800a04e:	d012      	beq.n	800a076 <memcpy+0xe6>
 800a050:	b12d      	cbz	r5, 800a05e <memcpy+0xce>
 800a052:	f853 5b04 	ldr.w	r5, [r3], #4
 800a056:	4563      	cmp	r3, ip
 800a058:	f844 5b04 	str.w	r5, [r4], #4
 800a05c:	d00b      	beq.n	800a076 <memcpy+0xe6>
 800a05e:	461e      	mov	r6, r3
 800a060:	4625      	mov	r5, r4
 800a062:	f856 7b04 	ldr.w	r7, [r6], #4
 800a066:	f845 7b04 	str.w	r7, [r5], #4
 800a06a:	685f      	ldr	r7, [r3, #4]
 800a06c:	1d33      	adds	r3, r6, #4
 800a06e:	6067      	str	r7, [r4, #4]
 800a070:	1d2c      	adds	r4, r5, #4
 800a072:	4563      	cmp	r3, ip
 800a074:	d1f3      	bne.n	800a05e <memcpy+0xce>
 800a076:	f109 0301 	add.w	r3, r9, #1
 800a07a:	009c      	lsls	r4, r3, #2
 800a07c:	1909      	adds	r1, r1, r4
 800a07e:	f002 0203 	and.w	r2, r2, #3
 800a082:	4444      	add	r4, r8
 800a084:	b1da      	cbz	r2, 800a0be <memcpy+0x12e>
 800a086:	4623      	mov	r3, r4
 800a088:	780d      	ldrb	r5, [r1, #0]
 800a08a:	f803 5b01 	strb.w	r5, [r3], #1
 800a08e:	18a2      	adds	r2, r4, r2
 800a090:	43e4      	mvns	r4, r4
 800a092:	1914      	adds	r4, r2, r4
 800a094:	4293      	cmp	r3, r2
 800a096:	f004 0401 	and.w	r4, r4, #1
 800a09a:	d010      	beq.n	800a0be <memcpy+0x12e>
 800a09c:	b12c      	cbz	r4, 800a0aa <memcpy+0x11a>
 800a09e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a0a2:	f803 4b01 	strb.w	r4, [r3], #1
 800a0a6:	4293      	cmp	r3, r2
 800a0a8:	d009      	beq.n	800a0be <memcpy+0x12e>
 800a0aa:	784d      	ldrb	r5, [r1, #1]
 800a0ac:	461c      	mov	r4, r3
 800a0ae:	f804 5b01 	strb.w	r5, [r4], #1
 800a0b2:	788d      	ldrb	r5, [r1, #2]
 800a0b4:	705d      	strb	r5, [r3, #1]
 800a0b6:	1c63      	adds	r3, r4, #1
 800a0b8:	3102      	adds	r1, #2
 800a0ba:	4293      	cmp	r3, r2
 800a0bc:	d1f5      	bne.n	800a0aa <memcpy+0x11a>
 800a0be:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800a0c2:	4770      	bx	lr
 800a0c4:	4604      	mov	r4, r0
 800a0c6:	e7dd      	b.n	800a084 <memcpy+0xf4>
 800a0c8:	4604      	mov	r4, r0
 800a0ca:	e7dc      	b.n	800a086 <memcpy+0xf6>
 800a0cc:	4644      	mov	r4, r8
 800a0ce:	461a      	mov	r2, r3
 800a0d0:	e7d8      	b.n	800a084 <memcpy+0xf4>
 800a0d2:	bf00      	nop

0800a0d4 <__malloc_lock>:
 800a0d4:	4770      	bx	lr
 800a0d6:	bf00      	nop

0800a0d8 <__malloc_unlock>:
 800a0d8:	4770      	bx	lr
 800a0da:	bf00      	nop

0800a0dc <_printf_r>:
 800a0dc:	b40e      	push	{r1, r2, r3}
 800a0de:	b510      	push	{r4, lr}
 800a0e0:	b083      	sub	sp, #12
 800a0e2:	ac05      	add	r4, sp, #20
 800a0e4:	6881      	ldr	r1, [r0, #8]
 800a0e6:	f854 2b04 	ldr.w	r2, [r4], #4
 800a0ea:	4623      	mov	r3, r4
 800a0ec:	9401      	str	r4, [sp, #4]
 800a0ee:	f002 fae1 	bl	800c6b4 <_vfprintf_r>
 800a0f2:	b003      	add	sp, #12
 800a0f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0f8:	b003      	add	sp, #12
 800a0fa:	4770      	bx	lr

0800a0fc <printf>:
 800a0fc:	b40f      	push	{r0, r1, r2, r3}
 800a0fe:	b500      	push	{lr}
 800a100:	f640 0278 	movw	r2, #2168	; 0x878
 800a104:	b083      	sub	sp, #12
 800a106:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800a10a:	ab04      	add	r3, sp, #16
 800a10c:	6810      	ldr	r0, [r2, #0]
 800a10e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a112:	6881      	ldr	r1, [r0, #8]
 800a114:	9301      	str	r3, [sp, #4]
 800a116:	f002 facd 	bl	800c6b4 <_vfprintf_r>
 800a11a:	b003      	add	sp, #12
 800a11c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a120:	b004      	add	sp, #16
 800a122:	4770      	bx	lr

0800a124 <_sbrk_r>:
 800a124:	b538      	push	{r3, r4, r5, lr}
 800a126:	4c07      	ldr	r4, [pc, #28]	; (800a144 <_sbrk_r+0x20>)
 800a128:	2300      	movs	r3, #0
 800a12a:	4605      	mov	r5, r0
 800a12c:	4608      	mov	r0, r1
 800a12e:	6023      	str	r3, [r4, #0]
 800a130:	f7fc f8da 	bl	80062e8 <_sbrk>
 800a134:	1c43      	adds	r3, r0, #1
 800a136:	d000      	beq.n	800a13a <_sbrk_r+0x16>
 800a138:	bd38      	pop	{r3, r4, r5, pc}
 800a13a:	6821      	ldr	r1, [r4, #0]
 800a13c:	2900      	cmp	r1, #0
 800a13e:	d0fb      	beq.n	800a138 <_sbrk_r+0x14>
 800a140:	6029      	str	r1, [r5, #0]
 800a142:	bd38      	pop	{r3, r4, r5, pc}
 800a144:	20001fd4 	.word	0x20001fd4

0800a148 <_sprintf_r>:
 800a148:	b40c      	push	{r2, r3}
 800a14a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a14c:	b09d      	sub	sp, #116	; 0x74
 800a14e:	ac22      	add	r4, sp, #136	; 0x88
 800a150:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 800a154:	f854 2b04 	ldr.w	r2, [r4], #4
 800a158:	9102      	str	r1, [sp, #8]
 800a15a:	460e      	mov	r6, r1
 800a15c:	4623      	mov	r3, r4
 800a15e:	9504      	str	r5, [sp, #16]
 800a160:	9507      	str	r5, [sp, #28]
 800a162:	a902      	add	r1, sp, #8
 800a164:	f44f 7702 	mov.w	r7, #520	; 0x208
 800a168:	f64f 75ff 	movw	r5, #65535	; 0xffff
 800a16c:	f8ad 7014 	strh.w	r7, [sp, #20]
 800a170:	9606      	str	r6, [sp, #24]
 800a172:	f8ad 5016 	strh.w	r5, [sp, #22]
 800a176:	9401      	str	r4, [sp, #4]
 800a178:	f000 fd2e 	bl	800abd8 <_svfprintf_r>
 800a17c:	9b02      	ldr	r3, [sp, #8]
 800a17e:	2200      	movs	r2, #0
 800a180:	701a      	strb	r2, [r3, #0]
 800a182:	b01d      	add	sp, #116	; 0x74
 800a184:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800a188:	b002      	add	sp, #8
 800a18a:	4770      	bx	lr

0800a18c <sprintf>:
 800a18c:	b40e      	push	{r1, r2, r3}
 800a18e:	b570      	push	{r4, r5, r6, lr}
 800a190:	b09d      	sub	sp, #116	; 0x74
 800a192:	ac21      	add	r4, sp, #132	; 0x84
 800a194:	f640 0378 	movw	r3, #2168	; 0x878
 800a198:	f854 2b04 	ldr.w	r2, [r4], #4
 800a19c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a1a0:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 800a1a4:	f44f 7102 	mov.w	r1, #520	; 0x208
 800a1a8:	4606      	mov	r6, r0
 800a1aa:	f8ad 1014 	strh.w	r1, [sp, #20]
 800a1ae:	9504      	str	r5, [sp, #16]
 800a1b0:	9507      	str	r5, [sp, #28]
 800a1b2:	6818      	ldr	r0, [r3, #0]
 800a1b4:	9602      	str	r6, [sp, #8]
 800a1b6:	4623      	mov	r3, r4
 800a1b8:	a902      	add	r1, sp, #8
 800a1ba:	f64f 75ff 	movw	r5, #65535	; 0xffff
 800a1be:	9606      	str	r6, [sp, #24]
 800a1c0:	f8ad 5016 	strh.w	r5, [sp, #22]
 800a1c4:	9401      	str	r4, [sp, #4]
 800a1c6:	f000 fd07 	bl	800abd8 <_svfprintf_r>
 800a1ca:	9b02      	ldr	r3, [sp, #8]
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	701a      	strb	r2, [r3, #0]
 800a1d0:	b01d      	add	sp, #116	; 0x74
 800a1d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a1d6:	b003      	add	sp, #12
 800a1d8:	4770      	bx	lr
 800a1da:	bf00      	nop

0800a1dc <strchr>:
 800a1dc:	b2c9      	uxtb	r1, r1
 800a1de:	b4f0      	push	{r4, r5, r6, r7}
 800a1e0:	2900      	cmp	r1, #0
 800a1e2:	d04b      	beq.n	800a27c <strchr+0xa0>
 800a1e4:	0782      	lsls	r2, r0, #30
 800a1e6:	d00f      	beq.n	800a208 <strchr+0x2c>
 800a1e8:	7802      	ldrb	r2, [r0, #0]
 800a1ea:	2a00      	cmp	r2, #0
 800a1ec:	d071      	beq.n	800a2d2 <strchr+0xf6>
 800a1ee:	4291      	cmp	r1, r2
 800a1f0:	d042      	beq.n	800a278 <strchr+0x9c>
 800a1f2:	1c43      	adds	r3, r0, #1
 800a1f4:	e005      	b.n	800a202 <strchr+0x26>
 800a1f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a1fa:	2a00      	cmp	r2, #0
 800a1fc:	d03b      	beq.n	800a276 <strchr+0x9a>
 800a1fe:	4291      	cmp	r1, r2
 800a200:	d03a      	beq.n	800a278 <strchr+0x9c>
 800a202:	079a      	lsls	r2, r3, #30
 800a204:	4618      	mov	r0, r3
 800a206:	d1f6      	bne.n	800a1f6 <strchr+0x1a>
 800a208:	6803      	ldr	r3, [r0, #0]
 800a20a:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 800a20e:	ea22 0203 	bic.w	r2, r2, r3
 800a212:	ea41 2701 	orr.w	r7, r1, r1, lsl #8
 800a216:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800a21a:	ea47 4707 	orr.w	r7, r7, r7, lsl #16
 800a21e:	d11c      	bne.n	800a25a <strchr+0x7e>
 800a220:	407b      	eors	r3, r7
 800a222:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 800a226:	ea22 0303 	bic.w	r3, r2, r3
 800a22a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 800a22e:	d114      	bne.n	800a25a <strchr+0x7e>
 800a230:	1d02      	adds	r2, r0, #4
 800a232:	e002      	b.n	800a23a <strchr+0x5e>
 800a234:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 800a238:	d10f      	bne.n	800a25a <strchr+0x7e>
 800a23a:	4610      	mov	r0, r2
 800a23c:	f852 3b04 	ldr.w	r3, [r2], #4
 800a240:	f1a3 3601 	sub.w	r6, r3, #16843009	; 0x1010101
 800a244:	ea87 0403 	eor.w	r4, r7, r3
 800a248:	ea26 0303 	bic.w	r3, r6, r3
 800a24c:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
 800a250:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 800a254:	ea25 0404 	bic.w	r4, r5, r4
 800a258:	d0ec      	beq.n	800a234 <strchr+0x58>
 800a25a:	7802      	ldrb	r2, [r0, #0]
 800a25c:	2a00      	cmp	r2, #0
 800a25e:	d038      	beq.n	800a2d2 <strchr+0xf6>
 800a260:	4291      	cmp	r1, r2
 800a262:	d009      	beq.n	800a278 <strchr+0x9c>
 800a264:	1c43      	adds	r3, r0, #1
 800a266:	e001      	b.n	800a26c <strchr+0x90>
 800a268:	4291      	cmp	r1, r2
 800a26a:	d005      	beq.n	800a278 <strchr+0x9c>
 800a26c:	4618      	mov	r0, r3
 800a26e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a272:	2a00      	cmp	r2, #0
 800a274:	d1f8      	bne.n	800a268 <strchr+0x8c>
 800a276:	4610      	mov	r0, r2
 800a278:	bcf0      	pop	{r4, r5, r6, r7}
 800a27a:	4770      	bx	lr
 800a27c:	0783      	lsls	r3, r0, #30
 800a27e:	d00b      	beq.n	800a298 <strchr+0xbc>
 800a280:	7802      	ldrb	r2, [r0, #0]
 800a282:	2a00      	cmp	r2, #0
 800a284:	d0f8      	beq.n	800a278 <strchr+0x9c>
 800a286:	1c43      	adds	r3, r0, #1
 800a288:	e003      	b.n	800a292 <strchr+0xb6>
 800a28a:	7801      	ldrb	r1, [r0, #0]
 800a28c:	3301      	adds	r3, #1
 800a28e:	2900      	cmp	r1, #0
 800a290:	d0f2      	beq.n	800a278 <strchr+0x9c>
 800a292:	0799      	lsls	r1, r3, #30
 800a294:	4618      	mov	r0, r3
 800a296:	d1f8      	bne.n	800a28a <strchr+0xae>
 800a298:	6801      	ldr	r1, [r0, #0]
 800a29a:	f1a1 3301 	sub.w	r3, r1, #16843009	; 0x1010101
 800a29e:	ea23 0201 	bic.w	r2, r3, r1
 800a2a2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800a2a6:	d10a      	bne.n	800a2be <strchr+0xe2>
 800a2a8:	1d03      	adds	r3, r0, #4
 800a2aa:	4618      	mov	r0, r3
 800a2ac:	f853 1b04 	ldr.w	r1, [r3], #4
 800a2b0:	f1a1 3401 	sub.w	r4, r1, #16843009	; 0x1010101
 800a2b4:	ea24 0201 	bic.w	r2, r4, r1
 800a2b8:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800a2bc:	d0f5      	beq.n	800a2aa <strchr+0xce>
 800a2be:	7803      	ldrb	r3, [r0, #0]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d0d9      	beq.n	800a278 <strchr+0x9c>
 800a2c4:	1c41      	adds	r1, r0, #1
 800a2c6:	4608      	mov	r0, r1
 800a2c8:	3101      	adds	r1, #1
 800a2ca:	7802      	ldrb	r2, [r0, #0]
 800a2cc:	2a00      	cmp	r2, #0
 800a2ce:	d1fa      	bne.n	800a2c6 <strchr+0xea>
 800a2d0:	e7d2      	b.n	800a278 <strchr+0x9c>
 800a2d2:	4610      	mov	r0, r2
 800a2d4:	e7d0      	b.n	800a278 <strchr+0x9c>
 800a2d6:	bf00      	nop

0800a2d8 <strcmp>:
 800a2d8:	ea80 0201 	eor.w	r2, r0, r1
 800a2dc:	f012 0f03 	tst.w	r2, #3
 800a2e0:	f040 803a 	bne.w	800a358 <strcmp_unaligned>
 800a2e4:	f010 0203 	ands.w	r2, r0, #3
 800a2e8:	f020 0003 	bic.w	r0, r0, #3
 800a2ec:	f021 0103 	bic.w	r1, r1, #3
 800a2f0:	f850 cb04 	ldr.w	ip, [r0], #4
 800a2f4:	bf08      	it	eq
 800a2f6:	f851 3b04 	ldreq.w	r3, [r1], #4
 800a2fa:	d00d      	beq.n	800a318 <strcmp+0x40>
 800a2fc:	f082 0203 	eor.w	r2, r2, #3
 800a300:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800a304:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800a308:	fa23 f202 	lsr.w	r2, r3, r2
 800a30c:	f851 3b04 	ldr.w	r3, [r1], #4
 800a310:	ea4c 0c02 	orr.w	ip, ip, r2
 800a314:	ea43 0302 	orr.w	r3, r3, r2
 800a318:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
 800a31c:	459c      	cmp	ip, r3
 800a31e:	bf01      	itttt	eq
 800a320:	ea22 020c 	biceq.w	r2, r2, ip
 800a324:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
 800a328:	f850 cb04 	ldreq.w	ip, [r0], #4
 800a32c:	f851 3b04 	ldreq.w	r3, [r1], #4
 800a330:	d0f2      	beq.n	800a318 <strcmp+0x40>
 800a332:	ea4f 600c 	mov.w	r0, ip, lsl #24
 800a336:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 800a33a:	2801      	cmp	r0, #1
 800a33c:	bf28      	it	cs
 800a33e:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 800a342:	bf08      	it	eq
 800a344:	0a1b      	lsreq	r3, r3, #8
 800a346:	d0f4      	beq.n	800a332 <strcmp+0x5a>
 800a348:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 800a34c:	ea4f 6010 	mov.w	r0, r0, lsr #24
 800a350:	eba0 0003 	sub.w	r0, r0, r3
 800a354:	4770      	bx	lr
 800a356:	bf00      	nop

0800a358 <strcmp_unaligned>:
 800a358:	f010 0f03 	tst.w	r0, #3
 800a35c:	d00a      	beq.n	800a374 <strcmp_unaligned+0x1c>
 800a35e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a362:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a366:	2a01      	cmp	r2, #1
 800a368:	bf28      	it	cs
 800a36a:	429a      	cmpcs	r2, r3
 800a36c:	d0f4      	beq.n	800a358 <strcmp_unaligned>
 800a36e:	eba2 0003 	sub.w	r0, r2, r3
 800a372:	4770      	bx	lr
 800a374:	f84d 5d04 	str.w	r5, [sp, #-4]!
 800a378:	f84d 4d04 	str.w	r4, [sp, #-4]!
 800a37c:	f04f 0201 	mov.w	r2, #1
 800a380:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
 800a384:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
 800a388:	f001 0c03 	and.w	ip, r1, #3
 800a38c:	f021 0103 	bic.w	r1, r1, #3
 800a390:	f850 4b04 	ldr.w	r4, [r0], #4
 800a394:	f851 5b04 	ldr.w	r5, [r1], #4
 800a398:	f1bc 0f02 	cmp.w	ip, #2
 800a39c:	d026      	beq.n	800a3ec <strcmp_unaligned+0x94>
 800a39e:	d84b      	bhi.n	800a438 <strcmp_unaligned+0xe0>
 800a3a0:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
 800a3a4:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
 800a3a8:	eba4 0302 	sub.w	r3, r4, r2
 800a3ac:	ea23 0304 	bic.w	r3, r3, r4
 800a3b0:	d10d      	bne.n	800a3ce <strcmp_unaligned+0x76>
 800a3b2:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 800a3b6:	bf08      	it	eq
 800a3b8:	f851 5b04 	ldreq.w	r5, [r1], #4
 800a3bc:	d10a      	bne.n	800a3d4 <strcmp_unaligned+0x7c>
 800a3be:	ea8c 0c04 	eor.w	ip, ip, r4
 800a3c2:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
 800a3c6:	d10c      	bne.n	800a3e2 <strcmp_unaligned+0x8a>
 800a3c8:	f850 4b04 	ldr.w	r4, [r0], #4
 800a3cc:	e7e8      	b.n	800a3a0 <strcmp_unaligned+0x48>
 800a3ce:	ea4f 2515 	mov.w	r5, r5, lsr #8
 800a3d2:	e05c      	b.n	800a48e <strcmp_unaligned+0x136>
 800a3d4:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
 800a3d8:	d152      	bne.n	800a480 <strcmp_unaligned+0x128>
 800a3da:	780d      	ldrb	r5, [r1, #0]
 800a3dc:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 800a3e0:	e055      	b.n	800a48e <strcmp_unaligned+0x136>
 800a3e2:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 800a3e6:	f005 05ff 	and.w	r5, r5, #255	; 0xff
 800a3ea:	e050      	b.n	800a48e <strcmp_unaligned+0x136>
 800a3ec:	ea4f 4c04 	mov.w	ip, r4, lsl #16
 800a3f0:	eba4 0302 	sub.w	r3, r4, r2
 800a3f4:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800a3f8:	ea23 0304 	bic.w	r3, r3, r4
 800a3fc:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
 800a400:	d117      	bne.n	800a432 <strcmp_unaligned+0xda>
 800a402:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 800a406:	bf08      	it	eq
 800a408:	f851 5b04 	ldreq.w	r5, [r1], #4
 800a40c:	d107      	bne.n	800a41e <strcmp_unaligned+0xc6>
 800a40e:	ea8c 0c04 	eor.w	ip, ip, r4
 800a412:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
 800a416:	d108      	bne.n	800a42a <strcmp_unaligned+0xd2>
 800a418:	f850 4b04 	ldr.w	r4, [r0], #4
 800a41c:	e7e6      	b.n	800a3ec <strcmp_unaligned+0x94>
 800a41e:	041b      	lsls	r3, r3, #16
 800a420:	d12e      	bne.n	800a480 <strcmp_unaligned+0x128>
 800a422:	880d      	ldrh	r5, [r1, #0]
 800a424:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800a428:	e031      	b.n	800a48e <strcmp_unaligned+0x136>
 800a42a:	ea4f 4505 	mov.w	r5, r5, lsl #16
 800a42e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800a432:	ea4f 4515 	mov.w	r5, r5, lsr #16
 800a436:	e02a      	b.n	800a48e <strcmp_unaligned+0x136>
 800a438:	f004 0cff 	and.w	ip, r4, #255	; 0xff
 800a43c:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
 800a440:	eba4 0302 	sub.w	r3, r4, r2
 800a444:	ea23 0304 	bic.w	r3, r3, r4
 800a448:	d10d      	bne.n	800a466 <strcmp_unaligned+0x10e>
 800a44a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 800a44e:	bf08      	it	eq
 800a450:	f851 5b04 	ldreq.w	r5, [r1], #4
 800a454:	d10a      	bne.n	800a46c <strcmp_unaligned+0x114>
 800a456:	ea8c 0c04 	eor.w	ip, ip, r4
 800a45a:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
 800a45e:	d10a      	bne.n	800a476 <strcmp_unaligned+0x11e>
 800a460:	f850 4b04 	ldr.w	r4, [r0], #4
 800a464:	e7e8      	b.n	800a438 <strcmp_unaligned+0xe0>
 800a466:	ea4f 6515 	mov.w	r5, r5, lsr #24
 800a46a:	e010      	b.n	800a48e <strcmp_unaligned+0x136>
 800a46c:	f014 0fff 	tst.w	r4, #255	; 0xff
 800a470:	d006      	beq.n	800a480 <strcmp_unaligned+0x128>
 800a472:	f851 5b04 	ldr.w	r5, [r1], #4
 800a476:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 800a47a:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 800a47e:	e006      	b.n	800a48e <strcmp_unaligned+0x136>
 800a480:	f04f 0000 	mov.w	r0, #0
 800a484:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a488:	f85d 5b04 	ldr.w	r5, [sp], #4
 800a48c:	4770      	bx	lr
 800a48e:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
 800a492:	f005 00ff 	and.w	r0, r5, #255	; 0xff
 800a496:	2801      	cmp	r0, #1
 800a498:	bf28      	it	cs
 800a49a:	4290      	cmpcs	r0, r2
 800a49c:	bf04      	itt	eq
 800a49e:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
 800a4a2:	0a2d      	lsreq	r5, r5, #8
 800a4a4:	d0f3      	beq.n	800a48e <strcmp_unaligned+0x136>
 800a4a6:	eba2 0000 	sub.w	r0, r2, r0
 800a4aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a4ae:	f85d 5b04 	ldr.w	r5, [sp], #4
 800a4b2:	4770      	bx	lr

0800a4b4 <strlen>:
 800a4b4:	f020 0103 	bic.w	r1, r0, #3
 800a4b8:	f010 0003 	ands.w	r0, r0, #3
 800a4bc:	f1c0 0000 	rsb	r0, r0, #0
 800a4c0:	f851 3b04 	ldr.w	r3, [r1], #4
 800a4c4:	f100 0c04 	add.w	ip, r0, #4
 800a4c8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800a4cc:	f06f 0200 	mvn.w	r2, #0
 800a4d0:	bf1c      	itt	ne
 800a4d2:	fa22 f20c 	lsrne.w	r2, r2, ip
 800a4d6:	4313      	orrne	r3, r2
 800a4d8:	f04f 0c01 	mov.w	ip, #1
 800a4dc:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 800a4e0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 800a4e4:	eba3 020c 	sub.w	r2, r3, ip
 800a4e8:	ea22 0203 	bic.w	r2, r2, r3
 800a4ec:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 800a4f0:	bf04      	itt	eq
 800a4f2:	f851 3b04 	ldreq.w	r3, [r1], #4
 800a4f6:	3004      	addeq	r0, #4
 800a4f8:	d0f4      	beq.n	800a4e4 <strlen+0x30>
 800a4fa:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a4fe:	bf1f      	itttt	ne
 800a500:	3001      	addne	r0, #1
 800a502:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 800a506:	3001      	addne	r0, #1
 800a508:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 800a50c:	bf18      	it	ne
 800a50e:	3001      	addne	r0, #1
 800a510:	4770      	bx	lr
 800a512:	bf00      	nop

0800a514 <critical_factorization>:
 800a514:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
 800a518:	2701      	movs	r7, #1
 800a51a:	463c      	mov	r4, r7
 800a51c:	2500      	movs	r5, #0
 800a51e:	f04f 36ff 	mov.w	r6, #4294967295
 800a522:	1963      	adds	r3, r4, r5
 800a524:	428b      	cmp	r3, r1
 800a526:	eb00 0c06 	add.w	ip, r0, r6
 800a52a:	d20d      	bcs.n	800a548 <critical_factorization+0x34>
 800a52c:	f81c a004 	ldrb.w	sl, [ip, r4]
 800a530:	f810 8003 	ldrb.w	r8, [r0, r3]
 800a534:	45d0      	cmp	r8, sl
 800a536:	d22e      	bcs.n	800a596 <critical_factorization+0x82>
 800a538:	2401      	movs	r4, #1
 800a53a:	461d      	mov	r5, r3
 800a53c:	1b9f      	subs	r7, r3, r6
 800a53e:	1963      	adds	r3, r4, r5
 800a540:	428b      	cmp	r3, r1
 800a542:	eb00 0c06 	add.w	ip, r0, r6
 800a546:	d3f1      	bcc.n	800a52c <critical_factorization+0x18>
 800a548:	f04f 0a01 	mov.w	sl, #1
 800a54c:	6017      	str	r7, [r2, #0]
 800a54e:	4654      	mov	r4, sl
 800a550:	2500      	movs	r5, #0
 800a552:	f04f 3cff 	mov.w	ip, #4294967295
 800a556:	1963      	adds	r3, r4, r5
 800a558:	4299      	cmp	r1, r3
 800a55a:	eb00 080c 	add.w	r8, r0, ip
 800a55e:	d90e      	bls.n	800a57e <critical_factorization+0x6a>
 800a560:	f818 8004 	ldrb.w	r8, [r8, r4]
 800a564:	f810 9003 	ldrb.w	r9, [r0, r3]
 800a568:	45c1      	cmp	r9, r8
 800a56a:	d91a      	bls.n	800a5a2 <critical_factorization+0x8e>
 800a56c:	2401      	movs	r4, #1
 800a56e:	461d      	mov	r5, r3
 800a570:	ebcc 0a03 	rsb	sl, ip, r3
 800a574:	1963      	adds	r3, r4, r5
 800a576:	4299      	cmp	r1, r3
 800a578:	eb00 080c 	add.w	r8, r0, ip
 800a57c:	d8f0      	bhi.n	800a560 <critical_factorization+0x4c>
 800a57e:	f10c 0001 	add.w	r0, ip, #1
 800a582:	3601      	adds	r6, #1
 800a584:	42b0      	cmp	r0, r6
 800a586:	bf3c      	itt	cc
 800a588:	46ba      	movcc	sl, r7
 800a58a:	4630      	movcc	r0, r6
 800a58c:	f8c2 a000 	str.w	sl, [r2]
 800a590:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 800a594:	4770      	bx	lr
 800a596:	d00b      	beq.n	800a5b0 <critical_factorization+0x9c>
 800a598:	2701      	movs	r7, #1
 800a59a:	462e      	mov	r6, r5
 800a59c:	463c      	mov	r4, r7
 800a59e:	19ed      	adds	r5, r5, r7
 800a5a0:	e7bf      	b.n	800a522 <critical_factorization+0xe>
 800a5a2:	d009      	beq.n	800a5b8 <critical_factorization+0xa4>
 800a5a4:	f04f 0a01 	mov.w	sl, #1
 800a5a8:	46ac      	mov	ip, r5
 800a5aa:	4654      	mov	r4, sl
 800a5ac:	4455      	add	r5, sl
 800a5ae:	e7d2      	b.n	800a556 <critical_factorization+0x42>
 800a5b0:	42bc      	cmp	r4, r7
 800a5b2:	d005      	beq.n	800a5c0 <critical_factorization+0xac>
 800a5b4:	3401      	adds	r4, #1
 800a5b6:	e7b4      	b.n	800a522 <critical_factorization+0xe>
 800a5b8:	4554      	cmp	r4, sl
 800a5ba:	d005      	beq.n	800a5c8 <critical_factorization+0xb4>
 800a5bc:	3401      	adds	r4, #1
 800a5be:	e7ca      	b.n	800a556 <critical_factorization+0x42>
 800a5c0:	4627      	mov	r7, r4
 800a5c2:	461d      	mov	r5, r3
 800a5c4:	2401      	movs	r4, #1
 800a5c6:	e7ac      	b.n	800a522 <critical_factorization+0xe>
 800a5c8:	46a2      	mov	sl, r4
 800a5ca:	461d      	mov	r5, r3
 800a5cc:	2401      	movs	r4, #1
 800a5ce:	e7c2      	b.n	800a556 <critical_factorization+0x42>

0800a5d0 <two_way_long_needle>:
 800a5d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5d4:	f2ad 4d24 	subw	sp, sp, #1060	; 0x424
 800a5d8:	4616      	mov	r6, r2
 800a5da:	4607      	mov	r7, r0
 800a5dc:	460c      	mov	r4, r1
 800a5de:	4610      	mov	r0, r2
 800a5e0:	4619      	mov	r1, r3
 800a5e2:	aa07      	add	r2, sp, #28
 800a5e4:	461d      	mov	r5, r3
 800a5e6:	f7ff ff95 	bl	800a514 <critical_factorization>
 800a5ea:	ab07      	add	r3, sp, #28
 800a5ec:	9001      	str	r0, [sp, #4]
 800a5ee:	f20d 411c 	addw	r1, sp, #1052	; 0x41c
 800a5f2:	1d1a      	adds	r2, r3, #4
 800a5f4:	605d      	str	r5, [r3, #4]
 800a5f6:	3308      	adds	r3, #8
 800a5f8:	428b      	cmp	r3, r1
 800a5fa:	6055      	str	r5, [r2, #4]
 800a5fc:	d1f9      	bne.n	800a5f2 <two_way_long_needle+0x22>
 800a5fe:	b31d      	cbz	r5, 800a648 <two_way_long_needle+0x78>
 800a600:	7832      	ldrb	r2, [r6, #0]
 800a602:	2301      	movs	r3, #1
 800a604:	a808      	add	r0, sp, #32
 800a606:	1e69      	subs	r1, r5, #1
 800a608:	42ab      	cmp	r3, r5
 800a60a:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
 800a60e:	ea01 0203 	and.w	r2, r1, r3
 800a612:	d019      	beq.n	800a648 <two_way_long_needle+0x78>
 800a614:	b13a      	cbz	r2, 800a626 <two_way_long_needle+0x56>
 800a616:	7872      	ldrb	r2, [r6, #1]
 800a618:	2302      	movs	r3, #2
 800a61a:	f101 3eff 	add.w	lr, r1, #4294967295
 800a61e:	42ab      	cmp	r3, r5
 800a620:	f840 e022 	str.w	lr, [r0, r2, lsl #2]
 800a624:	d010      	beq.n	800a648 <two_way_long_needle+0x78>
 800a626:	46a1      	mov	r9, r4
 800a628:	46a8      	mov	r8, r5
 800a62a:	1c5c      	adds	r4, r3, #1
 800a62c:	f816 c003 	ldrb.w	ip, [r6, r3]
 800a630:	5d32      	ldrb	r2, [r6, r4]
 800a632:	1acd      	subs	r5, r1, r3
 800a634:	3302      	adds	r3, #2
 800a636:	1b0c      	subs	r4, r1, r4
 800a638:	4543      	cmp	r3, r8
 800a63a:	f840 502c 	str.w	r5, [r0, ip, lsl #2]
 800a63e:	f840 4022 	str.w	r4, [r0, r2, lsl #2]
 800a642:	d1f2      	bne.n	800a62a <two_way_long_needle+0x5a>
 800a644:	464c      	mov	r4, r9
 800a646:	4645      	mov	r5, r8
 800a648:	9907      	ldr	r1, [sp, #28]
 800a64a:	9a01      	ldr	r2, [sp, #4]
 800a64c:	4630      	mov	r0, r6
 800a64e:	1871      	adds	r1, r6, r1
 800a650:	f005 fec2 	bl	80103d8 <memcmp>
 800a654:	2800      	cmp	r0, #0
 800a656:	f040 80be 	bne.w	800a7d6 <two_way_long_needle+0x206>
 800a65a:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800a65e:	f8dd e004 	ldr.w	lr, [sp, #4]
 800a662:	9502      	str	r5, [sp, #8]
 800a664:	f109 3bff 	add.w	fp, r9, #4294967295
 800a668:	eb06 0c0b 	add.w	ip, r6, fp
 800a66c:	f8cd b00c 	str.w	fp, [sp, #12]
 800a670:	f1ce 0b01 	rsb	fp, lr, #1
 800a674:	4622      	mov	r2, r4
 800a676:	4682      	mov	sl, r0
 800a678:	f105 39ff 	add.w	r9, r5, #4294967295
 800a67c:	f8cd c010 	str.w	ip, [sp, #16]
 800a680:	f8cd b014 	str.w	fp, [sp, #20]
 800a684:	4604      	mov	r4, r0
 800a686:	e008      	b.n	800a69a <two_way_long_needle+0xca>
 800a688:	b124      	cbz	r4, 800a694 <two_way_long_needle+0xc4>
 800a68a:	9c07      	ldr	r4, [sp, #28]
 800a68c:	42a3      	cmp	r3, r4
 800a68e:	d201      	bcs.n	800a694 <two_way_long_needle+0xc4>
 800a690:	9902      	ldr	r1, [sp, #8]
 800a692:	1b0b      	subs	r3, r1, r4
 800a694:	449a      	add	sl, r3
 800a696:	2400      	movs	r4, #0
 800a698:	462a      	mov	r2, r5
 800a69a:	9d02      	ldr	r5, [sp, #8]
 800a69c:	4455      	add	r5, sl
 800a69e:	18b8      	adds	r0, r7, r2
 800a6a0:	2100      	movs	r1, #0
 800a6a2:	1aaa      	subs	r2, r5, r2
 800a6a4:	f005 fdf8 	bl	8010298 <memchr>
 800a6a8:	2800      	cmp	r0, #0
 800a6aa:	f040 808e 	bne.w	800a7ca <two_way_long_needle+0x1fa>
 800a6ae:	2d00      	cmp	r5, #0
 800a6b0:	f000 808b 	beq.w	800a7ca <two_way_long_needle+0x1fa>
 800a6b4:	1979      	adds	r1, r7, r5
 800a6b6:	a808      	add	r0, sp, #32
 800a6b8:	f811 3c01 	ldrb.w	r3, [r1, #-1]
 800a6bc:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d1e1      	bne.n	800a688 <two_way_long_needle+0xb8>
 800a6c4:	9b01      	ldr	r3, [sp, #4]
 800a6c6:	429c      	cmp	r4, r3
 800a6c8:	bf28      	it	cs
 800a6ca:	4623      	movcs	r3, r4
 800a6cc:	454b      	cmp	r3, r9
 800a6ce:	d22a      	bcs.n	800a726 <two_way_long_needle+0x156>
 800a6d0:	eb07 010a 	add.w	r1, r7, sl
 800a6d4:	f816 b003 	ldrb.w	fp, [r6, r3]
 800a6d8:	5cca      	ldrb	r2, [r1, r3]
 800a6da:	4593      	cmp	fp, r2
 800a6dc:	eb06 0003 	add.w	r0, r6, r3
 800a6e0:	d16f      	bne.n	800a7c2 <two_way_long_needle+0x1f2>
 800a6e2:	ea6f 0c03 	mvn.w	ip, r3
 800a6e6:	eb0c 0e09 	add.w	lr, ip, r9
 800a6ea:	f01e 0f01 	tst.w	lr, #1
 800a6ee:	4602      	mov	r2, r0
 800a6f0:	d016      	beq.n	800a720 <two_way_long_needle+0x150>
 800a6f2:	3301      	adds	r3, #1
 800a6f4:	454b      	cmp	r3, r9
 800a6f6:	d216      	bcs.n	800a726 <two_way_long_needle+0x156>
 800a6f8:	7840      	ldrb	r0, [r0, #1]
 800a6fa:	f811 b003 	ldrb.w	fp, [r1, r3]
 800a6fe:	3201      	adds	r2, #1
 800a700:	4583      	cmp	fp, r0
 800a702:	d00d      	beq.n	800a720 <two_way_long_needle+0x150>
 800a704:	e05d      	b.n	800a7c2 <two_way_long_needle+0x1f2>
 800a706:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 800a70a:	f811 c003 	ldrb.w	ip, [r1, r3]
 800a70e:	4584      	cmp	ip, r0
 800a710:	d157      	bne.n	800a7c2 <two_way_long_needle+0x1f2>
 800a712:	3301      	adds	r3, #1
 800a714:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 800a718:	f811 e003 	ldrb.w	lr, [r1, r3]
 800a71c:	4586      	cmp	lr, r0
 800a71e:	d150      	bne.n	800a7c2 <two_way_long_needle+0x1f2>
 800a720:	3301      	adds	r3, #1
 800a722:	454b      	cmp	r3, r9
 800a724:	d3ef      	bcc.n	800a706 <two_way_long_needle+0x136>
 800a726:	f8dd b004 	ldr.w	fp, [sp, #4]
 800a72a:	9b03      	ldr	r3, [sp, #12]
 800a72c:	455c      	cmp	r4, fp
 800a72e:	bf28      	it	cs
 800a730:	465b      	movcs	r3, fp
 800a732:	d23d      	bcs.n	800a7b0 <two_way_long_needle+0x1e0>
 800a734:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a738:	eb07 0c0a 	add.w	ip, r7, sl
 800a73c:	f816 100b 	ldrb.w	r1, [r6, fp]
 800a740:	f81c 000b 	ldrb.w	r0, [ip, fp]
 800a744:	4281      	cmp	r1, r0
 800a746:	f040 80ca 	bne.w	800a8de <two_way_long_needle+0x30e>
 800a74a:	f8dd b010 	ldr.w	fp, [sp, #16]
 800a74e:	eb06 0804 	add.w	r8, r6, r4
 800a752:	ebc8 010b 	rsb	r1, r8, fp
 800a756:	07c8      	lsls	r0, r1, #31
 800a758:	465a      	mov	r2, fp
 800a75a:	d524      	bpl.n	800a7a6 <two_way_long_needle+0x1d6>
 800a75c:	9a04      	ldr	r2, [sp, #16]
 800a75e:	f8dd e00c 	ldr.w	lr, [sp, #12]
 800a762:	f812 0c01 	ldrb.w	r0, [r2, #-1]
 800a766:	f8dd b010 	ldr.w	fp, [sp, #16]
 800a76a:	9000      	str	r0, [sp, #0]
 800a76c:	f10e 31ff 	add.w	r1, lr, #4294967295
 800a770:	f10b 32ff 	add.w	r2, fp, #4294967295
 800a774:	f81c 0001 	ldrb.w	r0, [ip, r1]
 800a778:	f8dd b000 	ldr.w	fp, [sp]
 800a77c:	4583      	cmp	fp, r0
 800a77e:	d117      	bne.n	800a7b0 <two_way_long_needle+0x1e0>
 800a780:	460b      	mov	r3, r1
 800a782:	e010      	b.n	800a7a6 <two_way_long_needle+0x1d6>
 800a784:	f812 bc01 	ldrb.w	fp, [r2, #-1]
 800a788:	f81c 2000 	ldrb.w	r2, [ip, r0]
 800a78c:	4593      	cmp	fp, r2
 800a78e:	f101 32ff 	add.w	r2, r1, #4294967295
 800a792:	d10d      	bne.n	800a7b0 <two_way_long_needle+0x1e0>
 800a794:	4603      	mov	r3, r0
 800a796:	3801      	subs	r0, #1
 800a798:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 800a79c:	f81c 1000 	ldrb.w	r1, [ip, r0]
 800a7a0:	458b      	cmp	fp, r1
 800a7a2:	d105      	bne.n	800a7b0 <two_way_long_needle+0x1e0>
 800a7a4:	4603      	mov	r3, r0
 800a7a6:	1e58      	subs	r0, r3, #1
 800a7a8:	4542      	cmp	r2, r8
 800a7aa:	f102 31ff 	add.w	r1, r2, #4294967295
 800a7ae:	d1e9      	bne.n	800a784 <two_way_long_needle+0x1b4>
 800a7b0:	3401      	adds	r4, #1
 800a7b2:	429c      	cmp	r4, r3
 800a7b4:	f200 8095 	bhi.w	800a8e2 <two_way_long_needle+0x312>
 800a7b8:	9c07      	ldr	r4, [sp, #28]
 800a7ba:	9a02      	ldr	r2, [sp, #8]
 800a7bc:	44a2      	add	sl, r4
 800a7be:	1b14      	subs	r4, r2, r4
 800a7c0:	e76a      	b.n	800a698 <two_way_long_needle+0xc8>
 800a7c2:	f8dd b014 	ldr.w	fp, [sp, #20]
 800a7c6:	44da      	add	sl, fp
 800a7c8:	e764      	b.n	800a694 <two_way_long_needle+0xc4>
 800a7ca:	2000      	movs	r0, #0
 800a7cc:	b009      	add	sp, #36	; 0x24
 800a7ce:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
 800a7d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7d6:	f8dd b004 	ldr.w	fp, [sp, #4]
 800a7da:	9a01      	ldr	r2, [sp, #4]
 800a7dc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a7e0:	ebcb 0005 	rsb	r0, fp, r5
 800a7e4:	4558      	cmp	r0, fp
 800a7e6:	bf38      	it	cc
 800a7e8:	4658      	movcc	r0, fp
 800a7ea:	1c43      	adds	r3, r0, #1
 800a7ec:	9801      	ldr	r0, [sp, #4]
 800a7ee:	9307      	str	r3, [sp, #28]
 800a7f0:	18b1      	adds	r1, r6, r2
 800a7f2:	f1c0 0301 	rsb	r3, r0, #1
 800a7f6:	f105 3bff 	add.w	fp, r5, #4294967295
 800a7fa:	9302      	str	r3, [sp, #8]
 800a7fc:	9501      	str	r5, [sp, #4]
 800a7fe:	f04f 0a00 	mov.w	sl, #0
 800a802:	f102 39ff 	add.w	r9, r2, #4294967295
 800a806:	4623      	mov	r3, r4
 800a808:	460d      	mov	r5, r1
 800a80a:	9c01      	ldr	r4, [sp, #4]
 800a80c:	4454      	add	r4, sl
 800a80e:	18f8      	adds	r0, r7, r3
 800a810:	2100      	movs	r1, #0
 800a812:	1ae2      	subs	r2, r4, r3
 800a814:	f005 fd40 	bl	8010298 <memchr>
 800a818:	2800      	cmp	r0, #0
 800a81a:	d1d6      	bne.n	800a7ca <two_way_long_needle+0x1fa>
 800a81c:	2c00      	cmp	r4, #0
 800a81e:	d0d4      	beq.n	800a7ca <two_way_long_needle+0x1fa>
 800a820:	193a      	adds	r2, r7, r4
 800a822:	a908      	add	r1, sp, #32
 800a824:	f812 0c01 	ldrb.w	r0, [r2, #-1]
 800a828:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 800a82c:	2800      	cmp	r0, #0
 800a82e:	d14f      	bne.n	800a8d0 <two_way_long_needle+0x300>
 800a830:	45d8      	cmp	r8, fp
 800a832:	eb07 000a 	add.w	r0, r7, sl
 800a836:	d22a      	bcs.n	800a88e <two_way_long_needle+0x2be>
 800a838:	f810 3008 	ldrb.w	r3, [r0, r8]
 800a83c:	782a      	ldrb	r2, [r5, #0]
 800a83e:	429a      	cmp	r2, r3
 800a840:	bf18      	it	ne
 800a842:	4643      	movne	r3, r8
 800a844:	d147      	bne.n	800a8d6 <two_way_long_needle+0x306>
 800a846:	ea6f 0308 	mvn.w	r3, r8
 800a84a:	eb03 010b 	add.w	r1, r3, fp
 800a84e:	07c9      	lsls	r1, r1, #31
 800a850:	462a      	mov	r2, r5
 800a852:	4643      	mov	r3, r8
 800a854:	d518      	bpl.n	800a888 <two_way_long_needle+0x2b8>
 800a856:	f108 0301 	add.w	r3, r8, #1
 800a85a:	455b      	cmp	r3, fp
 800a85c:	d217      	bcs.n	800a88e <two_way_long_needle+0x2be>
 800a85e:	462a      	mov	r2, r5
 800a860:	f810 e003 	ldrb.w	lr, [r0, r3]
 800a864:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 800a868:	458e      	cmp	lr, r1
 800a86a:	d00d      	beq.n	800a888 <two_way_long_needle+0x2b8>
 800a86c:	e033      	b.n	800a8d6 <two_way_long_needle+0x306>
 800a86e:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 800a872:	f810 c003 	ldrb.w	ip, [r0, r3]
 800a876:	458c      	cmp	ip, r1
 800a878:	d12d      	bne.n	800a8d6 <two_way_long_needle+0x306>
 800a87a:	3301      	adds	r3, #1
 800a87c:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 800a880:	f810 e003 	ldrb.w	lr, [r0, r3]
 800a884:	458e      	cmp	lr, r1
 800a886:	d126      	bne.n	800a8d6 <two_way_long_needle+0x306>
 800a888:	3301      	adds	r3, #1
 800a88a:	455b      	cmp	r3, fp
 800a88c:	d3ef      	bcc.n	800a86e <two_way_long_needle+0x29e>
 800a88e:	f1b9 3fff 	cmp.w	r9, #4294967295
 800a892:	464b      	mov	r3, r9
 800a894:	d09a      	beq.n	800a7cc <two_way_long_needle+0x1fc>
 800a896:	f816 1009 	ldrb.w	r1, [r6, r9]
 800a89a:	f810 2009 	ldrb.w	r2, [r0, r9]
 800a89e:	4291      	cmp	r1, r2
 800a8a0:	d115      	bne.n	800a8ce <two_way_long_needle+0x2fe>
 800a8a2:	f019 0f01 	tst.w	r9, #1
 800a8a6:	d00a      	beq.n	800a8be <two_way_long_needle+0x2ee>
 800a8a8:	f109 33ff 	add.w	r3, r9, #4294967295
 800a8ac:	5cf1      	ldrb	r1, [r6, r3]
 800a8ae:	5cc2      	ldrb	r2, [r0, r3]
 800a8b0:	4291      	cmp	r1, r2
 800a8b2:	d004      	beq.n	800a8be <two_way_long_needle+0x2ee>
 800a8b4:	e00b      	b.n	800a8ce <two_way_long_needle+0x2fe>
 800a8b6:	5cf1      	ldrb	r1, [r6, r3]
 800a8b8:	5cc2      	ldrb	r2, [r0, r3]
 800a8ba:	4291      	cmp	r1, r2
 800a8bc:	d107      	bne.n	800a8ce <two_way_long_needle+0x2fe>
 800a8be:	1e5a      	subs	r2, r3, #1
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d083      	beq.n	800a7cc <two_way_long_needle+0x1fc>
 800a8c4:	5cb1      	ldrb	r1, [r6, r2]
 800a8c6:	5c82      	ldrb	r2, [r0, r2]
 800a8c8:	3b02      	subs	r3, #2
 800a8ca:	4291      	cmp	r1, r2
 800a8cc:	d0f3      	beq.n	800a8b6 <two_way_long_needle+0x2e6>
 800a8ce:	9807      	ldr	r0, [sp, #28]
 800a8d0:	4482      	add	sl, r0
 800a8d2:	4623      	mov	r3, r4
 800a8d4:	e799      	b.n	800a80a <two_way_long_needle+0x23a>
 800a8d6:	9a02      	ldr	r2, [sp, #8]
 800a8d8:	4492      	add	sl, r2
 800a8da:	449a      	add	sl, r3
 800a8dc:	e7f9      	b.n	800a8d2 <two_way_long_needle+0x302>
 800a8de:	9b01      	ldr	r3, [sp, #4]
 800a8e0:	e766      	b.n	800a7b0 <two_way_long_needle+0x1e0>
 800a8e2:	eb07 000a 	add.w	r0, r7, sl
 800a8e6:	e771      	b.n	800a7cc <two_way_long_needle+0x1fc>

0800a8e8 <strstr>:
 800a8e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8ec:	7803      	ldrb	r3, [r0, #0]
 800a8ee:	b089      	sub	sp, #36	; 0x24
 800a8f0:	4605      	mov	r5, r0
 800a8f2:	460f      	mov	r7, r1
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	f000 8167 	beq.w	800abc8 <strstr+0x2e0>
 800a8fa:	780a      	ldrb	r2, [r1, #0]
 800a8fc:	b19a      	cbz	r2, 800a926 <strstr+0x3e>
 800a8fe:	4684      	mov	ip, r0
 800a900:	3101      	adds	r1, #1
 800a902:	2401      	movs	r4, #1
 800a904:	e002      	b.n	800a90c <strstr+0x24>
 800a906:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a90a:	b15a      	cbz	r2, 800a924 <strstr+0x3c>
 800a90c:	4293      	cmp	r3, r2
 800a90e:	bf14      	ite	ne
 800a910:	2400      	movne	r4, #0
 800a912:	f004 0401 	andeq.w	r4, r4, #1
 800a916:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800a91a:	460e      	mov	r6, r1
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d1f2      	bne.n	800a906 <strstr+0x1e>
 800a920:	7830      	ldrb	r0, [r6, #0]
 800a922:	b920      	cbnz	r0, 800a92e <strstr+0x46>
 800a924:	b12c      	cbz	r4, 800a932 <strstr+0x4a>
 800a926:	4628      	mov	r0, r5
 800a928:	b009      	add	sp, #36	; 0x24
 800a92a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a92e:	2500      	movs	r5, #0
 800a930:	e7f9      	b.n	800a926 <strstr+0x3e>
 800a932:	1c68      	adds	r0, r5, #1
 800a934:	7839      	ldrb	r1, [r7, #0]
 800a936:	f7ff fc51 	bl	800a1dc <strchr>
 800a93a:	1bf6      	subs	r6, r6, r7
 800a93c:	4680      	mov	r8, r0
 800a93e:	2800      	cmp	r0, #0
 800a940:	d0f5      	beq.n	800a92e <strstr+0x46>
 800a942:	2e01      	cmp	r6, #1
 800a944:	f000 80be 	beq.w	800aac4 <strstr+0x1dc>
 800a948:	19ad      	adds	r5, r5, r6
 800a94a:	42a8      	cmp	r0, r5
 800a94c:	bf94      	ite	ls
 800a94e:	ebc0 0405 	rsbls	r4, r0, r5
 800a952:	2401      	movhi	r4, #1
 800a954:	2e1f      	cmp	r6, #31
 800a956:	d906      	bls.n	800a966 <strstr+0x7e>
 800a958:	4621      	mov	r1, r4
 800a95a:	463a      	mov	r2, r7
 800a95c:	4633      	mov	r3, r6
 800a95e:	f7ff fe37 	bl	800a5d0 <two_way_long_needle>
 800a962:	4605      	mov	r5, r0
 800a964:	e7df      	b.n	800a926 <strstr+0x3e>
 800a966:	4631      	mov	r1, r6
 800a968:	aa07      	add	r2, sp, #28
 800a96a:	4638      	mov	r0, r7
 800a96c:	f7ff fdd2 	bl	800a514 <critical_factorization>
 800a970:	9907      	ldr	r1, [sp, #28]
 800a972:	4681      	mov	r9, r0
 800a974:	1879      	adds	r1, r7, r1
 800a976:	4638      	mov	r0, r7
 800a978:	464a      	mov	r2, r9
 800a97a:	f005 fd2d 	bl	80103d8 <memcmp>
 800a97e:	2800      	cmp	r0, #0
 800a980:	f040 80a2 	bne.w	800aac8 <strstr+0x1e0>
 800a984:	f109 3bff 	add.w	fp, r9, #4294967295
 800a988:	eb07 0e0b 	add.w	lr, r7, fp
 800a98c:	f8cd b008 	str.w	fp, [sp, #8]
 800a990:	f1c9 0b01 	rsb	fp, r9, #1
 800a994:	f8cd 9010 	str.w	r9, [sp, #16]
 800a998:	4605      	mov	r5, r0
 800a99a:	f8cd e00c 	str.w	lr, [sp, #12]
 800a99e:	f8cd b014 	str.w	fp, [sp, #20]
 800a9a2:	4622      	mov	r2, r4
 800a9a4:	4681      	mov	r9, r0
 800a9a6:	19ac      	adds	r4, r5, r6
 800a9a8:	eb08 0002 	add.w	r0, r8, r2
 800a9ac:	2100      	movs	r1, #0
 800a9ae:	1aa2      	subs	r2, r4, r2
 800a9b0:	f005 fc72 	bl	8010298 <memchr>
 800a9b4:	2800      	cmp	r0, #0
 800a9b6:	d1ba      	bne.n	800a92e <strstr+0x46>
 800a9b8:	2c00      	cmp	r4, #0
 800a9ba:	d0b8      	beq.n	800a92e <strstr+0x46>
 800a9bc:	9b04      	ldr	r3, [sp, #16]
 800a9be:	4599      	cmp	r9, r3
 800a9c0:	bf28      	it	cs
 800a9c2:	464b      	movcs	r3, r9
 800a9c4:	429e      	cmp	r6, r3
 800a9c6:	d92b      	bls.n	800aa20 <strstr+0x138>
 800a9c8:	eb08 0003 	add.w	r0, r8, r3
 800a9cc:	5cf9      	ldrb	r1, [r7, r3]
 800a9ce:	5d42      	ldrb	r2, [r0, r5]
 800a9d0:	4291      	cmp	r1, r2
 800a9d2:	eb07 0003 	add.w	r0, r7, r3
 800a9d6:	d16e      	bne.n	800aab6 <strstr+0x1ce>
 800a9d8:	ea6f 0c03 	mvn.w	ip, r3
 800a9dc:	eb0c 0e06 	add.w	lr, ip, r6
 800a9e0:	f01e 0f01 	tst.w	lr, #1
 800a9e4:	4602      	mov	r2, r0
 800a9e6:	eb08 0105 	add.w	r1, r8, r5
 800a9ea:	d016      	beq.n	800aa1a <strstr+0x132>
 800a9ec:	3301      	adds	r3, #1
 800a9ee:	429e      	cmp	r6, r3
 800a9f0:	d916      	bls.n	800aa20 <strstr+0x138>
 800a9f2:	7840      	ldrb	r0, [r0, #1]
 800a9f4:	f811 c003 	ldrb.w	ip, [r1, r3]
 800a9f8:	3201      	adds	r2, #1
 800a9fa:	4584      	cmp	ip, r0
 800a9fc:	d00d      	beq.n	800aa1a <strstr+0x132>
 800a9fe:	e05a      	b.n	800aab6 <strstr+0x1ce>
 800aa00:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 800aa04:	f811 e003 	ldrb.w	lr, [r1, r3]
 800aa08:	4586      	cmp	lr, r0
 800aa0a:	d154      	bne.n	800aab6 <strstr+0x1ce>
 800aa0c:	3301      	adds	r3, #1
 800aa0e:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 800aa12:	f811 c003 	ldrb.w	ip, [r1, r3]
 800aa16:	4584      	cmp	ip, r0
 800aa18:	d14d      	bne.n	800aab6 <strstr+0x1ce>
 800aa1a:	3301      	adds	r3, #1
 800aa1c:	429e      	cmp	r6, r3
 800aa1e:	d8ef      	bhi.n	800aa00 <strstr+0x118>
 800aa20:	9b04      	ldr	r3, [sp, #16]
 800aa22:	9a02      	ldr	r2, [sp, #8]
 800aa24:	454b      	cmp	r3, r9
 800aa26:	f240 80d2 	bls.w	800abce <strstr+0x2e6>
 800aa2a:	eb08 0e05 	add.w	lr, r8, r5
 800aa2e:	5cb9      	ldrb	r1, [r7, r2]
 800aa30:	f81e 0002 	ldrb.w	r0, [lr, r2]
 800aa34:	4281      	cmp	r1, r0
 800aa36:	f040 80ca 	bne.w	800abce <strstr+0x2e6>
 800aa3a:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800aa3e:	eb07 0a09 	add.w	sl, r7, r9
 800aa42:	ebca 010b 	rsb	r1, sl, fp
 800aa46:	07c9      	lsls	r1, r1, #31
 800aa48:	465b      	mov	r3, fp
 800aa4a:	d524      	bpl.n	800aa96 <strstr+0x1ae>
 800aa4c:	9b03      	ldr	r3, [sp, #12]
 800aa4e:	f8dd b008 	ldr.w	fp, [sp, #8]
 800aa52:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 800aa56:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800aa5a:	9001      	str	r0, [sp, #4]
 800aa5c:	f10b 31ff 	add.w	r1, fp, #4294967295
 800aa60:	f8dd b004 	ldr.w	fp, [sp, #4]
 800aa64:	f81e 0001 	ldrb.w	r0, [lr, r1]
 800aa68:	4583      	cmp	fp, r0
 800aa6a:	f10c 33ff 	add.w	r3, ip, #4294967295
 800aa6e:	d117      	bne.n	800aaa0 <strstr+0x1b8>
 800aa70:	460a      	mov	r2, r1
 800aa72:	e010      	b.n	800aa96 <strstr+0x1ae>
 800aa74:	f813 bc01 	ldrb.w	fp, [r3, #-1]
 800aa78:	f81e 3000 	ldrb.w	r3, [lr, r0]
 800aa7c:	459b      	cmp	fp, r3
 800aa7e:	f101 33ff 	add.w	r3, r1, #4294967295
 800aa82:	d10d      	bne.n	800aaa0 <strstr+0x1b8>
 800aa84:	4602      	mov	r2, r0
 800aa86:	3801      	subs	r0, #1
 800aa88:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 800aa8c:	f81e 1000 	ldrb.w	r1, [lr, r0]
 800aa90:	458b      	cmp	fp, r1
 800aa92:	d105      	bne.n	800aaa0 <strstr+0x1b8>
 800aa94:	4602      	mov	r2, r0
 800aa96:	1e50      	subs	r0, r2, #1
 800aa98:	4553      	cmp	r3, sl
 800aa9a:	f103 31ff 	add.w	r1, r3, #4294967295
 800aa9e:	d1e9      	bne.n	800aa74 <strstr+0x18c>
 800aaa0:	f109 0901 	add.w	r9, r9, #1
 800aaa4:	4591      	cmp	r9, r2
 800aaa6:	f200 8094 	bhi.w	800abd2 <strstr+0x2ea>
 800aaaa:	9a07      	ldr	r2, [sp, #28]
 800aaac:	18ad      	adds	r5, r5, r2
 800aaae:	ebc2 0906 	rsb	r9, r2, r6
 800aab2:	4622      	mov	r2, r4
 800aab4:	e777      	b.n	800a9a6 <strstr+0xbe>
 800aab6:	f8dd b014 	ldr.w	fp, [sp, #20]
 800aaba:	445d      	add	r5, fp
 800aabc:	18ed      	adds	r5, r5, r3
 800aabe:	f04f 0900 	mov.w	r9, #0
 800aac2:	e7f6      	b.n	800aab2 <strstr+0x1ca>
 800aac4:	4605      	mov	r5, r0
 800aac6:	e72e      	b.n	800a926 <strstr+0x3e>
 800aac8:	ebc9 0306 	rsb	r3, r9, r6
 800aacc:	454b      	cmp	r3, r9
 800aace:	bf38      	it	cc
 800aad0:	464b      	movcc	r3, r9
 800aad2:	1c58      	adds	r0, r3, #1
 800aad4:	f1c9 0b01 	rsb	fp, r9, #1
 800aad8:	eb07 0e09 	add.w	lr, r7, r9
 800aadc:	eb08 0209 	add.w	r2, r8, r9
 800aae0:	f109 35ff 	add.w	r5, r9, #4294967295
 800aae4:	f8cd b00c 	str.w	fp, [sp, #12]
 800aae8:	4623      	mov	r3, r4
 800aaea:	9007      	str	r0, [sp, #28]
 800aaec:	f04f 0a00 	mov.w	sl, #0
 800aaf0:	9202      	str	r2, [sp, #8]
 800aaf2:	4674      	mov	r4, lr
 800aaf4:	46ab      	mov	fp, r5
 800aaf6:	eb0a 0506 	add.w	r5, sl, r6
 800aafa:	eb08 0003 	add.w	r0, r8, r3
 800aafe:	2100      	movs	r1, #0
 800ab00:	1aea      	subs	r2, r5, r3
 800ab02:	f005 fbc9 	bl	8010298 <memchr>
 800ab06:	2800      	cmp	r0, #0
 800ab08:	f47f af11 	bne.w	800a92e <strstr+0x46>
 800ab0c:	2d00      	cmp	r5, #0
 800ab0e:	f43f af0e 	beq.w	800a92e <strstr+0x46>
 800ab12:	454e      	cmp	r6, r9
 800ab14:	bf98      	it	ls
 800ab16:	eb08 000a 	addls.w	r0, r8, sl
 800ab1a:	d92a      	bls.n	800ab72 <strstr+0x28a>
 800ab1c:	9b02      	ldr	r3, [sp, #8]
 800ab1e:	7821      	ldrb	r1, [r4, #0]
 800ab20:	f813 000a 	ldrb.w	r0, [r3, sl]
 800ab24:	4281      	cmp	r1, r0
 800ab26:	d14a      	bne.n	800abbe <strstr+0x2d6>
 800ab28:	ea6f 0209 	mvn.w	r2, r9
 800ab2c:	1993      	adds	r3, r2, r6
 800ab2e:	07db      	lsls	r3, r3, #31
 800ab30:	4621      	mov	r1, r4
 800ab32:	464a      	mov	r2, r9
 800ab34:	eb08 000a 	add.w	r0, r8, sl
 800ab38:	d518      	bpl.n	800ab6c <strstr+0x284>
 800ab3a:	f109 0201 	add.w	r2, r9, #1
 800ab3e:	4296      	cmp	r6, r2
 800ab40:	d917      	bls.n	800ab72 <strstr+0x28a>
 800ab42:	4621      	mov	r1, r4
 800ab44:	f810 c002 	ldrb.w	ip, [r0, r2]
 800ab48:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ab4c:	459c      	cmp	ip, r3
 800ab4e:	d00d      	beq.n	800ab6c <strstr+0x284>
 800ab50:	e036      	b.n	800abc0 <strstr+0x2d8>
 800ab52:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ab56:	f810 e002 	ldrb.w	lr, [r0, r2]
 800ab5a:	459e      	cmp	lr, r3
 800ab5c:	d130      	bne.n	800abc0 <strstr+0x2d8>
 800ab5e:	3201      	adds	r2, #1
 800ab60:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ab64:	f810 c002 	ldrb.w	ip, [r0, r2]
 800ab68:	459c      	cmp	ip, r3
 800ab6a:	d129      	bne.n	800abc0 <strstr+0x2d8>
 800ab6c:	3201      	adds	r2, #1
 800ab6e:	4296      	cmp	r6, r2
 800ab70:	d8ef      	bhi.n	800ab52 <strstr+0x26a>
 800ab72:	f1bb 3fff 	cmp.w	fp, #4294967295
 800ab76:	465b      	mov	r3, fp
 800ab78:	f43f aef3 	beq.w	800a962 <strstr+0x7a>
 800ab7c:	f817 100b 	ldrb.w	r1, [r7, fp]
 800ab80:	f810 200b 	ldrb.w	r2, [r0, fp]
 800ab84:	4291      	cmp	r1, r2
 800ab86:	d116      	bne.n	800abb6 <strstr+0x2ce>
 800ab88:	f01b 0f01 	tst.w	fp, #1
 800ab8c:	d00a      	beq.n	800aba4 <strstr+0x2bc>
 800ab8e:	f10b 33ff 	add.w	r3, fp, #4294967295
 800ab92:	5cf9      	ldrb	r1, [r7, r3]
 800ab94:	5cc2      	ldrb	r2, [r0, r3]
 800ab96:	4291      	cmp	r1, r2
 800ab98:	d004      	beq.n	800aba4 <strstr+0x2bc>
 800ab9a:	e00c      	b.n	800abb6 <strstr+0x2ce>
 800ab9c:	5cf9      	ldrb	r1, [r7, r3]
 800ab9e:	5cc2      	ldrb	r2, [r0, r3]
 800aba0:	4291      	cmp	r1, r2
 800aba2:	d108      	bne.n	800abb6 <strstr+0x2ce>
 800aba4:	1e5a      	subs	r2, r3, #1
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	f43f aedb 	beq.w	800a962 <strstr+0x7a>
 800abac:	5cb9      	ldrb	r1, [r7, r2]
 800abae:	5c82      	ldrb	r2, [r0, r2]
 800abb0:	3b02      	subs	r3, #2
 800abb2:	4291      	cmp	r1, r2
 800abb4:	d0f2      	beq.n	800ab9c <strstr+0x2b4>
 800abb6:	9807      	ldr	r0, [sp, #28]
 800abb8:	4482      	add	sl, r0
 800abba:	462b      	mov	r3, r5
 800abbc:	e79b      	b.n	800aaf6 <strstr+0x20e>
 800abbe:	464a      	mov	r2, r9
 800abc0:	9803      	ldr	r0, [sp, #12]
 800abc2:	4482      	add	sl, r0
 800abc4:	4492      	add	sl, r2
 800abc6:	e7f8      	b.n	800abba <strstr+0x2d2>
 800abc8:	460e      	mov	r6, r1
 800abca:	2401      	movs	r4, #1
 800abcc:	e6a8      	b.n	800a920 <strstr+0x38>
 800abce:	9a04      	ldr	r2, [sp, #16]
 800abd0:	e766      	b.n	800aaa0 <strstr+0x1b8>
 800abd2:	4445      	add	r5, r8
 800abd4:	e6a7      	b.n	800a926 <strstr+0x3e>
 800abd6:	bf00      	nop

0800abd8 <_svfprintf_r>:
 800abd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abdc:	b0c3      	sub	sp, #268	; 0x10c
 800abde:	4614      	mov	r4, r2
 800abe0:	910a      	str	r1, [sp, #40]	; 0x28
 800abe2:	9310      	str	r3, [sp, #64]	; 0x40
 800abe4:	900c      	str	r0, [sp, #48]	; 0x30
 800abe6:	f005 facb 	bl	8010180 <_localeconv_r>
 800abea:	6800      	ldr	r0, [r0, #0]
 800abec:	9013      	str	r0, [sp, #76]	; 0x4c
 800abee:	f7ff fc61 	bl	800a4b4 <strlen>
 800abf2:	9015      	str	r0, [sp, #84]	; 0x54
 800abf4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800abf6:	8983      	ldrh	r3, [r0, #12]
 800abf8:	f003 0180 	and.w	r1, r3, #128	; 0x80
 800abfc:	b20a      	sxth	r2, r1
 800abfe:	2000      	movs	r0, #0
 800ac00:	2100      	movs	r1, #0
 800ac02:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 800ac06:	b122      	cbz	r2, 800ac12 <_svfprintf_r+0x3a>
 800ac08:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ac0a:	6903      	ldr	r3, [r0, #16]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	f001 82c4 	beq.w	800c19a <_svfprintf_r+0x15c2>
 800ac12:	2000      	movs	r0, #0
 800ac14:	ab32      	add	r3, sp, #200	; 0xc8
 800ac16:	f8df 94fc 	ldr.w	r9, [pc, #1276]	; 800b114 <_svfprintf_r+0x53c>
 800ac1a:	9011      	str	r0, [sp, #68]	; 0x44
 800ac1c:	9307      	str	r3, [sp, #28]
 800ac1e:	9325      	str	r3, [sp, #148]	; 0x94
 800ac20:	9027      	str	r0, [sp, #156]	; 0x9c
 800ac22:	9026      	str	r0, [sp, #152]	; 0x98
 800ac24:	46a2      	mov	sl, r4
 800ac26:	9018      	str	r0, [sp, #96]	; 0x60
 800ac28:	9019      	str	r0, [sp, #100]	; 0x64
 800ac2a:	900f      	str	r0, [sp, #60]	; 0x3c
 800ac2c:	461e      	mov	r6, r3
 800ac2e:	f89a 4000 	ldrb.w	r4, [sl]
 800ac32:	2c00      	cmp	r4, #0
 800ac34:	f000 819c 	beq.w	800af70 <_svfprintf_r+0x398>
 800ac38:	2c25      	cmp	r4, #37	; 0x25
 800ac3a:	f000 8199 	beq.w	800af70 <_svfprintf_r+0x398>
 800ac3e:	f10a 0501 	add.w	r5, sl, #1
 800ac42:	e001      	b.n	800ac48 <_svfprintf_r+0x70>
 800ac44:	2925      	cmp	r1, #37	; 0x25
 800ac46:	d004      	beq.n	800ac52 <_svfprintf_r+0x7a>
 800ac48:	462c      	mov	r4, r5
 800ac4a:	3501      	adds	r5, #1
 800ac4c:	7821      	ldrb	r1, [r4, #0]
 800ac4e:	2900      	cmp	r1, #0
 800ac50:	d1f8      	bne.n	800ac44 <_svfprintf_r+0x6c>
 800ac52:	ebca 0504 	rsb	r5, sl, r4
 800ac56:	b17d      	cbz	r5, 800ac78 <_svfprintf_r+0xa0>
 800ac58:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ac5a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800ac5c:	f8c6 a000 	str.w	sl, [r6]
 800ac60:	1c59      	adds	r1, r3, #1
 800ac62:	1950      	adds	r0, r2, r5
 800ac64:	2907      	cmp	r1, #7
 800ac66:	6075      	str	r5, [r6, #4]
 800ac68:	9027      	str	r0, [sp, #156]	; 0x9c
 800ac6a:	9126      	str	r1, [sp, #152]	; 0x98
 800ac6c:	f300 8164 	bgt.w	800af38 <_svfprintf_r+0x360>
 800ac70:	3608      	adds	r6, #8
 800ac72:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ac74:	1950      	adds	r0, r2, r5
 800ac76:	900f      	str	r0, [sp, #60]	; 0x3c
 800ac78:	7823      	ldrb	r3, [r4, #0]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	f000 8164 	beq.w	800af48 <_svfprintf_r+0x370>
 800ac80:	2200      	movs	r2, #0
 800ac82:	f04f 31ff 	mov.w	r1, #4294967295
 800ac86:	f894 8001 	ldrb.w	r8, [r4, #1]
 800ac8a:	9109      	str	r1, [sp, #36]	; 0x24
 800ac8c:	920d      	str	r2, [sp, #52]	; 0x34
 800ac8e:	f104 0a01 	add.w	sl, r4, #1
 800ac92:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 800ac96:	9208      	str	r2, [sp, #32]
 800ac98:	2020      	movs	r0, #32
 800ac9a:	212b      	movs	r1, #43	; 0x2b
 800ac9c:	f10a 0a01 	add.w	sl, sl, #1
 800aca0:	f1a8 0320 	sub.w	r3, r8, #32
 800aca4:	2b58      	cmp	r3, #88	; 0x58
 800aca6:	f200 82b9 	bhi.w	800b21c <_svfprintf_r+0x644>
 800acaa:	e8df f013 	tbh	[pc, r3, lsl #1]
 800acae:	01fb      	.short	0x01fb
 800acb0:	02b702b7 	.word	0x02b702b7
 800acb4:	02b70205 	.word	0x02b70205
 800acb8:	02b702b7 	.word	0x02b702b7
 800acbc:	02b702b7 	.word	0x02b702b7
 800acc0:	01b202b7 	.word	0x01b202b7
 800acc4:	02b7024e 	.word	0x02b7024e
 800acc8:	020c013e 	.word	0x020c013e
 800accc:	02c502b7 	.word	0x02c502b7
 800acd0:	02cc02cc 	.word	0x02cc02cc
 800acd4:	02cc02cc 	.word	0x02cc02cc
 800acd8:	02cc02cc 	.word	0x02cc02cc
 800acdc:	02cc02cc 	.word	0x02cc02cc
 800ace0:	02b702cc 	.word	0x02b702cc
 800ace4:	02b702b7 	.word	0x02b702b7
 800ace8:	02b702b7 	.word	0x02b702b7
 800acec:	02b702b7 	.word	0x02b702b7
 800acf0:	02b702b7 	.word	0x02b702b7
 800acf4:	008402b7 	.word	0x008402b7
 800acf8:	02b70180 	.word	0x02b70180
 800acfc:	02b70180 	.word	0x02b70180
 800ad00:	02b702b7 	.word	0x02b702b7
 800ad04:	024702b7 	.word	0x024702b7
 800ad08:	02b702b7 	.word	0x02b702b7
 800ad0c:	02b7006d 	.word	0x02b7006d
 800ad10:	02b702b7 	.word	0x02b702b7
 800ad14:	02b702b7 	.word	0x02b702b7
 800ad18:	02b70059 	.word	0x02b70059
 800ad1c:	01dd02b7 	.word	0x01dd02b7
 800ad20:	02b702b7 	.word	0x02b702b7
 800ad24:	02b702b7 	.word	0x02b702b7
 800ad28:	02b702b7 	.word	0x02b702b7
 800ad2c:	02b702b7 	.word	0x02b702b7
 800ad30:	02b702b7 	.word	0x02b702b7
 800ad34:	00880235 	.word	0x00880235
 800ad38:	01800180 	.word	0x01800180
 800ad3c:	02870180 	.word	0x02870180
 800ad40:	02b70088 	.word	0x02b70088
 800ad44:	02ab02b7 	.word	0x02ab02b7
 800ad48:	025302b7 	.word	0x025302b7
 800ad4c:	028e0071 	.word	0x028e0071
 800ad50:	02b702a4 	.word	0x02b702a4
 800ad54:	02b70261 	.word	0x02b70261
 800ad58:	02b7005d 	.word	0x02b7005d
 800ad5c:	01bd02b7 	.word	0x01bd02b7
 800ad60:	9d08      	ldr	r5, [sp, #32]
 800ad62:	f045 0410 	orr.w	r4, r5, #16
 800ad66:	9408      	str	r4, [sp, #32]
 800ad68:	9b08      	ldr	r3, [sp, #32]
 800ad6a:	069d      	lsls	r5, r3, #26
 800ad6c:	f100 818f 	bmi.w	800b08e <_svfprintf_r+0x4b6>
 800ad70:	9908      	ldr	r1, [sp, #32]
 800ad72:	06cc      	lsls	r4, r1, #27
 800ad74:	f141 8092 	bpl.w	800be9c <_svfprintf_r+0x12c4>
 800ad78:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ad7a:	6815      	ldr	r5, [r2, #0]
 800ad7c:	1d17      	adds	r7, r2, #4
 800ad7e:	462c      	mov	r4, r5
 800ad80:	9710      	str	r7, [sp, #64]	; 0x40
 800ad82:	2500      	movs	r5, #0
 800ad84:	2301      	movs	r3, #1
 800ad86:	e012      	b.n	800adae <_svfprintf_r+0x1d6>
 800ad88:	9a08      	ldr	r2, [sp, #32]
 800ad8a:	f042 0510 	orr.w	r5, r2, #16
 800ad8e:	9508      	str	r5, [sp, #32]
 800ad90:	9f08      	ldr	r7, [sp, #32]
 800ad92:	f017 0320 	ands.w	r3, r7, #32
 800ad96:	f040 80ff 	bne.w	800af98 <_svfprintf_r+0x3c0>
 800ad9a:	9c08      	ldr	r4, [sp, #32]
 800ad9c:	f014 0010 	ands.w	r0, r4, #16
 800ada0:	f001 806e 	beq.w	800be80 <_svfprintf_r+0x12a8>
 800ada4:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800ada6:	1d3a      	adds	r2, r7, #4
 800ada8:	683c      	ldr	r4, [r7, #0]
 800adaa:	9210      	str	r2, [sp, #64]	; 0x40
 800adac:	2500      	movs	r5, #0
 800adae:	2700      	movs	r7, #0
 800adb0:	f88d 7073 	strb.w	r7, [sp, #115]	; 0x73
 800adb4:	e017      	b.n	800ade6 <_svfprintf_r+0x20e>
 800adb6:	9d08      	ldr	r5, [sp, #32]
 800adb8:	f045 0310 	orr.w	r3, r5, #16
 800adbc:	9308      	str	r3, [sp, #32]
 800adbe:	9f08      	ldr	r7, [sp, #32]
 800adc0:	06bf      	lsls	r7, r7, #26
 800adc2:	f140 80d7 	bpl.w	800af74 <_svfprintf_r+0x39c>
 800adc6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800adc8:	1deb      	adds	r3, r5, #7
 800adca:	f023 0007 	bic.w	r0, r3, #7
 800adce:	e9d0 2300 	ldrd	r2, r3, [r0]
 800add2:	3008      	adds	r0, #8
 800add4:	9010      	str	r0, [sp, #64]	; 0x40
 800add6:	4614      	mov	r4, r2
 800add8:	461d      	mov	r5, r3
 800adda:	2a00      	cmp	r2, #0
 800addc:	f173 0000 	sbcs.w	r0, r3, #0
 800ade0:	f2c0 8733 	blt.w	800bc4a <_svfprintf_r+0x1072>
 800ade4:	2301      	movs	r3, #1
 800ade6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ade8:	2900      	cmp	r1, #0
 800adea:	db03      	blt.n	800adf4 <_svfprintf_r+0x21c>
 800adec:	9f08      	ldr	r7, [sp, #32]
 800adee:	f027 0080 	bic.w	r0, r7, #128	; 0x80
 800adf2:	9008      	str	r0, [sp, #32]
 800adf4:	ea54 0205 	orrs.w	r2, r4, r5
 800adf8:	f040 83f1 	bne.w	800b5de <_svfprintf_r+0xa06>
 800adfc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800adfe:	2a00      	cmp	r2, #0
 800ae00:	f040 83ed 	bne.w	800b5de <_svfprintf_r+0xa06>
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	f040 8657 	bne.w	800bab8 <_svfprintf_r+0xee0>
 800ae0a:	9b08      	ldr	r3, [sp, #32]
 800ae0c:	07d9      	lsls	r1, r3, #31
 800ae0e:	f141 800c 	bpl.w	800be2a <_svfprintf_r+0x1252>
 800ae12:	af42      	add	r7, sp, #264	; 0x108
 800ae14:	2030      	movs	r0, #48	; 0x30
 800ae16:	f807 0d41 	strb.w	r0, [r7, #-65]!
 800ae1a:	9a07      	ldr	r2, [sp, #28]
 800ae1c:	1bd4      	subs	r4, r2, r7
 800ae1e:	940e      	str	r4, [sp, #56]	; 0x38
 800ae20:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800ae22:	980e      	ldr	r0, [sp, #56]	; 0x38
 800ae24:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800ae28:	9412      	str	r4, [sp, #72]	; 0x48
 800ae2a:	42a0      	cmp	r0, r4
 800ae2c:	bfb8      	it	lt
 800ae2e:	4620      	movlt	r0, r4
 800ae30:	2200      	movs	r2, #0
 800ae32:	900b      	str	r0, [sp, #44]	; 0x2c
 800ae34:	9214      	str	r2, [sp, #80]	; 0x50
 800ae36:	b113      	cbz	r3, 800ae3e <_svfprintf_r+0x266>
 800ae38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae3a:	1c59      	adds	r1, r3, #1
 800ae3c:	910b      	str	r1, [sp, #44]	; 0x2c
 800ae3e:	9b08      	ldr	r3, [sp, #32]
 800ae40:	f013 0002 	ands.w	r0, r3, #2
 800ae44:	9009      	str	r0, [sp, #36]	; 0x24
 800ae46:	d002      	beq.n	800ae4e <_svfprintf_r+0x276>
 800ae48:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ae4a:	1c8c      	adds	r4, r1, #2
 800ae4c:	940b      	str	r4, [sp, #44]	; 0x2c
 800ae4e:	9a08      	ldr	r2, [sp, #32]
 800ae50:	f012 0b84 	ands.w	fp, r2, #132	; 0x84
 800ae54:	f040 8228 	bne.w	800b2a8 <_svfprintf_r+0x6d0>
 800ae58:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800ae5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae5c:	1aed      	subs	r5, r5, r3
 800ae5e:	2d00      	cmp	r5, #0
 800ae60:	f340 8222 	ble.w	800b2a8 <_svfprintf_r+0x6d0>
 800ae64:	2d10      	cmp	r5, #16
 800ae66:	f341 8206 	ble.w	800c276 <_svfprintf_r+0x169e>
 800ae6a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800ae6c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ae6e:	49a4      	ldr	r1, [pc, #656]	; (800b100 <_svfprintf_r+0x528>)
 800ae70:	2410      	movs	r4, #16
 800ae72:	6031      	str	r1, [r6, #0]
 800ae74:	911a      	str	r1, [sp, #104]	; 0x68
 800ae76:	1911      	adds	r1, r2, r4
 800ae78:	1c5a      	adds	r2, r3, #1
 800ae7a:	f1a5 0e11 	sub.w	lr, r5, #17
 800ae7e:	2a07      	cmp	r2, #7
 800ae80:	6074      	str	r4, [r6, #4]
 800ae82:	f3ce 1300 	ubfx	r3, lr, #4, #1
 800ae86:	9127      	str	r1, [sp, #156]	; 0x9c
 800ae88:	9226      	str	r2, [sp, #152]	; 0x98
 800ae8a:	f300 8570 	bgt.w	800b96e <_svfprintf_r+0xd96>
 800ae8e:	3608      	adds	r6, #8
 800ae90:	3d10      	subs	r5, #16
 800ae92:	2d10      	cmp	r5, #16
 800ae94:	f340 81fc 	ble.w	800b290 <_svfprintf_r+0x6b8>
 800ae98:	b18b      	cbz	r3, 800aebe <_svfprintf_r+0x2e6>
 800ae9a:	3201      	adds	r2, #1
 800ae9c:	f644 5390 	movw	r3, #19856	; 0x4d90
 800aea0:	3110      	adds	r1, #16
 800aea2:	f6c0 0301 	movt	r3, #2049	; 0x801
 800aea6:	2a07      	cmp	r2, #7
 800aea8:	e886 0018 	stmia.w	r6, {r3, r4}
 800aeac:	9127      	str	r1, [sp, #156]	; 0x9c
 800aeae:	9226      	str	r2, [sp, #152]	; 0x98
 800aeb0:	f300 856c 	bgt.w	800b98c <_svfprintf_r+0xdb4>
 800aeb4:	3608      	adds	r6, #8
 800aeb6:	3d10      	subs	r5, #16
 800aeb8:	2d10      	cmp	r5, #16
 800aeba:	f340 81e9 	ble.w	800b290 <_svfprintf_r+0x6b8>
 800aebe:	4633      	mov	r3, r6
 800aec0:	f8cd b06c 	str.w	fp, [sp, #108]	; 0x6c
 800aec4:	462e      	mov	r6, r5
 800aec6:	46bb      	mov	fp, r7
 800aec8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800aeca:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800aecc:	e013      	b.n	800aef6 <_svfprintf_r+0x31e>
 800aece:	3308      	adds	r3, #8
 800aed0:	3201      	adds	r2, #1
 800aed2:	f644 5090 	movw	r0, #19856	; 0x4d90
 800aed6:	3110      	adds	r1, #16
 800aed8:	f6c0 0001 	movt	r0, #2049	; 0x801
 800aedc:	3e10      	subs	r6, #16
 800aede:	2a07      	cmp	r2, #7
 800aee0:	e883 0011 	stmia.w	r3, {r0, r4}
 800aee4:	9127      	str	r1, [sp, #156]	; 0x9c
 800aee6:	9226      	str	r2, [sp, #152]	; 0x98
 800aee8:	f300 81be 	bgt.w	800b268 <_svfprintf_r+0x690>
 800aeec:	3e10      	subs	r6, #16
 800aeee:	3308      	adds	r3, #8
 800aef0:	2e10      	cmp	r6, #16
 800aef2:	f340 81c8 	ble.w	800b286 <_svfprintf_r+0x6ae>
 800aef6:	3201      	adds	r2, #1
 800aef8:	f644 5090 	movw	r0, #19856	; 0x4d90
 800aefc:	3110      	adds	r1, #16
 800aefe:	f6c0 0001 	movt	r0, #2049	; 0x801
 800af02:	2a07      	cmp	r2, #7
 800af04:	e883 0011 	stmia.w	r3, {r0, r4}
 800af08:	9127      	str	r1, [sp, #156]	; 0x9c
 800af0a:	9226      	str	r2, [sp, #152]	; 0x98
 800af0c:	dddf      	ble.n	800aece <_svfprintf_r+0x2f6>
 800af0e:	4638      	mov	r0, r7
 800af10:	4629      	mov	r1, r5
 800af12:	aa25      	add	r2, sp, #148	; 0x94
 800af14:	f006 fb76 	bl	8011604 <__ssprint_r>
 800af18:	b9e8      	cbnz	r0, 800af56 <_svfprintf_r+0x37e>
 800af1a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800af1c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800af1e:	ab32      	add	r3, sp, #200	; 0xc8
 800af20:	e7d6      	b.n	800aed0 <_svfprintf_r+0x2f8>
 800af22:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800af24:	9310      	str	r3, [sp, #64]	; 0x40
 800af26:	4252      	negs	r2, r2
 800af28:	920d      	str	r2, [sp, #52]	; 0x34
 800af2a:	9b08      	ldr	r3, [sp, #32]
 800af2c:	f043 0204 	orr.w	r2, r3, #4
 800af30:	9208      	str	r2, [sp, #32]
 800af32:	f89a 8000 	ldrb.w	r8, [sl]
 800af36:	e6b1      	b.n	800ac9c <_svfprintf_r+0xc4>
 800af38:	980c      	ldr	r0, [sp, #48]	; 0x30
 800af3a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800af3c:	aa25      	add	r2, sp, #148	; 0x94
 800af3e:	f006 fb61 	bl	8011604 <__ssprint_r>
 800af42:	b940      	cbnz	r0, 800af56 <_svfprintf_r+0x37e>
 800af44:	ae32      	add	r6, sp, #200	; 0xc8
 800af46:	e694      	b.n	800ac72 <_svfprintf_r+0x9a>
 800af48:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800af4a:	b123      	cbz	r3, 800af56 <_svfprintf_r+0x37e>
 800af4c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800af4e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800af50:	aa25      	add	r2, sp, #148	; 0x94
 800af52:	f006 fb57 	bl	8011604 <__ssprint_r>
 800af56:	980a      	ldr	r0, [sp, #40]	; 0x28
 800af58:	8981      	ldrh	r1, [r0, #12]
 800af5a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800af5c:	f001 0240 	and.w	r2, r1, #64	; 0x40
 800af60:	b213      	sxth	r3, r2
 800af62:	2b00      	cmp	r3, #0
 800af64:	bf18      	it	ne
 800af66:	f04f 30ff 	movne.w	r0, #4294967295
 800af6a:	b043      	add	sp, #268	; 0x10c
 800af6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af70:	4654      	mov	r4, sl
 800af72:	e681      	b.n	800ac78 <_svfprintf_r+0xa0>
 800af74:	9808      	ldr	r0, [sp, #32]
 800af76:	06c5      	lsls	r5, r0, #27
 800af78:	f100 865b 	bmi.w	800bc32 <_svfprintf_r+0x105a>
 800af7c:	9908      	ldr	r1, [sp, #32]
 800af7e:	064c      	lsls	r4, r1, #25
 800af80:	f140 8657 	bpl.w	800bc32 <_svfprintf_r+0x105a>
 800af84:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800af86:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800af88:	f9b2 4000 	ldrsh.w	r4, [r2]
 800af8c:	1d38      	adds	r0, r7, #4
 800af8e:	17e5      	asrs	r5, r4, #31
 800af90:	4622      	mov	r2, r4
 800af92:	462b      	mov	r3, r5
 800af94:	9010      	str	r0, [sp, #64]	; 0x40
 800af96:	e720      	b.n	800adda <_svfprintf_r+0x202>
 800af98:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800af9a:	1ddd      	adds	r5, r3, #7
 800af9c:	f025 0107 	bic.w	r1, r5, #7
 800afa0:	f101 0008 	add.w	r0, r1, #8
 800afa4:	9010      	str	r0, [sp, #64]	; 0x40
 800afa6:	e9d1 4500 	ldrd	r4, r5, [r1]
 800afaa:	2300      	movs	r3, #0
 800afac:	e6ff      	b.n	800adae <_svfprintf_r+0x1d6>
 800afae:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800afb0:	1de1      	adds	r1, r4, #7
 800afb2:	f021 0007 	bic.w	r0, r1, #7
 800afb6:	f100 0708 	add.w	r7, r0, #8
 800afba:	9710      	str	r7, [sp, #64]	; 0x40
 800afbc:	6844      	ldr	r4, [r0, #4]
 800afbe:	f8d0 b000 	ldr.w	fp, [r0]
 800afc2:	4621      	mov	r1, r4
 800afc4:	4658      	mov	r0, fp
 800afc6:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 800afca:	4621      	mov	r1, r4
 800afcc:	4658      	mov	r0, fp
 800afce:	f006 fa99 	bl	8011504 <__fpclassifyd>
 800afd2:	2801      	cmp	r0, #1
 800afd4:	4621      	mov	r1, r4
 800afd6:	4658      	mov	r0, fp
 800afd8:	f040 8738 	bne.w	800be4c <_svfprintf_r+0x1274>
 800afdc:	2200      	movs	r2, #0
 800afde:	2300      	movs	r3, #0
 800afe0:	f009 fa2a 	bl	8014438 <__aeabi_dcmplt>
 800afe4:	2800      	cmp	r0, #0
 800afe6:	f041 8237 	bne.w	800c458 <_svfprintf_r+0x1880>
 800afea:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800afee:	2700      	movs	r7, #0
 800aff0:	9908      	ldr	r1, [sp, #32]
 800aff2:	9712      	str	r7, [sp, #72]	; 0x48
 800aff4:	2403      	movs	r4, #3
 800aff6:	4843      	ldr	r0, [pc, #268]	; (800b104 <_svfprintf_r+0x52c>)
 800aff8:	4f43      	ldr	r7, [pc, #268]	; (800b108 <_svfprintf_r+0x530>)
 800affa:	940b      	str	r4, [sp, #44]	; 0x2c
 800affc:	f021 0280 	bic.w	r2, r1, #128	; 0x80
 800b000:	940e      	str	r4, [sp, #56]	; 0x38
 800b002:	2400      	movs	r4, #0
 800b004:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b008:	bfd8      	it	le
 800b00a:	4607      	movle	r7, r0
 800b00c:	9208      	str	r2, [sp, #32]
 800b00e:	9414      	str	r4, [sp, #80]	; 0x50
 800b010:	e711      	b.n	800ae36 <_svfprintf_r+0x25e>
 800b012:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b014:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b016:	6812      	ldr	r2, [r2, #0]
 800b018:	3304      	adds	r3, #4
 800b01a:	2a00      	cmp	r2, #0
 800b01c:	920d      	str	r2, [sp, #52]	; 0x34
 800b01e:	db80      	blt.n	800af22 <_svfprintf_r+0x34a>
 800b020:	f89a 8000 	ldrb.w	r8, [sl]
 800b024:	9310      	str	r3, [sp, #64]	; 0x40
 800b026:	e639      	b.n	800ac9c <_svfprintf_r+0xc4>
 800b028:	4f38      	ldr	r7, [pc, #224]	; (800b10c <_svfprintf_r+0x534>)
 800b02a:	9718      	str	r7, [sp, #96]	; 0x60
 800b02c:	9f08      	ldr	r7, [sp, #32]
 800b02e:	06b9      	lsls	r1, r7, #26
 800b030:	d51f      	bpl.n	800b072 <_svfprintf_r+0x49a>
 800b032:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800b034:	1de0      	adds	r0, r4, #7
 800b036:	f020 0307 	bic.w	r3, r0, #7
 800b03a:	e9d3 4500 	ldrd	r4, r5, [r3]
 800b03e:	f103 0108 	add.w	r1, r3, #8
 800b042:	9110      	str	r1, [sp, #64]	; 0x40
 800b044:	9808      	ldr	r0, [sp, #32]
 800b046:	07c7      	lsls	r7, r0, #31
 800b048:	f140 8482 	bpl.w	800b950 <_svfprintf_r+0xd78>
 800b04c:	ea54 0205 	orrs.w	r2, r4, r5
 800b050:	f000 847e 	beq.w	800b950 <_svfprintf_r+0xd78>
 800b054:	2230      	movs	r2, #48	; 0x30
 800b056:	f040 0702 	orr.w	r7, r0, #2
 800b05a:	f88d 2074 	strb.w	r2, [sp, #116]	; 0x74
 800b05e:	f88d 8075 	strb.w	r8, [sp, #117]	; 0x75
 800b062:	9708      	str	r7, [sp, #32]
 800b064:	2302      	movs	r3, #2
 800b066:	e6a2      	b.n	800adae <_svfprintf_r+0x1d6>
 800b068:	9f08      	ldr	r7, [sp, #32]
 800b06a:	4d29      	ldr	r5, [pc, #164]	; (800b110 <_svfprintf_r+0x538>)
 800b06c:	06b9      	lsls	r1, r7, #26
 800b06e:	9518      	str	r5, [sp, #96]	; 0x60
 800b070:	d4df      	bmi.n	800b032 <_svfprintf_r+0x45a>
 800b072:	9c08      	ldr	r4, [sp, #32]
 800b074:	06e2      	lsls	r2, r4, #27
 800b076:	f100 85f1 	bmi.w	800bc5c <_svfprintf_r+0x1084>
 800b07a:	9808      	ldr	r0, [sp, #32]
 800b07c:	0643      	lsls	r3, r0, #25
 800b07e:	f140 85ed 	bpl.w	800bc5c <_svfprintf_r+0x1084>
 800b082:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b084:	1d19      	adds	r1, r3, #4
 800b086:	881c      	ldrh	r4, [r3, #0]
 800b088:	9110      	str	r1, [sp, #64]	; 0x40
 800b08a:	2500      	movs	r5, #0
 800b08c:	e7da      	b.n	800b044 <_svfprintf_r+0x46c>
 800b08e:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800b090:	1de3      	adds	r3, r4, #7
 800b092:	f023 0107 	bic.w	r1, r3, #7
 800b096:	f101 0008 	add.w	r0, r1, #8
 800b09a:	9010      	str	r0, [sp, #64]	; 0x40
 800b09c:	e9d1 4500 	ldrd	r4, r5, [r1]
 800b0a0:	2301      	movs	r3, #1
 800b0a2:	e684      	b.n	800adae <_svfprintf_r+0x1d6>
 800b0a4:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	f040 8703 	bne.w	800beb4 <_svfprintf_r+0x12dc>
 800b0ae:	f88d 0073 	strb.w	r0, [sp, #115]	; 0x73
 800b0b2:	f89a 8000 	ldrb.w	r8, [sl]
 800b0b6:	e5f1      	b.n	800ac9c <_svfprintf_r+0xc4>
 800b0b8:	9b08      	ldr	r3, [sp, #32]
 800b0ba:	f043 0201 	orr.w	r2, r3, #1
 800b0be:	9208      	str	r2, [sp, #32]
 800b0c0:	f89a 8000 	ldrb.w	r8, [sl]
 800b0c4:	e5ea      	b.n	800ac9c <_svfprintf_r+0xc4>
 800b0c6:	4654      	mov	r4, sl
 800b0c8:	f814 8b01 	ldrb.w	r8, [r4], #1
 800b0cc:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
 800b0d0:	f001 82c9 	beq.w	800c666 <_svfprintf_r+0x1a8e>
 800b0d4:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 800b0d8:	2200      	movs	r2, #0
 800b0da:	2b09      	cmp	r3, #9
 800b0dc:	f201 8206 	bhi.w	800c4ec <_svfprintf_r+0x1914>
 800b0e0:	f814 8b01 	ldrb.w	r8, [r4], #1
 800b0e4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800b0e8:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800b0ec:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 800b0f0:	2b09      	cmp	r3, #9
 800b0f2:	46a2      	mov	sl, r4
 800b0f4:	d9f4      	bls.n	800b0e0 <_svfprintf_r+0x508>
 800b0f6:	ea42 72e2 	orr.w	r2, r2, r2, asr #31
 800b0fa:	9209      	str	r2, [sp, #36]	; 0x24
 800b0fc:	e5d0      	b.n	800aca0 <_svfprintf_r+0xc8>
 800b0fe:	bf00      	nop
 800b100:	08014d90 	.word	0x08014d90
 800b104:	08014d3c 	.word	0x08014d3c
 800b108:	08014d40 	.word	0x08014d40
 800b10c:	08014d60 	.word	0x08014d60
 800b110:	08014d4c 	.word	0x08014d4c
 800b114:	08014d80 	.word	0x08014d80
 800b118:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800b11a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800b11c:	683c      	ldr	r4, [r7, #0]
 800b11e:	2301      	movs	r3, #1
 800b120:	2000      	movs	r0, #0
 800b122:	1d0a      	adds	r2, r1, #4
 800b124:	f88d 0073 	strb.w	r0, [sp, #115]	; 0x73
 800b128:	930b      	str	r3, [sp, #44]	; 0x2c
 800b12a:	9210      	str	r2, [sp, #64]	; 0x40
 800b12c:	f88d 40a0 	strb.w	r4, [sp, #160]	; 0xa0
 800b130:	930e      	str	r3, [sp, #56]	; 0x38
 800b132:	af28      	add	r7, sp, #160	; 0xa0
 800b134:	2200      	movs	r2, #0
 800b136:	9212      	str	r2, [sp, #72]	; 0x48
 800b138:	9214      	str	r2, [sp, #80]	; 0x50
 800b13a:	e680      	b.n	800ae3e <_svfprintf_r+0x266>
 800b13c:	9a08      	ldr	r2, [sp, #32]
 800b13e:	f042 0308 	orr.w	r3, r2, #8
 800b142:	9308      	str	r3, [sp, #32]
 800b144:	f89a 8000 	ldrb.w	r8, [sl]
 800b148:	e5a8      	b.n	800ac9c <_svfprintf_r+0xc4>
 800b14a:	f88d 1073 	strb.w	r1, [sp, #115]	; 0x73
 800b14e:	f89a 8000 	ldrb.w	r8, [sl]
 800b152:	e5a3      	b.n	800ac9c <_svfprintf_r+0xc4>
 800b154:	9c08      	ldr	r4, [sp, #32]
 800b156:	06a1      	lsls	r1, r4, #26
 800b158:	f140 86b0 	bpl.w	800bebc <_svfprintf_r+0x12e4>
 800b15c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800b15e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b160:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b162:	680b      	ldr	r3, [r1, #0]
 800b164:	17d4      	asrs	r4, r2, #31
 800b166:	1d01      	adds	r1, r0, #4
 800b168:	601a      	str	r2, [r3, #0]
 800b16a:	605c      	str	r4, [r3, #4]
 800b16c:	9110      	str	r1, [sp, #64]	; 0x40
 800b16e:	e55e      	b.n	800ac2e <_svfprintf_r+0x56>
 800b170:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800b172:	2400      	movs	r4, #0
 800b174:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 800b178:	682f      	ldr	r7, [r5, #0]
 800b17a:	3504      	adds	r5, #4
 800b17c:	2f00      	cmp	r7, #0
 800b17e:	f001 80f4 	beq.w	800c36a <_svfprintf_r+0x1792>
 800b182:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b184:	2a00      	cmp	r2, #0
 800b186:	4638      	mov	r0, r7
 800b188:	f2c1 8051 	blt.w	800c22e <_svfprintf_r+0x1656>
 800b18c:	4621      	mov	r1, r4
 800b18e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b190:	f005 f882 	bl	8010298 <memchr>
 800b194:	2800      	cmp	r0, #0
 800b196:	f001 818f 	beq.w	800c4b8 <_svfprintf_r+0x18e0>
 800b19a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b19c:	9412      	str	r4, [sp, #72]	; 0x48
 800b19e:	1bc0      	subs	r0, r0, r7
 800b1a0:	4288      	cmp	r0, r1
 800b1a2:	900e      	str	r0, [sp, #56]	; 0x38
 800b1a4:	f340 87e3 	ble.w	800c16e <_svfprintf_r+0x1596>
 800b1a8:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 800b1ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b1ae:	900b      	str	r0, [sp, #44]	; 0x2c
 800b1b0:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800b1b4:	9510      	str	r5, [sp, #64]	; 0x40
 800b1b6:	910e      	str	r1, [sp, #56]	; 0x38
 800b1b8:	9414      	str	r4, [sp, #80]	; 0x50
 800b1ba:	e63c      	b.n	800ae36 <_svfprintf_r+0x25e>
 800b1bc:	9b08      	ldr	r3, [sp, #32]
 800b1be:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b1c2:	9208      	str	r2, [sp, #32]
 800b1c4:	f89a 8000 	ldrb.w	r8, [sl]
 800b1c8:	e568      	b.n	800ac9c <_svfprintf_r+0xc4>
 800b1ca:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800b1cc:	9910      	ldr	r1, [sp, #64]	; 0x40
 800b1ce:	6828      	ldr	r0, [r5, #0]
 800b1d0:	9b08      	ldr	r3, [sp, #32]
 800b1d2:	1d0f      	adds	r7, r1, #4
 800b1d4:	49aa      	ldr	r1, [pc, #680]	; (800b480 <_svfprintf_r+0x8a8>)
 800b1d6:	9710      	str	r7, [sp, #64]	; 0x40
 800b1d8:	f043 0202 	orr.w	r2, r3, #2
 800b1dc:	f04f 0878 	mov.w	r8, #120	; 0x78
 800b1e0:	4604      	mov	r4, r0
 800b1e2:	2030      	movs	r0, #48	; 0x30
 800b1e4:	f88d 8075 	strb.w	r8, [sp, #117]	; 0x75
 800b1e8:	2500      	movs	r5, #0
 800b1ea:	9208      	str	r2, [sp, #32]
 800b1ec:	f88d 0074 	strb.w	r0, [sp, #116]	; 0x74
 800b1f0:	9118      	str	r1, [sp, #96]	; 0x60
 800b1f2:	2302      	movs	r3, #2
 800b1f4:	e5db      	b.n	800adae <_svfprintf_r+0x1d6>
 800b1f6:	9b08      	ldr	r3, [sp, #32]
 800b1f8:	f043 0220 	orr.w	r2, r3, #32
 800b1fc:	9208      	str	r2, [sp, #32]
 800b1fe:	f89a 8000 	ldrb.w	r8, [sl]
 800b202:	e54b      	b.n	800ac9c <_svfprintf_r+0xc4>
 800b204:	f89a 8000 	ldrb.w	r8, [sl]
 800b208:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
 800b20c:	4653      	mov	r3, sl
 800b20e:	f000 8700 	beq.w	800c012 <_svfprintf_r+0x143a>
 800b212:	9a08      	ldr	r2, [sp, #32]
 800b214:	f042 0310 	orr.w	r3, r2, #16
 800b218:	9308      	str	r3, [sp, #32]
 800b21a:	e53f      	b.n	800ac9c <_svfprintf_r+0xc4>
 800b21c:	f1b8 0f00 	cmp.w	r8, #0
 800b220:	f43f ae92 	beq.w	800af48 <_svfprintf_r+0x370>
 800b224:	2701      	movs	r7, #1
 800b226:	2400      	movs	r4, #0
 800b228:	970b      	str	r7, [sp, #44]	; 0x2c
 800b22a:	970e      	str	r7, [sp, #56]	; 0x38
 800b22c:	f88d 80a0 	strb.w	r8, [sp, #160]	; 0xa0
 800b230:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 800b234:	af28      	add	r7, sp, #160	; 0xa0
 800b236:	e77d      	b.n	800b134 <_svfprintf_r+0x55c>
 800b238:	9a08      	ldr	r2, [sp, #32]
 800b23a:	f042 0380 	orr.w	r3, r2, #128	; 0x80
 800b23e:	9308      	str	r3, [sp, #32]
 800b240:	f89a 8000 	ldrb.w	r8, [sl]
 800b244:	e52a      	b.n	800ac9c <_svfprintf_r+0xc4>
 800b246:	4652      	mov	r2, sl
 800b248:	2300      	movs	r3, #0
 800b24a:	f1a8 0530 	sub.w	r5, r8, #48	; 0x30
 800b24e:	f812 8b01 	ldrb.w	r8, [r2], #1
 800b252:	f1a8 0430 	sub.w	r4, r8, #48	; 0x30
 800b256:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800b25a:	2c09      	cmp	r4, #9
 800b25c:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800b260:	4692      	mov	sl, r2
 800b262:	d9f2      	bls.n	800b24a <_svfprintf_r+0x672>
 800b264:	930d      	str	r3, [sp, #52]	; 0x34
 800b266:	e51b      	b.n	800aca0 <_svfprintf_r+0xc8>
 800b268:	4638      	mov	r0, r7
 800b26a:	4629      	mov	r1, r5
 800b26c:	aa25      	add	r2, sp, #148	; 0x94
 800b26e:	f006 f9c9 	bl	8011604 <__ssprint_r>
 800b272:	2800      	cmp	r0, #0
 800b274:	f47f ae6f 	bne.w	800af56 <_svfprintf_r+0x37e>
 800b278:	3e10      	subs	r6, #16
 800b27a:	2e10      	cmp	r6, #16
 800b27c:	ab32      	add	r3, sp, #200	; 0xc8
 800b27e:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800b280:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b282:	f73f ae38 	bgt.w	800aef6 <_svfprintf_r+0x31e>
 800b286:	465f      	mov	r7, fp
 800b288:	f8dd b06c 	ldr.w	fp, [sp, #108]	; 0x6c
 800b28c:	4635      	mov	r5, r6
 800b28e:	461e      	mov	r6, r3
 800b290:	1c50      	adds	r0, r2, #1
 800b292:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800b294:	194c      	adds	r4, r1, r5
 800b296:	2807      	cmp	r0, #7
 800b298:	e886 0028 	stmia.w	r6, {r3, r5}
 800b29c:	9427      	str	r4, [sp, #156]	; 0x9c
 800b29e:	9026      	str	r0, [sp, #152]	; 0x98
 800b2a0:	f300 840f 	bgt.w	800bac2 <_svfprintf_r+0xeea>
 800b2a4:	3608      	adds	r6, #8
 800b2a6:	e000      	b.n	800b2aa <_svfprintf_r+0x6d2>
 800b2a8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b2aa:	f89d 1073 	ldrb.w	r1, [sp, #115]	; 0x73
 800b2ae:	b169      	cbz	r1, 800b2cc <_svfprintf_r+0x6f4>
 800b2b0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b2b2:	1c58      	adds	r0, r3, #1
 800b2b4:	3401      	adds	r4, #1
 800b2b6:	2101      	movs	r1, #1
 800b2b8:	f10d 0273 	add.w	r2, sp, #115	; 0x73
 800b2bc:	2807      	cmp	r0, #7
 800b2be:	6032      	str	r2, [r6, #0]
 800b2c0:	6071      	str	r1, [r6, #4]
 800b2c2:	9427      	str	r4, [sp, #156]	; 0x9c
 800b2c4:	9026      	str	r0, [sp, #152]	; 0x98
 800b2c6:	f300 82fe 	bgt.w	800b8c6 <_svfprintf_r+0xcee>
 800b2ca:	3608      	adds	r6, #8
 800b2cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2ce:	b163      	cbz	r3, 800b2ea <_svfprintf_r+0x712>
 800b2d0:	9826      	ldr	r0, [sp, #152]	; 0x98
 800b2d2:	1c41      	adds	r1, r0, #1
 800b2d4:	3402      	adds	r4, #2
 800b2d6:	2302      	movs	r3, #2
 800b2d8:	aa1d      	add	r2, sp, #116	; 0x74
 800b2da:	2907      	cmp	r1, #7
 800b2dc:	6032      	str	r2, [r6, #0]
 800b2de:	6073      	str	r3, [r6, #4]
 800b2e0:	9427      	str	r4, [sp, #156]	; 0x9c
 800b2e2:	9126      	str	r1, [sp, #152]	; 0x98
 800b2e4:	f300 82fa 	bgt.w	800b8dc <_svfprintf_r+0xd04>
 800b2e8:	3608      	adds	r6, #8
 800b2ea:	f1bb 0f80 	cmp.w	fp, #128	; 0x80
 800b2ee:	f000 822d 	beq.w	800b74c <_svfprintf_r+0xb74>
 800b2f2:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800b2f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b2f6:	1aad      	subs	r5, r5, r2
 800b2f8:	2d00      	cmp	r5, #0
 800b2fa:	dd6f      	ble.n	800b3dc <_svfprintf_r+0x804>
 800b2fc:	2d10      	cmp	r5, #16
 800b2fe:	f340 85fa 	ble.w	800bef6 <_svfprintf_r+0x131e>
 800b302:	9926      	ldr	r1, [sp, #152]	; 0x98
 800b304:	485f      	ldr	r0, [pc, #380]	; (800b484 <_svfprintf_r+0x8ac>)
 800b306:	f8c6 9000 	str.w	r9, [r6]
 800b30a:	f04f 0b10 	mov.w	fp, #16
 800b30e:	1c4a      	adds	r2, r1, #1
 800b310:	f1a5 0c11 	sub.w	ip, r5, #17
 800b314:	445c      	add	r4, fp
 800b316:	2a07      	cmp	r2, #7
 800b318:	f8c6 b004 	str.w	fp, [r6, #4]
 800b31c:	9009      	str	r0, [sp, #36]	; 0x24
 800b31e:	9427      	str	r4, [sp, #156]	; 0x9c
 800b320:	9226      	str	r2, [sp, #152]	; 0x98
 800b322:	f3cc 1300 	ubfx	r3, ip, #4, #1
 800b326:	f300 82a9 	bgt.w	800b87c <_svfprintf_r+0xca4>
 800b32a:	3608      	adds	r6, #8
 800b32c:	3d10      	subs	r5, #16
 800b32e:	2d10      	cmp	r5, #16
 800b330:	dd49      	ble.n	800b3c6 <_svfprintf_r+0x7ee>
 800b332:	b163      	cbz	r3, 800b34e <_svfprintf_r+0x776>
 800b334:	3201      	adds	r2, #1
 800b336:	3410      	adds	r4, #16
 800b338:	2a07      	cmp	r2, #7
 800b33a:	e886 0a00 	stmia.w	r6, {r9, fp}
 800b33e:	9427      	str	r4, [sp, #156]	; 0x9c
 800b340:	9226      	str	r2, [sp, #152]	; 0x98
 800b342:	f300 82a9 	bgt.w	800b898 <_svfprintf_r+0xcc0>
 800b346:	3608      	adds	r6, #8
 800b348:	3d10      	subs	r5, #16
 800b34a:	2d10      	cmp	r5, #16
 800b34c:	dd3b      	ble.n	800b3c6 <_svfprintf_r+0x7ee>
 800b34e:	4631      	mov	r1, r6
 800b350:	4620      	mov	r0, r4
 800b352:	4646      	mov	r6, r8
 800b354:	463c      	mov	r4, r7
 800b356:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 800b35a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800b35c:	e00d      	b.n	800b37a <_svfprintf_r+0x7a2>
 800b35e:	3108      	adds	r1, #8
 800b360:	3201      	adds	r2, #1
 800b362:	3010      	adds	r0, #16
 800b364:	3d10      	subs	r5, #16
 800b366:	2a07      	cmp	r2, #7
 800b368:	e881 0a00 	stmia.w	r1, {r9, fp}
 800b36c:	9226      	str	r2, [sp, #152]	; 0x98
 800b36e:	9027      	str	r0, [sp, #156]	; 0x9c
 800b370:	dc17      	bgt.n	800b3a2 <_svfprintf_r+0x7ca>
 800b372:	3d10      	subs	r5, #16
 800b374:	3108      	adds	r1, #8
 800b376:	2d10      	cmp	r5, #16
 800b378:	dd21      	ble.n	800b3be <_svfprintf_r+0x7e6>
 800b37a:	3201      	adds	r2, #1
 800b37c:	3010      	adds	r0, #16
 800b37e:	2a07      	cmp	r2, #7
 800b380:	e881 0a00 	stmia.w	r1, {r9, fp}
 800b384:	9027      	str	r0, [sp, #156]	; 0x9c
 800b386:	9226      	str	r2, [sp, #152]	; 0x98
 800b388:	dde9      	ble.n	800b35e <_svfprintf_r+0x786>
 800b38a:	4638      	mov	r0, r7
 800b38c:	4641      	mov	r1, r8
 800b38e:	aa25      	add	r2, sp, #148	; 0x94
 800b390:	f006 f938 	bl	8011604 <__ssprint_r>
 800b394:	2800      	cmp	r0, #0
 800b396:	f47f adde 	bne.w	800af56 <_svfprintf_r+0x37e>
 800b39a:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800b39c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b39e:	a932      	add	r1, sp, #200	; 0xc8
 800b3a0:	e7de      	b.n	800b360 <_svfprintf_r+0x788>
 800b3a2:	4638      	mov	r0, r7
 800b3a4:	4641      	mov	r1, r8
 800b3a6:	aa25      	add	r2, sp, #148	; 0x94
 800b3a8:	f006 f92c 	bl	8011604 <__ssprint_r>
 800b3ac:	2800      	cmp	r0, #0
 800b3ae:	f47f add2 	bne.w	800af56 <_svfprintf_r+0x37e>
 800b3b2:	3d10      	subs	r5, #16
 800b3b4:	2d10      	cmp	r5, #16
 800b3b6:	a932      	add	r1, sp, #200	; 0xc8
 800b3b8:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800b3ba:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b3bc:	dcdd      	bgt.n	800b37a <_svfprintf_r+0x7a2>
 800b3be:	46b0      	mov	r8, r6
 800b3c0:	4627      	mov	r7, r4
 800b3c2:	460e      	mov	r6, r1
 800b3c4:	4604      	mov	r4, r0
 800b3c6:	1c50      	adds	r0, r2, #1
 800b3c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3ca:	1964      	adds	r4, r4, r5
 800b3cc:	2807      	cmp	r0, #7
 800b3ce:	e886 0028 	stmia.w	r6, {r3, r5}
 800b3d2:	9427      	str	r4, [sp, #156]	; 0x9c
 800b3d4:	9026      	str	r0, [sp, #152]	; 0x98
 800b3d6:	f300 826b 	bgt.w	800b8b0 <_svfprintf_r+0xcd8>
 800b3da:	3608      	adds	r6, #8
 800b3dc:	9b08      	ldr	r3, [sp, #32]
 800b3de:	05da      	lsls	r2, r3, #23
 800b3e0:	f100 8128 	bmi.w	800b634 <_svfprintf_r+0xa5c>
 800b3e4:	9826      	ldr	r0, [sp, #152]	; 0x98
 800b3e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b3e8:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b3ea:	6037      	str	r7, [r6, #0]
 800b3ec:	1c43      	adds	r3, r0, #1
 800b3ee:	18a4      	adds	r4, r4, r2
 800b3f0:	2b07      	cmp	r3, #7
 800b3f2:	6071      	str	r1, [r6, #4]
 800b3f4:	9427      	str	r4, [sp, #156]	; 0x9c
 800b3f6:	9326      	str	r3, [sp, #152]	; 0x98
 800b3f8:	f300 80b0 	bgt.w	800b55c <_svfprintf_r+0x984>
 800b3fc:	3608      	adds	r6, #8
 800b3fe:	9a08      	ldr	r2, [sp, #32]
 800b400:	0753      	lsls	r3, r2, #29
 800b402:	f140 80b9 	bpl.w	800b578 <_svfprintf_r+0x9a0>
 800b406:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800b408:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b40a:	1a2d      	subs	r5, r5, r0
 800b40c:	2d00      	cmp	r5, #0
 800b40e:	f340 80b3 	ble.w	800b578 <_svfprintf_r+0x9a0>
 800b412:	2d10      	cmp	r5, #16
 800b414:	f340 87cf 	ble.w	800c3b6 <_svfprintf_r+0x17de>
 800b418:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b41a:	f8df 806c 	ldr.w	r8, [pc, #108]	; 800b488 <_svfprintf_r+0x8b0>
 800b41e:	f644 5790 	movw	r7, #19856	; 0x4d90
 800b422:	f6c0 0701 	movt	r7, #2049	; 0x801
 800b426:	6037      	str	r7, [r6, #0]
 800b428:	1c59      	adds	r1, r3, #1
 800b42a:	2710      	movs	r7, #16
 800b42c:	f1a5 0b11 	sub.w	fp, r5, #17
 800b430:	19e4      	adds	r4, r4, r7
 800b432:	2907      	cmp	r1, #7
 800b434:	6077      	str	r7, [r6, #4]
 800b436:	f3cb 1b00 	ubfx	fp, fp, #4, #1
 800b43a:	9427      	str	r4, [sp, #156]	; 0x9c
 800b43c:	9126      	str	r1, [sp, #152]	; 0x98
 800b43e:	f300 83c6 	bgt.w	800bbce <_svfprintf_r+0xff6>
 800b442:	3608      	adds	r6, #8
 800b444:	3d10      	subs	r5, #16
 800b446:	2d10      	cmp	r5, #16
 800b448:	f340 80b6 	ble.w	800b5b8 <_svfprintf_r+0x9e0>
 800b44c:	f1bb 0f00 	cmp.w	fp, #0
 800b450:	d011      	beq.n	800b476 <_svfprintf_r+0x89e>
 800b452:	3101      	adds	r1, #1
 800b454:	f644 5090 	movw	r0, #19856	; 0x4d90
 800b458:	3410      	adds	r4, #16
 800b45a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800b45e:	2907      	cmp	r1, #7
 800b460:	e886 0081 	stmia.w	r6, {r0, r7}
 800b464:	9427      	str	r4, [sp, #156]	; 0x9c
 800b466:	9126      	str	r1, [sp, #152]	; 0x98
 800b468:	f300 83d7 	bgt.w	800bc1a <_svfprintf_r+0x1042>
 800b46c:	3608      	adds	r6, #8
 800b46e:	3d10      	subs	r5, #16
 800b470:	2d10      	cmp	r5, #16
 800b472:	f340 80a1 	ble.w	800b5b8 <_svfprintf_r+0x9e0>
 800b476:	4632      	mov	r2, r6
 800b478:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 800b47c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800b47e:	e018      	b.n	800b4b2 <_svfprintf_r+0x8da>
 800b480:	08014d60 	.word	0x08014d60
 800b484:	08014d80 	.word	0x08014d80
 800b488:	08014d90 	.word	0x08014d90
 800b48c:	3208      	adds	r2, #8
 800b48e:	1c41      	adds	r1, r0, #1
 800b490:	f644 5090 	movw	r0, #19856	; 0x4d90
 800b494:	3410      	adds	r4, #16
 800b496:	f6c0 0001 	movt	r0, #2049	; 0x801
 800b49a:	3d10      	subs	r5, #16
 800b49c:	2907      	cmp	r1, #7
 800b49e:	e882 0081 	stmia.w	r2, {r0, r7}
 800b4a2:	9126      	str	r1, [sp, #152]	; 0x98
 800b4a4:	9427      	str	r4, [sp, #156]	; 0x9c
 800b4a6:	dc77      	bgt.n	800b598 <_svfprintf_r+0x9c0>
 800b4a8:	3d10      	subs	r5, #16
 800b4aa:	3208      	adds	r2, #8
 800b4ac:	2d10      	cmp	r5, #16
 800b4ae:	f340 8082 	ble.w	800b5b6 <_svfprintf_r+0x9de>
 800b4b2:	1c48      	adds	r0, r1, #1
 800b4b4:	f644 5190 	movw	r1, #19856	; 0x4d90
 800b4b8:	3410      	adds	r4, #16
 800b4ba:	f6c0 0101 	movt	r1, #2049	; 0x801
 800b4be:	2807      	cmp	r0, #7
 800b4c0:	e882 0082 	stmia.w	r2, {r1, r7}
 800b4c4:	9427      	str	r4, [sp, #156]	; 0x9c
 800b4c6:	9026      	str	r0, [sp, #152]	; 0x98
 800b4c8:	dde0      	ble.n	800b48c <_svfprintf_r+0x8b4>
 800b4ca:	4658      	mov	r0, fp
 800b4cc:	4631      	mov	r1, r6
 800b4ce:	aa25      	add	r2, sp, #148	; 0x94
 800b4d0:	f006 f898 	bl	8011604 <__ssprint_r>
 800b4d4:	2800      	cmp	r0, #0
 800b4d6:	f47f ad3e 	bne.w	800af56 <_svfprintf_r+0x37e>
 800b4da:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b4dc:	9826      	ldr	r0, [sp, #152]	; 0x98
 800b4de:	aa32      	add	r2, sp, #200	; 0xc8
 800b4e0:	e7d5      	b.n	800b48e <_svfprintf_r+0x8b6>
 800b4e2:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800b4e4:	2d01      	cmp	r5, #1
 800b4e6:	f340 847b 	ble.w	800bde0 <_svfprintf_r+0x1208>
 800b4ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b4ec:	6037      	str	r7, [r6, #0]
 800b4ee:	1c5d      	adds	r5, r3, #1
 800b4f0:	3401      	adds	r4, #1
 800b4f2:	2101      	movs	r1, #1
 800b4f4:	2d07      	cmp	r5, #7
 800b4f6:	6071      	str	r1, [r6, #4]
 800b4f8:	9427      	str	r4, [sp, #156]	; 0x9c
 800b4fa:	9526      	str	r5, [sp, #152]	; 0x98
 800b4fc:	f300 847b 	bgt.w	800bdf6 <_svfprintf_r+0x121e>
 800b500:	3608      	adds	r6, #8
 800b502:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b504:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800b506:	3501      	adds	r5, #1
 800b508:	18e4      	adds	r4, r4, r3
 800b50a:	2d07      	cmp	r5, #7
 800b50c:	e886 0009 	stmia.w	r6, {r0, r3}
 800b510:	9427      	str	r4, [sp, #156]	; 0x9c
 800b512:	9526      	str	r5, [sp, #152]	; 0x98
 800b514:	f300 847c 	bgt.w	800be10 <_svfprintf_r+0x1238>
 800b518:	3608      	adds	r6, #8
 800b51a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800b51e:	2200      	movs	r2, #0
 800b520:	2300      	movs	r3, #0
 800b522:	f008 ff7f 	bl	8014424 <__aeabi_dcmpeq>
 800b526:	2800      	cmp	r0, #0
 800b528:	f040 82d7 	bne.w	800bada <_svfprintf_r+0xf02>
 800b52c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b52e:	3701      	adds	r7, #1
 800b530:	1e50      	subs	r0, r2, #1
 800b532:	1824      	adds	r4, r4, r0
 800b534:	3501      	adds	r5, #1
 800b536:	6037      	str	r7, [r6, #0]
 800b538:	2d07      	cmp	r5, #7
 800b53a:	6070      	str	r0, [r6, #4]
 800b53c:	9427      	str	r4, [sp, #156]	; 0x9c
 800b53e:	9526      	str	r5, [sp, #152]	; 0x98
 800b540:	f300 8186 	bgt.w	800b850 <_svfprintf_r+0xc78>
 800b544:	3608      	adds	r6, #8
 800b546:	9819      	ldr	r0, [sp, #100]	; 0x64
 800b548:	3501      	adds	r5, #1
 800b54a:	1824      	adds	r4, r4, r0
 800b54c:	ab21      	add	r3, sp, #132	; 0x84
 800b54e:	2d07      	cmp	r5, #7
 800b550:	6033      	str	r3, [r6, #0]
 800b552:	6070      	str	r0, [r6, #4]
 800b554:	9427      	str	r4, [sp, #156]	; 0x9c
 800b556:	9526      	str	r5, [sp, #152]	; 0x98
 800b558:	f77f af50 	ble.w	800b3fc <_svfprintf_r+0x824>
 800b55c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b55e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b560:	aa25      	add	r2, sp, #148	; 0x94
 800b562:	f006 f84f 	bl	8011604 <__ssprint_r>
 800b566:	2800      	cmp	r0, #0
 800b568:	f47f acf5 	bne.w	800af56 <_svfprintf_r+0x37e>
 800b56c:	9a08      	ldr	r2, [sp, #32]
 800b56e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b570:	0753      	lsls	r3, r2, #29
 800b572:	ae32      	add	r6, sp, #200	; 0xc8
 800b574:	f53f af47 	bmi.w	800b406 <_svfprintf_r+0x82e>
 800b578:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800b57a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b57c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b57e:	4291      	cmp	r1, r2
 800b580:	bfac      	ite	ge
 800b582:	1840      	addge	r0, r0, r1
 800b584:	1880      	addlt	r0, r0, r2
 800b586:	900f      	str	r0, [sp, #60]	; 0x3c
 800b588:	2c00      	cmp	r4, #0
 800b58a:	f040 816d 	bne.w	800b868 <_svfprintf_r+0xc90>
 800b58e:	2400      	movs	r4, #0
 800b590:	9426      	str	r4, [sp, #152]	; 0x98
 800b592:	ae32      	add	r6, sp, #200	; 0xc8
 800b594:	f7ff bb4b 	b.w	800ac2e <_svfprintf_r+0x56>
 800b598:	4658      	mov	r0, fp
 800b59a:	4631      	mov	r1, r6
 800b59c:	aa25      	add	r2, sp, #148	; 0x94
 800b59e:	f006 f831 	bl	8011604 <__ssprint_r>
 800b5a2:	2800      	cmp	r0, #0
 800b5a4:	f47f acd7 	bne.w	800af56 <_svfprintf_r+0x37e>
 800b5a8:	3d10      	subs	r5, #16
 800b5aa:	2d10      	cmp	r5, #16
 800b5ac:	aa32      	add	r2, sp, #200	; 0xc8
 800b5ae:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b5b0:	9926      	ldr	r1, [sp, #152]	; 0x98
 800b5b2:	f73f af7e 	bgt.w	800b4b2 <_svfprintf_r+0x8da>
 800b5b6:	4616      	mov	r6, r2
 800b5b8:	1c4b      	adds	r3, r1, #1
 800b5ba:	192c      	adds	r4, r5, r4
 800b5bc:	2b07      	cmp	r3, #7
 800b5be:	f8c6 8000 	str.w	r8, [r6]
 800b5c2:	6075      	str	r5, [r6, #4]
 800b5c4:	9427      	str	r4, [sp, #156]	; 0x9c
 800b5c6:	9326      	str	r3, [sp, #152]	; 0x98
 800b5c8:	ddd6      	ble.n	800b578 <_svfprintf_r+0x9a0>
 800b5ca:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b5cc:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b5ce:	aa25      	add	r2, sp, #148	; 0x94
 800b5d0:	f006 f818 	bl	8011604 <__ssprint_r>
 800b5d4:	2800      	cmp	r0, #0
 800b5d6:	f47f acbe 	bne.w	800af56 <_svfprintf_r+0x37e>
 800b5da:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b5dc:	e7cc      	b.n	800b578 <_svfprintf_r+0x9a0>
 800b5de:	2b01      	cmp	r3, #1
 800b5e0:	f000 81a8 	beq.w	800b934 <_svfprintf_r+0xd5c>
 800b5e4:	2b02      	cmp	r3, #2
 800b5e6:	f10d 0cc7 	add.w	ip, sp, #199	; 0xc7
 800b5ea:	f000 8187 	beq.w	800b8fc <_svfprintf_r+0xd24>
 800b5ee:	2307      	movs	r3, #7
 800b5f0:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 800b5f4:	ea04 0003 	and.w	r0, r4, r3
 800b5f8:	ea4e 7b45 	orr.w	fp, lr, r5, lsl #29
 800b5fc:	08e9      	lsrs	r1, r5, #3
 800b5fe:	3030      	adds	r0, #48	; 0x30
 800b600:	465c      	mov	r4, fp
 800b602:	460d      	mov	r5, r1
 800b604:	b2c0      	uxtb	r0, r0
 800b606:	ea54 0105 	orrs.w	r1, r4, r5
 800b60a:	4667      	mov	r7, ip
 800b60c:	f88c 0000 	strb.w	r0, [ip]
 800b610:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b614:	d1ec      	bne.n	800b5f0 <_svfprintf_r+0xa18>
 800b616:	9a08      	ldr	r2, [sp, #32]
 800b618:	07d4      	lsls	r4, r2, #31
 800b61a:	463b      	mov	r3, r7
 800b61c:	d505      	bpl.n	800b62a <_svfprintf_r+0xa52>
 800b61e:	2830      	cmp	r0, #48	; 0x30
 800b620:	d003      	beq.n	800b62a <_svfprintf_r+0xa52>
 800b622:	2430      	movs	r4, #48	; 0x30
 800b624:	4667      	mov	r7, ip
 800b626:	f803 4c01 	strb.w	r4, [r3, #-1]
 800b62a:	9c07      	ldr	r4, [sp, #28]
 800b62c:	1be2      	subs	r2, r4, r7
 800b62e:	920e      	str	r2, [sp, #56]	; 0x38
 800b630:	f7ff bbf6 	b.w	800ae20 <_svfprintf_r+0x248>
 800b634:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800b638:	f77f af53 	ble.w	800b4e2 <_svfprintf_r+0x90a>
 800b63c:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800b640:	2200      	movs	r2, #0
 800b642:	2300      	movs	r3, #0
 800b644:	f008 feee 	bl	8014424 <__aeabi_dcmpeq>
 800b648:	2800      	cmp	r0, #0
 800b64a:	f000 81ac 	beq.w	800b9a6 <_svfprintf_r+0xdce>
 800b64e:	9826      	ldr	r0, [sp, #152]	; 0x98
 800b650:	49a8      	ldr	r1, [pc, #672]	; (800b8f4 <_svfprintf_r+0xd1c>)
 800b652:	1c43      	adds	r3, r0, #1
 800b654:	3401      	adds	r4, #1
 800b656:	2201      	movs	r2, #1
 800b658:	2b07      	cmp	r3, #7
 800b65a:	6031      	str	r1, [r6, #0]
 800b65c:	6072      	str	r2, [r6, #4]
 800b65e:	9427      	str	r4, [sp, #156]	; 0x9c
 800b660:	9326      	str	r3, [sp, #152]	; 0x98
 800b662:	f300 844d 	bgt.w	800bf00 <_svfprintf_r+0x1328>
 800b666:	3608      	adds	r6, #8
 800b668:	981e      	ldr	r0, [sp, #120]	; 0x78
 800b66a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b66c:	4298      	cmp	r0, r3
 800b66e:	db03      	blt.n	800b678 <_svfprintf_r+0xaa0>
 800b670:	9908      	ldr	r1, [sp, #32]
 800b672:	07cb      	lsls	r3, r1, #31
 800b674:	f57f aec3 	bpl.w	800b3fe <_svfprintf_r+0x826>
 800b678:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b67a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800b67c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b67e:	6070      	str	r0, [r6, #4]
 800b680:	1c59      	adds	r1, r3, #1
 800b682:	1824      	adds	r4, r4, r0
 800b684:	2907      	cmp	r1, #7
 800b686:	6032      	str	r2, [r6, #0]
 800b688:	9427      	str	r4, [sp, #156]	; 0x9c
 800b68a:	9126      	str	r1, [sp, #152]	; 0x98
 800b68c:	f300 8579 	bgt.w	800c182 <_svfprintf_r+0x15aa>
 800b690:	3608      	adds	r6, #8
 800b692:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800b694:	3d01      	subs	r5, #1
 800b696:	2d00      	cmp	r5, #0
 800b698:	f77f aeb1 	ble.w	800b3fe <_svfprintf_r+0x826>
 800b69c:	2d10      	cmp	r5, #16
 800b69e:	f340 8288 	ble.w	800bbb2 <_svfprintf_r+0xfda>
 800b6a2:	9826      	ldr	r0, [sp, #152]	; 0x98
 800b6a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b6a6:	f8c6 9000 	str.w	r9, [r6]
 800b6aa:	2710      	movs	r7, #16
 800b6ac:	1c41      	adds	r1, r0, #1
 800b6ae:	f1a2 0e12 	sub.w	lr, r2, #18
 800b6b2:	19e4      	adds	r4, r4, r7
 800b6b4:	2907      	cmp	r1, #7
 800b6b6:	6077      	str	r7, [r6, #4]
 800b6b8:	f8df b23c 	ldr.w	fp, [pc, #572]	; 800b8f8 <_svfprintf_r+0xd20>
 800b6bc:	9427      	str	r4, [sp, #156]	; 0x9c
 800b6be:	9126      	str	r1, [sp, #152]	; 0x98
 800b6c0:	f3ce 1800 	ubfx	r8, lr, #4, #1
 800b6c4:	f300 8610 	bgt.w	800c2e8 <_svfprintf_r+0x1710>
 800b6c8:	3608      	adds	r6, #8
 800b6ca:	3d10      	subs	r5, #16
 800b6cc:	2d10      	cmp	r5, #16
 800b6ce:	f340 8273 	ble.w	800bbb8 <_svfprintf_r+0xfe0>
 800b6d2:	f1b8 0f00 	cmp.w	r8, #0
 800b6d6:	d00e      	beq.n	800b6f6 <_svfprintf_r+0xb1e>
 800b6d8:	3101      	adds	r1, #1
 800b6da:	3410      	adds	r4, #16
 800b6dc:	2907      	cmp	r1, #7
 800b6de:	f8c6 9000 	str.w	r9, [r6]
 800b6e2:	6077      	str	r7, [r6, #4]
 800b6e4:	9427      	str	r4, [sp, #156]	; 0x9c
 800b6e6:	9126      	str	r1, [sp, #152]	; 0x98
 800b6e8:	f300 860b 	bgt.w	800c302 <_svfprintf_r+0x172a>
 800b6ec:	3608      	adds	r6, #8
 800b6ee:	3d10      	subs	r5, #16
 800b6f0:	2d10      	cmp	r5, #16
 800b6f2:	f340 8261 	ble.w	800bbb8 <_svfprintf_r+0xfe0>
 800b6f6:	4620      	mov	r0, r4
 800b6f8:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800b6fc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b6fe:	e010      	b.n	800b722 <_svfprintf_r+0xb4a>
 800b700:	3608      	adds	r6, #8
 800b702:	1c59      	adds	r1, r3, #1
 800b704:	3010      	adds	r0, #16
 800b706:	3d10      	subs	r5, #16
 800b708:	2907      	cmp	r1, #7
 800b70a:	f8c6 9000 	str.w	r9, [r6]
 800b70e:	6077      	str	r7, [r6, #4]
 800b710:	9126      	str	r1, [sp, #152]	; 0x98
 800b712:	9027      	str	r0, [sp, #156]	; 0x9c
 800b714:	f300 811f 	bgt.w	800b956 <_svfprintf_r+0xd7e>
 800b718:	3608      	adds	r6, #8
 800b71a:	3d10      	subs	r5, #16
 800b71c:	2d10      	cmp	r5, #16
 800b71e:	f340 83e8 	ble.w	800bef2 <_svfprintf_r+0x131a>
 800b722:	1c4b      	adds	r3, r1, #1
 800b724:	3010      	adds	r0, #16
 800b726:	2b07      	cmp	r3, #7
 800b728:	f8c6 9000 	str.w	r9, [r6]
 800b72c:	6077      	str	r7, [r6, #4]
 800b72e:	9027      	str	r0, [sp, #156]	; 0x9c
 800b730:	9326      	str	r3, [sp, #152]	; 0x98
 800b732:	dde5      	ble.n	800b700 <_svfprintf_r+0xb28>
 800b734:	4640      	mov	r0, r8
 800b736:	4621      	mov	r1, r4
 800b738:	aa25      	add	r2, sp, #148	; 0x94
 800b73a:	f005 ff63 	bl	8011604 <__ssprint_r>
 800b73e:	2800      	cmp	r0, #0
 800b740:	f47f ac09 	bne.w	800af56 <_svfprintf_r+0x37e>
 800b744:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800b746:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b748:	ae32      	add	r6, sp, #200	; 0xc8
 800b74a:	e7da      	b.n	800b702 <_svfprintf_r+0xb2a>
 800b74c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800b74e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b750:	1a2d      	subs	r5, r5, r0
 800b752:	2d00      	cmp	r5, #0
 800b754:	f77f adcd 	ble.w	800b2f2 <_svfprintf_r+0x71a>
 800b758:	2d10      	cmp	r5, #16
 800b75a:	f340 86a8 	ble.w	800c4ae <_svfprintf_r+0x18d6>
 800b75e:	9826      	ldr	r0, [sp, #152]	; 0x98
 800b760:	4a65      	ldr	r2, [pc, #404]	; (800b8f8 <_svfprintf_r+0xd20>)
 800b762:	f8c6 9000 	str.w	r9, [r6]
 800b766:	f04f 0b10 	mov.w	fp, #16
 800b76a:	3001      	adds	r0, #1
 800b76c:	f1a5 0311 	sub.w	r3, r5, #17
 800b770:	445c      	add	r4, fp
 800b772:	2807      	cmp	r0, #7
 800b774:	f8c6 b004 	str.w	fp, [r6, #4]
 800b778:	9209      	str	r2, [sp, #36]	; 0x24
 800b77a:	9427      	str	r4, [sp, #156]	; 0x9c
 800b77c:	9026      	str	r0, [sp, #152]	; 0x98
 800b77e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800b782:	f300 8313 	bgt.w	800bdac <_svfprintf_r+0x11d4>
 800b786:	3608      	adds	r6, #8
 800b788:	3d10      	subs	r5, #16
 800b78a:	2d10      	cmp	r5, #16
 800b78c:	dd48      	ble.n	800b820 <_svfprintf_r+0xc48>
 800b78e:	b163      	cbz	r3, 800b7aa <_svfprintf_r+0xbd2>
 800b790:	3001      	adds	r0, #1
 800b792:	3410      	adds	r4, #16
 800b794:	2807      	cmp	r0, #7
 800b796:	e886 0a00 	stmia.w	r6, {r9, fp}
 800b79a:	9427      	str	r4, [sp, #156]	; 0x9c
 800b79c:	9026      	str	r0, [sp, #152]	; 0x98
 800b79e:	f300 8313 	bgt.w	800bdc8 <_svfprintf_r+0x11f0>
 800b7a2:	3608      	adds	r6, #8
 800b7a4:	3d10      	subs	r5, #16
 800b7a6:	2d10      	cmp	r5, #16
 800b7a8:	dd3a      	ble.n	800b820 <_svfprintf_r+0xc48>
 800b7aa:	4621      	mov	r1, r4
 800b7ac:	4632      	mov	r2, r6
 800b7ae:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800b7b0:	462e      	mov	r6, r5
 800b7b2:	4603      	mov	r3, r0
 800b7b4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b7b6:	e00d      	b.n	800b7d4 <_svfprintf_r+0xbfc>
 800b7b8:	3208      	adds	r2, #8
 800b7ba:	1c43      	adds	r3, r0, #1
 800b7bc:	3110      	adds	r1, #16
 800b7be:	3e10      	subs	r6, #16
 800b7c0:	2b07      	cmp	r3, #7
 800b7c2:	e882 0a00 	stmia.w	r2, {r9, fp}
 800b7c6:	9326      	str	r3, [sp, #152]	; 0x98
 800b7c8:	9127      	str	r1, [sp, #156]	; 0x9c
 800b7ca:	dc17      	bgt.n	800b7fc <_svfprintf_r+0xc24>
 800b7cc:	3e10      	subs	r6, #16
 800b7ce:	3208      	adds	r2, #8
 800b7d0:	2e10      	cmp	r6, #16
 800b7d2:	dd21      	ble.n	800b818 <_svfprintf_r+0xc40>
 800b7d4:	1c58      	adds	r0, r3, #1
 800b7d6:	3110      	adds	r1, #16
 800b7d8:	2807      	cmp	r0, #7
 800b7da:	e882 0a00 	stmia.w	r2, {r9, fp}
 800b7de:	9127      	str	r1, [sp, #156]	; 0x9c
 800b7e0:	9026      	str	r0, [sp, #152]	; 0x98
 800b7e2:	dde9      	ble.n	800b7b8 <_svfprintf_r+0xbe0>
 800b7e4:	4620      	mov	r0, r4
 800b7e6:	4629      	mov	r1, r5
 800b7e8:	aa25      	add	r2, sp, #148	; 0x94
 800b7ea:	f005 ff0b 	bl	8011604 <__ssprint_r>
 800b7ee:	2800      	cmp	r0, #0
 800b7f0:	f47f abb1 	bne.w	800af56 <_svfprintf_r+0x37e>
 800b7f4:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800b7f6:	9826      	ldr	r0, [sp, #152]	; 0x98
 800b7f8:	aa32      	add	r2, sp, #200	; 0xc8
 800b7fa:	e7de      	b.n	800b7ba <_svfprintf_r+0xbe2>
 800b7fc:	4620      	mov	r0, r4
 800b7fe:	4629      	mov	r1, r5
 800b800:	aa25      	add	r2, sp, #148	; 0x94
 800b802:	f005 feff 	bl	8011604 <__ssprint_r>
 800b806:	2800      	cmp	r0, #0
 800b808:	f47f aba5 	bne.w	800af56 <_svfprintf_r+0x37e>
 800b80c:	3e10      	subs	r6, #16
 800b80e:	2e10      	cmp	r6, #16
 800b810:	aa32      	add	r2, sp, #200	; 0xc8
 800b812:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800b814:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b816:	dcdd      	bgt.n	800b7d4 <_svfprintf_r+0xbfc>
 800b818:	4635      	mov	r5, r6
 800b81a:	460c      	mov	r4, r1
 800b81c:	4616      	mov	r6, r2
 800b81e:	4618      	mov	r0, r3
 800b820:	1c41      	adds	r1, r0, #1
 800b822:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b824:	1964      	adds	r4, r4, r5
 800b826:	2907      	cmp	r1, #7
 800b828:	e886 0028 	stmia.w	r6, {r3, r5}
 800b82c:	9427      	str	r4, [sp, #156]	; 0x9c
 800b82e:	9126      	str	r1, [sp, #152]	; 0x98
 800b830:	f300 8300 	bgt.w	800be34 <_svfprintf_r+0x125c>
 800b834:	3608      	adds	r6, #8
 800b836:	e55c      	b.n	800b2f2 <_svfprintf_r+0x71a>
 800b838:	4a2f      	ldr	r2, [pc, #188]	; (800b8f8 <_svfprintf_r+0xd20>)
 800b83a:	9209      	str	r2, [sp, #36]	; 0x24
 800b83c:	3501      	adds	r5, #1
 800b83e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b840:	19e4      	adds	r4, r4, r7
 800b842:	2d07      	cmp	r5, #7
 800b844:	e886 0088 	stmia.w	r6, {r3, r7}
 800b848:	9427      	str	r4, [sp, #156]	; 0x9c
 800b84a:	9526      	str	r5, [sp, #152]	; 0x98
 800b84c:	f77f ae7a 	ble.w	800b544 <_svfprintf_r+0x96c>
 800b850:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b852:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b854:	aa25      	add	r2, sp, #148	; 0x94
 800b856:	f005 fed5 	bl	8011604 <__ssprint_r>
 800b85a:	2800      	cmp	r0, #0
 800b85c:	f47f ab7b 	bne.w	800af56 <_svfprintf_r+0x37e>
 800b860:	ae32      	add	r6, sp, #200	; 0xc8
 800b862:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b864:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800b866:	e66e      	b.n	800b546 <_svfprintf_r+0x96e>
 800b868:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b86a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b86c:	aa25      	add	r2, sp, #148	; 0x94
 800b86e:	f005 fec9 	bl	8011604 <__ssprint_r>
 800b872:	2800      	cmp	r0, #0
 800b874:	f43f ae8b 	beq.w	800b58e <_svfprintf_r+0x9b6>
 800b878:	f7ff bb6d 	b.w	800af56 <_svfprintf_r+0x37e>
 800b87c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b87e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b880:	9306      	str	r3, [sp, #24]
 800b882:	aa25      	add	r2, sp, #148	; 0x94
 800b884:	f005 febe 	bl	8011604 <__ssprint_r>
 800b888:	9b06      	ldr	r3, [sp, #24]
 800b88a:	2800      	cmp	r0, #0
 800b88c:	f47f ab63 	bne.w	800af56 <_svfprintf_r+0x37e>
 800b890:	ae32      	add	r6, sp, #200	; 0xc8
 800b892:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b894:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b896:	e549      	b.n	800b32c <_svfprintf_r+0x754>
 800b898:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b89a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b89c:	aa25      	add	r2, sp, #148	; 0x94
 800b89e:	f005 feb1 	bl	8011604 <__ssprint_r>
 800b8a2:	2800      	cmp	r0, #0
 800b8a4:	f47f ab57 	bne.w	800af56 <_svfprintf_r+0x37e>
 800b8a8:	ae32      	add	r6, sp, #200	; 0xc8
 800b8aa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b8ac:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b8ae:	e54b      	b.n	800b348 <_svfprintf_r+0x770>
 800b8b0:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b8b2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b8b4:	aa25      	add	r2, sp, #148	; 0x94
 800b8b6:	f005 fea5 	bl	8011604 <__ssprint_r>
 800b8ba:	2800      	cmp	r0, #0
 800b8bc:	f47f ab4b 	bne.w	800af56 <_svfprintf_r+0x37e>
 800b8c0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b8c2:	ae32      	add	r6, sp, #200	; 0xc8
 800b8c4:	e58a      	b.n	800b3dc <_svfprintf_r+0x804>
 800b8c6:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b8c8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b8ca:	aa25      	add	r2, sp, #148	; 0x94
 800b8cc:	f005 fe9a 	bl	8011604 <__ssprint_r>
 800b8d0:	2800      	cmp	r0, #0
 800b8d2:	f47f ab40 	bne.w	800af56 <_svfprintf_r+0x37e>
 800b8d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b8d8:	ae32      	add	r6, sp, #200	; 0xc8
 800b8da:	e4f7      	b.n	800b2cc <_svfprintf_r+0x6f4>
 800b8dc:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b8de:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b8e0:	aa25      	add	r2, sp, #148	; 0x94
 800b8e2:	f005 fe8f 	bl	8011604 <__ssprint_r>
 800b8e6:	2800      	cmp	r0, #0
 800b8e8:	f47f ab35 	bne.w	800af56 <_svfprintf_r+0x37e>
 800b8ec:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b8ee:	ae32      	add	r6, sp, #200	; 0xc8
 800b8f0:	e4fb      	b.n	800b2ea <_svfprintf_r+0x712>
 800b8f2:	bf00      	nop
 800b8f4:	08014d7c 	.word	0x08014d7c
 800b8f8:	08014d80 	.word	0x08014d80
 800b8fc:	f8dd e060 	ldr.w	lr, [sp, #96]	; 0x60
 800b900:	960b      	str	r6, [sp, #44]	; 0x2c
 800b902:	210f      	movs	r1, #15
 800b904:	ea04 0601 	and.w	r6, r4, r1
 800b908:	eb0e 0006 	add.w	r0, lr, r6
 800b90c:	0927      	lsrs	r7, r4, #4
 800b90e:	092a      	lsrs	r2, r5, #4
 800b910:	ea47 7405 	orr.w	r4, r7, r5, lsl #28
 800b914:	7803      	ldrb	r3, [r0, #0]
 800b916:	4615      	mov	r5, r2
 800b918:	ea54 0205 	orrs.w	r2, r4, r5
 800b91c:	4667      	mov	r7, ip
 800b91e:	f88c 3000 	strb.w	r3, [ip]
 800b922:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b926:	d1ed      	bne.n	800b904 <_svfprintf_r+0xd2c>
 800b928:	9907      	ldr	r1, [sp, #28]
 800b92a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800b92c:	1bc8      	subs	r0, r1, r7
 800b92e:	900e      	str	r0, [sp, #56]	; 0x38
 800b930:	f7ff ba76 	b.w	800ae20 <_svfprintf_r+0x248>
 800b934:	2d00      	cmp	r5, #0
 800b936:	bf08      	it	eq
 800b938:	2c0a      	cmpeq	r4, #10
 800b93a:	f080 8154 	bcs.w	800bbe6 <_svfprintf_r+0x100e>
 800b93e:	af42      	add	r7, sp, #264	; 0x108
 800b940:	3430      	adds	r4, #48	; 0x30
 800b942:	f807 4d41 	strb.w	r4, [r7, #-65]!
 800b946:	9b07      	ldr	r3, [sp, #28]
 800b948:	1bd9      	subs	r1, r3, r7
 800b94a:	910e      	str	r1, [sp, #56]	; 0x38
 800b94c:	f7ff ba68 	b.w	800ae20 <_svfprintf_r+0x248>
 800b950:	2302      	movs	r3, #2
 800b952:	f7ff ba2c 	b.w	800adae <_svfprintf_r+0x1d6>
 800b956:	4640      	mov	r0, r8
 800b958:	4621      	mov	r1, r4
 800b95a:	aa25      	add	r2, sp, #148	; 0x94
 800b95c:	f005 fe52 	bl	8011604 <__ssprint_r>
 800b960:	2800      	cmp	r0, #0
 800b962:	f47f aaf8 	bne.w	800af56 <_svfprintf_r+0x37e>
 800b966:	ae32      	add	r6, sp, #200	; 0xc8
 800b968:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800b96a:	9926      	ldr	r1, [sp, #152]	; 0x98
 800b96c:	e6d5      	b.n	800b71a <_svfprintf_r+0xb42>
 800b96e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b970:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b972:	9306      	str	r3, [sp, #24]
 800b974:	aa25      	add	r2, sp, #148	; 0x94
 800b976:	f005 fe45 	bl	8011604 <__ssprint_r>
 800b97a:	9b06      	ldr	r3, [sp, #24]
 800b97c:	2800      	cmp	r0, #0
 800b97e:	f47f aaea 	bne.w	800af56 <_svfprintf_r+0x37e>
 800b982:	ae32      	add	r6, sp, #200	; 0xc8
 800b984:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800b986:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b988:	f7ff ba82 	b.w	800ae90 <_svfprintf_r+0x2b8>
 800b98c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b98e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b990:	aa25      	add	r2, sp, #148	; 0x94
 800b992:	f005 fe37 	bl	8011604 <__ssprint_r>
 800b996:	2800      	cmp	r0, #0
 800b998:	f47f aadd 	bne.w	800af56 <_svfprintf_r+0x37e>
 800b99c:	ae32      	add	r6, sp, #200	; 0xc8
 800b99e:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800b9a0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b9a2:	f7ff ba88 	b.w	800aeb6 <_svfprintf_r+0x2de>
 800b9a6:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 800b9a8:	2d00      	cmp	r5, #0
 800b9aa:	f340 82b5 	ble.w	800bf18 <_svfprintf_r+0x1340>
 800b9ae:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800b9b0:	9914      	ldr	r1, [sp, #80]	; 0x50
 800b9b2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b9b4:	428d      	cmp	r5, r1
 800b9b6:	bfa8      	it	ge
 800b9b8:	460d      	movge	r5, r1
 800b9ba:	18b8      	adds	r0, r7, r2
 800b9bc:	2d00      	cmp	r5, #0
 800b9be:	9009      	str	r0, [sp, #36]	; 0x24
 800b9c0:	dd0a      	ble.n	800b9d8 <_svfprintf_r+0xe00>
 800b9c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b9c4:	6037      	str	r7, [r6, #0]
 800b9c6:	1c59      	adds	r1, r3, #1
 800b9c8:	1964      	adds	r4, r4, r5
 800b9ca:	2907      	cmp	r1, #7
 800b9cc:	6075      	str	r5, [r6, #4]
 800b9ce:	9427      	str	r4, [sp, #156]	; 0x9c
 800b9d0:	9126      	str	r1, [sp, #152]	; 0x98
 800b9d2:	f300 847d 	bgt.w	800c2d0 <_svfprintf_r+0x16f8>
 800b9d6:	3608      	adds	r6, #8
 800b9d8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b9da:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800b9de:	1b55      	subs	r5, r2, r5
 800b9e0:	2d00      	cmp	r5, #0
 800b9e2:	f340 814f 	ble.w	800bc84 <_svfprintf_r+0x10ac>
 800b9e6:	2d10      	cmp	r5, #16
 800b9e8:	f340 8274 	ble.w	800bed4 <_svfprintf_r+0x12fc>
 800b9ec:	9926      	ldr	r1, [sp, #152]	; 0x98
 800b9ee:	4b9f      	ldr	r3, [pc, #636]	; (800bc6c <_svfprintf_r+0x1094>)
 800b9f0:	f8c6 9000 	str.w	r9, [r6]
 800b9f4:	f04f 0810 	mov.w	r8, #16
 800b9f8:	3101      	adds	r1, #1
 800b9fa:	f1a5 0e11 	sub.w	lr, r5, #17
 800b9fe:	4444      	add	r4, r8
 800ba00:	2907      	cmp	r1, #7
 800ba02:	f8c6 8004 	str.w	r8, [r6, #4]
 800ba06:	930e      	str	r3, [sp, #56]	; 0x38
 800ba08:	9427      	str	r4, [sp, #156]	; 0x9c
 800ba0a:	9126      	str	r1, [sp, #152]	; 0x98
 800ba0c:	f3ce 1b00 	ubfx	fp, lr, #4, #1
 800ba10:	f300 8451 	bgt.w	800c2b6 <_svfprintf_r+0x16de>
 800ba14:	3608      	adds	r6, #8
 800ba16:	3d10      	subs	r5, #16
 800ba18:	2d10      	cmp	r5, #16
 800ba1a:	f340 825e 	ble.w	800beda <_svfprintf_r+0x1302>
 800ba1e:	f1bb 0f00 	cmp.w	fp, #0
 800ba22:	d00f      	beq.n	800ba44 <_svfprintf_r+0xe6c>
 800ba24:	3101      	adds	r1, #1
 800ba26:	3410      	adds	r4, #16
 800ba28:	2907      	cmp	r1, #7
 800ba2a:	f8c6 9000 	str.w	r9, [r6]
 800ba2e:	f8c6 8004 	str.w	r8, [r6, #4]
 800ba32:	9427      	str	r4, [sp, #156]	; 0x9c
 800ba34:	9126      	str	r1, [sp, #152]	; 0x98
 800ba36:	f300 8471 	bgt.w	800c31c <_svfprintf_r+0x1744>
 800ba3a:	3608      	adds	r6, #8
 800ba3c:	3d10      	subs	r5, #16
 800ba3e:	2d10      	cmp	r5, #16
 800ba40:	f340 824b 	ble.w	800beda <_svfprintf_r+0x1302>
 800ba44:	4620      	mov	r0, r4
 800ba46:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 800ba4a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800ba4c:	e012      	b.n	800ba74 <_svfprintf_r+0xe9c>
 800ba4e:	f106 0208 	add.w	r2, r6, #8
 800ba52:	1c59      	adds	r1, r3, #1
 800ba54:	3010      	adds	r0, #16
 800ba56:	3d10      	subs	r5, #16
 800ba58:	2907      	cmp	r1, #7
 800ba5a:	f8c2 9000 	str.w	r9, [r2]
 800ba5e:	f8c2 8004 	str.w	r8, [r2, #4]
 800ba62:	9126      	str	r1, [sp, #152]	; 0x98
 800ba64:	9027      	str	r0, [sp, #156]	; 0x9c
 800ba66:	dc1b      	bgt.n	800baa0 <_svfprintf_r+0xec8>
 800ba68:	f102 0608 	add.w	r6, r2, #8
 800ba6c:	3d10      	subs	r5, #16
 800ba6e:	2d10      	cmp	r5, #16
 800ba70:	f340 8407 	ble.w	800c282 <_svfprintf_r+0x16aa>
 800ba74:	1c4b      	adds	r3, r1, #1
 800ba76:	3010      	adds	r0, #16
 800ba78:	2b07      	cmp	r3, #7
 800ba7a:	f8c6 9000 	str.w	r9, [r6]
 800ba7e:	f8c6 8004 	str.w	r8, [r6, #4]
 800ba82:	9027      	str	r0, [sp, #156]	; 0x9c
 800ba84:	9326      	str	r3, [sp, #152]	; 0x98
 800ba86:	dde2      	ble.n	800ba4e <_svfprintf_r+0xe76>
 800ba88:	4658      	mov	r0, fp
 800ba8a:	4621      	mov	r1, r4
 800ba8c:	aa25      	add	r2, sp, #148	; 0x94
 800ba8e:	f005 fdb9 	bl	8011604 <__ssprint_r>
 800ba92:	2800      	cmp	r0, #0
 800ba94:	f47f aa5f 	bne.w	800af56 <_svfprintf_r+0x37e>
 800ba98:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800ba9a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ba9c:	aa32      	add	r2, sp, #200	; 0xc8
 800ba9e:	e7d8      	b.n	800ba52 <_svfprintf_r+0xe7a>
 800baa0:	4658      	mov	r0, fp
 800baa2:	4621      	mov	r1, r4
 800baa4:	aa25      	add	r2, sp, #148	; 0x94
 800baa6:	f005 fdad 	bl	8011604 <__ssprint_r>
 800baaa:	2800      	cmp	r0, #0
 800baac:	f47f aa53 	bne.w	800af56 <_svfprintf_r+0x37e>
 800bab0:	ae32      	add	r6, sp, #200	; 0xc8
 800bab2:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800bab4:	9926      	ldr	r1, [sp, #152]	; 0x98
 800bab6:	e7d9      	b.n	800ba6c <_svfprintf_r+0xe94>
 800bab8:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800baba:	af32      	add	r7, sp, #200	; 0xc8
 800babc:	940e      	str	r4, [sp, #56]	; 0x38
 800babe:	f7ff b9af 	b.w	800ae20 <_svfprintf_r+0x248>
 800bac2:	980c      	ldr	r0, [sp, #48]	; 0x30
 800bac4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bac6:	aa25      	add	r2, sp, #148	; 0x94
 800bac8:	f005 fd9c 	bl	8011604 <__ssprint_r>
 800bacc:	2800      	cmp	r0, #0
 800bace:	f47f aa42 	bne.w	800af56 <_svfprintf_r+0x37e>
 800bad2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800bad4:	ae32      	add	r6, sp, #200	; 0xc8
 800bad6:	f7ff bbe8 	b.w	800b2aa <_svfprintf_r+0x6d2>
 800bada:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800badc:	3f01      	subs	r7, #1
 800bade:	2f00      	cmp	r7, #0
 800bae0:	f77f ad31 	ble.w	800b546 <_svfprintf_r+0x96e>
 800bae4:	2f10      	cmp	r7, #16
 800bae6:	f77f aea7 	ble.w	800b838 <_svfprintf_r+0xc60>
 800baea:	9811      	ldr	r0, [sp, #68]	; 0x44
 800baec:	4b5f      	ldr	r3, [pc, #380]	; (800bc6c <_svfprintf_r+0x1094>)
 800baee:	f8c6 9000 	str.w	r9, [r6]
 800baf2:	f04f 0810 	mov.w	r8, #16
 800baf6:	3501      	adds	r5, #1
 800baf8:	f1a0 0b12 	sub.w	fp, r0, #18
 800bafc:	4444      	add	r4, r8
 800bafe:	2d07      	cmp	r5, #7
 800bb00:	f8c6 8004 	str.w	r8, [r6, #4]
 800bb04:	9309      	str	r3, [sp, #36]	; 0x24
 800bb06:	9427      	str	r4, [sp, #156]	; 0x9c
 800bb08:	9526      	str	r5, [sp, #152]	; 0x98
 800bb0a:	f3cb 1b00 	ubfx	fp, fp, #4, #1
 800bb0e:	f300 83ba 	bgt.w	800c286 <_svfprintf_r+0x16ae>
 800bb12:	3608      	adds	r6, #8
 800bb14:	3f10      	subs	r7, #16
 800bb16:	2f10      	cmp	r7, #16
 800bb18:	f77f ae90 	ble.w	800b83c <_svfprintf_r+0xc64>
 800bb1c:	f1bb 0f00 	cmp.w	fp, #0
 800bb20:	d00f      	beq.n	800bb42 <_svfprintf_r+0xf6a>
 800bb22:	3501      	adds	r5, #1
 800bb24:	3410      	adds	r4, #16
 800bb26:	2d07      	cmp	r5, #7
 800bb28:	f8c6 9000 	str.w	r9, [r6]
 800bb2c:	f8c6 8004 	str.w	r8, [r6, #4]
 800bb30:	9427      	str	r4, [sp, #156]	; 0x9c
 800bb32:	9526      	str	r5, [sp, #152]	; 0x98
 800bb34:	f300 83b3 	bgt.w	800c29e <_svfprintf_r+0x16c6>
 800bb38:	3608      	adds	r6, #8
 800bb3a:	3f10      	subs	r7, #16
 800bb3c:	2f10      	cmp	r7, #16
 800bb3e:	f77f ae7d 	ble.w	800b83c <_svfprintf_r+0xc64>
 800bb42:	4621      	mov	r1, r4
 800bb44:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 800bb48:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800bb4a:	e010      	b.n	800bb6e <_svfprintf_r+0xf96>
 800bb4c:	3608      	adds	r6, #8
 800bb4e:	3501      	adds	r5, #1
 800bb50:	3110      	adds	r1, #16
 800bb52:	3f10      	subs	r7, #16
 800bb54:	2d07      	cmp	r5, #7
 800bb56:	f8c6 9000 	str.w	r9, [r6]
 800bb5a:	f8c6 8004 	str.w	r8, [r6, #4]
 800bb5e:	9127      	str	r1, [sp, #156]	; 0x9c
 800bb60:	9526      	str	r5, [sp, #152]	; 0x98
 800bb62:	dc1a      	bgt.n	800bb9a <_svfprintf_r+0xfc2>
 800bb64:	3608      	adds	r6, #8
 800bb66:	3f10      	subs	r7, #16
 800bb68:	2f10      	cmp	r7, #16
 800bb6a:	f340 835d 	ble.w	800c228 <_svfprintf_r+0x1650>
 800bb6e:	3501      	adds	r5, #1
 800bb70:	3110      	adds	r1, #16
 800bb72:	2d07      	cmp	r5, #7
 800bb74:	f8c6 9000 	str.w	r9, [r6]
 800bb78:	f8c6 8004 	str.w	r8, [r6, #4]
 800bb7c:	9127      	str	r1, [sp, #156]	; 0x9c
 800bb7e:	9526      	str	r5, [sp, #152]	; 0x98
 800bb80:	dde4      	ble.n	800bb4c <_svfprintf_r+0xf74>
 800bb82:	4658      	mov	r0, fp
 800bb84:	4621      	mov	r1, r4
 800bb86:	aa25      	add	r2, sp, #148	; 0x94
 800bb88:	f005 fd3c 	bl	8011604 <__ssprint_r>
 800bb8c:	2800      	cmp	r0, #0
 800bb8e:	f47f a9e2 	bne.w	800af56 <_svfprintf_r+0x37e>
 800bb92:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800bb94:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800bb96:	ae32      	add	r6, sp, #200	; 0xc8
 800bb98:	e7d9      	b.n	800bb4e <_svfprintf_r+0xf76>
 800bb9a:	4658      	mov	r0, fp
 800bb9c:	4621      	mov	r1, r4
 800bb9e:	aa25      	add	r2, sp, #148	; 0x94
 800bba0:	f005 fd30 	bl	8011604 <__ssprint_r>
 800bba4:	2800      	cmp	r0, #0
 800bba6:	f47f a9d6 	bne.w	800af56 <_svfprintf_r+0x37e>
 800bbaa:	ae32      	add	r6, sp, #200	; 0xc8
 800bbac:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800bbae:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800bbb0:	e7d9      	b.n	800bb66 <_svfprintf_r+0xf8e>
 800bbb2:	9926      	ldr	r1, [sp, #152]	; 0x98
 800bbb4:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 800bc6c <_svfprintf_r+0x1094>
 800bbb8:	3101      	adds	r1, #1
 800bbba:	1964      	adds	r4, r4, r5
 800bbbc:	2907      	cmp	r1, #7
 800bbbe:	f8c6 b000 	str.w	fp, [r6]
 800bbc2:	6075      	str	r5, [r6, #4]
 800bbc4:	9427      	str	r4, [sp, #156]	; 0x9c
 800bbc6:	9126      	str	r1, [sp, #152]	; 0x98
 800bbc8:	f77f ac18 	ble.w	800b3fc <_svfprintf_r+0x824>
 800bbcc:	e4c6      	b.n	800b55c <_svfprintf_r+0x984>
 800bbce:	980c      	ldr	r0, [sp, #48]	; 0x30
 800bbd0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bbd2:	aa25      	add	r2, sp, #148	; 0x94
 800bbd4:	f005 fd16 	bl	8011604 <__ssprint_r>
 800bbd8:	2800      	cmp	r0, #0
 800bbda:	f47f a9bc 	bne.w	800af56 <_svfprintf_r+0x37e>
 800bbde:	ae32      	add	r6, sp, #200	; 0xc8
 800bbe0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800bbe2:	9926      	ldr	r1, [sp, #152]	; 0x98
 800bbe4:	e42e      	b.n	800b444 <_svfprintf_r+0x86c>
 800bbe6:	f10d 0bc7 	add.w	fp, sp, #199	; 0xc7
 800bbea:	4620      	mov	r0, r4
 800bbec:	4629      	mov	r1, r5
 800bbee:	220a      	movs	r2, #10
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	f008 fc49 	bl	8014488 <__aeabi_uldivmod>
 800bbf6:	3230      	adds	r2, #48	; 0x30
 800bbf8:	f88b 2000 	strb.w	r2, [fp]
 800bbfc:	4620      	mov	r0, r4
 800bbfe:	4629      	mov	r1, r5
 800bc00:	220a      	movs	r2, #10
 800bc02:	2300      	movs	r3, #0
 800bc04:	f008 fc40 	bl	8014488 <__aeabi_uldivmod>
 800bc08:	4604      	mov	r4, r0
 800bc0a:	460d      	mov	r5, r1
 800bc0c:	ea54 0005 	orrs.w	r0, r4, r5
 800bc10:	465f      	mov	r7, fp
 800bc12:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bc16:	d1e8      	bne.n	800bbea <_svfprintf_r+0x1012>
 800bc18:	e507      	b.n	800b62a <_svfprintf_r+0xa52>
 800bc1a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800bc1c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bc1e:	aa25      	add	r2, sp, #148	; 0x94
 800bc20:	f005 fcf0 	bl	8011604 <__ssprint_r>
 800bc24:	2800      	cmp	r0, #0
 800bc26:	f47f a996 	bne.w	800af56 <_svfprintf_r+0x37e>
 800bc2a:	ae32      	add	r6, sp, #200	; 0xc8
 800bc2c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800bc2e:	9926      	ldr	r1, [sp, #152]	; 0x98
 800bc30:	e41d      	b.n	800b46e <_svfprintf_r+0x896>
 800bc32:	9910      	ldr	r1, [sp, #64]	; 0x40
 800bc34:	680c      	ldr	r4, [r1, #0]
 800bc36:	17e5      	asrs	r5, r4, #31
 800bc38:	4622      	mov	r2, r4
 800bc3a:	462b      	mov	r3, r5
 800bc3c:	1d0f      	adds	r7, r1, #4
 800bc3e:	2a00      	cmp	r2, #0
 800bc40:	f173 0000 	sbcs.w	r0, r3, #0
 800bc44:	9710      	str	r7, [sp, #64]	; 0x40
 800bc46:	f6bf a8cd 	bge.w	800ade4 <_svfprintf_r+0x20c>
 800bc4a:	222d      	movs	r2, #45	; 0x2d
 800bc4c:	4264      	negs	r4, r4
 800bc4e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800bc52:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 800bc56:	2301      	movs	r3, #1
 800bc58:	f7ff b8c5 	b.w	800ade6 <_svfprintf_r+0x20e>
 800bc5c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bc5e:	6815      	ldr	r5, [r2, #0]
 800bc60:	1d17      	adds	r7, r2, #4
 800bc62:	462c      	mov	r4, r5
 800bc64:	9710      	str	r7, [sp, #64]	; 0x40
 800bc66:	2500      	movs	r5, #0
 800bc68:	f7ff b9ec 	b.w	800b044 <_svfprintf_r+0x46c>
 800bc6c:	08014d80 	.word	0x08014d80
 800bc70:	980c      	ldr	r0, [sp, #48]	; 0x30
 800bc72:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bc74:	aa25      	add	r2, sp, #148	; 0x94
 800bc76:	f005 fcc5 	bl	8011604 <__ssprint_r>
 800bc7a:	2800      	cmp	r0, #0
 800bc7c:	f47f a96b 	bne.w	800af56 <_svfprintf_r+0x37e>
 800bc80:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800bc82:	ae32      	add	r6, sp, #200	; 0xc8
 800bc84:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800bc86:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800bc88:	9814      	ldr	r0, [sp, #80]	; 0x50
 800bc8a:	4293      	cmp	r3, r2
 800bc8c:	4407      	add	r7, r0
 800bc8e:	db72      	blt.n	800bd76 <_svfprintf_r+0x119e>
 800bc90:	9908      	ldr	r1, [sp, #32]
 800bc92:	07c9      	lsls	r1, r1, #31
 800bc94:	d46f      	bmi.n	800bd76 <_svfprintf_r+0x119e>
 800bc96:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800bc98:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bc9a:	1bed      	subs	r5, r5, r7
 800bc9c:	1ac9      	subs	r1, r1, r3
 800bc9e:	42a9      	cmp	r1, r5
 800bca0:	bfb8      	it	lt
 800bca2:	460d      	movlt	r5, r1
 800bca4:	2d00      	cmp	r5, #0
 800bca6:	dd0a      	ble.n	800bcbe <_svfprintf_r+0x10e6>
 800bca8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800bcaa:	6037      	str	r7, [r6, #0]
 800bcac:	1c50      	adds	r0, r2, #1
 800bcae:	1964      	adds	r4, r4, r5
 800bcb0:	2807      	cmp	r0, #7
 800bcb2:	6075      	str	r5, [r6, #4]
 800bcb4:	9427      	str	r4, [sp, #156]	; 0x9c
 800bcb6:	9026      	str	r0, [sp, #152]	; 0x98
 800bcb8:	f300 836f 	bgt.w	800c39a <_svfprintf_r+0x17c2>
 800bcbc:	3608      	adds	r6, #8
 800bcbe:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800bcc2:	1b4d      	subs	r5, r1, r5
 800bcc4:	2d00      	cmp	r5, #0
 800bcc6:	f77f ab9a 	ble.w	800b3fe <_svfprintf_r+0x826>
 800bcca:	2d10      	cmp	r5, #16
 800bccc:	f77f af71 	ble.w	800bbb2 <_svfprintf_r+0xfda>
 800bcd0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800bcd2:	f8c6 9000 	str.w	r9, [r6]
 800bcd6:	2710      	movs	r7, #16
 800bcd8:	1c51      	adds	r1, r2, #1
 800bcda:	f1a5 0811 	sub.w	r8, r5, #17
 800bcde:	19e4      	adds	r4, r4, r7
 800bce0:	2907      	cmp	r1, #7
 800bce2:	6077      	str	r7, [r6, #4]
 800bce4:	f8df b348 	ldr.w	fp, [pc, #840]	; 800c030 <_svfprintf_r+0x1458>
 800bce8:	9427      	str	r4, [sp, #156]	; 0x9c
 800bcea:	9126      	str	r1, [sp, #152]	; 0x98
 800bcec:	f3c8 1800 	ubfx	r8, r8, #4, #1
 800bcf0:	f300 8347 	bgt.w	800c382 <_svfprintf_r+0x17aa>
 800bcf4:	3608      	adds	r6, #8
 800bcf6:	3d10      	subs	r5, #16
 800bcf8:	2d10      	cmp	r5, #16
 800bcfa:	f77f af5d 	ble.w	800bbb8 <_svfprintf_r+0xfe0>
 800bcfe:	f1b8 0f00 	cmp.w	r8, #0
 800bd02:	d00e      	beq.n	800bd22 <_svfprintf_r+0x114a>
 800bd04:	3101      	adds	r1, #1
 800bd06:	3410      	adds	r4, #16
 800bd08:	2907      	cmp	r1, #7
 800bd0a:	f8c6 9000 	str.w	r9, [r6]
 800bd0e:	6077      	str	r7, [r6, #4]
 800bd10:	9427      	str	r4, [sp, #156]	; 0x9c
 800bd12:	9126      	str	r1, [sp, #152]	; 0x98
 800bd14:	f300 83a5 	bgt.w	800c462 <_svfprintf_r+0x188a>
 800bd18:	3608      	adds	r6, #8
 800bd1a:	3d10      	subs	r5, #16
 800bd1c:	2d10      	cmp	r5, #16
 800bd1e:	f77f af4b 	ble.w	800bbb8 <_svfprintf_r+0xfe0>
 800bd22:	4620      	mov	r0, r4
 800bd24:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800bd28:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800bd2a:	e00f      	b.n	800bd4c <_svfprintf_r+0x1174>
 800bd2c:	3608      	adds	r6, #8
 800bd2e:	1c59      	adds	r1, r3, #1
 800bd30:	3010      	adds	r0, #16
 800bd32:	3d10      	subs	r5, #16
 800bd34:	2907      	cmp	r1, #7
 800bd36:	f8c6 9000 	str.w	r9, [r6]
 800bd3a:	6077      	str	r7, [r6, #4]
 800bd3c:	9126      	str	r1, [sp, #152]	; 0x98
 800bd3e:	9027      	str	r0, [sp, #156]	; 0x9c
 800bd40:	dc28      	bgt.n	800bd94 <_svfprintf_r+0x11bc>
 800bd42:	3608      	adds	r6, #8
 800bd44:	3d10      	subs	r5, #16
 800bd46:	2d10      	cmp	r5, #16
 800bd48:	f340 80d3 	ble.w	800bef2 <_svfprintf_r+0x131a>
 800bd4c:	1c4b      	adds	r3, r1, #1
 800bd4e:	3010      	adds	r0, #16
 800bd50:	2b07      	cmp	r3, #7
 800bd52:	f8c6 9000 	str.w	r9, [r6]
 800bd56:	6077      	str	r7, [r6, #4]
 800bd58:	9027      	str	r0, [sp, #156]	; 0x9c
 800bd5a:	9326      	str	r3, [sp, #152]	; 0x98
 800bd5c:	dde6      	ble.n	800bd2c <_svfprintf_r+0x1154>
 800bd5e:	4640      	mov	r0, r8
 800bd60:	4621      	mov	r1, r4
 800bd62:	aa25      	add	r2, sp, #148	; 0x94
 800bd64:	f005 fc4e 	bl	8011604 <__ssprint_r>
 800bd68:	2800      	cmp	r0, #0
 800bd6a:	f47f a8f4 	bne.w	800af56 <_svfprintf_r+0x37e>
 800bd6e:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800bd70:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800bd72:	ae32      	add	r6, sp, #200	; 0xc8
 800bd74:	e7db      	b.n	800bd2e <_svfprintf_r+0x1156>
 800bd76:	9926      	ldr	r1, [sp, #152]	; 0x98
 800bd78:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800bd7a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800bd7c:	6030      	str	r0, [r6, #0]
 800bd7e:	18a4      	adds	r4, r4, r2
 800bd80:	9815      	ldr	r0, [sp, #84]	; 0x54
 800bd82:	1c4a      	adds	r2, r1, #1
 800bd84:	2a07      	cmp	r2, #7
 800bd86:	6070      	str	r0, [r6, #4]
 800bd88:	9427      	str	r4, [sp, #156]	; 0x9c
 800bd8a:	9226      	str	r2, [sp, #152]	; 0x98
 800bd8c:	f300 82d3 	bgt.w	800c336 <_svfprintf_r+0x175e>
 800bd90:	3608      	adds	r6, #8
 800bd92:	e780      	b.n	800bc96 <_svfprintf_r+0x10be>
 800bd94:	4640      	mov	r0, r8
 800bd96:	4621      	mov	r1, r4
 800bd98:	aa25      	add	r2, sp, #148	; 0x94
 800bd9a:	f005 fc33 	bl	8011604 <__ssprint_r>
 800bd9e:	2800      	cmp	r0, #0
 800bda0:	f47f a8d9 	bne.w	800af56 <_svfprintf_r+0x37e>
 800bda4:	ae32      	add	r6, sp, #200	; 0xc8
 800bda6:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800bda8:	9926      	ldr	r1, [sp, #152]	; 0x98
 800bdaa:	e7cb      	b.n	800bd44 <_svfprintf_r+0x116c>
 800bdac:	980c      	ldr	r0, [sp, #48]	; 0x30
 800bdae:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bdb0:	9306      	str	r3, [sp, #24]
 800bdb2:	aa25      	add	r2, sp, #148	; 0x94
 800bdb4:	f005 fc26 	bl	8011604 <__ssprint_r>
 800bdb8:	9b06      	ldr	r3, [sp, #24]
 800bdba:	2800      	cmp	r0, #0
 800bdbc:	f47f a8cb 	bne.w	800af56 <_svfprintf_r+0x37e>
 800bdc0:	ae32      	add	r6, sp, #200	; 0xc8
 800bdc2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800bdc4:	9826      	ldr	r0, [sp, #152]	; 0x98
 800bdc6:	e4df      	b.n	800b788 <_svfprintf_r+0xbb0>
 800bdc8:	980c      	ldr	r0, [sp, #48]	; 0x30
 800bdca:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bdcc:	aa25      	add	r2, sp, #148	; 0x94
 800bdce:	f005 fc19 	bl	8011604 <__ssprint_r>
 800bdd2:	2800      	cmp	r0, #0
 800bdd4:	f47f a8bf 	bne.w	800af56 <_svfprintf_r+0x37e>
 800bdd8:	ae32      	add	r6, sp, #200	; 0xc8
 800bdda:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800bddc:	9826      	ldr	r0, [sp, #152]	; 0x98
 800bdde:	e4e1      	b.n	800b7a4 <_svfprintf_r+0xbcc>
 800bde0:	9908      	ldr	r1, [sp, #32]
 800bde2:	07ca      	lsls	r2, r1, #31
 800bde4:	f53f ab81 	bmi.w	800b4ea <_svfprintf_r+0x912>
 800bde8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800bdea:	6037      	str	r7, [r6, #0]
 800bdec:	3401      	adds	r4, #1
 800bdee:	1c55      	adds	r5, r2, #1
 800bdf0:	2001      	movs	r0, #1
 800bdf2:	f7ff bba1 	b.w	800b538 <_svfprintf_r+0x960>
 800bdf6:	980c      	ldr	r0, [sp, #48]	; 0x30
 800bdf8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bdfa:	aa25      	add	r2, sp, #148	; 0x94
 800bdfc:	f005 fc02 	bl	8011604 <__ssprint_r>
 800be00:	2800      	cmp	r0, #0
 800be02:	f47f a8a8 	bne.w	800af56 <_svfprintf_r+0x37e>
 800be06:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800be08:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800be0a:	ae32      	add	r6, sp, #200	; 0xc8
 800be0c:	f7ff bb79 	b.w	800b502 <_svfprintf_r+0x92a>
 800be10:	980c      	ldr	r0, [sp, #48]	; 0x30
 800be12:	990a      	ldr	r1, [sp, #40]	; 0x28
 800be14:	aa25      	add	r2, sp, #148	; 0x94
 800be16:	f005 fbf5 	bl	8011604 <__ssprint_r>
 800be1a:	2800      	cmp	r0, #0
 800be1c:	f47f a89b 	bne.w	800af56 <_svfprintf_r+0x37e>
 800be20:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800be22:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800be24:	ae32      	add	r6, sp, #200	; 0xc8
 800be26:	f7ff bb78 	b.w	800b51a <_svfprintf_r+0x942>
 800be2a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800be2c:	af32      	add	r7, sp, #200	; 0xc8
 800be2e:	910e      	str	r1, [sp, #56]	; 0x38
 800be30:	f7fe bff6 	b.w	800ae20 <_svfprintf_r+0x248>
 800be34:	980c      	ldr	r0, [sp, #48]	; 0x30
 800be36:	990a      	ldr	r1, [sp, #40]	; 0x28
 800be38:	aa25      	add	r2, sp, #148	; 0x94
 800be3a:	f005 fbe3 	bl	8011604 <__ssprint_r>
 800be3e:	2800      	cmp	r0, #0
 800be40:	f47f a889 	bne.w	800af56 <_svfprintf_r+0x37e>
 800be44:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800be46:	ae32      	add	r6, sp, #200	; 0xc8
 800be48:	f7ff ba53 	b.w	800b2f2 <_svfprintf_r+0x71a>
 800be4c:	f005 fb5a 	bl	8011504 <__fpclassifyd>
 800be50:	2800      	cmp	r0, #0
 800be52:	f040 80f1 	bne.w	800c038 <_svfprintf_r+0x1460>
 800be56:	2703      	movs	r7, #3
 800be58:	4a73      	ldr	r2, [pc, #460]	; (800c028 <_svfprintf_r+0x1450>)
 800be5a:	970b      	str	r7, [sp, #44]	; 0x2c
 800be5c:	4f73      	ldr	r7, [pc, #460]	; (800c02c <_svfprintf_r+0x1454>)
 800be5e:	9012      	str	r0, [sp, #72]	; 0x48
 800be60:	9808      	ldr	r0, [sp, #32]
 800be62:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800be66:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800be6a:	bfd8      	it	le
 800be6c:	4617      	movle	r7, r2
 800be6e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800be70:	f020 0480 	bic.w	r4, r0, #128	; 0x80
 800be74:	2103      	movs	r1, #3
 800be76:	9408      	str	r4, [sp, #32]
 800be78:	910e      	str	r1, [sp, #56]	; 0x38
 800be7a:	9214      	str	r2, [sp, #80]	; 0x50
 800be7c:	f7fe bfdb 	b.w	800ae36 <_svfprintf_r+0x25e>
 800be80:	9b08      	ldr	r3, [sp, #32]
 800be82:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 800be86:	f000 81bb 	beq.w	800c200 <_svfprintf_r+0x1628>
 800be8a:	4603      	mov	r3, r0
 800be8c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800be8e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800be90:	1d01      	adds	r1, r0, #4
 800be92:	882c      	ldrh	r4, [r5, #0]
 800be94:	9110      	str	r1, [sp, #64]	; 0x40
 800be96:	2500      	movs	r5, #0
 800be98:	f7fe bf89 	b.w	800adae <_svfprintf_r+0x1d6>
 800be9c:	9808      	ldr	r0, [sp, #32]
 800be9e:	0640      	lsls	r0, r0, #25
 800bea0:	f140 81a5 	bpl.w	800c1ee <_svfprintf_r+0x1616>
 800bea4:	9910      	ldr	r1, [sp, #64]	; 0x40
 800bea6:	1d08      	adds	r0, r1, #4
 800bea8:	880c      	ldrh	r4, [r1, #0]
 800beaa:	9010      	str	r0, [sp, #64]	; 0x40
 800beac:	2301      	movs	r3, #1
 800beae:	2500      	movs	r5, #0
 800beb0:	f7fe bf7d 	b.w	800adae <_svfprintf_r+0x1d6>
 800beb4:	f89a 8000 	ldrb.w	r8, [sl]
 800beb8:	f7fe bef0 	b.w	800ac9c <_svfprintf_r+0xc4>
 800bebc:	9b08      	ldr	r3, [sp, #32]
 800bebe:	06da      	lsls	r2, r3, #27
 800bec0:	f140 81a6 	bpl.w	800c210 <_svfprintf_r+0x1638>
 800bec4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bec6:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800bec8:	6813      	ldr	r3, [r2, #0]
 800beca:	1d14      	adds	r4, r2, #4
 800becc:	9410      	str	r4, [sp, #64]	; 0x40
 800bece:	6018      	str	r0, [r3, #0]
 800bed0:	f7fe bead 	b.w	800ac2e <_svfprintf_r+0x56>
 800bed4:	4856      	ldr	r0, [pc, #344]	; (800c030 <_svfprintf_r+0x1458>)
 800bed6:	9926      	ldr	r1, [sp, #152]	; 0x98
 800bed8:	900e      	str	r0, [sp, #56]	; 0x38
 800beda:	1c4b      	adds	r3, r1, #1
 800bedc:	980e      	ldr	r0, [sp, #56]	; 0x38
 800bede:	1964      	adds	r4, r4, r5
 800bee0:	2b07      	cmp	r3, #7
 800bee2:	e886 0021 	stmia.w	r6, {r0, r5}
 800bee6:	9427      	str	r4, [sp, #156]	; 0x9c
 800bee8:	9326      	str	r3, [sp, #152]	; 0x98
 800beea:	f73f aec1 	bgt.w	800bc70 <_svfprintf_r+0x1098>
 800beee:	3608      	adds	r6, #8
 800bef0:	e6c8      	b.n	800bc84 <_svfprintf_r+0x10ac>
 800bef2:	4604      	mov	r4, r0
 800bef4:	e660      	b.n	800bbb8 <_svfprintf_r+0xfe0>
 800bef6:	4b4e      	ldr	r3, [pc, #312]	; (800c030 <_svfprintf_r+0x1458>)
 800bef8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800befa:	9309      	str	r3, [sp, #36]	; 0x24
 800befc:	f7ff ba63 	b.w	800b3c6 <_svfprintf_r+0x7ee>
 800bf00:	980c      	ldr	r0, [sp, #48]	; 0x30
 800bf02:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bf04:	aa25      	add	r2, sp, #148	; 0x94
 800bf06:	f005 fb7d 	bl	8011604 <__ssprint_r>
 800bf0a:	2800      	cmp	r0, #0
 800bf0c:	f47f a823 	bne.w	800af56 <_svfprintf_r+0x37e>
 800bf10:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800bf12:	ae32      	add	r6, sp, #200	; 0xc8
 800bf14:	f7ff bba8 	b.w	800b668 <_svfprintf_r+0xa90>
 800bf18:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800bf1a:	4b46      	ldr	r3, [pc, #280]	; (800c034 <_svfprintf_r+0x145c>)
 800bf1c:	1c50      	adds	r0, r2, #1
 800bf1e:	3401      	adds	r4, #1
 800bf20:	2101      	movs	r1, #1
 800bf22:	2807      	cmp	r0, #7
 800bf24:	6033      	str	r3, [r6, #0]
 800bf26:	6071      	str	r1, [r6, #4]
 800bf28:	9427      	str	r4, [sp, #156]	; 0x9c
 800bf2a:	9026      	str	r0, [sp, #152]	; 0x98
 800bf2c:	f300 8144 	bgt.w	800c1b8 <_svfprintf_r+0x15e0>
 800bf30:	3608      	adds	r6, #8
 800bf32:	b92d      	cbnz	r5, 800bf40 <_svfprintf_r+0x1368>
 800bf34:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800bf36:	b91a      	cbnz	r2, 800bf40 <_svfprintf_r+0x1368>
 800bf38:	9808      	ldr	r0, [sp, #32]
 800bf3a:	07c0      	lsls	r0, r0, #31
 800bf3c:	f57f aa5f 	bpl.w	800b3fe <_svfprintf_r+0x826>
 800bf40:	9826      	ldr	r0, [sp, #152]	; 0x98
 800bf42:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bf44:	9915      	ldr	r1, [sp, #84]	; 0x54
 800bf46:	6033      	str	r3, [r6, #0]
 800bf48:	1862      	adds	r2, r4, r1
 800bf4a:	1c43      	adds	r3, r0, #1
 800bf4c:	9915      	ldr	r1, [sp, #84]	; 0x54
 800bf4e:	2b07      	cmp	r3, #7
 800bf50:	6071      	str	r1, [r6, #4]
 800bf52:	9227      	str	r2, [sp, #156]	; 0x9c
 800bf54:	9326      	str	r3, [sp, #152]	; 0x98
 800bf56:	f300 82bc 	bgt.w	800c4d2 <_svfprintf_r+0x18fa>
 800bf5a:	3608      	adds	r6, #8
 800bf5c:	426d      	negs	r5, r5
 800bf5e:	2d00      	cmp	r5, #0
 800bf60:	f340 817d 	ble.w	800c25e <_svfprintf_r+0x1686>
 800bf64:	2d10      	cmp	r5, #16
 800bf66:	f340 81f2 	ble.w	800c34e <_svfprintf_r+0x1776>
 800bf6a:	2410      	movs	r4, #16
 800bf6c:	3301      	adds	r3, #1
 800bf6e:	f1a5 0c11 	sub.w	ip, r5, #17
 800bf72:	1912      	adds	r2, r2, r4
 800bf74:	2b07      	cmp	r3, #7
 800bf76:	f8c6 9000 	str.w	r9, [r6]
 800bf7a:	6074      	str	r4, [r6, #4]
 800bf7c:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 800c030 <_svfprintf_r+0x1458>
 800bf80:	9227      	str	r2, [sp, #156]	; 0x9c
 800bf82:	9326      	str	r3, [sp, #152]	; 0x98
 800bf84:	f3cc 1800 	ubfx	r8, ip, #4, #1
 800bf88:	f300 8319 	bgt.w	800c5be <_svfprintf_r+0x19e6>
 800bf8c:	3608      	adds	r6, #8
 800bf8e:	3d10      	subs	r5, #16
 800bf90:	2d10      	cmp	r5, #16
 800bf92:	f340 81de 	ble.w	800c352 <_svfprintf_r+0x177a>
 800bf96:	f1b8 0f00 	cmp.w	r8, #0
 800bf9a:	d00e      	beq.n	800bfba <_svfprintf_r+0x13e2>
 800bf9c:	3301      	adds	r3, #1
 800bf9e:	3210      	adds	r2, #16
 800bfa0:	2b07      	cmp	r3, #7
 800bfa2:	f8c6 9000 	str.w	r9, [r6]
 800bfa6:	6074      	str	r4, [r6, #4]
 800bfa8:	9227      	str	r2, [sp, #156]	; 0x9c
 800bfaa:	9326      	str	r3, [sp, #152]	; 0x98
 800bfac:	f300 8313 	bgt.w	800c5d6 <_svfprintf_r+0x19fe>
 800bfb0:	3608      	adds	r6, #8
 800bfb2:	3d10      	subs	r5, #16
 800bfb4:	2d10      	cmp	r5, #16
 800bfb6:	f340 81cc 	ble.w	800c352 <_svfprintf_r+0x177a>
 800bfba:	4630      	mov	r0, r6
 800bfbc:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800bfc0:	462e      	mov	r6, r5
 800bfc2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800bfc4:	e010      	b.n	800bfe8 <_svfprintf_r+0x1410>
 800bfc6:	3008      	adds	r0, #8
 800bfc8:	3301      	adds	r3, #1
 800bfca:	3210      	adds	r2, #16
 800bfcc:	3e10      	subs	r6, #16
 800bfce:	2b07      	cmp	r3, #7
 800bfd0:	f8c0 9000 	str.w	r9, [r0]
 800bfd4:	6044      	str	r4, [r0, #4]
 800bfd6:	9227      	str	r2, [sp, #156]	; 0x9c
 800bfd8:	9326      	str	r3, [sp, #152]	; 0x98
 800bfda:	f300 80fc 	bgt.w	800c1d6 <_svfprintf_r+0x15fe>
 800bfde:	3008      	adds	r0, #8
 800bfe0:	3e10      	subs	r6, #16
 800bfe2:	2e10      	cmp	r6, #16
 800bfe4:	f340 829d 	ble.w	800c522 <_svfprintf_r+0x194a>
 800bfe8:	3301      	adds	r3, #1
 800bfea:	3210      	adds	r2, #16
 800bfec:	2b07      	cmp	r3, #7
 800bfee:	f8c0 9000 	str.w	r9, [r0]
 800bff2:	6044      	str	r4, [r0, #4]
 800bff4:	9227      	str	r2, [sp, #156]	; 0x9c
 800bff6:	9326      	str	r3, [sp, #152]	; 0x98
 800bff8:	dde5      	ble.n	800bfc6 <_svfprintf_r+0x13ee>
 800bffa:	4640      	mov	r0, r8
 800bffc:	4629      	mov	r1, r5
 800bffe:	aa25      	add	r2, sp, #148	; 0x94
 800c000:	f005 fb00 	bl	8011604 <__ssprint_r>
 800c004:	2800      	cmp	r0, #0
 800c006:	f47e afa6 	bne.w	800af56 <_svfprintf_r+0x37e>
 800c00a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800c00c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c00e:	a832      	add	r0, sp, #200	; 0xc8
 800c010:	e7da      	b.n	800bfc8 <_svfprintf_r+0x13f0>
 800c012:	9a08      	ldr	r2, [sp, #32]
 800c014:	f893 8001 	ldrb.w	r8, [r3, #1]
 800c018:	f042 0220 	orr.w	r2, r2, #32
 800c01c:	f10a 0a01 	add.w	sl, sl, #1
 800c020:	9208      	str	r2, [sp, #32]
 800c022:	f7fe be3b 	b.w	800ac9c <_svfprintf_r+0xc4>
 800c026:	bf00      	nop
 800c028:	08014d44 	.word	0x08014d44
 800c02c:	08014d48 	.word	0x08014d48
 800c030:	08014d80 	.word	0x08014d80
 800c034:	08014d7c 	.word	0x08014d7c
 800c038:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800c03a:	1c6b      	adds	r3, r5, #1
 800c03c:	f000 80c8 	beq.w	800c1d0 <_svfprintf_r+0x15f8>
 800c040:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800c044:	f000 8257 	beq.w	800c4f6 <_svfprintf_r+0x191e>
 800c048:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c04c:	f000 8253 	beq.w	800c4f6 <_svfprintf_r+0x191e>
 800c050:	9b08      	ldr	r3, [sp, #32]
 800c052:	2c00      	cmp	r4, #0
 800c054:	f443 7580 	orr.w	r5, r3, #256	; 0x100
 800c058:	951a      	str	r5, [sp, #104]	; 0x68
 800c05a:	f2c0 8259 	blt.w	800c510 <_svfprintf_r+0x1938>
 800c05e:	2000      	movs	r0, #0
 800c060:	9012      	str	r0, [sp, #72]	; 0x48
 800c062:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800c066:	f000 8208 	beq.w	800c47a <_svfprintf_r+0x18a2>
 800c06a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c06e:	f000 8204 	beq.w	800c47a <_svfprintf_r+0x18a2>
 800c072:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800c076:	f000 8250 	beq.w	800c51a <_svfprintf_r+0x1942>
 800c07a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c07e:	f000 824c 	beq.w	800c51a <_svfprintf_r+0x1942>
 800c082:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800c086:	2102      	movs	r1, #2
 800c088:	e88d 1002 	stmia.w	sp, {r1, ip}
 800c08c:	a81f      	add	r0, sp, #124	; 0x7c
 800c08e:	a920      	add	r1, sp, #128	; 0x80
 800c090:	ad1e      	add	r5, sp, #120	; 0x78
 800c092:	9003      	str	r0, [sp, #12]
 800c094:	465a      	mov	r2, fp
 800c096:	4623      	mov	r3, r4
 800c098:	9502      	str	r5, [sp, #8]
 800c09a:	9104      	str	r1, [sp, #16]
 800c09c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c09e:	f8cd c018 	str.w	ip, [sp, #24]
 800c0a2:	f002 fb8d 	bl	800e7c0 <_dtoa_r>
 800c0a6:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800c0aa:	4607      	mov	r7, r0
 800c0ac:	f8dd c018 	ldr.w	ip, [sp, #24]
 800c0b0:	d002      	beq.n	800c0b8 <_svfprintf_r+0x14e0>
 800c0b2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c0b6:	d103      	bne.n	800c0c0 <_svfprintf_r+0x14e8>
 800c0b8:	9a08      	ldr	r2, [sp, #32]
 800c0ba:	07d0      	lsls	r0, r2, #31
 800c0bc:	f140 8297 	bpl.w	800c5ee <_svfprintf_r+0x1a16>
 800c0c0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c0c4:	eb07 050c 	add.w	r5, r7, ip
 800c0c8:	f000 81ea 	beq.w	800c4a0 <_svfprintf_r+0x18c8>
 800c0cc:	4658      	mov	r0, fp
 800c0ce:	4621      	mov	r1, r4
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	2300      	movs	r3, #0
 800c0d4:	f008 f9a6 	bl	8014424 <__aeabi_dcmpeq>
 800c0d8:	b9e8      	cbnz	r0, 800c116 <_svfprintf_r+0x153e>
 800c0da:	9c20      	ldr	r4, [sp, #128]	; 0x80
 800c0dc:	42a5      	cmp	r5, r4
 800c0de:	f240 82e7 	bls.w	800c6b0 <_svfprintf_r+0x1ad8>
 800c0e2:	4623      	mov	r3, r4
 800c0e4:	2130      	movs	r1, #48	; 0x30
 800c0e6:	f803 1b01 	strb.w	r1, [r3], #1
 800c0ea:	43e2      	mvns	r2, r4
 800c0ec:	18a8      	adds	r0, r5, r2
 800c0ee:	42ab      	cmp	r3, r5
 800c0f0:	9320      	str	r3, [sp, #128]	; 0x80
 800c0f2:	f000 0201 	and.w	r2, r0, #1
 800c0f6:	d00d      	beq.n	800c114 <_svfprintf_r+0x153c>
 800c0f8:	b122      	cbz	r2, 800c104 <_svfprintf_r+0x152c>
 800c0fa:	3301      	adds	r3, #1
 800c0fc:	42ab      	cmp	r3, r5
 800c0fe:	7061      	strb	r1, [r4, #1]
 800c100:	9320      	str	r3, [sp, #128]	; 0x80
 800c102:	d007      	beq.n	800c114 <_svfprintf_r+0x153c>
 800c104:	461c      	mov	r4, r3
 800c106:	f804 1b01 	strb.w	r1, [r4], #1
 800c10a:	7059      	strb	r1, [r3, #1]
 800c10c:	1c63      	adds	r3, r4, #1
 800c10e:	42ab      	cmp	r3, r5
 800c110:	9320      	str	r3, [sp, #128]	; 0x80
 800c112:	d1f7      	bne.n	800c104 <_svfprintf_r+0x152c>
 800c114:	461d      	mov	r5, r3
 800c116:	1bed      	subs	r5, r5, r7
 800c118:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800c11c:	9511      	str	r5, [sp, #68]	; 0x44
 800c11e:	f000 815d 	beq.w	800c3dc <_svfprintf_r+0x1804>
 800c122:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c126:	f000 8159 	beq.w	800c3dc <_svfprintf_r+0x1804>
 800c12a:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800c12e:	f040 82ba 	bne.w	800c6a6 <_svfprintf_r+0x1ace>
 800c132:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800c134:	2a00      	cmp	r2, #0
 800c136:	f340 828d 	ble.w	800c654 <_svfprintf_r+0x1a7c>
 800c13a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	f040 8258 	bne.w	800c5f2 <_svfprintf_r+0x1a1a>
 800c142:	9c08      	ldr	r4, [sp, #32]
 800c144:	07e3      	lsls	r3, r4, #31
 800c146:	f100 8254 	bmi.w	800c5f2 <_svfprintf_r+0x1a1a>
 800c14a:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 800c14e:	910b      	str	r1, [sp, #44]	; 0x2c
 800c150:	920e      	str	r2, [sp, #56]	; 0x38
 800c152:	9214      	str	r2, [sp, #80]	; 0x50
 800c154:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800c156:	2c00      	cmp	r4, #0
 800c158:	f000 813a 	beq.w	800c3d0 <_svfprintf_r+0x17f8>
 800c15c:	981a      	ldr	r0, [sp, #104]	; 0x68
 800c15e:	212d      	movs	r1, #45	; 0x2d
 800c160:	2400      	movs	r4, #0
 800c162:	f88d 1073 	strb.w	r1, [sp, #115]	; 0x73
 800c166:	9008      	str	r0, [sp, #32]
 800c168:	9412      	str	r4, [sp, #72]	; 0x48
 800c16a:	f7fe be65 	b.w	800ae38 <_svfprintf_r+0x260>
 800c16e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c170:	9510      	str	r5, [sp, #64]	; 0x40
 800c172:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 800c176:	920b      	str	r2, [sp, #44]	; 0x2c
 800c178:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800c17c:	9414      	str	r4, [sp, #80]	; 0x50
 800c17e:	f7fe be5a 	b.w	800ae36 <_svfprintf_r+0x25e>
 800c182:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c184:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c186:	aa25      	add	r2, sp, #148	; 0x94
 800c188:	f005 fa3c 	bl	8011604 <__ssprint_r>
 800c18c:	2800      	cmp	r0, #0
 800c18e:	f47e aee2 	bne.w	800af56 <_svfprintf_r+0x37e>
 800c192:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800c194:	ae32      	add	r6, sp, #200	; 0xc8
 800c196:	f7ff ba7c 	b.w	800b692 <_svfprintf_r+0xaba>
 800c19a:	2140      	movs	r1, #64	; 0x40
 800c19c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c19e:	f7fd fc49 	bl	8009a34 <_malloc_r>
 800c1a2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c1a4:	6008      	str	r0, [r1, #0]
 800c1a6:	6108      	str	r0, [r1, #16]
 800c1a8:	2800      	cmp	r0, #0
 800c1aa:	f000 8275 	beq.w	800c698 <_svfprintf_r+0x1ac0>
 800c1ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c1b0:	2640      	movs	r6, #64	; 0x40
 800c1b2:	6156      	str	r6, [r2, #20]
 800c1b4:	f7fe bd2d 	b.w	800ac12 <_svfprintf_r+0x3a>
 800c1b8:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c1ba:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c1bc:	aa25      	add	r2, sp, #148	; 0x94
 800c1be:	f005 fa21 	bl	8011604 <__ssprint_r>
 800c1c2:	2800      	cmp	r0, #0
 800c1c4:	f47e aec7 	bne.w	800af56 <_svfprintf_r+0x37e>
 800c1c8:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 800c1ca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800c1cc:	ae32      	add	r6, sp, #200	; 0xc8
 800c1ce:	e6b0      	b.n	800bf32 <_svfprintf_r+0x135a>
 800c1d0:	2706      	movs	r7, #6
 800c1d2:	9709      	str	r7, [sp, #36]	; 0x24
 800c1d4:	e73c      	b.n	800c050 <_svfprintf_r+0x1478>
 800c1d6:	4640      	mov	r0, r8
 800c1d8:	4629      	mov	r1, r5
 800c1da:	aa25      	add	r2, sp, #148	; 0x94
 800c1dc:	f005 fa12 	bl	8011604 <__ssprint_r>
 800c1e0:	2800      	cmp	r0, #0
 800c1e2:	f47e aeb8 	bne.w	800af56 <_svfprintf_r+0x37e>
 800c1e6:	a832      	add	r0, sp, #200	; 0xc8
 800c1e8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800c1ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c1ec:	e6f8      	b.n	800bfe0 <_svfprintf_r+0x1408>
 800c1ee:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c1f0:	6817      	ldr	r7, [r2, #0]
 800c1f2:	1d13      	adds	r3, r2, #4
 800c1f4:	9310      	str	r3, [sp, #64]	; 0x40
 800c1f6:	463c      	mov	r4, r7
 800c1f8:	2500      	movs	r5, #0
 800c1fa:	2301      	movs	r3, #1
 800c1fc:	f7fe bdd7 	b.w	800adae <_svfprintf_r+0x1d6>
 800c200:	9910      	ldr	r1, [sp, #64]	; 0x40
 800c202:	680a      	ldr	r2, [r1, #0]
 800c204:	1d0f      	adds	r7, r1, #4
 800c206:	4614      	mov	r4, r2
 800c208:	2500      	movs	r5, #0
 800c20a:	9710      	str	r7, [sp, #64]	; 0x40
 800c20c:	f7fe bdcf 	b.w	800adae <_svfprintf_r+0x1d6>
 800c210:	9a08      	ldr	r2, [sp, #32]
 800c212:	0653      	lsls	r3, r2, #25
 800c214:	f140 80d4 	bpl.w	800c3c0 <_svfprintf_r+0x17e8>
 800c218:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c21a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c21c:	6814      	ldr	r4, [r2, #0]
 800c21e:	1d10      	adds	r0, r2, #4
 800c220:	9010      	str	r0, [sp, #64]	; 0x40
 800c222:	8021      	strh	r1, [r4, #0]
 800c224:	f7fe bd03 	b.w	800ac2e <_svfprintf_r+0x56>
 800c228:	460c      	mov	r4, r1
 800c22a:	f7ff bb07 	b.w	800b83c <_svfprintf_r+0xc64>
 800c22e:	f7fe f941 	bl	800a4b4 <strlen>
 800c232:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
 800c236:	900e      	str	r0, [sp, #56]	; 0x38
 800c238:	9412      	str	r4, [sp, #72]	; 0x48
 800c23a:	910b      	str	r1, [sp, #44]	; 0x2c
 800c23c:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800c240:	9510      	str	r5, [sp, #64]	; 0x40
 800c242:	9414      	str	r4, [sp, #80]	; 0x50
 800c244:	f7fe bdf7 	b.w	800ae36 <_svfprintf_r+0x25e>
 800c248:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c24a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c24c:	aa25      	add	r2, sp, #148	; 0x94
 800c24e:	f005 f9d9 	bl	8011604 <__ssprint_r>
 800c252:	2800      	cmp	r0, #0
 800c254:	f47e ae7f 	bne.w	800af56 <_svfprintf_r+0x37e>
 800c258:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800c25a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c25c:	ae32      	add	r6, sp, #200	; 0xc8
 800c25e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c260:	6037      	str	r7, [r6, #0]
 800c262:	1854      	adds	r4, r2, r1
 800c264:	1c5a      	adds	r2, r3, #1
 800c266:	2a07      	cmp	r2, #7
 800c268:	6071      	str	r1, [r6, #4]
 800c26a:	9427      	str	r4, [sp, #156]	; 0x9c
 800c26c:	9226      	str	r2, [sp, #152]	; 0x98
 800c26e:	f77f a8c5 	ble.w	800b3fc <_svfprintf_r+0x824>
 800c272:	f7ff b973 	b.w	800b55c <_svfprintf_r+0x984>
 800c276:	48a3      	ldr	r0, [pc, #652]	; (800c504 <_svfprintf_r+0x192c>)
 800c278:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800c27a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800c27c:	901a      	str	r0, [sp, #104]	; 0x68
 800c27e:	f7ff b807 	b.w	800b290 <_svfprintf_r+0x6b8>
 800c282:	4604      	mov	r4, r0
 800c284:	e629      	b.n	800beda <_svfprintf_r+0x1302>
 800c286:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c288:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c28a:	aa25      	add	r2, sp, #148	; 0x94
 800c28c:	f005 f9ba 	bl	8011604 <__ssprint_r>
 800c290:	2800      	cmp	r0, #0
 800c292:	f47e ae60 	bne.w	800af56 <_svfprintf_r+0x37e>
 800c296:	ae32      	add	r6, sp, #200	; 0xc8
 800c298:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800c29a:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800c29c:	e43a      	b.n	800bb14 <_svfprintf_r+0xf3c>
 800c29e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c2a0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c2a2:	aa25      	add	r2, sp, #148	; 0x94
 800c2a4:	f005 f9ae 	bl	8011604 <__ssprint_r>
 800c2a8:	2800      	cmp	r0, #0
 800c2aa:	f47e ae54 	bne.w	800af56 <_svfprintf_r+0x37e>
 800c2ae:	ae32      	add	r6, sp, #200	; 0xc8
 800c2b0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800c2b2:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800c2b4:	e441      	b.n	800bb3a <_svfprintf_r+0xf62>
 800c2b6:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c2b8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c2ba:	aa25      	add	r2, sp, #148	; 0x94
 800c2bc:	f005 f9a2 	bl	8011604 <__ssprint_r>
 800c2c0:	2800      	cmp	r0, #0
 800c2c2:	f47e ae48 	bne.w	800af56 <_svfprintf_r+0x37e>
 800c2c6:	ae32      	add	r6, sp, #200	; 0xc8
 800c2c8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800c2ca:	9926      	ldr	r1, [sp, #152]	; 0x98
 800c2cc:	f7ff bba3 	b.w	800ba16 <_svfprintf_r+0xe3e>
 800c2d0:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c2d2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c2d4:	aa25      	add	r2, sp, #148	; 0x94
 800c2d6:	f005 f995 	bl	8011604 <__ssprint_r>
 800c2da:	2800      	cmp	r0, #0
 800c2dc:	f47e ae3b 	bne.w	800af56 <_svfprintf_r+0x37e>
 800c2e0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800c2e2:	ae32      	add	r6, sp, #200	; 0xc8
 800c2e4:	f7ff bb78 	b.w	800b9d8 <_svfprintf_r+0xe00>
 800c2e8:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c2ea:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c2ec:	aa25      	add	r2, sp, #148	; 0x94
 800c2ee:	f005 f989 	bl	8011604 <__ssprint_r>
 800c2f2:	2800      	cmp	r0, #0
 800c2f4:	f47e ae2f 	bne.w	800af56 <_svfprintf_r+0x37e>
 800c2f8:	ae32      	add	r6, sp, #200	; 0xc8
 800c2fa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800c2fc:	9926      	ldr	r1, [sp, #152]	; 0x98
 800c2fe:	f7ff b9e4 	b.w	800b6ca <_svfprintf_r+0xaf2>
 800c302:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c304:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c306:	aa25      	add	r2, sp, #148	; 0x94
 800c308:	f005 f97c 	bl	8011604 <__ssprint_r>
 800c30c:	2800      	cmp	r0, #0
 800c30e:	f47e ae22 	bne.w	800af56 <_svfprintf_r+0x37e>
 800c312:	ae32      	add	r6, sp, #200	; 0xc8
 800c314:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800c316:	9926      	ldr	r1, [sp, #152]	; 0x98
 800c318:	f7ff b9e9 	b.w	800b6ee <_svfprintf_r+0xb16>
 800c31c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c31e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c320:	aa25      	add	r2, sp, #148	; 0x94
 800c322:	f005 f96f 	bl	8011604 <__ssprint_r>
 800c326:	2800      	cmp	r0, #0
 800c328:	f47e ae15 	bne.w	800af56 <_svfprintf_r+0x37e>
 800c32c:	ae32      	add	r6, sp, #200	; 0xc8
 800c32e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800c330:	9926      	ldr	r1, [sp, #152]	; 0x98
 800c332:	f7ff bb83 	b.w	800ba3c <_svfprintf_r+0xe64>
 800c336:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c338:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c33a:	aa25      	add	r2, sp, #148	; 0x94
 800c33c:	f005 f962 	bl	8011604 <__ssprint_r>
 800c340:	2800      	cmp	r0, #0
 800c342:	f47e ae08 	bne.w	800af56 <_svfprintf_r+0x37e>
 800c346:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800c348:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800c34a:	ae32      	add	r6, sp, #200	; 0xc8
 800c34c:	e4a3      	b.n	800bc96 <_svfprintf_r+0x10be>
 800c34e:	f8df b1bc 	ldr.w	fp, [pc, #444]	; 800c50c <_svfprintf_r+0x1934>
 800c352:	3301      	adds	r3, #1
 800c354:	1952      	adds	r2, r2, r5
 800c356:	2b07      	cmp	r3, #7
 800c358:	f8c6 b000 	str.w	fp, [r6]
 800c35c:	6075      	str	r5, [r6, #4]
 800c35e:	9227      	str	r2, [sp, #156]	; 0x9c
 800c360:	9326      	str	r3, [sp, #152]	; 0x98
 800c362:	f73f af71 	bgt.w	800c248 <_svfprintf_r+0x1670>
 800c366:	3608      	adds	r6, #8
 800c368:	e779      	b.n	800c25e <_svfprintf_r+0x1686>
 800c36a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c36c:	9510      	str	r5, [sp, #64]	; 0x40
 800c36e:	2f06      	cmp	r7, #6
 800c370:	bf28      	it	cs
 800c372:	2706      	movcs	r7, #6
 800c374:	ea27 74e7 	bic.w	r4, r7, r7, asr #31
 800c378:	970e      	str	r7, [sp, #56]	; 0x38
 800c37a:	940b      	str	r4, [sp, #44]	; 0x2c
 800c37c:	4f62      	ldr	r7, [pc, #392]	; (800c508 <_svfprintf_r+0x1930>)
 800c37e:	f7fe bed9 	b.w	800b134 <_svfprintf_r+0x55c>
 800c382:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c384:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c386:	aa25      	add	r2, sp, #148	; 0x94
 800c388:	f005 f93c 	bl	8011604 <__ssprint_r>
 800c38c:	2800      	cmp	r0, #0
 800c38e:	f47e ade2 	bne.w	800af56 <_svfprintf_r+0x37e>
 800c392:	ae32      	add	r6, sp, #200	; 0xc8
 800c394:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800c396:	9926      	ldr	r1, [sp, #152]	; 0x98
 800c398:	e4ad      	b.n	800bcf6 <_svfprintf_r+0x111e>
 800c39a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c39c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c39e:	aa25      	add	r2, sp, #148	; 0x94
 800c3a0:	f005 f930 	bl	8011604 <__ssprint_r>
 800c3a4:	2800      	cmp	r0, #0
 800c3a6:	f47e add6 	bne.w	800af56 <_svfprintf_r+0x37e>
 800c3aa:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800c3ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c3ae:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800c3b0:	1b99      	subs	r1, r3, r6
 800c3b2:	ae32      	add	r6, sp, #200	; 0xc8
 800c3b4:	e483      	b.n	800bcbe <_svfprintf_r+0x10e6>
 800c3b6:	9926      	ldr	r1, [sp, #152]	; 0x98
 800c3b8:	f8df 8148 	ldr.w	r8, [pc, #328]	; 800c504 <_svfprintf_r+0x192c>
 800c3bc:	f7ff b8fc 	b.w	800b5b8 <_svfprintf_r+0x9e0>
 800c3c0:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c3c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c3c4:	6801      	ldr	r1, [r0, #0]
 800c3c6:	1d04      	adds	r4, r0, #4
 800c3c8:	9410      	str	r4, [sp, #64]	; 0x40
 800c3ca:	600b      	str	r3, [r1, #0]
 800c3cc:	f7fe bc2f 	b.w	800ac2e <_svfprintf_r+0x56>
 800c3d0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c3d2:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800c3d6:	9208      	str	r2, [sp, #32]
 800c3d8:	f7fe bd2d 	b.w	800ae36 <_svfprintf_r+0x25e>
 800c3dc:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800c3de:	1cd1      	adds	r1, r2, #3
 800c3e0:	4610      	mov	r0, r2
 800c3e2:	db02      	blt.n	800c3ea <_svfprintf_r+0x1812>
 800c3e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3e6:	4293      	cmp	r3, r2
 800c3e8:	da28      	bge.n	800c43c <_svfprintf_r+0x1864>
 800c3ea:	f1a8 0802 	sub.w	r8, r8, #2
 800c3ee:	1e43      	subs	r3, r0, #1
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	931e      	str	r3, [sp, #120]	; 0x78
 800c3f4:	f88d 8084 	strb.w	r8, [sp, #132]	; 0x84
 800c3f8:	f2c0 811c 	blt.w	800c634 <_svfprintf_r+0x1a5c>
 800c3fc:	222b      	movs	r2, #43	; 0x2b
 800c3fe:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
 800c402:	2b09      	cmp	r3, #9
 800c404:	f300 809e 	bgt.w	800c544 <_svfprintf_r+0x196c>
 800c408:	3330      	adds	r3, #48	; 0x30
 800c40a:	2130      	movs	r1, #48	; 0x30
 800c40c:	f88d 1086 	strb.w	r1, [sp, #134]	; 0x86
 800c410:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 800c414:	ac22      	add	r4, sp, #136	; 0x88
 800c416:	aa21      	add	r2, sp, #132	; 0x84
 800c418:	9811      	ldr	r0, [sp, #68]	; 0x44
 800c41a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c41c:	1aa1      	subs	r1, r4, r2
 800c41e:	1844      	adds	r4, r0, r1
 800c420:	2b01      	cmp	r3, #1
 800c422:	9119      	str	r1, [sp, #100]	; 0x64
 800c424:	940e      	str	r4, [sp, #56]	; 0x38
 800c426:	f340 810a 	ble.w	800c63e <_svfprintf_r+0x1a66>
 800c42a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c42c:	1c5a      	adds	r2, r3, #1
 800c42e:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 800c432:	2000      	movs	r0, #0
 800c434:	920e      	str	r2, [sp, #56]	; 0x38
 800c436:	910b      	str	r1, [sp, #44]	; 0x2c
 800c438:	9014      	str	r0, [sp, #80]	; 0x50
 800c43a:	e68b      	b.n	800c154 <_svfprintf_r+0x157c>
 800c43c:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800c43e:	42a2      	cmp	r2, r4
 800c440:	db72      	blt.n	800c528 <_svfprintf_r+0x1950>
 800c442:	9c08      	ldr	r4, [sp, #32]
 800c444:	07e0      	lsls	r0, r4, #31
 800c446:	f100 80ed 	bmi.w	800c624 <_svfprintf_r+0x1a4c>
 800c44a:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 800c44e:	910b      	str	r1, [sp, #44]	; 0x2c
 800c450:	920e      	str	r2, [sp, #56]	; 0x38
 800c452:	f04f 0867 	mov.w	r8, #103	; 0x67
 800c456:	e67c      	b.n	800c152 <_svfprintf_r+0x157a>
 800c458:	232d      	movs	r3, #45	; 0x2d
 800c45a:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
 800c45e:	f7fe bdc6 	b.w	800afee <_svfprintf_r+0x416>
 800c462:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c464:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c466:	aa25      	add	r2, sp, #148	; 0x94
 800c468:	f005 f8cc 	bl	8011604 <__ssprint_r>
 800c46c:	2800      	cmp	r0, #0
 800c46e:	f47e ad72 	bne.w	800af56 <_svfprintf_r+0x37e>
 800c472:	ae32      	add	r6, sp, #200	; 0xc8
 800c474:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800c476:	9926      	ldr	r1, [sp, #152]	; 0x98
 800c478:	e44f      	b.n	800bd1a <_svfprintf_r+0x1142>
 800c47a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800c47c:	2703      	movs	r7, #3
 800c47e:	9700      	str	r7, [sp, #0]
 800c480:	a81e      	add	r0, sp, #120	; 0x78
 800c482:	a91f      	add	r1, sp, #124	; 0x7c
 800c484:	af20      	add	r7, sp, #128	; 0x80
 800c486:	4623      	mov	r3, r4
 800c488:	9501      	str	r5, [sp, #4]
 800c48a:	9002      	str	r0, [sp, #8]
 800c48c:	9704      	str	r7, [sp, #16]
 800c48e:	465a      	mov	r2, fp
 800c490:	9103      	str	r1, [sp, #12]
 800c492:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c494:	f002 f994 	bl	800e7c0 <_dtoa_r>
 800c498:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c49a:	4607      	mov	r7, r0
 800c49c:	18c5      	adds	r5, r0, r3
 800c49e:	469c      	mov	ip, r3
 800c4a0:	783a      	ldrb	r2, [r7, #0]
 800c4a2:	2a30      	cmp	r2, #48	; 0x30
 800c4a4:	f000 80ad 	beq.w	800c602 <_svfprintf_r+0x1a2a>
 800c4a8:	981e      	ldr	r0, [sp, #120]	; 0x78
 800c4aa:	182d      	adds	r5, r5, r0
 800c4ac:	e60e      	b.n	800c0cc <_svfprintf_r+0x14f4>
 800c4ae:	4917      	ldr	r1, [pc, #92]	; (800c50c <_svfprintf_r+0x1934>)
 800c4b0:	9826      	ldr	r0, [sp, #152]	; 0x98
 800c4b2:	9109      	str	r1, [sp, #36]	; 0x24
 800c4b4:	f7ff b9b4 	b.w	800b820 <_svfprintf_r+0xc48>
 800c4b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c4bc:	9012      	str	r0, [sp, #72]	; 0x48
 800c4be:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
 800c4c2:	940b      	str	r4, [sp, #44]	; 0x2c
 800c4c4:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800c4c8:	9510      	str	r5, [sp, #64]	; 0x40
 800c4ca:	920e      	str	r2, [sp, #56]	; 0x38
 800c4cc:	9014      	str	r0, [sp, #80]	; 0x50
 800c4ce:	f7fe bcb2 	b.w	800ae36 <_svfprintf_r+0x25e>
 800c4d2:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c4d4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c4d6:	aa25      	add	r2, sp, #148	; 0x94
 800c4d8:	f005 f894 	bl	8011604 <__ssprint_r>
 800c4dc:	2800      	cmp	r0, #0
 800c4de:	f47e ad3a 	bne.w	800af56 <_svfprintf_r+0x37e>
 800c4e2:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 800c4e4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800c4e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c4e8:	ae32      	add	r6, sp, #200	; 0xc8
 800c4ea:	e537      	b.n	800bf5c <_svfprintf_r+0x1384>
 800c4ec:	2200      	movs	r2, #0
 800c4ee:	46a2      	mov	sl, r4
 800c4f0:	9209      	str	r2, [sp, #36]	; 0x24
 800c4f2:	f7fe bbd5 	b.w	800aca0 <_svfprintf_r+0xc8>
 800c4f6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c4f8:	2800      	cmp	r0, #0
 800c4fa:	bf08      	it	eq
 800c4fc:	2001      	moveq	r0, #1
 800c4fe:	9009      	str	r0, [sp, #36]	; 0x24
 800c500:	e5a6      	b.n	800c050 <_svfprintf_r+0x1478>
 800c502:	bf00      	nop
 800c504:	08014d90 	.word	0x08014d90
 800c508:	08014d74 	.word	0x08014d74
 800c50c:	08014d80 	.word	0x08014d80
 800c510:	212d      	movs	r1, #45	; 0x2d
 800c512:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
 800c516:	9112      	str	r1, [sp, #72]	; 0x48
 800c518:	e5a3      	b.n	800c062 <_svfprintf_r+0x148a>
 800c51a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c51c:	f107 0c01 	add.w	ip, r7, #1
 800c520:	e5b1      	b.n	800c086 <_svfprintf_r+0x14ae>
 800c522:	4635      	mov	r5, r6
 800c524:	4606      	mov	r6, r0
 800c526:	e714      	b.n	800c352 <_svfprintf_r+0x177a>
 800c528:	2a00      	cmp	r2, #0
 800c52a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c52c:	bfd4      	ite	le
 800c52e:	f1c2 0002 	rsble	r0, r2, #2
 800c532:	2001      	movgt	r0, #1
 800c534:	1840      	adds	r0, r0, r1
 800c536:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 800c53a:	900e      	str	r0, [sp, #56]	; 0x38
 800c53c:	930b      	str	r3, [sp, #44]	; 0x2c
 800c53e:	f04f 0867 	mov.w	r8, #103	; 0x67
 800c542:	e606      	b.n	800c152 <_svfprintf_r+0x157a>
 800c544:	f246 6467 	movw	r4, #26215	; 0x6667
 800c548:	f10d 0192 	add.w	r1, sp, #146	; 0x92
 800c54c:	f2c6 6466 	movt	r4, #26214	; 0x6666
 800c550:	fb84 2503 	smull	r2, r5, r4, r3
 800c554:	17d8      	asrs	r0, r3, #31
 800c556:	ebc0 00a5 	rsb	r0, r0, r5, asr #2
 800c55a:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 800c55e:	460a      	mov	r2, r1
 800c560:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
 800c564:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c568:	7011      	strb	r1, [r2, #0]
 800c56a:	1e51      	subs	r1, r2, #1
 800c56c:	2809      	cmp	r0, #9
 800c56e:	4603      	mov	r3, r0
 800c570:	dcee      	bgt.n	800c550 <_svfprintf_r+0x1978>
 800c572:	3330      	adds	r3, #48	; 0x30
 800c574:	f10d 0593 	add.w	r5, sp, #147	; 0x93
 800c578:	b2d8      	uxtb	r0, r3
 800c57a:	428d      	cmp	r5, r1
 800c57c:	f802 0c01 	strb.w	r0, [r2, #-1]
 800c580:	f240 8093 	bls.w	800c6aa <_svfprintf_r+0x1ad2>
 800c584:	1aac      	subs	r4, r5, r2
 800c586:	07e4      	lsls	r4, r4, #31
 800c588:	f10d 0185 	add.w	r1, sp, #133	; 0x85
 800c58c:	4613      	mov	r3, r2
 800c58e:	d50d      	bpl.n	800c5ac <_svfprintf_r+0x19d4>
 800c590:	4613      	mov	r3, r2
 800c592:	f88d 0086 	strb.w	r0, [sp, #134]	; 0x86
 800c596:	f10d 0186 	add.w	r1, sp, #134	; 0x86
 800c59a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c59e:	e005      	b.n	800c5ac <_svfprintf_r+0x19d4>
 800c5a0:	f813 1b01 	ldrb.w	r1, [r3], #1
 800c5a4:	7061      	strb	r1, [r4, #1]
 800c5a6:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c5aa:	1c61      	adds	r1, r4, #1
 800c5ac:	1c4c      	adds	r4, r1, #1
 800c5ae:	42ab      	cmp	r3, r5
 800c5b0:	7048      	strb	r0, [r1, #1]
 800c5b2:	d1f5      	bne.n	800c5a0 <_svfprintf_r+0x19c8>
 800c5b4:	ab42      	add	r3, sp, #264	; 0x108
 800c5b6:	ebc2 0443 	rsb	r4, r2, r3, lsl #1
 800c5ba:	3cf6      	subs	r4, #246	; 0xf6
 800c5bc:	e72b      	b.n	800c416 <_svfprintf_r+0x183e>
 800c5be:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c5c0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c5c2:	aa25      	add	r2, sp, #148	; 0x94
 800c5c4:	f005 f81e 	bl	8011604 <__ssprint_r>
 800c5c8:	2800      	cmp	r0, #0
 800c5ca:	f47e acc4 	bne.w	800af56 <_svfprintf_r+0x37e>
 800c5ce:	ae32      	add	r6, sp, #200	; 0xc8
 800c5d0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800c5d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c5d4:	e4db      	b.n	800bf8e <_svfprintf_r+0x13b6>
 800c5d6:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c5d8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c5da:	aa25      	add	r2, sp, #148	; 0x94
 800c5dc:	f005 f812 	bl	8011604 <__ssprint_r>
 800c5e0:	2800      	cmp	r0, #0
 800c5e2:	f47e acb8 	bne.w	800af56 <_svfprintf_r+0x37e>
 800c5e6:	ae32      	add	r6, sp, #200	; 0xc8
 800c5e8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800c5ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c5ec:	e4e1      	b.n	800bfb2 <_svfprintf_r+0x13da>
 800c5ee:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800c5f0:	e591      	b.n	800c116 <_svfprintf_r+0x153e>
 800c5f2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c5f4:	1c43      	adds	r3, r0, #1
 800c5f6:	18d4      	adds	r4, r2, r3
 800c5f8:	ea24 71e4 	bic.w	r1, r4, r4, asr #31
 800c5fc:	940e      	str	r4, [sp, #56]	; 0x38
 800c5fe:	910b      	str	r1, [sp, #44]	; 0x2c
 800c600:	e5a7      	b.n	800c152 <_svfprintf_r+0x157a>
 800c602:	4658      	mov	r0, fp
 800c604:	4621      	mov	r1, r4
 800c606:	2200      	movs	r2, #0
 800c608:	2300      	movs	r3, #0
 800c60a:	f8cd c018 	str.w	ip, [sp, #24]
 800c60e:	f007 ff09 	bl	8014424 <__aeabi_dcmpeq>
 800c612:	f8dd c018 	ldr.w	ip, [sp, #24]
 800c616:	2800      	cmp	r0, #0
 800c618:	f47f af46 	bne.w	800c4a8 <_svfprintf_r+0x18d0>
 800c61c:	f1cc 0001 	rsb	r0, ip, #1
 800c620:	901e      	str	r0, [sp, #120]	; 0x78
 800c622:	e742      	b.n	800c4aa <_svfprintf_r+0x18d2>
 800c624:	1c50      	adds	r0, r2, #1
 800c626:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 800c62a:	900e      	str	r0, [sp, #56]	; 0x38
 800c62c:	930b      	str	r3, [sp, #44]	; 0x2c
 800c62e:	f04f 0867 	mov.w	r8, #103	; 0x67
 800c632:	e58e      	b.n	800c152 <_svfprintf_r+0x157a>
 800c634:	242d      	movs	r4, #45	; 0x2d
 800c636:	425b      	negs	r3, r3
 800c638:	f88d 4085 	strb.w	r4, [sp, #133]	; 0x85
 800c63c:	e6e1      	b.n	800c402 <_svfprintf_r+0x182a>
 800c63e:	9a08      	ldr	r2, [sp, #32]
 800c640:	f012 0101 	ands.w	r1, r2, #1
 800c644:	f47f aef1 	bne.w	800c42a <_svfprintf_r+0x1852>
 800c648:	980e      	ldr	r0, [sp, #56]	; 0x38
 800c64a:	9114      	str	r1, [sp, #80]	; 0x50
 800c64c:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
 800c650:	940b      	str	r4, [sp, #44]	; 0x2c
 800c652:	e57f      	b.n	800c154 <_svfprintf_r+0x157c>
 800c654:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c656:	b9c1      	cbnz	r1, 800c68a <_svfprintf_r+0x1ab2>
 800c658:	9808      	ldr	r0, [sp, #32]
 800c65a:	07c4      	lsls	r4, r0, #31
 800c65c:	d415      	bmi.n	800c68a <_svfprintf_r+0x1ab2>
 800c65e:	2301      	movs	r3, #1
 800c660:	930b      	str	r3, [sp, #44]	; 0x2c
 800c662:	930e      	str	r3, [sp, #56]	; 0x38
 800c664:	e575      	b.n	800c152 <_svfprintf_r+0x157a>
 800c666:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c668:	f89a 8001 	ldrb.w	r8, [sl, #1]
 800c66c:	681a      	ldr	r2, [r3, #0]
 800c66e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c670:	9209      	str	r2, [sp, #36]	; 0x24
 800c672:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c674:	3304      	adds	r3, #4
 800c676:	2a00      	cmp	r2, #0
 800c678:	9310      	str	r3, [sp, #64]	; 0x40
 800c67a:	46a2      	mov	sl, r4
 800c67c:	f6be ab0e 	bge.w	800ac9c <_svfprintf_r+0xc4>
 800c680:	f04f 33ff 	mov.w	r3, #4294967295
 800c684:	9309      	str	r3, [sp, #36]	; 0x24
 800c686:	f7fe bb09 	b.w	800ac9c <_svfprintf_r+0xc4>
 800c68a:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800c68c:	1ca1      	adds	r1, r4, #2
 800c68e:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 800c692:	910e      	str	r1, [sp, #56]	; 0x38
 800c694:	900b      	str	r0, [sp, #44]	; 0x2c
 800c696:	e55c      	b.n	800c152 <_svfprintf_r+0x157a>
 800c698:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c69a:	210c      	movs	r1, #12
 800c69c:	6011      	str	r1, [r2, #0]
 800c69e:	f04f 30ff 	mov.w	r0, #4294967295
 800c6a2:	f7fe bc62 	b.w	800af6a <_svfprintf_r+0x392>
 800c6a6:	981e      	ldr	r0, [sp, #120]	; 0x78
 800c6a8:	e6a1      	b.n	800c3ee <_svfprintf_r+0x1816>
 800c6aa:	f10d 0486 	add.w	r4, sp, #134	; 0x86
 800c6ae:	e6b2      	b.n	800c416 <_svfprintf_r+0x183e>
 800c6b0:	4625      	mov	r5, r4
 800c6b2:	e530      	b.n	800c116 <_svfprintf_r+0x153e>

0800c6b4 <_vfprintf_r>:
 800c6b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6b8:	b0c5      	sub	sp, #276	; 0x114
 800c6ba:	461d      	mov	r5, r3
 800c6bc:	910a      	str	r1, [sp, #40]	; 0x28
 800c6be:	4614      	mov	r4, r2
 800c6c0:	900b      	str	r0, [sp, #44]	; 0x2c
 800c6c2:	f003 fd5d 	bl	8010180 <_localeconv_r>
 800c6c6:	6800      	ldr	r0, [r0, #0]
 800c6c8:	9014      	str	r0, [sp, #80]	; 0x50
 800c6ca:	f7fd fef3 	bl	800a4b4 <strlen>
 800c6ce:	2100      	movs	r1, #0
 800c6d0:	9016      	str	r0, [sp, #88]	; 0x58
 800c6d2:	2000      	movs	r0, #0
 800c6d4:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 800c6d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c6da:	9510      	str	r5, [sp, #64]	; 0x40
 800c6dc:	b119      	cbz	r1, 800c6e6 <_vfprintf_r+0x32>
 800c6de:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	f000 8109 	beq.w	800c8f8 <_vfprintf_r+0x244>
 800c6e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c6e8:	8993      	ldrh	r3, [r2, #12]
 800c6ea:	f403 5000 	and.w	r0, r3, #8192	; 0x2000
 800c6ee:	b201      	sxth	r1, r0
 800c6f0:	b939      	cbnz	r1, 800c702 <_vfprintf_r+0x4e>
 800c6f2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c6f4:	6e42      	ldr	r2, [r0, #100]	; 0x64
 800c6f6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c6fa:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 800c6fe:	8183      	strh	r3, [r0, #12]
 800c700:	6641      	str	r1, [r0, #100]	; 0x64
 800c702:	f003 0008 	and.w	r0, r3, #8
 800c706:	b202      	sxth	r2, r0
 800c708:	2a00      	cmp	r2, #0
 800c70a:	f000 80be 	beq.w	800c88a <_vfprintf_r+0x1d6>
 800c70e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c710:	6908      	ldr	r0, [r1, #16]
 800c712:	2800      	cmp	r0, #0
 800c714:	f000 80b9 	beq.w	800c88a <_vfprintf_r+0x1d6>
 800c718:	f003 021a 	and.w	r2, r3, #26
 800c71c:	2a0a      	cmp	r2, #10
 800c71e:	f000 80c0 	beq.w	800c8a2 <_vfprintf_r+0x1ee>
 800c722:	2100      	movs	r1, #0
 800c724:	ab34      	add	r3, sp, #208	; 0xd0
 800c726:	f8df 9570 	ldr.w	r9, [pc, #1392]	; 800cc98 <_vfprintf_r+0x5e4>
 800c72a:	9111      	str	r1, [sp, #68]	; 0x44
 800c72c:	9308      	str	r3, [sp, #32]
 800c72e:	9327      	str	r3, [sp, #156]	; 0x9c
 800c730:	9129      	str	r1, [sp, #164]	; 0xa4
 800c732:	9128      	str	r1, [sp, #160]	; 0xa0
 800c734:	911a      	str	r1, [sp, #104]	; 0x68
 800c736:	911b      	str	r1, [sp, #108]	; 0x6c
 800c738:	910e      	str	r1, [sp, #56]	; 0x38
 800c73a:	46a3      	mov	fp, r4
 800c73c:	469a      	mov	sl, r3
 800c73e:	f89b 4000 	ldrb.w	r4, [fp]
 800c742:	2c00      	cmp	r4, #0
 800c744:	f000 80dc 	beq.w	800c900 <_vfprintf_r+0x24c>
 800c748:	2c25      	cmp	r4, #37	; 0x25
 800c74a:	f000 80d9 	beq.w	800c900 <_vfprintf_r+0x24c>
 800c74e:	f10b 0501 	add.w	r5, fp, #1
 800c752:	e001      	b.n	800c758 <_vfprintf_r+0xa4>
 800c754:	2a25      	cmp	r2, #37	; 0x25
 800c756:	d004      	beq.n	800c762 <_vfprintf_r+0xae>
 800c758:	462c      	mov	r4, r5
 800c75a:	3501      	adds	r5, #1
 800c75c:	7822      	ldrb	r2, [r4, #0]
 800c75e:	2a00      	cmp	r2, #0
 800c760:	d1f8      	bne.n	800c754 <_vfprintf_r+0xa0>
 800c762:	ebcb 0504 	rsb	r5, fp, r4
 800c766:	b18d      	cbz	r5, 800c78c <_vfprintf_r+0xd8>
 800c768:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c76a:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800c76c:	f8ca b000 	str.w	fp, [sl]
 800c770:	1c5a      	adds	r2, r3, #1
 800c772:	1941      	adds	r1, r0, r5
 800c774:	2a07      	cmp	r2, #7
 800c776:	f8ca 5004 	str.w	r5, [sl, #4]
 800c77a:	9129      	str	r1, [sp, #164]	; 0xa4
 800c77c:	9228      	str	r2, [sp, #160]	; 0xa0
 800c77e:	f10a 0a08 	add.w	sl, sl, #8
 800c782:	f300 80af 	bgt.w	800c8e4 <_vfprintf_r+0x230>
 800c786:	980e      	ldr	r0, [sp, #56]	; 0x38
 800c788:	1941      	adds	r1, r0, r5
 800c78a:	910e      	str	r1, [sp, #56]	; 0x38
 800c78c:	7823      	ldrb	r3, [r4, #0]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	f000 8094 	beq.w	800c8bc <_vfprintf_r+0x208>
 800c794:	2600      	movs	r6, #0
 800c796:	f04f 3eff 	mov.w	lr, #4294967295
 800c79a:	f894 8001 	ldrb.w	r8, [r4, #1]
 800c79e:	960d      	str	r6, [sp, #52]	; 0x34
 800c7a0:	f88d 607b 	strb.w	r6, [sp, #123]	; 0x7b
 800c7a4:	9609      	str	r6, [sp, #36]	; 0x24
 800c7a6:	f104 0b01 	add.w	fp, r4, #1
 800c7aa:	2120      	movs	r1, #32
 800c7ac:	222b      	movs	r2, #43	; 0x2b
 800c7ae:	4676      	mov	r6, lr
 800c7b0:	f10b 0b01 	add.w	fp, fp, #1
 800c7b4:	f1a8 0320 	sub.w	r3, r8, #32
 800c7b8:	2b58      	cmp	r3, #88	; 0x58
 800c7ba:	f200 82db 	bhi.w	800cd74 <_vfprintf_r+0x6c0>
 800c7be:	e8df f013 	tbh	[pc, r3, lsl #1]
 800c7c2:	02eb      	.short	0x02eb
 800c7c4:	02d902d9 	.word	0x02d902d9
 800c7c8:	02d902f5 	.word	0x02d902f5
 800c7cc:	02d902d9 	.word	0x02d902d9
 800c7d0:	02d902d9 	.word	0x02d902d9
 800c7d4:	032202d9 	.word	0x032202d9
 800c7d8:	02d900a1 	.word	0x02d900a1
 800c7dc:	00a6005d 	.word	0x00a6005d
 800c7e0:	00c102d9 	.word	0x00c102d9
 800c7e4:	032e032e 	.word	0x032e032e
 800c7e8:	032e032e 	.word	0x032e032e
 800c7ec:	032e032e 	.word	0x032e032e
 800c7f0:	032e032e 	.word	0x032e032e
 800c7f4:	02d9032e 	.word	0x02d9032e
 800c7f8:	02d902d9 	.word	0x02d902d9
 800c7fc:	02d902d9 	.word	0x02d902d9
 800c800:	02d902d9 	.word	0x02d902d9
 800c804:	02d902d9 	.word	0x02d902d9
 800c808:	018602d9 	.word	0x018602d9
 800c80c:	02d900c8 	.word	0x02d900c8
 800c810:	02d900c8 	.word	0x02d900c8
 800c814:	02d902d9 	.word	0x02d902d9
 800c818:	017f02d9 	.word	0x017f02d9
 800c81c:	02d902d9 	.word	0x02d902d9
 800c820:	02d901cb 	.word	0x02d901cb
 800c824:	02d902d9 	.word	0x02d902d9
 800c828:	02d902d9 	.word	0x02d902d9
 800c82c:	02d901e5 	.word	0x02d901e5
 800c830:	01fb02d9 	.word	0x01fb02d9
 800c834:	02d902d9 	.word	0x02d902d9
 800c838:	02d902d9 	.word	0x02d902d9
 800c83c:	02d902d9 	.word	0x02d902d9
 800c840:	02d902d9 	.word	0x02d902d9
 800c844:	02d902d9 	.word	0x02d902d9
 800c848:	02a802c4 	.word	0x02a802c4
 800c84c:	00c800c8 	.word	0x00c800c8
 800c850:	02bd00c8 	.word	0x02bd00c8
 800c854:	02d902a8 	.word	0x02d902a8
 800c858:	025602d9 	.word	0x025602d9
 800c85c:	026d02d9 	.word	0x026d02d9
 800c860:	028f027b 	.word	0x028f027b
 800c864:	02d90220 	.word	0x02d90220
 800c868:	02d90227 	.word	0x02d90227
 800c86c:	02d902fc 	.word	0x02d902fc
 800c870:	030e02d9 	.word	0x030e02d9
 800c874:	980d      	ldr	r0, [sp, #52]	; 0x34
 800c876:	9310      	str	r3, [sp, #64]	; 0x40
 800c878:	4240      	negs	r0, r0
 800c87a:	900d      	str	r0, [sp, #52]	; 0x34
 800c87c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c87e:	f043 0004 	orr.w	r0, r3, #4
 800c882:	9009      	str	r0, [sp, #36]	; 0x24
 800c884:	f89b 8000 	ldrb.w	r8, [fp]
 800c888:	e792      	b.n	800c7b0 <_vfprintf_r+0xfc>
 800c88a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c88c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c88e:	f001 fdbf 	bl	800e410 <__swsetup_r>
 800c892:	bb00      	cbnz	r0, 800c8d6 <_vfprintf_r+0x222>
 800c894:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c896:	899b      	ldrh	r3, [r3, #12]
 800c898:	f003 021a 	and.w	r2, r3, #26
 800c89c:	2a0a      	cmp	r2, #10
 800c89e:	f47f af40 	bne.w	800c722 <_vfprintf_r+0x6e>
 800c8a2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c8a4:	f9b1 000e 	ldrsh.w	r0, [r1, #14]
 800c8a8:	2800      	cmp	r0, #0
 800c8aa:	f6ff af3a 	blt.w	800c722 <_vfprintf_r+0x6e>
 800c8ae:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c8b0:	4622      	mov	r2, r4
 800c8b2:	462b      	mov	r3, r5
 800c8b4:	f001 fd62 	bl	800e37c <__sbprintf>
 800c8b8:	900e      	str	r0, [sp, #56]	; 0x38
 800c8ba:	e00f      	b.n	800c8dc <_vfprintf_r+0x228>
 800c8bc:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800c8be:	b120      	cbz	r0, 800c8ca <_vfprintf_r+0x216>
 800c8c0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c8c2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c8c4:	aa27      	add	r2, sp, #156	; 0x9c
 800c8c6:	f005 fe0d 	bl	80124e4 <__sprint_r>
 800c8ca:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c8cc:	898a      	ldrh	r2, [r1, #12]
 800c8ce:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800c8d2:	b218      	sxth	r0, r3
 800c8d4:	b110      	cbz	r0, 800c8dc <_vfprintf_r+0x228>
 800c8d6:	f04f 31ff 	mov.w	r1, #4294967295
 800c8da:	910e      	str	r1, [sp, #56]	; 0x38
 800c8dc:	980e      	ldr	r0, [sp, #56]	; 0x38
 800c8de:	b045      	add	sp, #276	; 0x114
 800c8e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8e4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800c8e6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c8e8:	aa27      	add	r2, sp, #156	; 0x9c
 800c8ea:	f005 fdfb 	bl	80124e4 <__sprint_r>
 800c8ee:	2800      	cmp	r0, #0
 800c8f0:	d1eb      	bne.n	800c8ca <_vfprintf_r+0x216>
 800c8f2:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800c8f6:	e746      	b.n	800c786 <_vfprintf_r+0xd2>
 800c8f8:	4608      	mov	r0, r1
 800c8fa:	f003 f9a3 	bl	800fc44 <__sinit>
 800c8fe:	e6f2      	b.n	800c6e6 <_vfprintf_r+0x32>
 800c900:	465c      	mov	r4, fp
 800c902:	e743      	b.n	800c78c <_vfprintf_r+0xd8>
 800c904:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800c908:	f89b 8000 	ldrb.w	r8, [fp]
 800c90c:	e750      	b.n	800c7b0 <_vfprintf_r+0xfc>
 800c90e:	4658      	mov	r0, fp
 800c910:	f810 8b01 	ldrb.w	r8, [r0], #1
 800c914:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
 800c918:	f001 84f5 	beq.w	800e306 <_vfprintf_r+0x1c52>
 800c91c:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 800c920:	2600      	movs	r6, #0
 800c922:	2b09      	cmp	r3, #9
 800c924:	f201 847d 	bhi.w	800e222 <_vfprintf_r+0x1b6e>
 800c928:	f810 8b01 	ldrb.w	r8, [r0], #1
 800c92c:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 800c930:	eb03 0646 	add.w	r6, r3, r6, lsl #1
 800c934:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 800c938:	2b09      	cmp	r3, #9
 800c93a:	4683      	mov	fp, r0
 800c93c:	d9f4      	bls.n	800c928 <_vfprintf_r+0x274>
 800c93e:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 800c942:	e737      	b.n	800c7b4 <_vfprintf_r+0x100>
 800c944:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c946:	f040 0380 	orr.w	r3, r0, #128	; 0x80
 800c94a:	9309      	str	r3, [sp, #36]	; 0x24
 800c94c:	f89b 8000 	ldrb.w	r8, [fp]
 800c950:	e72e      	b.n	800c7b0 <_vfprintf_r+0xfc>
 800c952:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800c954:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800c958:	1dea      	adds	r2, r5, #7
 800c95a:	f022 0407 	bic.w	r4, r2, #7
 800c95e:	f104 0108 	add.w	r1, r4, #8
 800c962:	9110      	str	r1, [sp, #64]	; 0x40
 800c964:	46b6      	mov	lr, r6
 800c966:	6826      	ldr	r6, [r4, #0]
 800c968:	6864      	ldr	r4, [r4, #4]
 800c96a:	f8cd e01c 	str.w	lr, [sp, #28]
 800c96e:	4630      	mov	r0, r6
 800c970:	4621      	mov	r1, r4
 800c972:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 800c976:	4621      	mov	r1, r4
 800c978:	4630      	mov	r0, r6
 800c97a:	f004 fdc3 	bl	8011504 <__fpclassifyd>
 800c97e:	2801      	cmp	r0, #1
 800c980:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800c984:	4630      	mov	r0, r6
 800c986:	4621      	mov	r1, r4
 800c988:	f041 80ac 	bne.w	800dae4 <_vfprintf_r+0x1430>
 800c98c:	2200      	movs	r2, #0
 800c98e:	2300      	movs	r3, #0
 800c990:	f007 fd52 	bl	8014438 <__aeabi_dcmplt>
 800c994:	2800      	cmp	r0, #0
 800c996:	f041 8382 	bne.w	800e09e <_vfprintf_r+0x19ea>
 800c99a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800c99e:	4cba      	ldr	r4, [pc, #744]	; (800cc88 <_vfprintf_r+0x5d4>)
 800c9a0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800c9a2:	4eba      	ldr	r6, [pc, #744]	; (800cc8c <_vfprintf_r+0x5d8>)
 800c9a4:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800c9a6:	2203      	movs	r2, #3
 800c9a8:	2100      	movs	r1, #0
 800c9aa:	920c      	str	r2, [sp, #48]	; 0x30
 800c9ac:	9112      	str	r1, [sp, #72]	; 0x48
 800c9ae:	2847      	cmp	r0, #71	; 0x47
 800c9b0:	bfcc      	ite	gt
 800c9b2:	46b0      	movgt	r8, r6
 800c9b4:	46a0      	movle	r8, r4
 800c9b6:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 800c9ba:	2103      	movs	r1, #3
 800c9bc:	2400      	movs	r4, #0
 800c9be:	9209      	str	r2, [sp, #36]	; 0x24
 800c9c0:	910f      	str	r1, [sp, #60]	; 0x3c
 800c9c2:	9415      	str	r4, [sp, #84]	; 0x54
 800c9c4:	b113      	cbz	r3, 800c9cc <_vfprintf_r+0x318>
 800c9c6:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c9c8:	1c44      	adds	r4, r0, #1
 800c9ca:	940c      	str	r4, [sp, #48]	; 0x30
 800c9cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c9ce:	f011 0502 	ands.w	r5, r1, #2
 800c9d2:	d002      	beq.n	800c9da <_vfprintf_r+0x326>
 800c9d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c9d6:	1c90      	adds	r0, r2, #2
 800c9d8:	900c      	str	r0, [sp, #48]	; 0x30
 800c9da:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800c9dc:	f014 0684 	ands.w	r6, r4, #132	; 0x84
 800c9e0:	f040 82d2 	bne.w	800cf88 <_vfprintf_r+0x8d4>
 800c9e4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800c9e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c9e8:	1aff      	subs	r7, r7, r3
 800c9ea:	2f00      	cmp	r7, #0
 800c9ec:	f340 82cc 	ble.w	800cf88 <_vfprintf_r+0x8d4>
 800c9f0:	2f10      	cmp	r7, #16
 800c9f2:	f341 82b0 	ble.w	800df56 <_vfprintf_r+0x18a2>
 800c9f6:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800c9f8:	4aa5      	ldr	r2, [pc, #660]	; (800cc90 <_vfprintf_r+0x5dc>)
 800c9fa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c9fc:	f8ca 2000 	str.w	r2, [sl]
 800ca00:	2410      	movs	r4, #16
 800ca02:	9217      	str	r2, [sp, #92]	; 0x5c
 800ca04:	1902      	adds	r2, r0, r4
 800ca06:	1c58      	adds	r0, r3, #1
 800ca08:	f1a7 0c11 	sub.w	ip, r7, #17
 800ca0c:	2807      	cmp	r0, #7
 800ca0e:	f8ca 4004 	str.w	r4, [sl, #4]
 800ca12:	f3cc 1c00 	ubfx	ip, ip, #4, #1
 800ca16:	9229      	str	r2, [sp, #164]	; 0xa4
 800ca18:	9028      	str	r0, [sp, #160]	; 0xa0
 800ca1a:	f10a 0a08 	add.w	sl, sl, #8
 800ca1e:	f300 85d2 	bgt.w	800d5c6 <_vfprintf_r+0xf12>
 800ca22:	3f10      	subs	r7, #16
 800ca24:	2f10      	cmp	r7, #16
 800ca26:	f340 821d 	ble.w	800ce64 <_vfprintf_r+0x7b0>
 800ca2a:	f1bc 0f00 	cmp.w	ip, #0
 800ca2e:	d012      	beq.n	800ca56 <_vfprintf_r+0x3a2>
 800ca30:	3001      	adds	r0, #1
 800ca32:	f644 51a0 	movw	r1, #19872	; 0x4da0
 800ca36:	3210      	adds	r2, #16
 800ca38:	f6c0 0101 	movt	r1, #2049	; 0x801
 800ca3c:	2807      	cmp	r0, #7
 800ca3e:	e88a 0012 	stmia.w	sl, {r1, r4}
 800ca42:	9229      	str	r2, [sp, #164]	; 0xa4
 800ca44:	9028      	str	r0, [sp, #160]	; 0xa0
 800ca46:	f10a 0a08 	add.w	sl, sl, #8
 800ca4a:	f300 85ce 	bgt.w	800d5ea <_vfprintf_r+0xf36>
 800ca4e:	3f10      	subs	r7, #16
 800ca50:	2f10      	cmp	r7, #16
 800ca52:	f340 8207 	ble.w	800ce64 <_vfprintf_r+0x7b0>
 800ca56:	951c      	str	r5, [sp, #112]	; 0x70
 800ca58:	961d      	str	r6, [sp, #116]	; 0x74
 800ca5a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800ca5c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800ca5e:	e012      	b.n	800ca86 <_vfprintf_r+0x3d2>
 800ca60:	1c48      	adds	r0, r1, #1
 800ca62:	f644 51a0 	movw	r1, #19872	; 0x4da0
 800ca66:	3210      	adds	r2, #16
 800ca68:	f6c0 0101 	movt	r1, #2049	; 0x801
 800ca6c:	2807      	cmp	r0, #7
 800ca6e:	e88a 0012 	stmia.w	sl, {r1, r4}
 800ca72:	f10a 0a08 	add.w	sl, sl, #8
 800ca76:	9229      	str	r2, [sp, #164]	; 0xa4
 800ca78:	9028      	str	r0, [sp, #160]	; 0xa0
 800ca7a:	f300 81e1 	bgt.w	800ce40 <_vfprintf_r+0x78c>
 800ca7e:	3f10      	subs	r7, #16
 800ca80:	2f10      	cmp	r7, #16
 800ca82:	f340 81ed 	ble.w	800ce60 <_vfprintf_r+0x7ac>
 800ca86:	1c41      	adds	r1, r0, #1
 800ca88:	f644 50a0 	movw	r0, #19872	; 0x4da0
 800ca8c:	3210      	adds	r2, #16
 800ca8e:	f6c0 0001 	movt	r0, #2049	; 0x801
 800ca92:	2907      	cmp	r1, #7
 800ca94:	e88a 0011 	stmia.w	sl, {r0, r4}
 800ca98:	f1a7 0710 	sub.w	r7, r7, #16
 800ca9c:	f10a 0a08 	add.w	sl, sl, #8
 800caa0:	9229      	str	r2, [sp, #164]	; 0xa4
 800caa2:	9128      	str	r1, [sp, #160]	; 0xa0
 800caa4:	dddc      	ble.n	800ca60 <_vfprintf_r+0x3ac>
 800caa6:	4628      	mov	r0, r5
 800caa8:	4631      	mov	r1, r6
 800caaa:	aa27      	add	r2, sp, #156	; 0x9c
 800caac:	f005 fd1a 	bl	80124e4 <__sprint_r>
 800cab0:	2800      	cmp	r0, #0
 800cab2:	f47f af0a 	bne.w	800c8ca <_vfprintf_r+0x216>
 800cab6:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800cab8:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800caba:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800cabe:	e7cf      	b.n	800ca60 <_vfprintf_r+0x3ac>
 800cac0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cac2:	f043 0008 	orr.w	r0, r3, #8
 800cac6:	9009      	str	r0, [sp, #36]	; 0x24
 800cac8:	f89b 8000 	ldrb.w	r8, [fp]
 800cacc:	e670      	b.n	800c7b0 <_vfprintf_r+0xfc>
 800cace:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cad0:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800cad4:	46b6      	mov	lr, r6
 800cad6:	f043 0610 	orr.w	r6, r3, #16
 800cada:	9609      	str	r6, [sp, #36]	; 0x24
 800cadc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cade:	0686      	lsls	r6, r0, #26
 800cae0:	f140 811e 	bpl.w	800cd20 <_vfprintf_r+0x66c>
 800cae4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cae6:	1dd4      	adds	r4, r2, #7
 800cae8:	f024 0007 	bic.w	r0, r4, #7
 800caec:	e9d0 2300 	ldrd	r2, r3, [r0]
 800caf0:	3008      	adds	r0, #8
 800caf2:	9010      	str	r0, [sp, #64]	; 0x40
 800caf4:	4614      	mov	r4, r2
 800caf6:	461d      	mov	r5, r3
 800caf8:	2a00      	cmp	r2, #0
 800cafa:	f173 0000 	sbcs.w	r0, r3, #0
 800cafe:	f2c0 87e6 	blt.w	800dace <_vfprintf_r+0x141a>
 800cb02:	2301      	movs	r3, #1
 800cb04:	f1be 0f00 	cmp.w	lr, #0
 800cb08:	db03      	blt.n	800cb12 <_vfprintf_r+0x45e>
 800cb0a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800cb0c:	f026 0280 	bic.w	r2, r6, #128	; 0x80
 800cb10:	9209      	str	r2, [sp, #36]	; 0x24
 800cb12:	ea54 0205 	orrs.w	r2, r4, r5
 800cb16:	f040 833b 	bne.w	800d190 <_vfprintf_r+0xadc>
 800cb1a:	f1be 0f00 	cmp.w	lr, #0
 800cb1e:	f040 8337 	bne.w	800d190 <_vfprintf_r+0xadc>
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	f040 8539 	bne.w	800d59a <_vfprintf_r+0xee6>
 800cb28:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800cb2a:	07e9      	lsls	r1, r5, #31
 800cb2c:	f140 8535 	bpl.w	800d59a <_vfprintf_r+0xee6>
 800cb30:	ac44      	add	r4, sp, #272	; 0x110
 800cb32:	2030      	movs	r0, #48	; 0x30
 800cb34:	f804 0d41 	strb.w	r0, [r4, #-65]!
 800cb38:	9b08      	ldr	r3, [sp, #32]
 800cb3a:	1b19      	subs	r1, r3, r4
 800cb3c:	910f      	str	r1, [sp, #60]	; 0x3c
 800cb3e:	46a0      	mov	r8, r4
 800cb40:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800cb42:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800cb46:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
 800cb4a:	4575      	cmp	r5, lr
 800cb4c:	bfb8      	it	lt
 800cb4e:	4675      	movlt	r5, lr
 800cb50:	2600      	movs	r6, #0
 800cb52:	950c      	str	r5, [sp, #48]	; 0x30
 800cb54:	9615      	str	r6, [sp, #84]	; 0x54
 800cb56:	e735      	b.n	800c9c4 <_vfprintf_r+0x310>
 800cb58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb5a:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800cb5e:	f042 0410 	orr.w	r4, r2, #16
 800cb62:	9409      	str	r4, [sp, #36]	; 0x24
 800cb64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb66:	f013 0320 	ands.w	r3, r3, #32
 800cb6a:	46b6      	mov	lr, r6
 800cb6c:	f000 80ac 	beq.w	800ccc8 <_vfprintf_r+0x614>
 800cb70:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cb72:	1ddc      	adds	r4, r3, #7
 800cb74:	f024 0107 	bic.w	r1, r4, #7
 800cb78:	e9d1 4500 	ldrd	r4, r5, [r1]
 800cb7c:	f101 0608 	add.w	r6, r1, #8
 800cb80:	9610      	str	r6, [sp, #64]	; 0x40
 800cb82:	2300      	movs	r3, #0
 800cb84:	2000      	movs	r0, #0
 800cb86:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800cb8a:	e7bb      	b.n	800cb04 <_vfprintf_r+0x450>
 800cb8c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800cb8e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800cb92:	f044 0510 	orr.w	r5, r4, #16
 800cb96:	9509      	str	r5, [sp, #36]	; 0x24
 800cb98:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cb9a:	0685      	lsls	r5, r0, #26
 800cb9c:	46b6      	mov	lr, r6
 800cb9e:	f140 8113 	bpl.w	800cdc8 <_vfprintf_r+0x714>
 800cba2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800cba4:	1de8      	adds	r0, r5, #7
 800cba6:	f020 0107 	bic.w	r1, r0, #7
 800cbaa:	f101 0608 	add.w	r6, r1, #8
 800cbae:	9610      	str	r6, [sp, #64]	; 0x40
 800cbb0:	e9d1 4500 	ldrd	r4, r5, [r1]
 800cbb4:	2301      	movs	r3, #1
 800cbb6:	e7e5      	b.n	800cb84 <_vfprintf_r+0x4d0>
 800cbb8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800cbba:	4836      	ldr	r0, [pc, #216]	; (800cc94 <_vfprintf_r+0x5e0>)
 800cbbc:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800cbc0:	06a9      	lsls	r1, r5, #26
 800cbc2:	46b6      	mov	lr, r6
 800cbc4:	901a      	str	r0, [sp, #104]	; 0x68
 800cbc6:	f140 8113 	bpl.w	800cdf0 <_vfprintf_r+0x73c>
 800cbca:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800cbcc:	1de3      	adds	r3, r4, #7
 800cbce:	f023 0507 	bic.w	r5, r3, #7
 800cbd2:	f105 0008 	add.w	r0, r5, #8
 800cbd6:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cbda:	9010      	str	r0, [sp, #64]	; 0x40
 800cbdc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cbde:	07ce      	lsls	r6, r1, #31
 800cbe0:	f140 84e1 	bpl.w	800d5a6 <_vfprintf_r+0xef2>
 800cbe4:	ea54 0305 	orrs.w	r3, r4, r5
 800cbe8:	f000 84dd 	beq.w	800d5a6 <_vfprintf_r+0xef2>
 800cbec:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cbee:	f041 0302 	orr.w	r3, r1, #2
 800cbf2:	2630      	movs	r6, #48	; 0x30
 800cbf4:	9309      	str	r3, [sp, #36]	; 0x24
 800cbf6:	f88d 607c 	strb.w	r6, [sp, #124]	; 0x7c
 800cbfa:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
 800cbfe:	2302      	movs	r3, #2
 800cc00:	e7c0      	b.n	800cb84 <_vfprintf_r+0x4d0>
 800cc02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc04:	f043 0020 	orr.w	r0, r3, #32
 800cc08:	9009      	str	r0, [sp, #36]	; 0x24
 800cc0a:	f89b 8000 	ldrb.w	r8, [fp]
 800cc0e:	e5cf      	b.n	800c7b0 <_vfprintf_r+0xfc>
 800cc10:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800cc12:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800cc16:	46b4      	mov	ip, r6
 800cc18:	2600      	movs	r6, #0
 800cc1a:	f88d 607b 	strb.w	r6, [sp, #123]	; 0x7b
 800cc1e:	f8d5 8000 	ldr.w	r8, [r5]
 800cc22:	1d2c      	adds	r4, r5, #4
 800cc24:	f1b8 0f00 	cmp.w	r8, #0
 800cc28:	f001 8225 	beq.w	800e076 <_vfprintf_r+0x19c2>
 800cc2c:	f1bc 0f00 	cmp.w	ip, #0
 800cc30:	4640      	mov	r0, r8
 800cc32:	f2c1 815a 	blt.w	800deea <_vfprintf_r+0x1836>
 800cc36:	4662      	mov	r2, ip
 800cc38:	4631      	mov	r1, r6
 800cc3a:	f8cd c01c 	str.w	ip, [sp, #28]
 800cc3e:	f003 fb2b 	bl	8010298 <memchr>
 800cc42:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800cc46:	2800      	cmp	r0, #0
 800cc48:	f001 82d9 	beq.w	800e1fe <_vfprintf_r+0x1b4a>
 800cc4c:	ebc8 0300 	rsb	r3, r8, r0
 800cc50:	4563      	cmp	r3, ip
 800cc52:	930f      	str	r3, [sp, #60]	; 0x3c
 800cc54:	9612      	str	r6, [sp, #72]	; 0x48
 800cc56:	f341 80d6 	ble.w	800de06 <_vfprintf_r+0x1752>
 800cc5a:	ea2c 70ec 	bic.w	r0, ip, ip, asr #31
 800cc5e:	900c      	str	r0, [sp, #48]	; 0x30
 800cc60:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800cc64:	9410      	str	r4, [sp, #64]	; 0x40
 800cc66:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 800cc6a:	9615      	str	r6, [sp, #84]	; 0x54
 800cc6c:	e6aa      	b.n	800c9c4 <_vfprintf_r+0x310>
 800cc6e:	f89b 8000 	ldrb.w	r8, [fp]
 800cc72:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
 800cc76:	465b      	mov	r3, fp
 800cc78:	f001 811e 	beq.w	800deb8 <_vfprintf_r+0x1804>
 800cc7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cc7e:	f040 0310 	orr.w	r3, r0, #16
 800cc82:	9309      	str	r3, [sp, #36]	; 0x24
 800cc84:	e594      	b.n	800c7b0 <_vfprintf_r+0xfc>
 800cc86:	bf00      	nop
 800cc88:	08014d3c 	.word	0x08014d3c
 800cc8c:	08014d40 	.word	0x08014d40
 800cc90:	08014da0 	.word	0x08014da0
 800cc94:	08014d4c 	.word	0x08014d4c
 800cc98:	08014db0 	.word	0x08014db0
 800cc9c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800cc9e:	06a1      	lsls	r1, r4, #26
 800cca0:	f140 87d0 	bpl.w	800dc44 <_vfprintf_r+0x1590>
 800cca4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cca6:	980e      	ldr	r0, [sp, #56]	; 0x38
 800cca8:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800ccaa:	6813      	ldr	r3, [r2, #0]
 800ccac:	17c1      	asrs	r1, r0, #31
 800ccae:	1d22      	adds	r2, r4, #4
 800ccb0:	6018      	str	r0, [r3, #0]
 800ccb2:	6059      	str	r1, [r3, #4]
 800ccb4:	9210      	str	r2, [sp, #64]	; 0x40
 800ccb6:	e542      	b.n	800c73e <_vfprintf_r+0x8a>
 800ccb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ccba:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800ccbe:	f013 0320 	ands.w	r3, r3, #32
 800ccc2:	46b6      	mov	lr, r6
 800ccc4:	f47f af54 	bne.w	800cb70 <_vfprintf_r+0x4bc>
 800ccc8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ccca:	f015 0010 	ands.w	r0, r5, #16
 800ccce:	f000 87ab 	beq.w	800dc28 <_vfprintf_r+0x1574>
 800ccd2:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ccd4:	6805      	ldr	r5, [r0, #0]
 800ccd6:	1d02      	adds	r2, r0, #4
 800ccd8:	462c      	mov	r4, r5
 800ccda:	9210      	str	r2, [sp, #64]	; 0x40
 800ccdc:	2500      	movs	r5, #0
 800ccde:	e751      	b.n	800cb84 <_vfprintf_r+0x4d0>
 800cce0:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800cce2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cce4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cce6:	6825      	ldr	r5, [r4, #0]
 800cce8:	46b6      	mov	lr, r6
 800ccea:	1d16      	adds	r6, r2, #4
 800ccec:	4aa4      	ldr	r2, [pc, #656]	; (800cf80 <_vfprintf_r+0x8cc>)
 800ccee:	9610      	str	r6, [sp, #64]	; 0x40
 800ccf0:	f04f 0878 	mov.w	r8, #120	; 0x78
 800ccf4:	f041 0302 	orr.w	r3, r1, #2
 800ccf8:	2030      	movs	r0, #48	; 0x30
 800ccfa:	462c      	mov	r4, r5
 800ccfc:	9309      	str	r3, [sp, #36]	; 0x24
 800ccfe:	f88d 807d 	strb.w	r8, [sp, #125]	; 0x7d
 800cd02:	2500      	movs	r5, #0
 800cd04:	f88d 007c 	strb.w	r0, [sp, #124]	; 0x7c
 800cd08:	921a      	str	r2, [sp, #104]	; 0x68
 800cd0a:	2302      	movs	r3, #2
 800cd0c:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800cd10:	e738      	b.n	800cb84 <_vfprintf_r+0x4d0>
 800cd12:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cd14:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800cd18:	46b6      	mov	lr, r6
 800cd1a:	0686      	lsls	r6, r0, #26
 800cd1c:	f53f aee2 	bmi.w	800cae4 <_vfprintf_r+0x430>
 800cd20:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800cd22:	06ed      	lsls	r5, r5, #27
 800cd24:	f140 879e 	bpl.w	800dc64 <_vfprintf_r+0x15b0>
 800cd28:	9810      	ldr	r0, [sp, #64]	; 0x40
 800cd2a:	6805      	ldr	r5, [r0, #0]
 800cd2c:	462c      	mov	r4, r5
 800cd2e:	9910      	ldr	r1, [sp, #64]	; 0x40
 800cd30:	17e5      	asrs	r5, r4, #31
 800cd32:	1d0e      	adds	r6, r1, #4
 800cd34:	4622      	mov	r2, r4
 800cd36:	462b      	mov	r3, r5
 800cd38:	9610      	str	r6, [sp, #64]	; 0x40
 800cd3a:	e6dd      	b.n	800caf8 <_vfprintf_r+0x444>
 800cd3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd3e:	f043 0040 	orr.w	r0, r3, #64	; 0x40
 800cd42:	9009      	str	r0, [sp, #36]	; 0x24
 800cd44:	f89b 8000 	ldrb.w	r8, [fp]
 800cd48:	e532      	b.n	800c7b0 <_vfprintf_r+0xfc>
 800cd4a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800cd4c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cd4e:	682e      	ldr	r6, [r5, #0]
 800cd50:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800cd54:	2401      	movs	r4, #1
 800cd56:	2100      	movs	r1, #0
 800cd58:	1d13      	adds	r3, r2, #4
 800cd5a:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800cd5e:	940c      	str	r4, [sp, #48]	; 0x30
 800cd60:	9310      	str	r3, [sp, #64]	; 0x40
 800cd62:	f88d 60a8 	strb.w	r6, [sp, #168]	; 0xa8
 800cd66:	940f      	str	r4, [sp, #60]	; 0x3c
 800cd68:	f10d 08a8 	add.w	r8, sp, #168	; 0xa8
 800cd6c:	2300      	movs	r3, #0
 800cd6e:	9312      	str	r3, [sp, #72]	; 0x48
 800cd70:	9315      	str	r3, [sp, #84]	; 0x54
 800cd72:	e62b      	b.n	800c9cc <_vfprintf_r+0x318>
 800cd74:	4640      	mov	r0, r8
 800cd76:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800cd7a:	2800      	cmp	r0, #0
 800cd7c:	f43f ad9e 	beq.w	800c8bc <_vfprintf_r+0x208>
 800cd80:	2501      	movs	r5, #1
 800cd82:	2400      	movs	r4, #0
 800cd84:	2601      	movs	r6, #1
 800cd86:	f88d 80a8 	strb.w	r8, [sp, #168]	; 0xa8
 800cd8a:	950c      	str	r5, [sp, #48]	; 0x30
 800cd8c:	f88d 407b 	strb.w	r4, [sp, #123]	; 0x7b
 800cd90:	960f      	str	r6, [sp, #60]	; 0x3c
 800cd92:	f10d 08a8 	add.w	r8, sp, #168	; 0xa8
 800cd96:	e7e9      	b.n	800cd6c <_vfprintf_r+0x6b8>
 800cd98:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	f040 8781 	bne.w	800dca4 <_vfprintf_r+0x15f0>
 800cda2:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800cda6:	f89b 8000 	ldrb.w	r8, [fp]
 800cdaa:	e501      	b.n	800c7b0 <_vfprintf_r+0xfc>
 800cdac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cdae:	f043 0001 	orr.w	r0, r3, #1
 800cdb2:	9009      	str	r0, [sp, #36]	; 0x24
 800cdb4:	f89b 8000 	ldrb.w	r8, [fp]
 800cdb8:	e4fa      	b.n	800c7b0 <_vfprintf_r+0xfc>
 800cdba:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cdbc:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800cdc0:	0685      	lsls	r5, r0, #26
 800cdc2:	46b6      	mov	lr, r6
 800cdc4:	f53f aeed 	bmi.w	800cba2 <_vfprintf_r+0x4ee>
 800cdc8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cdca:	06cc      	lsls	r4, r1, #27
 800cdcc:	f140 875e 	bpl.w	800dc8c <_vfprintf_r+0x15d8>
 800cdd0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cdd2:	1d13      	adds	r3, r2, #4
 800cdd4:	9310      	str	r3, [sp, #64]	; 0x40
 800cdd6:	6814      	ldr	r4, [r2, #0]
 800cdd8:	2500      	movs	r5, #0
 800cdda:	2301      	movs	r3, #1
 800cddc:	e6d2      	b.n	800cb84 <_vfprintf_r+0x4d0>
 800cdde:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800cde0:	4c67      	ldr	r4, [pc, #412]	; (800cf80 <_vfprintf_r+0x8cc>)
 800cde2:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800cde6:	06a9      	lsls	r1, r5, #26
 800cde8:	46b6      	mov	lr, r6
 800cdea:	941a      	str	r4, [sp, #104]	; 0x68
 800cdec:	f53f aeed 	bmi.w	800cbca <_vfprintf_r+0x516>
 800cdf0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800cdf2:	06f2      	lsls	r2, r6, #27
 800cdf4:	f140 873f 	bpl.w	800dc76 <_vfprintf_r+0x15c2>
 800cdf8:	9e10      	ldr	r6, [sp, #64]	; 0x40
 800cdfa:	6831      	ldr	r1, [r6, #0]
 800cdfc:	1d32      	adds	r2, r6, #4
 800cdfe:	460c      	mov	r4, r1
 800ce00:	2500      	movs	r5, #0
 800ce02:	9210      	str	r2, [sp, #64]	; 0x40
 800ce04:	e6ea      	b.n	800cbdc <_vfprintf_r+0x528>
 800ce06:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ce08:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ce0a:	6800      	ldr	r0, [r0, #0]
 800ce0c:	3304      	adds	r3, #4
 800ce0e:	2800      	cmp	r0, #0
 800ce10:	900d      	str	r0, [sp, #52]	; 0x34
 800ce12:	f6ff ad2f 	blt.w	800c874 <_vfprintf_r+0x1c0>
 800ce16:	f89b 8000 	ldrb.w	r8, [fp]
 800ce1a:	9310      	str	r3, [sp, #64]	; 0x40
 800ce1c:	e4c8      	b.n	800c7b0 <_vfprintf_r+0xfc>
 800ce1e:	4658      	mov	r0, fp
 800ce20:	2300      	movs	r3, #0
 800ce22:	f1a8 0530 	sub.w	r5, r8, #48	; 0x30
 800ce26:	f810 8b01 	ldrb.w	r8, [r0], #1
 800ce2a:	f1a8 0430 	sub.w	r4, r8, #48	; 0x30
 800ce2e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800ce32:	2c09      	cmp	r4, #9
 800ce34:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800ce38:	4683      	mov	fp, r0
 800ce3a:	d9f2      	bls.n	800ce22 <_vfprintf_r+0x76e>
 800ce3c:	930d      	str	r3, [sp, #52]	; 0x34
 800ce3e:	e4b9      	b.n	800c7b4 <_vfprintf_r+0x100>
 800ce40:	4628      	mov	r0, r5
 800ce42:	4631      	mov	r1, r6
 800ce44:	aa27      	add	r2, sp, #156	; 0x9c
 800ce46:	f005 fb4d 	bl	80124e4 <__sprint_r>
 800ce4a:	2800      	cmp	r0, #0
 800ce4c:	f47f ad3d 	bne.w	800c8ca <_vfprintf_r+0x216>
 800ce50:	3f10      	subs	r7, #16
 800ce52:	2f10      	cmp	r7, #16
 800ce54:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800ce56:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800ce58:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800ce5c:	f73f ae13 	bgt.w	800ca86 <_vfprintf_r+0x3d2>
 800ce60:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 800ce62:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800ce64:	19d4      	adds	r4, r2, r7
 800ce66:	1c43      	adds	r3, r0, #1
 800ce68:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ce6a:	2b07      	cmp	r3, #7
 800ce6c:	e88a 0084 	stmia.w	sl, {r2, r7}
 800ce70:	9429      	str	r4, [sp, #164]	; 0xa4
 800ce72:	9328      	str	r3, [sp, #160]	; 0xa0
 800ce74:	f10a 0a08 	add.w	sl, sl, #8
 800ce78:	f340 8087 	ble.w	800cf8a <_vfprintf_r+0x8d6>
 800ce7c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ce7e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ce80:	aa27      	add	r2, sp, #156	; 0x9c
 800ce82:	f005 fb2f 	bl	80124e4 <__sprint_r>
 800ce86:	2800      	cmp	r0, #0
 800ce88:	f47f ad1f 	bne.w	800c8ca <_vfprintf_r+0x216>
 800ce8c:	f89d 107b 	ldrb.w	r1, [sp, #123]	; 0x7b
 800ce90:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800ce92:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800ce96:	2900      	cmp	r1, #0
 800ce98:	d17b      	bne.n	800cf92 <_vfprintf_r+0x8de>
 800ce9a:	b17d      	cbz	r5, 800cebc <_vfprintf_r+0x808>
 800ce9c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800ce9e:	1c50      	adds	r0, r2, #1
 800cea0:	3402      	adds	r4, #2
 800cea2:	2102      	movs	r1, #2
 800cea4:	ab1f      	add	r3, sp, #124	; 0x7c
 800cea6:	2807      	cmp	r0, #7
 800cea8:	f8ca 3000 	str.w	r3, [sl]
 800ceac:	f8ca 1004 	str.w	r1, [sl, #4]
 800ceb0:	9429      	str	r4, [sp, #164]	; 0xa4
 800ceb2:	9028      	str	r0, [sp, #160]	; 0xa0
 800ceb4:	f10a 0a08 	add.w	sl, sl, #8
 800ceb8:	f300 8333 	bgt.w	800d522 <_vfprintf_r+0xe6e>
 800cebc:	2e80      	cmp	r6, #128	; 0x80
 800cebe:	f000 8228 	beq.w	800d312 <_vfprintf_r+0xc5e>
 800cec2:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800cec4:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800cec6:	1a2d      	subs	r5, r5, r0
 800cec8:	2d00      	cmp	r5, #0
 800ceca:	f340 80a8 	ble.w	800d01e <_vfprintf_r+0x96a>
 800cece:	2d10      	cmp	r5, #16
 800ced0:	f340 86ec 	ble.w	800dcac <_vfprintf_r+0x15f8>
 800ced4:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800ced6:	f8ca 9000 	str.w	r9, [sl]
 800ceda:	2710      	movs	r7, #16
 800cedc:	3201      	adds	r2, #1
 800cede:	f1a5 0311 	sub.w	r3, r5, #17
 800cee2:	19e4      	adds	r4, r4, r7
 800cee4:	2a07      	cmp	r2, #7
 800cee6:	f8ca 7004 	str.w	r7, [sl, #4]
 800ceea:	4e26      	ldr	r6, [pc, #152]	; (800cf84 <_vfprintf_r+0x8d0>)
 800ceec:	9429      	str	r4, [sp, #164]	; 0xa4
 800ceee:	9228      	str	r2, [sp, #160]	; 0xa0
 800cef0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800cef4:	f10a 0a08 	add.w	sl, sl, #8
 800cef8:	f300 82f7 	bgt.w	800d4ea <_vfprintf_r+0xe36>
 800cefc:	3d10      	subs	r5, #16
 800cefe:	2d10      	cmp	r5, #16
 800cf00:	dd76      	ble.n	800cff0 <_vfprintf_r+0x93c>
 800cf02:	b17b      	cbz	r3, 800cf24 <_vfprintf_r+0x870>
 800cf04:	3201      	adds	r2, #1
 800cf06:	3410      	adds	r4, #16
 800cf08:	2a07      	cmp	r2, #7
 800cf0a:	f8ca 9000 	str.w	r9, [sl]
 800cf0e:	f8ca 7004 	str.w	r7, [sl, #4]
 800cf12:	9429      	str	r4, [sp, #164]	; 0xa4
 800cf14:	9228      	str	r2, [sp, #160]	; 0xa0
 800cf16:	f10a 0a08 	add.w	sl, sl, #8
 800cf1a:	f300 82f5 	bgt.w	800d508 <_vfprintf_r+0xe54>
 800cf1e:	3d10      	subs	r5, #16
 800cf20:	2d10      	cmp	r5, #16
 800cf22:	dd65      	ble.n	800cff0 <_vfprintf_r+0x93c>
 800cf24:	4653      	mov	r3, sl
 800cf26:	4621      	mov	r1, r4
 800cf28:	46c2      	mov	sl, r8
 800cf2a:	4634      	mov	r4, r6
 800cf2c:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 800cf30:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800cf32:	e00c      	b.n	800cf4e <_vfprintf_r+0x89a>
 800cf34:	1c42      	adds	r2, r0, #1
 800cf36:	f8c3 9000 	str.w	r9, [r3]
 800cf3a:	605f      	str	r7, [r3, #4]
 800cf3c:	3110      	adds	r1, #16
 800cf3e:	3308      	adds	r3, #8
 800cf40:	2a07      	cmp	r2, #7
 800cf42:	9228      	str	r2, [sp, #160]	; 0xa0
 800cf44:	9129      	str	r1, [sp, #164]	; 0xa4
 800cf46:	dc41      	bgt.n	800cfcc <_vfprintf_r+0x918>
 800cf48:	3d10      	subs	r5, #16
 800cf4a:	2d10      	cmp	r5, #16
 800cf4c:	dd4c      	ble.n	800cfe8 <_vfprintf_r+0x934>
 800cf4e:	1c50      	adds	r0, r2, #1
 800cf50:	f8c3 9000 	str.w	r9, [r3]
 800cf54:	605f      	str	r7, [r3, #4]
 800cf56:	3110      	adds	r1, #16
 800cf58:	3308      	adds	r3, #8
 800cf5a:	2807      	cmp	r0, #7
 800cf5c:	9129      	str	r1, [sp, #164]	; 0xa4
 800cf5e:	9028      	str	r0, [sp, #160]	; 0xa0
 800cf60:	f1a5 0510 	sub.w	r5, r5, #16
 800cf64:	dde6      	ble.n	800cf34 <_vfprintf_r+0x880>
 800cf66:	4630      	mov	r0, r6
 800cf68:	4641      	mov	r1, r8
 800cf6a:	aa27      	add	r2, sp, #156	; 0x9c
 800cf6c:	f005 faba 	bl	80124e4 <__sprint_r>
 800cf70:	2800      	cmp	r0, #0
 800cf72:	f47f acaa 	bne.w	800c8ca <_vfprintf_r+0x216>
 800cf76:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800cf78:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800cf7a:	ab34      	add	r3, sp, #208	; 0xd0
 800cf7c:	e7da      	b.n	800cf34 <_vfprintf_r+0x880>
 800cf7e:	bf00      	nop
 800cf80:	08014d60 	.word	0x08014d60
 800cf84:	08014db0 	.word	0x08014db0
 800cf88:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800cf8a:	f89d 107b 	ldrb.w	r1, [sp, #123]	; 0x7b
 800cf8e:	2900      	cmp	r1, #0
 800cf90:	d083      	beq.n	800ce9a <_vfprintf_r+0x7e6>
 800cf92:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800cf94:	1c50      	adds	r0, r2, #1
 800cf96:	3401      	adds	r4, #1
 800cf98:	2101      	movs	r1, #1
 800cf9a:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 800cf9e:	2807      	cmp	r0, #7
 800cfa0:	f8ca 3000 	str.w	r3, [sl]
 800cfa4:	f8ca 1004 	str.w	r1, [sl, #4]
 800cfa8:	9429      	str	r4, [sp, #164]	; 0xa4
 800cfaa:	9028      	str	r0, [sp, #160]	; 0xa0
 800cfac:	f10a 0a08 	add.w	sl, sl, #8
 800cfb0:	f77f af73 	ble.w	800ce9a <_vfprintf_r+0x7e6>
 800cfb4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800cfb6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800cfb8:	aa27      	add	r2, sp, #156	; 0x9c
 800cfba:	f005 fa93 	bl	80124e4 <__sprint_r>
 800cfbe:	2800      	cmp	r0, #0
 800cfc0:	f47f ac83 	bne.w	800c8ca <_vfprintf_r+0x216>
 800cfc4:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800cfc6:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800cfca:	e766      	b.n	800ce9a <_vfprintf_r+0x7e6>
 800cfcc:	4630      	mov	r0, r6
 800cfce:	4641      	mov	r1, r8
 800cfd0:	aa27      	add	r2, sp, #156	; 0x9c
 800cfd2:	f005 fa87 	bl	80124e4 <__sprint_r>
 800cfd6:	2800      	cmp	r0, #0
 800cfd8:	f47f ac77 	bne.w	800c8ca <_vfprintf_r+0x216>
 800cfdc:	3d10      	subs	r5, #16
 800cfde:	2d10      	cmp	r5, #16
 800cfe0:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800cfe2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800cfe4:	ab34      	add	r3, sp, #208	; 0xd0
 800cfe6:	dcb2      	bgt.n	800cf4e <_vfprintf_r+0x89a>
 800cfe8:	46d0      	mov	r8, sl
 800cfea:	4626      	mov	r6, r4
 800cfec:	469a      	mov	sl, r3
 800cfee:	460c      	mov	r4, r1
 800cff0:	1c50      	adds	r0, r2, #1
 800cff2:	1964      	adds	r4, r4, r5
 800cff4:	2807      	cmp	r0, #7
 800cff6:	f8ca 6000 	str.w	r6, [sl]
 800cffa:	f8ca 5004 	str.w	r5, [sl, #4]
 800cffe:	9429      	str	r4, [sp, #164]	; 0xa4
 800d000:	9028      	str	r0, [sp, #160]	; 0xa0
 800d002:	f10a 0a08 	add.w	sl, sl, #8
 800d006:	dd0a      	ble.n	800d01e <_vfprintf_r+0x96a>
 800d008:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d00a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d00c:	aa27      	add	r2, sp, #156	; 0x9c
 800d00e:	f005 fa69 	bl	80124e4 <__sprint_r>
 800d012:	2800      	cmp	r0, #0
 800d014:	f47f ac59 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d018:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d01a:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d01e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d020:	05ca      	lsls	r2, r1, #23
 800d022:	f100 80de 	bmi.w	800d1e2 <_vfprintf_r+0xb2e>
 800d026:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800d028:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d02a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800d02c:	f8ca 8000 	str.w	r8, [sl]
 800d030:	18a4      	adds	r4, r4, r2
 800d032:	1c4b      	adds	r3, r1, #1
 800d034:	f8ca 0004 	str.w	r0, [sl, #4]
 800d038:	2b07      	cmp	r3, #7
 800d03a:	9429      	str	r4, [sp, #164]	; 0xa4
 800d03c:	9328      	str	r3, [sp, #160]	; 0xa0
 800d03e:	f10a 0a08 	add.w	sl, sl, #8
 800d042:	f300 823c 	bgt.w	800d4be <_vfprintf_r+0xe0a>
 800d046:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d048:	075b      	lsls	r3, r3, #29
 800d04a:	d57e      	bpl.n	800d14a <_vfprintf_r+0xa96>
 800d04c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800d04e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d050:	1aad      	subs	r5, r5, r2
 800d052:	2d00      	cmp	r5, #0
 800d054:	dd79      	ble.n	800d14a <_vfprintf_r+0xa96>
 800d056:	2d10      	cmp	r5, #16
 800d058:	dd62      	ble.n	800d120 <_vfprintf_r+0xa6c>
 800d05a:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800d05c:	2710      	movs	r7, #16
 800d05e:	1c4b      	adds	r3, r1, #1
 800d060:	f644 56a0 	movw	r6, #19872	; 0x4da0
 800d064:	f6c0 0601 	movt	r6, #2049	; 0x801
 800d068:	f1a5 0e11 	sub.w	lr, r5, #17
 800d06c:	19e4      	adds	r4, r4, r7
 800d06e:	2b07      	cmp	r3, #7
 800d070:	f8ca 6000 	str.w	r6, [sl]
 800d074:	f8ca 7004 	str.w	r7, [sl, #4]
 800d078:	f3ce 1800 	ubfx	r8, lr, #4, #1
 800d07c:	9429      	str	r4, [sp, #164]	; 0xa4
 800d07e:	9328      	str	r3, [sp, #160]	; 0xa0
 800d080:	f10a 0a08 	add.w	sl, sl, #8
 800d084:	f300 83c4 	bgt.w	800d810 <_vfprintf_r+0x115c>
 800d088:	3d10      	subs	r5, #16
 800d08a:	2d10      	cmp	r5, #16
 800d08c:	dd4a      	ble.n	800d124 <_vfprintf_r+0xa70>
 800d08e:	f1b8 0f00 	cmp.w	r8, #0
 800d092:	d011      	beq.n	800d0b8 <_vfprintf_r+0xa04>
 800d094:	3301      	adds	r3, #1
 800d096:	f644 50a0 	movw	r0, #19872	; 0x4da0
 800d09a:	3410      	adds	r4, #16
 800d09c:	f6c0 0001 	movt	r0, #2049	; 0x801
 800d0a0:	2b07      	cmp	r3, #7
 800d0a2:	e88a 0081 	stmia.w	sl, {r0, r7}
 800d0a6:	9429      	str	r4, [sp, #164]	; 0xa4
 800d0a8:	9328      	str	r3, [sp, #160]	; 0xa0
 800d0aa:	f10a 0a08 	add.w	sl, sl, #8
 800d0ae:	f300 83bc 	bgt.w	800d82a <_vfprintf_r+0x1176>
 800d0b2:	3d10      	subs	r5, #16
 800d0b4:	2d10      	cmp	r5, #16
 800d0b6:	dd35      	ble.n	800d124 <_vfprintf_r+0xa70>
 800d0b8:	4622      	mov	r2, r4
 800d0ba:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800d0be:	4634      	mov	r4, r6
 800d0c0:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800d0c2:	e010      	b.n	800d0e6 <_vfprintf_r+0xa32>
 800d0c4:	3301      	adds	r3, #1
 800d0c6:	f644 51a0 	movw	r1, #19872	; 0x4da0
 800d0ca:	3210      	adds	r2, #16
 800d0cc:	f6c0 0101 	movt	r1, #2049	; 0x801
 800d0d0:	2b07      	cmp	r3, #7
 800d0d2:	e88a 0082 	stmia.w	sl, {r1, r7}
 800d0d6:	f10a 0a08 	add.w	sl, sl, #8
 800d0da:	9328      	str	r3, [sp, #160]	; 0xa0
 800d0dc:	9229      	str	r2, [sp, #164]	; 0xa4
 800d0de:	dc45      	bgt.n	800d16c <_vfprintf_r+0xab8>
 800d0e0:	3d10      	subs	r5, #16
 800d0e2:	2d10      	cmp	r5, #16
 800d0e4:	dd51      	ble.n	800d18a <_vfprintf_r+0xad6>
 800d0e6:	3301      	adds	r3, #1
 800d0e8:	f644 50a0 	movw	r0, #19872	; 0x4da0
 800d0ec:	3210      	adds	r2, #16
 800d0ee:	f6c0 0001 	movt	r0, #2049	; 0x801
 800d0f2:	2b07      	cmp	r3, #7
 800d0f4:	e88a 0081 	stmia.w	sl, {r0, r7}
 800d0f8:	f1a5 0510 	sub.w	r5, r5, #16
 800d0fc:	f10a 0a08 	add.w	sl, sl, #8
 800d100:	9229      	str	r2, [sp, #164]	; 0xa4
 800d102:	9328      	str	r3, [sp, #160]	; 0xa0
 800d104:	ddde      	ble.n	800d0c4 <_vfprintf_r+0xa10>
 800d106:	4640      	mov	r0, r8
 800d108:	4631      	mov	r1, r6
 800d10a:	aa27      	add	r2, sp, #156	; 0x9c
 800d10c:	f005 f9ea 	bl	80124e4 <__sprint_r>
 800d110:	2800      	cmp	r0, #0
 800d112:	f47f abda 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d116:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800d118:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d11a:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d11e:	e7d1      	b.n	800d0c4 <_vfprintf_r+0xa10>
 800d120:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d122:	4eac      	ldr	r6, [pc, #688]	; (800d3d4 <_vfprintf_r+0xd20>)
 800d124:	1c58      	adds	r0, r3, #1
 800d126:	192c      	adds	r4, r5, r4
 800d128:	2807      	cmp	r0, #7
 800d12a:	f8ca 6000 	str.w	r6, [sl]
 800d12e:	f8ca 5004 	str.w	r5, [sl, #4]
 800d132:	9429      	str	r4, [sp, #164]	; 0xa4
 800d134:	9028      	str	r0, [sp, #160]	; 0xa0
 800d136:	dd08      	ble.n	800d14a <_vfprintf_r+0xa96>
 800d138:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d13a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d13c:	aa27      	add	r2, sp, #156	; 0x9c
 800d13e:	f005 f9d1 	bl	80124e4 <__sprint_r>
 800d142:	2800      	cmp	r0, #0
 800d144:	f47f abc1 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d148:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d14a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d14c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d14e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d150:	429a      	cmp	r2, r3
 800d152:	bfac      	ite	ge
 800d154:	1889      	addge	r1, r1, r2
 800d156:	18c9      	addlt	r1, r1, r3
 800d158:	910e      	str	r1, [sp, #56]	; 0x38
 800d15a:	2c00      	cmp	r4, #0
 800d15c:	f040 81bb 	bne.w	800d4d6 <_vfprintf_r+0xe22>
 800d160:	2400      	movs	r4, #0
 800d162:	9428      	str	r4, [sp, #160]	; 0xa0
 800d164:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d168:	f7ff bae9 	b.w	800c73e <_vfprintf_r+0x8a>
 800d16c:	4640      	mov	r0, r8
 800d16e:	4631      	mov	r1, r6
 800d170:	aa27      	add	r2, sp, #156	; 0x9c
 800d172:	f005 f9b7 	bl	80124e4 <__sprint_r>
 800d176:	2800      	cmp	r0, #0
 800d178:	f47f aba7 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d17c:	3d10      	subs	r5, #16
 800d17e:	2d10      	cmp	r5, #16
 800d180:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800d182:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d184:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d188:	dcad      	bgt.n	800d0e6 <_vfprintf_r+0xa32>
 800d18a:	4626      	mov	r6, r4
 800d18c:	4614      	mov	r4, r2
 800d18e:	e7c9      	b.n	800d124 <_vfprintf_r+0xa70>
 800d190:	2b01      	cmp	r3, #1
 800d192:	f000 81f3 	beq.w	800d57c <_vfprintf_r+0xec8>
 800d196:	2b02      	cmp	r3, #2
 800d198:	f000 81cf 	beq.w	800d53a <_vfprintf_r+0xe86>
 800d19c:	f10d 06cf 	add.w	r6, sp, #207	; 0xcf
 800d1a0:	2207      	movs	r2, #7
 800d1a2:	08e7      	lsrs	r7, r4, #3
 800d1a4:	ea04 0002 	and.w	r0, r4, r2
 800d1a8:	ea47 7745 	orr.w	r7, r7, r5, lsl #29
 800d1ac:	08eb      	lsrs	r3, r5, #3
 800d1ae:	3030      	adds	r0, #48	; 0x30
 800d1b0:	463c      	mov	r4, r7
 800d1b2:	461d      	mov	r5, r3
 800d1b4:	b2c0      	uxtb	r0, r0
 800d1b6:	ea54 0105 	orrs.w	r1, r4, r5
 800d1ba:	46b0      	mov	r8, r6
 800d1bc:	7030      	strb	r0, [r6, #0]
 800d1be:	f106 36ff 	add.w	r6, r6, #4294967295
 800d1c2:	d1ee      	bne.n	800d1a2 <_vfprintf_r+0xaee>
 800d1c4:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800d1c6:	07e4      	lsls	r4, r4, #31
 800d1c8:	4645      	mov	r5, r8
 800d1ca:	d505      	bpl.n	800d1d8 <_vfprintf_r+0xb24>
 800d1cc:	2830      	cmp	r0, #48	; 0x30
 800d1ce:	d003      	beq.n	800d1d8 <_vfprintf_r+0xb24>
 800d1d0:	2130      	movs	r1, #48	; 0x30
 800d1d2:	46b0      	mov	r8, r6
 800d1d4:	f805 1c01 	strb.w	r1, [r5, #-1]
 800d1d8:	9a08      	ldr	r2, [sp, #32]
 800d1da:	ebc8 0302 	rsb	r3, r8, r2
 800d1de:	930f      	str	r3, [sp, #60]	; 0x3c
 800d1e0:	e4ae      	b.n	800cb40 <_vfprintf_r+0x48c>
 800d1e2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d1e4:	2a65      	cmp	r2, #101	; 0x65
 800d1e6:	f340 8123 	ble.w	800d430 <_vfprintf_r+0xd7c>
 800d1ea:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 800d1ee:	2200      	movs	r2, #0
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	f007 f917 	bl	8014424 <__aeabi_dcmpeq>
 800d1f6:	2800      	cmp	r0, #0
 800d1f8:	f000 8205 	beq.w	800d606 <_vfprintf_r+0xf52>
 800d1fc:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800d1fe:	4a76      	ldr	r2, [pc, #472]	; (800d3d8 <_vfprintf_r+0xd24>)
 800d200:	1c43      	adds	r3, r0, #1
 800d202:	3401      	adds	r4, #1
 800d204:	2101      	movs	r1, #1
 800d206:	2b07      	cmp	r3, #7
 800d208:	f8ca 2000 	str.w	r2, [sl]
 800d20c:	f8ca 1004 	str.w	r1, [sl, #4]
 800d210:	9429      	str	r4, [sp, #164]	; 0xa4
 800d212:	9328      	str	r3, [sp, #160]	; 0xa0
 800d214:	f10a 0a08 	add.w	sl, sl, #8
 800d218:	f300 854e 	bgt.w	800dcb8 <_vfprintf_r+0x1604>
 800d21c:	9820      	ldr	r0, [sp, #128]	; 0x80
 800d21e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d220:	4298      	cmp	r0, r3
 800d222:	db03      	blt.n	800d22c <_vfprintf_r+0xb78>
 800d224:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d226:	07d3      	lsls	r3, r2, #31
 800d228:	f57f af0d 	bpl.w	800d046 <_vfprintf_r+0x992>
 800d22c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d22e:	9816      	ldr	r0, [sp, #88]	; 0x58
 800d230:	9914      	ldr	r1, [sp, #80]	; 0x50
 800d232:	f8ca 0004 	str.w	r0, [sl, #4]
 800d236:	1c5a      	adds	r2, r3, #1
 800d238:	1824      	adds	r4, r4, r0
 800d23a:	2a07      	cmp	r2, #7
 800d23c:	f8ca 1000 	str.w	r1, [sl]
 800d240:	9429      	str	r4, [sp, #164]	; 0xa4
 800d242:	9228      	str	r2, [sp, #160]	; 0xa0
 800d244:	f10a 0a08 	add.w	sl, sl, #8
 800d248:	f300 8640 	bgt.w	800decc <_vfprintf_r+0x1818>
 800d24c:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800d24e:	3d01      	subs	r5, #1
 800d250:	2d00      	cmp	r5, #0
 800d252:	f77f aef8 	ble.w	800d046 <_vfprintf_r+0x992>
 800d256:	2d10      	cmp	r5, #16
 800d258:	f340 82d0 	ble.w	800d7fc <_vfprintf_r+0x1148>
 800d25c:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800d25e:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800d260:	f8ca 9000 	str.w	r9, [sl]
 800d264:	2610      	movs	r6, #16
 800d266:	3101      	adds	r1, #1
 800d268:	3f12      	subs	r7, #18
 800d26a:	19a4      	adds	r4, r4, r6
 800d26c:	2907      	cmp	r1, #7
 800d26e:	f8ca 6004 	str.w	r6, [sl, #4]
 800d272:	f8df 8168 	ldr.w	r8, [pc, #360]	; 800d3dc <_vfprintf_r+0xd28>
 800d276:	9429      	str	r4, [sp, #164]	; 0xa4
 800d278:	9128      	str	r1, [sp, #160]	; 0xa0
 800d27a:	f3c7 1700 	ubfx	r7, r7, #4, #1
 800d27e:	f10a 0a08 	add.w	sl, sl, #8
 800d282:	f300 86b2 	bgt.w	800dfea <_vfprintf_r+0x1936>
 800d286:	3d10      	subs	r5, #16
 800d288:	2d10      	cmp	r5, #16
 800d28a:	f340 82ba 	ble.w	800d802 <_vfprintf_r+0x114e>
 800d28e:	b187      	cbz	r7, 800d2b2 <_vfprintf_r+0xbfe>
 800d290:	3101      	adds	r1, #1
 800d292:	3410      	adds	r4, #16
 800d294:	2907      	cmp	r1, #7
 800d296:	f8ca 9000 	str.w	r9, [sl]
 800d29a:	f8ca 6004 	str.w	r6, [sl, #4]
 800d29e:	9429      	str	r4, [sp, #164]	; 0xa4
 800d2a0:	9128      	str	r1, [sp, #160]	; 0xa0
 800d2a2:	f10a 0a08 	add.w	sl, sl, #8
 800d2a6:	f300 86ae 	bgt.w	800e006 <_vfprintf_r+0x1952>
 800d2aa:	3d10      	subs	r5, #16
 800d2ac:	2d10      	cmp	r5, #16
 800d2ae:	f340 82a8 	ble.w	800d802 <_vfprintf_r+0x114e>
 800d2b2:	4622      	mov	r2, r4
 800d2b4:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800d2b6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d2b8:	e010      	b.n	800d2dc <_vfprintf_r+0xc28>
 800d2ba:	1c41      	adds	r1, r0, #1
 800d2bc:	3210      	adds	r2, #16
 800d2be:	2907      	cmp	r1, #7
 800d2c0:	f8ca 9000 	str.w	r9, [sl]
 800d2c4:	f8ca 6004 	str.w	r6, [sl, #4]
 800d2c8:	f10a 0a08 	add.w	sl, sl, #8
 800d2cc:	9128      	str	r1, [sp, #160]	; 0xa0
 800d2ce:	9229      	str	r2, [sp, #164]	; 0xa4
 800d2d0:	f300 816c 	bgt.w	800d5ac <_vfprintf_r+0xef8>
 800d2d4:	3d10      	subs	r5, #16
 800d2d6:	2d10      	cmp	r5, #16
 800d2d8:	f340 84ec 	ble.w	800dcb4 <_vfprintf_r+0x1600>
 800d2dc:	1c48      	adds	r0, r1, #1
 800d2de:	3210      	adds	r2, #16
 800d2e0:	2807      	cmp	r0, #7
 800d2e2:	f8ca 9000 	str.w	r9, [sl]
 800d2e6:	f8ca 6004 	str.w	r6, [sl, #4]
 800d2ea:	f1a5 0510 	sub.w	r5, r5, #16
 800d2ee:	f10a 0a08 	add.w	sl, sl, #8
 800d2f2:	9229      	str	r2, [sp, #164]	; 0xa4
 800d2f4:	9028      	str	r0, [sp, #160]	; 0xa0
 800d2f6:	dde0      	ble.n	800d2ba <_vfprintf_r+0xc06>
 800d2f8:	4638      	mov	r0, r7
 800d2fa:	4621      	mov	r1, r4
 800d2fc:	aa27      	add	r2, sp, #156	; 0x9c
 800d2fe:	f005 f8f1 	bl	80124e4 <__sprint_r>
 800d302:	2800      	cmp	r0, #0
 800d304:	f47f aae1 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d308:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800d30a:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800d30c:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d310:	e7d3      	b.n	800d2ba <_vfprintf_r+0xc06>
 800d312:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800d314:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d316:	1aad      	subs	r5, r5, r2
 800d318:	2d00      	cmp	r5, #0
 800d31a:	f77f add2 	ble.w	800cec2 <_vfprintf_r+0x80e>
 800d31e:	2d10      	cmp	r5, #16
 800d320:	f340 874b 	ble.w	800e1ba <_vfprintf_r+0x1b06>
 800d324:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d326:	4e2d      	ldr	r6, [pc, #180]	; (800d3dc <_vfprintf_r+0xd28>)
 800d328:	f8ca 9000 	str.w	r9, [sl]
 800d32c:	3301      	adds	r3, #1
 800d32e:	9617      	str	r6, [sp, #92]	; 0x5c
 800d330:	2610      	movs	r6, #16
 800d332:	f1a5 0711 	sub.w	r7, r5, #17
 800d336:	19a4      	adds	r4, r4, r6
 800d338:	2b07      	cmp	r3, #7
 800d33a:	f8ca 6004 	str.w	r6, [sl, #4]
 800d33e:	f3c7 1700 	ubfx	r7, r7, #4, #1
 800d342:	9429      	str	r4, [sp, #164]	; 0xa4
 800d344:	9328      	str	r3, [sp, #160]	; 0xa0
 800d346:	f10a 0a08 	add.w	sl, sl, #8
 800d34a:	f300 8364 	bgt.w	800da16 <_vfprintf_r+0x1362>
 800d34e:	3d10      	subs	r5, #16
 800d350:	2d10      	cmp	r5, #16
 800d352:	dd55      	ble.n	800d400 <_vfprintf_r+0xd4c>
 800d354:	b17f      	cbz	r7, 800d376 <_vfprintf_r+0xcc2>
 800d356:	3301      	adds	r3, #1
 800d358:	3410      	adds	r4, #16
 800d35a:	2b07      	cmp	r3, #7
 800d35c:	f8ca 9000 	str.w	r9, [sl]
 800d360:	f8ca 6004 	str.w	r6, [sl, #4]
 800d364:	9429      	str	r4, [sp, #164]	; 0xa4
 800d366:	9328      	str	r3, [sp, #160]	; 0xa0
 800d368:	f10a 0a08 	add.w	sl, sl, #8
 800d36c:	f300 8380 	bgt.w	800da70 <_vfprintf_r+0x13bc>
 800d370:	3d10      	subs	r5, #16
 800d372:	2d10      	cmp	r5, #16
 800d374:	dd44      	ble.n	800d400 <_vfprintf_r+0xd4c>
 800d376:	4622      	mov	r2, r4
 800d378:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800d37a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d37c:	e00e      	b.n	800d39c <_vfprintf_r+0xce8>
 800d37e:	1c4b      	adds	r3, r1, #1
 800d380:	3210      	adds	r2, #16
 800d382:	2b07      	cmp	r3, #7
 800d384:	f8ca 9000 	str.w	r9, [sl]
 800d388:	f8ca 6004 	str.w	r6, [sl, #4]
 800d38c:	f10a 0a08 	add.w	sl, sl, #8
 800d390:	9328      	str	r3, [sp, #160]	; 0xa0
 800d392:	9229      	str	r2, [sp, #164]	; 0xa4
 800d394:	dc24      	bgt.n	800d3e0 <_vfprintf_r+0xd2c>
 800d396:	3d10      	subs	r5, #16
 800d398:	2d10      	cmp	r5, #16
 800d39a:	dd30      	ble.n	800d3fe <_vfprintf_r+0xd4a>
 800d39c:	1c59      	adds	r1, r3, #1
 800d39e:	3210      	adds	r2, #16
 800d3a0:	2907      	cmp	r1, #7
 800d3a2:	f8ca 9000 	str.w	r9, [sl]
 800d3a6:	f8ca 6004 	str.w	r6, [sl, #4]
 800d3aa:	f1a5 0510 	sub.w	r5, r5, #16
 800d3ae:	f10a 0a08 	add.w	sl, sl, #8
 800d3b2:	9229      	str	r2, [sp, #164]	; 0xa4
 800d3b4:	9128      	str	r1, [sp, #160]	; 0xa0
 800d3b6:	dde2      	ble.n	800d37e <_vfprintf_r+0xcca>
 800d3b8:	4638      	mov	r0, r7
 800d3ba:	4621      	mov	r1, r4
 800d3bc:	aa27      	add	r2, sp, #156	; 0x9c
 800d3be:	f005 f891 	bl	80124e4 <__sprint_r>
 800d3c2:	2800      	cmp	r0, #0
 800d3c4:	f47f aa81 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d3c8:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800d3ca:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800d3cc:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d3d0:	e7d5      	b.n	800d37e <_vfprintf_r+0xcca>
 800d3d2:	bf00      	nop
 800d3d4:	08014da0 	.word	0x08014da0
 800d3d8:	08014d7c 	.word	0x08014d7c
 800d3dc:	08014db0 	.word	0x08014db0
 800d3e0:	4638      	mov	r0, r7
 800d3e2:	4621      	mov	r1, r4
 800d3e4:	aa27      	add	r2, sp, #156	; 0x9c
 800d3e6:	f005 f87d 	bl	80124e4 <__sprint_r>
 800d3ea:	2800      	cmp	r0, #0
 800d3ec:	f47f aa6d 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d3f0:	3d10      	subs	r5, #16
 800d3f2:	2d10      	cmp	r5, #16
 800d3f4:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800d3f6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d3f8:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d3fc:	dcce      	bgt.n	800d39c <_vfprintf_r+0xce8>
 800d3fe:	4614      	mov	r4, r2
 800d400:	1c59      	adds	r1, r3, #1
 800d402:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800d404:	1964      	adds	r4, r4, r5
 800d406:	2907      	cmp	r1, #7
 800d408:	e88a 0021 	stmia.w	sl, {r0, r5}
 800d40c:	9429      	str	r4, [sp, #164]	; 0xa4
 800d40e:	9128      	str	r1, [sp, #160]	; 0xa0
 800d410:	f10a 0a08 	add.w	sl, sl, #8
 800d414:	f77f ad55 	ble.w	800cec2 <_vfprintf_r+0x80e>
 800d418:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d41a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d41c:	aa27      	add	r2, sp, #156	; 0x9c
 800d41e:	f005 f861 	bl	80124e4 <__sprint_r>
 800d422:	2800      	cmp	r0, #0
 800d424:	f47f aa51 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d428:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d42a:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d42e:	e548      	b.n	800cec2 <_vfprintf_r+0x80e>
 800d430:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800d432:	2d01      	cmp	r5, #1
 800d434:	f340 82fc 	ble.w	800da30 <_vfprintf_r+0x137c>
 800d438:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800d43a:	f8ca 8000 	str.w	r8, [sl]
 800d43e:	1c55      	adds	r5, r2, #1
 800d440:	3401      	adds	r4, #1
 800d442:	2301      	movs	r3, #1
 800d444:	2d07      	cmp	r5, #7
 800d446:	f8ca 3004 	str.w	r3, [sl, #4]
 800d44a:	f10a 0a08 	add.w	sl, sl, #8
 800d44e:	9429      	str	r4, [sp, #164]	; 0xa4
 800d450:	9528      	str	r5, [sp, #160]	; 0xa0
 800d452:	f300 831a 	bgt.w	800da8a <_vfprintf_r+0x13d6>
 800d456:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d458:	9814      	ldr	r0, [sp, #80]	; 0x50
 800d45a:	3501      	adds	r5, #1
 800d45c:	18e4      	adds	r4, r4, r3
 800d45e:	2d07      	cmp	r5, #7
 800d460:	e88a 0009 	stmia.w	sl, {r0, r3}
 800d464:	f10a 0a08 	add.w	sl, sl, #8
 800d468:	9429      	str	r4, [sp, #164]	; 0xa4
 800d46a:	9528      	str	r5, [sp, #160]	; 0xa0
 800d46c:	f300 831a 	bgt.w	800daa4 <_vfprintf_r+0x13f0>
 800d470:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 800d474:	2200      	movs	r2, #0
 800d476:	2300      	movs	r3, #0
 800d478:	f006 ffd4 	bl	8014424 <__aeabi_dcmpeq>
 800d47c:	2800      	cmp	r0, #0
 800d47e:	f040 814b 	bne.w	800d718 <_vfprintf_r+0x1064>
 800d482:	9811      	ldr	r0, [sp, #68]	; 0x44
 800d484:	f108 0201 	add.w	r2, r8, #1
 800d488:	1e43      	subs	r3, r0, #1
 800d48a:	e88a 000c 	stmia.w	sl, {r2, r3}
 800d48e:	18e4      	adds	r4, r4, r3
 800d490:	3501      	adds	r5, #1
 800d492:	2d07      	cmp	r5, #7
 800d494:	9429      	str	r4, [sp, #164]	; 0xa4
 800d496:	9528      	str	r5, [sp, #160]	; 0xa0
 800d498:	f10a 0a08 	add.w	sl, sl, #8
 800d49c:	f300 82db 	bgt.w	800da56 <_vfprintf_r+0x13a2>
 800d4a0:	991b      	ldr	r1, [sp, #108]	; 0x6c
 800d4a2:	3501      	adds	r5, #1
 800d4a4:	1864      	adds	r4, r4, r1
 800d4a6:	aa23      	add	r2, sp, #140	; 0x8c
 800d4a8:	2d07      	cmp	r5, #7
 800d4aa:	f8ca 2000 	str.w	r2, [sl]
 800d4ae:	f8ca 1004 	str.w	r1, [sl, #4]
 800d4b2:	f10a 0a08 	add.w	sl, sl, #8
 800d4b6:	9429      	str	r4, [sp, #164]	; 0xa4
 800d4b8:	9528      	str	r5, [sp, #160]	; 0xa0
 800d4ba:	f77f adc4 	ble.w	800d046 <_vfprintf_r+0x992>
 800d4be:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d4c0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d4c2:	aa27      	add	r2, sp, #156	; 0x9c
 800d4c4:	f005 f80e 	bl	80124e4 <__sprint_r>
 800d4c8:	2800      	cmp	r0, #0
 800d4ca:	f47f a9fe 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d4ce:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d4d2:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d4d4:	e5b7      	b.n	800d046 <_vfprintf_r+0x992>
 800d4d6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d4d8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d4da:	aa27      	add	r2, sp, #156	; 0x9c
 800d4dc:	f005 f802 	bl	80124e4 <__sprint_r>
 800d4e0:	2800      	cmp	r0, #0
 800d4e2:	f43f ae3d 	beq.w	800d160 <_vfprintf_r+0xaac>
 800d4e6:	f7ff b9f0 	b.w	800c8ca <_vfprintf_r+0x216>
 800d4ea:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d4ec:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d4ee:	9307      	str	r3, [sp, #28]
 800d4f0:	aa27      	add	r2, sp, #156	; 0x9c
 800d4f2:	f004 fff7 	bl	80124e4 <__sprint_r>
 800d4f6:	9b07      	ldr	r3, [sp, #28]
 800d4f8:	2800      	cmp	r0, #0
 800d4fa:	f47f a9e6 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d4fe:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d500:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800d502:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d506:	e4f9      	b.n	800cefc <_vfprintf_r+0x848>
 800d508:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d50a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d50c:	aa27      	add	r2, sp, #156	; 0x9c
 800d50e:	f004 ffe9 	bl	80124e4 <__sprint_r>
 800d512:	2800      	cmp	r0, #0
 800d514:	f47f a9d9 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d518:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d51a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800d51c:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d520:	e4fd      	b.n	800cf1e <_vfprintf_r+0x86a>
 800d522:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d524:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d526:	aa27      	add	r2, sp, #156	; 0x9c
 800d528:	f004 ffdc 	bl	80124e4 <__sprint_r>
 800d52c:	2800      	cmp	r0, #0
 800d52e:	f47f a9cc 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d532:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d534:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d538:	e4c0      	b.n	800cebc <_vfprintf_r+0x808>
 800d53a:	981a      	ldr	r0, [sp, #104]	; 0x68
 800d53c:	f8cd e030 	str.w	lr, [sp, #48]	; 0x30
 800d540:	f10d 01cf 	add.w	r1, sp, #207	; 0xcf
 800d544:	260f      	movs	r6, #15
 800d546:	2700      	movs	r7, #0
 800d548:	ea04 0206 	and.w	r2, r4, r6
 800d54c:	1883      	adds	r3, r0, r2
 800d54e:	0924      	lsrs	r4, r4, #4
 800d550:	ea44 7c05 	orr.w	ip, r4, r5, lsl #28
 800d554:	092a      	lsrs	r2, r5, #4
 800d556:	4688      	mov	r8, r1
 800d558:	4664      	mov	r4, ip
 800d55a:	7819      	ldrb	r1, [r3, #0]
 800d55c:	4615      	mov	r5, r2
 800d55e:	ea54 0205 	orrs.w	r2, r4, r5
 800d562:	f888 1000 	strb.w	r1, [r8]
 800d566:	f108 31ff 	add.w	r1, r8, #4294967295
 800d56a:	d1ed      	bne.n	800d548 <_vfprintf_r+0xe94>
 800d56c:	9d08      	ldr	r5, [sp, #32]
 800d56e:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
 800d572:	ebc8 0605 	rsb	r6, r8, r5
 800d576:	960f      	str	r6, [sp, #60]	; 0x3c
 800d578:	f7ff bae2 	b.w	800cb40 <_vfprintf_r+0x48c>
 800d57c:	2d00      	cmp	r5, #0
 800d57e:	bf08      	it	eq
 800d580:	2c0a      	cmpeq	r4, #10
 800d582:	f080 815f 	bcs.w	800d844 <_vfprintf_r+0x1190>
 800d586:	ab44      	add	r3, sp, #272	; 0x110
 800d588:	3430      	adds	r4, #48	; 0x30
 800d58a:	f803 4d41 	strb.w	r4, [r3, #-65]!
 800d58e:	9a08      	ldr	r2, [sp, #32]
 800d590:	1ad1      	subs	r1, r2, r3
 800d592:	910f      	str	r1, [sp, #60]	; 0x3c
 800d594:	4698      	mov	r8, r3
 800d596:	f7ff bad3 	b.w	800cb40 <_vfprintf_r+0x48c>
 800d59a:	f8cd e03c 	str.w	lr, [sp, #60]	; 0x3c
 800d59e:	f10d 08d0 	add.w	r8, sp, #208	; 0xd0
 800d5a2:	f7ff bacd 	b.w	800cb40 <_vfprintf_r+0x48c>
 800d5a6:	2302      	movs	r3, #2
 800d5a8:	f7ff baec 	b.w	800cb84 <_vfprintf_r+0x4d0>
 800d5ac:	4638      	mov	r0, r7
 800d5ae:	4621      	mov	r1, r4
 800d5b0:	aa27      	add	r2, sp, #156	; 0x9c
 800d5b2:	f004 ff97 	bl	80124e4 <__sprint_r>
 800d5b6:	2800      	cmp	r0, #0
 800d5b8:	f47f a987 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d5bc:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800d5be:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800d5c0:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d5c4:	e686      	b.n	800d2d4 <_vfprintf_r+0xc20>
 800d5c6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d5c8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d5ca:	f8cd c01c 	str.w	ip, [sp, #28]
 800d5ce:	aa27      	add	r2, sp, #156	; 0x9c
 800d5d0:	f004 ff88 	bl	80124e4 <__sprint_r>
 800d5d4:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800d5d8:	2800      	cmp	r0, #0
 800d5da:	f47f a976 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d5de:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800d5e0:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800d5e2:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d5e6:	f7ff ba1c 	b.w	800ca22 <_vfprintf_r+0x36e>
 800d5ea:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d5ec:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d5ee:	aa27      	add	r2, sp, #156	; 0x9c
 800d5f0:	f004 ff78 	bl	80124e4 <__sprint_r>
 800d5f4:	2800      	cmp	r0, #0
 800d5f6:	f47f a968 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d5fa:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800d5fc:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800d5fe:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d602:	f7ff ba24 	b.w	800ca4e <_vfprintf_r+0x39a>
 800d606:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800d608:	2e00      	cmp	r6, #0
 800d60a:	f340 8362 	ble.w	800dcd2 <_vfprintf_r+0x161e>
 800d60e:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800d610:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d612:	9811      	ldr	r0, [sp, #68]	; 0x44
 800d614:	429d      	cmp	r5, r3
 800d616:	bfa8      	it	ge
 800d618:	461d      	movge	r5, r3
 800d61a:	eb08 0100 	add.w	r1, r8, r0
 800d61e:	2d00      	cmp	r5, #0
 800d620:	910f      	str	r1, [sp, #60]	; 0x3c
 800d622:	dd0d      	ble.n	800d640 <_vfprintf_r+0xf8c>
 800d624:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800d626:	f8ca 8000 	str.w	r8, [sl]
 800d62a:	1c53      	adds	r3, r2, #1
 800d62c:	1964      	adds	r4, r4, r5
 800d62e:	2b07      	cmp	r3, #7
 800d630:	f8ca 5004 	str.w	r5, [sl, #4]
 800d634:	9429      	str	r4, [sp, #164]	; 0xa4
 800d636:	9328      	str	r3, [sp, #160]	; 0xa0
 800d638:	f10a 0a08 	add.w	sl, sl, #8
 800d63c:	f300 84c8 	bgt.w	800dfd0 <_vfprintf_r+0x191c>
 800d640:	9815      	ldr	r0, [sp, #84]	; 0x54
 800d642:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800d646:	1b45      	subs	r5, r0, r5
 800d648:	2d00      	cmp	r5, #0
 800d64a:	f340 8136 	ble.w	800d8ba <_vfprintf_r+0x1206>
 800d64e:	2d10      	cmp	r5, #16
 800d650:	f340 811a 	ble.w	800d888 <_vfprintf_r+0x11d4>
 800d654:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d656:	4f8b      	ldr	r7, [pc, #556]	; (800d884 <_vfprintf_r+0x11d0>)
 800d658:	f8ca 9000 	str.w	r9, [sl]
 800d65c:	2610      	movs	r6, #16
 800d65e:	3301      	adds	r3, #1
 800d660:	f1a5 0211 	sub.w	r2, r5, #17
 800d664:	19a4      	adds	r4, r4, r6
 800d666:	2b07      	cmp	r3, #7
 800d668:	f8ca 6004 	str.w	r6, [sl, #4]
 800d66c:	9712      	str	r7, [sp, #72]	; 0x48
 800d66e:	9429      	str	r4, [sp, #164]	; 0xa4
 800d670:	9328      	str	r3, [sp, #160]	; 0xa0
 800d672:	f3c2 1700 	ubfx	r7, r2, #4, #1
 800d676:	f10a 0a08 	add.w	sl, sl, #8
 800d67a:	f300 849b 	bgt.w	800dfb4 <_vfprintf_r+0x1900>
 800d67e:	3d10      	subs	r5, #16
 800d680:	2d10      	cmp	r5, #16
 800d682:	f340 8104 	ble.w	800d88e <_vfprintf_r+0x11da>
 800d686:	b187      	cbz	r7, 800d6aa <_vfprintf_r+0xff6>
 800d688:	3301      	adds	r3, #1
 800d68a:	3410      	adds	r4, #16
 800d68c:	2b07      	cmp	r3, #7
 800d68e:	f8ca 9000 	str.w	r9, [sl]
 800d692:	f8ca 6004 	str.w	r6, [sl, #4]
 800d696:	9429      	str	r4, [sp, #164]	; 0xa4
 800d698:	9328      	str	r3, [sp, #160]	; 0xa0
 800d69a:	f10a 0a08 	add.w	sl, sl, #8
 800d69e:	f300 84c0 	bgt.w	800e022 <_vfprintf_r+0x196e>
 800d6a2:	3d10      	subs	r5, #16
 800d6a4:	2d10      	cmp	r5, #16
 800d6a6:	f340 80f2 	ble.w	800d88e <_vfprintf_r+0x11da>
 800d6aa:	4621      	mov	r1, r4
 800d6ac:	4652      	mov	r2, sl
 800d6ae:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800d6b0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d6b2:	e00d      	b.n	800d6d0 <_vfprintf_r+0x101c>
 800d6b4:	1c43      	adds	r3, r0, #1
 800d6b6:	f8c2 9000 	str.w	r9, [r2]
 800d6ba:	6056      	str	r6, [r2, #4]
 800d6bc:	3110      	adds	r1, #16
 800d6be:	3208      	adds	r2, #8
 800d6c0:	2b07      	cmp	r3, #7
 800d6c2:	9328      	str	r3, [sp, #160]	; 0xa0
 800d6c4:	9129      	str	r1, [sp, #164]	; 0xa4
 800d6c6:	dc1b      	bgt.n	800d700 <_vfprintf_r+0x104c>
 800d6c8:	3d10      	subs	r5, #16
 800d6ca:	2d10      	cmp	r5, #16
 800d6cc:	f340 8457 	ble.w	800df7e <_vfprintf_r+0x18ca>
 800d6d0:	1c58      	adds	r0, r3, #1
 800d6d2:	f8c2 9000 	str.w	r9, [r2]
 800d6d6:	6056      	str	r6, [r2, #4]
 800d6d8:	3110      	adds	r1, #16
 800d6da:	3208      	adds	r2, #8
 800d6dc:	2807      	cmp	r0, #7
 800d6de:	9129      	str	r1, [sp, #164]	; 0xa4
 800d6e0:	9028      	str	r0, [sp, #160]	; 0xa0
 800d6e2:	f1a5 0510 	sub.w	r5, r5, #16
 800d6e6:	dde5      	ble.n	800d6b4 <_vfprintf_r+0x1000>
 800d6e8:	4638      	mov	r0, r7
 800d6ea:	4621      	mov	r1, r4
 800d6ec:	aa27      	add	r2, sp, #156	; 0x9c
 800d6ee:	f004 fef9 	bl	80124e4 <__sprint_r>
 800d6f2:	2800      	cmp	r0, #0
 800d6f4:	f47f a8e9 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d6f8:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800d6fa:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800d6fc:	aa34      	add	r2, sp, #208	; 0xd0
 800d6fe:	e7d9      	b.n	800d6b4 <_vfprintf_r+0x1000>
 800d700:	4638      	mov	r0, r7
 800d702:	4621      	mov	r1, r4
 800d704:	aa27      	add	r2, sp, #156	; 0x9c
 800d706:	f004 feed 	bl	80124e4 <__sprint_r>
 800d70a:	2800      	cmp	r0, #0
 800d70c:	f47f a8dd 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d710:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800d712:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d714:	aa34      	add	r2, sp, #208	; 0xd0
 800d716:	e7d7      	b.n	800d6c8 <_vfprintf_r+0x1014>
 800d718:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800d71a:	3e01      	subs	r6, #1
 800d71c:	2e00      	cmp	r6, #0
 800d71e:	f77f aebf 	ble.w	800d4a0 <_vfprintf_r+0xdec>
 800d722:	2e10      	cmp	r6, #16
 800d724:	f340 81cb 	ble.w	800dabe <_vfprintf_r+0x140a>
 800d728:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d72a:	4a56      	ldr	r2, [pc, #344]	; (800d884 <_vfprintf_r+0x11d0>)
 800d72c:	f8ca 9000 	str.w	r9, [sl]
 800d730:	2710      	movs	r7, #16
 800d732:	3501      	adds	r5, #1
 800d734:	f1a1 0812 	sub.w	r8, r1, #18
 800d738:	19e4      	adds	r4, r4, r7
 800d73a:	2d07      	cmp	r5, #7
 800d73c:	f8ca 7004 	str.w	r7, [sl, #4]
 800d740:	920f      	str	r2, [sp, #60]	; 0x3c
 800d742:	9429      	str	r4, [sp, #164]	; 0xa4
 800d744:	9528      	str	r5, [sp, #160]	; 0xa0
 800d746:	f3c8 1800 	ubfx	r8, r8, #4, #1
 800d74a:	f10a 0a08 	add.w	sl, sl, #8
 800d74e:	f300 8408 	bgt.w	800df62 <_vfprintf_r+0x18ae>
 800d752:	3e10      	subs	r6, #16
 800d754:	2e10      	cmp	r6, #16
 800d756:	f340 81b4 	ble.w	800dac2 <_vfprintf_r+0x140e>
 800d75a:	f1b8 0f00 	cmp.w	r8, #0
 800d75e:	d010      	beq.n	800d782 <_vfprintf_r+0x10ce>
 800d760:	3501      	adds	r5, #1
 800d762:	3410      	adds	r4, #16
 800d764:	2d07      	cmp	r5, #7
 800d766:	f8ca 9000 	str.w	r9, [sl]
 800d76a:	f8ca 7004 	str.w	r7, [sl, #4]
 800d76e:	9429      	str	r4, [sp, #164]	; 0xa4
 800d770:	9528      	str	r5, [sp, #160]	; 0xa0
 800d772:	f10a 0a08 	add.w	sl, sl, #8
 800d776:	f300 840f 	bgt.w	800df98 <_vfprintf_r+0x18e4>
 800d77a:	3e10      	subs	r6, #16
 800d77c:	2e10      	cmp	r6, #16
 800d77e:	f340 81a0 	ble.w	800dac2 <_vfprintf_r+0x140e>
 800d782:	4623      	mov	r3, r4
 800d784:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800d788:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d78a:	e00f      	b.n	800d7ac <_vfprintf_r+0x10f8>
 800d78c:	3501      	adds	r5, #1
 800d78e:	3310      	adds	r3, #16
 800d790:	2d07      	cmp	r5, #7
 800d792:	f8ca 9000 	str.w	r9, [sl]
 800d796:	f8ca 7004 	str.w	r7, [sl, #4]
 800d79a:	f10a 0a08 	add.w	sl, sl, #8
 800d79e:	9329      	str	r3, [sp, #164]	; 0xa4
 800d7a0:	9528      	str	r5, [sp, #160]	; 0xa0
 800d7a2:	dc1e      	bgt.n	800d7e2 <_vfprintf_r+0x112e>
 800d7a4:	3e10      	subs	r6, #16
 800d7a6:	2e10      	cmp	r6, #16
 800d7a8:	f340 839d 	ble.w	800dee6 <_vfprintf_r+0x1832>
 800d7ac:	3501      	adds	r5, #1
 800d7ae:	3310      	adds	r3, #16
 800d7b0:	2d07      	cmp	r5, #7
 800d7b2:	f8ca 9000 	str.w	r9, [sl]
 800d7b6:	f8ca 7004 	str.w	r7, [sl, #4]
 800d7ba:	f1a6 0610 	sub.w	r6, r6, #16
 800d7be:	f10a 0a08 	add.w	sl, sl, #8
 800d7c2:	9329      	str	r3, [sp, #164]	; 0xa4
 800d7c4:	9528      	str	r5, [sp, #160]	; 0xa0
 800d7c6:	dde1      	ble.n	800d78c <_vfprintf_r+0x10d8>
 800d7c8:	4640      	mov	r0, r8
 800d7ca:	4621      	mov	r1, r4
 800d7cc:	aa27      	add	r2, sp, #156	; 0x9c
 800d7ce:	f004 fe89 	bl	80124e4 <__sprint_r>
 800d7d2:	2800      	cmp	r0, #0
 800d7d4:	f47f a879 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d7d8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800d7da:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 800d7dc:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d7e0:	e7d4      	b.n	800d78c <_vfprintf_r+0x10d8>
 800d7e2:	4640      	mov	r0, r8
 800d7e4:	4621      	mov	r1, r4
 800d7e6:	aa27      	add	r2, sp, #156	; 0x9c
 800d7e8:	f004 fe7c 	bl	80124e4 <__sprint_r>
 800d7ec:	2800      	cmp	r0, #0
 800d7ee:	f47f a86c 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d7f2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800d7f4:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 800d7f6:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d7fa:	e7d3      	b.n	800d7a4 <_vfprintf_r+0x10f0>
 800d7fc:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800d7fe:	f8df 8084 	ldr.w	r8, [pc, #132]	; 800d884 <_vfprintf_r+0x11d0>
 800d802:	1964      	adds	r4, r4, r5
 800d804:	1c4b      	adds	r3, r1, #1
 800d806:	f8ca 8000 	str.w	r8, [sl]
 800d80a:	f8ca 5004 	str.w	r5, [sl, #4]
 800d80e:	e413      	b.n	800d038 <_vfprintf_r+0x984>
 800d810:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d812:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d814:	aa27      	add	r2, sp, #156	; 0x9c
 800d816:	f004 fe65 	bl	80124e4 <__sprint_r>
 800d81a:	2800      	cmp	r0, #0
 800d81c:	f47f a855 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d820:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d822:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d824:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d828:	e42e      	b.n	800d088 <_vfprintf_r+0x9d4>
 800d82a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d82c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d82e:	aa27      	add	r2, sp, #156	; 0x9c
 800d830:	f004 fe58 	bl	80124e4 <__sprint_r>
 800d834:	2800      	cmp	r0, #0
 800d836:	f47f a848 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d83a:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d83c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d83e:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d842:	e436      	b.n	800d0b2 <_vfprintf_r+0x9fe>
 800d844:	f10d 06cf 	add.w	r6, sp, #207	; 0xcf
 800d848:	4677      	mov	r7, lr
 800d84a:	4620      	mov	r0, r4
 800d84c:	4629      	mov	r1, r5
 800d84e:	220a      	movs	r2, #10
 800d850:	2300      	movs	r3, #0
 800d852:	f006 fe19 	bl	8014488 <__aeabi_uldivmod>
 800d856:	3230      	adds	r2, #48	; 0x30
 800d858:	7032      	strb	r2, [r6, #0]
 800d85a:	4620      	mov	r0, r4
 800d85c:	4629      	mov	r1, r5
 800d85e:	220a      	movs	r2, #10
 800d860:	2300      	movs	r3, #0
 800d862:	f006 fe11 	bl	8014488 <__aeabi_uldivmod>
 800d866:	4604      	mov	r4, r0
 800d868:	460d      	mov	r5, r1
 800d86a:	ea54 0105 	orrs.w	r1, r4, r5
 800d86e:	46b0      	mov	r8, r6
 800d870:	f106 36ff 	add.w	r6, r6, #4294967295
 800d874:	d1e9      	bne.n	800d84a <_vfprintf_r+0x1196>
 800d876:	9808      	ldr	r0, [sp, #32]
 800d878:	ebc8 0400 	rsb	r4, r8, r0
 800d87c:	46be      	mov	lr, r7
 800d87e:	940f      	str	r4, [sp, #60]	; 0x3c
 800d880:	f7ff b95e 	b.w	800cb40 <_vfprintf_r+0x48c>
 800d884:	08014db0 	.word	0x08014db0
 800d888:	4995      	ldr	r1, [pc, #596]	; (800dae0 <_vfprintf_r+0x142c>)
 800d88a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d88c:	9112      	str	r1, [sp, #72]	; 0x48
 800d88e:	1c59      	adds	r1, r3, #1
 800d890:	9812      	ldr	r0, [sp, #72]	; 0x48
 800d892:	1964      	adds	r4, r4, r5
 800d894:	2907      	cmp	r1, #7
 800d896:	e88a 0021 	stmia.w	sl, {r0, r5}
 800d89a:	9429      	str	r4, [sp, #164]	; 0xa4
 800d89c:	9128      	str	r1, [sp, #160]	; 0xa0
 800d89e:	f10a 0a08 	add.w	sl, sl, #8
 800d8a2:	dd0a      	ble.n	800d8ba <_vfprintf_r+0x1206>
 800d8a4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d8a6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d8a8:	aa27      	add	r2, sp, #156	; 0x9c
 800d8aa:	f004 fe1b 	bl	80124e4 <__sprint_r>
 800d8ae:	2800      	cmp	r0, #0
 800d8b0:	f47f a80b 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d8b4:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d8b6:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d8ba:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800d8bc:	9811      	ldr	r0, [sp, #68]	; 0x44
 800d8be:	9f15      	ldr	r7, [sp, #84]	; 0x54
 800d8c0:	4283      	cmp	r3, r0
 800d8c2:	4447      	add	r7, r8
 800d8c4:	db7c      	blt.n	800d9c0 <_vfprintf_r+0x130c>
 800d8c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d8c8:	07d1      	lsls	r1, r2, #31
 800d8ca:	d479      	bmi.n	800d9c0 <_vfprintf_r+0x130c>
 800d8cc:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 800d8ce:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d8d0:	1bf6      	subs	r6, r6, r7
 800d8d2:	1ad2      	subs	r2, r2, r3
 800d8d4:	42b2      	cmp	r2, r6
 800d8d6:	bfb8      	it	lt
 800d8d8:	4616      	movlt	r6, r2
 800d8da:	2e00      	cmp	r6, #0
 800d8dc:	dd0d      	ble.n	800d8fa <_vfprintf_r+0x1246>
 800d8de:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800d8e0:	f8ca 7000 	str.w	r7, [sl]
 800d8e4:	1c48      	adds	r0, r1, #1
 800d8e6:	19a4      	adds	r4, r4, r6
 800d8e8:	2807      	cmp	r0, #7
 800d8ea:	f8ca 6004 	str.w	r6, [sl, #4]
 800d8ee:	9429      	str	r4, [sp, #164]	; 0xa4
 800d8f0:	9028      	str	r0, [sp, #160]	; 0xa0
 800d8f2:	f10a 0a08 	add.w	sl, sl, #8
 800d8f6:	f300 83a2 	bgt.w	800e03e <_vfprintf_r+0x198a>
 800d8fa:	ea26 71e6 	bic.w	r1, r6, r6, asr #31
 800d8fe:	1a55      	subs	r5, r2, r1
 800d900:	2d00      	cmp	r5, #0
 800d902:	f77f aba0 	ble.w	800d046 <_vfprintf_r+0x992>
 800d906:	2d10      	cmp	r5, #16
 800d908:	f77f af78 	ble.w	800d7fc <_vfprintf_r+0x1148>
 800d90c:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800d90e:	f8ca 9000 	str.w	r9, [sl]
 800d912:	2610      	movs	r6, #16
 800d914:	1c41      	adds	r1, r0, #1
 800d916:	f1a5 0711 	sub.w	r7, r5, #17
 800d91a:	19a4      	adds	r4, r4, r6
 800d91c:	2907      	cmp	r1, #7
 800d91e:	f8ca 6004 	str.w	r6, [sl, #4]
 800d922:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800dae0 <_vfprintf_r+0x142c>
 800d926:	9429      	str	r4, [sp, #164]	; 0xa4
 800d928:	9128      	str	r1, [sp, #160]	; 0xa0
 800d92a:	f3c7 1700 	ubfx	r7, r7, #4, #1
 800d92e:	f10a 0a08 	add.w	sl, sl, #8
 800d932:	f300 8393 	bgt.w	800e05c <_vfprintf_r+0x19a8>
 800d936:	3d10      	subs	r5, #16
 800d938:	2d10      	cmp	r5, #16
 800d93a:	f77f af62 	ble.w	800d802 <_vfprintf_r+0x114e>
 800d93e:	b187      	cbz	r7, 800d962 <_vfprintf_r+0x12ae>
 800d940:	3101      	adds	r1, #1
 800d942:	3410      	adds	r4, #16
 800d944:	2907      	cmp	r1, #7
 800d946:	f8ca 9000 	str.w	r9, [sl]
 800d94a:	f8ca 6004 	str.w	r6, [sl, #4]
 800d94e:	9429      	str	r4, [sp, #164]	; 0xa4
 800d950:	9128      	str	r1, [sp, #160]	; 0xa0
 800d952:	f10a 0a08 	add.w	sl, sl, #8
 800d956:	f300 83af 	bgt.w	800e0b8 <_vfprintf_r+0x1a04>
 800d95a:	3d10      	subs	r5, #16
 800d95c:	2d10      	cmp	r5, #16
 800d95e:	f77f af50 	ble.w	800d802 <_vfprintf_r+0x114e>
 800d962:	4622      	mov	r2, r4
 800d964:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800d966:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d968:	e00f      	b.n	800d98a <_vfprintf_r+0x12d6>
 800d96a:	1c59      	adds	r1, r3, #1
 800d96c:	3210      	adds	r2, #16
 800d96e:	2907      	cmp	r1, #7
 800d970:	f8ca 9000 	str.w	r9, [sl]
 800d974:	f8ca 6004 	str.w	r6, [sl, #4]
 800d978:	f10a 0a08 	add.w	sl, sl, #8
 800d97c:	9128      	str	r1, [sp, #160]	; 0xa0
 800d97e:	9229      	str	r2, [sp, #164]	; 0xa4
 800d980:	dc3c      	bgt.n	800d9fc <_vfprintf_r+0x1348>
 800d982:	3d10      	subs	r5, #16
 800d984:	2d10      	cmp	r5, #16
 800d986:	f340 8195 	ble.w	800dcb4 <_vfprintf_r+0x1600>
 800d98a:	1c4b      	adds	r3, r1, #1
 800d98c:	3210      	adds	r2, #16
 800d98e:	2b07      	cmp	r3, #7
 800d990:	f8ca 9000 	str.w	r9, [sl]
 800d994:	f8ca 6004 	str.w	r6, [sl, #4]
 800d998:	f1a5 0510 	sub.w	r5, r5, #16
 800d99c:	f10a 0a08 	add.w	sl, sl, #8
 800d9a0:	9229      	str	r2, [sp, #164]	; 0xa4
 800d9a2:	9328      	str	r3, [sp, #160]	; 0xa0
 800d9a4:	dde1      	ble.n	800d96a <_vfprintf_r+0x12b6>
 800d9a6:	4638      	mov	r0, r7
 800d9a8:	4621      	mov	r1, r4
 800d9aa:	aa27      	add	r2, sp, #156	; 0x9c
 800d9ac:	f004 fd9a 	bl	80124e4 <__sprint_r>
 800d9b0:	2800      	cmp	r0, #0
 800d9b2:	f47e af8a 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d9b6:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800d9b8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d9ba:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d9be:	e7d4      	b.n	800d96a <_vfprintf_r+0x12b6>
 800d9c0:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800d9c2:	9914      	ldr	r1, [sp, #80]	; 0x50
 800d9c4:	9816      	ldr	r0, [sp, #88]	; 0x58
 800d9c6:	f8ca 1000 	str.w	r1, [sl]
 800d9ca:	1824      	adds	r4, r4, r0
 800d9cc:	1c51      	adds	r1, r2, #1
 800d9ce:	9816      	ldr	r0, [sp, #88]	; 0x58
 800d9d0:	2907      	cmp	r1, #7
 800d9d2:	f8ca 0004 	str.w	r0, [sl, #4]
 800d9d6:	9429      	str	r4, [sp, #164]	; 0xa4
 800d9d8:	9128      	str	r1, [sp, #160]	; 0xa0
 800d9da:	f10a 0a08 	add.w	sl, sl, #8
 800d9de:	f77f af75 	ble.w	800d8cc <_vfprintf_r+0x1218>
 800d9e2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d9e4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d9e6:	aa27      	add	r2, sp, #156	; 0x9c
 800d9e8:	f004 fd7c 	bl	80124e4 <__sprint_r>
 800d9ec:	2800      	cmp	r0, #0
 800d9ee:	f47e af6c 	bne.w	800c8ca <_vfprintf_r+0x216>
 800d9f2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800d9f4:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800d9f6:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800d9fa:	e767      	b.n	800d8cc <_vfprintf_r+0x1218>
 800d9fc:	4638      	mov	r0, r7
 800d9fe:	4621      	mov	r1, r4
 800da00:	aa27      	add	r2, sp, #156	; 0x9c
 800da02:	f004 fd6f 	bl	80124e4 <__sprint_r>
 800da06:	2800      	cmp	r0, #0
 800da08:	f47e af5f 	bne.w	800c8ca <_vfprintf_r+0x216>
 800da0c:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800da0e:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800da10:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800da14:	e7b5      	b.n	800d982 <_vfprintf_r+0x12ce>
 800da16:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800da18:	990a      	ldr	r1, [sp, #40]	; 0x28
 800da1a:	aa27      	add	r2, sp, #156	; 0x9c
 800da1c:	f004 fd62 	bl	80124e4 <__sprint_r>
 800da20:	2800      	cmp	r0, #0
 800da22:	f47e af52 	bne.w	800c8ca <_vfprintf_r+0x216>
 800da26:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800da28:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800da2a:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800da2e:	e48e      	b.n	800d34e <_vfprintf_r+0xc9a>
 800da30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da32:	07da      	lsls	r2, r3, #31
 800da34:	f53f ad00 	bmi.w	800d438 <_vfprintf_r+0xd84>
 800da38:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800da3a:	f8ca 8000 	str.w	r8, [sl]
 800da3e:	1c45      	adds	r5, r0, #1
 800da40:	3401      	adds	r4, #1
 800da42:	2101      	movs	r1, #1
 800da44:	2d07      	cmp	r5, #7
 800da46:	f8ca 1004 	str.w	r1, [sl, #4]
 800da4a:	f10a 0a08 	add.w	sl, sl, #8
 800da4e:	9429      	str	r4, [sp, #164]	; 0xa4
 800da50:	9528      	str	r5, [sp, #160]	; 0xa0
 800da52:	f77f ad25 	ble.w	800d4a0 <_vfprintf_r+0xdec>
 800da56:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800da58:	990a      	ldr	r1, [sp, #40]	; 0x28
 800da5a:	aa27      	add	r2, sp, #156	; 0x9c
 800da5c:	f004 fd42 	bl	80124e4 <__sprint_r>
 800da60:	2800      	cmp	r0, #0
 800da62:	f47e af32 	bne.w	800c8ca <_vfprintf_r+0x216>
 800da66:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800da6a:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800da6c:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 800da6e:	e517      	b.n	800d4a0 <_vfprintf_r+0xdec>
 800da70:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800da72:	990a      	ldr	r1, [sp, #40]	; 0x28
 800da74:	aa27      	add	r2, sp, #156	; 0x9c
 800da76:	f004 fd35 	bl	80124e4 <__sprint_r>
 800da7a:	2800      	cmp	r0, #0
 800da7c:	f47e af25 	bne.w	800c8ca <_vfprintf_r+0x216>
 800da80:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800da82:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800da84:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800da88:	e472      	b.n	800d370 <_vfprintf_r+0xcbc>
 800da8a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800da8c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800da8e:	aa27      	add	r2, sp, #156	; 0x9c
 800da90:	f004 fd28 	bl	80124e4 <__sprint_r>
 800da94:	2800      	cmp	r0, #0
 800da96:	f47e af18 	bne.w	800c8ca <_vfprintf_r+0x216>
 800da9a:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800da9c:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 800da9e:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800daa2:	e4d8      	b.n	800d456 <_vfprintf_r+0xda2>
 800daa4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800daa6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800daa8:	aa27      	add	r2, sp, #156	; 0x9c
 800daaa:	f004 fd1b 	bl	80124e4 <__sprint_r>
 800daae:	2800      	cmp	r0, #0
 800dab0:	f47e af0b 	bne.w	800c8ca <_vfprintf_r+0x216>
 800dab4:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800dab6:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 800dab8:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800dabc:	e4d8      	b.n	800d470 <_vfprintf_r+0xdbc>
 800dabe:	4808      	ldr	r0, [pc, #32]	; (800dae0 <_vfprintf_r+0x142c>)
 800dac0:	900f      	str	r0, [sp, #60]	; 0x3c
 800dac2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dac4:	19a4      	adds	r4, r4, r6
 800dac6:	3501      	adds	r5, #1
 800dac8:	e88a 0048 	stmia.w	sl, {r3, r6}
 800dacc:	e4e1      	b.n	800d492 <_vfprintf_r+0xdde>
 800dace:	212d      	movs	r1, #45	; 0x2d
 800dad0:	4264      	negs	r4, r4
 800dad2:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800dad6:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800dada:	2301      	movs	r3, #1
 800dadc:	f7ff b812 	b.w	800cb04 <_vfprintf_r+0x450>
 800dae0:	08014db0 	.word	0x08014db0
 800dae4:	f8cd c01c 	str.w	ip, [sp, #28]
 800dae8:	f003 fd0c 	bl	8011504 <__fpclassifyd>
 800daec:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800daf0:	2800      	cmp	r0, #0
 800daf2:	f000 8172 	beq.w	800ddda <_vfprintf_r+0x1726>
 800daf6:	f1bc 3fff 	cmp.w	ip, #4294967295
 800dafa:	f000 83bc 	beq.w	800e276 <_vfprintf_r+0x1bc2>
 800dafe:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800db00:	2f67      	cmp	r7, #103	; 0x67
 800db02:	f000 8388 	beq.w	800e216 <_vfprintf_r+0x1b62>
 800db06:	2f47      	cmp	r7, #71	; 0x47
 800db08:	f000 8385 	beq.w	800e216 <_vfprintf_r+0x1b62>
 800db0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800db0e:	2c00      	cmp	r4, #0
 800db10:	f442 7180 	orr.w	r1, r2, #256	; 0x100
 800db14:	9117      	str	r1, [sp, #92]	; 0x5c
 800db16:	f2c0 8396 	blt.w	800e246 <_vfprintf_r+0x1b92>
 800db1a:	2000      	movs	r0, #0
 800db1c:	9012      	str	r0, [sp, #72]	; 0x48
 800db1e:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800db20:	2f66      	cmp	r7, #102	; 0x66
 800db22:	f000 834f 	beq.w	800e1c4 <_vfprintf_r+0x1b10>
 800db26:	2f46      	cmp	r7, #70	; 0x46
 800db28:	f000 834c 	beq.w	800e1c4 <_vfprintf_r+0x1b10>
 800db2c:	2f65      	cmp	r7, #101	; 0x65
 800db2e:	f000 839f 	beq.w	800e270 <_vfprintf_r+0x1bbc>
 800db32:	2f45      	cmp	r7, #69	; 0x45
 800db34:	f000 839c 	beq.w	800e270 <_vfprintf_r+0x1bbc>
 800db38:	4667      	mov	r7, ip
 800db3a:	2102      	movs	r1, #2
 800db3c:	e88d 0082 	stmia.w	sp, {r1, r7}
 800db40:	a822      	add	r0, sp, #136	; 0x88
 800db42:	a921      	add	r1, sp, #132	; 0x84
 800db44:	ad20      	add	r5, sp, #128	; 0x80
 800db46:	4632      	mov	r2, r6
 800db48:	9004      	str	r0, [sp, #16]
 800db4a:	4623      	mov	r3, r4
 800db4c:	9502      	str	r5, [sp, #8]
 800db4e:	9103      	str	r1, [sp, #12]
 800db50:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800db52:	f8cd c01c 	str.w	ip, [sp, #28]
 800db56:	f000 fe33 	bl	800e7c0 <_dtoa_r>
 800db5a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800db5c:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800db60:	2a67      	cmp	r2, #103	; 0x67
 800db62:	4680      	mov	r8, r0
 800db64:	d001      	beq.n	800db6a <_vfprintf_r+0x14b6>
 800db66:	2a47      	cmp	r2, #71	; 0x47
 800db68:	d103      	bne.n	800db72 <_vfprintf_r+0x14be>
 800db6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db6c:	07d8      	lsls	r0, r3, #31
 800db6e:	f140 8385 	bpl.w	800e27c <_vfprintf_r+0x1bc8>
 800db72:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800db74:	2946      	cmp	r1, #70	; 0x46
 800db76:	eb08 0507 	add.w	r5, r8, r7
 800db7a:	f000 8339 	beq.w	800e1f0 <_vfprintf_r+0x1b3c>
 800db7e:	4630      	mov	r0, r6
 800db80:	4621      	mov	r1, r4
 800db82:	2200      	movs	r2, #0
 800db84:	2300      	movs	r3, #0
 800db86:	f8cd c01c 	str.w	ip, [sp, #28]
 800db8a:	f006 fc4b 	bl	8014424 <__aeabi_dcmpeq>
 800db8e:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800db92:	b9e8      	cbnz	r0, 800dbd0 <_vfprintf_r+0x151c>
 800db94:	9e22      	ldr	r6, [sp, #136]	; 0x88
 800db96:	42b5      	cmp	r5, r6
 800db98:	f240 83e4 	bls.w	800e364 <_vfprintf_r+0x1cb0>
 800db9c:	4633      	mov	r3, r6
 800db9e:	2430      	movs	r4, #48	; 0x30
 800dba0:	f803 4b01 	strb.w	r4, [r3], #1
 800dba4:	43f1      	mvns	r1, r6
 800dba6:	1868      	adds	r0, r5, r1
 800dba8:	42ab      	cmp	r3, r5
 800dbaa:	9322      	str	r3, [sp, #136]	; 0x88
 800dbac:	f000 0201 	and.w	r2, r0, #1
 800dbb0:	d00d      	beq.n	800dbce <_vfprintf_r+0x151a>
 800dbb2:	b122      	cbz	r2, 800dbbe <_vfprintf_r+0x150a>
 800dbb4:	3301      	adds	r3, #1
 800dbb6:	42ab      	cmp	r3, r5
 800dbb8:	7074      	strb	r4, [r6, #1]
 800dbba:	9322      	str	r3, [sp, #136]	; 0x88
 800dbbc:	d007      	beq.n	800dbce <_vfprintf_r+0x151a>
 800dbbe:	461e      	mov	r6, r3
 800dbc0:	f806 4b01 	strb.w	r4, [r6], #1
 800dbc4:	705c      	strb	r4, [r3, #1]
 800dbc6:	1c73      	adds	r3, r6, #1
 800dbc8:	42ab      	cmp	r3, r5
 800dbca:	9322      	str	r3, [sp, #136]	; 0x88
 800dbcc:	d1f7      	bne.n	800dbbe <_vfprintf_r+0x150a>
 800dbce:	461d      	mov	r5, r3
 800dbd0:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800dbd2:	ebc8 0505 	rsb	r5, r8, r5
 800dbd6:	2c67      	cmp	r4, #103	; 0x67
 800dbd8:	9511      	str	r5, [sp, #68]	; 0x44
 800dbda:	f000 827a 	beq.w	800e0d2 <_vfprintf_r+0x1a1e>
 800dbde:	2c47      	cmp	r4, #71	; 0x47
 800dbe0:	f000 8277 	beq.w	800e0d2 <_vfprintf_r+0x1a1e>
 800dbe4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800dbe6:	2966      	cmp	r1, #102	; 0x66
 800dbe8:	f040 83be 	bne.w	800e368 <_vfprintf_r+0x1cb4>
 800dbec:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800dbee:	2a00      	cmp	r2, #0
 800dbf0:	f340 8397 	ble.w	800e322 <_vfprintf_r+0x1c6e>
 800dbf4:	f1bc 0f00 	cmp.w	ip, #0
 800dbf8:	f040 837c 	bne.w	800e2f4 <_vfprintf_r+0x1c40>
 800dbfc:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800dbfe:	07e5      	lsls	r5, r4, #31
 800dc00:	f100 8378 	bmi.w	800e2f4 <_vfprintf_r+0x1c40>
 800dc04:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 800dc08:	910c      	str	r1, [sp, #48]	; 0x30
 800dc0a:	920f      	str	r2, [sp, #60]	; 0x3c
 800dc0c:	9215      	str	r2, [sp, #84]	; 0x54
 800dc0e:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800dc10:	2d00      	cmp	r5, #0
 800dc12:	f000 823e 	beq.w	800e092 <_vfprintf_r+0x19de>
 800dc16:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800dc18:	242d      	movs	r4, #45	; 0x2d
 800dc1a:	2000      	movs	r0, #0
 800dc1c:	f88d 407b 	strb.w	r4, [sp, #123]	; 0x7b
 800dc20:	9109      	str	r1, [sp, #36]	; 0x24
 800dc22:	9012      	str	r0, [sp, #72]	; 0x48
 800dc24:	f7fe becf 	b.w	800c9c6 <_vfprintf_r+0x312>
 800dc28:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dc2a:	f011 0340 	ands.w	r3, r1, #64	; 0x40
 800dc2e:	f000 8115 	beq.w	800de5c <_vfprintf_r+0x17a8>
 800dc32:	9910      	ldr	r1, [sp, #64]	; 0x40
 800dc34:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800dc36:	1d0e      	adds	r6, r1, #4
 800dc38:	8824      	ldrh	r4, [r4, #0]
 800dc3a:	9610      	str	r6, [sp, #64]	; 0x40
 800dc3c:	4603      	mov	r3, r0
 800dc3e:	2500      	movs	r5, #0
 800dc40:	f7fe bfa0 	b.w	800cb84 <_vfprintf_r+0x4d0>
 800dc44:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dc46:	06ca      	lsls	r2, r1, #27
 800dc48:	f100 8100 	bmi.w	800de4c <_vfprintf_r+0x1798>
 800dc4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc4e:	065b      	lsls	r3, r3, #25
 800dc50:	f140 822a 	bpl.w	800e0a8 <_vfprintf_r+0x19f4>
 800dc54:	9810      	ldr	r0, [sp, #64]	; 0x40
 800dc56:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dc58:	6803      	ldr	r3, [r0, #0]
 800dc5a:	1d04      	adds	r4, r0, #4
 800dc5c:	9410      	str	r4, [sp, #64]	; 0x40
 800dc5e:	801a      	strh	r2, [r3, #0]
 800dc60:	f7fe bd6d 	b.w	800c73e <_vfprintf_r+0x8a>
 800dc64:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dc66:	0654      	lsls	r4, r2, #25
 800dc68:	f140 80e7 	bpl.w	800de3a <_vfprintf_r+0x1786>
 800dc6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dc6e:	f9b3 4000 	ldrsh.w	r4, [r3]
 800dc72:	f7ff b85c 	b.w	800cd2e <_vfprintf_r+0x67a>
 800dc76:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dc78:	064b      	lsls	r3, r1, #25
 800dc7a:	f140 80d7 	bpl.w	800de2c <_vfprintf_r+0x1778>
 800dc7e:	9810      	ldr	r0, [sp, #64]	; 0x40
 800dc80:	1d05      	adds	r5, r0, #4
 800dc82:	9510      	str	r5, [sp, #64]	; 0x40
 800dc84:	8804      	ldrh	r4, [r0, #0]
 800dc86:	2500      	movs	r5, #0
 800dc88:	f7fe bfa8 	b.w	800cbdc <_vfprintf_r+0x528>
 800dc8c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800dc8e:	0670      	lsls	r0, r6, #25
 800dc90:	f140 80c3 	bpl.w	800de1a <_vfprintf_r+0x1766>
 800dc94:	9910      	ldr	r1, [sp, #64]	; 0x40
 800dc96:	1d0e      	adds	r6, r1, #4
 800dc98:	880c      	ldrh	r4, [r1, #0]
 800dc9a:	9610      	str	r6, [sp, #64]	; 0x40
 800dc9c:	2301      	movs	r3, #1
 800dc9e:	2500      	movs	r5, #0
 800dca0:	f7fe bf70 	b.w	800cb84 <_vfprintf_r+0x4d0>
 800dca4:	f89b 8000 	ldrb.w	r8, [fp]
 800dca8:	f7fe bd82 	b.w	800c7b0 <_vfprintf_r+0xfc>
 800dcac:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800dcae:	4eb5      	ldr	r6, [pc, #724]	; (800df84 <_vfprintf_r+0x18d0>)
 800dcb0:	f7ff b99e 	b.w	800cff0 <_vfprintf_r+0x93c>
 800dcb4:	4614      	mov	r4, r2
 800dcb6:	e5a4      	b.n	800d802 <_vfprintf_r+0x114e>
 800dcb8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800dcba:	990a      	ldr	r1, [sp, #40]	; 0x28
 800dcbc:	aa27      	add	r2, sp, #156	; 0x9c
 800dcbe:	f004 fc11 	bl	80124e4 <__sprint_r>
 800dcc2:	2800      	cmp	r0, #0
 800dcc4:	f47e ae01 	bne.w	800c8ca <_vfprintf_r+0x216>
 800dcc8:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800dcca:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800dcce:	f7ff baa5 	b.w	800d21c <_vfprintf_r+0xb68>
 800dcd2:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800dcd4:	4aac      	ldr	r2, [pc, #688]	; (800df88 <_vfprintf_r+0x18d4>)
 800dcd6:	1c43      	adds	r3, r0, #1
 800dcd8:	3401      	adds	r4, #1
 800dcda:	2101      	movs	r1, #1
 800dcdc:	2b07      	cmp	r3, #7
 800dcde:	f8ca 2000 	str.w	r2, [sl]
 800dce2:	f8ca 1004 	str.w	r1, [sl, #4]
 800dce6:	9429      	str	r4, [sp, #164]	; 0xa4
 800dce8:	9328      	str	r3, [sp, #160]	; 0xa0
 800dcea:	f10a 0a08 	add.w	sl, sl, #8
 800dcee:	f300 80c6 	bgt.w	800de7e <_vfprintf_r+0x17ca>
 800dcf2:	2e00      	cmp	r6, #0
 800dcf4:	f000 80ba 	beq.w	800de6c <_vfprintf_r+0x17b8>
 800dcf8:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800dcfa:	9916      	ldr	r1, [sp, #88]	; 0x58
 800dcfc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800dcfe:	f8ca 1004 	str.w	r1, [sl, #4]
 800dd02:	1c43      	adds	r3, r0, #1
 800dd04:	1864      	adds	r4, r4, r1
 800dd06:	2b07      	cmp	r3, #7
 800dd08:	f8ca 2000 	str.w	r2, [sl]
 800dd0c:	f10a 0a08 	add.w	sl, sl, #8
 800dd10:	9429      	str	r4, [sp, #164]	; 0xa4
 800dd12:	9328      	str	r3, [sp, #160]	; 0xa0
 800dd14:	f300 8289 	bgt.w	800e22a <_vfprintf_r+0x1b76>
 800dd18:	4276      	negs	r6, r6
 800dd1a:	2e00      	cmp	r6, #0
 800dd1c:	f340 810b 	ble.w	800df36 <_vfprintf_r+0x1882>
 800dd20:	2e10      	cmp	r6, #16
 800dd22:	f340 80ef 	ble.w	800df04 <_vfprintf_r+0x1850>
 800dd26:	2710      	movs	r7, #16
 800dd28:	3301      	adds	r3, #1
 800dd2a:	4996      	ldr	r1, [pc, #600]	; (800df84 <_vfprintf_r+0x18d0>)
 800dd2c:	f8ca 9000 	str.w	r9, [sl]
 800dd30:	f1a6 0511 	sub.w	r5, r6, #17
 800dd34:	19e4      	adds	r4, r4, r7
 800dd36:	2b07      	cmp	r3, #7
 800dd38:	f8ca 7004 	str.w	r7, [sl, #4]
 800dd3c:	910f      	str	r1, [sp, #60]	; 0x3c
 800dd3e:	9429      	str	r4, [sp, #164]	; 0xa4
 800dd40:	9328      	str	r3, [sp, #160]	; 0xa0
 800dd42:	f3c5 1500 	ubfx	r5, r5, #4, #1
 800dd46:	f10a 0a08 	add.w	sl, sl, #8
 800dd4a:	f300 8299 	bgt.w	800e280 <_vfprintf_r+0x1bcc>
 800dd4e:	3e10      	subs	r6, #16
 800dd50:	2e10      	cmp	r6, #16
 800dd52:	f340 80d9 	ble.w	800df08 <_vfprintf_r+0x1854>
 800dd56:	b185      	cbz	r5, 800dd7a <_vfprintf_r+0x16c6>
 800dd58:	3301      	adds	r3, #1
 800dd5a:	3410      	adds	r4, #16
 800dd5c:	2b07      	cmp	r3, #7
 800dd5e:	f8ca 9000 	str.w	r9, [sl]
 800dd62:	f8ca 7004 	str.w	r7, [sl, #4]
 800dd66:	9429      	str	r4, [sp, #164]	; 0xa4
 800dd68:	9328      	str	r3, [sp, #160]	; 0xa0
 800dd6a:	f10a 0a08 	add.w	sl, sl, #8
 800dd6e:	f300 8294 	bgt.w	800e29a <_vfprintf_r+0x1be6>
 800dd72:	3e10      	subs	r6, #16
 800dd74:	2e10      	cmp	r6, #16
 800dd76:	f340 80c7 	ble.w	800df08 <_vfprintf_r+0x1854>
 800dd7a:	4620      	mov	r0, r4
 800dd7c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800dd7e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800dd80:	e010      	b.n	800dda4 <_vfprintf_r+0x16f0>
 800dd82:	3301      	adds	r3, #1
 800dd84:	3010      	adds	r0, #16
 800dd86:	2b07      	cmp	r3, #7
 800dd88:	f8ca 9000 	str.w	r9, [sl]
 800dd8c:	f8ca 7004 	str.w	r7, [sl, #4]
 800dd90:	f10a 0a08 	add.w	sl, sl, #8
 800dd94:	9029      	str	r0, [sp, #164]	; 0xa4
 800dd96:	9328      	str	r3, [sp, #160]	; 0xa0
 800dd98:	f300 8081 	bgt.w	800de9e <_vfprintf_r+0x17ea>
 800dd9c:	3e10      	subs	r6, #16
 800dd9e:	2e10      	cmp	r6, #16
 800dda0:	f340 8256 	ble.w	800e250 <_vfprintf_r+0x1b9c>
 800dda4:	3301      	adds	r3, #1
 800dda6:	3010      	adds	r0, #16
 800dda8:	2b07      	cmp	r3, #7
 800ddaa:	f8ca 9000 	str.w	r9, [sl]
 800ddae:	f8ca 7004 	str.w	r7, [sl, #4]
 800ddb2:	f1a6 0610 	sub.w	r6, r6, #16
 800ddb6:	f10a 0a08 	add.w	sl, sl, #8
 800ddba:	9029      	str	r0, [sp, #164]	; 0xa4
 800ddbc:	9328      	str	r3, [sp, #160]	; 0xa0
 800ddbe:	dde0      	ble.n	800dd82 <_vfprintf_r+0x16ce>
 800ddc0:	4628      	mov	r0, r5
 800ddc2:	4621      	mov	r1, r4
 800ddc4:	aa27      	add	r2, sp, #156	; 0x9c
 800ddc6:	f004 fb8d 	bl	80124e4 <__sprint_r>
 800ddca:	2800      	cmp	r0, #0
 800ddcc:	f47e ad7d 	bne.w	800c8ca <_vfprintf_r+0x216>
 800ddd0:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800ddd2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ddd4:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800ddd8:	e7d3      	b.n	800dd82 <_vfprintf_r+0x16ce>
 800ddda:	4d6c      	ldr	r5, [pc, #432]	; (800df8c <_vfprintf_r+0x18d8>)
 800dddc:	4a6c      	ldr	r2, [pc, #432]	; (800df90 <_vfprintf_r+0x18dc>)
 800ddde:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800dde0:	9012      	str	r0, [sp, #72]	; 0x48
 800dde2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dde4:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800dde8:	2603      	movs	r6, #3
 800ddea:	2947      	cmp	r1, #71	; 0x47
 800ddec:	bfcc      	ite	gt
 800ddee:	4690      	movgt	r8, r2
 800ddf0:	46a8      	movle	r8, r5
 800ddf2:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800ddf4:	960c      	str	r6, [sp, #48]	; 0x30
 800ddf6:	f020 0480 	bic.w	r4, r0, #128	; 0x80
 800ddfa:	2603      	movs	r6, #3
 800ddfc:	9409      	str	r4, [sp, #36]	; 0x24
 800ddfe:	960f      	str	r6, [sp, #60]	; 0x3c
 800de00:	9515      	str	r5, [sp, #84]	; 0x54
 800de02:	f7fe bddf 	b.w	800c9c4 <_vfprintf_r+0x310>
 800de06:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800de08:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800de0c:	9410      	str	r4, [sp, #64]	; 0x40
 800de0e:	ea25 72e5 	bic.w	r2, r5, r5, asr #31
 800de12:	920c      	str	r2, [sp, #48]	; 0x30
 800de14:	9615      	str	r6, [sp, #84]	; 0x54
 800de16:	f7fe bdd5 	b.w	800c9c4 <_vfprintf_r+0x310>
 800de1a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800de1c:	6813      	ldr	r3, [r2, #0]
 800de1e:	1d10      	adds	r0, r2, #4
 800de20:	461c      	mov	r4, r3
 800de22:	2500      	movs	r5, #0
 800de24:	9010      	str	r0, [sp, #64]	; 0x40
 800de26:	2301      	movs	r3, #1
 800de28:	f7fe beac 	b.w	800cb84 <_vfprintf_r+0x4d0>
 800de2c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800de2e:	1d13      	adds	r3, r2, #4
 800de30:	6814      	ldr	r4, [r2, #0]
 800de32:	9310      	str	r3, [sp, #64]	; 0x40
 800de34:	2500      	movs	r5, #0
 800de36:	f7fe bed1 	b.w	800cbdc <_vfprintf_r+0x528>
 800de3a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800de3c:	680c      	ldr	r4, [r1, #0]
 800de3e:	1d0e      	adds	r6, r1, #4
 800de40:	17e5      	asrs	r5, r4, #31
 800de42:	4622      	mov	r2, r4
 800de44:	462b      	mov	r3, r5
 800de46:	9610      	str	r6, [sp, #64]	; 0x40
 800de48:	f7fe be56 	b.w	800caf8 <_vfprintf_r+0x444>
 800de4c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800de4e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800de50:	680b      	ldr	r3, [r1, #0]
 800de52:	1d08      	adds	r0, r1, #4
 800de54:	9010      	str	r0, [sp, #64]	; 0x40
 800de56:	601c      	str	r4, [r3, #0]
 800de58:	f7fe bc71 	b.w	800c73e <_vfprintf_r+0x8a>
 800de5c:	9e10      	ldr	r6, [sp, #64]	; 0x40
 800de5e:	6832      	ldr	r2, [r6, #0]
 800de60:	1d30      	adds	r0, r6, #4
 800de62:	4614      	mov	r4, r2
 800de64:	2500      	movs	r5, #0
 800de66:	9010      	str	r0, [sp, #64]	; 0x40
 800de68:	f7fe be8c 	b.w	800cb84 <_vfprintf_r+0x4d0>
 800de6c:	9811      	ldr	r0, [sp, #68]	; 0x44
 800de6e:	2800      	cmp	r0, #0
 800de70:	f47f af42 	bne.w	800dcf8 <_vfprintf_r+0x1644>
 800de74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de76:	07d8      	lsls	r0, r3, #31
 800de78:	f57f a8e5 	bpl.w	800d046 <_vfprintf_r+0x992>
 800de7c:	e73c      	b.n	800dcf8 <_vfprintf_r+0x1644>
 800de7e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800de80:	990a      	ldr	r1, [sp, #40]	; 0x28
 800de82:	aa27      	add	r2, sp, #156	; 0x9c
 800de84:	f004 fb2e 	bl	80124e4 <__sprint_r>
 800de88:	2800      	cmp	r0, #0
 800de8a:	f47e ad1e 	bne.w	800c8ca <_vfprintf_r+0x216>
 800de8e:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800de90:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800de92:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800de96:	2e00      	cmp	r6, #0
 800de98:	f47f af2e 	bne.w	800dcf8 <_vfprintf_r+0x1644>
 800de9c:	e7e6      	b.n	800de6c <_vfprintf_r+0x17b8>
 800de9e:	4628      	mov	r0, r5
 800dea0:	4621      	mov	r1, r4
 800dea2:	aa27      	add	r2, sp, #156	; 0x9c
 800dea4:	f004 fb1e 	bl	80124e4 <__sprint_r>
 800dea8:	2800      	cmp	r0, #0
 800deaa:	f47e ad0e 	bne.w	800c8ca <_vfprintf_r+0x216>
 800deae:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800deb0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800deb2:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800deb6:	e771      	b.n	800dd9c <_vfprintf_r+0x16e8>
 800deb8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800deba:	f893 8001 	ldrb.w	r8, [r3, #1]
 800debe:	f040 0020 	orr.w	r0, r0, #32
 800dec2:	f10b 0b01 	add.w	fp, fp, #1
 800dec6:	9009      	str	r0, [sp, #36]	; 0x24
 800dec8:	f7fe bc72 	b.w	800c7b0 <_vfprintf_r+0xfc>
 800decc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800dece:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ded0:	aa27      	add	r2, sp, #156	; 0x9c
 800ded2:	f004 fb07 	bl	80124e4 <__sprint_r>
 800ded6:	2800      	cmp	r0, #0
 800ded8:	f47e acf7 	bne.w	800c8ca <_vfprintf_r+0x216>
 800dedc:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800dede:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800dee2:	f7ff b9b3 	b.w	800d24c <_vfprintf_r+0xb98>
 800dee6:	461c      	mov	r4, r3
 800dee8:	e5eb      	b.n	800dac2 <_vfprintf_r+0x140e>
 800deea:	f7fc fae3 	bl	800a4b4 <strlen>
 800deee:	900f      	str	r0, [sp, #60]	; 0x3c
 800def0:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800def4:	9612      	str	r6, [sp, #72]	; 0x48
 800def6:	900c      	str	r0, [sp, #48]	; 0x30
 800def8:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800defc:	9410      	str	r4, [sp, #64]	; 0x40
 800defe:	9615      	str	r6, [sp, #84]	; 0x54
 800df00:	f7fe bd60 	b.w	800c9c4 <_vfprintf_r+0x310>
 800df04:	4a1f      	ldr	r2, [pc, #124]	; (800df84 <_vfprintf_r+0x18d0>)
 800df06:	920f      	str	r2, [sp, #60]	; 0x3c
 800df08:	3301      	adds	r3, #1
 800df0a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800df0c:	19a4      	adds	r4, r4, r6
 800df0e:	2b07      	cmp	r3, #7
 800df10:	e88a 0044 	stmia.w	sl, {r2, r6}
 800df14:	9429      	str	r4, [sp, #164]	; 0xa4
 800df16:	9328      	str	r3, [sp, #160]	; 0xa0
 800df18:	f10a 0a08 	add.w	sl, sl, #8
 800df1c:	dd0b      	ble.n	800df36 <_vfprintf_r+0x1882>
 800df1e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800df20:	990a      	ldr	r1, [sp, #40]	; 0x28
 800df22:	aa27      	add	r2, sp, #156	; 0x9c
 800df24:	f004 fade 	bl	80124e4 <__sprint_r>
 800df28:	2800      	cmp	r0, #0
 800df2a:	f47e acce 	bne.w	800c8ca <_vfprintf_r+0x216>
 800df2e:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800df30:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800df32:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800df36:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800df38:	f8ca 8000 	str.w	r8, [sl]
 800df3c:	1c59      	adds	r1, r3, #1
 800df3e:	18a4      	adds	r4, r4, r2
 800df40:	2907      	cmp	r1, #7
 800df42:	f8ca 2004 	str.w	r2, [sl, #4]
 800df46:	f10a 0a08 	add.w	sl, sl, #8
 800df4a:	9429      	str	r4, [sp, #164]	; 0xa4
 800df4c:	9128      	str	r1, [sp, #160]	; 0xa0
 800df4e:	f77f a87a 	ble.w	800d046 <_vfprintf_r+0x992>
 800df52:	f7ff bab4 	b.w	800d4be <_vfprintf_r+0xe0a>
 800df56:	490f      	ldr	r1, [pc, #60]	; (800df94 <_vfprintf_r+0x18e0>)
 800df58:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800df5a:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800df5c:	9117      	str	r1, [sp, #92]	; 0x5c
 800df5e:	f7fe bf81 	b.w	800ce64 <_vfprintf_r+0x7b0>
 800df62:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800df64:	990a      	ldr	r1, [sp, #40]	; 0x28
 800df66:	aa27      	add	r2, sp, #156	; 0x9c
 800df68:	f004 fabc 	bl	80124e4 <__sprint_r>
 800df6c:	2800      	cmp	r0, #0
 800df6e:	f47e acac 	bne.w	800c8ca <_vfprintf_r+0x216>
 800df72:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800df74:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 800df76:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800df7a:	f7ff bbea 	b.w	800d752 <_vfprintf_r+0x109e>
 800df7e:	4692      	mov	sl, r2
 800df80:	460c      	mov	r4, r1
 800df82:	e484      	b.n	800d88e <_vfprintf_r+0x11da>
 800df84:	08014db0 	.word	0x08014db0
 800df88:	08014d7c 	.word	0x08014d7c
 800df8c:	08014d44 	.word	0x08014d44
 800df90:	08014d48 	.word	0x08014d48
 800df94:	08014da0 	.word	0x08014da0
 800df98:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800df9a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800df9c:	aa27      	add	r2, sp, #156	; 0x9c
 800df9e:	f004 faa1 	bl	80124e4 <__sprint_r>
 800dfa2:	2800      	cmp	r0, #0
 800dfa4:	f47e ac91 	bne.w	800c8ca <_vfprintf_r+0x216>
 800dfa8:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800dfaa:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 800dfac:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800dfb0:	f7ff bbe3 	b.w	800d77a <_vfprintf_r+0x10c6>
 800dfb4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800dfb6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800dfb8:	aa27      	add	r2, sp, #156	; 0x9c
 800dfba:	f004 fa93 	bl	80124e4 <__sprint_r>
 800dfbe:	2800      	cmp	r0, #0
 800dfc0:	f47e ac83 	bne.w	800c8ca <_vfprintf_r+0x216>
 800dfc4:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800dfc6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800dfc8:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800dfcc:	f7ff bb57 	b.w	800d67e <_vfprintf_r+0xfca>
 800dfd0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800dfd2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800dfd4:	aa27      	add	r2, sp, #156	; 0x9c
 800dfd6:	f004 fa85 	bl	80124e4 <__sprint_r>
 800dfda:	2800      	cmp	r0, #0
 800dfdc:	f47e ac75 	bne.w	800c8ca <_vfprintf_r+0x216>
 800dfe0:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800dfe2:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800dfe6:	f7ff bb2b 	b.w	800d640 <_vfprintf_r+0xf8c>
 800dfea:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800dfec:	990a      	ldr	r1, [sp, #40]	; 0x28
 800dfee:	aa27      	add	r2, sp, #156	; 0x9c
 800dff0:	f004 fa78 	bl	80124e4 <__sprint_r>
 800dff4:	2800      	cmp	r0, #0
 800dff6:	f47e ac68 	bne.w	800c8ca <_vfprintf_r+0x216>
 800dffa:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800dffc:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800dffe:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800e002:	f7ff b940 	b.w	800d286 <_vfprintf_r+0xbd2>
 800e006:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800e008:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e00a:	aa27      	add	r2, sp, #156	; 0x9c
 800e00c:	f004 fa6a 	bl	80124e4 <__sprint_r>
 800e010:	2800      	cmp	r0, #0
 800e012:	f47e ac5a 	bne.w	800c8ca <_vfprintf_r+0x216>
 800e016:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800e018:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800e01a:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800e01e:	f7ff b944 	b.w	800d2aa <_vfprintf_r+0xbf6>
 800e022:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800e024:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e026:	aa27      	add	r2, sp, #156	; 0x9c
 800e028:	f004 fa5c 	bl	80124e4 <__sprint_r>
 800e02c:	2800      	cmp	r0, #0
 800e02e:	f47e ac4c 	bne.w	800c8ca <_vfprintf_r+0x216>
 800e032:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800e034:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800e036:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800e03a:	f7ff bb32 	b.w	800d6a2 <_vfprintf_r+0xfee>
 800e03e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800e040:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e042:	aa27      	add	r2, sp, #156	; 0x9c
 800e044:	f004 fa4e 	bl	80124e4 <__sprint_r>
 800e048:	2800      	cmp	r0, #0
 800e04a:	f47e ac3e 	bne.w	800c8ca <_vfprintf_r+0x216>
 800e04e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800e050:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e052:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800e054:	1b5a      	subs	r2, r3, r5
 800e056:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800e05a:	e44e      	b.n	800d8fa <_vfprintf_r+0x1246>
 800e05c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800e05e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e060:	aa27      	add	r2, sp, #156	; 0x9c
 800e062:	f004 fa3f 	bl	80124e4 <__sprint_r>
 800e066:	2800      	cmp	r0, #0
 800e068:	f47e ac2f 	bne.w	800c8ca <_vfprintf_r+0x216>
 800e06c:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800e06e:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800e070:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800e074:	e45f      	b.n	800d936 <_vfprintf_r+0x1282>
 800e076:	f1bc 0f06 	cmp.w	ip, #6
 800e07a:	bf34      	ite	cc
 800e07c:	4666      	movcc	r6, ip
 800e07e:	2606      	movcs	r6, #6
 800e080:	ea26 71e6 	bic.w	r1, r6, r6, asr #31
 800e084:	960f      	str	r6, [sp, #60]	; 0x3c
 800e086:	910c      	str	r1, [sp, #48]	; 0x30
 800e088:	9410      	str	r4, [sp, #64]	; 0x40
 800e08a:	f8df 82ec 	ldr.w	r8, [pc, #748]	; 800e378 <_vfprintf_r+0x1cc4>
 800e08e:	f7fe be6d 	b.w	800cd6c <_vfprintf_r+0x6b8>
 800e092:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e094:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800e098:	9209      	str	r2, [sp, #36]	; 0x24
 800e09a:	f7fe bc93 	b.w	800c9c4 <_vfprintf_r+0x310>
 800e09e:	232d      	movs	r3, #45	; 0x2d
 800e0a0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800e0a4:	f7fe bc7b 	b.w	800c99e <_vfprintf_r+0x2ea>
 800e0a8:	9810      	ldr	r0, [sp, #64]	; 0x40
 800e0aa:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e0ac:	6804      	ldr	r4, [r0, #0]
 800e0ae:	1d02      	adds	r2, r0, #4
 800e0b0:	9210      	str	r2, [sp, #64]	; 0x40
 800e0b2:	6021      	str	r1, [r4, #0]
 800e0b4:	f7fe bb43 	b.w	800c73e <_vfprintf_r+0x8a>
 800e0b8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800e0ba:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e0bc:	aa27      	add	r2, sp, #156	; 0x9c
 800e0be:	f004 fa11 	bl	80124e4 <__sprint_r>
 800e0c2:	2800      	cmp	r0, #0
 800e0c4:	f47e ac01 	bne.w	800c8ca <_vfprintf_r+0x216>
 800e0c8:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800e0ca:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800e0cc:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800e0d0:	e443      	b.n	800d95a <_vfprintf_r+0x12a6>
 800e0d2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800e0d4:	1cd1      	adds	r1, r2, #3
 800e0d6:	4616      	mov	r6, r2
 800e0d8:	db01      	blt.n	800e0de <_vfprintf_r+0x1a2a>
 800e0da:	4594      	cmp	ip, r2
 800e0dc:	da5f      	bge.n	800e19e <_vfprintf_r+0x1aea>
 800e0de:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e0e0:	1e95      	subs	r5, r2, #2
 800e0e2:	9513      	str	r5, [sp, #76]	; 0x4c
 800e0e4:	1e73      	subs	r3, r6, #1
 800e0e6:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800e0e8:	9320      	str	r3, [sp, #128]	; 0x80
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	f88d 608c 	strb.w	r6, [sp, #140]	; 0x8c
 800e0f0:	f2c0 8133 	blt.w	800e35a <_vfprintf_r+0x1ca6>
 800e0f4:	242b      	movs	r4, #43	; 0x2b
 800e0f6:	f88d 408d 	strb.w	r4, [sp, #141]	; 0x8d
 800e0fa:	2b09      	cmp	r3, #9
 800e0fc:	f340 80da 	ble.w	800e2b4 <_vfprintf_r+0x1c00>
 800e100:	f246 6667 	movw	r6, #26215	; 0x6667
 800e104:	f10d 019a 	add.w	r1, sp, #154	; 0x9a
 800e108:	f2c6 6666 	movt	r6, #26214	; 0x6666
 800e10c:	fb86 2503 	smull	r2, r5, r6, r3
 800e110:	17da      	asrs	r2, r3, #31
 800e112:	ebc2 04a5 	rsb	r4, r2, r5, asr #2
 800e116:	eb04 0084 	add.w	r0, r4, r4, lsl #2
 800e11a:	460a      	mov	r2, r1
 800e11c:	eba3 0340 	sub.w	r3, r3, r0, lsl #1
 800e120:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e124:	7011      	strb	r1, [r2, #0]
 800e126:	1e51      	subs	r1, r2, #1
 800e128:	2c09      	cmp	r4, #9
 800e12a:	4623      	mov	r3, r4
 800e12c:	dcee      	bgt.n	800e10c <_vfprintf_r+0x1a58>
 800e12e:	3330      	adds	r3, #48	; 0x30
 800e130:	f10d 059b 	add.w	r5, sp, #155	; 0x9b
 800e134:	b2d8      	uxtb	r0, r3
 800e136:	428d      	cmp	r5, r1
 800e138:	f802 0c01 	strb.w	r0, [r2, #-1]
 800e13c:	f240 8116 	bls.w	800e36c <_vfprintf_r+0x1cb8>
 800e140:	1aac      	subs	r4, r5, r2
 800e142:	07e6      	lsls	r6, r4, #31
 800e144:	f10d 018d 	add.w	r1, sp, #141	; 0x8d
 800e148:	4613      	mov	r3, r2
 800e14a:	d50d      	bpl.n	800e168 <_vfprintf_r+0x1ab4>
 800e14c:	4613      	mov	r3, r2
 800e14e:	f88d 008e 	strb.w	r0, [sp, #142]	; 0x8e
 800e152:	f10d 018e 	add.w	r1, sp, #142	; 0x8e
 800e156:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e15a:	e005      	b.n	800e168 <_vfprintf_r+0x1ab4>
 800e15c:	f813 4b01 	ldrb.w	r4, [r3], #1
 800e160:	7074      	strb	r4, [r6, #1]
 800e162:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e166:	1c71      	adds	r1, r6, #1
 800e168:	1c4e      	adds	r6, r1, #1
 800e16a:	42ab      	cmp	r3, r5
 800e16c:	7048      	strb	r0, [r1, #1]
 800e16e:	d1f5      	bne.n	800e15c <_vfprintf_r+0x1aa8>
 800e170:	ad44      	add	r5, sp, #272	; 0x110
 800e172:	ebc2 0645 	rsb	r6, r2, r5, lsl #1
 800e176:	3ef6      	subs	r6, #246	; 0xf6
 800e178:	aa23      	add	r2, sp, #140	; 0x8c
 800e17a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e17c:	9811      	ldr	r0, [sp, #68]	; 0x44
 800e17e:	1ab4      	subs	r4, r6, r2
 800e180:	1919      	adds	r1, r3, r4
 800e182:	2801      	cmp	r0, #1
 800e184:	941b      	str	r4, [sp, #108]	; 0x6c
 800e186:	910f      	str	r1, [sp, #60]	; 0x3c
 800e188:	f340 80d5 	ble.w	800e336 <_vfprintf_r+0x1c82>
 800e18c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e18e:	1c59      	adds	r1, r3, #1
 800e190:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 800e194:	2600      	movs	r6, #0
 800e196:	910f      	str	r1, [sp, #60]	; 0x3c
 800e198:	900c      	str	r0, [sp, #48]	; 0x30
 800e19a:	9615      	str	r6, [sp, #84]	; 0x54
 800e19c:	e537      	b.n	800dc0e <_vfprintf_r+0x155a>
 800e19e:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800e1a0:	42aa      	cmp	r2, r5
 800e1a2:	db57      	blt.n	800e254 <_vfprintf_r+0x1ba0>
 800e1a4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800e1a6:	07f0      	lsls	r0, r6, #31
 800e1a8:	f100 809c 	bmi.w	800e2e4 <_vfprintf_r+0x1c30>
 800e1ac:	ea22 75e2 	bic.w	r5, r2, r2, asr #31
 800e1b0:	2467      	movs	r4, #103	; 0x67
 800e1b2:	950c      	str	r5, [sp, #48]	; 0x30
 800e1b4:	920f      	str	r2, [sp, #60]	; 0x3c
 800e1b6:	9413      	str	r4, [sp, #76]	; 0x4c
 800e1b8:	e528      	b.n	800dc0c <_vfprintf_r+0x1558>
 800e1ba:	486e      	ldr	r0, [pc, #440]	; (800e374 <_vfprintf_r+0x1cc0>)
 800e1bc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800e1be:	9017      	str	r0, [sp, #92]	; 0x5c
 800e1c0:	f7ff b91e 	b.w	800d400 <_vfprintf_r+0xd4c>
 800e1c4:	2103      	movs	r1, #3
 800e1c6:	af20      	add	r7, sp, #128	; 0x80
 800e1c8:	ad21      	add	r5, sp, #132	; 0x84
 800e1ca:	a822      	add	r0, sp, #136	; 0x88
 800e1cc:	e88d 1002 	stmia.w	sp, {r1, ip}
 800e1d0:	9702      	str	r7, [sp, #8]
 800e1d2:	9503      	str	r5, [sp, #12]
 800e1d4:	9004      	str	r0, [sp, #16]
 800e1d6:	4632      	mov	r2, r6
 800e1d8:	4623      	mov	r3, r4
 800e1da:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800e1dc:	f8cd c01c 	str.w	ip, [sp, #28]
 800e1e0:	f000 faee 	bl	800e7c0 <_dtoa_r>
 800e1e4:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800e1e8:	4680      	mov	r8, r0
 800e1ea:	eb00 050c 	add.w	r5, r0, ip
 800e1ee:	4667      	mov	r7, ip
 800e1f0:	f898 2000 	ldrb.w	r2, [r8]
 800e1f4:	2a30      	cmp	r2, #48	; 0x30
 800e1f6:	d065      	beq.n	800e2c4 <_vfprintf_r+0x1c10>
 800e1f8:	9f20      	ldr	r7, [sp, #128]	; 0x80
 800e1fa:	19ed      	adds	r5, r5, r7
 800e1fc:	e4bf      	b.n	800db7e <_vfprintf_r+0x14ca>
 800e1fe:	ea2c 71ec 	bic.w	r1, ip, ip, asr #31
 800e202:	9012      	str	r0, [sp, #72]	; 0x48
 800e204:	910c      	str	r1, [sp, #48]	; 0x30
 800e206:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800e20a:	9410      	str	r4, [sp, #64]	; 0x40
 800e20c:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 800e210:	9015      	str	r0, [sp, #84]	; 0x54
 800e212:	f7fe bbd7 	b.w	800c9c4 <_vfprintf_r+0x310>
 800e216:	f1bc 0f00 	cmp.w	ip, #0
 800e21a:	bf08      	it	eq
 800e21c:	f04f 0c01 	moveq.w	ip, #1
 800e220:	e474      	b.n	800db0c <_vfprintf_r+0x1458>
 800e222:	4683      	mov	fp, r0
 800e224:	2600      	movs	r6, #0
 800e226:	f7fe bac5 	b.w	800c7b4 <_vfprintf_r+0x100>
 800e22a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800e22c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e22e:	aa27      	add	r2, sp, #156	; 0x9c
 800e230:	f004 f958 	bl	80124e4 <__sprint_r>
 800e234:	2800      	cmp	r0, #0
 800e236:	f47e ab48 	bne.w	800c8ca <_vfprintf_r+0x216>
 800e23a:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800e23c:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800e23e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800e240:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800e244:	e568      	b.n	800dd18 <_vfprintf_r+0x1664>
 800e246:	232d      	movs	r3, #45	; 0x2d
 800e248:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
 800e24c:	9312      	str	r3, [sp, #72]	; 0x48
 800e24e:	e466      	b.n	800db1e <_vfprintf_r+0x146a>
 800e250:	4604      	mov	r4, r0
 800e252:	e659      	b.n	800df08 <_vfprintf_r+0x1854>
 800e254:	2a00      	cmp	r2, #0
 800e256:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800e258:	bfd4      	ite	le
 800e25a:	f1c2 0602 	rsble	r6, r2, #2
 800e25e:	2601      	movgt	r6, #1
 800e260:	1931      	adds	r1, r6, r4
 800e262:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 800e266:	2367      	movs	r3, #103	; 0x67
 800e268:	910f      	str	r1, [sp, #60]	; 0x3c
 800e26a:	900c      	str	r0, [sp, #48]	; 0x30
 800e26c:	9313      	str	r3, [sp, #76]	; 0x4c
 800e26e:	e4cd      	b.n	800dc0c <_vfprintf_r+0x1558>
 800e270:	f10c 0701 	add.w	r7, ip, #1
 800e274:	e461      	b.n	800db3a <_vfprintf_r+0x1486>
 800e276:	f04f 0c06 	mov.w	ip, #6
 800e27a:	e447      	b.n	800db0c <_vfprintf_r+0x1458>
 800e27c:	9d22      	ldr	r5, [sp, #136]	; 0x88
 800e27e:	e4a7      	b.n	800dbd0 <_vfprintf_r+0x151c>
 800e280:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800e282:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e284:	aa27      	add	r2, sp, #156	; 0x9c
 800e286:	f004 f92d 	bl	80124e4 <__sprint_r>
 800e28a:	2800      	cmp	r0, #0
 800e28c:	f47e ab1d 	bne.w	800c8ca <_vfprintf_r+0x216>
 800e290:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800e292:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800e294:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800e298:	e559      	b.n	800dd4e <_vfprintf_r+0x169a>
 800e29a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800e29c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e29e:	aa27      	add	r2, sp, #156	; 0x9c
 800e2a0:	f004 f920 	bl	80124e4 <__sprint_r>
 800e2a4:	2800      	cmp	r0, #0
 800e2a6:	f47e ab10 	bne.w	800c8ca <_vfprintf_r+0x216>
 800e2aa:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800e2ac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800e2ae:	f10d 0ad0 	add.w	sl, sp, #208	; 0xd0
 800e2b2:	e55e      	b.n	800dd72 <_vfprintf_r+0x16be>
 800e2b4:	3330      	adds	r3, #48	; 0x30
 800e2b6:	2030      	movs	r0, #48	; 0x30
 800e2b8:	f88d 008e 	strb.w	r0, [sp, #142]	; 0x8e
 800e2bc:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 800e2c0:	ae24      	add	r6, sp, #144	; 0x90
 800e2c2:	e759      	b.n	800e178 <_vfprintf_r+0x1ac4>
 800e2c4:	4630      	mov	r0, r6
 800e2c6:	4621      	mov	r1, r4
 800e2c8:	2200      	movs	r2, #0
 800e2ca:	2300      	movs	r3, #0
 800e2cc:	f8cd c01c 	str.w	ip, [sp, #28]
 800e2d0:	f006 f8a8 	bl	8014424 <__aeabi_dcmpeq>
 800e2d4:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800e2d8:	2800      	cmp	r0, #0
 800e2da:	d18d      	bne.n	800e1f8 <_vfprintf_r+0x1b44>
 800e2dc:	f1c7 0701 	rsb	r7, r7, #1
 800e2e0:	9720      	str	r7, [sp, #128]	; 0x80
 800e2e2:	e78a      	b.n	800e1fa <_vfprintf_r+0x1b46>
 800e2e4:	1c51      	adds	r1, r2, #1
 800e2e6:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 800e2ea:	2367      	movs	r3, #103	; 0x67
 800e2ec:	910f      	str	r1, [sp, #60]	; 0x3c
 800e2ee:	900c      	str	r0, [sp, #48]	; 0x30
 800e2f0:	9313      	str	r3, [sp, #76]	; 0x4c
 800e2f2:	e48b      	b.n	800dc0c <_vfprintf_r+0x1558>
 800e2f4:	f10c 0e01 	add.w	lr, ip, #1
 800e2f8:	eb02 000e 	add.w	r0, r2, lr
 800e2fc:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 800e300:	900f      	str	r0, [sp, #60]	; 0x3c
 800e302:	930c      	str	r3, [sp, #48]	; 0x30
 800e304:	e482      	b.n	800dc0c <_vfprintf_r+0x1558>
 800e306:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e308:	f89b 8001 	ldrb.w	r8, [fp, #1]
 800e30c:	681e      	ldr	r6, [r3, #0]
 800e30e:	3304      	adds	r3, #4
 800e310:	2e00      	cmp	r6, #0
 800e312:	9310      	str	r3, [sp, #64]	; 0x40
 800e314:	4683      	mov	fp, r0
 800e316:	f6be aa4b 	bge.w	800c7b0 <_vfprintf_r+0xfc>
 800e31a:	f04f 36ff 	mov.w	r6, #4294967295
 800e31e:	f7fe ba47 	b.w	800c7b0 <_vfprintf_r+0xfc>
 800e322:	f1bc 0f00 	cmp.w	ip, #0
 800e326:	d111      	bne.n	800e34c <_vfprintf_r+0x1c98>
 800e328:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e32a:	07c4      	lsls	r4, r0, #31
 800e32c:	d40e      	bmi.n	800e34c <_vfprintf_r+0x1c98>
 800e32e:	2301      	movs	r3, #1
 800e330:	930c      	str	r3, [sp, #48]	; 0x30
 800e332:	930f      	str	r3, [sp, #60]	; 0x3c
 800e334:	e46a      	b.n	800dc0c <_vfprintf_r+0x1558>
 800e336:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800e338:	f016 0501 	ands.w	r5, r6, #1
 800e33c:	f47f af26 	bne.w	800e18c <_vfprintf_r+0x1ad8>
 800e340:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e342:	9515      	str	r5, [sp, #84]	; 0x54
 800e344:	ea22 74e2 	bic.w	r4, r2, r2, asr #31
 800e348:	940c      	str	r4, [sp, #48]	; 0x30
 800e34a:	e460      	b.n	800dc0e <_vfprintf_r+0x155a>
 800e34c:	f10c 0602 	add.w	r6, ip, #2
 800e350:	ea26 75e6 	bic.w	r5, r6, r6, asr #31
 800e354:	960f      	str	r6, [sp, #60]	; 0x3c
 800e356:	950c      	str	r5, [sp, #48]	; 0x30
 800e358:	e458      	b.n	800dc0c <_vfprintf_r+0x1558>
 800e35a:	212d      	movs	r1, #45	; 0x2d
 800e35c:	425b      	negs	r3, r3
 800e35e:	f88d 108d 	strb.w	r1, [sp, #141]	; 0x8d
 800e362:	e6ca      	b.n	800e0fa <_vfprintf_r+0x1a46>
 800e364:	4635      	mov	r5, r6
 800e366:	e433      	b.n	800dbd0 <_vfprintf_r+0x151c>
 800e368:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800e36a:	e6bb      	b.n	800e0e4 <_vfprintf_r+0x1a30>
 800e36c:	f10d 068e 	add.w	r6, sp, #142	; 0x8e
 800e370:	e702      	b.n	800e178 <_vfprintf_r+0x1ac4>
 800e372:	bf00      	nop
 800e374:	08014db0 	.word	0x08014db0
 800e378:	08014d74 	.word	0x08014d74

0800e37c <__sbprintf>:
 800e37c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e380:	460c      	mov	r4, r1
 800e382:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800e386:	69e7      	ldr	r7, [r4, #28]
 800e388:	f8b1 900c 	ldrh.w	r9, [r1, #12]
 800e38c:	6e49      	ldr	r1, [r1, #100]	; 0x64
 800e38e:	f8b4 c00e 	ldrh.w	ip, [r4, #14]
 800e392:	9707      	str	r7, [sp, #28]
 800e394:	ad1a      	add	r5, sp, #104	; 0x68
 800e396:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800e398:	9119      	str	r1, [sp, #100]	; 0x64
 800e39a:	f44f 6680 	mov.w	r6, #1024	; 0x400
 800e39e:	9500      	str	r5, [sp, #0]
 800e3a0:	9504      	str	r5, [sp, #16]
 800e3a2:	f029 0902 	bic.w	r9, r9, #2
 800e3a6:	2500      	movs	r5, #0
 800e3a8:	4669      	mov	r1, sp
 800e3aa:	9506      	str	r5, [sp, #24]
 800e3ac:	4680      	mov	r8, r0
 800e3ae:	f8ad 900c 	strh.w	r9, [sp, #12]
 800e3b2:	f8ad c00e 	strh.w	ip, [sp, #14]
 800e3b6:	9709      	str	r7, [sp, #36]	; 0x24
 800e3b8:	9602      	str	r6, [sp, #8]
 800e3ba:	9605      	str	r6, [sp, #20]
 800e3bc:	f7fe f97a 	bl	800c6b4 <_vfprintf_r>
 800e3c0:	1e05      	subs	r5, r0, #0
 800e3c2:	db07      	blt.n	800e3d4 <__sbprintf+0x58>
 800e3c4:	4640      	mov	r0, r8
 800e3c6:	4669      	mov	r1, sp
 800e3c8:	f001 fb26 	bl	800fa18 <_fflush_r>
 800e3cc:	2800      	cmp	r0, #0
 800e3ce:	bf18      	it	ne
 800e3d0:	f04f 35ff 	movne.w	r5, #4294967295
 800e3d4:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800e3d8:	f003 0040 	and.w	r0, r3, #64	; 0x40
 800e3dc:	b202      	sxth	r2, r0
 800e3de:	b11a      	cbz	r2, 800e3e8 <__sbprintf+0x6c>
 800e3e0:	89a1      	ldrh	r1, [r4, #12]
 800e3e2:	f041 0340 	orr.w	r3, r1, #64	; 0x40
 800e3e6:	81a3      	strh	r3, [r4, #12]
 800e3e8:	4628      	mov	r0, r5
 800e3ea:	b01b      	add	sp, #108	; 0x6c
 800e3ec:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
 800e3f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800e3f4 <vfprintf>:
 800e3f4:	b470      	push	{r4, r5, r6}
 800e3f6:	f640 0478 	movw	r4, #2168	; 0x878
 800e3fa:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800e3fe:	4606      	mov	r6, r0
 800e400:	460d      	mov	r5, r1
 800e402:	6820      	ldr	r0, [r4, #0]
 800e404:	4613      	mov	r3, r2
 800e406:	4631      	mov	r1, r6
 800e408:	462a      	mov	r2, r5
 800e40a:	bc70      	pop	{r4, r5, r6}
 800e40c:	f7fe b952 	b.w	800c6b4 <_vfprintf_r>

0800e410 <__swsetup_r>:
 800e410:	b538      	push	{r3, r4, r5, lr}
 800e412:	4b2f      	ldr	r3, [pc, #188]	; (800e4d0 <__swsetup_r+0xc0>)
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	4605      	mov	r5, r0
 800e418:	460c      	mov	r4, r1
 800e41a:	b113      	cbz	r3, 800e422 <__swsetup_r+0x12>
 800e41c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e41e:	2a00      	cmp	r2, #0
 800e420:	d03d      	beq.n	800e49e <__swsetup_r+0x8e>
 800e422:	89a3      	ldrh	r3, [r4, #12]
 800e424:	f003 0008 	and.w	r0, r3, #8
 800e428:	b202      	sxth	r2, r0
 800e42a:	4619      	mov	r1, r3
 800e42c:	b16a      	cbz	r2, 800e44a <__swsetup_r+0x3a>
 800e42e:	6922      	ldr	r2, [r4, #16]
 800e430:	b1ca      	cbz	r2, 800e466 <__swsetup_r+0x56>
 800e432:	f013 0101 	ands.w	r1, r3, #1
 800e436:	d122      	bne.n	800e47e <__swsetup_r+0x6e>
 800e438:	f003 0002 	and.w	r0, r3, #2
 800e43c:	b203      	sxth	r3, r0
 800e43e:	b903      	cbnz	r3, 800e442 <__swsetup_r+0x32>
 800e440:	6961      	ldr	r1, [r4, #20]
 800e442:	60a1      	str	r1, [r4, #8]
 800e444:	b312      	cbz	r2, 800e48c <__swsetup_r+0x7c>
 800e446:	2000      	movs	r0, #0
 800e448:	bd38      	pop	{r3, r4, r5, pc}
 800e44a:	f003 0010 	and.w	r0, r3, #16
 800e44e:	b202      	sxth	r2, r0
 800e450:	b312      	cbz	r2, 800e498 <__swsetup_r+0x88>
 800e452:	f001 0104 	and.w	r1, r1, #4
 800e456:	b208      	sxth	r0, r1
 800e458:	bb28      	cbnz	r0, 800e4a6 <__swsetup_r+0x96>
 800e45a:	6922      	ldr	r2, [r4, #16]
 800e45c:	f043 0308 	orr.w	r3, r3, #8
 800e460:	81a3      	strh	r3, [r4, #12]
 800e462:	2a00      	cmp	r2, #0
 800e464:	d1e5      	bne.n	800e432 <__swsetup_r+0x22>
 800e466:	f403 7020 	and.w	r0, r3, #640	; 0x280
 800e46a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800e46e:	d0e0      	beq.n	800e432 <__swsetup_r+0x22>
 800e470:	4628      	mov	r0, r5
 800e472:	4621      	mov	r1, r4
 800e474:	f001 fe9c 	bl	80101b0 <__smakebuf_r>
 800e478:	89a3      	ldrh	r3, [r4, #12]
 800e47a:	6922      	ldr	r2, [r4, #16]
 800e47c:	e7d9      	b.n	800e432 <__swsetup_r+0x22>
 800e47e:	6960      	ldr	r0, [r4, #20]
 800e480:	2100      	movs	r1, #0
 800e482:	4243      	negs	r3, r0
 800e484:	60a1      	str	r1, [r4, #8]
 800e486:	61a3      	str	r3, [r4, #24]
 800e488:	2a00      	cmp	r2, #0
 800e48a:	d1dc      	bne.n	800e446 <__swsetup_r+0x36>
 800e48c:	89a2      	ldrh	r2, [r4, #12]
 800e48e:	f002 0080 	and.w	r0, r2, #128	; 0x80
 800e492:	b203      	sxth	r3, r0
 800e494:	2b00      	cmp	r3, #0
 800e496:	d0d6      	beq.n	800e446 <__swsetup_r+0x36>
 800e498:	f04f 30ff 	mov.w	r0, #4294967295
 800e49c:	bd38      	pop	{r3, r4, r5, pc}
 800e49e:	4618      	mov	r0, r3
 800e4a0:	f001 fbd0 	bl	800fc44 <__sinit>
 800e4a4:	e7bd      	b.n	800e422 <__swsetup_r+0x12>
 800e4a6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800e4a8:	b149      	cbz	r1, 800e4be <__swsetup_r+0xae>
 800e4aa:	f104 0240 	add.w	r2, r4, #64	; 0x40
 800e4ae:	4291      	cmp	r1, r2
 800e4b0:	d003      	beq.n	800e4ba <__swsetup_r+0xaa>
 800e4b2:	4628      	mov	r0, r5
 800e4b4:	f001 fcaa 	bl	800fe0c <_free_r>
 800e4b8:	89a3      	ldrh	r3, [r4, #12]
 800e4ba:	2100      	movs	r1, #0
 800e4bc:	6321      	str	r1, [r4, #48]	; 0x30
 800e4be:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e4c2:	6922      	ldr	r2, [r4, #16]
 800e4c4:	0418      	lsls	r0, r3, #16
 800e4c6:	2100      	movs	r1, #0
 800e4c8:	0c03      	lsrs	r3, r0, #16
 800e4ca:	6061      	str	r1, [r4, #4]
 800e4cc:	6022      	str	r2, [r4, #0]
 800e4ce:	e7c5      	b.n	800e45c <__swsetup_r+0x4c>
 800e4d0:	20000878 	.word	0x20000878

0800e4d4 <quorem>:
 800e4d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4d8:	6903      	ldr	r3, [r0, #16]
 800e4da:	690c      	ldr	r4, [r1, #16]
 800e4dc:	429c      	cmp	r4, r3
 800e4de:	b083      	sub	sp, #12
 800e4e0:	4606      	mov	r6, r0
 800e4e2:	f300 816b 	bgt.w	800e7bc <quorem+0x2e8>
 800e4e6:	1ce0      	adds	r0, r4, #3
 800e4e8:	0082      	lsls	r2, r0, #2
 800e4ea:	188f      	adds	r7, r1, r2
 800e4ec:	18b5      	adds	r5, r6, r2
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	6868      	ldr	r0, [r5, #4]
 800e4f2:	1c5a      	adds	r2, r3, #1
 800e4f4:	fbb0 f5f2 	udiv	r5, r0, r2
 800e4f8:	f101 0314 	add.w	r3, r1, #20
 800e4fc:	9301      	str	r3, [sp, #4]
 800e4fe:	3c01      	subs	r4, #1
 800e500:	3704      	adds	r7, #4
 800e502:	f106 0814 	add.w	r8, r6, #20
 800e506:	2d00      	cmp	r5, #0
 800e508:	f000 80be 	beq.w	800e688 <quorem+0x1b4>
 800e50c:	694a      	ldr	r2, [r1, #20]
 800e50e:	f8d8 3000 	ldr.w	r3, [r8]
 800e512:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800e516:	b290      	uxth	r0, r2
 800e518:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e51c:	fb05 f000 	mul.w	r0, r5, r0
 800e520:	fb05 f20c 	mul.w	r2, r5, ip
 800e524:	eb02 4c10 	add.w	ip, r2, r0, lsr #16
 800e528:	fa1f fe8c 	uxth.w	lr, ip
 800e52c:	b29a      	uxth	r2, r3
 800e52e:	b280      	uxth	r0, r0
 800e530:	1a12      	subs	r2, r2, r0
 800e532:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 800e536:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 800e53a:	b292      	uxth	r2, r2
 800e53c:	ebc9 0007 	rsb	r0, r9, r7
 800e540:	f106 0318 	add.w	r3, r6, #24
 800e544:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 800e548:	f101 0218 	add.w	r2, r1, #24
 800e54c:	4297      	cmp	r7, r2
 800e54e:	f843 9c04 	str.w	r9, [r3, #-4]
 800e552:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800e556:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800e55a:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 800e55e:	d370      	bcc.n	800e642 <quorem+0x16e>
 800e560:	b328      	cbz	r0, 800e5ae <quorem+0xda>
 800e562:	6810      	ldr	r0, [r2, #0]
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	b282      	uxth	r2, r0
 800e568:	0c00      	lsrs	r0, r0, #16
 800e56a:	fb05 cc02 	mla	ip, r5, r2, ip
 800e56e:	fb05 f000 	mul.w	r0, r5, r0
 800e572:	eb00 401c 	add.w	r0, r0, ip, lsr #16
 800e576:	fa1e f283 	uxtah	r2, lr, r3
 800e57a:	fa1f fc8c 	uxth.w	ip, ip
 800e57e:	fa1f fe80 	uxth.w	lr, r0
 800e582:	ebcc 0202 	rsb	r2, ip, r2
 800e586:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 800e58a:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 800e58e:	fa1f fc82 	uxth.w	ip, r2
 800e592:	f106 031c 	add.w	r3, r6, #28
 800e596:	f101 021c 	add.w	r2, r1, #28
 800e59a:	ea4c 4c0e 	orr.w	ip, ip, lr, lsl #16
 800e59e:	4297      	cmp	r7, r2
 800e5a0:	f843 cc04 	str.w	ip, [r3, #-4]
 800e5a4:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 800e5a8:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 800e5ac:	d349      	bcc.n	800e642 <quorem+0x16e>
 800e5ae:	4610      	mov	r0, r2
 800e5b0:	f8d3 9000 	ldr.w	r9, [r3]
 800e5b4:	f850 bb04 	ldr.w	fp, [r0], #4
 800e5b8:	fa1f fa8b 	uxth.w	sl, fp
 800e5bc:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 800e5c0:	fb05 cc0a 	mla	ip, r5, sl, ip
 800e5c4:	fb05 fa0b 	mul.w	sl, r5, fp
 800e5c8:	eb0a 4b1c 	add.w	fp, sl, ip, lsr #16
 800e5cc:	fa1f fa8b 	uxth.w	sl, fp
 800e5d0:	fa1e fe89 	uxtah	lr, lr, r9
 800e5d4:	fa1f fc8c 	uxth.w	ip, ip
 800e5d8:	ebcc 0e0e 	rsb	lr, ip, lr
 800e5dc:	ebca 4c19 	rsb	ip, sl, r9, lsr #16
 800e5e0:	eb0c 4a2e 	add.w	sl, ip, lr, asr #16
 800e5e4:	4699      	mov	r9, r3
 800e5e6:	fa1f fe8e 	uxth.w	lr, lr
 800e5ea:	ea4e 4c0a 	orr.w	ip, lr, sl, lsl #16
 800e5ee:	f849 cb04 	str.w	ip, [r9], #4
 800e5f2:	6852      	ldr	r2, [r2, #4]
 800e5f4:	685b      	ldr	r3, [r3, #4]
 800e5f6:	fa1f fe82 	uxth.w	lr, r2
 800e5fa:	fb05 fe0e 	mul.w	lr, r5, lr
 800e5fe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e602:	eb0e 4b1b 	add.w	fp, lr, fp, lsr #16
 800e606:	fb05 f20c 	mul.w	r2, r5, ip
 800e60a:	eb02 4c1b 	add.w	ip, r2, fp, lsr #16
 800e60e:	b29a      	uxth	r2, r3
 800e610:	fa1f fe8c 	uxth.w	lr, ip
 800e614:	eb02 422a 	add.w	r2, r2, sl, asr #16
 800e618:	fa1f fb8b 	uxth.w	fp, fp
 800e61c:	ebcb 0202 	rsb	r2, fp, r2
 800e620:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 800e624:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 800e628:	b292      	uxth	r2, r2
 800e62a:	464b      	mov	r3, r9
 800e62c:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 800e630:	1d02      	adds	r2, r0, #4
 800e632:	4297      	cmp	r7, r2
 800e634:	f843 9b04 	str.w	r9, [r3], #4
 800e638:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800e63c:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 800e640:	d2b5      	bcs.n	800e5ae <quorem+0xda>
 800e642:	1d20      	adds	r0, r4, #4
 800e644:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 800e648:	685a      	ldr	r2, [r3, #4]
 800e64a:	b9ea      	cbnz	r2, 800e688 <quorem+0x1b4>
 800e64c:	1d18      	adds	r0, r3, #4
 800e64e:	4598      	cmp	r8, r3
 800e650:	d219      	bcs.n	800e686 <quorem+0x1b2>
 800e652:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800e656:	b9b2      	cbnz	r2, 800e686 <quorem+0x1b2>
 800e658:	3b04      	subs	r3, #4
 800e65a:	ebc8 0003 	rsb	r0, r8, r3
 800e65e:	1cc2      	adds	r2, r0, #3
 800e660:	0750      	lsls	r0, r2, #29
 800e662:	d50d      	bpl.n	800e680 <quorem+0x1ac>
 800e664:	3c01      	subs	r4, #1
 800e666:	4598      	cmp	r8, r3
 800e668:	d20d      	bcs.n	800e686 <quorem+0x1b2>
 800e66a:	681a      	ldr	r2, [r3, #0]
 800e66c:	3b04      	subs	r3, #4
 800e66e:	b13a      	cbz	r2, 800e680 <quorem+0x1ac>
 800e670:	e009      	b.n	800e686 <quorem+0x1b2>
 800e672:	6818      	ldr	r0, [r3, #0]
 800e674:	3b04      	subs	r3, #4
 800e676:	b930      	cbnz	r0, 800e686 <quorem+0x1b2>
 800e678:	681a      	ldr	r2, [r3, #0]
 800e67a:	3c01      	subs	r4, #1
 800e67c:	3b04      	subs	r3, #4
 800e67e:	b912      	cbnz	r2, 800e686 <quorem+0x1b2>
 800e680:	3c01      	subs	r4, #1
 800e682:	4598      	cmp	r8, r3
 800e684:	d3f5      	bcc.n	800e672 <quorem+0x19e>
 800e686:	6134      	str	r4, [r6, #16]
 800e688:	4630      	mov	r0, r6
 800e68a:	f002 fbaf 	bl	8010dec <__mcmp>
 800e68e:	2800      	cmp	r0, #0
 800e690:	f2c0 8083 	blt.w	800e79a <quorem+0x2c6>
 800e694:	9a01      	ldr	r2, [sp, #4]
 800e696:	f8d8 3000 	ldr.w	r3, [r8]
 800e69a:	f852 0b04 	ldr.w	r0, [r2], #4
 800e69e:	fa1f f983 	uxth.w	r9, r3
 800e6a2:	b281      	uxth	r1, r0
 800e6a4:	0c00      	lsrs	r0, r0, #16
 800e6a6:	ebc1 0109 	rsb	r1, r1, r9
 800e6aa:	ebc0 4313 	rsb	r3, r0, r3, lsr #16
 800e6ae:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800e6b2:	eb03 4021 	add.w	r0, r3, r1, asr #16
 800e6b6:	4643      	mov	r3, r8
 800e6b8:	b289      	uxth	r1, r1
 800e6ba:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e6be:	ebc9 0c07 	rsb	ip, r9, r7
 800e6c2:	3501      	adds	r5, #1
 800e6c4:	1400      	asrs	r0, r0, #16
 800e6c6:	4297      	cmp	r7, r2
 800e6c8:	f843 1b04 	str.w	r1, [r3], #4
 800e6cc:	f3cc 0180 	ubfx	r1, ip, #2, #1
 800e6d0:	d34b      	bcc.n	800e76a <quorem+0x296>
 800e6d2:	b1b9      	cbz	r1, 800e704 <quorem+0x230>
 800e6d4:	f852 eb04 	ldr.w	lr, [r2], #4
 800e6d8:	6819      	ldr	r1, [r3, #0]
 800e6da:	fa1f f98e 	uxth.w	r9, lr
 800e6de:	fa1f fa81 	uxth.w	sl, r1
 800e6e2:	ebc9 090a 	rsb	r9, r9, sl
 800e6e6:	ea4f 4c1e 	mov.w	ip, lr, lsr #16
 800e6ea:	4448      	add	r0, r9
 800e6ec:	ebcc 4111 	rsb	r1, ip, r1, lsr #16
 800e6f0:	eb01 4120 	add.w	r1, r1, r0, asr #16
 800e6f4:	b280      	uxth	r0, r0
 800e6f6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800e6fa:	f843 0b04 	str.w	r0, [r3], #4
 800e6fe:	1408      	asrs	r0, r1, #16
 800e700:	4297      	cmp	r7, r2
 800e702:	d332      	bcc.n	800e76a <quorem+0x296>
 800e704:	4682      	mov	sl, r0
 800e706:	4611      	mov	r1, r2
 800e708:	f8d3 e000 	ldr.w	lr, [r3]
 800e70c:	f851 0b04 	ldr.w	r0, [r1], #4
 800e710:	fa1f fb8e 	uxth.w	fp, lr
 800e714:	fa1f f980 	uxth.w	r9, r0
 800e718:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 800e71c:	ebc9 0b0b 	rsb	fp, r9, fp
 800e720:	eb0b 000a 	add.w	r0, fp, sl
 800e724:	ebcc 4a1e 	rsb	sl, ip, lr, lsr #16
 800e728:	eb0a 4920 	add.w	r9, sl, r0, asr #16
 800e72c:	469e      	mov	lr, r3
 800e72e:	b280      	uxth	r0, r0
 800e730:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800e734:	f84e 0b04 	str.w	r0, [lr], #4
 800e738:	6850      	ldr	r0, [r2, #4]
 800e73a:	685b      	ldr	r3, [r3, #4]
 800e73c:	b282      	uxth	r2, r0
 800e73e:	fa1f fc83 	uxth.w	ip, r3
 800e742:	0c00      	lsrs	r0, r0, #16
 800e744:	ebc2 020c 	rsb	r2, r2, ip
 800e748:	eb02 4229 	add.w	r2, r2, r9, asr #16
 800e74c:	ebc0 4313 	rsb	r3, r0, r3, lsr #16
 800e750:	eb03 4022 	add.w	r0, r3, r2, asr #16
 800e754:	b292      	uxth	r2, r2
 800e756:	ea42 4a00 	orr.w	sl, r2, r0, lsl #16
 800e75a:	4673      	mov	r3, lr
 800e75c:	1d0a      	adds	r2, r1, #4
 800e75e:	4297      	cmp	r7, r2
 800e760:	f843 ab04 	str.w	sl, [r3], #4
 800e764:	ea4f 4a20 	mov.w	sl, r0, asr #16
 800e768:	d2cd      	bcs.n	800e706 <quorem+0x232>
 800e76a:	1d21      	adds	r1, r4, #4
 800e76c:	eb06 0381 	add.w	r3, r6, r1, lsl #2
 800e770:	6858      	ldr	r0, [r3, #4]
 800e772:	b990      	cbnz	r0, 800e79a <quorem+0x2c6>
 800e774:	1d1a      	adds	r2, r3, #4
 800e776:	4598      	cmp	r8, r3
 800e778:	d20e      	bcs.n	800e798 <quorem+0x2c4>
 800e77a:	f852 1c04 	ldr.w	r1, [r2, #-4]
 800e77e:	b959      	cbnz	r1, 800e798 <quorem+0x2c4>
 800e780:	3b04      	subs	r3, #4
 800e782:	ebc8 0003 	rsb	r0, r8, r3
 800e786:	1cc2      	adds	r2, r0, #3
 800e788:	0752      	lsls	r2, r2, #29
 800e78a:	d513      	bpl.n	800e7b4 <quorem+0x2e0>
 800e78c:	3c01      	subs	r4, #1
 800e78e:	4598      	cmp	r8, r3
 800e790:	d202      	bcs.n	800e798 <quorem+0x2c4>
 800e792:	6818      	ldr	r0, [r3, #0]
 800e794:	3b04      	subs	r3, #4
 800e796:	b168      	cbz	r0, 800e7b4 <quorem+0x2e0>
 800e798:	6134      	str	r4, [r6, #16]
 800e79a:	4628      	mov	r0, r5
 800e79c:	b003      	add	sp, #12
 800e79e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7a2:	681a      	ldr	r2, [r3, #0]
 800e7a4:	3b04      	subs	r3, #4
 800e7a6:	2a00      	cmp	r2, #0
 800e7a8:	d1f6      	bne.n	800e798 <quorem+0x2c4>
 800e7aa:	6819      	ldr	r1, [r3, #0]
 800e7ac:	3c01      	subs	r4, #1
 800e7ae:	3b04      	subs	r3, #4
 800e7b0:	2900      	cmp	r1, #0
 800e7b2:	d1f1      	bne.n	800e798 <quorem+0x2c4>
 800e7b4:	3c01      	subs	r4, #1
 800e7b6:	4598      	cmp	r8, r3
 800e7b8:	d3f3      	bcc.n	800e7a2 <quorem+0x2ce>
 800e7ba:	e7ed      	b.n	800e798 <quorem+0x2c4>
 800e7bc:	2000      	movs	r0, #0
 800e7be:	e7ed      	b.n	800e79c <quorem+0x2c8>

0800e7c0 <_dtoa_r>:
 800e7c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7c4:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800e7c6:	b09f      	sub	sp, #124	; 0x7c
 800e7c8:	4681      	mov	r9, r0
 800e7ca:	9c2b      	ldr	r4, [sp, #172]	; 0xac
 800e7cc:	4692      	mov	sl, r2
 800e7ce:	469b      	mov	fp, r3
 800e7d0:	b151      	cbz	r1, 800e7e8 <_dtoa_r+0x28>
 800e7d2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800e7d4:	2201      	movs	r2, #1
 800e7d6:	fa02 f203 	lsl.w	r2, r2, r3
 800e7da:	604b      	str	r3, [r1, #4]
 800e7dc:	608a      	str	r2, [r1, #8]
 800e7de:	f001 ff13 	bl	8010608 <_Bfree>
 800e7e2:	2000      	movs	r0, #0
 800e7e4:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800e7e8:	f1bb 0800 	subs.w	r8, fp, #0
 800e7ec:	db39      	blt.n	800e862 <_dtoa_r+0xa2>
 800e7ee:	2100      	movs	r1, #0
 800e7f0:	6021      	str	r1, [r4, #0]
 800e7f2:	2400      	movs	r4, #0
 800e7f4:	4622      	mov	r2, r4
 800e7f6:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
 800e7fa:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 800e7fe:	ea08 0004 	and.w	r0, r8, r4
 800e802:	4290      	cmp	r0, r2
 800e804:	d016      	beq.n	800e834 <_dtoa_r+0x74>
 800e806:	4650      	mov	r0, sl
 800e808:	4659      	mov	r1, fp
 800e80a:	2200      	movs	r2, #0
 800e80c:	2300      	movs	r3, #0
 800e80e:	f005 fe09 	bl	8014424 <__aeabi_dcmpeq>
 800e812:	2800      	cmp	r0, #0
 800e814:	d02b      	beq.n	800e86e <_dtoa_r+0xae>
 800e816:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 800e818:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800e81a:	2001      	movs	r0, #1
 800e81c:	6028      	str	r0, [r5, #0]
 800e81e:	2c00      	cmp	r4, #0
 800e820:	f000 80cf 	beq.w	800e9c2 <_dtoa_r+0x202>
 800e824:	49a2      	ldr	r1, [pc, #648]	; (800eab0 <_dtoa_r+0x2f0>)
 800e826:	1e4b      	subs	r3, r1, #1
 800e828:	6021      	str	r1, [r4, #0]
 800e82a:	9305      	str	r3, [sp, #20]
 800e82c:	9805      	ldr	r0, [sp, #20]
 800e82e:	b01f      	add	sp, #124	; 0x7c
 800e830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e834:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 800e836:	f242 720f 	movw	r2, #9999	; 0x270f
 800e83a:	6022      	str	r2, [r4, #0]
 800e83c:	f1ba 0f00 	cmp.w	sl, #0
 800e840:	f000 80a6 	beq.w	800e990 <_dtoa_r+0x1d0>
 800e844:	4d9b      	ldr	r5, [pc, #620]	; (800eab4 <_dtoa_r+0x2f4>)
 800e846:	9505      	str	r5, [sp, #20]
 800e848:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800e84a:	2c00      	cmp	r4, #0
 800e84c:	d0ee      	beq.n	800e82c <_dtoa_r+0x6c>
 800e84e:	9d05      	ldr	r5, [sp, #20]
 800e850:	78eb      	ldrb	r3, [r5, #3]
 800e852:	2b00      	cmp	r3, #0
 800e854:	f000 820b 	beq.w	800ec6e <_dtoa_r+0x4ae>
 800e858:	4628      	mov	r0, r5
 800e85a:	3008      	adds	r0, #8
 800e85c:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800e85e:	6020      	str	r0, [r4, #0]
 800e860:	e7e4      	b.n	800e82c <_dtoa_r+0x6c>
 800e862:	f028 4800 	bic.w	r8, r8, #2147483648	; 0x80000000
 800e866:	2301      	movs	r3, #1
 800e868:	6023      	str	r3, [r4, #0]
 800e86a:	46c3      	mov	fp, r8
 800e86c:	e7c1      	b.n	800e7f2 <_dtoa_r+0x32>
 800e86e:	ae1d      	add	r6, sp, #116	; 0x74
 800e870:	af1c      	add	r7, sp, #112	; 0x70
 800e872:	4652      	mov	r2, sl
 800e874:	9600      	str	r6, [sp, #0]
 800e876:	9701      	str	r7, [sp, #4]
 800e878:	4648      	mov	r0, r9
 800e87a:	465b      	mov	r3, fp
 800e87c:	f002 fc6a 	bl	8011154 <__d2b>
 800e880:	f3c8 520a 	ubfx	r2, r8, #20, #11
 800e884:	900c      	str	r0, [sp, #48]	; 0x30
 800e886:	2a00      	cmp	r2, #0
 800e888:	f040 808c 	bne.w	800e9a4 <_dtoa_r+0x1e4>
 800e88c:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 800e88e:	991d      	ldr	r1, [sp, #116]	; 0x74
 800e890:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 800e894:	187e      	adds	r6, r7, r1
 800e896:	429e      	cmp	r6, r3
 800e898:	f2c0 832d 	blt.w	800eef6 <_dtoa_r+0x736>
 800e89c:	f64f 450e 	movw	r5, #64526	; 0xfc0e
 800e8a0:	f6cf 75ff 	movt	r5, #65535	; 0xffff
 800e8a4:	1ba9      	subs	r1, r5, r6
 800e8a6:	f206 4212 	addw	r2, r6, #1042	; 0x412
 800e8aa:	fa08 f301 	lsl.w	r3, r8, r1
 800e8ae:	fa2a f002 	lsr.w	r0, sl, r2
 800e8b2:	4318      	orrs	r0, r3
 800e8b4:	f7fa fd64 	bl	8009380 <__aeabi_ui2d>
 800e8b8:	2401      	movs	r4, #1
 800e8ba:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800e8be:	3e01      	subs	r6, #1
 800e8c0:	940d      	str	r4, [sp, #52]	; 0x34
 800e8c2:	2300      	movs	r3, #0
 800e8c4:	2200      	movs	r2, #0
 800e8c6:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 800e8ca:	f7fa fc1b 	bl	8009104 <__aeabi_dsub>
 800e8ce:	a372      	add	r3, pc, #456	; (adr r3, 800ea98 <_dtoa_r+0x2d8>)
 800e8d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8d4:	f7fa fdca 	bl	800946c <__aeabi_dmul>
 800e8d8:	a371      	add	r3, pc, #452	; (adr r3, 800eaa0 <_dtoa_r+0x2e0>)
 800e8da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8de:	f7fa fc13 	bl	8009108 <__adddf3>
 800e8e2:	4604      	mov	r4, r0
 800e8e4:	4630      	mov	r0, r6
 800e8e6:	460d      	mov	r5, r1
 800e8e8:	f7fa fd5a 	bl	80093a0 <__aeabi_i2d>
 800e8ec:	a36e      	add	r3, pc, #440	; (adr r3, 800eaa8 <_dtoa_r+0x2e8>)
 800e8ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8f2:	f7fa fdbb 	bl	800946c <__aeabi_dmul>
 800e8f6:	4602      	mov	r2, r0
 800e8f8:	460b      	mov	r3, r1
 800e8fa:	4620      	mov	r0, r4
 800e8fc:	4629      	mov	r1, r5
 800e8fe:	f7fa fc03 	bl	8009108 <__adddf3>
 800e902:	4604      	mov	r4, r0
 800e904:	460d      	mov	r5, r1
 800e906:	f7fa ffc3 	bl	8009890 <__aeabi_d2iz>
 800e90a:	4629      	mov	r1, r5
 800e90c:	9009      	str	r0, [sp, #36]	; 0x24
 800e90e:	2200      	movs	r2, #0
 800e910:	4620      	mov	r0, r4
 800e912:	2300      	movs	r3, #0
 800e914:	f005 fd90 	bl	8014438 <__aeabi_dcmplt>
 800e918:	2800      	cmp	r0, #0
 800e91a:	f040 82bf 	bne.w	800ee9c <_dtoa_r+0x6dc>
 800e91e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e920:	2816      	cmp	r0, #22
 800e922:	f200 82b8 	bhi.w	800ee96 <_dtoa_r+0x6d6>
 800e926:	4c64      	ldr	r4, [pc, #400]	; (800eab8 <_dtoa_r+0x2f8>)
 800e928:	eb04 05c0 	add.w	r5, r4, r0, lsl #3
 800e92c:	e9d5 0100 	ldrd	r0, r1, [r5]
 800e930:	4652      	mov	r2, sl
 800e932:	465b      	mov	r3, fp
 800e934:	f005 fd9e 	bl	8014474 <__aeabi_dcmpgt>
 800e938:	2800      	cmp	r0, #0
 800e93a:	f000 82e4 	beq.w	800ef06 <_dtoa_r+0x746>
 800e93e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e940:	2000      	movs	r0, #0
 800e942:	1e4b      	subs	r3, r1, #1
 800e944:	9309      	str	r3, [sp, #36]	; 0x24
 800e946:	9012      	str	r0, [sp, #72]	; 0x48
 800e948:	1bbe      	subs	r6, r7, r6
 800e94a:	3e01      	subs	r6, #1
 800e94c:	f100 82bd 	bmi.w	800eeca <_dtoa_r+0x70a>
 800e950:	2400      	movs	r4, #0
 800e952:	960a      	str	r6, [sp, #40]	; 0x28
 800e954:	940e      	str	r4, [sp, #56]	; 0x38
 800e956:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e958:	2900      	cmp	r1, #0
 800e95a:	f2c0 82ad 	blt.w	800eeb8 <_dtoa_r+0x6f8>
 800e95e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800e960:	9111      	str	r1, [sp, #68]	; 0x44
 800e962:	186b      	adds	r3, r5, r1
 800e964:	2100      	movs	r1, #0
 800e966:	930a      	str	r3, [sp, #40]	; 0x28
 800e968:	9110      	str	r1, [sp, #64]	; 0x40
 800e96a:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800e96c:	2809      	cmp	r0, #9
 800e96e:	d82b      	bhi.n	800e9c8 <_dtoa_r+0x208>
 800e970:	2805      	cmp	r0, #5
 800e972:	f341 8046 	ble.w	800fa02 <_dtoa_r+0x1242>
 800e976:	1f02      	subs	r2, r0, #4
 800e978:	9228      	str	r2, [sp, #160]	; 0xa0
 800e97a:	2500      	movs	r5, #0
 800e97c:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 800e97e:	1ea3      	subs	r3, r4, #2
 800e980:	2b03      	cmp	r3, #3
 800e982:	d823      	bhi.n	800e9cc <_dtoa_r+0x20c>
 800e984:	e8df f013 	tbh	[pc, r3, lsl #1]
 800e988:	0529053d 	.word	0x0529053d
 800e98c:	053a0342 	.word	0x053a0342
 800e990:	4848      	ldr	r0, [pc, #288]	; (800eab4 <_dtoa_r+0x2f4>)
 800e992:	494a      	ldr	r1, [pc, #296]	; (800eabc <_dtoa_r+0x2fc>)
 800e994:	f3c8 0813 	ubfx	r8, r8, #0, #20
 800e998:	f1b8 0f00 	cmp.w	r8, #0
 800e99c:	bf18      	it	ne
 800e99e:	4601      	movne	r1, r0
 800e9a0:	9105      	str	r1, [sp, #20]
 800e9a2:	e751      	b.n	800e848 <_dtoa_r+0x88>
 800e9a4:	f02b 477f 	bic.w	r7, fp, #4278190080	; 0xff000000
 800e9a8:	f427 0470 	bic.w	r4, r7, #15728640	; 0xf00000
 800e9ac:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800e9b0:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800e9b4:	2200      	movs	r2, #0
 800e9b6:	4650      	mov	r0, sl
 800e9b8:	f445 1140 	orr.w	r1, r5, #3145728	; 0x300000
 800e9bc:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 800e9be:	920d      	str	r2, [sp, #52]	; 0x34
 800e9c0:	e77f      	b.n	800e8c2 <_dtoa_r+0x102>
 800e9c2:	4d3f      	ldr	r5, [pc, #252]	; (800eac0 <_dtoa_r+0x300>)
 800e9c4:	9505      	str	r5, [sp, #20]
 800e9c6:	e731      	b.n	800e82c <_dtoa_r+0x6c>
 800e9c8:	2500      	movs	r5, #0
 800e9ca:	9528      	str	r5, [sp, #160]	; 0xa0
 800e9cc:	2400      	movs	r4, #0
 800e9ce:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
 800e9d2:	4648      	mov	r0, r9
 800e9d4:	4621      	mov	r1, r4
 800e9d6:	f001 fdf1 	bl	80105bc <_Balloc>
 800e9da:	f04f 33ff 	mov.w	r3, #4294967295
 800e9de:	9005      	str	r0, [sp, #20]
 800e9e0:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800e9e4:	2001      	movs	r0, #1
 800e9e6:	930b      	str	r3, [sp, #44]	; 0x2c
 800e9e8:	9313      	str	r3, [sp, #76]	; 0x4c
 800e9ea:	9429      	str	r4, [sp, #164]	; 0xa4
 800e9ec:	900f      	str	r0, [sp, #60]	; 0x3c
 800e9ee:	991d      	ldr	r1, [sp, #116]	; 0x74
 800e9f0:	2900      	cmp	r1, #0
 800e9f2:	f2c0 813f 	blt.w	800ec74 <_dtoa_r+0x4b4>
 800e9f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e9f8:	2a0e      	cmp	r2, #14
 800e9fa:	f300 813b 	bgt.w	800ec74 <_dtoa_r+0x4b4>
 800e9fe:	4d2e      	ldr	r5, [pc, #184]	; (800eab8 <_dtoa_r+0x2f8>)
 800ea00:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
 800ea04:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ea08:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ea0c:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800ea0e:	2900      	cmp	r1, #0
 800ea10:	f2c0 84fa 	blt.w	800f408 <_dtoa_r+0xc48>
 800ea14:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ea18:	4650      	mov	r0, sl
 800ea1a:	4659      	mov	r1, fp
 800ea1c:	f7fa fe50 	bl	80096c0 <__aeabi_ddiv>
 800ea20:	f7fa ff36 	bl	8009890 <__aeabi_d2iz>
 800ea24:	4606      	mov	r6, r0
 800ea26:	f7fa fcbb 	bl	80093a0 <__aeabi_i2d>
 800ea2a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ea2e:	f7fa fd1d 	bl	800946c <__aeabi_dmul>
 800ea32:	4602      	mov	r2, r0
 800ea34:	460b      	mov	r3, r1
 800ea36:	4650      	mov	r0, sl
 800ea38:	4659      	mov	r1, fp
 800ea3a:	f7fa fb63 	bl	8009104 <__aeabi_dsub>
 800ea3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ea40:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800ea44:	f106 0230 	add.w	r2, r6, #48	; 0x30
 800ea48:	2b01      	cmp	r3, #1
 800ea4a:	4604      	mov	r4, r0
 800ea4c:	460d      	mov	r5, r1
 800ea4e:	f808 2b01 	strb.w	r2, [r8], #1
 800ea52:	f000 8091 	beq.w	800eb78 <_dtoa_r+0x3b8>
 800ea56:	2300      	movs	r3, #0
 800ea58:	2200      	movs	r2, #0
 800ea5a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800ea5e:	f7fa fd05 	bl	800946c <__aeabi_dmul>
 800ea62:	2200      	movs	r2, #0
 800ea64:	2300      	movs	r3, #0
 800ea66:	4604      	mov	r4, r0
 800ea68:	460d      	mov	r5, r1
 800ea6a:	f005 fcdb 	bl	8014424 <__aeabi_dcmpeq>
 800ea6e:	2800      	cmp	r0, #0
 800ea70:	f040 80c0 	bne.w	800ebf4 <_dtoa_r+0x434>
 800ea74:	9f05      	ldr	r7, [sp, #20]
 800ea76:	9e05      	ldr	r6, [sp, #20]
 800ea78:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ea7a:	3702      	adds	r7, #2
 800ea7c:	eb06 0b00 	add.w	fp, r6, r0
 800ea80:	ebc7 010b 	rsb	r1, r7, fp
 800ea84:	07c9      	lsls	r1, r1, #31
 800ea86:	f100 80c7 	bmi.w	800ec18 <_dtoa_r+0x458>
 800ea8a:	f8cd b020 	str.w	fp, [sp, #32]
 800ea8e:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 800ea92:	e04b      	b.n	800eb2c <_dtoa_r+0x36c>
 800ea94:	f3af 8000 	nop.w
 800ea98:	636f4361 	.word	0x636f4361
 800ea9c:	3fd287a7 	.word	0x3fd287a7
 800eaa0:	8b60c8b3 	.word	0x8b60c8b3
 800eaa4:	3fc68a28 	.word	0x3fc68a28
 800eaa8:	509f79fb 	.word	0x509f79fb
 800eaac:	3fd34413 	.word	0x3fd34413
 800eab0:	08014d7d 	.word	0x08014d7d
 800eab4:	08014dcc 	.word	0x08014dcc
 800eab8:	08014df0 	.word	0x08014df0
 800eabc:	08014dc0 	.word	0x08014dc0
 800eac0:	08014d7c 	.word	0x08014d7c
 800eac4:	f7fa fcd2 	bl	800946c <__aeabi_dmul>
 800eac8:	2200      	movs	r2, #0
 800eaca:	2300      	movs	r3, #0
 800eacc:	4604      	mov	r4, r0
 800eace:	460d      	mov	r5, r1
 800ead0:	f005 fca8 	bl	8014424 <__aeabi_dcmpeq>
 800ead4:	4652      	mov	r2, sl
 800ead6:	465b      	mov	r3, fp
 800ead8:	2800      	cmp	r0, #0
 800eada:	f040 808b 	bne.w	800ebf4 <_dtoa_r+0x434>
 800eade:	4620      	mov	r0, r4
 800eae0:	4629      	mov	r1, r5
 800eae2:	f7fa fded 	bl	80096c0 <__aeabi_ddiv>
 800eae6:	f7fa fed3 	bl	8009890 <__aeabi_d2iz>
 800eaea:	4606      	mov	r6, r0
 800eaec:	f7fa fc58 	bl	80093a0 <__aeabi_i2d>
 800eaf0:	4652      	mov	r2, sl
 800eaf2:	465b      	mov	r3, fp
 800eaf4:	f7fa fcba 	bl	800946c <__aeabi_dmul>
 800eaf8:	4602      	mov	r2, r0
 800eafa:	460b      	mov	r3, r1
 800eafc:	4620      	mov	r0, r4
 800eafe:	4629      	mov	r1, r5
 800eb00:	f7fa fb00 	bl	8009104 <__aeabi_dsub>
 800eb04:	3630      	adds	r6, #48	; 0x30
 800eb06:	2300      	movs	r3, #0
 800eb08:	2200      	movs	r2, #0
 800eb0a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800eb0e:	f807 6c01 	strb.w	r6, [r7, #-1]
 800eb12:	f7fa fcab 	bl	800946c <__aeabi_dmul>
 800eb16:	2200      	movs	r2, #0
 800eb18:	2300      	movs	r3, #0
 800eb1a:	46b8      	mov	r8, r7
 800eb1c:	4604      	mov	r4, r0
 800eb1e:	460d      	mov	r5, r1
 800eb20:	f107 0701 	add.w	r7, r7, #1
 800eb24:	f005 fc7e 	bl	8014424 <__aeabi_dcmpeq>
 800eb28:	2800      	cmp	r0, #0
 800eb2a:	d163      	bne.n	800ebf4 <_dtoa_r+0x434>
 800eb2c:	4652      	mov	r2, sl
 800eb2e:	465b      	mov	r3, fp
 800eb30:	4620      	mov	r0, r4
 800eb32:	4629      	mov	r1, r5
 800eb34:	f7fa fdc4 	bl	80096c0 <__aeabi_ddiv>
 800eb38:	f7fa feaa 	bl	8009890 <__aeabi_d2iz>
 800eb3c:	4606      	mov	r6, r0
 800eb3e:	f7fa fc2f 	bl	80093a0 <__aeabi_i2d>
 800eb42:	4652      	mov	r2, sl
 800eb44:	465b      	mov	r3, fp
 800eb46:	f7fa fc91 	bl	800946c <__aeabi_dmul>
 800eb4a:	4602      	mov	r2, r0
 800eb4c:	460b      	mov	r3, r1
 800eb4e:	4620      	mov	r0, r4
 800eb50:	4629      	mov	r1, r5
 800eb52:	f7fa fad7 	bl	8009104 <__aeabi_dsub>
 800eb56:	f8dd c020 	ldr.w	ip, [sp, #32]
 800eb5a:	2300      	movs	r3, #0
 800eb5c:	f106 0830 	add.w	r8, r6, #48	; 0x30
 800eb60:	2200      	movs	r2, #0
 800eb62:	4567      	cmp	r7, ip
 800eb64:	f807 8c01 	strb.w	r8, [r7, #-1]
 800eb68:	4604      	mov	r4, r0
 800eb6a:	46b8      	mov	r8, r7
 800eb6c:	460d      	mov	r5, r1
 800eb6e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800eb72:	f107 0701 	add.w	r7, r7, #1
 800eb76:	d1a5      	bne.n	800eac4 <_dtoa_r+0x304>
 800eb78:	4622      	mov	r2, r4
 800eb7a:	462b      	mov	r3, r5
 800eb7c:	4620      	mov	r0, r4
 800eb7e:	4629      	mov	r1, r5
 800eb80:	f7fa fac2 	bl	8009108 <__adddf3>
 800eb84:	4604      	mov	r4, r0
 800eb86:	460d      	mov	r5, r1
 800eb88:	4622      	mov	r2, r4
 800eb8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eb8e:	462b      	mov	r3, r5
 800eb90:	f005 fc52 	bl	8014438 <__aeabi_dcmplt>
 800eb94:	b940      	cbnz	r0, 800eba8 <_dtoa_r+0x3e8>
 800eb96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eb9a:	4622      	mov	r2, r4
 800eb9c:	462b      	mov	r3, r5
 800eb9e:	f005 fc41 	bl	8014424 <__aeabi_dcmpeq>
 800eba2:	b338      	cbz	r0, 800ebf4 <_dtoa_r+0x434>
 800eba4:	07f4      	lsls	r4, r6, #31
 800eba6:	d525      	bpl.n	800ebf4 <_dtoa_r+0x434>
 800eba8:	f818 bc01 	ldrb.w	fp, [r8, #-1]
 800ebac:	9a05      	ldr	r2, [sp, #20]
 800ebae:	43d3      	mvns	r3, r2
 800ebb0:	eb08 0003 	add.w	r0, r8, r3
 800ebb4:	07c0      	lsls	r0, r0, #31
 800ebb6:	f100 84fd 	bmi.w	800f5b4 <_dtoa_r+0xdf4>
 800ebba:	4614      	mov	r4, r2
 800ebbc:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 800ebc0:	f108 31ff 	add.w	r1, r8, #4294967295
 800ebc4:	d112      	bne.n	800ebec <_dtoa_r+0x42c>
 800ebc6:	428c      	cmp	r4, r1
 800ebc8:	f000 8537 	beq.w	800f63a <_dtoa_r+0xe7a>
 800ebcc:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 800ebd0:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 800ebd4:	4688      	mov	r8, r1
 800ebd6:	f101 31ff 	add.w	r1, r1, #4294967295
 800ebda:	d107      	bne.n	800ebec <_dtoa_r+0x42c>
 800ebdc:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 800ebe0:	4688      	mov	r8, r1
 800ebe2:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 800ebe6:	f108 31ff 	add.w	r1, r8, #4294967295
 800ebea:	d0ec      	beq.n	800ebc6 <_dtoa_r+0x406>
 800ebec:	f10b 0501 	add.w	r5, fp, #1
 800ebf0:	b2ea      	uxtb	r2, r5
 800ebf2:	700a      	strb	r2, [r1, #0]
 800ebf4:	4648      	mov	r0, r9
 800ebf6:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ebf8:	f001 fd06 	bl	8010608 <_Bfree>
 800ebfc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ebfe:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800ec00:	1c6b      	adds	r3, r5, #1
 800ec02:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 800ec04:	2200      	movs	r2, #0
 800ec06:	f888 2000 	strb.w	r2, [r8]
 800ec0a:	602b      	str	r3, [r5, #0]
 800ec0c:	2c00      	cmp	r4, #0
 800ec0e:	f43f ae0d 	beq.w	800e82c <_dtoa_r+0x6c>
 800ec12:	f8c4 8000 	str.w	r8, [r4]
 800ec16:	e609      	b.n	800e82c <_dtoa_r+0x6c>
 800ec18:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ec1c:	4620      	mov	r0, r4
 800ec1e:	4629      	mov	r1, r5
 800ec20:	f7fa fd4e 	bl	80096c0 <__aeabi_ddiv>
 800ec24:	f7fa fe34 	bl	8009890 <__aeabi_d2iz>
 800ec28:	4606      	mov	r6, r0
 800ec2a:	f7fa fbb9 	bl	80093a0 <__aeabi_i2d>
 800ec2e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ec32:	f7fa fc1b 	bl	800946c <__aeabi_dmul>
 800ec36:	4602      	mov	r2, r0
 800ec38:	460b      	mov	r3, r1
 800ec3a:	4620      	mov	r0, r4
 800ec3c:	4629      	mov	r1, r5
 800ec3e:	f7fa fa61 	bl	8009104 <__aeabi_dsub>
 800ec42:	3630      	adds	r6, #48	; 0x30
 800ec44:	2300      	movs	r3, #0
 800ec46:	2200      	movs	r2, #0
 800ec48:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800ec4c:	f807 6c01 	strb.w	r6, [r7, #-1]
 800ec50:	f7fa fc0c 	bl	800946c <__aeabi_dmul>
 800ec54:	46b8      	mov	r8, r7
 800ec56:	9f05      	ldr	r7, [sp, #20]
 800ec58:	2200      	movs	r2, #0
 800ec5a:	2300      	movs	r3, #0
 800ec5c:	4604      	mov	r4, r0
 800ec5e:	460d      	mov	r5, r1
 800ec60:	3703      	adds	r7, #3
 800ec62:	f005 fbdf 	bl	8014424 <__aeabi_dcmpeq>
 800ec66:	2800      	cmp	r0, #0
 800ec68:	f43f af0f 	beq.w	800ea8a <_dtoa_r+0x2ca>
 800ec6c:	e7c2      	b.n	800ebf4 <_dtoa_r+0x434>
 800ec6e:	9a05      	ldr	r2, [sp, #20]
 800ec70:	1cd0      	adds	r0, r2, #3
 800ec72:	e5f3      	b.n	800e85c <_dtoa_r+0x9c>
 800ec74:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800ec76:	2f00      	cmp	r7, #0
 800ec78:	f000 812c 	beq.w	800eed4 <_dtoa_r+0x714>
 800ec7c:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 800ec7e:	2c01      	cmp	r4, #1
 800ec80:	f340 83f2 	ble.w	800f468 <_dtoa_r+0xca8>
 800ec84:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ec86:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ec88:	1e41      	subs	r1, r0, #1
 800ec8a:	428a      	cmp	r2, r1
 800ec8c:	f2c0 84e0 	blt.w	800f650 <_dtoa_r+0xe90>
 800ec90:	1a55      	subs	r5, r2, r1
 800ec92:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ec94:	2800      	cmp	r0, #0
 800ec96:	f2c0 8630 	blt.w	800f8fa <_dtoa_r+0x113a>
 800ec9a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800ec9c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800ec9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eca0:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 800eca4:	19da      	adds	r2, r3, r7
 800eca6:	eb0e 0807 	add.w	r8, lr, r7
 800ecaa:	4648      	mov	r0, r9
 800ecac:	2101      	movs	r1, #1
 800ecae:	920e      	str	r2, [sp, #56]	; 0x38
 800ecb0:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800ecb4:	f001 fe1a 	bl	80108ec <__i2b>
 800ecb8:	900d      	str	r0, [sp, #52]	; 0x34
 800ecba:	b164      	cbz	r4, 800ecd6 <_dtoa_r+0x516>
 800ecbc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ecbe:	2800      	cmp	r0, #0
 800ecc0:	dd09      	ble.n	800ecd6 <_dtoa_r+0x516>
 800ecc2:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ecc4:	4607      	mov	r7, r0
 800ecc6:	42a7      	cmp	r7, r4
 800ecc8:	bfa8      	it	ge
 800ecca:	4627      	movge	r7, r4
 800eccc:	1bcb      	subs	r3, r1, r7
 800ecce:	1bc2      	subs	r2, r0, r7
 800ecd0:	930e      	str	r3, [sp, #56]	; 0x38
 800ecd2:	1be4      	subs	r4, r4, r7
 800ecd4:	920a      	str	r2, [sp, #40]	; 0x28
 800ecd6:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ecd8:	2800      	cmp	r0, #0
 800ecda:	dd1a      	ble.n	800ed12 <_dtoa_r+0x552>
 800ecdc:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800ecde:	2f00      	cmp	r7, #0
 800ece0:	f000 84a3 	beq.w	800f62a <_dtoa_r+0xe6a>
 800ece4:	2d00      	cmp	r5, #0
 800ece6:	dd10      	ble.n	800ed0a <_dtoa_r+0x54a>
 800ece8:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ecea:	462a      	mov	r2, r5
 800ecec:	4648      	mov	r0, r9
 800ecee:	f001 ff6f 	bl	8010bd0 <__pow5mult>
 800ecf2:	900d      	str	r0, [sp, #52]	; 0x34
 800ecf4:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ecf6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ecf8:	4648      	mov	r0, r9
 800ecfa:	f001 fe01 	bl	8010900 <__multiply>
 800ecfe:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ed00:	4606      	mov	r6, r0
 800ed02:	4648      	mov	r0, r9
 800ed04:	f001 fc80 	bl	8010608 <_Bfree>
 800ed08:	960c      	str	r6, [sp, #48]	; 0x30
 800ed0a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800ed0c:	1b4a      	subs	r2, r1, r5
 800ed0e:	f040 83a5 	bne.w	800f45c <_dtoa_r+0xc9c>
 800ed12:	2101      	movs	r1, #1
 800ed14:	4648      	mov	r0, r9
 800ed16:	f001 fde9 	bl	80108ec <__i2b>
 800ed1a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800ed1c:	2d00      	cmp	r5, #0
 800ed1e:	4607      	mov	r7, r0
 800ed20:	dd05      	ble.n	800ed2e <_dtoa_r+0x56e>
 800ed22:	4639      	mov	r1, r7
 800ed24:	4648      	mov	r0, r9
 800ed26:	462a      	mov	r2, r5
 800ed28:	f001 ff52 	bl	8010bd0 <__pow5mult>
 800ed2c:	4607      	mov	r7, r0
 800ed2e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ed30:	2b01      	cmp	r3, #1
 800ed32:	f340 8152 	ble.w	800efda <_dtoa_r+0x81a>
 800ed36:	2500      	movs	r5, #0
 800ed38:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ed3a:	2900      	cmp	r1, #0
 800ed3c:	f040 8413 	bne.w	800f566 <_dtoa_r+0xda6>
 800ed40:	2301      	movs	r3, #1
 800ed42:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ed44:	185b      	adds	r3, r3, r1
 800ed46:	f013 001f 	ands.w	r0, r3, #31
 800ed4a:	f000 80c8 	beq.w	800eede <_dtoa_r+0x71e>
 800ed4e:	f1c0 0320 	rsb	r3, r0, #32
 800ed52:	2b04      	cmp	r3, #4
 800ed54:	f340 8658 	ble.w	800fa08 <_dtoa_r+0x1248>
 800ed58:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ed5a:	f1c0 031c 	rsb	r3, r0, #28
 800ed5e:	18d0      	adds	r0, r2, r3
 800ed60:	18c9      	adds	r1, r1, r3
 800ed62:	900e      	str	r0, [sp, #56]	; 0x38
 800ed64:	18e4      	adds	r4, r4, r3
 800ed66:	910a      	str	r1, [sp, #40]	; 0x28
 800ed68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	dd05      	ble.n	800ed7a <_dtoa_r+0x5ba>
 800ed6e:	4648      	mov	r0, r9
 800ed70:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ed72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ed74:	f001 ff76 	bl	8010c64 <__lshift>
 800ed78:	900c      	str	r0, [sp, #48]	; 0x30
 800ed7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ed7c:	2a00      	cmp	r2, #0
 800ed7e:	dd04      	ble.n	800ed8a <_dtoa_r+0x5ca>
 800ed80:	4639      	mov	r1, r7
 800ed82:	4648      	mov	r0, r9
 800ed84:	f001 ff6e 	bl	8010c64 <__lshift>
 800ed88:	4607      	mov	r7, r0
 800ed8a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ed8c:	2a00      	cmp	r2, #0
 800ed8e:	f040 83cf 	bne.w	800f530 <_dtoa_r+0xd70>
 800ed92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	f340 83f0 	ble.w	800f57a <_dtoa_r+0xdba>
 800ed9a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800ed9c:	2800      	cmp	r0, #0
 800ed9e:	f040 80b4 	bne.w	800ef0a <_dtoa_r+0x74a>
 800eda2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800eda4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800eda6:	07e2      	lsls	r2, r4, #31
 800eda8:	f140 83a0 	bpl.w	800f4ec <_dtoa_r+0xd2c>
 800edac:	46a2      	mov	sl, r4
 800edae:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800edb0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800edb4:	e010      	b.n	800edd8 <_dtoa_r+0x618>
 800edb6:	f001 fc31 	bl	801061c <__multadd>
 800edba:	4639      	mov	r1, r7
 800edbc:	4606      	mov	r6, r0
 800edbe:	f7ff fb89 	bl	800e4d4 <quorem>
 800edc2:	3030      	adds	r0, #48	; 0x30
 800edc4:	f808 0004 	strb.w	r0, [r8, r4]
 800edc8:	4631      	mov	r1, r6
 800edca:	4648      	mov	r0, r9
 800edcc:	220a      	movs	r2, #10
 800edce:	2300      	movs	r3, #0
 800edd0:	f001 fc24 	bl	801061c <__multadd>
 800edd4:	1c65      	adds	r5, r4, #1
 800edd6:	4606      	mov	r6, r0
 800edd8:	4639      	mov	r1, r7
 800edda:	4630      	mov	r0, r6
 800eddc:	f7ff fb7a 	bl	800e4d4 <quorem>
 800ede0:	1c6c      	adds	r4, r5, #1
 800ede2:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 800ede6:	220a      	movs	r2, #10
 800ede8:	2300      	movs	r3, #0
 800edea:	45a2      	cmp	sl, r4
 800edec:	4631      	mov	r1, r6
 800edee:	4648      	mov	r0, r9
 800edf0:	f808 b005 	strb.w	fp, [r8, r5]
 800edf4:	dcdf      	bgt.n	800edb6 <_dtoa_r+0x5f6>
 800edf6:	960c      	str	r6, [sp, #48]	; 0x30
 800edf8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800edfc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800edfe:	2500      	movs	r5, #0
 800ee00:	2a01      	cmp	r2, #1
 800ee02:	bfac      	ite	ge
 800ee04:	4490      	addge	r8, r2
 800ee06:	f108 0801 	addlt.w	r8, r8, #1
 800ee0a:	2201      	movs	r2, #1
 800ee0c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ee0e:	4648      	mov	r0, r9
 800ee10:	f001 ff28 	bl	8010c64 <__lshift>
 800ee14:	4639      	mov	r1, r7
 800ee16:	900c      	str	r0, [sp, #48]	; 0x30
 800ee18:	f001 ffe8 	bl	8010dec <__mcmp>
 800ee1c:	2800      	cmp	r0, #0
 800ee1e:	f340 8449 	ble.w	800f6b4 <_dtoa_r+0xef4>
 800ee22:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800ee26:	9805      	ldr	r0, [sp, #20]
 800ee28:	43c3      	mvns	r3, r0
 800ee2a:	eb08 0103 	add.w	r1, r8, r3
 800ee2e:	07cb      	lsls	r3, r1, #31
 800ee30:	d507      	bpl.n	800ee42 <_dtoa_r+0x682>
 800ee32:	2a39      	cmp	r2, #57	; 0x39
 800ee34:	f108 34ff 	add.w	r4, r8, #4294967295
 800ee38:	d118      	bne.n	800ee6c <_dtoa_r+0x6ac>
 800ee3a:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800ee3e:	9805      	ldr	r0, [sp, #20]
 800ee40:	46a0      	mov	r8, r4
 800ee42:	2a39      	cmp	r2, #57	; 0x39
 800ee44:	f108 34ff 	add.w	r4, r8, #4294967295
 800ee48:	d110      	bne.n	800ee6c <_dtoa_r+0x6ac>
 800ee4a:	42a0      	cmp	r0, r4
 800ee4c:	f000 8369 	beq.w	800f522 <_dtoa_r+0xd62>
 800ee50:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800ee54:	2a39      	cmp	r2, #57	; 0x39
 800ee56:	46a0      	mov	r8, r4
 800ee58:	f104 34ff 	add.w	r4, r4, #4294967295
 800ee5c:	d106      	bne.n	800ee6c <_dtoa_r+0x6ac>
 800ee5e:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800ee62:	46a0      	mov	r8, r4
 800ee64:	2a39      	cmp	r2, #57	; 0x39
 800ee66:	f108 34ff 	add.w	r4, r8, #4294967295
 800ee6a:	d0ee      	beq.n	800ee4a <_dtoa_r+0x68a>
 800ee6c:	3201      	adds	r2, #1
 800ee6e:	7022      	strb	r2, [r4, #0]
 800ee70:	4648      	mov	r0, r9
 800ee72:	4639      	mov	r1, r7
 800ee74:	f001 fbc8 	bl	8010608 <_Bfree>
 800ee78:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ee7a:	2a00      	cmp	r2, #0
 800ee7c:	f43f aeba 	beq.w	800ebf4 <_dtoa_r+0x434>
 800ee80:	2d00      	cmp	r5, #0
 800ee82:	f000 82e5 	beq.w	800f450 <_dtoa_r+0xc90>
 800ee86:	4295      	cmp	r5, r2
 800ee88:	f000 82e2 	beq.w	800f450 <_dtoa_r+0xc90>
 800ee8c:	4648      	mov	r0, r9
 800ee8e:	4629      	mov	r1, r5
 800ee90:	f001 fbba 	bl	8010608 <_Bfree>
 800ee94:	e2dc      	b.n	800f450 <_dtoa_r+0xc90>
 800ee96:	2201      	movs	r2, #1
 800ee98:	9212      	str	r2, [sp, #72]	; 0x48
 800ee9a:	e555      	b.n	800e948 <_dtoa_r+0x188>
 800ee9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ee9e:	f7fa fa7f 	bl	80093a0 <__aeabi_i2d>
 800eea2:	4622      	mov	r2, r4
 800eea4:	462b      	mov	r3, r5
 800eea6:	f005 fabd 	bl	8014424 <__aeabi_dcmpeq>
 800eeaa:	2800      	cmp	r0, #0
 800eeac:	f47f ad37 	bne.w	800e91e <_dtoa_r+0x15e>
 800eeb0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800eeb2:	1e4b      	subs	r3, r1, #1
 800eeb4:	9309      	str	r3, [sp, #36]	; 0x24
 800eeb6:	e532      	b.n	800e91e <_dtoa_r+0x15e>
 800eeb8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800eeba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eebc:	2400      	movs	r4, #0
 800eebe:	1ae8      	subs	r0, r5, r3
 800eec0:	425a      	negs	r2, r3
 800eec2:	900e      	str	r0, [sp, #56]	; 0x38
 800eec4:	9210      	str	r2, [sp, #64]	; 0x40
 800eec6:	9411      	str	r4, [sp, #68]	; 0x44
 800eec8:	e54f      	b.n	800e96a <_dtoa_r+0x1aa>
 800eeca:	4276      	negs	r6, r6
 800eecc:	2200      	movs	r2, #0
 800eece:	960e      	str	r6, [sp, #56]	; 0x38
 800eed0:	920a      	str	r2, [sp, #40]	; 0x28
 800eed2:	e540      	b.n	800e956 <_dtoa_r+0x196>
 800eed4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800eed6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800eed8:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800eeda:	930d      	str	r3, [sp, #52]	; 0x34
 800eedc:	e6ed      	b.n	800ecba <_dtoa_r+0x4fa>
 800eede:	221c      	movs	r2, #28
 800eee0:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 800eee4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800eee6:	eb0c 0e02 	add.w	lr, ip, r2
 800eeea:	1888      	adds	r0, r1, r2
 800eeec:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 800eef0:	18a4      	adds	r4, r4, r2
 800eef2:	900a      	str	r0, [sp, #40]	; 0x28
 800eef4:	e738      	b.n	800ed68 <_dtoa_r+0x5a8>
 800eef6:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 800eefa:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 800eefe:	1b84      	subs	r4, r0, r6
 800ef00:	fa0a f004 	lsl.w	r0, sl, r4
 800ef04:	e4d6      	b.n	800e8b4 <_dtoa_r+0xf4>
 800ef06:	9012      	str	r0, [sp, #72]	; 0x48
 800ef08:	e51e      	b.n	800e948 <_dtoa_r+0x188>
 800ef0a:	2c00      	cmp	r4, #0
 800ef0c:	dd05      	ble.n	800ef1a <_dtoa_r+0x75a>
 800ef0e:	4648      	mov	r0, r9
 800ef10:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ef12:	4622      	mov	r2, r4
 800ef14:	f001 fea6 	bl	8010c64 <__lshift>
 800ef18:	900d      	str	r0, [sp, #52]	; 0x34
 800ef1a:	2d00      	cmp	r5, #0
 800ef1c:	f040 8402 	bne.w	800f724 <_dtoa_r+0xf64>
 800ef20:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800ef22:	9d05      	ldr	r5, [sp, #20]
 800ef24:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ef26:	9a05      	ldr	r2, [sp, #20]
 800ef28:	1829      	adds	r1, r5, r0
 800ef2a:	f00a 0301 	and.w	r3, sl, #1
 800ef2e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800ef30:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ef34:	910a      	str	r1, [sp, #40]	; 0x28
 800ef36:	1c54      	adds	r4, r2, #1
 800ef38:	930b      	str	r3, [sp, #44]	; 0x2c
 800ef3a:	4639      	mov	r1, r7
 800ef3c:	4650      	mov	r0, sl
 800ef3e:	f7ff fac9 	bl	800e4d4 <quorem>
 800ef42:	4629      	mov	r1, r5
 800ef44:	4680      	mov	r8, r0
 800ef46:	4650      	mov	r0, sl
 800ef48:	f001 ff50 	bl	8010dec <__mcmp>
 800ef4c:	4639      	mov	r1, r7
 800ef4e:	4632      	mov	r2, r6
 800ef50:	4683      	mov	fp, r0
 800ef52:	4648      	mov	r0, r9
 800ef54:	f001 ff78 	bl	8010e48 <__mdiff>
 800ef58:	4602      	mov	r2, r0
 800ef5a:	1e60      	subs	r0, r4, #1
 800ef5c:	68d1      	ldr	r1, [r2, #12]
 800ef5e:	9008      	str	r0, [sp, #32]
 800ef60:	f108 0c30 	add.w	ip, r8, #48	; 0x30
 800ef64:	2900      	cmp	r1, #0
 800ef66:	f000 8288 	beq.w	800f47a <_dtoa_r+0xcba>
 800ef6a:	4648      	mov	r0, r9
 800ef6c:	4611      	mov	r1, r2
 800ef6e:	f8cd c00c 	str.w	ip, [sp, #12]
 800ef72:	f001 fb49 	bl	8010608 <_Bfree>
 800ef76:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800ef7a:	2301      	movs	r3, #1
 800ef7c:	f1bb 0f00 	cmp.w	fp, #0
 800ef80:	f2c0 8378 	blt.w	800f674 <_dtoa_r+0xeb4>
 800ef84:	d105      	bne.n	800ef92 <_dtoa_r+0x7d2>
 800ef86:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800ef88:	b91a      	cbnz	r2, 800ef92 <_dtoa_r+0x7d2>
 800ef8a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ef8c:	2800      	cmp	r0, #0
 800ef8e:	f000 8371 	beq.w	800f674 <_dtoa_r+0xeb4>
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	f300 83de 	bgt.w	800f754 <_dtoa_r+0xf94>
 800ef98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ef9a:	f804 cc01 	strb.w	ip, [r4, #-1]
 800ef9e:	429c      	cmp	r4, r3
 800efa0:	46a0      	mov	r8, r4
 800efa2:	f000 83e6 	beq.w	800f772 <_dtoa_r+0xfb2>
 800efa6:	4651      	mov	r1, sl
 800efa8:	220a      	movs	r2, #10
 800efaa:	2300      	movs	r3, #0
 800efac:	4648      	mov	r0, r9
 800efae:	f001 fb35 	bl	801061c <__multadd>
 800efb2:	42b5      	cmp	r5, r6
 800efb4:	4682      	mov	sl, r0
 800efb6:	f000 828f 	beq.w	800f4d8 <_dtoa_r+0xd18>
 800efba:	4629      	mov	r1, r5
 800efbc:	220a      	movs	r2, #10
 800efbe:	2300      	movs	r3, #0
 800efc0:	4648      	mov	r0, r9
 800efc2:	f001 fb2b 	bl	801061c <__multadd>
 800efc6:	4631      	mov	r1, r6
 800efc8:	4605      	mov	r5, r0
 800efca:	220a      	movs	r2, #10
 800efcc:	4648      	mov	r0, r9
 800efce:	2300      	movs	r3, #0
 800efd0:	f001 fb24 	bl	801061c <__multadd>
 800efd4:	3401      	adds	r4, #1
 800efd6:	4606      	mov	r6, r0
 800efd8:	e7af      	b.n	800ef3a <_dtoa_r+0x77a>
 800efda:	f1ba 0f00 	cmp.w	sl, #0
 800efde:	f47f aeaa 	bne.w	800ed36 <_dtoa_r+0x576>
 800efe2:	f3cb 0213 	ubfx	r2, fp, #0, #20
 800efe6:	4658      	mov	r0, fp
 800efe8:	2a00      	cmp	r2, #0
 800efea:	f040 8494 	bne.w	800f916 <_dtoa_r+0x1156>
 800efee:	2500      	movs	r5, #0
 800eff0:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
 800eff4:	4005      	ands	r5, r0
 800eff6:	2d00      	cmp	r5, #0
 800eff8:	f43f ae9e 	beq.w	800ed38 <_dtoa_r+0x578>
 800effc:	990e      	ldr	r1, [sp, #56]	; 0x38
 800effe:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f000:	1c4b      	adds	r3, r1, #1
 800f002:	1c42      	adds	r2, r0, #1
 800f004:	930e      	str	r3, [sp, #56]	; 0x38
 800f006:	920a      	str	r2, [sp, #40]	; 0x28
 800f008:	2501      	movs	r5, #1
 800f00a:	e695      	b.n	800ed38 <_dtoa_r+0x578>
 800f00c:	2101      	movs	r1, #1
 800f00e:	910f      	str	r1, [sp, #60]	; 0x3c
 800f010:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800f012:	2b00      	cmp	r3, #0
 800f014:	f340 8329 	ble.w	800f66a <_dtoa_r+0xeaa>
 800f018:	461c      	mov	r4, r3
 800f01a:	9313      	str	r3, [sp, #76]	; 0x4c
 800f01c:	930b      	str	r3, [sp, #44]	; 0x2c
 800f01e:	2100      	movs	r1, #0
 800f020:	2c17      	cmp	r4, #23
 800f022:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800f026:	d90a      	bls.n	800f03e <_dtoa_r+0x87e>
 800f028:	2201      	movs	r2, #1
 800f02a:	2304      	movs	r3, #4
 800f02c:	005b      	lsls	r3, r3, #1
 800f02e:	f103 0014 	add.w	r0, r3, #20
 800f032:	4611      	mov	r1, r2
 800f034:	3201      	adds	r2, #1
 800f036:	42a0      	cmp	r0, r4
 800f038:	d9f8      	bls.n	800f02c <_dtoa_r+0x86c>
 800f03a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800f03e:	4648      	mov	r0, r9
 800f040:	f001 fabc 	bl	80105bc <_Balloc>
 800f044:	2c0e      	cmp	r4, #14
 800f046:	9005      	str	r0, [sp, #20]
 800f048:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800f04c:	f63f accf 	bhi.w	800e9ee <_dtoa_r+0x22e>
 800f050:	2d00      	cmp	r5, #0
 800f052:	f43f accc 	beq.w	800e9ee <_dtoa_r+0x22e>
 800f056:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800f058:	2f00      	cmp	r7, #0
 800f05a:	e9cd ab14 	strd	sl, fp, [sp, #80]	; 0x50
 800f05e:	f340 833d 	ble.w	800f6dc <_dtoa_r+0xf1c>
 800f062:	489a      	ldr	r0, [pc, #616]	; (800f2cc <_dtoa_r+0xb0c>)
 800f064:	f007 060f 	and.w	r6, r7, #15
 800f068:	eb00 01c6 	add.w	r1, r0, r6, lsl #3
 800f06c:	113e      	asrs	r6, r7, #4
 800f06e:	e9d1 4500 	ldrd	r4, r5, [r1]
 800f072:	06f1      	lsls	r1, r6, #27
 800f074:	f140 82f5 	bpl.w	800f662 <_dtoa_r+0xea2>
 800f078:	4f95      	ldr	r7, [pc, #596]	; (800f2d0 <_dtoa_r+0xb10>)
 800f07a:	4650      	mov	r0, sl
 800f07c:	4659      	mov	r1, fp
 800f07e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f082:	f7fa fb1d 	bl	80096c0 <__aeabi_ddiv>
 800f086:	f006 060f 	and.w	r6, r6, #15
 800f08a:	4682      	mov	sl, r0
 800f08c:	468b      	mov	fp, r1
 800f08e:	2703      	movs	r7, #3
 800f090:	b186      	cbz	r6, 800f0b4 <_dtoa_r+0x8f4>
 800f092:	f8df 823c 	ldr.w	r8, [pc, #572]	; 800f2d0 <_dtoa_r+0xb10>
 800f096:	4620      	mov	r0, r4
 800f098:	4629      	mov	r1, r5
 800f09a:	07f2      	lsls	r2, r6, #31
 800f09c:	d504      	bpl.n	800f0a8 <_dtoa_r+0x8e8>
 800f09e:	e9d8 2300 	ldrd	r2, r3, [r8]
 800f0a2:	f7fa f9e3 	bl	800946c <__aeabi_dmul>
 800f0a6:	3701      	adds	r7, #1
 800f0a8:	1076      	asrs	r6, r6, #1
 800f0aa:	f108 0808 	add.w	r8, r8, #8
 800f0ae:	d1f4      	bne.n	800f09a <_dtoa_r+0x8da>
 800f0b0:	4604      	mov	r4, r0
 800f0b2:	460d      	mov	r5, r1
 800f0b4:	4650      	mov	r0, sl
 800f0b6:	4659      	mov	r1, fp
 800f0b8:	4622      	mov	r2, r4
 800f0ba:	462b      	mov	r3, r5
 800f0bc:	f7fa fb00 	bl	80096c0 <__aeabi_ddiv>
 800f0c0:	4682      	mov	sl, r0
 800f0c2:	468b      	mov	fp, r1
 800f0c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f0c6:	b153      	cbz	r3, 800f0de <_dtoa_r+0x91e>
 800f0c8:	2300      	movs	r3, #0
 800f0ca:	4650      	mov	r0, sl
 800f0cc:	4659      	mov	r1, fp
 800f0ce:	2200      	movs	r2, #0
 800f0d0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 800f0d4:	f005 f9b0 	bl	8014438 <__aeabi_dcmplt>
 800f0d8:	2800      	cmp	r0, #0
 800f0da:	f040 8424 	bne.w	800f926 <_dtoa_r+0x1166>
 800f0de:	4638      	mov	r0, r7
 800f0e0:	f7fa f95e 	bl	80093a0 <__aeabi_i2d>
 800f0e4:	4652      	mov	r2, sl
 800f0e6:	465b      	mov	r3, fp
 800f0e8:	f7fa f9c0 	bl	800946c <__aeabi_dmul>
 800f0ec:	2300      	movs	r3, #0
 800f0ee:	2200      	movs	r2, #0
 800f0f0:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800f0f4:	f7fa f808 	bl	8009108 <__adddf3>
 800f0f8:	4604      	mov	r4, r0
 800f0fa:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800f0fc:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800f100:	2800      	cmp	r0, #0
 800f102:	f000 8275 	beq.w	800f5f0 <_dtoa_r+0xe30>
 800f106:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800f108:	961b      	str	r6, [sp, #108]	; 0x6c
 800f10a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800f10c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800f10e:	2900      	cmp	r1, #0
 800f110:	f000 8338 	beq.w	800f784 <_dtoa_r+0xfc4>
 800f114:	4a6d      	ldr	r2, [pc, #436]	; (800f2cc <_dtoa_r+0xb0c>)
 800f116:	2100      	movs	r1, #0
 800f118:	eb02 03c6 	add.w	r3, r2, r6, lsl #3
 800f11c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f120:	2000      	movs	r0, #0
 800f122:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800f126:	f7fa facb 	bl	80096c0 <__aeabi_ddiv>
 800f12a:	462b      	mov	r3, r5
 800f12c:	4622      	mov	r2, r4
 800f12e:	f7f9 ffe9 	bl	8009104 <__aeabi_dsub>
 800f132:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 800f136:	4659      	mov	r1, fp
 800f138:	4650      	mov	r0, sl
 800f13a:	f7fa fba9 	bl	8009890 <__aeabi_d2iz>
 800f13e:	4605      	mov	r5, r0
 800f140:	f7fa f92e 	bl	80093a0 <__aeabi_i2d>
 800f144:	4602      	mov	r2, r0
 800f146:	460b      	mov	r3, r1
 800f148:	4650      	mov	r0, sl
 800f14a:	4659      	mov	r1, fp
 800f14c:	f7f9 ffda 	bl	8009104 <__aeabi_dsub>
 800f150:	3530      	adds	r5, #48	; 0x30
 800f152:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f156:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 800f15a:	fa5f fb85 	uxtb.w	fp, r5
 800f15e:	f808 bb01 	strb.w	fp, [r8], #1
 800f162:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 800f166:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800f16a:	f005 f983 	bl	8014474 <__aeabi_dcmpgt>
 800f16e:	2800      	cmp	r0, #0
 800f170:	f040 841d 	bne.w	800f9ae <_dtoa_r+0x11ee>
 800f174:	2100      	movs	r1, #0
 800f176:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800f17a:	2000      	movs	r0, #0
 800f17c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800f180:	f7f9 ffc0 	bl	8009104 <__aeabi_dsub>
 800f184:	4602      	mov	r2, r0
 800f186:	460b      	mov	r3, r1
 800f188:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 800f18c:	f005 f972 	bl	8014474 <__aeabi_dcmpgt>
 800f190:	2800      	cmp	r0, #0
 800f192:	f040 8432 	bne.w	800f9fa <_dtoa_r+0x123a>
 800f196:	2e01      	cmp	r6, #1
 800f198:	f340 829c 	ble.w	800f6d4 <_dtoa_r+0xf14>
 800f19c:	9905      	ldr	r1, [sp, #20]
 800f19e:	ea6f 0708 	mvn.w	r7, r8
 800f1a2:	198e      	adds	r6, r1, r6
 800f1a4:	19bc      	adds	r4, r7, r6
 800f1a6:	2300      	movs	r3, #0
 800f1a8:	f004 0501 	and.w	r5, r4, #1
 800f1ac:	2200      	movs	r2, #0
 800f1ae:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800f1b2:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 800f1b6:	961a      	str	r6, [sp, #104]	; 0x68
 800f1b8:	9518      	str	r5, [sp, #96]	; 0x60
 800f1ba:	f7fa f957 	bl	800946c <__aeabi_dmul>
 800f1be:	2300      	movs	r3, #0
 800f1c0:	2200      	movs	r2, #0
 800f1c2:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800f1c6:	4604      	mov	r4, r0
 800f1c8:	460d      	mov	r5, r1
 800f1ca:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800f1ce:	f7fa f94d 	bl	800946c <__aeabi_dmul>
 800f1d2:	460f      	mov	r7, r1
 800f1d4:	4606      	mov	r6, r0
 800f1d6:	f7fa fb5b 	bl	8009890 <__aeabi_d2iz>
 800f1da:	4683      	mov	fp, r0
 800f1dc:	f7fa f8e0 	bl	80093a0 <__aeabi_i2d>
 800f1e0:	4602      	mov	r2, r0
 800f1e2:	460b      	mov	r3, r1
 800f1e4:	4630      	mov	r0, r6
 800f1e6:	4639      	mov	r1, r7
 800f1e8:	f7f9 ff8c 	bl	8009104 <__aeabi_dsub>
 800f1ec:	46c2      	mov	sl, r8
 800f1ee:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 800f1f2:	fa5f fb82 	uxtb.w	fp, r2
 800f1f6:	f80a bb01 	strb.w	fp, [sl], #1
 800f1fa:	4622      	mov	r2, r4
 800f1fc:	462b      	mov	r3, r5
 800f1fe:	4606      	mov	r6, r0
 800f200:	460f      	mov	r7, r1
 800f202:	46d0      	mov	r8, sl
 800f204:	f005 f918 	bl	8014438 <__aeabi_dcmplt>
 800f208:	2800      	cmp	r0, #0
 800f20a:	f040 80e3 	bne.w	800f3d4 <_dtoa_r+0xc14>
 800f20e:	2100      	movs	r1, #0
 800f210:	4632      	mov	r2, r6
 800f212:	463b      	mov	r3, r7
 800f214:	2000      	movs	r0, #0
 800f216:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800f21a:	f7f9 ff73 	bl	8009104 <__aeabi_dsub>
 800f21e:	4622      	mov	r2, r4
 800f220:	462b      	mov	r3, r5
 800f222:	f005 f909 	bl	8014438 <__aeabi_dcmplt>
 800f226:	2800      	cmp	r0, #0
 800f228:	f040 83c7 	bne.w	800f9ba <_dtoa_r+0x11fa>
 800f22c:	f8dd e068 	ldr.w	lr, [sp, #104]	; 0x68
 800f230:	45f2      	cmp	sl, lr
 800f232:	f000 824f 	beq.w	800f6d4 <_dtoa_r+0xf14>
 800f236:	9818      	ldr	r0, [sp, #96]	; 0x60
 800f238:	2800      	cmp	r0, #0
 800f23a:	d041      	beq.n	800f2c0 <_dtoa_r+0xb00>
 800f23c:	2300      	movs	r3, #0
 800f23e:	2200      	movs	r2, #0
 800f240:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800f244:	4620      	mov	r0, r4
 800f246:	4629      	mov	r1, r5
 800f248:	f7fa f910 	bl	800946c <__aeabi_dmul>
 800f24c:	2300      	movs	r3, #0
 800f24e:	2200      	movs	r2, #0
 800f250:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800f254:	4604      	mov	r4, r0
 800f256:	460d      	mov	r5, r1
 800f258:	4630      	mov	r0, r6
 800f25a:	4639      	mov	r1, r7
 800f25c:	f7fa f906 	bl	800946c <__aeabi_dmul>
 800f260:	460f      	mov	r7, r1
 800f262:	4606      	mov	r6, r0
 800f264:	f7fa fb14 	bl	8009890 <__aeabi_d2iz>
 800f268:	4680      	mov	r8, r0
 800f26a:	f7fa f899 	bl	80093a0 <__aeabi_i2d>
 800f26e:	4602      	mov	r2, r0
 800f270:	460b      	mov	r3, r1
 800f272:	4630      	mov	r0, r6
 800f274:	4639      	mov	r1, r7
 800f276:	f7f9 ff45 	bl	8009104 <__aeabi_dsub>
 800f27a:	f108 0330 	add.w	r3, r8, #48	; 0x30
 800f27e:	fa5f fb83 	uxtb.w	fp, r3
 800f282:	f80a bb01 	strb.w	fp, [sl], #1
 800f286:	4622      	mov	r2, r4
 800f288:	462b      	mov	r3, r5
 800f28a:	4606      	mov	r6, r0
 800f28c:	460f      	mov	r7, r1
 800f28e:	46d0      	mov	r8, sl
 800f290:	f005 f8d2 	bl	8014438 <__aeabi_dcmplt>
 800f294:	2800      	cmp	r0, #0
 800f296:	f040 809d 	bne.w	800f3d4 <_dtoa_r+0xc14>
 800f29a:	2100      	movs	r1, #0
 800f29c:	4632      	mov	r2, r6
 800f29e:	463b      	mov	r3, r7
 800f2a0:	2000      	movs	r0, #0
 800f2a2:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800f2a6:	f7f9 ff2d 	bl	8009104 <__aeabi_dsub>
 800f2aa:	4622      	mov	r2, r4
 800f2ac:	462b      	mov	r3, r5
 800f2ae:	f005 f8c3 	bl	8014438 <__aeabi_dcmplt>
 800f2b2:	2800      	cmp	r0, #0
 800f2b4:	f040 8381 	bne.w	800f9ba <_dtoa_r+0x11fa>
 800f2b8:	991a      	ldr	r1, [sp, #104]	; 0x68
 800f2ba:	458a      	cmp	sl, r1
 800f2bc:	f000 820a 	beq.w	800f6d4 <_dtoa_r+0xf14>
 800f2c0:	f8cd 9058 	str.w	r9, [sp, #88]	; 0x58
 800f2c4:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
 800f2c8:	e051      	b.n	800f36e <_dtoa_r+0xbae>
 800f2ca:	bf00      	nop
 800f2cc:	08014df0 	.word	0x08014df0
 800f2d0:	08014eb8 	.word	0x08014eb8
 800f2d4:	2100      	movs	r1, #0
 800f2d6:	2000      	movs	r0, #0
 800f2d8:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800f2dc:	f7f9 ff12 	bl	8009104 <__aeabi_dsub>
 800f2e0:	4622      	mov	r2, r4
 800f2e2:	462b      	mov	r3, r5
 800f2e4:	f005 f8a8 	bl	8014438 <__aeabi_dcmplt>
 800f2e8:	2300      	movs	r3, #0
 800f2ea:	2200      	movs	r2, #0
 800f2ec:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800f2f0:	2800      	cmp	r0, #0
 800f2f2:	f040 8360 	bne.w	800f9b6 <_dtoa_r+0x11f6>
 800f2f6:	4620      	mov	r0, r4
 800f2f8:	4629      	mov	r1, r5
 800f2fa:	f7fa f8b7 	bl	800946c <__aeabi_dmul>
 800f2fe:	2300      	movs	r3, #0
 800f300:	2200      	movs	r2, #0
 800f302:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800f306:	4604      	mov	r4, r0
 800f308:	460d      	mov	r5, r1
 800f30a:	4630      	mov	r0, r6
 800f30c:	4639      	mov	r1, r7
 800f30e:	f7fa f8ad 	bl	800946c <__aeabi_dmul>
 800f312:	460f      	mov	r7, r1
 800f314:	4606      	mov	r6, r0
 800f316:	f7fa fabb 	bl	8009890 <__aeabi_d2iz>
 800f31a:	4680      	mov	r8, r0
 800f31c:	f7fa f840 	bl	80093a0 <__aeabi_i2d>
 800f320:	4602      	mov	r2, r0
 800f322:	460b      	mov	r3, r1
 800f324:	4630      	mov	r0, r6
 800f326:	4639      	mov	r1, r7
 800f328:	f7f9 feec 	bl	8009104 <__aeabi_dsub>
 800f32c:	f108 0330 	add.w	r3, r8, #48	; 0x30
 800f330:	fa5f fb83 	uxtb.w	fp, r3
 800f334:	f80a bb01 	strb.w	fp, [sl], #1
 800f338:	4622      	mov	r2, r4
 800f33a:	462b      	mov	r3, r5
 800f33c:	4606      	mov	r6, r0
 800f33e:	460f      	mov	r7, r1
 800f340:	f005 f87a 	bl	8014438 <__aeabi_dcmplt>
 800f344:	46d0      	mov	r8, sl
 800f346:	4632      	mov	r2, r6
 800f348:	463b      	mov	r3, r7
 800f34a:	2800      	cmp	r0, #0
 800f34c:	d140      	bne.n	800f3d0 <_dtoa_r+0xc10>
 800f34e:	2100      	movs	r1, #0
 800f350:	2000      	movs	r0, #0
 800f352:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800f356:	f7f9 fed5 	bl	8009104 <__aeabi_dsub>
 800f35a:	4622      	mov	r2, r4
 800f35c:	462b      	mov	r3, r5
 800f35e:	f005 f86b 	bl	8014438 <__aeabi_dcmplt>
 800f362:	2800      	cmp	r0, #0
 800f364:	f040 8327 	bne.w	800f9b6 <_dtoa_r+0x11f6>
 800f368:	45ca      	cmp	sl, r9
 800f36a:	f000 81b1 	beq.w	800f6d0 <_dtoa_r+0xf10>
 800f36e:	2300      	movs	r3, #0
 800f370:	4620      	mov	r0, r4
 800f372:	4629      	mov	r1, r5
 800f374:	2200      	movs	r2, #0
 800f376:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800f37a:	f7fa f877 	bl	800946c <__aeabi_dmul>
 800f37e:	2300      	movs	r3, #0
 800f380:	2200      	movs	r2, #0
 800f382:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800f386:	4604      	mov	r4, r0
 800f388:	460d      	mov	r5, r1
 800f38a:	4630      	mov	r0, r6
 800f38c:	4639      	mov	r1, r7
 800f38e:	f7fa f86d 	bl	800946c <__aeabi_dmul>
 800f392:	460f      	mov	r7, r1
 800f394:	4606      	mov	r6, r0
 800f396:	f7fa fa7b 	bl	8009890 <__aeabi_d2iz>
 800f39a:	4683      	mov	fp, r0
 800f39c:	f7fa f800 	bl	80093a0 <__aeabi_i2d>
 800f3a0:	4602      	mov	r2, r0
 800f3a2:	460b      	mov	r3, r1
 800f3a4:	4630      	mov	r0, r6
 800f3a6:	4639      	mov	r1, r7
 800f3a8:	f7f9 feac 	bl	8009104 <__aeabi_dsub>
 800f3ac:	46d0      	mov	r8, sl
 800f3ae:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 800f3b2:	fa5f fb82 	uxtb.w	fp, r2
 800f3b6:	f808 bb01 	strb.w	fp, [r8], #1
 800f3ba:	4622      	mov	r2, r4
 800f3bc:	462b      	mov	r3, r5
 800f3be:	4606      	mov	r6, r0
 800f3c0:	460f      	mov	r7, r1
 800f3c2:	f005 f839 	bl	8014438 <__aeabi_dcmplt>
 800f3c6:	46c2      	mov	sl, r8
 800f3c8:	4632      	mov	r2, r6
 800f3ca:	463b      	mov	r3, r7
 800f3cc:	2800      	cmp	r0, #0
 800f3ce:	d081      	beq.n	800f2d4 <_dtoa_r+0xb14>
 800f3d0:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 800f3d4:	991b      	ldr	r1, [sp, #108]	; 0x6c
 800f3d6:	9109      	str	r1, [sp, #36]	; 0x24
 800f3d8:	e40c      	b.n	800ebf4 <_dtoa_r+0x434>
 800f3da:	2000      	movs	r0, #0
 800f3dc:	900f      	str	r0, [sp, #60]	; 0x3c
 800f3de:	f8dd e0a4 	ldr.w	lr, [sp, #164]	; 0xa4
 800f3e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f3e4:	eb0e 0200 	add.w	r2, lr, r0
 800f3e8:	1c54      	adds	r4, r2, #1
 800f3ea:	2c00      	cmp	r4, #0
 800f3ec:	9213      	str	r2, [sp, #76]	; 0x4c
 800f3ee:	940b      	str	r4, [sp, #44]	; 0x2c
 800f3f0:	f73f ae15 	bgt.w	800f01e <_dtoa_r+0x85e>
 800f3f4:	2100      	movs	r1, #0
 800f3f6:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800f3fa:	e620      	b.n	800f03e <_dtoa_r+0x87e>
 800f3fc:	2101      	movs	r1, #1
 800f3fe:	910f      	str	r1, [sp, #60]	; 0x3c
 800f400:	e7ed      	b.n	800f3de <_dtoa_r+0xc1e>
 800f402:	2200      	movs	r2, #0
 800f404:	920f      	str	r2, [sp, #60]	; 0x3c
 800f406:	e603      	b.n	800f010 <_dtoa_r+0x850>
 800f408:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800f40a:	2c00      	cmp	r4, #0
 800f40c:	f73f ab02 	bgt.w	800ea14 <_dtoa_r+0x254>
 800f410:	f040 82ee 	bne.w	800f9f0 <_dtoa_r+0x1230>
 800f414:	2300      	movs	r3, #0
 800f416:	2200      	movs	r2, #0
 800f418:	f2c4 0314 	movt	r3, #16404	; 0x4014
 800f41c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f420:	f7fa f824 	bl	800946c <__aeabi_dmul>
 800f424:	4652      	mov	r2, sl
 800f426:	465b      	mov	r3, fp
 800f428:	f005 f81a 	bl	8014460 <__aeabi_dcmpge>
 800f42c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800f42e:	970d      	str	r7, [sp, #52]	; 0x34
 800f430:	2800      	cmp	r0, #0
 800f432:	f000 80b6 	beq.w	800f5a2 <_dtoa_r+0xde2>
 800f436:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800f438:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f43c:	43c1      	mvns	r1, r0
 800f43e:	9109      	str	r1, [sp, #36]	; 0x24
 800f440:	4648      	mov	r0, r9
 800f442:	4639      	mov	r1, r7
 800f444:	f001 f8e0 	bl	8010608 <_Bfree>
 800f448:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800f44a:	2c00      	cmp	r4, #0
 800f44c:	f43f abd2 	beq.w	800ebf4 <_dtoa_r+0x434>
 800f450:	4648      	mov	r0, r9
 800f452:	990d      	ldr	r1, [sp, #52]	; 0x34
 800f454:	f001 f8d8 	bl	8010608 <_Bfree>
 800f458:	f7ff bbcc 	b.w	800ebf4 <_dtoa_r+0x434>
 800f45c:	4648      	mov	r0, r9
 800f45e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800f460:	f001 fbb6 	bl	8010bd0 <__pow5mult>
 800f464:	900c      	str	r0, [sp, #48]	; 0x30
 800f466:	e454      	b.n	800ed12 <_dtoa_r+0x552>
 800f468:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f46a:	2a00      	cmp	r2, #0
 800f46c:	f000 824c 	beq.w	800f908 <_dtoa_r+0x1148>
 800f470:	f201 4733 	addw	r7, r1, #1075	; 0x433
 800f474:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800f476:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800f478:	e411      	b.n	800ec9e <_dtoa_r+0x4de>
 800f47a:	4611      	mov	r1, r2
 800f47c:	4650      	mov	r0, sl
 800f47e:	f8cd c00c 	str.w	ip, [sp, #12]
 800f482:	9204      	str	r2, [sp, #16]
 800f484:	f001 fcb2 	bl	8010dec <__mcmp>
 800f488:	9a04      	ldr	r2, [sp, #16]
 800f48a:	4603      	mov	r3, r0
 800f48c:	4611      	mov	r1, r2
 800f48e:	4648      	mov	r0, r9
 800f490:	9304      	str	r3, [sp, #16]
 800f492:	f001 f8b9 	bl	8010608 <_Bfree>
 800f496:	9b04      	ldr	r3, [sp, #16]
 800f498:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	f47f ad6d 	bne.w	800ef7c <_dtoa_r+0x7bc>
 800f4a2:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800f4a4:	2800      	cmp	r0, #0
 800f4a6:	f47f ad69 	bne.w	800ef7c <_dtoa_r+0x7bc>
 800f4aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f4ac:	2900      	cmp	r1, #0
 800f4ae:	f47f ad65 	bne.w	800ef7c <_dtoa_r+0x7bc>
 800f4b2:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 800f4b6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800f4ba:	46da      	mov	sl, fp
 800f4bc:	46e3      	mov	fp, ip
 800f4be:	f000 80f1 	beq.w	800f6a4 <_dtoa_r+0xee4>
 800f4c2:	f1ba 0f00 	cmp.w	sl, #0
 800f4c6:	dd01      	ble.n	800f4cc <_dtoa_r+0xd0c>
 800f4c8:	f108 0b31 	add.w	fp, r8, #49	; 0x31
 800f4cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f4d0:	960d      	str	r6, [sp, #52]	; 0x34
 800f4d2:	f808 bb01 	strb.w	fp, [r8], #1
 800f4d6:	e4cb      	b.n	800ee70 <_dtoa_r+0x6b0>
 800f4d8:	4629      	mov	r1, r5
 800f4da:	4648      	mov	r0, r9
 800f4dc:	220a      	movs	r2, #10
 800f4de:	2300      	movs	r3, #0
 800f4e0:	f001 f89c 	bl	801061c <__multadd>
 800f4e4:	3401      	adds	r4, #1
 800f4e6:	4605      	mov	r5, r0
 800f4e8:	4606      	mov	r6, r0
 800f4ea:	e526      	b.n	800ef3a <_dtoa_r+0x77a>
 800f4ec:	4639      	mov	r1, r7
 800f4ee:	980c      	ldr	r0, [sp, #48]	; 0x30
 800f4f0:	f7fe fff0 	bl	800e4d4 <quorem>
 800f4f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f4f6:	9905      	ldr	r1, [sp, #20]
 800f4f8:	2501      	movs	r5, #1
 800f4fa:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 800f4fe:	42ab      	cmp	r3, r5
 800f500:	f881 b000 	strb.w	fp, [r1]
 800f504:	f77f ac78 	ble.w	800edf8 <_dtoa_r+0x638>
 800f508:	4648      	mov	r0, r9
 800f50a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800f50c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f50e:	220a      	movs	r2, #10
 800f510:	f001 f884 	bl	801061c <__multadd>
 800f514:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 800f518:	900c      	str	r0, [sp, #48]	; 0x30
 800f51a:	4606      	mov	r6, r0
 800f51c:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f520:	e45a      	b.n	800edd8 <_dtoa_r+0x618>
 800f522:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f524:	9c05      	ldr	r4, [sp, #20]
 800f526:	1c59      	adds	r1, r3, #1
 800f528:	2031      	movs	r0, #49	; 0x31
 800f52a:	9109      	str	r1, [sp, #36]	; 0x24
 800f52c:	7020      	strb	r0, [r4, #0]
 800f52e:	e49f      	b.n	800ee70 <_dtoa_r+0x6b0>
 800f530:	980c      	ldr	r0, [sp, #48]	; 0x30
 800f532:	4639      	mov	r1, r7
 800f534:	f001 fc5a 	bl	8010dec <__mcmp>
 800f538:	2800      	cmp	r0, #0
 800f53a:	f6bf ac2a 	bge.w	800ed92 <_dtoa_r+0x5d2>
 800f53e:	4648      	mov	r0, r9
 800f540:	990c      	ldr	r1, [sp, #48]	; 0x30
 800f542:	220a      	movs	r2, #10
 800f544:	2300      	movs	r3, #0
 800f546:	f001 f869 	bl	801061c <__multadd>
 800f54a:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 800f54e:	900c      	str	r0, [sp, #48]	; 0x30
 800f550:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800f552:	f108 3cff 	add.w	ip, r8, #4294967295
 800f556:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 800f55a:	2800      	cmp	r0, #0
 800f55c:	f040 823d 	bne.w	800f9da <_dtoa_r+0x121a>
 800f560:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800f562:	910b      	str	r1, [sp, #44]	; 0x2c
 800f564:	e415      	b.n	800ed92 <_dtoa_r+0x5d2>
 800f566:	6938      	ldr	r0, [r7, #16]
 800f568:	eb07 0280 	add.w	r2, r7, r0, lsl #2
 800f56c:	6910      	ldr	r0, [r2, #16]
 800f56e:	f001 f971 	bl	8010854 <__hi0bits>
 800f572:	f1c0 0320 	rsb	r3, r0, #32
 800f576:	f7ff bbe4 	b.w	800ed42 <_dtoa_r+0x582>
 800f57a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800f57c:	2a02      	cmp	r2, #2
 800f57e:	f77f ac0c 	ble.w	800ed9a <_dtoa_r+0x5da>
 800f582:	2b00      	cmp	r3, #0
 800f584:	f47f af57 	bne.w	800f436 <_dtoa_r+0xc76>
 800f588:	4639      	mov	r1, r7
 800f58a:	2205      	movs	r2, #5
 800f58c:	4648      	mov	r0, r9
 800f58e:	f001 f845 	bl	801061c <__multadd>
 800f592:	4607      	mov	r7, r0
 800f594:	4639      	mov	r1, r7
 800f596:	980c      	ldr	r0, [sp, #48]	; 0x30
 800f598:	f001 fc28 	bl	8010dec <__mcmp>
 800f59c:	2800      	cmp	r0, #0
 800f59e:	f77f af4a 	ble.w	800f436 <_dtoa_r+0xc76>
 800f5a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f5a4:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f5a8:	2531      	movs	r5, #49	; 0x31
 800f5aa:	1c53      	adds	r3, r2, #1
 800f5ac:	f808 5b01 	strb.w	r5, [r8], #1
 800f5b0:	9309      	str	r3, [sp, #36]	; 0x24
 800f5b2:	e745      	b.n	800f440 <_dtoa_r+0xc80>
 800f5b4:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 800f5b8:	f108 31ff 	add.w	r1, r8, #4294967295
 800f5bc:	f47f ab16 	bne.w	800ebec <_dtoa_r+0x42c>
 800f5c0:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 800f5c4:	9c05      	ldr	r4, [sp, #20]
 800f5c6:	4688      	mov	r8, r1
 800f5c8:	f7ff baf8 	b.w	800ebbc <_dtoa_r+0x3fc>
 800f5cc:	4638      	mov	r0, r7
 800f5ce:	f7f9 fee7 	bl	80093a0 <__aeabi_i2d>
 800f5d2:	4602      	mov	r2, r0
 800f5d4:	460b      	mov	r3, r1
 800f5d6:	4650      	mov	r0, sl
 800f5d8:	4659      	mov	r1, fp
 800f5da:	f7f9 ff47 	bl	800946c <__aeabi_dmul>
 800f5de:	2300      	movs	r3, #0
 800f5e0:	2200      	movs	r2, #0
 800f5e2:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800f5e6:	f7f9 fd8f 	bl	8009108 <__adddf3>
 800f5ea:	4604      	mov	r4, r0
 800f5ec:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800f5f0:	2300      	movs	r3, #0
 800f5f2:	2200      	movs	r2, #0
 800f5f4:	f2c4 0314 	movt	r3, #16404	; 0x4014
 800f5f8:	4650      	mov	r0, sl
 800f5fa:	4659      	mov	r1, fp
 800f5fc:	f7f9 fd82 	bl	8009104 <__aeabi_dsub>
 800f600:	4622      	mov	r2, r4
 800f602:	462b      	mov	r3, r5
 800f604:	4682      	mov	sl, r0
 800f606:	468b      	mov	fp, r1
 800f608:	f004 ff34 	bl	8014474 <__aeabi_dcmpgt>
 800f60c:	4607      	mov	r7, r0
 800f60e:	2800      	cmp	r0, #0
 800f610:	f040 80b5 	bne.w	800f77e <_dtoa_r+0xfbe>
 800f614:	4622      	mov	r2, r4
 800f616:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800f61a:	4650      	mov	r0, sl
 800f61c:	4659      	mov	r1, fp
 800f61e:	f004 ff0b 	bl	8014438 <__aeabi_dcmplt>
 800f622:	2800      	cmp	r0, #0
 800f624:	d056      	beq.n	800f6d4 <_dtoa_r+0xf14>
 800f626:	970d      	str	r7, [sp, #52]	; 0x34
 800f628:	e705      	b.n	800f436 <_dtoa_r+0xc76>
 800f62a:	4648      	mov	r0, r9
 800f62c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800f62e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f630:	f001 face 	bl	8010bd0 <__pow5mult>
 800f634:	900c      	str	r0, [sp, #48]	; 0x30
 800f636:	f7ff bb6c 	b.w	800ed12 <_dtoa_r+0x552>
 800f63a:	9c05      	ldr	r4, [sp, #20]
 800f63c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f63e:	2130      	movs	r1, #48	; 0x30
 800f640:	7021      	strb	r1, [r4, #0]
 800f642:	4621      	mov	r1, r4
 800f644:	1c58      	adds	r0, r3, #1
 800f646:	2231      	movs	r2, #49	; 0x31
 800f648:	9009      	str	r0, [sp, #36]	; 0x24
 800f64a:	700a      	strb	r2, [r1, #0]
 800f64c:	f7ff bad2 	b.w	800ebf4 <_dtoa_r+0x434>
 800f650:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800f652:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f654:	9110      	str	r1, [sp, #64]	; 0x40
 800f656:	1bcd      	subs	r5, r1, r7
 800f658:	195c      	adds	r4, r3, r5
 800f65a:	9411      	str	r4, [sp, #68]	; 0x44
 800f65c:	2500      	movs	r5, #0
 800f65e:	f7ff bb18 	b.w	800ec92 <_dtoa_r+0x4d2>
 800f662:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 800f666:	2702      	movs	r7, #2
 800f668:	e512      	b.n	800f090 <_dtoa_r+0x8d0>
 800f66a:	2401      	movs	r4, #1
 800f66c:	9413      	str	r4, [sp, #76]	; 0x4c
 800f66e:	940b      	str	r4, [sp, #44]	; 0x2c
 800f670:	9429      	str	r4, [sp, #164]	; 0xa4
 800f672:	e6bf      	b.n	800f3f4 <_dtoa_r+0xc34>
 800f674:	2b00      	cmp	r3, #0
 800f676:	46e3      	mov	fp, ip
 800f678:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800f67c:	4664      	mov	r4, ip
 800f67e:	f77f af25 	ble.w	800f4cc <_dtoa_r+0xd0c>
 800f682:	2201      	movs	r2, #1
 800f684:	990c      	ldr	r1, [sp, #48]	; 0x30
 800f686:	4648      	mov	r0, r9
 800f688:	f001 faec 	bl	8010c64 <__lshift>
 800f68c:	4639      	mov	r1, r7
 800f68e:	900c      	str	r0, [sp, #48]	; 0x30
 800f690:	f001 fbac 	bl	8010dec <__mcmp>
 800f694:	2800      	cmp	r0, #0
 800f696:	f340 8199 	ble.w	800f9cc <_dtoa_r+0x120c>
 800f69a:	2c39      	cmp	r4, #57	; 0x39
 800f69c:	f108 0b31 	add.w	fp, r8, #49	; 0x31
 800f6a0:	f47f af14 	bne.w	800f4cc <_dtoa_r+0xd0c>
 800f6a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f6a8:	960d      	str	r6, [sp, #52]	; 0x34
 800f6aa:	2239      	movs	r2, #57	; 0x39
 800f6ac:	f808 2b01 	strb.w	r2, [r8], #1
 800f6b0:	f7ff bbb9 	b.w	800ee26 <_dtoa_r+0x666>
 800f6b4:	d103      	bne.n	800f6be <_dtoa_r+0xefe>
 800f6b6:	f01b 0f01 	tst.w	fp, #1
 800f6ba:	f47f abb2 	bne.w	800ee22 <_dtoa_r+0x662>
 800f6be:	4641      	mov	r1, r8
 800f6c0:	4688      	mov	r8, r1
 800f6c2:	3901      	subs	r1, #1
 800f6c4:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800f6c8:	2a30      	cmp	r2, #48	; 0x30
 800f6ca:	d0f9      	beq.n	800f6c0 <_dtoa_r+0xf00>
 800f6cc:	f7ff bbd0 	b.w	800ee70 <_dtoa_r+0x6b0>
 800f6d0:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 800f6d4:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 800f6d8:	f7ff b989 	b.w	800e9ee <_dtoa_r+0x22e>
 800f6dc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800f6de:	426c      	negs	r4, r5
 800f6e0:	2c00      	cmp	r4, #0
 800f6e2:	f000 811b 	beq.w	800f91c <_dtoa_r+0x115c>
 800f6e6:	4bb7      	ldr	r3, [pc, #732]	; (800f9c4 <_dtoa_r+0x1204>)
 800f6e8:	f004 010f 	and.w	r1, r4, #15
 800f6ec:	eb03 02c1 	add.w	r2, r3, r1, lsl #3
 800f6f0:	e9d2 2300 	ldrd	r2, r3, [r2]
 800f6f4:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800f6f8:	f7f9 feb8 	bl	800946c <__aeabi_dmul>
 800f6fc:	1124      	asrs	r4, r4, #4
 800f6fe:	4682      	mov	sl, r0
 800f700:	468b      	mov	fp, r1
 800f702:	f000 8177 	beq.w	800f9f4 <_dtoa_r+0x1234>
 800f706:	4db0      	ldr	r5, [pc, #704]	; (800f9c8 <_dtoa_r+0x1208>)
 800f708:	2702      	movs	r7, #2
 800f70a:	07e3      	lsls	r3, r4, #31
 800f70c:	d504      	bpl.n	800f718 <_dtoa_r+0xf58>
 800f70e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f712:	f7f9 feab 	bl	800946c <__aeabi_dmul>
 800f716:	3701      	adds	r7, #1
 800f718:	3508      	adds	r5, #8
 800f71a:	1064      	asrs	r4, r4, #1
 800f71c:	d1f5      	bne.n	800f70a <_dtoa_r+0xf4a>
 800f71e:	4682      	mov	sl, r0
 800f720:	468b      	mov	fp, r1
 800f722:	e4cf      	b.n	800f0c4 <_dtoa_r+0x904>
 800f724:	980d      	ldr	r0, [sp, #52]	; 0x34
 800f726:	6841      	ldr	r1, [r0, #4]
 800f728:	4648      	mov	r0, r9
 800f72a:	f000 ff47 	bl	80105bc <_Balloc>
 800f72e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800f730:	6929      	ldr	r1, [r5, #16]
 800f732:	1c8b      	adds	r3, r1, #2
 800f734:	4629      	mov	r1, r5
 800f736:	009a      	lsls	r2, r3, #2
 800f738:	4604      	mov	r4, r0
 800f73a:	310c      	adds	r1, #12
 800f73c:	f100 000c 	add.w	r0, r0, #12
 800f740:	f7fa fc26 	bl	8009f90 <memcpy>
 800f744:	4648      	mov	r0, r9
 800f746:	4621      	mov	r1, r4
 800f748:	2201      	movs	r2, #1
 800f74a:	f001 fa8b 	bl	8010c64 <__lshift>
 800f74e:	4606      	mov	r6, r0
 800f750:	f7ff bbe7 	b.w	800ef22 <_dtoa_r+0x762>
 800f754:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 800f758:	46e3      	mov	fp, ip
 800f75a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800f75e:	d0a1      	beq.n	800f6a4 <_dtoa_r+0xee4>
 800f760:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f764:	960d      	str	r6, [sp, #52]	; 0x34
 800f766:	f10c 0e01 	add.w	lr, ip, #1
 800f76a:	f808 eb01 	strb.w	lr, [r8], #1
 800f76e:	f7ff bb7f 	b.w	800ee70 <_dtoa_r+0x6b0>
 800f772:	46e3      	mov	fp, ip
 800f774:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800f778:	960d      	str	r6, [sp, #52]	; 0x34
 800f77a:	f7ff bb46 	b.w	800ee0a <_dtoa_r+0x64a>
 800f77e:	2700      	movs	r7, #0
 800f780:	970d      	str	r7, [sp, #52]	; 0x34
 800f782:	e70e      	b.n	800f5a2 <_dtoa_r+0xde2>
 800f784:	4b8f      	ldr	r3, [pc, #572]	; (800f9c4 <_dtoa_r+0x1204>)
 800f786:	f106 38ff 	add.w	r8, r6, #4294967295
 800f78a:	eb03 00c8 	add.w	r0, r3, r8, lsl #3
 800f78e:	4622      	mov	r2, r4
 800f790:	462b      	mov	r3, r5
 800f792:	e9d0 0100 	ldrd	r0, r1, [r0]
 800f796:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800f79a:	f7f9 fe67 	bl	800946c <__aeabi_dmul>
 800f79e:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 800f7a2:	4659      	mov	r1, fp
 800f7a4:	4650      	mov	r0, sl
 800f7a6:	f7fa f873 	bl	8009890 <__aeabi_d2iz>
 800f7aa:	4604      	mov	r4, r0
 800f7ac:	f7f9 fdf8 	bl	80093a0 <__aeabi_i2d>
 800f7b0:	4602      	mov	r2, r0
 800f7b2:	460b      	mov	r3, r1
 800f7b4:	4650      	mov	r0, sl
 800f7b6:	4659      	mov	r1, fp
 800f7b8:	f7f9 fca4 	bl	8009104 <__aeabi_dsub>
 800f7bc:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f7c0:	3430      	adds	r4, #48	; 0x30
 800f7c2:	2e01      	cmp	r6, #1
 800f7c4:	4682      	mov	sl, r0
 800f7c6:	468b      	mov	fp, r1
 800f7c8:	f808 4b01 	strb.w	r4, [r8], #1
 800f7cc:	f000 8081 	beq.w	800f8d2 <_dtoa_r+0x1112>
 800f7d0:	9f05      	ldr	r7, [sp, #20]
 800f7d2:	2300      	movs	r3, #0
 800f7d4:	1e7d      	subs	r5, r7, #1
 800f7d6:	eb05 0a06 	add.w	sl, r5, r6
 800f7da:	2200      	movs	r2, #0
 800f7dc:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800f7e0:	f8cd a00c 	str.w	sl, [sp, #12]
 800f7e4:	f7f9 fe42 	bl	800946c <__aeabi_dmul>
 800f7e8:	43fe      	mvns	r6, r7
 800f7ea:	eb06 040a 	add.w	r4, r6, sl
 800f7ee:	460f      	mov	r7, r1
 800f7f0:	4606      	mov	r6, r0
 800f7f2:	f7fa f84d 	bl	8009890 <__aeabi_d2iz>
 800f7f6:	f004 0501 	and.w	r5, r4, #1
 800f7fa:	4604      	mov	r4, r0
 800f7fc:	f7f9 fdd0 	bl	80093a0 <__aeabi_i2d>
 800f800:	4602      	mov	r2, r0
 800f802:	460b      	mov	r3, r1
 800f804:	4630      	mov	r0, r6
 800f806:	4639      	mov	r1, r7
 800f808:	f7f9 fc7c 	bl	8009104 <__aeabi_dsub>
 800f80c:	f8dd c014 	ldr.w	ip, [sp, #20]
 800f810:	3430      	adds	r4, #48	; 0x30
 800f812:	f88c 4001 	strb.w	r4, [ip, #1]
 800f816:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800f81a:	45e0      	cmp	r8, ip
 800f81c:	4682      	mov	sl, r0
 800f81e:	468b      	mov	fp, r1
 800f820:	4647      	mov	r7, r8
 800f822:	d054      	beq.n	800f8ce <_dtoa_r+0x110e>
 800f824:	b1f5      	cbz	r5, 800f864 <_dtoa_r+0x10a4>
 800f826:	2300      	movs	r3, #0
 800f828:	2200      	movs	r2, #0
 800f82a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800f82e:	f8cd c00c 	str.w	ip, [sp, #12]
 800f832:	f7f9 fe1b 	bl	800946c <__aeabi_dmul>
 800f836:	468b      	mov	fp, r1
 800f838:	4682      	mov	sl, r0
 800f83a:	f7fa f829 	bl	8009890 <__aeabi_d2iz>
 800f83e:	4605      	mov	r5, r0
 800f840:	f7f9 fdae 	bl	80093a0 <__aeabi_i2d>
 800f844:	4647      	mov	r7, r8
 800f846:	4602      	mov	r2, r0
 800f848:	460b      	mov	r3, r1
 800f84a:	4650      	mov	r0, sl
 800f84c:	4659      	mov	r1, fp
 800f84e:	3530      	adds	r5, #48	; 0x30
 800f850:	f7f9 fc58 	bl	8009104 <__aeabi_dsub>
 800f854:	f807 5f01 	strb.w	r5, [r7, #1]!
 800f858:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800f85c:	4567      	cmp	r7, ip
 800f85e:	4682      	mov	sl, r0
 800f860:	468b      	mov	fp, r1
 800f862:	d034      	beq.n	800f8ce <_dtoa_r+0x110e>
 800f864:	4650      	mov	r0, sl
 800f866:	4659      	mov	r1, fp
 800f868:	4666      	mov	r6, ip
 800f86a:	2300      	movs	r3, #0
 800f86c:	2200      	movs	r2, #0
 800f86e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800f872:	f7f9 fdfb 	bl	800946c <__aeabi_dmul>
 800f876:	460d      	mov	r5, r1
 800f878:	4604      	mov	r4, r0
 800f87a:	f7fa f809 	bl	8009890 <__aeabi_d2iz>
 800f87e:	4682      	mov	sl, r0
 800f880:	f7f9 fd8e 	bl	80093a0 <__aeabi_i2d>
 800f884:	4602      	mov	r2, r0
 800f886:	460b      	mov	r3, r1
 800f888:	4620      	mov	r0, r4
 800f88a:	4629      	mov	r1, r5
 800f88c:	f7f9 fc3a 	bl	8009104 <__aeabi_dsub>
 800f890:	f10a 0430 	add.w	r4, sl, #48	; 0x30
 800f894:	2300      	movs	r3, #0
 800f896:	2200      	movs	r2, #0
 800f898:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800f89c:	f807 4f01 	strb.w	r4, [r7, #1]!
 800f8a0:	f7f9 fde4 	bl	800946c <__aeabi_dmul>
 800f8a4:	460d      	mov	r5, r1
 800f8a6:	4604      	mov	r4, r0
 800f8a8:	f7f9 fff2 	bl	8009890 <__aeabi_d2iz>
 800f8ac:	4683      	mov	fp, r0
 800f8ae:	f7f9 fd77 	bl	80093a0 <__aeabi_i2d>
 800f8b2:	4602      	mov	r2, r0
 800f8b4:	460b      	mov	r3, r1
 800f8b6:	4620      	mov	r0, r4
 800f8b8:	4629      	mov	r1, r5
 800f8ba:	f7f9 fc23 	bl	8009104 <__aeabi_dsub>
 800f8be:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 800f8c2:	f807 2f01 	strb.w	r2, [r7, #1]!
 800f8c6:	42b7      	cmp	r7, r6
 800f8c8:	d1cf      	bne.n	800f86a <_dtoa_r+0x10aa>
 800f8ca:	4682      	mov	sl, r0
 800f8cc:	468b      	mov	fp, r1
 800f8ce:	991a      	ldr	r1, [sp, #104]	; 0x68
 800f8d0:	4488      	add	r8, r1
 800f8d2:	2300      	movs	r3, #0
 800f8d4:	2200      	movs	r2, #0
 800f8d6:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800f8da:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800f8de:	f7f9 fc13 	bl	8009108 <__adddf3>
 800f8e2:	4652      	mov	r2, sl
 800f8e4:	465b      	mov	r3, fp
 800f8e6:	f004 fda7 	bl	8014438 <__aeabi_dcmplt>
 800f8ea:	2800      	cmp	r0, #0
 800f8ec:	d048      	beq.n	800f980 <_dtoa_r+0x11c0>
 800f8ee:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 800f8f0:	f818 bc01 	ldrb.w	fp, [r8, #-1]
 800f8f4:	9409      	str	r4, [sp, #36]	; 0x24
 800f8f6:	f7ff b959 	b.w	800ebac <_dtoa_r+0x3ec>
 800f8fa:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 800f8fe:	2700      	movs	r7, #0
 800f900:	ebc0 040c 	rsb	r4, r0, ip
 800f904:	f7ff b9cb 	b.w	800ec9e <_dtoa_r+0x4de>
 800f908:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f90a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800f90c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800f90e:	f1c1 0736 	rsb	r7, r1, #54	; 0x36
 800f912:	f7ff b9c4 	b.w	800ec9e <_dtoa_r+0x4de>
 800f916:	4655      	mov	r5, sl
 800f918:	f7ff ba0e 	b.w	800ed38 <_dtoa_r+0x578>
 800f91c:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 800f920:	2702      	movs	r7, #2
 800f922:	f7ff bbcf 	b.w	800f0c4 <_dtoa_r+0x904>
 800f926:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800f928:	2d00      	cmp	r5, #0
 800f92a:	f43f ae4f 	beq.w	800f5cc <_dtoa_r+0xe0c>
 800f92e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f930:	2a00      	cmp	r2, #0
 800f932:	f77f aecf 	ble.w	800f6d4 <_dtoa_r+0xf14>
 800f936:	2300      	movs	r3, #0
 800f938:	2200      	movs	r2, #0
 800f93a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800f93e:	4650      	mov	r0, sl
 800f940:	4659      	mov	r1, fp
 800f942:	f7f9 fd93 	bl	800946c <__aeabi_dmul>
 800f946:	4682      	mov	sl, r0
 800f948:	1c78      	adds	r0, r7, #1
 800f94a:	468b      	mov	fp, r1
 800f94c:	f7f9 fd28 	bl	80093a0 <__aeabi_i2d>
 800f950:	4602      	mov	r2, r0
 800f952:	460b      	mov	r3, r1
 800f954:	4650      	mov	r0, sl
 800f956:	4659      	mov	r1, fp
 800f958:	f7f9 fd88 	bl	800946c <__aeabi_dmul>
 800f95c:	2300      	movs	r3, #0
 800f95e:	2200      	movs	r2, #0
 800f960:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800f964:	f7f9 fbd0 	bl	8009108 <__adddf3>
 800f968:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800f96c:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800f96e:	f10c 3eff 	add.w	lr, ip, #4294967295
 800f972:	4604      	mov	r4, r0
 800f974:	f8cd e06c 	str.w	lr, [sp, #108]	; 0x6c
 800f978:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800f97c:	f7ff bbc6 	b.w	800f10c <_dtoa_r+0x94c>
 800f980:	2100      	movs	r1, #0
 800f982:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800f986:	2000      	movs	r0, #0
 800f988:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800f98c:	f7f9 fbba 	bl	8009104 <__aeabi_dsub>
 800f990:	4652      	mov	r2, sl
 800f992:	465b      	mov	r3, fp
 800f994:	f004 fd6e 	bl	8014474 <__aeabi_dcmpgt>
 800f998:	2800      	cmp	r0, #0
 800f99a:	f43f ae9b 	beq.w	800f6d4 <_dtoa_r+0xf14>
 800f99e:	4643      	mov	r3, r8
 800f9a0:	4698      	mov	r8, r3
 800f9a2:	f103 33ff 	add.w	r3, r3, #4294967295
 800f9a6:	f818 0c01 	ldrb.w	r0, [r8, #-1]
 800f9aa:	2830      	cmp	r0, #48	; 0x30
 800f9ac:	d0f8      	beq.n	800f9a0 <_dtoa_r+0x11e0>
 800f9ae:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 800f9b0:	9409      	str	r4, [sp, #36]	; 0x24
 800f9b2:	f7ff b91f 	b.w	800ebf4 <_dtoa_r+0x434>
 800f9b6:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 800f9ba:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800f9bc:	9009      	str	r0, [sp, #36]	; 0x24
 800f9be:	f7ff b8f5 	b.w	800ebac <_dtoa_r+0x3ec>
 800f9c2:	bf00      	nop
 800f9c4:	08014df0 	.word	0x08014df0
 800f9c8:	08014eb8 	.word	0x08014eb8
 800f9cc:	f47f ad7e 	bne.w	800f4cc <_dtoa_r+0xd0c>
 800f9d0:	f01b 0f01 	tst.w	fp, #1
 800f9d4:	f43f ad7a 	beq.w	800f4cc <_dtoa_r+0xd0c>
 800f9d8:	e65f      	b.n	800f69a <_dtoa_r+0xeda>
 800f9da:	2300      	movs	r3, #0
 800f9dc:	4648      	mov	r0, r9
 800f9de:	990d      	ldr	r1, [sp, #52]	; 0x34
 800f9e0:	220a      	movs	r2, #10
 800f9e2:	f000 fe1b 	bl	801061c <__multadd>
 800f9e6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f9e8:	900d      	str	r0, [sp, #52]	; 0x34
 800f9ea:	930b      	str	r3, [sp, #44]	; 0x2c
 800f9ec:	f7ff b9d1 	b.w	800ed92 <_dtoa_r+0x5d2>
 800f9f0:	2700      	movs	r7, #0
 800f9f2:	e618      	b.n	800f626 <_dtoa_r+0xe66>
 800f9f4:	2702      	movs	r7, #2
 800f9f6:	f7ff bb65 	b.w	800f0c4 <_dtoa_r+0x904>
 800f9fa:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800f9fc:	9209      	str	r2, [sp, #36]	; 0x24
 800f9fe:	f7ff b8d5 	b.w	800ebac <_dtoa_r+0x3ec>
 800fa02:	2501      	movs	r5, #1
 800fa04:	f7fe bfba 	b.w	800e97c <_dtoa_r+0x1bc>
 800fa08:	f43f a9ae 	beq.w	800ed68 <_dtoa_r+0x5a8>
 800fa0c:	f1c0 023c 	rsb	r2, r0, #60	; 0x3c
 800fa10:	f7ff ba66 	b.w	800eee0 <_dtoa_r+0x720>
 800fa14:	f3af 8000 	nop.w

0800fa18 <_fflush_r>:
 800fa18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa1c:	460d      	mov	r5, r1
 800fa1e:	4680      	mov	r8, r0
 800fa20:	b110      	cbz	r0, 800fa28 <_fflush_r+0x10>
 800fa22:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800fa24:	2b00      	cmp	r3, #0
 800fa26:	d062      	beq.n	800faee <_fflush_r+0xd6>
 800fa28:	89a8      	ldrh	r0, [r5, #12]
 800fa2a:	b1e0      	cbz	r0, 800fa66 <_fflush_r+0x4e>
 800fa2c:	f000 0208 	and.w	r2, r0, #8
 800fa30:	b211      	sxth	r1, r2
 800fa32:	b1d9      	cbz	r1, 800fa6c <_fflush_r+0x54>
 800fa34:	692e      	ldr	r6, [r5, #16]
 800fa36:	b1b6      	cbz	r6, 800fa66 <_fflush_r+0x4e>
 800fa38:	0783      	lsls	r3, r0, #30
 800fa3a:	682c      	ldr	r4, [r5, #0]
 800fa3c:	bf08      	it	eq
 800fa3e:	696b      	ldreq	r3, [r5, #20]
 800fa40:	602e      	str	r6, [r5, #0]
 800fa42:	bf18      	it	ne
 800fa44:	2300      	movne	r3, #0
 800fa46:	1ba4      	subs	r4, r4, r6
 800fa48:	60ab      	str	r3, [r5, #8]
 800fa4a:	e00a      	b.n	800fa62 <_fflush_r+0x4a>
 800fa4c:	4632      	mov	r2, r6
 800fa4e:	4623      	mov	r3, r4
 800fa50:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 800fa52:	69e9      	ldr	r1, [r5, #28]
 800fa54:	4640      	mov	r0, r8
 800fa56:	47b8      	blx	r7
 800fa58:	2800      	cmp	r0, #0
 800fa5a:	ebc0 0404 	rsb	r4, r0, r4
 800fa5e:	4406      	add	r6, r0
 800fa60:	dd52      	ble.n	800fb08 <_fflush_r+0xf0>
 800fa62:	2c00      	cmp	r4, #0
 800fa64:	dcf2      	bgt.n	800fa4c <_fflush_r+0x34>
 800fa66:	2000      	movs	r0, #0
 800fa68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa6c:	686a      	ldr	r2, [r5, #4]
 800fa6e:	f440 6100 	orr.w	r1, r0, #2048	; 0x800
 800fa72:	2a00      	cmp	r2, #0
 800fa74:	81a9      	strh	r1, [r5, #12]
 800fa76:	dd4f      	ble.n	800fb18 <_fflush_r+0x100>
 800fa78:	6aac      	ldr	r4, [r5, #40]	; 0x28
 800fa7a:	2c00      	cmp	r4, #0
 800fa7c:	d0f3      	beq.n	800fa66 <_fflush_r+0x4e>
 800fa7e:	f400 5680 	and.w	r6, r0, #4096	; 0x1000
 800fa82:	b232      	sxth	r2, r6
 800fa84:	2000      	movs	r0, #0
 800fa86:	f8d8 6000 	ldr.w	r6, [r8]
 800fa8a:	f8c8 0000 	str.w	r0, [r8]
 800fa8e:	2a00      	cmp	r2, #0
 800fa90:	d030      	beq.n	800faf4 <_fflush_r+0xdc>
 800fa92:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 800fa94:	f001 0004 	and.w	r0, r1, #4
 800fa98:	b201      	sxth	r1, r0
 800fa9a:	b129      	cbz	r1, 800faa8 <_fflush_r+0x90>
 800fa9c:	6868      	ldr	r0, [r5, #4]
 800fa9e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800faa0:	1a12      	subs	r2, r2, r0
 800faa2:	b10b      	cbz	r3, 800faa8 <_fflush_r+0x90>
 800faa4:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 800faa6:	1a52      	subs	r2, r2, r1
 800faa8:	2300      	movs	r3, #0
 800faaa:	4640      	mov	r0, r8
 800faac:	69e9      	ldr	r1, [r5, #28]
 800faae:	47a0      	blx	r4
 800fab0:	1c42      	adds	r2, r0, #1
 800fab2:	d035      	beq.n	800fb20 <_fflush_r+0x108>
 800fab4:	89ab      	ldrh	r3, [r5, #12]
 800fab6:	692a      	ldr	r2, [r5, #16]
 800fab8:	f403 5180 	and.w	r1, r3, #4096	; 0x1000
 800fabc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800fac0:	81ab      	strh	r3, [r5, #12]
 800fac2:	b209      	sxth	r1, r1
 800fac4:	2300      	movs	r3, #0
 800fac6:	e885 000c 	stmia.w	r5, {r2, r3}
 800faca:	2900      	cmp	r1, #0
 800facc:	d144      	bne.n	800fb58 <_fflush_r+0x140>
 800face:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800fad0:	f8c8 6000 	str.w	r6, [r8]
 800fad4:	2900      	cmp	r1, #0
 800fad6:	d0c6      	beq.n	800fa66 <_fflush_r+0x4e>
 800fad8:	f105 0040 	add.w	r0, r5, #64	; 0x40
 800fadc:	4281      	cmp	r1, r0
 800fade:	d002      	beq.n	800fae6 <_fflush_r+0xce>
 800fae0:	4640      	mov	r0, r8
 800fae2:	f000 f993 	bl	800fe0c <_free_r>
 800fae6:	2000      	movs	r0, #0
 800fae8:	6328      	str	r0, [r5, #48]	; 0x30
 800faea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800faee:	f000 f8a9 	bl	800fc44 <__sinit>
 800faf2:	e799      	b.n	800fa28 <_fflush_r+0x10>
 800faf4:	69e9      	ldr	r1, [r5, #28]
 800faf6:	2301      	movs	r3, #1
 800faf8:	4640      	mov	r0, r8
 800fafa:	47a0      	blx	r4
 800fafc:	1c41      	adds	r1, r0, #1
 800fafe:	4602      	mov	r2, r0
 800fb00:	d02c      	beq.n	800fb5c <_fflush_r+0x144>
 800fb02:	89a9      	ldrh	r1, [r5, #12]
 800fb04:	6aac      	ldr	r4, [r5, #40]	; 0x28
 800fb06:	e7c5      	b.n	800fa94 <_fflush_r+0x7c>
 800fb08:	89aa      	ldrh	r2, [r5, #12]
 800fb0a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800fb0e:	81ab      	strh	r3, [r5, #12]
 800fb10:	f04f 30ff 	mov.w	r0, #4294967295
 800fb14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb18:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	dcac      	bgt.n	800fa78 <_fflush_r+0x60>
 800fb1e:	e7a2      	b.n	800fa66 <_fflush_r+0x4e>
 800fb20:	f8d8 3000 	ldr.w	r3, [r8]
 800fb24:	b163      	cbz	r3, 800fb40 <_fflush_r+0x128>
 800fb26:	2b1d      	cmp	r3, #29
 800fb28:	d001      	beq.n	800fb2e <_fflush_r+0x116>
 800fb2a:	2b16      	cmp	r3, #22
 800fb2c:	d121      	bne.n	800fb72 <_fflush_r+0x15a>
 800fb2e:	89a8      	ldrh	r0, [r5, #12]
 800fb30:	692b      	ldr	r3, [r5, #16]
 800fb32:	f420 6200 	bic.w	r2, r0, #2048	; 0x800
 800fb36:	2100      	movs	r1, #0
 800fb38:	81aa      	strh	r2, [r5, #12]
 800fb3a:	6069      	str	r1, [r5, #4]
 800fb3c:	602b      	str	r3, [r5, #0]
 800fb3e:	e7c6      	b.n	800face <_fflush_r+0xb6>
 800fb40:	89aa      	ldrh	r2, [r5, #12]
 800fb42:	6929      	ldr	r1, [r5, #16]
 800fb44:	606b      	str	r3, [r5, #4]
 800fb46:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800fb4a:	b21b      	sxth	r3, r3
 800fb4c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800fb50:	81aa      	strh	r2, [r5, #12]
 800fb52:	6029      	str	r1, [r5, #0]
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	d0ba      	beq.n	800face <_fflush_r+0xb6>
 800fb58:	6528      	str	r0, [r5, #80]	; 0x50
 800fb5a:	e7b8      	b.n	800face <_fflush_r+0xb6>
 800fb5c:	f8d8 1000 	ldr.w	r1, [r8]
 800fb60:	2900      	cmp	r1, #0
 800fb62:	d0ce      	beq.n	800fb02 <_fflush_r+0xea>
 800fb64:	291d      	cmp	r1, #29
 800fb66:	d001      	beq.n	800fb6c <_fflush_r+0x154>
 800fb68:	2916      	cmp	r1, #22
 800fb6a:	d1cd      	bne.n	800fb08 <_fflush_r+0xf0>
 800fb6c:	f8c8 6000 	str.w	r6, [r8]
 800fb70:	e779      	b.n	800fa66 <_fflush_r+0x4e>
 800fb72:	89aa      	ldrh	r2, [r5, #12]
 800fb74:	f042 0140 	orr.w	r1, r2, #64	; 0x40
 800fb78:	81a9      	strh	r1, [r5, #12]
 800fb7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb7e:	bf00      	nop

0800fb80 <fflush>:
 800fb80:	b120      	cbz	r0, 800fb8c <fflush+0xc>
 800fb82:	4b05      	ldr	r3, [pc, #20]	; (800fb98 <fflush+0x18>)
 800fb84:	4601      	mov	r1, r0
 800fb86:	6818      	ldr	r0, [r3, #0]
 800fb88:	f7ff bf46 	b.w	800fa18 <_fflush_r>
 800fb8c:	4803      	ldr	r0, [pc, #12]	; (800fb9c <fflush+0x1c>)
 800fb8e:	4904      	ldr	r1, [pc, #16]	; (800fba0 <fflush+0x20>)
 800fb90:	6800      	ldr	r0, [r0, #0]
 800fb92:	f000 ba61 	b.w	8010058 <_fwalk_reent>
 800fb96:	bf00      	nop
 800fb98:	20000878 	.word	0x20000878
 800fb9c:	08014dd4 	.word	0x08014dd4
 800fba0:	0800fa19 	.word	0x0800fa19

0800fba4 <__fp_lock>:
 800fba4:	2000      	movs	r0, #0
 800fba6:	4770      	bx	lr

0800fba8 <__fp_unlock>:
 800fba8:	2000      	movs	r0, #0
 800fbaa:	4770      	bx	lr

0800fbac <_cleanup_r>:
 800fbac:	f243 6199 	movw	r1, #13977	; 0x3699
 800fbb0:	f6c0 0101 	movt	r1, #2049	; 0x801
 800fbb4:	f000 b9f4 	b.w	800ffa0 <_fwalk>

0800fbb8 <std.isra.0>:
 800fbb8:	2300      	movs	r3, #0
 800fbba:	b510      	push	{r4, lr}
 800fbbc:	4604      	mov	r4, r0
 800fbbe:	8181      	strh	r1, [r0, #12]
 800fbc0:	81c2      	strh	r2, [r0, #14]
 800fbc2:	6003      	str	r3, [r0, #0]
 800fbc4:	6043      	str	r3, [r0, #4]
 800fbc6:	6083      	str	r3, [r0, #8]
 800fbc8:	6643      	str	r3, [r0, #100]	; 0x64
 800fbca:	6103      	str	r3, [r0, #16]
 800fbcc:	6143      	str	r3, [r0, #20]
 800fbce:	6183      	str	r3, [r0, #24]
 800fbd0:	4619      	mov	r1, r3
 800fbd2:	2208      	movs	r2, #8
 800fbd4:	f100 005c 	add.w	r0, r0, #92	; 0x5c
 800fbd8:	f000 fc5a 	bl	8010490 <memset>
 800fbdc:	f241 506d 	movw	r0, #5485	; 0x156d
 800fbe0:	f241 5195 	movw	r1, #5525	; 0x1595
 800fbe4:	f241 52d9 	movw	r2, #5593	; 0x15d9
 800fbe8:	f241 53fd 	movw	r3, #5629	; 0x15fd
 800fbec:	f6c0 0001 	movt	r0, #2049	; 0x801
 800fbf0:	f6c0 0101 	movt	r1, #2049	; 0x801
 800fbf4:	f6c0 0201 	movt	r2, #2049	; 0x801
 800fbf8:	f6c0 0301 	movt	r3, #2049	; 0x801
 800fbfc:	61e4      	str	r4, [r4, #28]
 800fbfe:	6220      	str	r0, [r4, #32]
 800fc00:	6261      	str	r1, [r4, #36]	; 0x24
 800fc02:	62a2      	str	r2, [r4, #40]	; 0x28
 800fc04:	62e3      	str	r3, [r4, #44]	; 0x2c
 800fc06:	bd10      	pop	{r4, pc}

0800fc08 <__sfmoreglue>:
 800fc08:	b570      	push	{r4, r5, r6, lr}
 800fc0a:	2568      	movs	r5, #104	; 0x68
 800fc0c:	fb05 f501 	mul.w	r5, r5, r1
 800fc10:	460e      	mov	r6, r1
 800fc12:	f105 010c 	add.w	r1, r5, #12
 800fc16:	f7f9 ff0d 	bl	8009a34 <_malloc_r>
 800fc1a:	4604      	mov	r4, r0
 800fc1c:	b140      	cbz	r0, 800fc30 <__sfmoreglue+0x28>
 800fc1e:	f100 000c 	add.w	r0, r0, #12
 800fc22:	2100      	movs	r1, #0
 800fc24:	e884 0042 	stmia.w	r4, {r1, r6}
 800fc28:	60a0      	str	r0, [r4, #8]
 800fc2a:	462a      	mov	r2, r5
 800fc2c:	f000 fc30 	bl	8010490 <memset>
 800fc30:	4620      	mov	r0, r4
 800fc32:	bd70      	pop	{r4, r5, r6, pc}

0800fc34 <_cleanup>:
 800fc34:	f644 53d4 	movw	r3, #19924	; 0x4dd4
 800fc38:	f6c0 0301 	movt	r3, #2049	; 0x801
 800fc3c:	6818      	ldr	r0, [r3, #0]
 800fc3e:	f7ff bfb5 	b.w	800fbac <_cleanup_r>
 800fc42:	bf00      	nop

0800fc44 <__sinit>:
 800fc44:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800fc46:	b570      	push	{r4, r5, r6, lr}
 800fc48:	4604      	mov	r4, r0
 800fc4a:	b103      	cbz	r3, 800fc4e <__sinit+0xa>
 800fc4c:	bd70      	pop	{r4, r5, r6, pc}
 800fc4e:	4a0f      	ldr	r2, [pc, #60]	; (800fc8c <__sinit+0x48>)
 800fc50:	f8c4 32e0 	str.w	r3, [r4, #736]	; 0x2e0
 800fc54:	63e2      	str	r2, [r4, #60]	; 0x3c
 800fc56:	2501      	movs	r5, #1
 800fc58:	461a      	mov	r2, r3
 800fc5a:	f504 763b 	add.w	r6, r4, #748	; 0x2ec
 800fc5e:	2303      	movs	r3, #3
 800fc60:	2104      	movs	r1, #4
 800fc62:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800fc66:	6840      	ldr	r0, [r0, #4]
 800fc68:	63a5      	str	r5, [r4, #56]	; 0x38
 800fc6a:	f8c4 62e8 	str.w	r6, [r4, #744]	; 0x2e8
 800fc6e:	f7ff ffa3 	bl	800fbb8 <std.isra.0>
 800fc72:	68a0      	ldr	r0, [r4, #8]
 800fc74:	2109      	movs	r1, #9
 800fc76:	462a      	mov	r2, r5
 800fc78:	f7ff ff9e 	bl	800fbb8 <std.isra.0>
 800fc7c:	68e0      	ldr	r0, [r4, #12]
 800fc7e:	2112      	movs	r1, #18
 800fc80:	2202      	movs	r2, #2
 800fc82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fc86:	f7ff bf97 	b.w	800fbb8 <std.isra.0>
 800fc8a:	bf00      	nop
 800fc8c:	0800fbad 	.word	0x0800fbad

0800fc90 <__sfp>:
 800fc90:	4b27      	ldr	r3, [pc, #156]	; (800fd30 <__sfp+0xa0>)
 800fc92:	b570      	push	{r4, r5, r6, lr}
 800fc94:	681d      	ldr	r5, [r3, #0]
 800fc96:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 800fc98:	4606      	mov	r6, r0
 800fc9a:	2900      	cmp	r1, #0
 800fc9c:	d039      	beq.n	800fd12 <__sfp+0x82>
 800fc9e:	f505 7538 	add.w	r5, r5, #736	; 0x2e0
 800fca2:	6868      	ldr	r0, [r5, #4]
 800fca4:	68ac      	ldr	r4, [r5, #8]
 800fca6:	1e43      	subs	r3, r0, #1
 800fca8:	d416      	bmi.n	800fcd8 <__sfp+0x48>
 800fcaa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fcae:	b1ba      	cbz	r2, 800fce0 <__sfp+0x50>
 800fcb0:	07da      	lsls	r2, r3, #31
 800fcb2:	d50d      	bpl.n	800fcd0 <__sfp+0x40>
 800fcb4:	3468      	adds	r4, #104	; 0x68
 800fcb6:	3b01      	subs	r3, #1
 800fcb8:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 800fcbc:	b941      	cbnz	r1, 800fcd0 <__sfp+0x40>
 800fcbe:	e00f      	b.n	800fce0 <__sfp+0x50>
 800fcc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fcc4:	b163      	cbz	r3, 800fce0 <__sfp+0x50>
 800fcc6:	3468      	adds	r4, #104	; 0x68
 800fcc8:	1e43      	subs	r3, r0, #1
 800fcca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fcce:	b13a      	cbz	r2, 800fce0 <__sfp+0x50>
 800fcd0:	3468      	adds	r4, #104	; 0x68
 800fcd2:	1e58      	subs	r0, r3, #1
 800fcd4:	2b00      	cmp	r3, #0
 800fcd6:	d1f3      	bne.n	800fcc0 <__sfp+0x30>
 800fcd8:	6828      	ldr	r0, [r5, #0]
 800fcda:	b1f0      	cbz	r0, 800fd1a <__sfp+0x8a>
 800fcdc:	4605      	mov	r5, r0
 800fcde:	e7e0      	b.n	800fca2 <__sfp+0x12>
 800fce0:	2500      	movs	r5, #0
 800fce2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800fce6:	2001      	movs	r0, #1
 800fce8:	81e1      	strh	r1, [r4, #14]
 800fcea:	81a0      	strh	r0, [r4, #12]
 800fcec:	6665      	str	r5, [r4, #100]	; 0x64
 800fcee:	6025      	str	r5, [r4, #0]
 800fcf0:	60a5      	str	r5, [r4, #8]
 800fcf2:	6065      	str	r5, [r4, #4]
 800fcf4:	6125      	str	r5, [r4, #16]
 800fcf6:	6165      	str	r5, [r4, #20]
 800fcf8:	61a5      	str	r5, [r4, #24]
 800fcfa:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800fcfe:	4629      	mov	r1, r5
 800fd00:	2208      	movs	r2, #8
 800fd02:	f000 fbc5 	bl	8010490 <memset>
 800fd06:	6325      	str	r5, [r4, #48]	; 0x30
 800fd08:	6365      	str	r5, [r4, #52]	; 0x34
 800fd0a:	6465      	str	r5, [r4, #68]	; 0x44
 800fd0c:	64a5      	str	r5, [r4, #72]	; 0x48
 800fd0e:	4620      	mov	r0, r4
 800fd10:	bd70      	pop	{r4, r5, r6, pc}
 800fd12:	4628      	mov	r0, r5
 800fd14:	f7ff ff96 	bl	800fc44 <__sinit>
 800fd18:	e7c1      	b.n	800fc9e <__sfp+0xe>
 800fd1a:	4630      	mov	r0, r6
 800fd1c:	2104      	movs	r1, #4
 800fd1e:	f7ff ff73 	bl	800fc08 <__sfmoreglue>
 800fd22:	6028      	str	r0, [r5, #0]
 800fd24:	2800      	cmp	r0, #0
 800fd26:	d1d9      	bne.n	800fcdc <__sfp+0x4c>
 800fd28:	240c      	movs	r4, #12
 800fd2a:	6034      	str	r4, [r6, #0]
 800fd2c:	4604      	mov	r4, r0
 800fd2e:	e7ee      	b.n	800fd0e <__sfp+0x7e>
 800fd30:	08014dd4 	.word	0x08014dd4

0800fd34 <__sfp_lock_acquire>:
 800fd34:	4770      	bx	lr
 800fd36:	bf00      	nop

0800fd38 <__sfp_lock_release>:
 800fd38:	4770      	bx	lr
 800fd3a:	bf00      	nop

0800fd3c <__sinit_lock_acquire>:
 800fd3c:	4770      	bx	lr
 800fd3e:	bf00      	nop

0800fd40 <__sinit_lock_release>:
 800fd40:	4770      	bx	lr
 800fd42:	bf00      	nop

0800fd44 <__fp_lock_all>:
 800fd44:	f640 0378 	movw	r3, #2168	; 0x878
 800fd48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800fd4c:	f64f 31a5 	movw	r1, #64421	; 0xfba5
 800fd50:	6818      	ldr	r0, [r3, #0]
 800fd52:	f6c0 0100 	movt	r1, #2048	; 0x800
 800fd56:	f000 b923 	b.w	800ffa0 <_fwalk>
 800fd5a:	bf00      	nop

0800fd5c <__fp_unlock_all>:
 800fd5c:	f640 0378 	movw	r3, #2168	; 0x878
 800fd60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800fd64:	f64f 31a9 	movw	r1, #64425	; 0xfba9
 800fd68:	6818      	ldr	r0, [r3, #0]
 800fd6a:	f6c0 0100 	movt	r1, #2048	; 0x800
 800fd6e:	f000 b917 	b.w	800ffa0 <_fwalk>
 800fd72:	bf00      	nop

0800fd74 <_malloc_trim_r>:
 800fd74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd76:	4d22      	ldr	r5, [pc, #136]	; (800fe00 <_malloc_trim_r+0x8c>)
 800fd78:	460f      	mov	r7, r1
 800fd7a:	4604      	mov	r4, r0
 800fd7c:	f7fa f9aa 	bl	800a0d4 <__malloc_lock>
 800fd80:	68ab      	ldr	r3, [r5, #8]
 800fd82:	685e      	ldr	r6, [r3, #4]
 800fd84:	f026 0603 	bic.w	r6, r6, #3
 800fd88:	f606 70ef 	addw	r0, r6, #4079	; 0xfef
 800fd8c:	1bc1      	subs	r1, r0, r7
 800fd8e:	0b0a      	lsrs	r2, r1, #12
 800fd90:	1e57      	subs	r7, r2, #1
 800fd92:	033f      	lsls	r7, r7, #12
 800fd94:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 800fd98:	db07      	blt.n	800fdaa <_malloc_trim_r+0x36>
 800fd9a:	2100      	movs	r1, #0
 800fd9c:	4620      	mov	r0, r4
 800fd9e:	f7fa f9c1 	bl	800a124 <_sbrk_r>
 800fda2:	68ab      	ldr	r3, [r5, #8]
 800fda4:	1999      	adds	r1, r3, r6
 800fda6:	4288      	cmp	r0, r1
 800fda8:	d004      	beq.n	800fdb4 <_malloc_trim_r+0x40>
 800fdaa:	4620      	mov	r0, r4
 800fdac:	f7fa f994 	bl	800a0d8 <__malloc_unlock>
 800fdb0:	2000      	movs	r0, #0
 800fdb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fdb4:	4279      	negs	r1, r7
 800fdb6:	4620      	mov	r0, r4
 800fdb8:	f7fa f9b4 	bl	800a124 <_sbrk_r>
 800fdbc:	3001      	adds	r0, #1
 800fdbe:	d00d      	beq.n	800fddc <_malloc_trim_r+0x68>
 800fdc0:	4b10      	ldr	r3, [pc, #64]	; (800fe04 <_malloc_trim_r+0x90>)
 800fdc2:	68a8      	ldr	r0, [r5, #8]
 800fdc4:	681a      	ldr	r2, [r3, #0]
 800fdc6:	1bf6      	subs	r6, r6, r7
 800fdc8:	f046 0601 	orr.w	r6, r6, #1
 800fdcc:	1bd7      	subs	r7, r2, r7
 800fdce:	6046      	str	r6, [r0, #4]
 800fdd0:	4620      	mov	r0, r4
 800fdd2:	601f      	str	r7, [r3, #0]
 800fdd4:	f7fa f980 	bl	800a0d8 <__malloc_unlock>
 800fdd8:	2001      	movs	r0, #1
 800fdda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fddc:	2100      	movs	r1, #0
 800fdde:	4620      	mov	r0, r4
 800fde0:	f7fa f9a0 	bl	800a124 <_sbrk_r>
 800fde4:	68ab      	ldr	r3, [r5, #8]
 800fde6:	1ac2      	subs	r2, r0, r3
 800fde8:	2a0f      	cmp	r2, #15
 800fdea:	ddde      	ble.n	800fdaa <_malloc_trim_r+0x36>
 800fdec:	4906      	ldr	r1, [pc, #24]	; (800fe08 <_malloc_trim_r+0x94>)
 800fdee:	6809      	ldr	r1, [r1, #0]
 800fdf0:	1a40      	subs	r0, r0, r1
 800fdf2:	4904      	ldr	r1, [pc, #16]	; (800fe04 <_malloc_trim_r+0x90>)
 800fdf4:	f042 0201 	orr.w	r2, r2, #1
 800fdf8:	6008      	str	r0, [r1, #0]
 800fdfa:	605a      	str	r2, [r3, #4]
 800fdfc:	e7d5      	b.n	800fdaa <_malloc_trim_r+0x36>
 800fdfe:	bf00      	nop
 800fe00:	2000003c 	.word	0x2000003c
 800fe04:	200009e4 	.word	0x200009e4
 800fe08:	20000448 	.word	0x20000448

0800fe0c <_free_r>:
 800fe0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe10:	460d      	mov	r5, r1
 800fe12:	4606      	mov	r6, r0
 800fe14:	2900      	cmp	r1, #0
 800fe16:	d055      	beq.n	800fec4 <_free_r+0xb8>
 800fe18:	f7fa f95c 	bl	800a0d4 <__malloc_lock>
 800fe1c:	f855 1c04 	ldr.w	r1, [r5, #-4]
 800fe20:	f8df c16c 	ldr.w	ip, [pc, #364]	; 800ff90 <_free_r+0x184>
 800fe24:	f1a5 0408 	sub.w	r4, r5, #8
 800fe28:	f021 0301 	bic.w	r3, r1, #1
 800fe2c:	18e2      	adds	r2, r4, r3
 800fe2e:	f8dc 0008 	ldr.w	r0, [ip, #8]
 800fe32:	6857      	ldr	r7, [r2, #4]
 800fe34:	4290      	cmp	r0, r2
 800fe36:	f027 0703 	bic.w	r7, r7, #3
 800fe3a:	d065      	beq.n	800ff08 <_free_r+0xfc>
 800fe3c:	f011 0101 	ands.w	r1, r1, #1
 800fe40:	6057      	str	r7, [r2, #4]
 800fe42:	d032      	beq.n	800feaa <_free_r+0x9e>
 800fe44:	2100      	movs	r1, #0
 800fe46:	19d0      	adds	r0, r2, r7
 800fe48:	6840      	ldr	r0, [r0, #4]
 800fe4a:	07c0      	lsls	r0, r0, #31
 800fe4c:	d406      	bmi.n	800fe5c <_free_r+0x50>
 800fe4e:	19db      	adds	r3, r3, r7
 800fe50:	6890      	ldr	r0, [r2, #8]
 800fe52:	2900      	cmp	r1, #0
 800fe54:	d04a      	beq.n	800feec <_free_r+0xe0>
 800fe56:	68d2      	ldr	r2, [r2, #12]
 800fe58:	60c2      	str	r2, [r0, #12]
 800fe5a:	6090      	str	r0, [r2, #8]
 800fe5c:	f043 0001 	orr.w	r0, r3, #1
 800fe60:	6060      	str	r0, [r4, #4]
 800fe62:	50e3      	str	r3, [r4, r3]
 800fe64:	b9e1      	cbnz	r1, 800fea0 <_free_r+0x94>
 800fe66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fe6a:	d32d      	bcc.n	800fec8 <_free_r+0xbc>
 800fe6c:	0a5a      	lsrs	r2, r3, #9
 800fe6e:	2a04      	cmp	r2, #4
 800fe70:	d866      	bhi.n	800ff40 <_free_r+0x134>
 800fe72:	0998      	lsrs	r0, r3, #6
 800fe74:	3038      	adds	r0, #56	; 0x38
 800fe76:	0042      	lsls	r2, r0, #1
 800fe78:	eb0c 0e82 	add.w	lr, ip, r2, lsl #2
 800fe7c:	4944      	ldr	r1, [pc, #272]	; (800ff90 <_free_r+0x184>)
 800fe7e:	f8de 2008 	ldr.w	r2, [lr, #8]
 800fe82:	4572      	cmp	r2, lr
 800fe84:	d062      	beq.n	800ff4c <_free_r+0x140>
 800fe86:	6850      	ldr	r0, [r2, #4]
 800fe88:	f020 0103 	bic.w	r1, r0, #3
 800fe8c:	428b      	cmp	r3, r1
 800fe8e:	d202      	bcs.n	800fe96 <_free_r+0x8a>
 800fe90:	6892      	ldr	r2, [r2, #8]
 800fe92:	4596      	cmp	lr, r2
 800fe94:	d1f7      	bne.n	800fe86 <_free_r+0x7a>
 800fe96:	68d0      	ldr	r0, [r2, #12]
 800fe98:	60e0      	str	r0, [r4, #12]
 800fe9a:	60a2      	str	r2, [r4, #8]
 800fe9c:	60d4      	str	r4, [r2, #12]
 800fe9e:	6084      	str	r4, [r0, #8]
 800fea0:	4630      	mov	r0, r6
 800fea2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fea6:	f7fa b917 	b.w	800a0d8 <__malloc_unlock>
 800feaa:	f855 5c08 	ldr.w	r5, [r5, #-8]
 800feae:	1b64      	subs	r4, r4, r5
 800feb0:	f10c 0808 	add.w	r8, ip, #8
 800feb4:	68a0      	ldr	r0, [r4, #8]
 800feb6:	4540      	cmp	r0, r8
 800feb8:	442b      	add	r3, r5
 800feba:	d03f      	beq.n	800ff3c <_free_r+0x130>
 800febc:	68e5      	ldr	r5, [r4, #12]
 800febe:	60c5      	str	r5, [r0, #12]
 800fec0:	60a8      	str	r0, [r5, #8]
 800fec2:	e7c0      	b.n	800fe46 <_free_r+0x3a>
 800fec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fec8:	08dd      	lsrs	r5, r3, #3
 800feca:	eb0c 02c5 	add.w	r2, ip, r5, lsl #3
 800fece:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800fed2:	6891      	ldr	r1, [r2, #8]
 800fed4:	60e2      	str	r2, [r4, #12]
 800fed6:	10ab      	asrs	r3, r5, #2
 800fed8:	2501      	movs	r5, #1
 800feda:	fa05 f303 	lsl.w	r3, r5, r3
 800fede:	4318      	orrs	r0, r3
 800fee0:	60a1      	str	r1, [r4, #8]
 800fee2:	f8cc 0004 	str.w	r0, [ip, #4]
 800fee6:	6094      	str	r4, [r2, #8]
 800fee8:	60cc      	str	r4, [r1, #12]
 800feea:	e7d9      	b.n	800fea0 <_free_r+0x94>
 800feec:	4d29      	ldr	r5, [pc, #164]	; (800ff94 <_free_r+0x188>)
 800feee:	42a8      	cmp	r0, r5
 800fef0:	d1b1      	bne.n	800fe56 <_free_r+0x4a>
 800fef2:	f043 0201 	orr.w	r2, r3, #1
 800fef6:	f8cc 4014 	str.w	r4, [ip, #20]
 800fefa:	f8cc 4010 	str.w	r4, [ip, #16]
 800fefe:	60e0      	str	r0, [r4, #12]
 800ff00:	60a0      	str	r0, [r4, #8]
 800ff02:	6062      	str	r2, [r4, #4]
 800ff04:	50e3      	str	r3, [r4, r3]
 800ff06:	e7cb      	b.n	800fea0 <_free_r+0x94>
 800ff08:	18ff      	adds	r7, r7, r3
 800ff0a:	07cb      	lsls	r3, r1, #31
 800ff0c:	d407      	bmi.n	800ff1e <_free_r+0x112>
 800ff0e:	f855 1c08 	ldr.w	r1, [r5, #-8]
 800ff12:	1a64      	subs	r4, r4, r1
 800ff14:	187f      	adds	r7, r7, r1
 800ff16:	68e3      	ldr	r3, [r4, #12]
 800ff18:	68a0      	ldr	r0, [r4, #8]
 800ff1a:	60c3      	str	r3, [r0, #12]
 800ff1c:	6098      	str	r0, [r3, #8]
 800ff1e:	4a1e      	ldr	r2, [pc, #120]	; (800ff98 <_free_r+0x18c>)
 800ff20:	f8cc 4008 	str.w	r4, [ip, #8]
 800ff24:	6811      	ldr	r1, [r2, #0]
 800ff26:	f047 0301 	orr.w	r3, r7, #1
 800ff2a:	428f      	cmp	r7, r1
 800ff2c:	6063      	str	r3, [r4, #4]
 800ff2e:	d3b7      	bcc.n	800fea0 <_free_r+0x94>
 800ff30:	4a1a      	ldr	r2, [pc, #104]	; (800ff9c <_free_r+0x190>)
 800ff32:	4630      	mov	r0, r6
 800ff34:	6811      	ldr	r1, [r2, #0]
 800ff36:	f7ff ff1d 	bl	800fd74 <_malloc_trim_r>
 800ff3a:	e7b1      	b.n	800fea0 <_free_r+0x94>
 800ff3c:	2101      	movs	r1, #1
 800ff3e:	e782      	b.n	800fe46 <_free_r+0x3a>
 800ff40:	2a14      	cmp	r2, #20
 800ff42:	d80c      	bhi.n	800ff5e <_free_r+0x152>
 800ff44:	f102 005b 	add.w	r0, r2, #91	; 0x5b
 800ff48:	0042      	lsls	r2, r0, #1
 800ff4a:	e795      	b.n	800fe78 <_free_r+0x6c>
 800ff4c:	684b      	ldr	r3, [r1, #4]
 800ff4e:	1080      	asrs	r0, r0, #2
 800ff50:	2501      	movs	r5, #1
 800ff52:	fa05 f000 	lsl.w	r0, r5, r0
 800ff56:	4303      	orrs	r3, r0
 800ff58:	604b      	str	r3, [r1, #4]
 800ff5a:	4610      	mov	r0, r2
 800ff5c:	e79c      	b.n	800fe98 <_free_r+0x8c>
 800ff5e:	2a54      	cmp	r2, #84	; 0x54
 800ff60:	d803      	bhi.n	800ff6a <_free_r+0x15e>
 800ff62:	0b18      	lsrs	r0, r3, #12
 800ff64:	306e      	adds	r0, #110	; 0x6e
 800ff66:	0042      	lsls	r2, r0, #1
 800ff68:	e786      	b.n	800fe78 <_free_r+0x6c>
 800ff6a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800ff6e:	d803      	bhi.n	800ff78 <_free_r+0x16c>
 800ff70:	0bd8      	lsrs	r0, r3, #15
 800ff72:	3077      	adds	r0, #119	; 0x77
 800ff74:	0042      	lsls	r2, r0, #1
 800ff76:	e77f      	b.n	800fe78 <_free_r+0x6c>
 800ff78:	f240 5154 	movw	r1, #1364	; 0x554
 800ff7c:	428a      	cmp	r2, r1
 800ff7e:	d803      	bhi.n	800ff88 <_free_r+0x17c>
 800ff80:	0c98      	lsrs	r0, r3, #18
 800ff82:	307c      	adds	r0, #124	; 0x7c
 800ff84:	0042      	lsls	r2, r0, #1
 800ff86:	e777      	b.n	800fe78 <_free_r+0x6c>
 800ff88:	22fc      	movs	r2, #252	; 0xfc
 800ff8a:	207e      	movs	r0, #126	; 0x7e
 800ff8c:	e774      	b.n	800fe78 <_free_r+0x6c>
 800ff8e:	bf00      	nop
 800ff90:	2000003c 	.word	0x2000003c
 800ff94:	20000044 	.word	0x20000044
 800ff98:	20000444 	.word	0x20000444
 800ff9c:	200009e0 	.word	0x200009e0

0800ffa0 <_fwalk>:
 800ffa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ffa4:	4680      	mov	r8, r0
 800ffa6:	4689      	mov	r9, r1
 800ffa8:	f7ff fec4 	bl	800fd34 <__sfp_lock_acquire>
 800ffac:	f518 7838 	adds.w	r8, r8, #736	; 0x2e0
 800ffb0:	d04f      	beq.n	8010052 <_fwalk+0xb2>
 800ffb2:	f04f 0a00 	mov.w	sl, #0
 800ffb6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ffba:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ffbe:	3d01      	subs	r5, #1
 800ffc0:	d43d      	bmi.n	801003e <_fwalk+0x9e>
 800ffc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ffc6:	f005 0601 	and.w	r6, r5, #1
 800ffca:	b13b      	cbz	r3, 800ffdc <_fwalk+0x3c>
 800ffcc:	f9b4 000e 	ldrsh.w	r0, [r4, #14]
 800ffd0:	1c43      	adds	r3, r0, #1
 800ffd2:	d003      	beq.n	800ffdc <_fwalk+0x3c>
 800ffd4:	4620      	mov	r0, r4
 800ffd6:	47c8      	blx	r9
 800ffd8:	ea4a 0a00 	orr.w	sl, sl, r0
 800ffdc:	3468      	adds	r4, #104	; 0x68
 800ffde:	1e6f      	subs	r7, r5, #1
 800ffe0:	b36d      	cbz	r5, 801003e <_fwalk+0x9e>
 800ffe2:	b176      	cbz	r6, 8010002 <_fwalk+0x62>
 800ffe4:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 800ffe8:	b139      	cbz	r1, 800fffa <_fwalk+0x5a>
 800ffea:	f9b4 200e 	ldrsh.w	r2, [r4, #14]
 800ffee:	1c53      	adds	r3, r2, #1
 800fff0:	d003      	beq.n	800fffa <_fwalk+0x5a>
 800fff2:	4620      	mov	r0, r4
 800fff4:	47c8      	blx	r9
 800fff6:	ea4a 0a00 	orr.w	sl, sl, r0
 800fffa:	3f01      	subs	r7, #1
 800fffc:	3468      	adds	r4, #104	; 0x68
 800fffe:	1c7b      	adds	r3, r7, #1
 8010000:	d01d      	beq.n	801003e <_fwalk+0x9e>
 8010002:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 8010006:	f104 0568 	add.w	r5, r4, #104	; 0x68
 801000a:	b13e      	cbz	r6, 801001c <_fwalk+0x7c>
 801000c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 8010010:	3301      	adds	r3, #1
 8010012:	4620      	mov	r0, r4
 8010014:	d002      	beq.n	801001c <_fwalk+0x7c>
 8010016:	47c8      	blx	r9
 8010018:	ea4a 0a00 	orr.w	sl, sl, r0
 801001c:	f9b5 400c 	ldrsh.w	r4, [r5, #12]
 8010020:	1e7e      	subs	r6, r7, #1
 8010022:	b13c      	cbz	r4, 8010034 <_fwalk+0x94>
 8010024:	f9b5 700e 	ldrsh.w	r7, [r5, #14]
 8010028:	1c7b      	adds	r3, r7, #1
 801002a:	4628      	mov	r0, r5
 801002c:	d002      	beq.n	8010034 <_fwalk+0x94>
 801002e:	47c8      	blx	r9
 8010030:	ea4a 0a00 	orr.w	sl, sl, r0
 8010034:	f105 0468 	add.w	r4, r5, #104	; 0x68
 8010038:	1e77      	subs	r7, r6, #1
 801003a:	2e00      	cmp	r6, #0
 801003c:	d1e1      	bne.n	8010002 <_fwalk+0x62>
 801003e:	f8d8 8000 	ldr.w	r8, [r8]
 8010042:	f1b8 0f00 	cmp.w	r8, #0
 8010046:	d1b6      	bne.n	800ffb6 <_fwalk+0x16>
 8010048:	f7ff fe76 	bl	800fd38 <__sfp_lock_release>
 801004c:	4650      	mov	r0, sl
 801004e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010052:	46c2      	mov	sl, r8
 8010054:	e7f8      	b.n	8010048 <_fwalk+0xa8>
 8010056:	bf00      	nop

08010058 <_fwalk_reent>:
 8010058:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801005c:	4680      	mov	r8, r0
 801005e:	4689      	mov	r9, r1
 8010060:	f7ff fe68 	bl	800fd34 <__sfp_lock_acquire>
 8010064:	f518 7a38 	adds.w	sl, r8, #736	; 0x2e0
 8010068:	d053      	beq.n	8010112 <_fwalk_reent+0xba>
 801006a:	f04f 0b00 	mov.w	fp, #0
 801006e:	f8da 5004 	ldr.w	r5, [sl, #4]
 8010072:	f8da 4008 	ldr.w	r4, [sl, #8]
 8010076:	3d01      	subs	r5, #1
 8010078:	d441      	bmi.n	80100fe <_fwalk_reent+0xa6>
 801007a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801007e:	f005 0601 	and.w	r6, r5, #1
 8010082:	b143      	cbz	r3, 8010096 <_fwalk_reent+0x3e>
 8010084:	f9b4 000e 	ldrsh.w	r0, [r4, #14]
 8010088:	1c43      	adds	r3, r0, #1
 801008a:	d004      	beq.n	8010096 <_fwalk_reent+0x3e>
 801008c:	4640      	mov	r0, r8
 801008e:	4621      	mov	r1, r4
 8010090:	47c8      	blx	r9
 8010092:	ea4b 0b00 	orr.w	fp, fp, r0
 8010096:	3468      	adds	r4, #104	; 0x68
 8010098:	1e6f      	subs	r7, r5, #1
 801009a:	b385      	cbz	r5, 80100fe <_fwalk_reent+0xa6>
 801009c:	b17e      	cbz	r6, 80100be <_fwalk_reent+0x66>
 801009e:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 80100a2:	b141      	cbz	r1, 80100b6 <_fwalk_reent+0x5e>
 80100a4:	f9b4 200e 	ldrsh.w	r2, [r4, #14]
 80100a8:	1c53      	adds	r3, r2, #1
 80100aa:	d004      	beq.n	80100b6 <_fwalk_reent+0x5e>
 80100ac:	4640      	mov	r0, r8
 80100ae:	4621      	mov	r1, r4
 80100b0:	47c8      	blx	r9
 80100b2:	ea4b 0b00 	orr.w	fp, fp, r0
 80100b6:	3f01      	subs	r7, #1
 80100b8:	3468      	adds	r4, #104	; 0x68
 80100ba:	1c7a      	adds	r2, r7, #1
 80100bc:	d01f      	beq.n	80100fe <_fwalk_reent+0xa6>
 80100be:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 80100c2:	f104 0568 	add.w	r5, r4, #104	; 0x68
 80100c6:	b146      	cbz	r6, 80100da <_fwalk_reent+0x82>
 80100c8:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 80100cc:	3301      	adds	r3, #1
 80100ce:	4621      	mov	r1, r4
 80100d0:	4640      	mov	r0, r8
 80100d2:	d002      	beq.n	80100da <_fwalk_reent+0x82>
 80100d4:	47c8      	blx	r9
 80100d6:	ea4b 0b00 	orr.w	fp, fp, r0
 80100da:	f9b5 400c 	ldrsh.w	r4, [r5, #12]
 80100de:	1e7e      	subs	r6, r7, #1
 80100e0:	b144      	cbz	r4, 80100f4 <_fwalk_reent+0x9c>
 80100e2:	f9b5 700e 	ldrsh.w	r7, [r5, #14]
 80100e6:	1c7b      	adds	r3, r7, #1
 80100e8:	4640      	mov	r0, r8
 80100ea:	4629      	mov	r1, r5
 80100ec:	d002      	beq.n	80100f4 <_fwalk_reent+0x9c>
 80100ee:	47c8      	blx	r9
 80100f0:	ea4b 0b00 	orr.w	fp, fp, r0
 80100f4:	f105 0468 	add.w	r4, r5, #104	; 0x68
 80100f8:	1e77      	subs	r7, r6, #1
 80100fa:	2e00      	cmp	r6, #0
 80100fc:	d1df      	bne.n	80100be <_fwalk_reent+0x66>
 80100fe:	f8da a000 	ldr.w	sl, [sl]
 8010102:	f1ba 0f00 	cmp.w	sl, #0
 8010106:	d1b2      	bne.n	801006e <_fwalk_reent+0x16>
 8010108:	f7ff fe16 	bl	800fd38 <__sfp_lock_release>
 801010c:	4658      	mov	r0, fp
 801010e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010112:	46d3      	mov	fp, sl
 8010114:	e7f8      	b.n	8010108 <_fwalk_reent+0xb0>
 8010116:	bf00      	nop

08010118 <_setlocale_r>:
 8010118:	b510      	push	{r4, lr}
 801011a:	4614      	mov	r4, r2
 801011c:	b122      	cbz	r2, 8010128 <_setlocale_r+0x10>
 801011e:	4610      	mov	r0, r2
 8010120:	490a      	ldr	r1, [pc, #40]	; (801014c <_setlocale_r+0x34>)
 8010122:	f7fa f8d9 	bl	800a2d8 <strcmp>
 8010126:	b908      	cbnz	r0, 801012c <_setlocale_r+0x14>
 8010128:	4809      	ldr	r0, [pc, #36]	; (8010150 <_setlocale_r+0x38>)
 801012a:	bd10      	pop	{r4, pc}
 801012c:	4620      	mov	r0, r4
 801012e:	4908      	ldr	r1, [pc, #32]	; (8010150 <_setlocale_r+0x38>)
 8010130:	f7fa f8d2 	bl	800a2d8 <strcmp>
 8010134:	2800      	cmp	r0, #0
 8010136:	d0f7      	beq.n	8010128 <_setlocale_r+0x10>
 8010138:	4620      	mov	r0, r4
 801013a:	4906      	ldr	r1, [pc, #24]	; (8010154 <_setlocale_r+0x3c>)
 801013c:	f7fa f8cc 	bl	800a2d8 <strcmp>
 8010140:	4b03      	ldr	r3, [pc, #12]	; (8010150 <_setlocale_r+0x38>)
 8010142:	2800      	cmp	r0, #0
 8010144:	bf0c      	ite	eq
 8010146:	4618      	moveq	r0, r3
 8010148:	2000      	movne	r0, #0
 801014a:	bd10      	pop	{r4, pc}
 801014c:	08014dd8 	.word	0x08014dd8
 8010150:	08014dd0 	.word	0x08014dd0
 8010154:	08014d5c 	.word	0x08014d5c

08010158 <__locale_charset>:
 8010158:	f640 00d4 	movw	r0, #2260	; 0x8d4
 801015c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8010160:	4770      	bx	lr
 8010162:	bf00      	nop

08010164 <__locale_mb_cur_max>:
 8010164:	f640 03f4 	movw	r3, #2292	; 0x8f4
 8010168:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801016c:	6818      	ldr	r0, [r3, #0]
 801016e:	4770      	bx	lr

08010170 <__locale_msgcharset>:
 8010170:	f640 007c 	movw	r0, #2172	; 0x87c
 8010174:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8010178:	4770      	bx	lr
 801017a:	bf00      	nop

0801017c <__locale_cjk_lang>:
 801017c:	2000      	movs	r0, #0
 801017e:	4770      	bx	lr

08010180 <_localeconv_r>:
 8010180:	f640 009c 	movw	r0, #2204	; 0x89c
 8010184:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8010188:	4770      	bx	lr
 801018a:	bf00      	nop

0801018c <setlocale>:
 801018c:	b410      	push	{r4}
 801018e:	f640 0378 	movw	r3, #2168	; 0x878
 8010192:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8010196:	4604      	mov	r4, r0
 8010198:	6818      	ldr	r0, [r3, #0]
 801019a:	460a      	mov	r2, r1
 801019c:	4621      	mov	r1, r4
 801019e:	bc10      	pop	{r4}
 80101a0:	f7ff bfba 	b.w	8010118 <_setlocale_r>

080101a4 <localeconv>:
 80101a4:	f640 009c 	movw	r0, #2204	; 0x89c
 80101a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80101ac:	4770      	bx	lr
 80101ae:	bf00      	nop

080101b0 <__smakebuf_r>:
 80101b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80101b2:	898b      	ldrh	r3, [r1, #12]
 80101b4:	f003 0202 	and.w	r2, r3, #2
 80101b8:	460c      	mov	r4, r1
 80101ba:	b211      	sxth	r1, r2
 80101bc:	b091      	sub	sp, #68	; 0x44
 80101be:	4605      	mov	r5, r0
 80101c0:	2900      	cmp	r1, #0
 80101c2:	d138      	bne.n	8010236 <__smakebuf_r+0x86>
 80101c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80101c8:	2900      	cmp	r1, #0
 80101ca:	db16      	blt.n	80101fa <__smakebuf_r+0x4a>
 80101cc:	aa01      	add	r2, sp, #4
 80101ce:	f003 fb59 	bl	8013884 <_fstat_r>
 80101d2:	2800      	cmp	r0, #0
 80101d4:	db10      	blt.n	80101f8 <__smakebuf_r+0x48>
 80101d6:	9b02      	ldr	r3, [sp, #8]
 80101d8:	f403 4070 	and.w	r0, r3, #61440	; 0xf000
 80101dc:	f5b0 5600 	subs.w	r6, r0, #8192	; 0x2000
 80101e0:	4277      	negs	r7, r6
 80101e2:	4177      	adcs	r7, r6
 80101e4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80101e8:	d02c      	beq.n	8010244 <__smakebuf_r+0x94>
 80101ea:	89a3      	ldrh	r3, [r4, #12]
 80101ec:	f443 6000 	orr.w	r0, r3, #2048	; 0x800
 80101f0:	81a0      	strh	r0, [r4, #12]
 80101f2:	f44f 6680 	mov.w	r6, #1024	; 0x400
 80101f6:	e00c      	b.n	8010212 <__smakebuf_r+0x62>
 80101f8:	89a3      	ldrh	r3, [r4, #12]
 80101fa:	f003 0680 	and.w	r6, r3, #128	; 0x80
 80101fe:	b237      	sxth	r7, r6
 8010200:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8010204:	2f00      	cmp	r7, #0
 8010206:	bf0c      	ite	eq
 8010208:	f44f 6680 	moveq.w	r6, #1024	; 0x400
 801020c:	2640      	movne	r6, #64	; 0x40
 801020e:	81a2      	strh	r2, [r4, #12]
 8010210:	2700      	movs	r7, #0
 8010212:	4631      	mov	r1, r6
 8010214:	4628      	mov	r0, r5
 8010216:	f7f9 fc0d 	bl	8009a34 <_malloc_r>
 801021a:	89a1      	ldrh	r1, [r4, #12]
 801021c:	2800      	cmp	r0, #0
 801021e:	d028      	beq.n	8010272 <__smakebuf_r+0xc2>
 8010220:	4a1b      	ldr	r2, [pc, #108]	; (8010290 <__smakebuf_r+0xe0>)
 8010222:	f041 0380 	orr.w	r3, r1, #128	; 0x80
 8010226:	63ea      	str	r2, [r5, #60]	; 0x3c
 8010228:	81a3      	strh	r3, [r4, #12]
 801022a:	6020      	str	r0, [r4, #0]
 801022c:	6120      	str	r0, [r4, #16]
 801022e:	6166      	str	r6, [r4, #20]
 8010230:	b99f      	cbnz	r7, 801025a <__smakebuf_r+0xaa>
 8010232:	b011      	add	sp, #68	; 0x44
 8010234:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010236:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801023a:	2001      	movs	r0, #1
 801023c:	6022      	str	r2, [r4, #0]
 801023e:	6122      	str	r2, [r4, #16]
 8010240:	6160      	str	r0, [r4, #20]
 8010242:	e7f6      	b.n	8010232 <__smakebuf_r+0x82>
 8010244:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8010246:	4a13      	ldr	r2, [pc, #76]	; (8010294 <__smakebuf_r+0xe4>)
 8010248:	4291      	cmp	r1, r2
 801024a:	d1ce      	bne.n	80101ea <__smakebuf_r+0x3a>
 801024c:	89a1      	ldrh	r1, [r4, #12]
 801024e:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8010252:	4331      	orrs	r1, r6
 8010254:	81a1      	strh	r1, [r4, #12]
 8010256:	64e6      	str	r6, [r4, #76]	; 0x4c
 8010258:	e7db      	b.n	8010212 <__smakebuf_r+0x62>
 801025a:	4628      	mov	r0, r5
 801025c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010260:	f003 fcae 	bl	8013bc0 <_isatty_r>
 8010264:	2800      	cmp	r0, #0
 8010266:	d0e4      	beq.n	8010232 <__smakebuf_r+0x82>
 8010268:	89a0      	ldrh	r0, [r4, #12]
 801026a:	f040 0101 	orr.w	r1, r0, #1
 801026e:	81a1      	strh	r1, [r4, #12]
 8010270:	e7df      	b.n	8010232 <__smakebuf_r+0x82>
 8010272:	f401 7300 	and.w	r3, r1, #512	; 0x200
 8010276:	b21a      	sxth	r2, r3
 8010278:	2a00      	cmp	r2, #0
 801027a:	d1da      	bne.n	8010232 <__smakebuf_r+0x82>
 801027c:	f104 0043 	add.w	r0, r4, #67	; 0x43
 8010280:	f041 0102 	orr.w	r1, r1, #2
 8010284:	2301      	movs	r3, #1
 8010286:	81a1      	strh	r1, [r4, #12]
 8010288:	6020      	str	r0, [r4, #0]
 801028a:	6120      	str	r0, [r4, #16]
 801028c:	6163      	str	r3, [r4, #20]
 801028e:	e7d0      	b.n	8010232 <__smakebuf_r+0x82>
 8010290:	0800fbad 	.word	0x0800fbad
 8010294:	080115d9 	.word	0x080115d9

08010298 <memchr>:
 8010298:	0783      	lsls	r3, r0, #30
 801029a:	b4f0      	push	{r4, r5, r6, r7}
 801029c:	b2c9      	uxtb	r1, r1
 801029e:	f000 8096 	beq.w	80103ce <memchr+0x136>
 80102a2:	1e53      	subs	r3, r2, #1
 80102a4:	2a00      	cmp	r2, #0
 80102a6:	f000 8094 	beq.w	80103d2 <memchr+0x13a>
 80102aa:	7802      	ldrb	r2, [r0, #0]
 80102ac:	428a      	cmp	r2, r1
 80102ae:	d00b      	beq.n	80102c8 <memchr+0x30>
 80102b0:	1c42      	adds	r2, r0, #1
 80102b2:	07d8      	lsls	r0, r3, #31
 80102b4:	d51a      	bpl.n	80102ec <memchr+0x54>
 80102b6:	f012 0f03 	tst.w	r2, #3
 80102ba:	4610      	mov	r0, r2
 80102bc:	d01c      	beq.n	80102f8 <memchr+0x60>
 80102be:	7814      	ldrb	r4, [r2, #0]
 80102c0:	3b01      	subs	r3, #1
 80102c2:	3201      	adds	r2, #1
 80102c4:	428c      	cmp	r4, r1
 80102c6:	d111      	bne.n	80102ec <memchr+0x54>
 80102c8:	bcf0      	pop	{r4, r5, r6, r7}
 80102ca:	4770      	bx	lr
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	d07c      	beq.n	80103ca <memchr+0x132>
 80102d0:	7812      	ldrb	r2, [r2, #0]
 80102d2:	3b01      	subs	r3, #1
 80102d4:	428a      	cmp	r2, r1
 80102d6:	d0f7      	beq.n	80102c8 <memchr+0x30>
 80102d8:	f014 0f03 	tst.w	r4, #3
 80102dc:	4620      	mov	r0, r4
 80102de:	f104 0201 	add.w	r2, r4, #1
 80102e2:	d009      	beq.n	80102f8 <memchr+0x60>
 80102e4:	7824      	ldrb	r4, [r4, #0]
 80102e6:	3b01      	subs	r3, #1
 80102e8:	428c      	cmp	r4, r1
 80102ea:	d0ed      	beq.n	80102c8 <memchr+0x30>
 80102ec:	f012 0f03 	tst.w	r2, #3
 80102f0:	4610      	mov	r0, r2
 80102f2:	f102 0401 	add.w	r4, r2, #1
 80102f6:	d1e9      	bne.n	80102cc <memchr+0x34>
 80102f8:	2b03      	cmp	r3, #3
 80102fa:	d93f      	bls.n	801037c <memchr+0xe4>
 80102fc:	6804      	ldr	r4, [r0, #0]
 80102fe:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
 8010302:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8010306:	ea85 0704 	eor.w	r7, r5, r4
 801030a:	f1a7 3201 	sub.w	r2, r7, #16843009	; 0x1010101
 801030e:	ea22 0207 	bic.w	r2, r2, r7
 8010312:	1f1e      	subs	r6, r3, #4
 8010314:	1d04      	adds	r4, r0, #4
 8010316:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 801031a:	f3c6 0780 	ubfx	r7, r6, #2, #1
 801031e:	d12d      	bne.n	801037c <memchr+0xe4>
 8010320:	2e03      	cmp	r6, #3
 8010322:	4633      	mov	r3, r6
 8010324:	d929      	bls.n	801037a <memchr+0xe2>
 8010326:	b167      	cbz	r7, 8010342 <memchr+0xaa>
 8010328:	4620      	mov	r0, r4
 801032a:	3404      	adds	r4, #4
 801032c:	6806      	ldr	r6, [r0, #0]
 801032e:	ea85 0206 	eor.w	r2, r5, r6
 8010332:	f1a2 3601 	sub.w	r6, r2, #16843009	; 0x1010101
 8010336:	ea26 0202 	bic.w	r2, r6, r2
 801033a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 801033e:	d019      	beq.n	8010374 <memchr+0xdc>
 8010340:	e01c      	b.n	801037c <memchr+0xe4>
 8010342:	1d26      	adds	r6, r4, #4
 8010344:	4620      	mov	r0, r4
 8010346:	6824      	ldr	r4, [r4, #0]
 8010348:	ea85 0204 	eor.w	r2, r5, r4
 801034c:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 8010350:	ea24 0202 	bic.w	r2, r4, r2
 8010354:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8010358:	d110      	bne.n	801037c <memchr+0xe4>
 801035a:	6834      	ldr	r4, [r6, #0]
 801035c:	ea85 0204 	eor.w	r2, r5, r4
 8010360:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 8010364:	ea24 0202 	bic.w	r2, r4, r2
 8010368:	3b04      	subs	r3, #4
 801036a:	1d34      	adds	r4, r6, #4
 801036c:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8010370:	4630      	mov	r0, r6
 8010372:	d103      	bne.n	801037c <memchr+0xe4>
 8010374:	3b04      	subs	r3, #4
 8010376:	2b03      	cmp	r3, #3
 8010378:	d8e3      	bhi.n	8010342 <memchr+0xaa>
 801037a:	4620      	mov	r0, r4
 801037c:	1e5d      	subs	r5, r3, #1
 801037e:	b323      	cbz	r3, 80103ca <memchr+0x132>
 8010380:	7803      	ldrb	r3, [r0, #0]
 8010382:	428b      	cmp	r3, r1
 8010384:	d0a0      	beq.n	80102c8 <memchr+0x30>
 8010386:	1c43      	adds	r3, r0, #1
 8010388:	2200      	movs	r2, #0
 801038a:	07e8      	lsls	r0, r5, #31
 801038c:	d514      	bpl.n	80103b8 <memchr+0x120>
 801038e:	4618      	mov	r0, r3
 8010390:	2201      	movs	r2, #1
 8010392:	7804      	ldrb	r4, [r0, #0]
 8010394:	3301      	adds	r3, #1
 8010396:	428c      	cmp	r4, r1
 8010398:	d096      	beq.n	80102c8 <memchr+0x30>
 801039a:	4295      	cmp	r5, r2
 801039c:	4618      	mov	r0, r3
 801039e:	f103 0401 	add.w	r4, r3, #1
 80103a2:	f102 0202 	add.w	r2, r2, #2
 80103a6:	d00e      	beq.n	80103c6 <memchr+0x12e>
 80103a8:	781b      	ldrb	r3, [r3, #0]
 80103aa:	428b      	cmp	r3, r1
 80103ac:	d08c      	beq.n	80102c8 <memchr+0x30>
 80103ae:	1c63      	adds	r3, r4, #1
 80103b0:	4620      	mov	r0, r4
 80103b2:	7824      	ldrb	r4, [r4, #0]
 80103b4:	428c      	cmp	r4, r1
 80103b6:	d087      	beq.n	80102c8 <memchr+0x30>
 80103b8:	4295      	cmp	r5, r2
 80103ba:	4618      	mov	r0, r3
 80103bc:	f103 0401 	add.w	r4, r3, #1
 80103c0:	f102 0202 	add.w	r2, r2, #2
 80103c4:	d1f0      	bne.n	80103a8 <memchr+0x110>
 80103c6:	2000      	movs	r0, #0
 80103c8:	e77e      	b.n	80102c8 <memchr+0x30>
 80103ca:	4618      	mov	r0, r3
 80103cc:	e77c      	b.n	80102c8 <memchr+0x30>
 80103ce:	4613      	mov	r3, r2
 80103d0:	e792      	b.n	80102f8 <memchr+0x60>
 80103d2:	4610      	mov	r0, r2
 80103d4:	e778      	b.n	80102c8 <memchr+0x30>
 80103d6:	bf00      	nop

080103d8 <memcmp>:
 80103d8:	2a03      	cmp	r2, #3
 80103da:	b4f0      	push	{r4, r5, r6, r7}
 80103dc:	d931      	bls.n	8010442 <memcmp+0x6a>
 80103de:	ea41 0300 	orr.w	r3, r1, r0
 80103e2:	079c      	lsls	r4, r3, #30
 80103e4:	d12e      	bne.n	8010444 <memcmp+0x6c>
 80103e6:	6806      	ldr	r6, [r0, #0]
 80103e8:	680f      	ldr	r7, [r1, #0]
 80103ea:	1f15      	subs	r5, r2, #4
 80103ec:	1d03      	adds	r3, r0, #4
 80103ee:	1d0c      	adds	r4, r1, #4
 80103f0:	42be      	cmp	r6, r7
 80103f2:	f3c5 0c80 	ubfx	ip, r5, #2, #1
 80103f6:	d124      	bne.n	8010442 <memcmp+0x6a>
 80103f8:	2d03      	cmp	r5, #3
 80103fa:	462a      	mov	r2, r5
 80103fc:	d91f      	bls.n	801043e <memcmp+0x66>
 80103fe:	f1bc 0f00 	cmp.w	ip, #0
 8010402:	d008      	beq.n	8010416 <memcmp+0x3e>
 8010404:	6825      	ldr	r5, [r4, #0]
 8010406:	681e      	ldr	r6, [r3, #0]
 8010408:	4621      	mov	r1, r4
 801040a:	4618      	mov	r0, r3
 801040c:	3404      	adds	r4, #4
 801040e:	3304      	adds	r3, #4
 8010410:	42ae      	cmp	r6, r5
 8010412:	d011      	beq.n	8010438 <memcmp+0x60>
 8010414:	e015      	b.n	8010442 <memcmp+0x6a>
 8010416:	4618      	mov	r0, r3
 8010418:	4621      	mov	r1, r4
 801041a:	6823      	ldr	r3, [r4, #0]
 801041c:	6804      	ldr	r4, [r0, #0]
 801041e:	1d05      	adds	r5, r0, #4
 8010420:	1d0e      	adds	r6, r1, #4
 8010422:	429c      	cmp	r4, r3
 8010424:	d10d      	bne.n	8010442 <memcmp+0x6a>
 8010426:	4628      	mov	r0, r5
 8010428:	4631      	mov	r1, r6
 801042a:	6835      	ldr	r5, [r6, #0]
 801042c:	6806      	ldr	r6, [r0, #0]
 801042e:	3a04      	subs	r2, #4
 8010430:	1d03      	adds	r3, r0, #4
 8010432:	1d0c      	adds	r4, r1, #4
 8010434:	42ae      	cmp	r6, r5
 8010436:	d104      	bne.n	8010442 <memcmp+0x6a>
 8010438:	3a04      	subs	r2, #4
 801043a:	2a03      	cmp	r2, #3
 801043c:	d8eb      	bhi.n	8010416 <memcmp+0x3e>
 801043e:	4621      	mov	r1, r4
 8010440:	4618      	mov	r0, r3
 8010442:	b31a      	cbz	r2, 801048c <memcmp+0xb4>
 8010444:	7803      	ldrb	r3, [r0, #0]
 8010446:	780c      	ldrb	r4, [r1, #0]
 8010448:	42a3      	cmp	r3, r4
 801044a:	d10a      	bne.n	8010462 <memcmp+0x8a>
 801044c:	1e55      	subs	r5, r2, #1
 801044e:	2200      	movs	r2, #0
 8010450:	07eb      	lsls	r3, r5, #31
 8010452:	d514      	bpl.n	801047e <memcmp+0xa6>
 8010454:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8010458:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801045c:	2201      	movs	r2, #1
 801045e:	42a3      	cmp	r3, r4
 8010460:	d00d      	beq.n	801047e <memcmp+0xa6>
 8010462:	1b18      	subs	r0, r3, r4
 8010464:	e010      	b.n	8010488 <memcmp+0xb0>
 8010466:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 801046a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801046e:	42a3      	cmp	r3, r4
 8010470:	d1f7      	bne.n	8010462 <memcmp+0x8a>
 8010472:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8010476:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801047a:	42a3      	cmp	r3, r4
 801047c:	d1f1      	bne.n	8010462 <memcmp+0x8a>
 801047e:	42aa      	cmp	r2, r5
 8010480:	f102 0202 	add.w	r2, r2, #2
 8010484:	d1ef      	bne.n	8010466 <memcmp+0x8e>
 8010486:	2000      	movs	r0, #0
 8010488:	bcf0      	pop	{r4, r5, r6, r7}
 801048a:	4770      	bx	lr
 801048c:	4610      	mov	r0, r2
 801048e:	e7fb      	b.n	8010488 <memcmp+0xb0>

08010490 <memset>:
 8010490:	b4f0      	push	{r4, r5, r6, r7}
 8010492:	0784      	lsls	r4, r0, #30
 8010494:	4603      	mov	r3, r0
 8010496:	f000 808e 	beq.w	80105b6 <memset+0x126>
 801049a:	1e54      	subs	r4, r2, #1
 801049c:	2a00      	cmp	r2, #0
 801049e:	f000 8088 	beq.w	80105b2 <memset+0x122>
 80104a2:	07e5      	lsls	r5, r4, #31
 80104a4:	b2ce      	uxtb	r6, r1
 80104a6:	d411      	bmi.n	80104cc <memset+0x3c>
 80104a8:	461a      	mov	r2, r3
 80104aa:	1e67      	subs	r7, r4, #1
 80104ac:	f802 6b01 	strb.w	r6, [r2], #1
 80104b0:	4613      	mov	r3, r2
 80104b2:	4615      	mov	r5, r2
 80104b4:	0792      	lsls	r2, r2, #30
 80104b6:	d00f      	beq.n	80104d8 <memset+0x48>
 80104b8:	2c00      	cmp	r4, #0
 80104ba:	d07a      	beq.n	80105b2 <memset+0x122>
 80104bc:	f803 6b01 	strb.w	r6, [r3], #1
 80104c0:	079a      	lsls	r2, r3, #30
 80104c2:	463c      	mov	r4, r7
 80104c4:	461d      	mov	r5, r3
 80104c6:	d007      	beq.n	80104d8 <memset+0x48>
 80104c8:	3c01      	subs	r4, #1
 80104ca:	e7ed      	b.n	80104a8 <memset+0x18>
 80104cc:	4603      	mov	r3, r0
 80104ce:	f803 6b01 	strb.w	r6, [r3], #1
 80104d2:	079a      	lsls	r2, r3, #30
 80104d4:	461d      	mov	r5, r3
 80104d6:	d1f7      	bne.n	80104c8 <memset+0x38>
 80104d8:	2c03      	cmp	r4, #3
 80104da:	d952      	bls.n	8010582 <memset+0xf2>
 80104dc:	b2ce      	uxtb	r6, r1
 80104de:	ea46 2706 	orr.w	r7, r6, r6, lsl #8
 80104e2:	2c0f      	cmp	r4, #15
 80104e4:	ea47 4307 	orr.w	r3, r7, r7, lsl #16
 80104e8:	d92d      	bls.n	8010546 <memset+0xb6>
 80104ea:	f1a4 0210 	sub.w	r2, r4, #16
 80104ee:	4617      	mov	r7, r2
 80104f0:	2f0f      	cmp	r7, #15
 80104f2:	f3c2 1600 	ubfx	r6, r2, #4, #1
 80104f6:	602b      	str	r3, [r5, #0]
 80104f8:	606b      	str	r3, [r5, #4]
 80104fa:	60ab      	str	r3, [r5, #8]
 80104fc:	60eb      	str	r3, [r5, #12]
 80104fe:	f105 0210 	add.w	r2, r5, #16
 8010502:	d916      	bls.n	8010532 <memset+0xa2>
 8010504:	b13e      	cbz	r6, 8010516 <memset+0x86>
 8010506:	3f10      	subs	r7, #16
 8010508:	6013      	str	r3, [r2, #0]
 801050a:	6053      	str	r3, [r2, #4]
 801050c:	6093      	str	r3, [r2, #8]
 801050e:	60d3      	str	r3, [r2, #12]
 8010510:	3210      	adds	r2, #16
 8010512:	2f0f      	cmp	r7, #15
 8010514:	d90d      	bls.n	8010532 <memset+0xa2>
 8010516:	3f20      	subs	r7, #32
 8010518:	f102 0610 	add.w	r6, r2, #16
 801051c:	6013      	str	r3, [r2, #0]
 801051e:	6053      	str	r3, [r2, #4]
 8010520:	6093      	str	r3, [r2, #8]
 8010522:	60d3      	str	r3, [r2, #12]
 8010524:	6113      	str	r3, [r2, #16]
 8010526:	6153      	str	r3, [r2, #20]
 8010528:	6193      	str	r3, [r2, #24]
 801052a:	61d3      	str	r3, [r2, #28]
 801052c:	3220      	adds	r2, #32
 801052e:	2f0f      	cmp	r7, #15
 8010530:	d8f1      	bhi.n	8010516 <memset+0x86>
 8010532:	f1a4 0210 	sub.w	r2, r4, #16
 8010536:	f022 020f 	bic.w	r2, r2, #15
 801053a:	f004 040f 	and.w	r4, r4, #15
 801053e:	3210      	adds	r2, #16
 8010540:	2c03      	cmp	r4, #3
 8010542:	4415      	add	r5, r2
 8010544:	d91d      	bls.n	8010582 <memset+0xf2>
 8010546:	1f27      	subs	r7, r4, #4
 8010548:	463e      	mov	r6, r7
 801054a:	462a      	mov	r2, r5
 801054c:	2e03      	cmp	r6, #3
 801054e:	f842 3b04 	str.w	r3, [r2], #4
 8010552:	f3c7 0780 	ubfx	r7, r7, #2, #1
 8010556:	d90d      	bls.n	8010574 <memset+0xe4>
 8010558:	b127      	cbz	r7, 8010564 <memset+0xd4>
 801055a:	3e04      	subs	r6, #4
 801055c:	2e03      	cmp	r6, #3
 801055e:	f842 3b04 	str.w	r3, [r2], #4
 8010562:	d907      	bls.n	8010574 <memset+0xe4>
 8010564:	4617      	mov	r7, r2
 8010566:	3e08      	subs	r6, #8
 8010568:	f847 3b04 	str.w	r3, [r7], #4
 801056c:	6053      	str	r3, [r2, #4]
 801056e:	1d3a      	adds	r2, r7, #4
 8010570:	2e03      	cmp	r6, #3
 8010572:	d8f7      	bhi.n	8010564 <memset+0xd4>
 8010574:	1f23      	subs	r3, r4, #4
 8010576:	f023 0203 	bic.w	r2, r3, #3
 801057a:	1d13      	adds	r3, r2, #4
 801057c:	f004 0403 	and.w	r4, r4, #3
 8010580:	18ed      	adds	r5, r5, r3
 8010582:	b1b4      	cbz	r4, 80105b2 <memset+0x122>
 8010584:	462b      	mov	r3, r5
 8010586:	b2c9      	uxtb	r1, r1
 8010588:	f803 1b01 	strb.w	r1, [r3], #1
 801058c:	192c      	adds	r4, r5, r4
 801058e:	43ed      	mvns	r5, r5
 8010590:	1962      	adds	r2, r4, r5
 8010592:	42a3      	cmp	r3, r4
 8010594:	f002 0501 	and.w	r5, r2, #1
 8010598:	d00b      	beq.n	80105b2 <memset+0x122>
 801059a:	b11d      	cbz	r5, 80105a4 <memset+0x114>
 801059c:	f803 1b01 	strb.w	r1, [r3], #1
 80105a0:	42a3      	cmp	r3, r4
 80105a2:	d006      	beq.n	80105b2 <memset+0x122>
 80105a4:	461a      	mov	r2, r3
 80105a6:	f802 1b01 	strb.w	r1, [r2], #1
 80105aa:	7059      	strb	r1, [r3, #1]
 80105ac:	1c53      	adds	r3, r2, #1
 80105ae:	42a3      	cmp	r3, r4
 80105b0:	d1f8      	bne.n	80105a4 <memset+0x114>
 80105b2:	bcf0      	pop	{r4, r5, r6, r7}
 80105b4:	4770      	bx	lr
 80105b6:	4605      	mov	r5, r0
 80105b8:	4614      	mov	r4, r2
 80105ba:	e78d      	b.n	80104d8 <memset+0x48>

080105bc <_Balloc>:
 80105bc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80105be:	b570      	push	{r4, r5, r6, lr}
 80105c0:	4605      	mov	r5, r0
 80105c2:	460c      	mov	r4, r1
 80105c4:	b14b      	cbz	r3, 80105da <_Balloc+0x1e>
 80105c6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80105ca:	b180      	cbz	r0, 80105ee <_Balloc+0x32>
 80105cc:	6801      	ldr	r1, [r0, #0]
 80105ce:	f843 1024 	str.w	r1, [r3, r4, lsl #2]
 80105d2:	2300      	movs	r3, #0
 80105d4:	6103      	str	r3, [r0, #16]
 80105d6:	60c3      	str	r3, [r0, #12]
 80105d8:	bd70      	pop	{r4, r5, r6, pc}
 80105da:	2104      	movs	r1, #4
 80105dc:	2221      	movs	r2, #33	; 0x21
 80105de:	f002 ffcf 	bl	8013580 <_calloc_r>
 80105e2:	4603      	mov	r3, r0
 80105e4:	64e8      	str	r0, [r5, #76]	; 0x4c
 80105e6:	2800      	cmp	r0, #0
 80105e8:	d1ed      	bne.n	80105c6 <_Balloc+0xa>
 80105ea:	2000      	movs	r0, #0
 80105ec:	bd70      	pop	{r4, r5, r6, pc}
 80105ee:	2101      	movs	r1, #1
 80105f0:	fa01 f604 	lsl.w	r6, r1, r4
 80105f4:	1d72      	adds	r2, r6, #5
 80105f6:	4628      	mov	r0, r5
 80105f8:	0092      	lsls	r2, r2, #2
 80105fa:	f002 ffc1 	bl	8013580 <_calloc_r>
 80105fe:	2800      	cmp	r0, #0
 8010600:	d0f3      	beq.n	80105ea <_Balloc+0x2e>
 8010602:	6044      	str	r4, [r0, #4]
 8010604:	6086      	str	r6, [r0, #8]
 8010606:	e7e4      	b.n	80105d2 <_Balloc+0x16>

08010608 <_Bfree>:
 8010608:	b131      	cbz	r1, 8010618 <_Bfree+0x10>
 801060a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 801060c:	684a      	ldr	r2, [r1, #4]
 801060e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8010612:	6008      	str	r0, [r1, #0]
 8010614:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8010618:	4770      	bx	lr
 801061a:	bf00      	nop

0801061c <__multadd>:
 801061c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010620:	460e      	mov	r6, r1
 8010622:	6949      	ldr	r1, [r1, #20]
 8010624:	6937      	ldr	r7, [r6, #16]
 8010626:	b28c      	uxth	r4, r1
 8010628:	0c0d      	lsrs	r5, r1, #16
 801062a:	fb02 3304 	mla	r3, r2, r4, r3
 801062e:	fb02 f105 	mul.w	r1, r2, r5
 8010632:	eb01 4513 	add.w	r5, r1, r3, lsr #16
 8010636:	f106 0418 	add.w	r4, r6, #24
 801063a:	b29b      	uxth	r3, r3
 801063c:	eb03 4305 	add.w	r3, r3, r5, lsl #16
 8010640:	f844 3c04 	str.w	r3, [r4, #-4]
 8010644:	2301      	movs	r3, #1
 8010646:	1e79      	subs	r1, r7, #1
 8010648:	0c2d      	lsrs	r5, r5, #16
 801064a:	429f      	cmp	r7, r3
 801064c:	4680      	mov	r8, r0
 801064e:	f001 0001 	and.w	r0, r1, #1
 8010652:	dd39      	ble.n	80106c8 <__multadd+0xac>
 8010654:	b198      	cbz	r0, 801067e <__multadd+0x62>
 8010656:	6824      	ldr	r4, [r4, #0]
 8010658:	b2a3      	uxth	r3, r4
 801065a:	0c21      	lsrs	r1, r4, #16
 801065c:	fb02 5503 	mla	r5, r2, r3, r5
 8010660:	fb02 f101 	mul.w	r1, r2, r1
 8010664:	b2ab      	uxth	r3, r5
 8010666:	eb01 4015 	add.w	r0, r1, r5, lsr #16
 801066a:	eb03 4100 	add.w	r1, r3, r0, lsl #16
 801066e:	f106 041c 	add.w	r4, r6, #28
 8010672:	2302      	movs	r3, #2
 8010674:	0c05      	lsrs	r5, r0, #16
 8010676:	429f      	cmp	r7, r3
 8010678:	f844 1c04 	str.w	r1, [r4, #-4]
 801067c:	dd24      	ble.n	80106c8 <__multadd+0xac>
 801067e:	6820      	ldr	r0, [r4, #0]
 8010680:	b281      	uxth	r1, r0
 8010682:	0c00      	lsrs	r0, r0, #16
 8010684:	fb02 5101 	mla	r1, r2, r1, r5
 8010688:	fb02 f000 	mul.w	r0, r2, r0
 801068c:	4625      	mov	r5, r4
 801068e:	eb00 4011 	add.w	r0, r0, r1, lsr #16
 8010692:	b289      	uxth	r1, r1
 8010694:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8010698:	f845 1b04 	str.w	r1, [r5], #4
 801069c:	6864      	ldr	r4, [r4, #4]
 801069e:	fa1f fc84 	uxth.w	ip, r4
 80106a2:	0c21      	lsrs	r1, r4, #16
 80106a4:	fb02 fc0c 	mul.w	ip, r2, ip
 80106a8:	eb0c 4010 	add.w	r0, ip, r0, lsr #16
 80106ac:	fb02 f101 	mul.w	r1, r2, r1
 80106b0:	eb01 4110 	add.w	r1, r1, r0, lsr #16
 80106b4:	462c      	mov	r4, r5
 80106b6:	3302      	adds	r3, #2
 80106b8:	b285      	uxth	r5, r0
 80106ba:	eb05 4001 	add.w	r0, r5, r1, lsl #16
 80106be:	0c0d      	lsrs	r5, r1, #16
 80106c0:	429f      	cmp	r7, r3
 80106c2:	f844 0b04 	str.w	r0, [r4], #4
 80106c6:	dcda      	bgt.n	801067e <__multadd+0x62>
 80106c8:	b13d      	cbz	r5, 80106da <__multadd+0xbe>
 80106ca:	68b2      	ldr	r2, [r6, #8]
 80106cc:	4297      	cmp	r7, r2
 80106ce:	da07      	bge.n	80106e0 <__multadd+0xc4>
 80106d0:	eb06 0287 	add.w	r2, r6, r7, lsl #2
 80106d4:	3701      	adds	r7, #1
 80106d6:	6155      	str	r5, [r2, #20]
 80106d8:	6137      	str	r7, [r6, #16]
 80106da:	4630      	mov	r0, r6
 80106dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80106e0:	6873      	ldr	r3, [r6, #4]
 80106e2:	4640      	mov	r0, r8
 80106e4:	1c59      	adds	r1, r3, #1
 80106e6:	f7ff ff69 	bl	80105bc <_Balloc>
 80106ea:	6931      	ldr	r1, [r6, #16]
 80106ec:	1c8a      	adds	r2, r1, #2
 80106ee:	4604      	mov	r4, r0
 80106f0:	f106 010c 	add.w	r1, r6, #12
 80106f4:	f100 000c 	add.w	r0, r0, #12
 80106f8:	0092      	lsls	r2, r2, #2
 80106fa:	f7f9 fc49 	bl	8009f90 <memcpy>
 80106fe:	6870      	ldr	r0, [r6, #4]
 8010700:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8010704:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 8010708:	6031      	str	r1, [r6, #0]
 801070a:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 801070e:	4626      	mov	r6, r4
 8010710:	e7de      	b.n	80106d0 <__multadd+0xb4>
 8010712:	bf00      	nop

08010714 <__s2b>:
 8010714:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010718:	f648 6639 	movw	r6, #36409	; 0x8e39
 801071c:	f6c3 06e3 	movt	r6, #14563	; 0x38e3
 8010720:	461f      	mov	r7, r3
 8010722:	f103 0308 	add.w	r3, r3, #8
 8010726:	fb86 4503 	smull	r4, r5, r6, r3
 801072a:	17dc      	asrs	r4, r3, #31
 801072c:	ebc4 0665 	rsb	r6, r4, r5, asr #1
 8010730:	2e01      	cmp	r6, #1
 8010732:	4605      	mov	r5, r0
 8010734:	4689      	mov	r9, r1
 8010736:	4690      	mov	r8, r2
 8010738:	f340 808a 	ble.w	8010850 <__s2b+0x13c>
 801073c:	2401      	movs	r4, #1
 801073e:	2100      	movs	r1, #0
 8010740:	0064      	lsls	r4, r4, #1
 8010742:	3101      	adds	r1, #1
 8010744:	42a6      	cmp	r6, r4
 8010746:	dcfb      	bgt.n	8010740 <__s2b+0x2c>
 8010748:	4628      	mov	r0, r5
 801074a:	f7ff ff37 	bl	80105bc <_Balloc>
 801074e:	4601      	mov	r1, r0
 8010750:	980a      	ldr	r0, [sp, #40]	; 0x28
 8010752:	2201      	movs	r2, #1
 8010754:	f1b8 0f09 	cmp.w	r8, #9
 8010758:	6148      	str	r0, [r1, #20]
 801075a:	610a      	str	r2, [r1, #16]
 801075c:	dd73      	ble.n	8010846 <__s2b+0x132>
 801075e:	f109 0609 	add.w	r6, r9, #9
 8010762:	eb09 0408 	add.w	r4, r9, r8
 8010766:	7833      	ldrb	r3, [r6, #0]
 8010768:	ea6f 0a06 	mvn.w	sl, r6
 801076c:	220a      	movs	r2, #10
 801076e:	eb04 0c0a 	add.w	ip, r4, sl
 8010772:	3b30      	subs	r3, #48	; 0x30
 8010774:	4628      	mov	r0, r5
 8010776:	eb09 0b02 	add.w	fp, r9, r2
 801077a:	f00c 0a01 	and.w	sl, ip, #1
 801077e:	f7ff ff4d 	bl	801061c <__multadd>
 8010782:	45a3      	cmp	fp, r4
 8010784:	4601      	mov	r1, r0
 8010786:	d023      	beq.n	80107d0 <__s2b+0xbc>
 8010788:	f1ba 0f00 	cmp.w	sl, #0
 801078c:	d00b      	beq.n	80107a6 <__s2b+0x92>
 801078e:	f89b 3000 	ldrb.w	r3, [fp]
 8010792:	220a      	movs	r2, #10
 8010794:	3b30      	subs	r3, #48	; 0x30
 8010796:	4628      	mov	r0, r5
 8010798:	f7ff ff40 	bl	801061c <__multadd>
 801079c:	f109 0b0b 	add.w	fp, r9, #11
 80107a0:	45a3      	cmp	fp, r4
 80107a2:	4601      	mov	r1, r0
 80107a4:	d014      	beq.n	80107d0 <__s2b+0xbc>
 80107a6:	46d9      	mov	r9, fp
 80107a8:	220a      	movs	r2, #10
 80107aa:	f819 3b01 	ldrb.w	r3, [r9], #1
 80107ae:	4628      	mov	r0, r5
 80107b0:	3b30      	subs	r3, #48	; 0x30
 80107b2:	f7ff ff33 	bl	801061c <__multadd>
 80107b6:	f89b 3001 	ldrb.w	r3, [fp, #1]
 80107ba:	4601      	mov	r1, r0
 80107bc:	220a      	movs	r2, #10
 80107be:	3b30      	subs	r3, #48	; 0x30
 80107c0:	4628      	mov	r0, r5
 80107c2:	f7ff ff2b 	bl	801061c <__multadd>
 80107c6:	f109 0b01 	add.w	fp, r9, #1
 80107ca:	45a3      	cmp	fp, r4
 80107cc:	4601      	mov	r1, r0
 80107ce:	d1ea      	bne.n	80107a6 <__s2b+0x92>
 80107d0:	eb06 0308 	add.w	r3, r6, r8
 80107d4:	f1a3 0908 	sub.w	r9, r3, #8
 80107d8:	4547      	cmp	r7, r8
 80107da:	dd31      	ble.n	8010840 <__s2b+0x12c>
 80107dc:	464c      	mov	r4, r9
 80107de:	220a      	movs	r2, #10
 80107e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80107e4:	4628      	mov	r0, r5
 80107e6:	3b30      	subs	r3, #48	; 0x30
 80107e8:	f7ff ff18 	bl	801061c <__multadd>
 80107ec:	ebc8 0707 	rsb	r7, r8, r7
 80107f0:	444f      	add	r7, r9
 80107f2:	ea6f 0609 	mvn.w	r6, r9
 80107f6:	eb07 0906 	add.w	r9, r7, r6
 80107fa:	42bc      	cmp	r4, r7
 80107fc:	f009 0601 	and.w	r6, r9, #1
 8010800:	4601      	mov	r1, r0
 8010802:	d01d      	beq.n	8010840 <__s2b+0x12c>
 8010804:	b14e      	cbz	r6, 801081a <__s2b+0x106>
 8010806:	f814 3b01 	ldrb.w	r3, [r4], #1
 801080a:	220a      	movs	r2, #10
 801080c:	3b30      	subs	r3, #48	; 0x30
 801080e:	4628      	mov	r0, r5
 8010810:	f7ff ff04 	bl	801061c <__multadd>
 8010814:	42bc      	cmp	r4, r7
 8010816:	4601      	mov	r1, r0
 8010818:	d012      	beq.n	8010840 <__s2b+0x12c>
 801081a:	4626      	mov	r6, r4
 801081c:	220a      	movs	r2, #10
 801081e:	f816 3b01 	ldrb.w	r3, [r6], #1
 8010822:	4628      	mov	r0, r5
 8010824:	3b30      	subs	r3, #48	; 0x30
 8010826:	f7ff fef9 	bl	801061c <__multadd>
 801082a:	7863      	ldrb	r3, [r4, #1]
 801082c:	4601      	mov	r1, r0
 801082e:	220a      	movs	r2, #10
 8010830:	3b30      	subs	r3, #48	; 0x30
 8010832:	4628      	mov	r0, r5
 8010834:	f7ff fef2 	bl	801061c <__multadd>
 8010838:	1c74      	adds	r4, r6, #1
 801083a:	42bc      	cmp	r4, r7
 801083c:	4601      	mov	r1, r0
 801083e:	d1ec      	bne.n	801081a <__s2b+0x106>
 8010840:	4608      	mov	r0, r1
 8010842:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010846:	f109 090a 	add.w	r9, r9, #10
 801084a:	f04f 0809 	mov.w	r8, #9
 801084e:	e7c3      	b.n	80107d8 <__s2b+0xc4>
 8010850:	2100      	movs	r1, #0
 8010852:	e779      	b.n	8010748 <__s2b+0x34>

08010854 <__hi0bits>:
 8010854:	0c02      	lsrs	r2, r0, #16
 8010856:	4603      	mov	r3, r0
 8010858:	d116      	bne.n	8010888 <__hi0bits+0x34>
 801085a:	0403      	lsls	r3, r0, #16
 801085c:	2010      	movs	r0, #16
 801085e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8010862:	d101      	bne.n	8010868 <__hi0bits+0x14>
 8010864:	3008      	adds	r0, #8
 8010866:	021b      	lsls	r3, r3, #8
 8010868:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801086c:	d101      	bne.n	8010872 <__hi0bits+0x1e>
 801086e:	3004      	adds	r0, #4
 8010870:	011b      	lsls	r3, r3, #4
 8010872:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8010876:	d101      	bne.n	801087c <__hi0bits+0x28>
 8010878:	3002      	adds	r0, #2
 801087a:	009b      	lsls	r3, r3, #2
 801087c:	2b00      	cmp	r3, #0
 801087e:	db02      	blt.n	8010886 <__hi0bits+0x32>
 8010880:	005b      	lsls	r3, r3, #1
 8010882:	d403      	bmi.n	801088c <__hi0bits+0x38>
 8010884:	2020      	movs	r0, #32
 8010886:	4770      	bx	lr
 8010888:	2000      	movs	r0, #0
 801088a:	e7e8      	b.n	801085e <__hi0bits+0xa>
 801088c:	3001      	adds	r0, #1
 801088e:	4770      	bx	lr

08010890 <__lo0bits>:
 8010890:	6803      	ldr	r3, [r0, #0]
 8010892:	4602      	mov	r2, r0
 8010894:	f013 0007 	ands.w	r0, r3, #7
 8010898:	d007      	beq.n	80108aa <__lo0bits+0x1a>
 801089a:	07d9      	lsls	r1, r3, #31
 801089c:	d41f      	bmi.n	80108de <__lo0bits+0x4e>
 801089e:	0798      	lsls	r0, r3, #30
 80108a0:	d41f      	bmi.n	80108e2 <__lo0bits+0x52>
 80108a2:	0898      	lsrs	r0, r3, #2
 80108a4:	6010      	str	r0, [r2, #0]
 80108a6:	2002      	movs	r0, #2
 80108a8:	4770      	bx	lr
 80108aa:	b299      	uxth	r1, r3
 80108ac:	b909      	cbnz	r1, 80108b2 <__lo0bits+0x22>
 80108ae:	0c1b      	lsrs	r3, r3, #16
 80108b0:	2010      	movs	r0, #16
 80108b2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80108b6:	d101      	bne.n	80108bc <__lo0bits+0x2c>
 80108b8:	3008      	adds	r0, #8
 80108ba:	0a1b      	lsrs	r3, r3, #8
 80108bc:	0719      	lsls	r1, r3, #28
 80108be:	d101      	bne.n	80108c4 <__lo0bits+0x34>
 80108c0:	3004      	adds	r0, #4
 80108c2:	091b      	lsrs	r3, r3, #4
 80108c4:	0799      	lsls	r1, r3, #30
 80108c6:	d101      	bne.n	80108cc <__lo0bits+0x3c>
 80108c8:	3002      	adds	r0, #2
 80108ca:	089b      	lsrs	r3, r3, #2
 80108cc:	07d9      	lsls	r1, r3, #31
 80108ce:	d404      	bmi.n	80108da <__lo0bits+0x4a>
 80108d0:	085b      	lsrs	r3, r3, #1
 80108d2:	d101      	bne.n	80108d8 <__lo0bits+0x48>
 80108d4:	2020      	movs	r0, #32
 80108d6:	4770      	bx	lr
 80108d8:	3001      	adds	r0, #1
 80108da:	6013      	str	r3, [r2, #0]
 80108dc:	4770      	bx	lr
 80108de:	2000      	movs	r0, #0
 80108e0:	4770      	bx	lr
 80108e2:	0859      	lsrs	r1, r3, #1
 80108e4:	6011      	str	r1, [r2, #0]
 80108e6:	2001      	movs	r0, #1
 80108e8:	4770      	bx	lr
 80108ea:	bf00      	nop

080108ec <__i2b>:
 80108ec:	b510      	push	{r4, lr}
 80108ee:	460c      	mov	r4, r1
 80108f0:	2101      	movs	r1, #1
 80108f2:	f7ff fe63 	bl	80105bc <_Balloc>
 80108f6:	2201      	movs	r2, #1
 80108f8:	6144      	str	r4, [r0, #20]
 80108fa:	6102      	str	r2, [r0, #16]
 80108fc:	bd10      	pop	{r4, pc}
 80108fe:	bf00      	nop

08010900 <__multiply>:
 8010900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010904:	690c      	ldr	r4, [r1, #16]
 8010906:	6917      	ldr	r7, [r2, #16]
 8010908:	42bc      	cmp	r4, r7
 801090a:	b085      	sub	sp, #20
 801090c:	460e      	mov	r6, r1
 801090e:	4690      	mov	r8, r2
 8010910:	da04      	bge.n	801091c <__multiply+0x1c>
 8010912:	4622      	mov	r2, r4
 8010914:	4646      	mov	r6, r8
 8010916:	463c      	mov	r4, r7
 8010918:	4688      	mov	r8, r1
 801091a:	4617      	mov	r7, r2
 801091c:	68b3      	ldr	r3, [r6, #8]
 801091e:	6871      	ldr	r1, [r6, #4]
 8010920:	19e2      	adds	r2, r4, r7
 8010922:	429a      	cmp	r2, r3
 8010924:	bfc8      	it	gt
 8010926:	3101      	addgt	r1, #1
 8010928:	9201      	str	r2, [sp, #4]
 801092a:	f7ff fe47 	bl	80105bc <_Balloc>
 801092e:	9901      	ldr	r1, [sp, #4]
 8010930:	9003      	str	r0, [sp, #12]
 8010932:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8010936:	3314      	adds	r3, #20
 8010938:	3014      	adds	r0, #20
 801093a:	4298      	cmp	r0, r3
 801093c:	9302      	str	r3, [sp, #8]
 801093e:	d21a      	bcs.n	8010976 <__multiply+0x76>
 8010940:	9902      	ldr	r1, [sp, #8]
 8010942:	9b03      	ldr	r3, [sp, #12]
 8010944:	43c2      	mvns	r2, r0
 8010946:	188a      	adds	r2, r1, r2
 8010948:	9902      	ldr	r1, [sp, #8]
 801094a:	3318      	adds	r3, #24
 801094c:	2500      	movs	r5, #0
 801094e:	4299      	cmp	r1, r3
 8010950:	6005      	str	r5, [r0, #0]
 8010952:	f3c2 0080 	ubfx	r0, r2, #2, #1
 8010956:	d90e      	bls.n	8010976 <__multiply+0x76>
 8010958:	b128      	cbz	r0, 8010966 <__multiply+0x66>
 801095a:	601d      	str	r5, [r3, #0]
 801095c:	9b03      	ldr	r3, [sp, #12]
 801095e:	9a02      	ldr	r2, [sp, #8]
 8010960:	331c      	adds	r3, #28
 8010962:	429a      	cmp	r2, r3
 8010964:	d907      	bls.n	8010976 <__multiply+0x76>
 8010966:	9802      	ldr	r0, [sp, #8]
 8010968:	4619      	mov	r1, r3
 801096a:	f841 5b04 	str.w	r5, [r1], #4
 801096e:	605d      	str	r5, [r3, #4]
 8010970:	1d0b      	adds	r3, r1, #4
 8010972:	4298      	cmp	r0, r3
 8010974:	d8f8      	bhi.n	8010968 <__multiply+0x68>
 8010976:	eb08 0387 	add.w	r3, r8, r7, lsl #2
 801097a:	3314      	adds	r3, #20
 801097c:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8010980:	f108 0714 	add.w	r7, r8, #20
 8010984:	3414      	adds	r4, #20
 8010986:	429f      	cmp	r7, r3
 8010988:	9300      	str	r3, [sp, #0]
 801098a:	f106 0c14 	add.w	ip, r6, #20
 801098e:	f080 80f8 	bcs.w	8010b82 <__multiply+0x282>
 8010992:	9803      	ldr	r0, [sp, #12]
 8010994:	3018      	adds	r0, #24
 8010996:	f857 3b04 	ldr.w	r3, [r7], #4
 801099a:	b29a      	uxth	r2, r3
 801099c:	2a00      	cmp	r2, #0
 801099e:	d06e      	beq.n	8010a7e <__multiply+0x17e>
 80109a0:	4661      	mov	r1, ip
 80109a2:	f850 5c04 	ldr.w	r5, [r0, #-4]
 80109a6:	f851 6b04 	ldr.w	r6, [r1], #4
 80109aa:	b2ab      	uxth	r3, r5
 80109ac:	fa1f f886 	uxth.w	r8, r6
 80109b0:	0c2d      	lsrs	r5, r5, #16
 80109b2:	0c36      	lsrs	r6, r6, #16
 80109b4:	fb02 3308 	mla	r3, r2, r8, r3
 80109b8:	fb02 5606 	mla	r6, r2, r6, r5
 80109bc:	eb06 4613 	add.w	r6, r6, r3, lsr #16
 80109c0:	ea6f 050c 	mvn.w	r5, ip
 80109c4:	b29b      	uxth	r3, r3
 80109c6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80109ca:	1965      	adds	r5, r4, r5
 80109cc:	0c36      	lsrs	r6, r6, #16
 80109ce:	428c      	cmp	r4, r1
 80109d0:	f840 3c04 	str.w	r3, [r0, #-4]
 80109d4:	f3c5 0580 	ubfx	r5, r5, #2, #1
 80109d8:	4603      	mov	r3, r0
 80109da:	d94d      	bls.n	8010a78 <__multiply+0x178>
 80109dc:	b1cd      	cbz	r5, 8010a12 <__multiply+0x112>
 80109de:	f8dc 5004 	ldr.w	r5, [ip, #4]
 80109e2:	6803      	ldr	r3, [r0, #0]
 80109e4:	fa1f f985 	uxth.w	r9, r5
 80109e8:	fa1f f883 	uxth.w	r8, r3
 80109ec:	0c2d      	lsrs	r5, r5, #16
 80109ee:	0c1b      	lsrs	r3, r3, #16
 80109f0:	fb02 8809 	mla	r8, r2, r9, r8
 80109f4:	4446      	add	r6, r8
 80109f6:	fb02 3505 	mla	r5, r2, r5, r3
 80109fa:	eb05 4516 	add.w	r5, r5, r6, lsr #16
 80109fe:	4603      	mov	r3, r0
 8010a00:	b2b6      	uxth	r6, r6
 8010a02:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 8010a06:	3104      	adds	r1, #4
 8010a08:	f843 6b04 	str.w	r6, [r3], #4
 8010a0c:	0c2e      	lsrs	r6, r5, #16
 8010a0e:	428c      	cmp	r4, r1
 8010a10:	d932      	bls.n	8010a78 <__multiply+0x178>
 8010a12:	460d      	mov	r5, r1
 8010a14:	f8d3 e000 	ldr.w	lr, [r3]
 8010a18:	f855 9b04 	ldr.w	r9, [r5], #4
 8010a1c:	fa1f fa8e 	uxth.w	sl, lr
 8010a20:	fa1f fb89 	uxth.w	fp, r9
 8010a24:	fb02 aa0b 	mla	sl, r2, fp, sl
 8010a28:	ea4f 4919 	mov.w	r9, r9, lsr #16
 8010a2c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8010a30:	4456      	add	r6, sl
 8010a32:	fb02 8e09 	mla	lr, r2, r9, r8
 8010a36:	eb0e 4916 	add.w	r9, lr, r6, lsr #16
 8010a3a:	4698      	mov	r8, r3
 8010a3c:	b2b6      	uxth	r6, r6
 8010a3e:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 8010a42:	f848 6b04 	str.w	r6, [r8], #4
 8010a46:	684e      	ldr	r6, [r1, #4]
 8010a48:	685b      	ldr	r3, [r3, #4]
 8010a4a:	fa1f fa86 	uxth.w	sl, r6
 8010a4e:	b299      	uxth	r1, r3
 8010a50:	0c36      	lsrs	r6, r6, #16
 8010a52:	0c1b      	lsrs	r3, r3, #16
 8010a54:	fb02 110a 	mla	r1, r2, sl, r1
 8010a58:	eb01 4119 	add.w	r1, r1, r9, lsr #16
 8010a5c:	fb02 3606 	mla	r6, r2, r6, r3
 8010a60:	eb06 4611 	add.w	r6, r6, r1, lsr #16
 8010a64:	b289      	uxth	r1, r1
 8010a66:	4643      	mov	r3, r8
 8010a68:	ea41 4806 	orr.w	r8, r1, r6, lsl #16
 8010a6c:	1d29      	adds	r1, r5, #4
 8010a6e:	0c36      	lsrs	r6, r6, #16
 8010a70:	428c      	cmp	r4, r1
 8010a72:	f843 8b04 	str.w	r8, [r3], #4
 8010a76:	d8cc      	bhi.n	8010a12 <__multiply+0x112>
 8010a78:	601e      	str	r6, [r3, #0]
 8010a7a:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8010a7e:	0c1a      	lsrs	r2, r3, #16
 8010a80:	d07a      	beq.n	8010b78 <__multiply+0x278>
 8010a82:	f850 6c04 	ldr.w	r6, [r0, #-4]
 8010a86:	f8bc 5000 	ldrh.w	r5, [ip]
 8010a8a:	0c31      	lsrs	r1, r6, #16
 8010a8c:	fb02 1505 	mla	r5, r2, r5, r1
 8010a90:	b2b3      	uxth	r3, r6
 8010a92:	ea43 4605 	orr.w	r6, r3, r5, lsl #16
 8010a96:	46e1      	mov	r9, ip
 8010a98:	4603      	mov	r3, r0
 8010a9a:	f840 6c04 	str.w	r6, [r0, #-4]
 8010a9e:	f859 1b04 	ldr.w	r1, [r9], #4
 8010aa2:	f853 6b04 	ldr.w	r6, [r3], #4
 8010aa6:	0c09      	lsrs	r1, r1, #16
 8010aa8:	fa1f fa86 	uxth.w	sl, r6
 8010aac:	fb02 a101 	mla	r1, r2, r1, sl
 8010ab0:	ea6f 0e0c 	mvn.w	lr, ip
 8010ab4:	eb04 080e 	add.w	r8, r4, lr
 8010ab8:	eb01 4115 	add.w	r1, r1, r5, lsr #16
 8010abc:	454c      	cmp	r4, r9
 8010abe:	f3c8 0a80 	ubfx	sl, r8, #2, #1
 8010ac2:	4605      	mov	r5, r0
 8010ac4:	ea4f 4811 	mov.w	r8, r1, lsr #16
 8010ac8:	d955      	bls.n	8010b76 <__multiply+0x276>
 8010aca:	f1ba 0f00 	cmp.w	sl, #0
 8010ace:	d01b      	beq.n	8010b08 <__multiply+0x208>
 8010ad0:	f8bc 5004 	ldrh.w	r5, [ip, #4]
 8010ad4:	0c36      	lsrs	r6, r6, #16
 8010ad6:	fb02 6505 	mla	r5, r2, r5, r6
 8010ada:	eb05 0e08 	add.w	lr, r5, r8
 8010ade:	b289      	uxth	r1, r1
 8010ae0:	ea41 460e 	orr.w	r6, r1, lr, lsl #16
 8010ae4:	f843 6c04 	str.w	r6, [r3, #-4]
 8010ae8:	f859 1b04 	ldr.w	r1, [r9], #4
 8010aec:	461d      	mov	r5, r3
 8010aee:	f853 6b04 	ldr.w	r6, [r3], #4
 8010af2:	0c09      	lsrs	r1, r1, #16
 8010af4:	fa1f fa86 	uxth.w	sl, r6
 8010af8:	fb02 a101 	mla	r1, r2, r1, sl
 8010afc:	eb01 411e 	add.w	r1, r1, lr, lsr #16
 8010b00:	454c      	cmp	r4, r9
 8010b02:	ea4f 4811 	mov.w	r8, r1, lsr #16
 8010b06:	d936      	bls.n	8010b76 <__multiply+0x276>
 8010b08:	f8b9 b000 	ldrh.w	fp, [r9]
 8010b0c:	0c35      	lsrs	r5, r6, #16
 8010b0e:	fb02 5a0b 	mla	sl, r2, fp, r5
 8010b12:	44c2      	add	sl, r8
 8010b14:	b289      	uxth	r1, r1
 8010b16:	461d      	mov	r5, r3
 8010b18:	464e      	mov	r6, r9
 8010b1a:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8010b1e:	f843 1c04 	str.w	r1, [r3, #-4]
 8010b22:	f856 eb04 	ldr.w	lr, [r6], #4
 8010b26:	f855 1b04 	ldr.w	r1, [r5], #4
 8010b2a:	f8d9 8004 	ldr.w	r8, [r9, #4]
 8010b2e:	fa1f fb81 	uxth.w	fp, r1
 8010b32:	ea4f 491e 	mov.w	r9, lr, lsr #16
 8010b36:	0c09      	lsrs	r1, r1, #16
 8010b38:	fb02 be09 	mla	lr, r2, r9, fp
 8010b3c:	fa1f f888 	uxth.w	r8, r8
 8010b40:	eb0e 491a 	add.w	r9, lr, sl, lsr #16
 8010b44:	fb02 1e08 	mla	lr, r2, r8, r1
 8010b48:	eb0e 4819 	add.w	r8, lr, r9, lsr #16
 8010b4c:	fa1f f189 	uxth.w	r1, r9
 8010b50:	46b1      	mov	r9, r6
 8010b52:	ea41 4608 	orr.w	r6, r1, r8, lsl #16
 8010b56:	f845 6c04 	str.w	r6, [r5, #-4]
 8010b5a:	f859 1b04 	ldr.w	r1, [r9], #4
 8010b5e:	685e      	ldr	r6, [r3, #4]
 8010b60:	0c09      	lsrs	r1, r1, #16
 8010b62:	b2b3      	uxth	r3, r6
 8010b64:	fb02 3301 	mla	r3, r2, r1, r3
 8010b68:	eb03 4118 	add.w	r1, r3, r8, lsr #16
 8010b6c:	1d2b      	adds	r3, r5, #4
 8010b6e:	454c      	cmp	r4, r9
 8010b70:	ea4f 4811 	mov.w	r8, r1, lsr #16
 8010b74:	d8c8      	bhi.n	8010b08 <__multiply+0x208>
 8010b76:	6029      	str	r1, [r5, #0]
 8010b78:	9a00      	ldr	r2, [sp, #0]
 8010b7a:	3004      	adds	r0, #4
 8010b7c:	42ba      	cmp	r2, r7
 8010b7e:	f63f af0a 	bhi.w	8010996 <__multiply+0x96>
 8010b82:	9901      	ldr	r1, [sp, #4]
 8010b84:	2900      	cmp	r1, #0
 8010b86:	dd1a      	ble.n	8010bbe <__multiply+0x2be>
 8010b88:	9b02      	ldr	r3, [sp, #8]
 8010b8a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010b8e:	3b04      	subs	r3, #4
 8010b90:	b9a8      	cbnz	r0, 8010bbe <__multiply+0x2be>
 8010b92:	9901      	ldr	r1, [sp, #4]
 8010b94:	1e4a      	subs	r2, r1, #1
 8010b96:	07d0      	lsls	r0, r2, #31
 8010b98:	d517      	bpl.n	8010bca <__multiply+0x2ca>
 8010b9a:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 8010b9e:	9201      	str	r2, [sp, #4]
 8010ba0:	b968      	cbnz	r0, 8010bbe <__multiply+0x2be>
 8010ba2:	9a01      	ldr	r2, [sp, #4]
 8010ba4:	e008      	b.n	8010bb8 <__multiply+0x2b8>
 8010ba6:	f853 1c04 	ldr.w	r1, [r3, #-4]
 8010baa:	3b04      	subs	r3, #4
 8010bac:	b931      	cbnz	r1, 8010bbc <__multiply+0x2bc>
 8010bae:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010bb2:	3a01      	subs	r2, #1
 8010bb4:	3b04      	subs	r3, #4
 8010bb6:	b908      	cbnz	r0, 8010bbc <__multiply+0x2bc>
 8010bb8:	3a01      	subs	r2, #1
 8010bba:	d1f4      	bne.n	8010ba6 <__multiply+0x2a6>
 8010bbc:	9201      	str	r2, [sp, #4]
 8010bbe:	9901      	ldr	r1, [sp, #4]
 8010bc0:	9803      	ldr	r0, [sp, #12]
 8010bc2:	6101      	str	r1, [r0, #16]
 8010bc4:	b005      	add	sp, #20
 8010bc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010bca:	460a      	mov	r2, r1
 8010bcc:	e7f4      	b.n	8010bb8 <__multiply+0x2b8>
 8010bce:	bf00      	nop

08010bd0 <__pow5mult>:
 8010bd0:	f012 0303 	ands.w	r3, r2, #3
 8010bd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010bd8:	4614      	mov	r4, r2
 8010bda:	4680      	mov	r8, r0
 8010bdc:	460f      	mov	r7, r1
 8010bde:	d12b      	bne.n	8010c38 <__pow5mult+0x68>
 8010be0:	10a4      	asrs	r4, r4, #2
 8010be2:	d01b      	beq.n	8010c1c <__pow5mult+0x4c>
 8010be4:	f8d8 6048 	ldr.w	r6, [r8, #72]	; 0x48
 8010be8:	b92e      	cbnz	r6, 8010bf6 <__pow5mult+0x26>
 8010bea:	e02e      	b.n	8010c4a <__pow5mult+0x7a>
 8010bec:	1064      	asrs	r4, r4, #1
 8010bee:	d015      	beq.n	8010c1c <__pow5mult+0x4c>
 8010bf0:	6835      	ldr	r5, [r6, #0]
 8010bf2:	b1b5      	cbz	r5, 8010c22 <__pow5mult+0x52>
 8010bf4:	462e      	mov	r6, r5
 8010bf6:	07e3      	lsls	r3, r4, #31
 8010bf8:	d5f8      	bpl.n	8010bec <__pow5mult+0x1c>
 8010bfa:	4639      	mov	r1, r7
 8010bfc:	4632      	mov	r2, r6
 8010bfe:	4640      	mov	r0, r8
 8010c00:	f7ff fe7e 	bl	8010900 <__multiply>
 8010c04:	b1b7      	cbz	r7, 8010c34 <__pow5mult+0x64>
 8010c06:	687a      	ldr	r2, [r7, #4]
 8010c08:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8010c0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010c10:	1064      	asrs	r4, r4, #1
 8010c12:	6039      	str	r1, [r7, #0]
 8010c14:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
 8010c18:	4607      	mov	r7, r0
 8010c1a:	d1e9      	bne.n	8010bf0 <__pow5mult+0x20>
 8010c1c:	4638      	mov	r0, r7
 8010c1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010c22:	4631      	mov	r1, r6
 8010c24:	4632      	mov	r2, r6
 8010c26:	4640      	mov	r0, r8
 8010c28:	f7ff fe6a 	bl	8010900 <__multiply>
 8010c2c:	6030      	str	r0, [r6, #0]
 8010c2e:	6005      	str	r5, [r0, #0]
 8010c30:	4606      	mov	r6, r0
 8010c32:	e7e0      	b.n	8010bf6 <__pow5mult+0x26>
 8010c34:	4607      	mov	r7, r0
 8010c36:	e7d9      	b.n	8010bec <__pow5mult+0x1c>
 8010c38:	1e5d      	subs	r5, r3, #1
 8010c3a:	4a09      	ldr	r2, [pc, #36]	; (8010c60 <__pow5mult+0x90>)
 8010c3c:	2300      	movs	r3, #0
 8010c3e:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8010c42:	f7ff fceb 	bl	801061c <__multadd>
 8010c46:	4607      	mov	r7, r0
 8010c48:	e7ca      	b.n	8010be0 <__pow5mult+0x10>
 8010c4a:	4640      	mov	r0, r8
 8010c4c:	f240 2171 	movw	r1, #625	; 0x271
 8010c50:	f7ff fe4c 	bl	80108ec <__i2b>
 8010c54:	4606      	mov	r6, r0
 8010c56:	f8c8 0048 	str.w	r0, [r8, #72]	; 0x48
 8010c5a:	2000      	movs	r0, #0
 8010c5c:	6030      	str	r0, [r6, #0]
 8010c5e:	e7ca      	b.n	8010bf6 <__pow5mult+0x26>
 8010c60:	08014de4 	.word	0x08014de4

08010c64 <__lshift>:
 8010c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c68:	4617      	mov	r7, r2
 8010c6a:	690a      	ldr	r2, [r1, #16]
 8010c6c:	688b      	ldr	r3, [r1, #8]
 8010c6e:	117e      	asrs	r6, r7, #5
 8010c70:	b083      	sub	sp, #12
 8010c72:	18b4      	adds	r4, r6, r2
 8010c74:	9401      	str	r4, [sp, #4]
 8010c76:	3401      	adds	r4, #1
 8010c78:	429c      	cmp	r4, r3
 8010c7a:	460d      	mov	r5, r1
 8010c7c:	4680      	mov	r8, r0
 8010c7e:	6849      	ldr	r1, [r1, #4]
 8010c80:	dd03      	ble.n	8010c8a <__lshift+0x26>
 8010c82:	005b      	lsls	r3, r3, #1
 8010c84:	3101      	adds	r1, #1
 8010c86:	429c      	cmp	r4, r3
 8010c88:	dcfb      	bgt.n	8010c82 <__lshift+0x1e>
 8010c8a:	4640      	mov	r0, r8
 8010c8c:	f7ff fc96 	bl	80105bc <_Balloc>
 8010c90:	2e00      	cmp	r6, #0
 8010c92:	f100 0114 	add.w	r1, r0, #20
 8010c96:	dd1f      	ble.n	8010cd8 <__lshift+0x74>
 8010c98:	2301      	movs	r3, #1
 8010c9a:	1e72      	subs	r2, r6, #1
 8010c9c:	f04f 0c00 	mov.w	ip, #0
 8010ca0:	42b3      	cmp	r3, r6
 8010ca2:	f8c1 c000 	str.w	ip, [r1]
 8010ca6:	ea02 0103 	and.w	r1, r2, r3
 8010caa:	f100 0218 	add.w	r2, r0, #24
 8010cae:	d010      	beq.n	8010cd2 <__lshift+0x6e>
 8010cb0:	b131      	cbz	r1, 8010cc0 <__lshift+0x5c>
 8010cb2:	2302      	movs	r3, #2
 8010cb4:	42b3      	cmp	r3, r6
 8010cb6:	f8c2 c000 	str.w	ip, [r2]
 8010cba:	f100 021c 	add.w	r2, r0, #28
 8010cbe:	d008      	beq.n	8010cd2 <__lshift+0x6e>
 8010cc0:	4611      	mov	r1, r2
 8010cc2:	3302      	adds	r3, #2
 8010cc4:	f841 cb04 	str.w	ip, [r1], #4
 8010cc8:	f8c2 c004 	str.w	ip, [r2, #4]
 8010ccc:	1d0a      	adds	r2, r1, #4
 8010cce:	42b3      	cmp	r3, r6
 8010cd0:	d1f6      	bne.n	8010cc0 <__lshift+0x5c>
 8010cd2:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 8010cd6:	3114      	adds	r1, #20
 8010cd8:	692e      	ldr	r6, [r5, #16]
 8010cda:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 8010cde:	3614      	adds	r6, #20
 8010ce0:	f017 071f 	ands.w	r7, r7, #31
 8010ce4:	f105 0e14 	add.w	lr, r5, #20
 8010ce8:	9700      	str	r7, [sp, #0]
 8010cea:	d05b      	beq.n	8010da4 <__lshift+0x140>
 8010cec:	f8de 2000 	ldr.w	r2, [lr]
 8010cf0:	fa02 f207 	lsl.w	r2, r2, r7
 8010cf4:	f105 0318 	add.w	r3, r5, #24
 8010cf8:	f841 2b04 	str.w	r2, [r1], #4
 8010cfc:	ea6f 090e 	mvn.w	r9, lr
 8010d00:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8010d04:	eb06 0a09 	add.w	sl, r6, r9
 8010d08:	f1c7 0e20 	rsb	lr, r7, #32
 8010d0c:	429e      	cmp	r6, r3
 8010d0e:	f3ca 0a80 	ubfx	sl, sl, #2, #1
 8010d12:	fa22 f90e 	lsr.w	r9, r2, lr
 8010d16:	d931      	bls.n	8010d7c <__lshift+0x118>
 8010d18:	f1ba 0f00 	cmp.w	sl, #0
 8010d1c:	d00f      	beq.n	8010d3e <__lshift+0xda>
 8010d1e:	681f      	ldr	r7, [r3, #0]
 8010d20:	9b00      	ldr	r3, [sp, #0]
 8010d22:	fa07 f703 	lsl.w	r7, r7, r3
 8010d26:	ea49 0207 	orr.w	r2, r9, r7
 8010d2a:	f105 031c 	add.w	r3, r5, #28
 8010d2e:	f841 2b04 	str.w	r2, [r1], #4
 8010d32:	f853 7c04 	ldr.w	r7, [r3, #-4]
 8010d36:	429e      	cmp	r6, r3
 8010d38:	fa27 f90e 	lsr.w	r9, r7, lr
 8010d3c:	d91e      	bls.n	8010d7c <__lshift+0x118>
 8010d3e:	681a      	ldr	r2, [r3, #0]
 8010d40:	f8dd b000 	ldr.w	fp, [sp]
 8010d44:	460f      	mov	r7, r1
 8010d46:	fa02 fc0b 	lsl.w	ip, r2, fp
 8010d4a:	ea49 090c 	orr.w	r9, r9, ip
 8010d4e:	f847 9b04 	str.w	r9, [r7], #4
 8010d52:	461a      	mov	r2, r3
 8010d54:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8010d58:	f852 3b04 	ldr.w	r3, [r2], #4
 8010d5c:	fa0a fc0b 	lsl.w	ip, sl, fp
 8010d60:	fa23 fb0e 	lsr.w	fp, r3, lr
 8010d64:	ea4b 0a0c 	orr.w	sl, fp, ip
 8010d68:	4613      	mov	r3, r2
 8010d6a:	f8c1 a004 	str.w	sl, [r1, #4]
 8010d6e:	f853 9b04 	ldr.w	r9, [r3], #4
 8010d72:	1d39      	adds	r1, r7, #4
 8010d74:	429e      	cmp	r6, r3
 8010d76:	fa29 f90e 	lsr.w	r9, r9, lr
 8010d7a:	d8e0      	bhi.n	8010d3e <__lshift+0xda>
 8010d7c:	f8c1 9000 	str.w	r9, [r1]
 8010d80:	f1b9 0f00 	cmp.w	r9, #0
 8010d84:	d001      	beq.n	8010d8a <__lshift+0x126>
 8010d86:	9c01      	ldr	r4, [sp, #4]
 8010d88:	3402      	adds	r4, #2
 8010d8a:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8010d8e:	686a      	ldr	r2, [r5, #4]
 8010d90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010d94:	3c01      	subs	r4, #1
 8010d96:	6104      	str	r4, [r0, #16]
 8010d98:	6029      	str	r1, [r5, #0]
 8010d9a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8010d9e:	b003      	add	sp, #12
 8010da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010da4:	ea6f 030e 	mvn.w	r3, lr
 8010da8:	f8de 7000 	ldr.w	r7, [lr]
 8010dac:	f105 0218 	add.w	r2, r5, #24
 8010db0:	18f3      	adds	r3, r6, r3
 8010db2:	4296      	cmp	r6, r2
 8010db4:	f841 7b04 	str.w	r7, [r1], #4
 8010db8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8010dbc:	d9e5      	bls.n	8010d8a <__lshift+0x126>
 8010dbe:	b133      	cbz	r3, 8010dce <__lshift+0x16a>
 8010dc0:	6813      	ldr	r3, [r2, #0]
 8010dc2:	f105 021c 	add.w	r2, r5, #28
 8010dc6:	4296      	cmp	r6, r2
 8010dc8:	f841 3b04 	str.w	r3, [r1], #4
 8010dcc:	d9dd      	bls.n	8010d8a <__lshift+0x126>
 8010dce:	4694      	mov	ip, r2
 8010dd0:	460f      	mov	r7, r1
 8010dd2:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010dd6:	f847 3b04 	str.w	r3, [r7], #4
 8010dda:	6853      	ldr	r3, [r2, #4]
 8010ddc:	f10c 0204 	add.w	r2, ip, #4
 8010de0:	604b      	str	r3, [r1, #4]
 8010de2:	1d39      	adds	r1, r7, #4
 8010de4:	4296      	cmp	r6, r2
 8010de6:	d8f2      	bhi.n	8010dce <__lshift+0x16a>
 8010de8:	e7cf      	b.n	8010d8a <__lshift+0x126>
 8010dea:	bf00      	nop

08010dec <__mcmp>:
 8010dec:	b4f0      	push	{r4, r5, r6, r7}
 8010dee:	690b      	ldr	r3, [r1, #16]
 8010df0:	4605      	mov	r5, r0
 8010df2:	6900      	ldr	r0, [r0, #16]
 8010df4:	1ac0      	subs	r0, r0, r3
 8010df6:	d124      	bne.n	8010e42 <__mcmp+0x56>
 8010df8:	1d1a      	adds	r2, r3, #4
 8010dfa:	0094      	lsls	r4, r2, #2
 8010dfc:	192b      	adds	r3, r5, r4
 8010dfe:	1d1e      	adds	r6, r3, #4
 8010e00:	1909      	adds	r1, r1, r4
 8010e02:	3514      	adds	r5, #20
 8010e04:	f856 4c04 	ldr.w	r4, [r6, #-4]
 8010e08:	680a      	ldr	r2, [r1, #0]
 8010e0a:	43ef      	mvns	r7, r5
 8010e0c:	19be      	adds	r6, r7, r6
 8010e0e:	4294      	cmp	r4, r2
 8010e10:	f3c6 0680 	ubfx	r6, r6, #2, #1
 8010e14:	d110      	bne.n	8010e38 <__mcmp+0x4c>
 8010e16:	429d      	cmp	r5, r3
 8010e18:	d213      	bcs.n	8010e42 <__mcmp+0x56>
 8010e1a:	b13e      	cbz	r6, 8010e2c <__mcmp+0x40>
 8010e1c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8010e20:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010e24:	4294      	cmp	r4, r2
 8010e26:	d107      	bne.n	8010e38 <__mcmp+0x4c>
 8010e28:	429d      	cmp	r5, r3
 8010e2a:	d20a      	bcs.n	8010e42 <__mcmp+0x56>
 8010e2c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8010e30:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010e34:	4294      	cmp	r4, r2
 8010e36:	d0f1      	beq.n	8010e1c <__mcmp+0x30>
 8010e38:	42a2      	cmp	r2, r4
 8010e3a:	bf94      	ite	ls
 8010e3c:	2001      	movls	r0, #1
 8010e3e:	f04f 30ff 	movhi.w	r0, #4294967295
 8010e42:	bcf0      	pop	{r4, r5, r6, r7}
 8010e44:	4770      	bx	lr
 8010e46:	bf00      	nop

08010e48 <__mdiff>:
 8010e48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e4c:	460f      	mov	r7, r1
 8010e4e:	4605      	mov	r5, r0
 8010e50:	4611      	mov	r1, r2
 8010e52:	4638      	mov	r0, r7
 8010e54:	4693      	mov	fp, r2
 8010e56:	f7ff ffc9 	bl	8010dec <__mcmp>
 8010e5a:	1e04      	subs	r4, r0, #0
 8010e5c:	f000 80f1 	beq.w	8011042 <__mdiff+0x1fa>
 8010e60:	f2c0 80ea 	blt.w	8011038 <__mdiff+0x1f0>
 8010e64:	2400      	movs	r4, #0
 8010e66:	4628      	mov	r0, r5
 8010e68:	6879      	ldr	r1, [r7, #4]
 8010e6a:	f7ff fba7 	bl	80105bc <_Balloc>
 8010e6e:	f8db 6014 	ldr.w	r6, [fp, #20]
 8010e72:	697a      	ldr	r2, [r7, #20]
 8010e74:	f8db 5010 	ldr.w	r5, [fp, #16]
 8010e78:	60c4      	str	r4, [r0, #12]
 8010e7a:	fa1f fc82 	uxth.w	ip, r2
 8010e7e:	ea4f 4a16 	mov.w	sl, r6, lsr #16
 8010e82:	b2b4      	uxth	r4, r6
 8010e84:	ebc4 060c 	rsb	r6, r4, ip
 8010e88:	693b      	ldr	r3, [r7, #16]
 8010e8a:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 8010e8e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8010e92:	f10b 0114 	add.w	r1, fp, #20
 8010e96:	eb02 4a26 	add.w	sl, r2, r6, asr #16
 8010e9a:	f105 0814 	add.w	r8, r5, #20
 8010e9e:	43c9      	mvns	r1, r1
 8010ea0:	b2b4      	uxth	r4, r6
 8010ea2:	f10b 0618 	add.w	r6, fp, #24
 8010ea6:	eb08 0201 	add.w	r2, r8, r1
 8010eaa:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8010eae:	eb07 0983 	add.w	r9, r7, r3, lsl #2
 8010eb2:	f100 0518 	add.w	r5, r0, #24
 8010eb6:	45b0      	cmp	r8, r6
 8010eb8:	f3c2 0180 	ubfx	r1, r2, #2, #1
 8010ebc:	6144      	str	r4, [r0, #20]
 8010ebe:	f109 0914 	add.w	r9, r9, #20
 8010ec2:	f107 0c18 	add.w	ip, r7, #24
 8010ec6:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 8010eca:	462a      	mov	r2, r5
 8010ecc:	d952      	bls.n	8010f74 <__mdiff+0x12c>
 8010ece:	b1d9      	cbz	r1, 8010f08 <__mdiff+0xc0>
 8010ed0:	f8dc 2000 	ldr.w	r2, [ip]
 8010ed4:	6836      	ldr	r6, [r6, #0]
 8010ed6:	fa1a fe82 	uxtah	lr, sl, r2
 8010eda:	0c31      	lsrs	r1, r6, #16
 8010edc:	b2b4      	uxth	r4, r6
 8010ede:	ebc4 060e 	rsb	r6, r4, lr
 8010ee2:	ebc1 4c12 	rsb	ip, r1, r2, lsr #16
 8010ee6:	eb0c 4a26 	add.w	sl, ip, r6, asr #16
 8010eea:	b2b2      	uxth	r2, r6
 8010eec:	ea42 440a 	orr.w	r4, r2, sl, lsl #16
 8010ef0:	f10b 061c 	add.w	r6, fp, #28
 8010ef4:	602c      	str	r4, [r5, #0]
 8010ef6:	45b0      	cmp	r8, r6
 8010ef8:	f100 051c 	add.w	r5, r0, #28
 8010efc:	f107 0c1c 	add.w	ip, r7, #28
 8010f00:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 8010f04:	462a      	mov	r2, r5
 8010f06:	d935      	bls.n	8010f74 <__mdiff+0x12c>
 8010f08:	4662      	mov	r2, ip
 8010f0a:	4637      	mov	r7, r6
 8010f0c:	f852 1b04 	ldr.w	r1, [r2], #4
 8010f10:	f857 4b04 	ldr.w	r4, [r7], #4
 8010f14:	fa1a fe81 	uxtah	lr, sl, r1
 8010f18:	fa1f fb84 	uxth.w	fp, r4
 8010f1c:	0c24      	lsrs	r4, r4, #16
 8010f1e:	ebcb 0a0e 	rsb	sl, fp, lr
 8010f22:	ebc4 4111 	rsb	r1, r4, r1, lsr #16
 8010f26:	eb01 442a 	add.w	r4, r1, sl, asr #16
 8010f2a:	fa1f fe8a 	uxth.w	lr, sl
 8010f2e:	4629      	mov	r1, r5
 8010f30:	ea4e 4b04 	orr.w	fp, lr, r4, lsl #16
 8010f34:	f841 bb04 	str.w	fp, [r1], #4
 8010f38:	f8dc c004 	ldr.w	ip, [ip, #4]
 8010f3c:	6876      	ldr	r6, [r6, #4]
 8010f3e:	fa1f fa8c 	uxth.w	sl, ip
 8010f42:	eb0a 4424 	add.w	r4, sl, r4, asr #16
 8010f46:	fa1f fb86 	uxth.w	fp, r6
 8010f4a:	ea4f 4616 	mov.w	r6, r6, lsr #16
 8010f4e:	ebcb 0404 	rsb	r4, fp, r4
 8010f52:	ebc6 4e1c 	rsb	lr, r6, ip, lsr #16
 8010f56:	eb0e 4a24 	add.w	sl, lr, r4, asr #16
 8010f5a:	b2a6      	uxth	r6, r4
 8010f5c:	ea46 440a 	orr.w	r4, r6, sl, lsl #16
 8010f60:	1d3e      	adds	r6, r7, #4
 8010f62:	606c      	str	r4, [r5, #4]
 8010f64:	1d0d      	adds	r5, r1, #4
 8010f66:	45b0      	cmp	r8, r6
 8010f68:	f102 0c04 	add.w	ip, r2, #4
 8010f6c:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 8010f70:	462a      	mov	r2, r5
 8010f72:	d8c9      	bhi.n	8010f08 <__mdiff+0xc0>
 8010f74:	45e1      	cmp	r9, ip
 8010f76:	d955      	bls.n	8011024 <__mdiff+0x1dc>
 8010f78:	4662      	mov	r2, ip
 8010f7a:	ea6f 040c 	mvn.w	r4, ip
 8010f7e:	f852 1b04 	ldr.w	r1, [r2], #4
 8010f82:	fa1a fe81 	uxtah	lr, sl, r1
 8010f86:	ea4f 4811 	mov.w	r8, r1, lsr #16
 8010f8a:	eb08 482e 	add.w	r8, r8, lr, asr #16
 8010f8e:	fa1f fa8e 	uxth.w	sl, lr
 8010f92:	4629      	mov	r1, r5
 8010f94:	eb09 0604 	add.w	r6, r9, r4
 8010f98:	4591      	cmp	r9, r2
 8010f9a:	ea4a 4408 	orr.w	r4, sl, r8, lsl #16
 8010f9e:	f841 4b04 	str.w	r4, [r1], #4
 8010fa2:	f3c6 0680 	ubfx	r6, r6, #2, #1
 8010fa6:	ea4f 4828 	mov.w	r8, r8, asr #16
 8010faa:	d933      	bls.n	8011014 <__mdiff+0x1cc>
 8010fac:	b186      	cbz	r6, 8010fd0 <__mdiff+0x188>
 8010fae:	f852 4b04 	ldr.w	r4, [r2], #4
 8010fb2:	fa18 fe84 	uxtah	lr, r8, r4
 8010fb6:	0c26      	lsrs	r6, r4, #16
 8010fb8:	eb06 462e 	add.w	r6, r6, lr, asr #16
 8010fbc:	fa1f f88e 	uxth.w	r8, lr
 8010fc0:	ea48 4406 	orr.w	r4, r8, r6, lsl #16
 8010fc4:	4591      	cmp	r9, r2
 8010fc6:	f841 4b04 	str.w	r4, [r1], #4
 8010fca:	ea4f 4826 	mov.w	r8, r6, asr #16
 8010fce:	d921      	bls.n	8011014 <__mdiff+0x1cc>
 8010fd0:	4617      	mov	r7, r2
 8010fd2:	460e      	mov	r6, r1
 8010fd4:	f857 4b04 	ldr.w	r4, [r7], #4
 8010fd8:	fa18 fe84 	uxtah	lr, r8, r4
 8010fdc:	0c24      	lsrs	r4, r4, #16
 8010fde:	eb04 442e 	add.w	r4, r4, lr, asr #16
 8010fe2:	fa1f f88e 	uxth.w	r8, lr
 8010fe6:	ea48 4e04 	orr.w	lr, r8, r4, lsl #16
 8010fea:	f846 eb04 	str.w	lr, [r6], #4
 8010fee:	6852      	ldr	r2, [r2, #4]
 8010ff0:	fa1f f882 	uxth.w	r8, r2
 8010ff4:	eb08 4424 	add.w	r4, r8, r4, asr #16
 8010ff8:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8010ffc:	eb02 4e24 	add.w	lr, r2, r4, asr #16
 8011000:	b2a4      	uxth	r4, r4
 8011002:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8011006:	1d3a      	adds	r2, r7, #4
 8011008:	604c      	str	r4, [r1, #4]
 801100a:	1d31      	adds	r1, r6, #4
 801100c:	4591      	cmp	r9, r2
 801100e:	ea4f 482e 	mov.w	r8, lr, asr #16
 8011012:	d8dd      	bhi.n	8010fd0 <__mdiff+0x188>
 8011014:	ea6f 010c 	mvn.w	r1, ip
 8011018:	eb01 0209 	add.w	r2, r1, r9
 801101c:	f022 0103 	bic.w	r1, r2, #3
 8011020:	1d0a      	adds	r2, r1, #4
 8011022:	18aa      	adds	r2, r5, r2
 8011024:	3a04      	subs	r2, #4
 8011026:	b924      	cbnz	r4, 8011032 <__mdiff+0x1ea>
 8011028:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 801102c:	3b01      	subs	r3, #1
 801102e:	2900      	cmp	r1, #0
 8011030:	d0fa      	beq.n	8011028 <__mdiff+0x1e0>
 8011032:	6103      	str	r3, [r0, #16]
 8011034:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011038:	463b      	mov	r3, r7
 801103a:	2401      	movs	r4, #1
 801103c:	465f      	mov	r7, fp
 801103e:	469b      	mov	fp, r3
 8011040:	e711      	b.n	8010e66 <__mdiff+0x1e>
 8011042:	4628      	mov	r0, r5
 8011044:	4621      	mov	r1, r4
 8011046:	f7ff fab9 	bl	80105bc <_Balloc>
 801104a:	2201      	movs	r2, #1
 801104c:	6102      	str	r2, [r0, #16]
 801104e:	6144      	str	r4, [r0, #20]
 8011050:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011054 <__ulp>:
 8011054:	2300      	movs	r3, #0
 8011056:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 801105a:	400b      	ands	r3, r1
 801105c:	f1a3 7050 	sub.w	r0, r3, #54525952	; 0x3400000
 8011060:	2800      	cmp	r0, #0
 8011062:	dd02      	ble.n	801106a <__ulp+0x16>
 8011064:	4601      	mov	r1, r0
 8011066:	2000      	movs	r0, #0
 8011068:	4770      	bx	lr
 801106a:	4241      	negs	r1, r0
 801106c:	150b      	asrs	r3, r1, #20
 801106e:	2100      	movs	r1, #0
 8011070:	2b13      	cmp	r3, #19
 8011072:	dd0b      	ble.n	801108c <__ulp+0x38>
 8011074:	2b32      	cmp	r3, #50	; 0x32
 8011076:	dd02      	ble.n	801107e <__ulp+0x2a>
 8011078:	2201      	movs	r2, #1
 801107a:	4610      	mov	r0, r2
 801107c:	4770      	bx	lr
 801107e:	f1c3 0033 	rsb	r0, r3, #51	; 0x33
 8011082:	2301      	movs	r3, #1
 8011084:	fa03 f200 	lsl.w	r2, r3, r0
 8011088:	4610      	mov	r0, r2
 801108a:	4770      	bx	lr
 801108c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8011090:	fa41 f103 	asr.w	r1, r1, r3
 8011094:	2000      	movs	r0, #0
 8011096:	4770      	bx	lr

08011098 <__b2d>:
 8011098:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801109c:	6906      	ldr	r6, [r0, #16]
 801109e:	4688      	mov	r8, r1
 80110a0:	1d31      	adds	r1, r6, #4
 80110a2:	eb00 0681 	add.w	r6, r0, r1, lsl #2
 80110a6:	4634      	mov	r4, r6
 80110a8:	f100 0714 	add.w	r7, r0, #20
 80110ac:	f854 5b04 	ldr.w	r5, [r4], #4
 80110b0:	4628      	mov	r0, r5
 80110b2:	f7ff fbcf 	bl	8010854 <__hi0bits>
 80110b6:	f1c0 0320 	rsb	r3, r0, #32
 80110ba:	280a      	cmp	r0, #10
 80110bc:	f8c8 3000 	str.w	r3, [r8]
 80110c0:	4632      	mov	r2, r6
 80110c2:	dc17      	bgt.n	80110f4 <__b2d+0x5c>
 80110c4:	42b7      	cmp	r7, r6
 80110c6:	f1c0 020b 	rsb	r2, r0, #11
 80110ca:	bf38      	it	cc
 80110cc:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 80110d0:	fa25 f302 	lsr.w	r3, r5, r2
 80110d4:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80110d8:	bf34      	ite	cc
 80110da:	fa24 f202 	lsrcc.w	r2, r4, r2
 80110de:	2200      	movcs	r2, #0
 80110e0:	3015      	adds	r0, #21
 80110e2:	f441 1340 	orr.w	r3, r1, #3145728	; 0x300000
 80110e6:	fa05 f500 	lsl.w	r5, r5, r0
 80110ea:	ea42 0005 	orr.w	r0, r2, r5
 80110ee:	4619      	mov	r1, r3
 80110f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80110f4:	42b7      	cmp	r7, r6
 80110f6:	d31f      	bcc.n	8011138 <__b2d+0xa0>
 80110f8:	2400      	movs	r4, #0
 80110fa:	f1b0 060b 	subs.w	r6, r0, #11
 80110fe:	d021      	beq.n	8011144 <__b2d+0xac>
 8011100:	42ba      	cmp	r2, r7
 8011102:	fa05 f506 	lsl.w	r5, r5, r6
 8011106:	f1c0 012b 	rsb	r1, r0, #43	; 0x2b
 801110a:	bf88      	it	hi
 801110c:	f852 2c04 	ldrhi.w	r2, [r2, #-4]
 8011110:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 8011114:	fa24 fc01 	lsr.w	ip, r4, r1
 8011118:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801111c:	bf88      	it	hi
 801111e:	fa22 f101 	lsrhi.w	r1, r2, r1
 8011122:	ea45 030c 	orr.w	r3, r5, ip
 8011126:	bf98      	it	ls
 8011128:	2100      	movls	r1, #0
 801112a:	fa04 f406 	lsl.w	r4, r4, r6
 801112e:	ea41 0004 	orr.w	r0, r1, r4
 8011132:	4619      	mov	r1, r3
 8011134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011138:	1f32      	subs	r2, r6, #4
 801113a:	f1b0 060b 	subs.w	r6, r0, #11
 801113e:	f854 4c08 	ldr.w	r4, [r4, #-8]
 8011142:	d1dd      	bne.n	8011100 <__b2d+0x68>
 8011144:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 8011148:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 801114c:	4620      	mov	r0, r4
 801114e:	4619      	mov	r1, r3
 8011150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08011154 <__d2b>:
 8011154:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011158:	b083      	sub	sp, #12
 801115a:	2101      	movs	r1, #1
 801115c:	461d      	mov	r5, r3
 801115e:	4614      	mov	r4, r2
 8011160:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8011162:	f7ff fa2b 	bl	80105bc <_Balloc>
 8011166:	f3c5 560a 	ubfx	r6, r5, #20, #11
 801116a:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
 801116e:	4680      	mov	r8, r0
 8011170:	46a9      	mov	r9, r5
 8011172:	f423 0070 	bic.w	r0, r3, #15728640	; 0xf00000
 8011176:	b10e      	cbz	r6, 801117c <__d2b+0x28>
 8011178:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
 801117c:	9001      	str	r0, [sp, #4]
 801117e:	2c00      	cmp	r4, #0
 8011180:	d024      	beq.n	80111cc <__d2b+0x78>
 8011182:	aa02      	add	r2, sp, #8
 8011184:	4668      	mov	r0, sp
 8011186:	f842 4d08 	str.w	r4, [r2, #-8]!
 801118a:	f7ff fb81 	bl	8010890 <__lo0bits>
 801118e:	9b01      	ldr	r3, [sp, #4]
 8011190:	2800      	cmp	r0, #0
 8011192:	d131      	bne.n	80111f8 <__d2b+0xa4>
 8011194:	9c00      	ldr	r4, [sp, #0]
 8011196:	f8c8 4014 	str.w	r4, [r8, #20]
 801119a:	2b00      	cmp	r3, #0
 801119c:	bf0c      	ite	eq
 801119e:	2401      	moveq	r4, #1
 80111a0:	2402      	movne	r4, #2
 80111a2:	f8c8 3018 	str.w	r3, [r8, #24]
 80111a6:	f8c8 4010 	str.w	r4, [r8, #16]
 80111aa:	b9de      	cbnz	r6, 80111e4 <__d2b+0x90>
 80111ac:	eb08 0284 	add.w	r2, r8, r4, lsl #2
 80111b0:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 80111b4:	6910      	ldr	r0, [r2, #16]
 80111b6:	603b      	str	r3, [r7, #0]
 80111b8:	f7ff fb4c 	bl	8010854 <__hi0bits>
 80111bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80111be:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 80111c2:	6008      	str	r0, [r1, #0]
 80111c4:	4640      	mov	r0, r8
 80111c6:	b003      	add	sp, #12
 80111c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80111cc:	a801      	add	r0, sp, #4
 80111ce:	f7ff fb5f 	bl	8010890 <__lo0bits>
 80111d2:	9901      	ldr	r1, [sp, #4]
 80111d4:	2401      	movs	r4, #1
 80111d6:	f8c8 1014 	str.w	r1, [r8, #20]
 80111da:	f8c8 4010 	str.w	r4, [r8, #16]
 80111de:	3020      	adds	r0, #32
 80111e0:	2e00      	cmp	r6, #0
 80111e2:	d0e3      	beq.n	80111ac <__d2b+0x58>
 80111e4:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
 80111e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80111ea:	eb09 0200 	add.w	r2, r9, r0
 80111ee:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80111f2:	603a      	str	r2, [r7, #0]
 80111f4:	6018      	str	r0, [r3, #0]
 80111f6:	e7e5      	b.n	80111c4 <__d2b+0x70>
 80111f8:	f1c0 0120 	rsb	r1, r0, #32
 80111fc:	9a00      	ldr	r2, [sp, #0]
 80111fe:	fa03 f401 	lsl.w	r4, r3, r1
 8011202:	ea44 0102 	orr.w	r1, r4, r2
 8011206:	fa23 f300 	lsr.w	r3, r3, r0
 801120a:	f8c8 1014 	str.w	r1, [r8, #20]
 801120e:	9301      	str	r3, [sp, #4]
 8011210:	e7c3      	b.n	801119a <__d2b+0x46>
 8011212:	bf00      	nop

08011214 <__ratio>:
 8011214:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011216:	b083      	sub	sp, #12
 8011218:	460e      	mov	r6, r1
 801121a:	4669      	mov	r1, sp
 801121c:	4607      	mov	r7, r0
 801121e:	f7ff ff3b 	bl	8011098 <__b2d>
 8011222:	4604      	mov	r4, r0
 8011224:	460d      	mov	r5, r1
 8011226:	4630      	mov	r0, r6
 8011228:	a901      	add	r1, sp, #4
 801122a:	f7ff ff35 	bl	8011098 <__b2d>
 801122e:	4602      	mov	r2, r0
 8011230:	460b      	mov	r3, r1
 8011232:	e89d 0003 	ldmia.w	sp, {r0, r1}
 8011236:	693f      	ldr	r7, [r7, #16]
 8011238:	6936      	ldr	r6, [r6, #16]
 801123a:	1a41      	subs	r1, r0, r1
 801123c:	ebc6 0e07 	rsb	lr, r6, r7
 8011240:	eb01 1c4e 	add.w	ip, r1, lr, lsl #5
 8011244:	f1bc 0f00 	cmp.w	ip, #0
 8011248:	4616      	mov	r6, r2
 801124a:	461f      	mov	r7, r3
 801124c:	dd07      	ble.n	801125e <__ratio+0x4a>
 801124e:	eb05 550c 	add.w	r5, r5, ip, lsl #20
 8011252:	4620      	mov	r0, r4
 8011254:	4629      	mov	r1, r5
 8011256:	f7f8 fa33 	bl	80096c0 <__aeabi_ddiv>
 801125a:	b003      	add	sp, #12
 801125c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801125e:	eba3 570c 	sub.w	r7, r3, ip, lsl #20
 8011262:	463b      	mov	r3, r7
 8011264:	e7f5      	b.n	8011252 <__ratio+0x3e>
 8011266:	bf00      	nop

08011268 <_mprec_log10>:
 8011268:	2817      	cmp	r0, #23
 801126a:	b538      	push	{r3, r4, r5, lr}
 801126c:	dd27      	ble.n	80112be <_mprec_log10+0x56>
 801126e:	2100      	movs	r1, #0
 8011270:	2300      	movs	r3, #0
 8011272:	1e45      	subs	r5, r0, #1
 8011274:	2200      	movs	r2, #0
 8011276:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801127a:	2000      	movs	r0, #0
 801127c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8011280:	f7f8 f8f4 	bl	800946c <__aeabi_dmul>
 8011284:	462c      	mov	r4, r5
 8011286:	4602      	mov	r2, r0
 8011288:	460b      	mov	r3, r1
 801128a:	f005 0501 	and.w	r5, r5, #1
 801128e:	b19c      	cbz	r4, 80112b8 <_mprec_log10+0x50>
 8011290:	b965      	cbnz	r5, 80112ac <_mprec_log10+0x44>
 8011292:	4619      	mov	r1, r3
 8011294:	2300      	movs	r3, #0
 8011296:	4610      	mov	r0, r2
 8011298:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801129c:	2200      	movs	r2, #0
 801129e:	f7f8 f8e5 	bl	800946c <__aeabi_dmul>
 80112a2:	2300      	movs	r3, #0
 80112a4:	3c01      	subs	r4, #1
 80112a6:	2200      	movs	r2, #0
 80112a8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80112ac:	f7f8 f8de 	bl	800946c <__aeabi_dmul>
 80112b0:	3c01      	subs	r4, #1
 80112b2:	4602      	mov	r2, r0
 80112b4:	460b      	mov	r3, r1
 80112b6:	d1ec      	bne.n	8011292 <_mprec_log10+0x2a>
 80112b8:	4610      	mov	r0, r2
 80112ba:	4619      	mov	r1, r3
 80112bc:	bd38      	pop	{r3, r4, r5, pc}
 80112be:	4b03      	ldr	r3, [pc, #12]	; (80112cc <_mprec_log10+0x64>)
 80112c0:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80112c4:	e9d0 2300 	ldrd	r2, r3, [r0]
 80112c8:	e7f6      	b.n	80112b8 <_mprec_log10+0x50>
 80112ca:	bf00      	nop
 80112cc:	08014df0 	.word	0x08014df0

080112d0 <__copybits>:
 80112d0:	b4f0      	push	{r4, r5, r6, r7}
 80112d2:	6916      	ldr	r6, [r2, #16]
 80112d4:	4694      	mov	ip, r2
 80112d6:	3901      	subs	r1, #1
 80112d8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80112dc:	114f      	asrs	r7, r1, #5
 80112de:	f10c 0314 	add.w	r3, ip, #20
 80112e2:	3614      	adds	r6, #20
 80112e4:	1c7a      	adds	r2, r7, #1
 80112e6:	42b3      	cmp	r3, r6
 80112e8:	eb00 0782 	add.w	r7, r0, r2, lsl #2
 80112ec:	d227      	bcs.n	801133e <__copybits+0x6e>
 80112ee:	43da      	mvns	r2, r3
 80112f0:	f8dc 4014 	ldr.w	r4, [ip, #20]
 80112f4:	4601      	mov	r1, r0
 80112f6:	f10c 0318 	add.w	r3, ip, #24
 80112fa:	18b2      	adds	r2, r6, r2
 80112fc:	429e      	cmp	r6, r3
 80112fe:	f841 4b04 	str.w	r4, [r1], #4
 8011302:	f3c2 0280 	ubfx	r2, r2, #2, #1
 8011306:	d913      	bls.n	8011330 <__copybits+0x60>
 8011308:	b132      	cbz	r2, 8011318 <__copybits+0x48>
 801130a:	681a      	ldr	r2, [r3, #0]
 801130c:	f10c 031c 	add.w	r3, ip, #28
 8011310:	429e      	cmp	r6, r3
 8011312:	f841 2b04 	str.w	r2, [r1], #4
 8011316:	d90b      	bls.n	8011330 <__copybits+0x60>
 8011318:	461d      	mov	r5, r3
 801131a:	460c      	mov	r4, r1
 801131c:	f855 2b04 	ldr.w	r2, [r5], #4
 8011320:	f844 2b04 	str.w	r2, [r4], #4
 8011324:	685b      	ldr	r3, [r3, #4]
 8011326:	604b      	str	r3, [r1, #4]
 8011328:	1d2b      	adds	r3, r5, #4
 801132a:	1d21      	adds	r1, r4, #4
 801132c:	429e      	cmp	r6, r3
 801132e:	d8f3      	bhi.n	8011318 <__copybits+0x48>
 8011330:	ebcc 0106 	rsb	r1, ip, r6
 8011334:	3915      	subs	r1, #21
 8011336:	f021 0203 	bic.w	r2, r1, #3
 801133a:	1d13      	adds	r3, r2, #4
 801133c:	18c0      	adds	r0, r0, r3
 801133e:	4287      	cmp	r7, r0
 8011340:	d915      	bls.n	801136e <__copybits+0x9e>
 8011342:	4603      	mov	r3, r0
 8011344:	2100      	movs	r1, #0
 8011346:	f843 1b04 	str.w	r1, [r3], #4
 801134a:	43c0      	mvns	r0, r0
 801134c:	183a      	adds	r2, r7, r0
 801134e:	429f      	cmp	r7, r3
 8011350:	f3c2 0080 	ubfx	r0, r2, #2, #1
 8011354:	d90b      	bls.n	801136e <__copybits+0x9e>
 8011356:	b118      	cbz	r0, 8011360 <__copybits+0x90>
 8011358:	f843 1b04 	str.w	r1, [r3], #4
 801135c:	429f      	cmp	r7, r3
 801135e:	d906      	bls.n	801136e <__copybits+0x9e>
 8011360:	461a      	mov	r2, r3
 8011362:	f842 1b04 	str.w	r1, [r2], #4
 8011366:	6059      	str	r1, [r3, #4]
 8011368:	1d13      	adds	r3, r2, #4
 801136a:	429f      	cmp	r7, r3
 801136c:	d8f8      	bhi.n	8011360 <__copybits+0x90>
 801136e:	bcf0      	pop	{r4, r5, r6, r7}
 8011370:	4770      	bx	lr
 8011372:	bf00      	nop

08011374 <__any_on>:
 8011374:	b430      	push	{r4, r5}
 8011376:	6904      	ldr	r4, [r0, #16]
 8011378:	114a      	asrs	r2, r1, #5
 801137a:	4294      	cmp	r4, r2
 801137c:	f100 0314 	add.w	r3, r0, #20
 8011380:	da22      	bge.n	80113c8 <__any_on+0x54>
 8011382:	4622      	mov	r2, r4
 8011384:	3204      	adds	r2, #4
 8011386:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 801138a:	1d01      	adds	r1, r0, #4
 801138c:	428b      	cmp	r3, r1
 801138e:	d229      	bcs.n	80113e4 <__any_on+0x70>
 8011390:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8011394:	b972      	cbnz	r2, 80113b4 <__any_on+0x40>
 8011396:	1ac1      	subs	r1, r0, r3
 8011398:	1cca      	adds	r2, r1, #3
 801139a:	0752      	lsls	r2, r2, #29
 801139c:	d40d      	bmi.n	80113ba <__any_on+0x46>
 801139e:	4283      	cmp	r3, r0
 80113a0:	d220      	bcs.n	80113e4 <__any_on+0x70>
 80113a2:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80113a6:	3804      	subs	r0, #4
 80113a8:	b922      	cbnz	r2, 80113b4 <__any_on+0x40>
 80113aa:	f850 1c04 	ldr.w	r1, [r0, #-4]
 80113ae:	3804      	subs	r0, #4
 80113b0:	2900      	cmp	r1, #0
 80113b2:	d0f4      	beq.n	801139e <__any_on+0x2a>
 80113b4:	2001      	movs	r0, #1
 80113b6:	bc30      	pop	{r4, r5}
 80113b8:	4770      	bx	lr
 80113ba:	4283      	cmp	r3, r0
 80113bc:	d212      	bcs.n	80113e4 <__any_on+0x70>
 80113be:	f850 1d04 	ldr.w	r1, [r0, #-4]!
 80113c2:	2900      	cmp	r1, #0
 80113c4:	d0eb      	beq.n	801139e <__any_on+0x2a>
 80113c6:	e7f5      	b.n	80113b4 <__any_on+0x40>
 80113c8:	dddc      	ble.n	8011384 <__any_on+0x10>
 80113ca:	f011 011f 	ands.w	r1, r1, #31
 80113ce:	d0d9      	beq.n	8011384 <__any_on+0x10>
 80113d0:	eb00 0482 	add.w	r4, r0, r2, lsl #2
 80113d4:	6964      	ldr	r4, [r4, #20]
 80113d6:	fa24 f501 	lsr.w	r5, r4, r1
 80113da:	fa05 f101 	lsl.w	r1, r5, r1
 80113de:	42a1      	cmp	r1, r4
 80113e0:	d1e8      	bne.n	80113b4 <__any_on+0x40>
 80113e2:	e7cf      	b.n	8011384 <__any_on+0x10>
 80113e4:	2000      	movs	r0, #0
 80113e6:	e7e6      	b.n	80113b6 <__any_on+0x42>

080113e8 <cleanup_glue>:
 80113e8:	b538      	push	{r3, r4, r5, lr}
 80113ea:	460c      	mov	r4, r1
 80113ec:	6809      	ldr	r1, [r1, #0]
 80113ee:	4605      	mov	r5, r0
 80113f0:	b109      	cbz	r1, 80113f6 <cleanup_glue+0xe>
 80113f2:	f7ff fff9 	bl	80113e8 <cleanup_glue>
 80113f6:	4628      	mov	r0, r5
 80113f8:	4621      	mov	r1, r4
 80113fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80113fe:	f7fe bd05 	b.w	800fe0c <_free_r>
 8011402:	bf00      	nop

08011404 <_reclaim_reent>:
 8011404:	4b21      	ldr	r3, [pc, #132]	; (801148c <_reclaim_reent+0x88>)
 8011406:	6819      	ldr	r1, [r3, #0]
 8011408:	4288      	cmp	r0, r1
 801140a:	b570      	push	{r4, r5, r6, lr}
 801140c:	4605      	mov	r5, r0
 801140e:	d030      	beq.n	8011472 <_reclaim_reent+0x6e>
 8011410:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8011412:	b1a2      	cbz	r2, 801143e <_reclaim_reent+0x3a>
 8011414:	2000      	movs	r0, #0
 8011416:	4606      	mov	r6, r0
 8011418:	f852 1020 	ldr.w	r1, [r2, r0, lsl #2]
 801141c:	b139      	cbz	r1, 801142e <_reclaim_reent+0x2a>
 801141e:	680c      	ldr	r4, [r1, #0]
 8011420:	4628      	mov	r0, r5
 8011422:	f7fe fcf3 	bl	800fe0c <_free_r>
 8011426:	4621      	mov	r1, r4
 8011428:	2c00      	cmp	r4, #0
 801142a:	d1f8      	bne.n	801141e <_reclaim_reent+0x1a>
 801142c:	6cea      	ldr	r2, [r5, #76]	; 0x4c
 801142e:	3601      	adds	r6, #1
 8011430:	2e20      	cmp	r6, #32
 8011432:	4630      	mov	r0, r6
 8011434:	d1f0      	bne.n	8011418 <_reclaim_reent+0x14>
 8011436:	4628      	mov	r0, r5
 8011438:	4611      	mov	r1, r2
 801143a:	f7fe fce7 	bl	800fe0c <_free_r>
 801143e:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8011440:	b111      	cbz	r1, 8011448 <_reclaim_reent+0x44>
 8011442:	4628      	mov	r0, r5
 8011444:	f7fe fce2 	bl	800fe0c <_free_r>
 8011448:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
 801144c:	b151      	cbz	r1, 8011464 <_reclaim_reent+0x60>
 801144e:	f505 76a6 	add.w	r6, r5, #332	; 0x14c
 8011452:	42b1      	cmp	r1, r6
 8011454:	d006      	beq.n	8011464 <_reclaim_reent+0x60>
 8011456:	680c      	ldr	r4, [r1, #0]
 8011458:	4628      	mov	r0, r5
 801145a:	f7fe fcd7 	bl	800fe0c <_free_r>
 801145e:	42a6      	cmp	r6, r4
 8011460:	4621      	mov	r1, r4
 8011462:	d1f8      	bne.n	8011456 <_reclaim_reent+0x52>
 8011464:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8011466:	b111      	cbz	r1, 801146e <_reclaim_reent+0x6a>
 8011468:	4628      	mov	r0, r5
 801146a:	f7fe fccf 	bl	800fe0c <_free_r>
 801146e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8011470:	b903      	cbnz	r3, 8011474 <_reclaim_reent+0x70>
 8011472:	bd70      	pop	{r4, r5, r6, pc}
 8011474:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 8011476:	4628      	mov	r0, r5
 8011478:	4788      	blx	r1
 801147a:	f8d5 12e0 	ldr.w	r1, [r5, #736]	; 0x2e0
 801147e:	2900      	cmp	r1, #0
 8011480:	d0f7      	beq.n	8011472 <_reclaim_reent+0x6e>
 8011482:	4628      	mov	r0, r5
 8011484:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011488:	f7ff bfae 	b.w	80113e8 <cleanup_glue>
 801148c:	20000878 	.word	0x20000878

08011490 <_wrapup_reent>:
 8011490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011494:	4680      	mov	r8, r0
 8011496:	2800      	cmp	r0, #0
 8011498:	d02e      	beq.n	80114f8 <_wrapup_reent+0x68>
 801149a:	f8d8 7148 	ldr.w	r7, [r8, #328]	; 0x148
 801149e:	b317      	cbz	r7, 80114e6 <_wrapup_reent+0x56>
 80114a0:	687c      	ldr	r4, [r7, #4]
 80114a2:	1e65      	subs	r5, r4, #1
 80114a4:	d41c      	bmi.n	80114e0 <_wrapup_reent+0x50>
 80114a6:	3402      	adds	r4, #2
 80114a8:	eb07 0484 	add.w	r4, r7, r4, lsl #2
 80114ac:	f005 0901 	and.w	r9, r5, #1
 80114b0:	f854 0d04 	ldr.w	r0, [r4, #-4]!
 80114b4:	4780      	blx	r0
 80114b6:	1e6e      	subs	r6, r5, #1
 80114b8:	b195      	cbz	r5, 80114e0 <_wrapup_reent+0x50>
 80114ba:	f1b9 0f00 	cmp.w	r9, #0
 80114be:	d005      	beq.n	80114cc <_wrapup_reent+0x3c>
 80114c0:	f854 1d04 	ldr.w	r1, [r4, #-4]!
 80114c4:	3e01      	subs	r6, #1
 80114c6:	4788      	blx	r1
 80114c8:	1c73      	adds	r3, r6, #1
 80114ca:	d009      	beq.n	80114e0 <_wrapup_reent+0x50>
 80114cc:	f854 2d04 	ldr.w	r2, [r4, #-4]!
 80114d0:	4790      	blx	r2
 80114d2:	1e75      	subs	r5, r6, #1
 80114d4:	f854 3d04 	ldr.w	r3, [r4, #-4]!
 80114d8:	4798      	blx	r3
 80114da:	3e02      	subs	r6, #2
 80114dc:	2d00      	cmp	r5, #0
 80114de:	d1f5      	bne.n	80114cc <_wrapup_reent+0x3c>
 80114e0:	683f      	ldr	r7, [r7, #0]
 80114e2:	2f00      	cmp	r7, #0
 80114e4:	d1dc      	bne.n	80114a0 <_wrapup_reent+0x10>
 80114e6:	f8d8 103c 	ldr.w	r1, [r8, #60]	; 0x3c
 80114ea:	b119      	cbz	r1, 80114f4 <_wrapup_reent+0x64>
 80114ec:	4640      	mov	r0, r8
 80114ee:	4788      	blx	r1
 80114f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80114f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80114f8:	4b01      	ldr	r3, [pc, #4]	; (8011500 <_wrapup_reent+0x70>)
 80114fa:	f8d3 8000 	ldr.w	r8, [r3]
 80114fe:	e7cc      	b.n	801149a <_wrapup_reent+0xa>
 8011500:	20000878 	.word	0x20000878

08011504 <__fpclassifyd>:
 8011504:	460b      	mov	r3, r1
 8011506:	b161      	cbz	r1, 8011522 <__fpclassifyd+0x1e>
 8011508:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 801150c:	d009      	beq.n	8011522 <__fpclassifyd+0x1e>
 801150e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011512:	f5a3 1180 	sub.w	r1, r3, #1048576	; 0x100000
 8011516:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 801151a:	4291      	cmp	r1, r2
 801151c:	d805      	bhi.n	801152a <__fpclassifyd+0x26>
 801151e:	2004      	movs	r0, #4
 8011520:	4770      	bx	lr
 8011522:	2800      	cmp	r0, #0
 8011524:	d1f3      	bne.n	801150e <__fpclassifyd+0xa>
 8011526:	2002      	movs	r0, #2
 8011528:	4770      	bx	lr
 801152a:	f103 41ff 	add.w	r1, r3, #2139095040	; 0x7f800000
 801152e:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
 8011532:	4291      	cmp	r1, r2
 8011534:	d9f3      	bls.n	801151e <__fpclassifyd+0x1a>
 8011536:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801153a:	f2c0 020f 	movt	r2, #15
 801153e:	4293      	cmp	r3, r2
 8011540:	d801      	bhi.n	8011546 <__fpclassifyd+0x42>
 8011542:	2003      	movs	r0, #3
 8011544:	4770      	bx	lr
 8011546:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801154a:	4291      	cmp	r1, r2
 801154c:	d9f9      	bls.n	8011542 <__fpclassifyd+0x3e>
 801154e:	2200      	movs	r2, #0
 8011550:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 8011554:	4293      	cmp	r3, r2
 8011556:	d004      	beq.n	8011562 <__fpclassifyd+0x5e>
 8011558:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 801155c:	d001      	beq.n	8011562 <__fpclassifyd+0x5e>
 801155e:	2000      	movs	r0, #0
 8011560:	4770      	bx	lr
 8011562:	f1d0 0001 	rsbs	r0, r0, #1
 8011566:	bf38      	it	cc
 8011568:	2000      	movcc	r0, #0
 801156a:	4770      	bx	lr

0801156c <__sread>:
 801156c:	b510      	push	{r4, lr}
 801156e:	460c      	mov	r4, r1
 8011570:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011574:	f002 fc16 	bl	8013da4 <_read_r>
 8011578:	2800      	cmp	r0, #0
 801157a:	db03      	blt.n	8011584 <__sread+0x18>
 801157c:	6d22      	ldr	r2, [r4, #80]	; 0x50
 801157e:	1813      	adds	r3, r2, r0
 8011580:	6523      	str	r3, [r4, #80]	; 0x50
 8011582:	bd10      	pop	{r4, pc}
 8011584:	89a3      	ldrh	r3, [r4, #12]
 8011586:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 801158a:	81a1      	strh	r1, [r4, #12]
 801158c:	bd10      	pop	{r4, pc}
 801158e:	bf00      	nop

08011590 <__seofread>:
 8011590:	2000      	movs	r0, #0
 8011592:	4770      	bx	lr

08011594 <__swrite>:
 8011594:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011598:	460c      	mov	r4, r1
 801159a:	8989      	ldrh	r1, [r1, #12]
 801159c:	f401 7c80 	and.w	ip, r1, #256	; 0x100
 80115a0:	fa0f fc8c 	sxth.w	ip, ip
 80115a4:	4607      	mov	r7, r0
 80115a6:	4616      	mov	r6, r2
 80115a8:	461d      	mov	r5, r3
 80115aa:	f1bc 0f00 	cmp.w	ip, #0
 80115ae:	d006      	beq.n	80115be <__swrite+0x2a>
 80115b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80115b4:	2200      	movs	r2, #0
 80115b6:	2302      	movs	r3, #2
 80115b8:	f002 fb14 	bl	8013be4 <_lseek_r>
 80115bc:	89a1      	ldrh	r1, [r4, #12]
 80115be:	f421 5080 	bic.w	r0, r1, #4096	; 0x1000
 80115c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80115c6:	81a0      	strh	r0, [r4, #12]
 80115c8:	4632      	mov	r2, r6
 80115ca:	4638      	mov	r0, r7
 80115cc:	462b      	mov	r3, r5
 80115ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80115d2:	f001 bfc1 	b.w	8013558 <_write_r>
 80115d6:	bf00      	nop

080115d8 <__sseek>:
 80115d8:	b510      	push	{r4, lr}
 80115da:	460c      	mov	r4, r1
 80115dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80115e0:	f002 fb00 	bl	8013be4 <_lseek_r>
 80115e4:	1c42      	adds	r2, r0, #1
 80115e6:	89a3      	ldrh	r3, [r4, #12]
 80115e8:	d004      	beq.n	80115f4 <__sseek+0x1c>
 80115ea:	f443 5180 	orr.w	r1, r3, #4096	; 0x1000
 80115ee:	6520      	str	r0, [r4, #80]	; 0x50
 80115f0:	81a1      	strh	r1, [r4, #12]
 80115f2:	bd10      	pop	{r4, pc}
 80115f4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80115f8:	81a2      	strh	r2, [r4, #12]
 80115fa:	bd10      	pop	{r4, pc}

080115fc <__sclose>:
 80115fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011600:	f001 bfee 	b.w	80135e0 <_close_r>

08011604 <__ssprint_r>:
 8011604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011608:	6894      	ldr	r4, [r2, #8]
 801160a:	6817      	ldr	r7, [r2, #0]
 801160c:	b083      	sub	sp, #12
 801160e:	4692      	mov	sl, r2
 8011610:	4681      	mov	r9, r0
 8011612:	460d      	mov	r5, r1
 8011614:	2c00      	cmp	r4, #0
 8011616:	d06e      	beq.n	80116f6 <__ssprint_r+0xf2>
 8011618:	f04f 0b00 	mov.w	fp, #0
 801161c:	6808      	ldr	r0, [r1, #0]
 801161e:	688e      	ldr	r6, [r1, #8]
 8011620:	465c      	mov	r4, fp
 8011622:	2c00      	cmp	r4, #0
 8011624:	d047      	beq.n	80116b6 <__ssprint_r+0xb2>
 8011626:	42b4      	cmp	r4, r6
 8011628:	46b0      	mov	r8, r6
 801162a:	d349      	bcc.n	80116c0 <__ssprint_r+0xbc>
 801162c:	89ab      	ldrh	r3, [r5, #12]
 801162e:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8011632:	d030      	beq.n	8011696 <__ssprint_r+0x92>
 8011634:	696e      	ldr	r6, [r5, #20]
 8011636:	6929      	ldr	r1, [r5, #16]
 8011638:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 801163c:	ebc1 0800 	rsb	r8, r1, r0
 8011640:	eb02 76d2 	add.w	r6, r2, r2, lsr #31
 8011644:	1c60      	adds	r0, r4, #1
 8011646:	1076      	asrs	r6, r6, #1
 8011648:	4440      	add	r0, r8
 801164a:	4286      	cmp	r6, r0
 801164c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011650:	4632      	mov	r2, r6
 8011652:	b21b      	sxth	r3, r3
 8011654:	bf3c      	itt	cc
 8011656:	4606      	movcc	r6, r0
 8011658:	4632      	movcc	r2, r6
 801165a:	4648      	mov	r0, r9
 801165c:	2b00      	cmp	r3, #0
 801165e:	d032      	beq.n	80116c6 <__ssprint_r+0xc2>
 8011660:	4611      	mov	r1, r2
 8011662:	f7f8 f9e7 	bl	8009a34 <_malloc_r>
 8011666:	2800      	cmp	r0, #0
 8011668:	d036      	beq.n	80116d8 <__ssprint_r+0xd4>
 801166a:	6929      	ldr	r1, [r5, #16]
 801166c:	9001      	str	r0, [sp, #4]
 801166e:	4642      	mov	r2, r8
 8011670:	f7f8 fc8e 	bl	8009f90 <memcpy>
 8011674:	89aa      	ldrh	r2, [r5, #12]
 8011676:	f422 6090 	bic.w	r0, r2, #1152	; 0x480
 801167a:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 801167e:	81a9      	strh	r1, [r5, #12]
 8011680:	9901      	ldr	r1, [sp, #4]
 8011682:	ebc8 0306 	rsb	r3, r8, r6
 8011686:	eb01 0008 	add.w	r0, r1, r8
 801168a:	616e      	str	r6, [r5, #20]
 801168c:	6129      	str	r1, [r5, #16]
 801168e:	6028      	str	r0, [r5, #0]
 8011690:	4626      	mov	r6, r4
 8011692:	60ab      	str	r3, [r5, #8]
 8011694:	46a0      	mov	r8, r4
 8011696:	4659      	mov	r1, fp
 8011698:	4642      	mov	r2, r8
 801169a:	f002 fab7 	bl	8013c0c <memmove>
 801169e:	f8da 1008 	ldr.w	r1, [sl, #8]
 80116a2:	68aa      	ldr	r2, [r5, #8]
 80116a4:	6828      	ldr	r0, [r5, #0]
 80116a6:	1b96      	subs	r6, r2, r6
 80116a8:	4440      	add	r0, r8
 80116aa:	1b0c      	subs	r4, r1, r4
 80116ac:	60ae      	str	r6, [r5, #8]
 80116ae:	6028      	str	r0, [r5, #0]
 80116b0:	f8ca 4008 	str.w	r4, [sl, #8]
 80116b4:	b1fc      	cbz	r4, 80116f6 <__ssprint_r+0xf2>
 80116b6:	f8d7 b000 	ldr.w	fp, [r7]
 80116ba:	687c      	ldr	r4, [r7, #4]
 80116bc:	3708      	adds	r7, #8
 80116be:	e7b0      	b.n	8011622 <__ssprint_r+0x1e>
 80116c0:	4626      	mov	r6, r4
 80116c2:	46a0      	mov	r8, r4
 80116c4:	e7e7      	b.n	8011696 <__ssprint_r+0x92>
 80116c6:	f002 fb81 	bl	8013dcc <_realloc_r>
 80116ca:	4601      	mov	r1, r0
 80116cc:	2800      	cmp	r0, #0
 80116ce:	d1d8      	bne.n	8011682 <__ssprint_r+0x7e>
 80116d0:	4648      	mov	r0, r9
 80116d2:	6929      	ldr	r1, [r5, #16]
 80116d4:	f7fe fb9a 	bl	800fe0c <_free_r>
 80116d8:	89aa      	ldrh	r2, [r5, #12]
 80116da:	2100      	movs	r1, #0
 80116dc:	f042 0040 	orr.w	r0, r2, #64	; 0x40
 80116e0:	230c      	movs	r3, #12
 80116e2:	f8c9 3000 	str.w	r3, [r9]
 80116e6:	81a8      	strh	r0, [r5, #12]
 80116e8:	f04f 30ff 	mov.w	r0, #4294967295
 80116ec:	f8ca 1008 	str.w	r1, [sl, #8]
 80116f0:	f8ca 1004 	str.w	r1, [sl, #4]
 80116f4:	e002      	b.n	80116fc <__ssprint_r+0xf8>
 80116f6:	f8ca 4004 	str.w	r4, [sl, #4]
 80116fa:	4620      	mov	r0, r4
 80116fc:	b003      	add	sp, #12
 80116fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011702:	bf00      	nop

08011704 <_svfiprintf_r>:
 8011704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011708:	b0af      	sub	sp, #188	; 0xbc
 801170a:	9103      	str	r1, [sp, #12]
 801170c:	8989      	ldrh	r1, [r1, #12]
 801170e:	9005      	str	r0, [sp, #20]
 8011710:	f001 0480 	and.w	r4, r1, #128	; 0x80
 8011714:	b221      	sxth	r1, r4
 8011716:	9309      	str	r3, [sp, #36]	; 0x24
 8011718:	b121      	cbz	r1, 8011724 <_svfiprintf_r+0x20>
 801171a:	9c03      	ldr	r4, [sp, #12]
 801171c:	6923      	ldr	r3, [r4, #16]
 801171e:	2b00      	cmp	r3, #0
 8011720:	f000 8690 	beq.w	8012444 <_svfiprintf_r+0xd40>
 8011724:	2600      	movs	r6, #0
 8011726:	ac1e      	add	r4, sp, #120	; 0x78
 8011728:	4d9f      	ldr	r5, [pc, #636]	; (80119a8 <_svfiprintf_r+0x2a4>)
 801172a:	9401      	str	r4, [sp, #4]
 801172c:	960b      	str	r6, [sp, #44]	; 0x2c
 801172e:	9411      	str	r4, [sp, #68]	; 0x44
 8011730:	9613      	str	r6, [sp, #76]	; 0x4c
 8011732:	9612      	str	r6, [sp, #72]	; 0x48
 8011734:	4691      	mov	r9, r2
 8011736:	9607      	str	r6, [sp, #28]
 8011738:	f899 2000 	ldrb.w	r2, [r9]
 801173c:	2a00      	cmp	r2, #0
 801173e:	f000 8403 	beq.w	8011f48 <_svfiprintf_r+0x844>
 8011742:	2a25      	cmp	r2, #37	; 0x25
 8011744:	f000 8400 	beq.w	8011f48 <_svfiprintf_r+0x844>
 8011748:	f109 0701 	add.w	r7, r9, #1
 801174c:	e001      	b.n	8011752 <_svfiprintf_r+0x4e>
 801174e:	2925      	cmp	r1, #37	; 0x25
 8011750:	d004      	beq.n	801175c <_svfiprintf_r+0x58>
 8011752:	463e      	mov	r6, r7
 8011754:	3701      	adds	r7, #1
 8011756:	7831      	ldrb	r1, [r6, #0]
 8011758:	2900      	cmp	r1, #0
 801175a:	d1f8      	bne.n	801174e <_svfiprintf_r+0x4a>
 801175c:	ebc9 0706 	rsb	r7, r9, r6
 8011760:	b17f      	cbz	r7, 8011782 <_svfiprintf_r+0x7e>
 8011762:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011764:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8011766:	f8c4 9000 	str.w	r9, [r4]
 801176a:	1c51      	adds	r1, r2, #1
 801176c:	19d8      	adds	r0, r3, r7
 801176e:	2907      	cmp	r1, #7
 8011770:	6067      	str	r7, [r4, #4]
 8011772:	9013      	str	r0, [sp, #76]	; 0x4c
 8011774:	9112      	str	r1, [sp, #72]	; 0x48
 8011776:	f300 84d7 	bgt.w	8012128 <_svfiprintf_r+0xa24>
 801177a:	3408      	adds	r4, #8
 801177c:	9b07      	ldr	r3, [sp, #28]
 801177e:	19d8      	adds	r0, r3, r7
 8011780:	9007      	str	r0, [sp, #28]
 8011782:	7832      	ldrb	r2, [r6, #0]
 8011784:	2a00      	cmp	r2, #0
 8011786:	f000 8418 	beq.w	8011fba <_svfiprintf_r+0x8b6>
 801178a:	2100      	movs	r1, #0
 801178c:	f04f 30ff 	mov.w	r0, #4294967295
 8011790:	7873      	ldrb	r3, [r6, #1]
 8011792:	f88d 103f 	strb.w	r1, [sp, #63]	; 0x3f
 8011796:	460a      	mov	r2, r1
 8011798:	f106 0901 	add.w	r9, r6, #1
 801179c:	9002      	str	r0, [sp, #8]
 801179e:	9108      	str	r1, [sp, #32]
 80117a0:	4688      	mov	r8, r1
 80117a2:	f109 0901 	add.w	r9, r9, #1
 80117a6:	f1a3 0120 	sub.w	r1, r3, #32
 80117aa:	2958      	cmp	r1, #88	; 0x58
 80117ac:	f200 81fb 	bhi.w	8011ba6 <_svfiprintf_r+0x4a2>
 80117b0:	e8df f011 	tbh	[pc, r1, lsl #1]
 80117b4:	01f901f2 	.word	0x01f901f2
 80117b8:	01ed01f9 	.word	0x01ed01f9
 80117bc:	01f901f9 	.word	0x01f901f9
 80117c0:	01f901f9 	.word	0x01f901f9
 80117c4:	01f901f9 	.word	0x01f901f9
 80117c8:	025a00a8 	.word	0x025a00a8
 80117cc:	00b501f9 	.word	0x00b501f9
 80117d0:	01f9025e 	.word	0x01f9025e
 80117d4:	02440255 	.word	0x02440255
 80117d8:	02440244 	.word	0x02440244
 80117dc:	02440244 	.word	0x02440244
 80117e0:	02440244 	.word	0x02440244
 80117e4:	02440244 	.word	0x02440244
 80117e8:	01f901f9 	.word	0x01f901f9
 80117ec:	01f901f9 	.word	0x01f901f9
 80117f0:	01f901f9 	.word	0x01f901f9
 80117f4:	01f901f9 	.word	0x01f901f9
 80117f8:	01f901f9 	.word	0x01f901f9
 80117fc:	01f90220 	.word	0x01f90220
 8011800:	01f901f9 	.word	0x01f901f9
 8011804:	01f901f9 	.word	0x01f901f9
 8011808:	01f901f9 	.word	0x01f901f9
 801180c:	01f901f9 	.word	0x01f901f9
 8011810:	009601f9 	.word	0x009601f9
 8011814:	01f901f9 	.word	0x01f901f9
 8011818:	01f901f9 	.word	0x01f901f9
 801181c:	005901f9 	.word	0x005901f9
 8011820:	01f901f9 	.word	0x01f901f9
 8011824:	01f901cb 	.word	0x01f901cb
 8011828:	01f901f9 	.word	0x01f901f9
 801182c:	01f901f9 	.word	0x01f901f9
 8011830:	01f901f9 	.word	0x01f901f9
 8011834:	01f901f9 	.word	0x01f901f9
 8011838:	012901f9 	.word	0x012901f9
 801183c:	01f90110 	.word	0x01f90110
 8011840:	01f901f9 	.word	0x01f901f9
 8011844:	0110010b 	.word	0x0110010b
 8011848:	01f901f9 	.word	0x01f901f9
 801184c:	01f900fe 	.word	0x01f900fe
 8011850:	009801b7 	.word	0x009801b7
 8011854:	00e200e7 	.word	0x00e200e7
 8011858:	00ba01f9 	.word	0x00ba01f9
 801185c:	005b01f9 	.word	0x005b01f9
 8011860:	01f901f9 	.word	0x01f901f9
 8011864:	0208      	.short	0x0208
 8011866:	f048 0810 	orr.w	r8, r8, #16
 801186a:	f018 0f20 	tst.w	r8, #32
 801186e:	f000 84f0 	beq.w	8012252 <_svfiprintf_r+0xb4e>
 8011872:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8011874:	1df2      	adds	r2, r6, #7
 8011876:	f022 0107 	bic.w	r1, r2, #7
 801187a:	e9d1 6700 	ldrd	r6, r7, [r1]
 801187e:	f101 0c08 	add.w	ip, r1, #8
 8011882:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 8011886:	2301      	movs	r3, #1
 8011888:	f04f 0b00 	mov.w	fp, #0
 801188c:	f88d b03f 	strb.w	fp, [sp, #63]	; 0x3f
 8011890:	9a02      	ldr	r2, [sp, #8]
 8011892:	2a00      	cmp	r2, #0
 8011894:	bfa8      	it	ge
 8011896:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
 801189a:	ea56 0a07 	orrs.w	sl, r6, r7
 801189e:	f040 8360 	bne.w	8011f62 <_svfiprintf_r+0x85e>
 80118a2:	9902      	ldr	r1, [sp, #8]
 80118a4:	2900      	cmp	r1, #0
 80118a6:	f040 835c 	bne.w	8011f62 <_svfiprintf_r+0x85e>
 80118aa:	2b00      	cmp	r3, #0
 80118ac:	f040 84cb 	bne.w	8012246 <_svfiprintf_r+0xb42>
 80118b0:	f018 0f01 	tst.w	r8, #1
 80118b4:	f000 8516 	beq.w	80122e4 <_svfiprintf_r+0xbe0>
 80118b8:	f10d 0ab8 	add.w	sl, sp, #184	; 0xb8
 80118bc:	2730      	movs	r7, #48	; 0x30
 80118be:	f80a 7d41 	strb.w	r7, [sl, #-65]!
 80118c2:	9901      	ldr	r1, [sp, #4]
 80118c4:	ebca 0201 	rsb	r2, sl, r1
 80118c8:	9204      	str	r2, [sp, #16]
 80118ca:	9f04      	ldr	r7, [sp, #16]
 80118cc:	9b02      	ldr	r3, [sp, #8]
 80118ce:	429f      	cmp	r7, r3
 80118d0:	bfb8      	it	lt
 80118d2:	461f      	movlt	r7, r3
 80118d4:	f1bb 0f00 	cmp.w	fp, #0
 80118d8:	f000 80a7 	beq.w	8011a2a <_svfiprintf_r+0x326>
 80118dc:	3701      	adds	r7, #1
 80118de:	e0a4      	b.n	8011a2a <_svfiprintf_r+0x326>
 80118e0:	f048 0810 	orr.w	r8, r8, #16
 80118e4:	f018 0320 	ands.w	r3, r8, #32
 80118e8:	f000 84d1 	beq.w	801228e <_svfiprintf_r+0xb8a>
 80118ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80118ee:	1ddf      	adds	r7, r3, #7
 80118f0:	f027 0207 	bic.w	r2, r7, #7
 80118f4:	f102 0c08 	add.w	ip, r2, #8
 80118f8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 80118fc:	e9d2 6700 	ldrd	r6, r7, [r2]
 8011900:	2300      	movs	r3, #0
 8011902:	e7c1      	b.n	8011888 <_svfiprintf_r+0x184>
 8011904:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011906:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011908:	6819      	ldr	r1, [r3, #0]
 801190a:	9108      	str	r1, [sp, #32]
 801190c:	9b08      	ldr	r3, [sp, #32]
 801190e:	1d01      	adds	r1, r0, #4
 8011910:	2b00      	cmp	r3, #0
 8011912:	f280 84e2 	bge.w	80122da <_svfiprintf_r+0xbd6>
 8011916:	9808      	ldr	r0, [sp, #32]
 8011918:	9109      	str	r1, [sp, #36]	; 0x24
 801191a:	4243      	negs	r3, r0
 801191c:	9308      	str	r3, [sp, #32]
 801191e:	f048 0804 	orr.w	r8, r8, #4
 8011922:	f899 3000 	ldrb.w	r3, [r9]
 8011926:	e73c      	b.n	80117a2 <_svfiprintf_r+0x9e>
 8011928:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 801192c:	f8db a000 	ldr.w	sl, [fp]
 8011930:	2600      	movs	r6, #0
 8011932:	465f      	mov	r7, fp
 8011934:	f88d 603f 	strb.w	r6, [sp, #63]	; 0x3f
 8011938:	1d3b      	adds	r3, r7, #4
 801193a:	f1ba 0f00 	cmp.w	sl, #0
 801193e:	f000 8575 	beq.w	801242c <_svfiprintf_r+0xd28>
 8011942:	9a02      	ldr	r2, [sp, #8]
 8011944:	2a00      	cmp	r2, #0
 8011946:	4650      	mov	r0, sl
 8011948:	f2c0 853f 	blt.w	80123ca <_svfiprintf_r+0xcc6>
 801194c:	4631      	mov	r1, r6
 801194e:	9a02      	ldr	r2, [sp, #8]
 8011950:	9300      	str	r3, [sp, #0]
 8011952:	f7fe fca1 	bl	8010298 <memchr>
 8011956:	9900      	ldr	r1, [sp, #0]
 8011958:	2800      	cmp	r0, #0
 801195a:	f000 859b 	beq.w	8012494 <_svfiprintf_r+0xd90>
 801195e:	9a02      	ldr	r2, [sp, #8]
 8011960:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 8011964:	9109      	str	r1, [sp, #36]	; 0x24
 8011966:	ebca 0300 	rsb	r3, sl, r0
 801196a:	4293      	cmp	r3, r2
 801196c:	9304      	str	r3, [sp, #16]
 801196e:	f340 8534 	ble.w	80123da <_svfiprintf_r+0xcd6>
 8011972:	9204      	str	r2, [sp, #16]
 8011974:	9602      	str	r6, [sp, #8]
 8011976:	e7a8      	b.n	80118ca <_svfiprintf_r+0x1c6>
 8011978:	f048 0820 	orr.w	r8, r8, #32
 801197c:	f899 3000 	ldrb.w	r3, [r9]
 8011980:	e70f      	b.n	80117a2 <_svfiprintf_r+0x9e>
 8011982:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8011984:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011986:	6831      	ldr	r1, [r6, #0]
 8011988:	460e      	mov	r6, r1
 801198a:	4908      	ldr	r1, [pc, #32]	; (80119ac <_svfiprintf_r+0x2a8>)
 801198c:	2730      	movs	r7, #48	; 0x30
 801198e:	2378      	movs	r3, #120	; 0x78
 8011990:	1d10      	adds	r0, r2, #4
 8011992:	f88d 7040 	strb.w	r7, [sp, #64]	; 0x40
 8011996:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
 801199a:	9009      	str	r0, [sp, #36]	; 0x24
 801199c:	2700      	movs	r7, #0
 801199e:	f048 0802 	orr.w	r8, r8, #2
 80119a2:	910b      	str	r1, [sp, #44]	; 0x2c
 80119a4:	2302      	movs	r3, #2
 80119a6:	e76f      	b.n	8011888 <_svfiprintf_r+0x184>
 80119a8:	08014f08 	.word	0x08014f08
 80119ac:	08014d60 	.word	0x08014d60
 80119b0:	f899 3000 	ldrb.w	r3, [r9]
 80119b4:	4648      	mov	r0, r9
 80119b6:	2b6c      	cmp	r3, #108	; 0x6c
 80119b8:	bf03      	ittte	eq
 80119ba:	f109 0901 	addeq.w	r9, r9, #1
 80119be:	f048 0820 	orreq.w	r8, r8, #32
 80119c2:	7843      	ldrbeq	r3, [r0, #1]
 80119c4:	f048 0810 	orrne.w	r8, r8, #16
 80119c8:	e6eb      	b.n	80117a2 <_svfiprintf_r+0x9e>
 80119ca:	f048 0840 	orr.w	r8, r8, #64	; 0x40
 80119ce:	f899 3000 	ldrb.w	r3, [r9]
 80119d2:	e6e6      	b.n	80117a2 <_svfiprintf_r+0x9e>
 80119d4:	f018 0f20 	tst.w	r8, #32
 80119d8:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 80119dc:	f000 8112 	beq.w	8011c04 <_svfiprintf_r+0x500>
 80119e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80119e2:	1ddf      	adds	r7, r3, #7
 80119e4:	f027 0607 	bic.w	r6, r7, #7
 80119e8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80119ec:	3608      	adds	r6, #8
 80119ee:	2a00      	cmp	r2, #0
 80119f0:	f173 0100 	sbcs.w	r1, r3, #0
 80119f4:	9609      	str	r6, [sp, #36]	; 0x24
 80119f6:	461f      	mov	r7, r3
 80119f8:	4616      	mov	r6, r2
 80119fa:	f2c0 8116 	blt.w	8011c2a <_svfiprintf_r+0x526>
 80119fe:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 8011a02:	2301      	movs	r3, #1
 8011a04:	e744      	b.n	8011890 <_svfiprintf_r+0x18c>
 8011a06:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8011a08:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011a0a:	683b      	ldr	r3, [r7, #0]
 8011a0c:	2200      	movs	r2, #0
 8011a0e:	2701      	movs	r7, #1
 8011a10:	1d08      	adds	r0, r1, #4
 8011a12:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8011a16:	9009      	str	r0, [sp, #36]	; 0x24
 8011a18:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8011a1c:	9704      	str	r7, [sp, #16]
 8011a1e:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 8011a22:	f04f 0b00 	mov.w	fp, #0
 8011a26:	f8cd b008 	str.w	fp, [sp, #8]
 8011a2a:	f018 0102 	ands.w	r1, r8, #2
 8011a2e:	bf18      	it	ne
 8011a30:	3702      	addne	r7, #2
 8011a32:	f018 0b84 	ands.w	fp, r8, #132	; 0x84
 8011a36:	9106      	str	r1, [sp, #24]
 8011a38:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8011a3c:	f040 815a 	bne.w	8011cf4 <_svfiprintf_r+0x5f0>
 8011a40:	9808      	ldr	r0, [sp, #32]
 8011a42:	ebc7 0b00 	rsb	fp, r7, r0
 8011a46:	f1bb 0f00 	cmp.w	fp, #0
 8011a4a:	f340 8153 	ble.w	8011cf4 <_svfiprintf_r+0x5f0>
 8011a4e:	f1bb 0f10 	cmp.w	fp, #16
 8011a52:	f340 8512 	ble.w	801247a <_svfiprintf_r+0xd76>
 8011a56:	f644 7618 	movw	r6, #20248	; 0x4f18
 8011a5a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8011a5c:	9812      	ldr	r0, [sp, #72]	; 0x48
 8011a5e:	4ba2      	ldr	r3, [pc, #648]	; (8011ce8 <_svfiprintf_r+0x5e4>)
 8011a60:	f6c0 0601 	movt	r6, #2049	; 0x801
 8011a64:	6026      	str	r6, [r4, #0]
 8011a66:	2610      	movs	r6, #16
 8011a68:	1991      	adds	r1, r2, r6
 8011a6a:	1c42      	adds	r2, r0, #1
 8011a6c:	f1ab 0c11 	sub.w	ip, fp, #17
 8011a70:	2a07      	cmp	r2, #7
 8011a72:	930c      	str	r3, [sp, #48]	; 0x30
 8011a74:	6066      	str	r6, [r4, #4]
 8011a76:	9113      	str	r1, [sp, #76]	; 0x4c
 8011a78:	9212      	str	r2, [sp, #72]	; 0x48
 8011a7a:	f3cc 1300 	ubfx	r3, ip, #4, #1
 8011a7e:	f300 83c8 	bgt.w	8012212 <_svfiprintf_r+0xb0e>
 8011a82:	3408      	adds	r4, #8
 8011a84:	f1ab 0b10 	sub.w	fp, fp, #16
 8011a88:	f1bb 0f10 	cmp.w	fp, #16
 8011a8c:	f340 8120 	ble.w	8011cd0 <_svfiprintf_r+0x5cc>
 8011a90:	b19b      	cbz	r3, 8011aba <_svfiprintf_r+0x3b6>
 8011a92:	3201      	adds	r2, #1
 8011a94:	f644 7318 	movw	r3, #20248	; 0x4f18
 8011a98:	3110      	adds	r1, #16
 8011a9a:	f6c0 0301 	movt	r3, #2049	; 0x801
 8011a9e:	2a07      	cmp	r2, #7
 8011aa0:	e884 0048 	stmia.w	r4, {r3, r6}
 8011aa4:	9113      	str	r1, [sp, #76]	; 0x4c
 8011aa6:	9212      	str	r2, [sp, #72]	; 0x48
 8011aa8:	f300 83c1 	bgt.w	801222e <_svfiprintf_r+0xb2a>
 8011aac:	3408      	adds	r4, #8
 8011aae:	f1ab 0b10 	sub.w	fp, fp, #16
 8011ab2:	f1bb 0f10 	cmp.w	fp, #16
 8011ab6:	f340 810b 	ble.w	8011cd0 <_svfiprintf_r+0x5cc>
 8011aba:	4623      	mov	r3, r4
 8011abc:	970d      	str	r7, [sp, #52]	; 0x34
 8011abe:	9c03      	ldr	r4, [sp, #12]
 8011ac0:	9f05      	ldr	r7, [sp, #20]
 8011ac2:	e016      	b.n	8011af2 <_svfiprintf_r+0x3ee>
 8011ac4:	3308      	adds	r3, #8
 8011ac6:	3201      	adds	r2, #1
 8011ac8:	f644 7018 	movw	r0, #20248	; 0x4f18
 8011acc:	3110      	adds	r1, #16
 8011ace:	f6c0 0001 	movt	r0, #2049	; 0x801
 8011ad2:	2a07      	cmp	r2, #7
 8011ad4:	e883 0041 	stmia.w	r3, {r0, r6}
 8011ad8:	9113      	str	r1, [sp, #76]	; 0x4c
 8011ada:	9212      	str	r2, [sp, #72]	; 0x48
 8011adc:	f1ab 0b10 	sub.w	fp, fp, #16
 8011ae0:	f300 80e3 	bgt.w	8011caa <_svfiprintf_r+0x5a6>
 8011ae4:	f1ab 0b10 	sub.w	fp, fp, #16
 8011ae8:	3308      	adds	r3, #8
 8011aea:	f1bb 0f10 	cmp.w	fp, #16
 8011aee:	f340 80ed 	ble.w	8011ccc <_svfiprintf_r+0x5c8>
 8011af2:	3201      	adds	r2, #1
 8011af4:	f644 7018 	movw	r0, #20248	; 0x4f18
 8011af8:	3110      	adds	r1, #16
 8011afa:	f6c0 0001 	movt	r0, #2049	; 0x801
 8011afe:	2a07      	cmp	r2, #7
 8011b00:	9113      	str	r1, [sp, #76]	; 0x4c
 8011b02:	9212      	str	r2, [sp, #72]	; 0x48
 8011b04:	e883 0041 	stmia.w	r3, {r0, r6}
 8011b08:	dddc      	ble.n	8011ac4 <_svfiprintf_r+0x3c0>
 8011b0a:	4638      	mov	r0, r7
 8011b0c:	4621      	mov	r1, r4
 8011b0e:	aa11      	add	r2, sp, #68	; 0x44
 8011b10:	f7ff fd78 	bl	8011604 <__ssprint_r>
 8011b14:	2800      	cmp	r0, #0
 8011b16:	f040 8257 	bne.w	8011fc8 <_svfiprintf_r+0x8c4>
 8011b1a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011b1c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011b1e:	ab1e      	add	r3, sp, #120	; 0x78
 8011b20:	e7d1      	b.n	8011ac6 <_svfiprintf_r+0x3c2>
 8011b22:	f018 0f20 	tst.w	r8, #32
 8011b26:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8011b2a:	f040 840f 	bne.w	801234c <_svfiprintf_r+0xc48>
 8011b2e:	f018 0f10 	tst.w	r8, #16
 8011b32:	f000 846b 	beq.w	801240c <_svfiprintf_r+0xd08>
 8011b36:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8011b3a:	9e07      	ldr	r6, [sp, #28]
 8011b3c:	f8da 3000 	ldr.w	r3, [sl]
 8011b40:	4650      	mov	r0, sl
 8011b42:	1d01      	adds	r1, r0, #4
 8011b44:	9109      	str	r1, [sp, #36]	; 0x24
 8011b46:	601e      	str	r6, [r3, #0]
 8011b48:	e5f6      	b.n	8011738 <_svfiprintf_r+0x34>
 8011b4a:	4e68      	ldr	r6, [pc, #416]	; (8011cec <_svfiprintf_r+0x5e8>)
 8011b4c:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8011b50:	f018 0f20 	tst.w	r8, #32
 8011b54:	960b      	str	r6, [sp, #44]	; 0x2c
 8011b56:	d03c      	beq.n	8011bd2 <_svfiprintf_r+0x4ce>
 8011b58:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011b5a:	1dc7      	adds	r7, r0, #7
 8011b5c:	f027 0607 	bic.w	r6, r7, #7
 8011b60:	f106 0c08 	add.w	ip, r6, #8
 8011b64:	e9d6 6700 	ldrd	r6, r7, [r6]
 8011b68:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 8011b6c:	f018 0f01 	tst.w	r8, #1
 8011b70:	f000 8099 	beq.w	8011ca6 <_svfiprintf_r+0x5a2>
 8011b74:	ea56 0107 	orrs.w	r1, r6, r7
 8011b78:	f000 8095 	beq.w	8011ca6 <_svfiprintf_r+0x5a2>
 8011b7c:	2230      	movs	r2, #48	; 0x30
 8011b7e:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
 8011b82:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
 8011b86:	f048 0802 	orr.w	r8, r8, #2
 8011b8a:	2302      	movs	r3, #2
 8011b8c:	e67c      	b.n	8011888 <_svfiprintf_r+0x184>
 8011b8e:	f048 0801 	orr.w	r8, r8, #1
 8011b92:	f899 3000 	ldrb.w	r3, [r9]
 8011b96:	e604      	b.n	80117a2 <_svfiprintf_r+0x9e>
 8011b98:	f899 3000 	ldrb.w	r3, [r9]
 8011b9c:	2a00      	cmp	r2, #0
 8011b9e:	f47f ae00 	bne.w	80117a2 <_svfiprintf_r+0x9e>
 8011ba2:	2220      	movs	r2, #32
 8011ba4:	e5fd      	b.n	80117a2 <_svfiprintf_r+0x9e>
 8011ba6:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8011baa:	2b00      	cmp	r3, #0
 8011bac:	f000 8205 	beq.w	8011fba <_svfiprintf_r+0x8b6>
 8011bb0:	2701      	movs	r7, #1
 8011bb2:	2200      	movs	r2, #0
 8011bb4:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8011bb8:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8011bbc:	9704      	str	r7, [sp, #16]
 8011bbe:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 8011bc2:	e72e      	b.n	8011a22 <_svfiprintf_r+0x31e>
 8011bc4:	4e4a      	ldr	r6, [pc, #296]	; (8011cf0 <_svfiprintf_r+0x5ec>)
 8011bc6:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8011bca:	f018 0f20 	tst.w	r8, #32
 8011bce:	960b      	str	r6, [sp, #44]	; 0x2c
 8011bd0:	d1c2      	bne.n	8011b58 <_svfiprintf_r+0x454>
 8011bd2:	f018 0f10 	tst.w	r8, #16
 8011bd6:	f040 83b0 	bne.w	801233a <_svfiprintf_r+0xc36>
 8011bda:	f018 0f40 	tst.w	r8, #64	; 0x40
 8011bde:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8011be2:	f000 840a 	beq.w	80123fa <_svfiprintf_r+0xcf6>
 8011be6:	4658      	mov	r0, fp
 8011be8:	1d07      	adds	r7, r0, #4
 8011bea:	9709      	str	r7, [sp, #36]	; 0x24
 8011bec:	f8bb 6000 	ldrh.w	r6, [fp]
 8011bf0:	2700      	movs	r7, #0
 8011bf2:	e7bb      	b.n	8011b6c <_svfiprintf_r+0x468>
 8011bf4:	f048 0810 	orr.w	r8, r8, #16
 8011bf8:	f018 0f20 	tst.w	r8, #32
 8011bfc:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8011c00:	f47f aeee 	bne.w	80119e0 <_svfiprintf_r+0x2dc>
 8011c04:	f018 0f10 	tst.w	r8, #16
 8011c08:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8011c0c:	f000 8370 	beq.w	80122f0 <_svfiprintf_r+0xbec>
 8011c10:	f8db 6000 	ldr.w	r6, [fp]
 8011c14:	17f7      	asrs	r7, r6, #31
 8011c16:	4659      	mov	r1, fp
 8011c18:	4632      	mov	r2, r6
 8011c1a:	463b      	mov	r3, r7
 8011c1c:	1d08      	adds	r0, r1, #4
 8011c1e:	2a00      	cmp	r2, #0
 8011c20:	f173 0100 	sbcs.w	r1, r3, #0
 8011c24:	9009      	str	r0, [sp, #36]	; 0x24
 8011c26:	f6bf aeea 	bge.w	80119fe <_svfiprintf_r+0x2fa>
 8011c2a:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
 8011c2e:	4276      	negs	r6, r6
 8011c30:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8011c34:	f88d b03f 	strb.w	fp, [sp, #63]	; 0x3f
 8011c38:	2301      	movs	r3, #1
 8011c3a:	e629      	b.n	8011890 <_svfiprintf_r+0x18c>
 8011c3c:	4648      	mov	r0, r9
 8011c3e:	2100      	movs	r1, #0
 8011c40:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8011c44:	f810 3b01 	ldrb.w	r3, [r0], #1
 8011c48:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8011c4c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8011c50:	2e09      	cmp	r6, #9
 8011c52:	eb07 0141 	add.w	r1, r7, r1, lsl #1
 8011c56:	4681      	mov	r9, r0
 8011c58:	d9f2      	bls.n	8011c40 <_svfiprintf_r+0x53c>
 8011c5a:	9108      	str	r1, [sp, #32]
 8011c5c:	e5a3      	b.n	80117a6 <_svfiprintf_r+0xa2>
 8011c5e:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8011c62:	f899 3000 	ldrb.w	r3, [r9]
 8011c66:	e59c      	b.n	80117a2 <_svfiprintf_r+0x9e>
 8011c68:	f899 3000 	ldrb.w	r3, [r9]
 8011c6c:	222b      	movs	r2, #43	; 0x2b
 8011c6e:	e598      	b.n	80117a2 <_svfiprintf_r+0x9e>
 8011c70:	464e      	mov	r6, r9
 8011c72:	f816 3b01 	ldrb.w	r3, [r6], #1
 8011c76:	2b2a      	cmp	r3, #42	; 0x2a
 8011c78:	f000 8414 	beq.w	80124a4 <_svfiprintf_r+0xda0>
 8011c7c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8011c80:	2000      	movs	r0, #0
 8011c82:	2909      	cmp	r1, #9
 8011c84:	f200 8401 	bhi.w	801248a <_svfiprintf_r+0xd86>
 8011c88:	f816 3b01 	ldrb.w	r3, [r6], #1
 8011c8c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8011c90:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 8011c94:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8011c98:	2909      	cmp	r1, #9
 8011c9a:	46b1      	mov	r9, r6
 8011c9c:	d9f4      	bls.n	8011c88 <_svfiprintf_r+0x584>
 8011c9e:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 8011ca2:	9002      	str	r0, [sp, #8]
 8011ca4:	e57f      	b.n	80117a6 <_svfiprintf_r+0xa2>
 8011ca6:	2302      	movs	r3, #2
 8011ca8:	e5ee      	b.n	8011888 <_svfiprintf_r+0x184>
 8011caa:	4638      	mov	r0, r7
 8011cac:	4621      	mov	r1, r4
 8011cae:	aa11      	add	r2, sp, #68	; 0x44
 8011cb0:	f7ff fca8 	bl	8011604 <__ssprint_r>
 8011cb4:	2800      	cmp	r0, #0
 8011cb6:	f040 8187 	bne.w	8011fc8 <_svfiprintf_r+0x8c4>
 8011cba:	f1ab 0b10 	sub.w	fp, fp, #16
 8011cbe:	f1bb 0f10 	cmp.w	fp, #16
 8011cc2:	ab1e      	add	r3, sp, #120	; 0x78
 8011cc4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011cc6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011cc8:	f73f af13 	bgt.w	8011af2 <_svfiprintf_r+0x3ee>
 8011ccc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8011cce:	461c      	mov	r4, r3
 8011cd0:	3201      	adds	r2, #1
 8011cd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011cd4:	9212      	str	r2, [sp, #72]	; 0x48
 8011cd6:	4459      	add	r1, fp
 8011cd8:	2a07      	cmp	r2, #7
 8011cda:	e884 0808 	stmia.w	r4, {r3, fp}
 8011cde:	9113      	str	r1, [sp, #76]	; 0x4c
 8011ce0:	f300 82c9 	bgt.w	8012276 <_svfiprintf_r+0xb72>
 8011ce4:	3408      	adds	r4, #8
 8011ce6:	e007      	b.n	8011cf8 <_svfiprintf_r+0x5f4>
 8011ce8:	08014f18 	.word	0x08014f18
 8011cec:	08014d4c 	.word	0x08014d4c
 8011cf0:	08014d60 	.word	0x08014d60
 8011cf4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011cf6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011cf8:	f89d 003f 	ldrb.w	r0, [sp, #63]	; 0x3f
 8011cfc:	b160      	cbz	r0, 8011d18 <_svfiprintf_r+0x614>
 8011cfe:	3201      	adds	r2, #1
 8011d00:	3101      	adds	r1, #1
 8011d02:	2001      	movs	r0, #1
 8011d04:	f10d 033f 	add.w	r3, sp, #63	; 0x3f
 8011d08:	2a07      	cmp	r2, #7
 8011d0a:	6023      	str	r3, [r4, #0]
 8011d0c:	6060      	str	r0, [r4, #4]
 8011d0e:	9113      	str	r1, [sp, #76]	; 0x4c
 8011d10:	9212      	str	r2, [sp, #72]	; 0x48
 8011d12:	f300 8266 	bgt.w	80121e2 <_svfiprintf_r+0xade>
 8011d16:	3408      	adds	r4, #8
 8011d18:	9b06      	ldr	r3, [sp, #24]
 8011d1a:	b15b      	cbz	r3, 8011d34 <_svfiprintf_r+0x630>
 8011d1c:	3201      	adds	r2, #1
 8011d1e:	3102      	adds	r1, #2
 8011d20:	2302      	movs	r3, #2
 8011d22:	a810      	add	r0, sp, #64	; 0x40
 8011d24:	2a07      	cmp	r2, #7
 8011d26:	6020      	str	r0, [r4, #0]
 8011d28:	6063      	str	r3, [r4, #4]
 8011d2a:	9113      	str	r1, [sp, #76]	; 0x4c
 8011d2c:	9212      	str	r2, [sp, #72]	; 0x48
 8011d2e:	f300 8264 	bgt.w	80121fa <_svfiprintf_r+0xaf6>
 8011d32:	3408      	adds	r4, #8
 8011d34:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8011d36:	2e80      	cmp	r6, #128	; 0x80
 8011d38:	f000 815a 	beq.w	8011ff0 <_svfiprintf_r+0x8ec>
 8011d3c:	f8dd b008 	ldr.w	fp, [sp, #8]
 8011d40:	9e04      	ldr	r6, [sp, #16]
 8011d42:	ebc6 060b 	rsb	r6, r6, fp
 8011d46:	2e00      	cmp	r6, #0
 8011d48:	dd67      	ble.n	8011e1a <_svfiprintf_r+0x716>
 8011d4a:	2e10      	cmp	r6, #16
 8011d4c:	f340 8348 	ble.w	80123e0 <_svfiprintf_r+0xcdc>
 8011d50:	f04f 0b10 	mov.w	fp, #16
 8011d54:	3201      	adds	r2, #1
 8011d56:	4ba4      	ldr	r3, [pc, #656]	; (8011fe8 <_svfiprintf_r+0x8e4>)
 8011d58:	9212      	str	r2, [sp, #72]	; 0x48
 8011d5a:	f1a6 0c11 	sub.w	ip, r6, #17
 8011d5e:	4459      	add	r1, fp
 8011d60:	2a07      	cmp	r2, #7
 8011d62:	9302      	str	r3, [sp, #8]
 8011d64:	e884 0820 	stmia.w	r4, {r5, fp}
 8011d68:	9113      	str	r1, [sp, #76]	; 0x4c
 8011d6a:	f3cc 1300 	ubfx	r3, ip, #4, #1
 8011d6e:	f300 81c1 	bgt.w	80120f4 <_svfiprintf_r+0x9f0>
 8011d72:	3408      	adds	r4, #8
 8011d74:	3e10      	subs	r6, #16
 8011d76:	2e10      	cmp	r6, #16
 8011d78:	dd44      	ble.n	8011e04 <_svfiprintf_r+0x700>
 8011d7a:	b163      	cbz	r3, 8011d96 <_svfiprintf_r+0x692>
 8011d7c:	3201      	adds	r2, #1
 8011d7e:	3110      	adds	r1, #16
 8011d80:	2a07      	cmp	r2, #7
 8011d82:	e884 0820 	stmia.w	r4, {r5, fp}
 8011d86:	9113      	str	r1, [sp, #76]	; 0x4c
 8011d88:	9212      	str	r2, [sp, #72]	; 0x48
 8011d8a:	f300 81c1 	bgt.w	8012110 <_svfiprintf_r+0xa0c>
 8011d8e:	3408      	adds	r4, #8
 8011d90:	3e10      	subs	r6, #16
 8011d92:	2e10      	cmp	r6, #16
 8011d94:	dd36      	ble.n	8011e04 <_svfiprintf_r+0x700>
 8011d96:	4620      	mov	r0, r4
 8011d98:	9706      	str	r7, [sp, #24]
 8011d9a:	9c03      	ldr	r4, [sp, #12]
 8011d9c:	9f05      	ldr	r7, [sp, #20]
 8011d9e:	e00d      	b.n	8011dbc <_svfiprintf_r+0x6b8>
 8011da0:	3008      	adds	r0, #8
 8011da2:	3201      	adds	r2, #1
 8011da4:	3110      	adds	r1, #16
 8011da6:	3e10      	subs	r6, #16
 8011da8:	2a07      	cmp	r2, #7
 8011daa:	e880 0820 	stmia.w	r0, {r5, fp}
 8011dae:	9113      	str	r1, [sp, #76]	; 0x4c
 8011db0:	9212      	str	r2, [sp, #72]	; 0x48
 8011db2:	dc17      	bgt.n	8011de4 <_svfiprintf_r+0x6e0>
 8011db4:	3e10      	subs	r6, #16
 8011db6:	3008      	adds	r0, #8
 8011db8:	2e10      	cmp	r6, #16
 8011dba:	dd21      	ble.n	8011e00 <_svfiprintf_r+0x6fc>
 8011dbc:	3201      	adds	r2, #1
 8011dbe:	3110      	adds	r1, #16
 8011dc0:	2a07      	cmp	r2, #7
 8011dc2:	9113      	str	r1, [sp, #76]	; 0x4c
 8011dc4:	9212      	str	r2, [sp, #72]	; 0x48
 8011dc6:	e880 0820 	stmia.w	r0, {r5, fp}
 8011dca:	dde9      	ble.n	8011da0 <_svfiprintf_r+0x69c>
 8011dcc:	4638      	mov	r0, r7
 8011dce:	4621      	mov	r1, r4
 8011dd0:	aa11      	add	r2, sp, #68	; 0x44
 8011dd2:	f7ff fc17 	bl	8011604 <__ssprint_r>
 8011dd6:	2800      	cmp	r0, #0
 8011dd8:	f040 80f6 	bne.w	8011fc8 <_svfiprintf_r+0x8c4>
 8011ddc:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011dde:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011de0:	a81e      	add	r0, sp, #120	; 0x78
 8011de2:	e7de      	b.n	8011da2 <_svfiprintf_r+0x69e>
 8011de4:	4638      	mov	r0, r7
 8011de6:	4621      	mov	r1, r4
 8011de8:	aa11      	add	r2, sp, #68	; 0x44
 8011dea:	f7ff fc0b 	bl	8011604 <__ssprint_r>
 8011dee:	2800      	cmp	r0, #0
 8011df0:	f040 80ea 	bne.w	8011fc8 <_svfiprintf_r+0x8c4>
 8011df4:	3e10      	subs	r6, #16
 8011df6:	2e10      	cmp	r6, #16
 8011df8:	a81e      	add	r0, sp, #120	; 0x78
 8011dfa:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011dfc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011dfe:	dcdd      	bgt.n	8011dbc <_svfiprintf_r+0x6b8>
 8011e00:	9f06      	ldr	r7, [sp, #24]
 8011e02:	4604      	mov	r4, r0
 8011e04:	3201      	adds	r2, #1
 8011e06:	9b02      	ldr	r3, [sp, #8]
 8011e08:	9212      	str	r2, [sp, #72]	; 0x48
 8011e0a:	1989      	adds	r1, r1, r6
 8011e0c:	2a07      	cmp	r2, #7
 8011e0e:	e884 0048 	stmia.w	r4, {r3, r6}
 8011e12:	9113      	str	r1, [sp, #76]	; 0x4c
 8011e14:	f300 8193 	bgt.w	801213e <_svfiprintf_r+0xa3a>
 8011e18:	3408      	adds	r4, #8
 8011e1a:	9b04      	ldr	r3, [sp, #16]
 8011e1c:	f8c4 a000 	str.w	sl, [r4]
 8011e20:	3201      	adds	r2, #1
 8011e22:	18c9      	adds	r1, r1, r3
 8011e24:	2a07      	cmp	r2, #7
 8011e26:	6063      	str	r3, [r4, #4]
 8011e28:	9113      	str	r1, [sp, #76]	; 0x4c
 8011e2a:	9212      	str	r2, [sp, #72]	; 0x48
 8011e2c:	f300 814e 	bgt.w	80120cc <_svfiprintf_r+0x9c8>
 8011e30:	f104 0208 	add.w	r2, r4, #8
 8011e34:	f018 0f04 	tst.w	r8, #4
 8011e38:	d074      	beq.n	8011f24 <_svfiprintf_r+0x820>
 8011e3a:	9e08      	ldr	r6, [sp, #32]
 8011e3c:	1bf6      	subs	r6, r6, r7
 8011e3e:	2e00      	cmp	r6, #0
 8011e40:	dd70      	ble.n	8011f24 <_svfiprintf_r+0x820>
 8011e42:	2e10      	cmp	r6, #16
 8011e44:	dd5a      	ble.n	8011efc <_svfiprintf_r+0x7f8>
 8011e46:	9812      	ldr	r0, [sp, #72]	; 0x48
 8011e48:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 8011fec <_svfiprintf_r+0x8e8>
 8011e4c:	f644 7418 	movw	r4, #20248	; 0x4f18
 8011e50:	f6c0 0401 	movt	r4, #2049	; 0x801
 8011e54:	1c43      	adds	r3, r0, #1
 8011e56:	6014      	str	r4, [r2, #0]
 8011e58:	2410      	movs	r4, #16
 8011e5a:	f1a6 0811 	sub.w	r8, r6, #17
 8011e5e:	1909      	adds	r1, r1, r4
 8011e60:	2b07      	cmp	r3, #7
 8011e62:	6054      	str	r4, [r2, #4]
 8011e64:	9113      	str	r1, [sp, #76]	; 0x4c
 8011e66:	9312      	str	r3, [sp, #72]	; 0x48
 8011e68:	f3c8 1800 	ubfx	r8, r8, #4, #1
 8011e6c:	f300 821e 	bgt.w	80122ac <_svfiprintf_r+0xba8>
 8011e70:	3208      	adds	r2, #8
 8011e72:	3e10      	subs	r6, #16
 8011e74:	2e10      	cmp	r6, #16
 8011e76:	dd44      	ble.n	8011f02 <_svfiprintf_r+0x7fe>
 8011e78:	f1b8 0f00 	cmp.w	r8, #0
 8011e7c:	d010      	beq.n	8011ea0 <_svfiprintf_r+0x79c>
 8011e7e:	3301      	adds	r3, #1
 8011e80:	f644 7018 	movw	r0, #20248	; 0x4f18
 8011e84:	3110      	adds	r1, #16
 8011e86:	f6c0 0001 	movt	r0, #2049	; 0x801
 8011e8a:	2b07      	cmp	r3, #7
 8011e8c:	e882 0011 	stmia.w	r2, {r0, r4}
 8011e90:	9113      	str	r1, [sp, #76]	; 0x4c
 8011e92:	9312      	str	r3, [sp, #72]	; 0x48
 8011e94:	f300 8267 	bgt.w	8012366 <_svfiprintf_r+0xc62>
 8011e98:	3208      	adds	r2, #8
 8011e9a:	3e10      	subs	r6, #16
 8011e9c:	2e10      	cmp	r6, #16
 8011e9e:	dd30      	ble.n	8011f02 <_svfiprintf_r+0x7fe>
 8011ea0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8011ea4:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8011ea8:	e011      	b.n	8011ece <_svfiprintf_r+0x7ca>
 8011eaa:	3208      	adds	r2, #8
 8011eac:	3301      	adds	r3, #1
 8011eae:	f644 7018 	movw	r0, #20248	; 0x4f18
 8011eb2:	3110      	adds	r1, #16
 8011eb4:	f6c0 0001 	movt	r0, #2049	; 0x801
 8011eb8:	3e10      	subs	r6, #16
 8011eba:	2b07      	cmp	r3, #7
 8011ebc:	e882 0011 	stmia.w	r2, {r0, r4}
 8011ec0:	9113      	str	r1, [sp, #76]	; 0x4c
 8011ec2:	9312      	str	r3, [sp, #72]	; 0x48
 8011ec4:	dc42      	bgt.n	8011f4c <_svfiprintf_r+0x848>
 8011ec6:	3208      	adds	r2, #8
 8011ec8:	3e10      	subs	r6, #16
 8011eca:	2e10      	cmp	r6, #16
 8011ecc:	dd19      	ble.n	8011f02 <_svfiprintf_r+0x7fe>
 8011ece:	3301      	adds	r3, #1
 8011ed0:	f644 7018 	movw	r0, #20248	; 0x4f18
 8011ed4:	3110      	adds	r1, #16
 8011ed6:	f6c0 0001 	movt	r0, #2049	; 0x801
 8011eda:	2b07      	cmp	r3, #7
 8011edc:	e882 0011 	stmia.w	r2, {r0, r4}
 8011ee0:	9113      	str	r1, [sp, #76]	; 0x4c
 8011ee2:	9312      	str	r3, [sp, #72]	; 0x48
 8011ee4:	dde1      	ble.n	8011eaa <_svfiprintf_r+0x7a6>
 8011ee6:	4640      	mov	r0, r8
 8011ee8:	4659      	mov	r1, fp
 8011eea:	aa11      	add	r2, sp, #68	; 0x44
 8011eec:	f7ff fb8a 	bl	8011604 <__ssprint_r>
 8011ef0:	2800      	cmp	r0, #0
 8011ef2:	d169      	bne.n	8011fc8 <_svfiprintf_r+0x8c4>
 8011ef4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011ef6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8011ef8:	aa1e      	add	r2, sp, #120	; 0x78
 8011efa:	e7d7      	b.n	8011eac <_svfiprintf_r+0x7a8>
 8011efc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8011efe:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 8011fec <_svfiprintf_r+0x8e8>
 8011f02:	1c5c      	adds	r4, r3, #1
 8011f04:	1871      	adds	r1, r6, r1
 8011f06:	2c07      	cmp	r4, #7
 8011f08:	f8c2 a000 	str.w	sl, [r2]
 8011f0c:	6056      	str	r6, [r2, #4]
 8011f0e:	9113      	str	r1, [sp, #76]	; 0x4c
 8011f10:	9412      	str	r4, [sp, #72]	; 0x48
 8011f12:	dd07      	ble.n	8011f24 <_svfiprintf_r+0x820>
 8011f14:	9805      	ldr	r0, [sp, #20]
 8011f16:	9903      	ldr	r1, [sp, #12]
 8011f18:	aa11      	add	r2, sp, #68	; 0x44
 8011f1a:	f7ff fb73 	bl	8011604 <__ssprint_r>
 8011f1e:	2800      	cmp	r0, #0
 8011f20:	d152      	bne.n	8011fc8 <_svfiprintf_r+0x8c4>
 8011f22:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011f24:	9a07      	ldr	r2, [sp, #28]
 8011f26:	9808      	ldr	r0, [sp, #32]
 8011f28:	4287      	cmp	r7, r0
 8011f2a:	bfac      	ite	ge
 8011f2c:	19d2      	addge	r2, r2, r7
 8011f2e:	1812      	addlt	r2, r2, r0
 8011f30:	9207      	str	r2, [sp, #28]
 8011f32:	2900      	cmp	r1, #0
 8011f34:	f040 80d5 	bne.w	80120e2 <_svfiprintf_r+0x9de>
 8011f38:	f899 2000 	ldrb.w	r2, [r9]
 8011f3c:	2600      	movs	r6, #0
 8011f3e:	9612      	str	r6, [sp, #72]	; 0x48
 8011f40:	ac1e      	add	r4, sp, #120	; 0x78
 8011f42:	2a00      	cmp	r2, #0
 8011f44:	f47f abfd 	bne.w	8011742 <_svfiprintf_r+0x3e>
 8011f48:	464e      	mov	r6, r9
 8011f4a:	e41a      	b.n	8011782 <_svfiprintf_r+0x7e>
 8011f4c:	4640      	mov	r0, r8
 8011f4e:	4659      	mov	r1, fp
 8011f50:	aa11      	add	r2, sp, #68	; 0x44
 8011f52:	f7ff fb57 	bl	8011604 <__ssprint_r>
 8011f56:	2800      	cmp	r0, #0
 8011f58:	d136      	bne.n	8011fc8 <_svfiprintf_r+0x8c4>
 8011f5a:	aa1e      	add	r2, sp, #120	; 0x78
 8011f5c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011f5e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8011f60:	e7b2      	b.n	8011ec8 <_svfiprintf_r+0x7c4>
 8011f62:	2b01      	cmp	r3, #1
 8011f64:	f000 8117 	beq.w	8012196 <_svfiprintf_r+0xa92>
 8011f68:	2b02      	cmp	r3, #2
 8011f6a:	f10d 0177 	add.w	r1, sp, #119	; 0x77
 8011f6e:	f000 80f2 	beq.w	8012156 <_svfiprintf_r+0xa52>
 8011f72:	46dc      	mov	ip, fp
 8011f74:	f04f 0a07 	mov.w	sl, #7
 8011f78:	08f0      	lsrs	r0, r6, #3
 8011f7a:	ea06 020a 	and.w	r2, r6, sl
 8011f7e:	08fb      	lsrs	r3, r7, #3
 8011f80:	ea40 7647 	orr.w	r6, r0, r7, lsl #29
 8011f84:	3230      	adds	r2, #48	; 0x30
 8011f86:	461f      	mov	r7, r3
 8011f88:	b2d0      	uxtb	r0, r2
 8011f8a:	ea56 0b07 	orrs.w	fp, r6, r7
 8011f8e:	468a      	mov	sl, r1
 8011f90:	7008      	strb	r0, [r1, #0]
 8011f92:	f101 31ff 	add.w	r1, r1, #4294967295
 8011f96:	d1ed      	bne.n	8011f74 <_svfiprintf_r+0x870>
 8011f98:	f018 0f01 	tst.w	r8, #1
 8011f9c:	46e3      	mov	fp, ip
 8011f9e:	4657      	mov	r7, sl
 8011fa0:	f43f ac8f 	beq.w	80118c2 <_svfiprintf_r+0x1be>
 8011fa4:	2830      	cmp	r0, #48	; 0x30
 8011fa6:	f43f ac8c 	beq.w	80118c2 <_svfiprintf_r+0x1be>
 8011faa:	9801      	ldr	r0, [sp, #4]
 8011fac:	2330      	movs	r3, #48	; 0x30
 8011fae:	f807 3c01 	strb.w	r3, [r7, #-1]
 8011fb2:	1a47      	subs	r7, r0, r1
 8011fb4:	468a      	mov	sl, r1
 8011fb6:	9704      	str	r7, [sp, #16]
 8011fb8:	e487      	b.n	80118ca <_svfiprintf_r+0x1c6>
 8011fba:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011fbc:	b121      	cbz	r1, 8011fc8 <_svfiprintf_r+0x8c4>
 8011fbe:	9805      	ldr	r0, [sp, #20]
 8011fc0:	9903      	ldr	r1, [sp, #12]
 8011fc2:	aa11      	add	r2, sp, #68	; 0x44
 8011fc4:	f7ff fb1e 	bl	8011604 <__ssprint_r>
 8011fc8:	9c03      	ldr	r4, [sp, #12]
 8011fca:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8011fce:	89a3      	ldrh	r3, [r4, #12]
 8011fd0:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8011fd4:	b210      	sxth	r0, r2
 8011fd6:	2800      	cmp	r0, #0
 8011fd8:	bf18      	it	ne
 8011fda:	f04f 3aff 	movne.w	sl, #4294967295
 8011fde:	4650      	mov	r0, sl
 8011fe0:	b02f      	add	sp, #188	; 0xbc
 8011fe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fe6:	bf00      	nop
 8011fe8:	08014f08 	.word	0x08014f08
 8011fec:	08014f18 	.word	0x08014f18
 8011ff0:	9808      	ldr	r0, [sp, #32]
 8011ff2:	1bc6      	subs	r6, r0, r7
 8011ff4:	2e00      	cmp	r6, #0
 8011ff6:	f77f aea1 	ble.w	8011d3c <_svfiprintf_r+0x638>
 8011ffa:	2e10      	cmp	r6, #16
 8011ffc:	f340 8242 	ble.w	8012484 <_svfiprintf_r+0xd80>
 8012000:	f04f 0b10 	mov.w	fp, #16
 8012004:	3201      	adds	r2, #1
 8012006:	48a8      	ldr	r0, [pc, #672]	; (80122a8 <_svfiprintf_r+0xba4>)
 8012008:	9212      	str	r2, [sp, #72]	; 0x48
 801200a:	f1a6 0311 	sub.w	r3, r6, #17
 801200e:	4459      	add	r1, fp
 8012010:	2a07      	cmp	r2, #7
 8012012:	e884 0820 	stmia.w	r4, {r5, fp}
 8012016:	9113      	str	r1, [sp, #76]	; 0x4c
 8012018:	9006      	str	r0, [sp, #24]
 801201a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801201e:	f300 81ae 	bgt.w	801237e <_svfiprintf_r+0xc7a>
 8012022:	3408      	adds	r4, #8
 8012024:	3e10      	subs	r6, #16
 8012026:	2e10      	cmp	r6, #16
 8012028:	dd44      	ble.n	80120b4 <_svfiprintf_r+0x9b0>
 801202a:	b163      	cbz	r3, 8012046 <_svfiprintf_r+0x942>
 801202c:	3201      	adds	r2, #1
 801202e:	3110      	adds	r1, #16
 8012030:	2a07      	cmp	r2, #7
 8012032:	e884 0820 	stmia.w	r4, {r5, fp}
 8012036:	9113      	str	r1, [sp, #76]	; 0x4c
 8012038:	9212      	str	r2, [sp, #72]	; 0x48
 801203a:	f300 81ae 	bgt.w	801239a <_svfiprintf_r+0xc96>
 801203e:	3408      	adds	r4, #8
 8012040:	3e10      	subs	r6, #16
 8012042:	2e10      	cmp	r6, #16
 8012044:	dd36      	ble.n	80120b4 <_svfiprintf_r+0x9b0>
 8012046:	970a      	str	r7, [sp, #40]	; 0x28
 8012048:	4613      	mov	r3, r2
 801204a:	9f03      	ldr	r7, [sp, #12]
 801204c:	4622      	mov	r2, r4
 801204e:	9c05      	ldr	r4, [sp, #20]
 8012050:	e00d      	b.n	801206e <_svfiprintf_r+0x96a>
 8012052:	3208      	adds	r2, #8
 8012054:	1c43      	adds	r3, r0, #1
 8012056:	3110      	adds	r1, #16
 8012058:	3e10      	subs	r6, #16
 801205a:	2b07      	cmp	r3, #7
 801205c:	e882 0820 	stmia.w	r2, {r5, fp}
 8012060:	9113      	str	r1, [sp, #76]	; 0x4c
 8012062:	9312      	str	r3, [sp, #72]	; 0x48
 8012064:	dc16      	bgt.n	8012094 <_svfiprintf_r+0x990>
 8012066:	3e10      	subs	r6, #16
 8012068:	3208      	adds	r2, #8
 801206a:	2e10      	cmp	r6, #16
 801206c:	dd1f      	ble.n	80120ae <_svfiprintf_r+0x9aa>
 801206e:	1c58      	adds	r0, r3, #1
 8012070:	3110      	adds	r1, #16
 8012072:	2807      	cmp	r0, #7
 8012074:	9113      	str	r1, [sp, #76]	; 0x4c
 8012076:	9012      	str	r0, [sp, #72]	; 0x48
 8012078:	e882 0820 	stmia.w	r2, {r5, fp}
 801207c:	dde9      	ble.n	8012052 <_svfiprintf_r+0x94e>
 801207e:	4620      	mov	r0, r4
 8012080:	4639      	mov	r1, r7
 8012082:	aa11      	add	r2, sp, #68	; 0x44
 8012084:	f7ff fabe 	bl	8011604 <__ssprint_r>
 8012088:	2800      	cmp	r0, #0
 801208a:	d19d      	bne.n	8011fc8 <_svfiprintf_r+0x8c4>
 801208c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801208e:	9812      	ldr	r0, [sp, #72]	; 0x48
 8012090:	aa1e      	add	r2, sp, #120	; 0x78
 8012092:	e7df      	b.n	8012054 <_svfiprintf_r+0x950>
 8012094:	4620      	mov	r0, r4
 8012096:	4639      	mov	r1, r7
 8012098:	aa11      	add	r2, sp, #68	; 0x44
 801209a:	f7ff fab3 	bl	8011604 <__ssprint_r>
 801209e:	2800      	cmp	r0, #0
 80120a0:	d192      	bne.n	8011fc8 <_svfiprintf_r+0x8c4>
 80120a2:	3e10      	subs	r6, #16
 80120a4:	2e10      	cmp	r6, #16
 80120a6:	aa1e      	add	r2, sp, #120	; 0x78
 80120a8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80120aa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80120ac:	dcdf      	bgt.n	801206e <_svfiprintf_r+0x96a>
 80120ae:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80120b0:	4614      	mov	r4, r2
 80120b2:	461a      	mov	r2, r3
 80120b4:	3201      	adds	r2, #1
 80120b6:	9b06      	ldr	r3, [sp, #24]
 80120b8:	9212      	str	r2, [sp, #72]	; 0x48
 80120ba:	1989      	adds	r1, r1, r6
 80120bc:	2a07      	cmp	r2, #7
 80120be:	e884 0048 	stmia.w	r4, {r3, r6}
 80120c2:	9113      	str	r1, [sp, #76]	; 0x4c
 80120c4:	f300 8175 	bgt.w	80123b2 <_svfiprintf_r+0xcae>
 80120c8:	3408      	adds	r4, #8
 80120ca:	e637      	b.n	8011d3c <_svfiprintf_r+0x638>
 80120cc:	9805      	ldr	r0, [sp, #20]
 80120ce:	9903      	ldr	r1, [sp, #12]
 80120d0:	aa11      	add	r2, sp, #68	; 0x44
 80120d2:	f7ff fa97 	bl	8011604 <__ssprint_r>
 80120d6:	2800      	cmp	r0, #0
 80120d8:	f47f af76 	bne.w	8011fc8 <_svfiprintf_r+0x8c4>
 80120dc:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80120de:	aa1e      	add	r2, sp, #120	; 0x78
 80120e0:	e6a8      	b.n	8011e34 <_svfiprintf_r+0x730>
 80120e2:	9805      	ldr	r0, [sp, #20]
 80120e4:	9903      	ldr	r1, [sp, #12]
 80120e6:	aa11      	add	r2, sp, #68	; 0x44
 80120e8:	f7ff fa8c 	bl	8011604 <__ssprint_r>
 80120ec:	2800      	cmp	r0, #0
 80120ee:	f43f af23 	beq.w	8011f38 <_svfiprintf_r+0x834>
 80120f2:	e769      	b.n	8011fc8 <_svfiprintf_r+0x8c4>
 80120f4:	9805      	ldr	r0, [sp, #20]
 80120f6:	9903      	ldr	r1, [sp, #12]
 80120f8:	9300      	str	r3, [sp, #0]
 80120fa:	aa11      	add	r2, sp, #68	; 0x44
 80120fc:	f7ff fa82 	bl	8011604 <__ssprint_r>
 8012100:	9b00      	ldr	r3, [sp, #0]
 8012102:	2800      	cmp	r0, #0
 8012104:	f47f af60 	bne.w	8011fc8 <_svfiprintf_r+0x8c4>
 8012108:	ac1e      	add	r4, sp, #120	; 0x78
 801210a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801210c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801210e:	e631      	b.n	8011d74 <_svfiprintf_r+0x670>
 8012110:	9805      	ldr	r0, [sp, #20]
 8012112:	9903      	ldr	r1, [sp, #12]
 8012114:	aa11      	add	r2, sp, #68	; 0x44
 8012116:	f7ff fa75 	bl	8011604 <__ssprint_r>
 801211a:	2800      	cmp	r0, #0
 801211c:	f47f af54 	bne.w	8011fc8 <_svfiprintf_r+0x8c4>
 8012120:	ac1e      	add	r4, sp, #120	; 0x78
 8012122:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8012124:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012126:	e633      	b.n	8011d90 <_svfiprintf_r+0x68c>
 8012128:	9805      	ldr	r0, [sp, #20]
 801212a:	9903      	ldr	r1, [sp, #12]
 801212c:	aa11      	add	r2, sp, #68	; 0x44
 801212e:	f7ff fa69 	bl	8011604 <__ssprint_r>
 8012132:	2800      	cmp	r0, #0
 8012134:	f47f af48 	bne.w	8011fc8 <_svfiprintf_r+0x8c4>
 8012138:	ac1e      	add	r4, sp, #120	; 0x78
 801213a:	f7ff bb1f 	b.w	801177c <_svfiprintf_r+0x78>
 801213e:	9805      	ldr	r0, [sp, #20]
 8012140:	9903      	ldr	r1, [sp, #12]
 8012142:	aa11      	add	r2, sp, #68	; 0x44
 8012144:	f7ff fa5e 	bl	8011604 <__ssprint_r>
 8012148:	2800      	cmp	r0, #0
 801214a:	f47f af3d 	bne.w	8011fc8 <_svfiprintf_r+0x8c4>
 801214e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8012150:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012152:	ac1e      	add	r4, sp, #120	; 0x78
 8012154:	e661      	b.n	8011e1a <_svfiprintf_r+0x716>
 8012156:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8012158:	f8cd b010 	str.w	fp, [sp, #16]
 801215c:	f04f 0b0f 	mov.w	fp, #15
 8012160:	ea06 020b 	and.w	r2, r6, fp
 8012164:	1883      	adds	r3, r0, r2
 8012166:	0936      	lsrs	r6, r6, #4
 8012168:	ea46 7207 	orr.w	r2, r6, r7, lsl #28
 801216c:	ea4f 1c17 	mov.w	ip, r7, lsr #4
 8012170:	468a      	mov	sl, r1
 8012172:	4616      	mov	r6, r2
 8012174:	7819      	ldrb	r1, [r3, #0]
 8012176:	4667      	mov	r7, ip
 8012178:	ea56 0b07 	orrs.w	fp, r6, r7
 801217c:	f88a 1000 	strb.w	r1, [sl]
 8012180:	f10a 31ff 	add.w	r1, sl, #4294967295
 8012184:	d1ea      	bne.n	801215c <_svfiprintf_r+0xa58>
 8012186:	9f01      	ldr	r7, [sp, #4]
 8012188:	f8dd b010 	ldr.w	fp, [sp, #16]
 801218c:	ebca 0007 	rsb	r0, sl, r7
 8012190:	9004      	str	r0, [sp, #16]
 8012192:	f7ff bb9a 	b.w	80118ca <_svfiprintf_r+0x1c6>
 8012196:	2f00      	cmp	r7, #0
 8012198:	bf08      	it	eq
 801219a:	2e0a      	cmpeq	r6, #10
 801219c:	f0c0 8092 	bcc.w	80122c4 <_svfiprintf_r+0xbc0>
 80121a0:	f10d 0377 	add.w	r3, sp, #119	; 0x77
 80121a4:	9404      	str	r4, [sp, #16]
 80121a6:	461c      	mov	r4, r3
 80121a8:	4630      	mov	r0, r6
 80121aa:	4639      	mov	r1, r7
 80121ac:	220a      	movs	r2, #10
 80121ae:	2300      	movs	r3, #0
 80121b0:	f002 f96a 	bl	8014488 <__aeabi_uldivmod>
 80121b4:	3230      	adds	r2, #48	; 0x30
 80121b6:	7022      	strb	r2, [r4, #0]
 80121b8:	4630      	mov	r0, r6
 80121ba:	4639      	mov	r1, r7
 80121bc:	220a      	movs	r2, #10
 80121be:	2300      	movs	r3, #0
 80121c0:	f002 f962 	bl	8014488 <__aeabi_uldivmod>
 80121c4:	4606      	mov	r6, r0
 80121c6:	460f      	mov	r7, r1
 80121c8:	ea56 0007 	orrs.w	r0, r6, r7
 80121cc:	46a2      	mov	sl, r4
 80121ce:	f104 34ff 	add.w	r4, r4, #4294967295
 80121d2:	d1e9      	bne.n	80121a8 <_svfiprintf_r+0xaa4>
 80121d4:	9a01      	ldr	r2, [sp, #4]
 80121d6:	9c04      	ldr	r4, [sp, #16]
 80121d8:	ebca 0102 	rsb	r1, sl, r2
 80121dc:	9104      	str	r1, [sp, #16]
 80121de:	f7ff bb74 	b.w	80118ca <_svfiprintf_r+0x1c6>
 80121e2:	9805      	ldr	r0, [sp, #20]
 80121e4:	9903      	ldr	r1, [sp, #12]
 80121e6:	aa11      	add	r2, sp, #68	; 0x44
 80121e8:	f7ff fa0c 	bl	8011604 <__ssprint_r>
 80121ec:	2800      	cmp	r0, #0
 80121ee:	f47f aeeb 	bne.w	8011fc8 <_svfiprintf_r+0x8c4>
 80121f2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80121f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80121f6:	ac1e      	add	r4, sp, #120	; 0x78
 80121f8:	e58e      	b.n	8011d18 <_svfiprintf_r+0x614>
 80121fa:	9805      	ldr	r0, [sp, #20]
 80121fc:	9903      	ldr	r1, [sp, #12]
 80121fe:	aa11      	add	r2, sp, #68	; 0x44
 8012200:	f7ff fa00 	bl	8011604 <__ssprint_r>
 8012204:	2800      	cmp	r0, #0
 8012206:	f47f aedf 	bne.w	8011fc8 <_svfiprintf_r+0x8c4>
 801220a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801220c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801220e:	ac1e      	add	r4, sp, #120	; 0x78
 8012210:	e590      	b.n	8011d34 <_svfiprintf_r+0x630>
 8012212:	9805      	ldr	r0, [sp, #20]
 8012214:	9903      	ldr	r1, [sp, #12]
 8012216:	9300      	str	r3, [sp, #0]
 8012218:	aa11      	add	r2, sp, #68	; 0x44
 801221a:	f7ff f9f3 	bl	8011604 <__ssprint_r>
 801221e:	9b00      	ldr	r3, [sp, #0]
 8012220:	2800      	cmp	r0, #0
 8012222:	f47f aed1 	bne.w	8011fc8 <_svfiprintf_r+0x8c4>
 8012226:	ac1e      	add	r4, sp, #120	; 0x78
 8012228:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801222a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801222c:	e42a      	b.n	8011a84 <_svfiprintf_r+0x380>
 801222e:	9805      	ldr	r0, [sp, #20]
 8012230:	9903      	ldr	r1, [sp, #12]
 8012232:	aa11      	add	r2, sp, #68	; 0x44
 8012234:	f7ff f9e6 	bl	8011604 <__ssprint_r>
 8012238:	2800      	cmp	r0, #0
 801223a:	f47f aec5 	bne.w	8011fc8 <_svfiprintf_r+0x8c4>
 801223e:	ac1e      	add	r4, sp, #120	; 0x78
 8012240:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8012242:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012244:	e433      	b.n	8011aae <_svfiprintf_r+0x3aa>
 8012246:	9802      	ldr	r0, [sp, #8]
 8012248:	f10d 0a78 	add.w	sl, sp, #120	; 0x78
 801224c:	9004      	str	r0, [sp, #16]
 801224e:	f7ff bb3c 	b.w	80118ca <_svfiprintf_r+0x1c6>
 8012252:	f018 0f10 	tst.w	r8, #16
 8012256:	d152      	bne.n	80122fe <_svfiprintf_r+0xbfa>
 8012258:	f018 0f40 	tst.w	r8, #64	; 0x40
 801225c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8012260:	f000 80c1 	beq.w	80123e6 <_svfiprintf_r+0xce2>
 8012264:	465a      	mov	r2, fp
 8012266:	1d11      	adds	r1, r2, #4
 8012268:	f8bb 6000 	ldrh.w	r6, [fp]
 801226c:	9109      	str	r1, [sp, #36]	; 0x24
 801226e:	2301      	movs	r3, #1
 8012270:	2700      	movs	r7, #0
 8012272:	f7ff bb09 	b.w	8011888 <_svfiprintf_r+0x184>
 8012276:	9805      	ldr	r0, [sp, #20]
 8012278:	9903      	ldr	r1, [sp, #12]
 801227a:	aa11      	add	r2, sp, #68	; 0x44
 801227c:	f7ff f9c2 	bl	8011604 <__ssprint_r>
 8012280:	2800      	cmp	r0, #0
 8012282:	f47f aea1 	bne.w	8011fc8 <_svfiprintf_r+0x8c4>
 8012286:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8012288:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801228a:	ac1e      	add	r4, sp, #120	; 0x78
 801228c:	e534      	b.n	8011cf8 <_svfiprintf_r+0x5f4>
 801228e:	f018 0710 	ands.w	r7, r8, #16
 8012292:	d040      	beq.n	8012316 <_svfiprintf_r+0xc12>
 8012294:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8012298:	4651      	mov	r1, sl
 801229a:	1d08      	adds	r0, r1, #4
 801229c:	f8da 6000 	ldr.w	r6, [sl]
 80122a0:	9009      	str	r0, [sp, #36]	; 0x24
 80122a2:	2700      	movs	r7, #0
 80122a4:	f7ff baf0 	b.w	8011888 <_svfiprintf_r+0x184>
 80122a8:	08014f08 	.word	0x08014f08
 80122ac:	9805      	ldr	r0, [sp, #20]
 80122ae:	9903      	ldr	r1, [sp, #12]
 80122b0:	aa11      	add	r2, sp, #68	; 0x44
 80122b2:	f7ff f9a7 	bl	8011604 <__ssprint_r>
 80122b6:	2800      	cmp	r0, #0
 80122b8:	f47f ae86 	bne.w	8011fc8 <_svfiprintf_r+0x8c4>
 80122bc:	aa1e      	add	r2, sp, #120	; 0x78
 80122be:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80122c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80122c2:	e5d6      	b.n	8011e72 <_svfiprintf_r+0x76e>
 80122c4:	f10d 0ab8 	add.w	sl, sp, #184	; 0xb8
 80122c8:	3630      	adds	r6, #48	; 0x30
 80122ca:	f80a 6d41 	strb.w	r6, [sl, #-65]!
 80122ce:	9f01      	ldr	r7, [sp, #4]
 80122d0:	ebca 0007 	rsb	r0, sl, r7
 80122d4:	9004      	str	r0, [sp, #16]
 80122d6:	f7ff baf8 	b.w	80118ca <_svfiprintf_r+0x1c6>
 80122da:	f899 3000 	ldrb.w	r3, [r9]
 80122de:	9109      	str	r1, [sp, #36]	; 0x24
 80122e0:	f7ff ba5f 	b.w	80117a2 <_svfiprintf_r+0x9e>
 80122e4:	9b02      	ldr	r3, [sp, #8]
 80122e6:	f10d 0a78 	add.w	sl, sp, #120	; 0x78
 80122ea:	9304      	str	r3, [sp, #16]
 80122ec:	f7ff baed 	b.w	80118ca <_svfiprintf_r+0x1c6>
 80122f0:	f018 0f40 	tst.w	r8, #64	; 0x40
 80122f4:	f43f ac8c 	beq.w	8011c10 <_svfiprintf_r+0x50c>
 80122f8:	f9bb 6000 	ldrsh.w	r6, [fp]
 80122fc:	e48a      	b.n	8011c14 <_svfiprintf_r+0x510>
 80122fe:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8012302:	f8da 7000 	ldr.w	r7, [sl]
 8012306:	4650      	mov	r0, sl
 8012308:	1d03      	adds	r3, r0, #4
 801230a:	463e      	mov	r6, r7
 801230c:	9309      	str	r3, [sp, #36]	; 0x24
 801230e:	2700      	movs	r7, #0
 8012310:	2301      	movs	r3, #1
 8012312:	f7ff bab9 	b.w	8011888 <_svfiprintf_r+0x184>
 8012316:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 801231a:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 801231e:	bf0c      	ite	eq
 8012320:	f8db 7000 	ldreq.w	r7, [fp]
 8012324:	f8bb 6000 	ldrhne.w	r6, [fp]
 8012328:	4658      	mov	r0, fp
 801232a:	bf14      	ite	ne
 801232c:	463b      	movne	r3, r7
 801232e:	463e      	moveq	r6, r7
 8012330:	1d02      	adds	r2, r0, #4
 8012332:	2700      	movs	r7, #0
 8012334:	9209      	str	r2, [sp, #36]	; 0x24
 8012336:	f7ff baa7 	b.w	8011888 <_svfiprintf_r+0x184>
 801233a:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 801233e:	4652      	mov	r2, sl
 8012340:	1d11      	adds	r1, r2, #4
 8012342:	f8da 6000 	ldr.w	r6, [sl]
 8012346:	9109      	str	r1, [sp, #36]	; 0x24
 8012348:	2700      	movs	r7, #0
 801234a:	e40f      	b.n	8011b6c <_svfiprintf_r+0x468>
 801234c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8012350:	9a07      	ldr	r2, [sp, #28]
 8012352:	f8dc 3000 	ldr.w	r3, [ip]
 8012356:	4661      	mov	r1, ip
 8012358:	17d0      	asrs	r0, r2, #31
 801235a:	1d0e      	adds	r6, r1, #4
 801235c:	601a      	str	r2, [r3, #0]
 801235e:	6058      	str	r0, [r3, #4]
 8012360:	9609      	str	r6, [sp, #36]	; 0x24
 8012362:	f7ff b9e9 	b.w	8011738 <_svfiprintf_r+0x34>
 8012366:	9805      	ldr	r0, [sp, #20]
 8012368:	9903      	ldr	r1, [sp, #12]
 801236a:	aa11      	add	r2, sp, #68	; 0x44
 801236c:	f7ff f94a 	bl	8011604 <__ssprint_r>
 8012370:	2800      	cmp	r0, #0
 8012372:	f47f ae29 	bne.w	8011fc8 <_svfiprintf_r+0x8c4>
 8012376:	aa1e      	add	r2, sp, #120	; 0x78
 8012378:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801237a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801237c:	e58d      	b.n	8011e9a <_svfiprintf_r+0x796>
 801237e:	9805      	ldr	r0, [sp, #20]
 8012380:	9903      	ldr	r1, [sp, #12]
 8012382:	9300      	str	r3, [sp, #0]
 8012384:	aa11      	add	r2, sp, #68	; 0x44
 8012386:	f7ff f93d 	bl	8011604 <__ssprint_r>
 801238a:	9b00      	ldr	r3, [sp, #0]
 801238c:	2800      	cmp	r0, #0
 801238e:	f47f ae1b 	bne.w	8011fc8 <_svfiprintf_r+0x8c4>
 8012392:	ac1e      	add	r4, sp, #120	; 0x78
 8012394:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8012396:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012398:	e644      	b.n	8012024 <_svfiprintf_r+0x920>
 801239a:	9805      	ldr	r0, [sp, #20]
 801239c:	9903      	ldr	r1, [sp, #12]
 801239e:	aa11      	add	r2, sp, #68	; 0x44
 80123a0:	f7ff f930 	bl	8011604 <__ssprint_r>
 80123a4:	2800      	cmp	r0, #0
 80123a6:	f47f ae0f 	bne.w	8011fc8 <_svfiprintf_r+0x8c4>
 80123aa:	ac1e      	add	r4, sp, #120	; 0x78
 80123ac:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80123ae:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80123b0:	e646      	b.n	8012040 <_svfiprintf_r+0x93c>
 80123b2:	9805      	ldr	r0, [sp, #20]
 80123b4:	9903      	ldr	r1, [sp, #12]
 80123b6:	aa11      	add	r2, sp, #68	; 0x44
 80123b8:	f7ff f924 	bl	8011604 <__ssprint_r>
 80123bc:	2800      	cmp	r0, #0
 80123be:	f47f ae03 	bne.w	8011fc8 <_svfiprintf_r+0x8c4>
 80123c2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80123c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80123c6:	ac1e      	add	r4, sp, #120	; 0x78
 80123c8:	e4b8      	b.n	8011d3c <_svfiprintf_r+0x638>
 80123ca:	9300      	str	r3, [sp, #0]
 80123cc:	f7f8 f872 	bl	800a4b4 <strlen>
 80123d0:	9004      	str	r0, [sp, #16]
 80123d2:	9800      	ldr	r0, [sp, #0]
 80123d4:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 80123d8:	9009      	str	r0, [sp, #36]	; 0x24
 80123da:	9602      	str	r6, [sp, #8]
 80123dc:	f7ff ba75 	b.w	80118ca <_svfiprintf_r+0x1c6>
 80123e0:	483d      	ldr	r0, [pc, #244]	; (80124d8 <_svfiprintf_r+0xdd4>)
 80123e2:	9002      	str	r0, [sp, #8]
 80123e4:	e50e      	b.n	8011e04 <_svfiprintf_r+0x700>
 80123e6:	f8db 1000 	ldr.w	r1, [fp]
 80123ea:	4658      	mov	r0, fp
 80123ec:	1d03      	adds	r3, r0, #4
 80123ee:	9309      	str	r3, [sp, #36]	; 0x24
 80123f0:	460e      	mov	r6, r1
 80123f2:	2700      	movs	r7, #0
 80123f4:	2301      	movs	r3, #1
 80123f6:	f7ff ba47 	b.w	8011888 <_svfiprintf_r+0x184>
 80123fa:	f8db 7000 	ldr.w	r7, [fp]
 80123fe:	465a      	mov	r2, fp
 8012400:	1d11      	adds	r1, r2, #4
 8012402:	463e      	mov	r6, r7
 8012404:	9109      	str	r1, [sp, #36]	; 0x24
 8012406:	2700      	movs	r7, #0
 8012408:	f7ff bbb0 	b.w	8011b6c <_svfiprintf_r+0x468>
 801240c:	f018 0f40 	tst.w	r8, #64	; 0x40
 8012410:	d028      	beq.n	8012464 <_svfiprintf_r+0xd60>
 8012412:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8012416:	f8dd c01c 	ldr.w	ip, [sp, #28]
 801241a:	f8da 1000 	ldr.w	r1, [sl]
 801241e:	4656      	mov	r6, sl
 8012420:	1d32      	adds	r2, r6, #4
 8012422:	9209      	str	r2, [sp, #36]	; 0x24
 8012424:	f8a1 c000 	strh.w	ip, [r1]
 8012428:	f7ff b986 	b.w	8011738 <_svfiprintf_r+0x34>
 801242c:	9802      	ldr	r0, [sp, #8]
 801242e:	9309      	str	r3, [sp, #36]	; 0x24
 8012430:	2806      	cmp	r0, #6
 8012432:	bf28      	it	cs
 8012434:	2006      	movcs	r0, #6
 8012436:	9004      	str	r0, [sp, #16]
 8012438:	ea20 77e0 	bic.w	r7, r0, r0, asr #31
 801243c:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 80124e0 <_svfiprintf_r+0xddc>
 8012440:	f7ff baef 	b.w	8011a22 <_svfiprintf_r+0x31e>
 8012444:	2140      	movs	r1, #64	; 0x40
 8012446:	9200      	str	r2, [sp, #0]
 8012448:	f7f7 faf4 	bl	8009a34 <_malloc_r>
 801244c:	9a00      	ldr	r2, [sp, #0]
 801244e:	6020      	str	r0, [r4, #0]
 8012450:	6120      	str	r0, [r4, #16]
 8012452:	2800      	cmp	r0, #0
 8012454:	d037      	beq.n	80124c6 <_svfiprintf_r+0xdc2>
 8012456:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801245a:	2040      	movs	r0, #64	; 0x40
 801245c:	f8cb 0014 	str.w	r0, [fp, #20]
 8012460:	f7ff b960 	b.w	8011724 <_svfiprintf_r+0x20>
 8012464:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8012468:	9b07      	ldr	r3, [sp, #28]
 801246a:	f8db 6000 	ldr.w	r6, [fp]
 801246e:	465a      	mov	r2, fp
 8012470:	1d10      	adds	r0, r2, #4
 8012472:	9009      	str	r0, [sp, #36]	; 0x24
 8012474:	6033      	str	r3, [r6, #0]
 8012476:	f7ff b95f 	b.w	8011738 <_svfiprintf_r+0x34>
 801247a:	4b18      	ldr	r3, [pc, #96]	; (80124dc <_svfiprintf_r+0xdd8>)
 801247c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801247e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012480:	930c      	str	r3, [sp, #48]	; 0x30
 8012482:	e425      	b.n	8011cd0 <_svfiprintf_r+0x5cc>
 8012484:	4b14      	ldr	r3, [pc, #80]	; (80124d8 <_svfiprintf_r+0xdd4>)
 8012486:	9306      	str	r3, [sp, #24]
 8012488:	e614      	b.n	80120b4 <_svfiprintf_r+0x9b0>
 801248a:	2000      	movs	r0, #0
 801248c:	46b1      	mov	r9, r6
 801248e:	9002      	str	r0, [sp, #8]
 8012490:	f7ff b989 	b.w	80117a6 <_svfiprintf_r+0xa2>
 8012494:	9f02      	ldr	r7, [sp, #8]
 8012496:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 801249a:	9109      	str	r1, [sp, #36]	; 0x24
 801249c:	9704      	str	r7, [sp, #16]
 801249e:	9002      	str	r0, [sp, #8]
 80124a0:	f7ff ba13 	b.w	80118ca <_svfiprintf_r+0x1c6>
 80124a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80124a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80124a8:	6818      	ldr	r0, [r3, #0]
 80124aa:	f899 3001 	ldrb.w	r3, [r9, #1]
 80124ae:	9002      	str	r0, [sp, #8]
 80124b0:	3104      	adds	r1, #4
 80124b2:	2800      	cmp	r0, #0
 80124b4:	9109      	str	r1, [sp, #36]	; 0x24
 80124b6:	46b1      	mov	r9, r6
 80124b8:	f6bf a973 	bge.w	80117a2 <_svfiprintf_r+0x9e>
 80124bc:	f04f 30ff 	mov.w	r0, #4294967295
 80124c0:	9002      	str	r0, [sp, #8]
 80124c2:	f7ff b96e 	b.w	80117a2 <_svfiprintf_r+0x9e>
 80124c6:	f8dd a014 	ldr.w	sl, [sp, #20]
 80124ca:	210c      	movs	r1, #12
 80124cc:	f8ca 1000 	str.w	r1, [sl]
 80124d0:	f04f 30ff 	mov.w	r0, #4294967295
 80124d4:	e584      	b.n	8011fe0 <_svfiprintf_r+0x8dc>
 80124d6:	bf00      	nop
 80124d8:	08014f08 	.word	0x08014f08
 80124dc:	08014f18 	.word	0x08014f18
 80124e0:	08014d74 	.word	0x08014d74

080124e4 <__sprint_r>:
 80124e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124e8:	6893      	ldr	r3, [r2, #8]
 80124ea:	4692      	mov	sl, r2
 80124ec:	4680      	mov	r8, r0
 80124ee:	460f      	mov	r7, r1
 80124f0:	2b00      	cmp	r3, #0
 80124f2:	d050      	beq.n	8012596 <__sprint_r+0xb2>
 80124f4:	6e4c      	ldr	r4, [r1, #100]	; 0x64
 80124f6:	f414 5f00 	tst.w	r4, #8192	; 0x2000
 80124fa:	d050      	beq.n	801259e <__sprint_r+0xba>
 80124fc:	6812      	ldr	r2, [r2, #0]
 80124fe:	f102 0b08 	add.w	fp, r2, #8
 8012502:	f85b 0c04 	ldr.w	r0, [fp, #-4]
 8012506:	f85b 4c08 	ldr.w	r4, [fp, #-8]
 801250a:	ea5f 0990 	movs.w	r9, r0, lsr #2
 801250e:	d038      	beq.n	8012582 <__sprint_r+0x9e>
 8012510:	f109 33ff 	add.w	r3, r9, #4294967295
 8012514:	4640      	mov	r0, r8
 8012516:	6821      	ldr	r1, [r4, #0]
 8012518:	463a      	mov	r2, r7
 801251a:	f003 0601 	and.w	r6, r3, #1
 801251e:	f001 f8c3 	bl	80136a8 <_fputwc_r>
 8012522:	3001      	adds	r0, #1
 8012524:	d022      	beq.n	801256c <__sprint_r+0x88>
 8012526:	2501      	movs	r5, #1
 8012528:	45a9      	cmp	r9, r5
 801252a:	d028      	beq.n	801257e <__sprint_r+0x9a>
 801252c:	b196      	cbz	r6, 8012554 <__sprint_r+0x70>
 801252e:	4640      	mov	r0, r8
 8012530:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8012534:	463a      	mov	r2, r7
 8012536:	f001 f8b7 	bl	80136a8 <_fputwc_r>
 801253a:	3001      	adds	r0, #1
 801253c:	d016      	beq.n	801256c <__sprint_r+0x88>
 801253e:	2502      	movs	r5, #2
 8012540:	45a9      	cmp	r9, r5
 8012542:	d107      	bne.n	8012554 <__sprint_r+0x70>
 8012544:	e01b      	b.n	801257e <__sprint_r+0x9a>
 8012546:	6871      	ldr	r1, [r6, #4]
 8012548:	f001 f8ae 	bl	80136a8 <_fputwc_r>
 801254c:	3001      	adds	r0, #1
 801254e:	d00d      	beq.n	801256c <__sprint_r+0x88>
 8012550:	45a9      	cmp	r9, r5
 8012552:	d014      	beq.n	801257e <__sprint_r+0x9a>
 8012554:	6861      	ldr	r1, [r4, #4]
 8012556:	463a      	mov	r2, r7
 8012558:	4640      	mov	r0, r8
 801255a:	f001 f8a5 	bl	80136a8 <_fputwc_r>
 801255e:	1d26      	adds	r6, r4, #4
 8012560:	3502      	adds	r5, #2
 8012562:	3408      	adds	r4, #8
 8012564:	3001      	adds	r0, #1
 8012566:	463a      	mov	r2, r7
 8012568:	4640      	mov	r0, r8
 801256a:	d1ec      	bne.n	8012546 <__sprint_r+0x62>
 801256c:	f04f 30ff 	mov.w	r0, #4294967295
 8012570:	2100      	movs	r1, #0
 8012572:	f8ca 1008 	str.w	r1, [sl, #8]
 8012576:	f8ca 1004 	str.w	r1, [sl, #4]
 801257a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801257e:	f8da 3008 	ldr.w	r3, [sl, #8]
 8012582:	eba3 0389 	sub.w	r3, r3, r9, lsl #2
 8012586:	f8ca 3008 	str.w	r3, [sl, #8]
 801258a:	f10b 0b08 	add.w	fp, fp, #8
 801258e:	2b00      	cmp	r3, #0
 8012590:	d1b7      	bne.n	8012502 <__sprint_r+0x1e>
 8012592:	4618      	mov	r0, r3
 8012594:	e7ec      	b.n	8012570 <__sprint_r+0x8c>
 8012596:	6053      	str	r3, [r2, #4]
 8012598:	4618      	mov	r0, r3
 801259a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801259e:	f001 f985 	bl	80138ac <__sfvwrite_r>
 80125a2:	e7e5      	b.n	8012570 <__sprint_r+0x8c>

080125a4 <_vfiprintf_r>:
 80125a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125a8:	b0b1      	sub	sp, #196	; 0xc4
 80125aa:	461c      	mov	r4, r3
 80125ac:	4689      	mov	r9, r1
 80125ae:	4615      	mov	r5, r2
 80125b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80125b2:	9005      	str	r0, [sp, #20]
 80125b4:	b118      	cbz	r0, 80125be <_vfiprintf_r+0x1a>
 80125b6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80125b8:	2b00      	cmp	r3, #0
 80125ba:	f000 8637 	beq.w	801322c <_vfiprintf_r+0xc88>
 80125be:	f8b9 100c 	ldrh.w	r1, [r9, #12]
 80125c2:	f401 5000 	and.w	r0, r1, #8192	; 0x2000
 80125c6:	b202      	sxth	r2, r0
 80125c8:	b94a      	cbnz	r2, 80125de <_vfiprintf_r+0x3a>
 80125ca:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 80125ce:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 80125d2:	f423 5000 	bic.w	r0, r3, #8192	; 0x2000
 80125d6:	f8a9 100c 	strh.w	r1, [r9, #12]
 80125da:	f8c9 0064 	str.w	r0, [r9, #100]	; 0x64
 80125de:	f001 0208 	and.w	r2, r1, #8
 80125e2:	b213      	sxth	r3, r2
 80125e4:	2b00      	cmp	r3, #0
 80125e6:	f000 8599 	beq.w	801311c <_vfiprintf_r+0xb78>
 80125ea:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80125ee:	2800      	cmp	r0, #0
 80125f0:	f000 8594 	beq.w	801311c <_vfiprintf_r+0xb78>
 80125f4:	f001 021a 	and.w	r2, r1, #26
 80125f8:	2a0a      	cmp	r2, #10
 80125fa:	f000 859c 	beq.w	8013136 <_vfiprintf_r+0xb92>
 80125fe:	2400      	movs	r4, #0
 8012600:	ae20      	add	r6, sp, #128	; 0x80
 8012602:	4f9b      	ldr	r7, [pc, #620]	; (8012870 <_vfiprintf_r+0x2cc>)
 8012604:	f8cd 9018 	str.w	r9, [sp, #24]
 8012608:	9602      	str	r6, [sp, #8]
 801260a:	940c      	str	r4, [sp, #48]	; 0x30
 801260c:	9613      	str	r6, [sp, #76]	; 0x4c
 801260e:	9415      	str	r4, [sp, #84]	; 0x54
 8012610:	9414      	str	r4, [sp, #80]	; 0x50
 8012612:	9408      	str	r4, [sp, #32]
 8012614:	46a9      	mov	r9, r5
 8012616:	f899 0000 	ldrb.w	r0, [r9]
 801261a:	2800      	cmp	r0, #0
 801261c:	f000 848c 	beq.w	8012f38 <_vfiprintf_r+0x994>
 8012620:	2825      	cmp	r0, #37	; 0x25
 8012622:	f000 8489 	beq.w	8012f38 <_vfiprintf_r+0x994>
 8012626:	f109 0501 	add.w	r5, r9, #1
 801262a:	e001      	b.n	8012630 <_vfiprintf_r+0x8c>
 801262c:	2925      	cmp	r1, #37	; 0x25
 801262e:	d004      	beq.n	801263a <_vfiprintf_r+0x96>
 8012630:	462c      	mov	r4, r5
 8012632:	3501      	adds	r5, #1
 8012634:	7821      	ldrb	r1, [r4, #0]
 8012636:	2900      	cmp	r1, #0
 8012638:	d1f8      	bne.n	801262c <_vfiprintf_r+0x88>
 801263a:	ebc9 0504 	rsb	r5, r9, r4
 801263e:	b17d      	cbz	r5, 8012660 <_vfiprintf_r+0xbc>
 8012640:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012642:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012644:	f8c6 9000 	str.w	r9, [r6]
 8012648:	1c59      	adds	r1, r3, #1
 801264a:	1950      	adds	r0, r2, r5
 801264c:	6075      	str	r5, [r6, #4]
 801264e:	3608      	adds	r6, #8
 8012650:	2907      	cmp	r1, #7
 8012652:	9015      	str	r0, [sp, #84]	; 0x54
 8012654:	9114      	str	r1, [sp, #80]	; 0x50
 8012656:	f300 857b 	bgt.w	8013150 <_vfiprintf_r+0xbac>
 801265a:	9a08      	ldr	r2, [sp, #32]
 801265c:	1950      	adds	r0, r2, r5
 801265e:	9008      	str	r0, [sp, #32]
 8012660:	7823      	ldrb	r3, [r4, #0]
 8012662:	2b00      	cmp	r3, #0
 8012664:	f000 86c1 	beq.w	80133ea <_vfiprintf_r+0xe46>
 8012668:	2100      	movs	r1, #0
 801266a:	7863      	ldrb	r3, [r4, #1]
 801266c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
 8012670:	460a      	mov	r2, r1
 8012672:	f104 0901 	add.w	r9, r4, #1
 8012676:	f04f 3cff 	mov.w	ip, #4294967295
 801267a:	910a      	str	r1, [sp, #40]	; 0x28
 801267c:	9103      	str	r1, [sp, #12]
 801267e:	f109 0901 	add.w	r9, r9, #1
 8012682:	f1a3 0020 	sub.w	r0, r3, #32
 8012686:	2858      	cmp	r0, #88	; 0x58
 8012688:	f200 825d 	bhi.w	8012b46 <_vfiprintf_r+0x5a2>
 801268c:	e8df f010 	tbh	[pc, r0, lsl #1]
 8012690:	025b0299 	.word	0x025b0299
 8012694:	0290025b 	.word	0x0290025b
 8012698:	025b025b 	.word	0x025b025b
 801269c:	025b025b 	.word	0x025b025b
 80126a0:	025b025b 	.word	0x025b025b
 80126a4:	028c00ba 	.word	0x028c00ba
 80126a8:	00c6025b 	.word	0x00c6025b
 80126ac:	025b02c0 	.word	0x025b02c0
 80126b0:	02a002b1 	.word	0x02a002b1
 80126b4:	02a002a0 	.word	0x02a002a0
 80126b8:	02a002a0 	.word	0x02a002a0
 80126bc:	02a002a0 	.word	0x02a002a0
 80126c0:	02a002a0 	.word	0x02a002a0
 80126c4:	025b025b 	.word	0x025b025b
 80126c8:	025b025b 	.word	0x025b025b
 80126cc:	025b025b 	.word	0x025b025b
 80126d0:	025b025b 	.word	0x025b025b
 80126d4:	025b025b 	.word	0x025b025b
 80126d8:	025b0229 	.word	0x025b0229
 80126dc:	025b025b 	.word	0x025b025b
 80126e0:	025b025b 	.word	0x025b025b
 80126e4:	025b025b 	.word	0x025b025b
 80126e8:	025b025b 	.word	0x025b025b
 80126ec:	00a2025b 	.word	0x00a2025b
 80126f0:	025b025b 	.word	0x025b025b
 80126f4:	025b025b 	.word	0x025b025b
 80126f8:	0059025b 	.word	0x0059025b
 80126fc:	025b025b 	.word	0x025b025b
 8012700:	025b0201 	.word	0x025b0201
 8012704:	025b025b 	.word	0x025b025b
 8012708:	025b025b 	.word	0x025b025b
 801270c:	025b025b 	.word	0x025b025b
 8012710:	025b025b 	.word	0x025b025b
 8012714:	016d025b 	.word	0x016d025b
 8012718:	025b0152 	.word	0x025b0152
 801271c:	025b025b 	.word	0x025b025b
 8012720:	01520149 	.word	0x01520149
 8012724:	025b025b 	.word	0x025b025b
 8012728:	025b013c 	.word	0x025b013c
 801272c:	00a800cf 	.word	0x00a800cf
 8012730:	011c0125 	.word	0x011c0125
 8012734:	00f2025b 	.word	0x00f2025b
 8012738:	005f025b 	.word	0x005f025b
 801273c:	025b025b 	.word	0x025b025b
 8012740:	026e      	.short	0x026e
 8012742:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8012746:	f048 0a10 	orr.w	sl, r8, #16
 801274a:	f8cd a00c 	str.w	sl, [sp, #12]
 801274e:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8012752:	f01b 0f20 	tst.w	fp, #32
 8012756:	f000 858f 	beq.w	8013278 <_vfiprintf_r+0xcd4>
 801275a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 801275c:	1de0      	adds	r0, r4, #7
 801275e:	f020 0107 	bic.w	r1, r0, #7
 8012762:	e9d1 4500 	ldrd	r4, r5, [r1]
 8012766:	f101 0b08 	add.w	fp, r1, #8
 801276a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 801276e:	2301      	movs	r3, #1
 8012770:	f04f 0a00 	mov.w	sl, #0
 8012774:	f88d a047 	strb.w	sl, [sp, #71]	; 0x47
 8012778:	f1bc 0f00 	cmp.w	ip, #0
 801277c:	db05      	blt.n	801278a <_vfiprintf_r+0x1e6>
 801277e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8012782:	f028 0b80 	bic.w	fp, r8, #128	; 0x80
 8012786:	f8cd b00c 	str.w	fp, [sp, #12]
 801278a:	ea54 0005 	orrs.w	r0, r4, r5
 801278e:	f040 83e2 	bne.w	8012f56 <_vfiprintf_r+0x9b2>
 8012792:	f1bc 0f00 	cmp.w	ip, #0
 8012796:	f040 83de 	bne.w	8012f56 <_vfiprintf_r+0x9b2>
 801279a:	b92b      	cbnz	r3, 80127a8 <_vfiprintf_r+0x204>
 801279c:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80127a0:	f018 0f01 	tst.w	r8, #1
 80127a4:	f040 858e 	bne.w	80132c4 <_vfiprintf_r+0xd20>
 80127a8:	f8cd c01c 	str.w	ip, [sp, #28]
 80127ac:	f10d 0880 	add.w	r8, sp, #128	; 0x80
 80127b0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 80127b4:	f8dd b01c 	ldr.w	fp, [sp, #28]
 80127b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80127ba:	4583      	cmp	fp, r0
 80127bc:	bfb8      	it	lt
 80127be:	4683      	movlt	fp, r0
 80127c0:	f8cd b010 	str.w	fp, [sp, #16]
 80127c4:	f1ba 0f00 	cmp.w	sl, #0
 80127c8:	f000 80e5 	beq.w	8012996 <_vfiprintf_r+0x3f2>
 80127cc:	465b      	mov	r3, fp
 80127ce:	1c5a      	adds	r2, r3, #1
 80127d0:	9204      	str	r2, [sp, #16]
 80127d2:	e0e0      	b.n	8012996 <_vfiprintf_r+0x3f2>
 80127d4:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80127d8:	f048 0a10 	orr.w	sl, r8, #16
 80127dc:	f8cd a00c 	str.w	sl, [sp, #12]
 80127e0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80127e4:	f01b 0320 	ands.w	r3, fp, #32
 80127e8:	f000 8531 	beq.w	801324e <_vfiprintf_r+0xcaa>
 80127ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80127ee:	1ddd      	adds	r5, r3, #7
 80127f0:	f025 0007 	bic.w	r0, r5, #7
 80127f4:	f100 0a08 	add.w	sl, r0, #8
 80127f8:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 80127fc:	e9d0 4500 	ldrd	r4, r5, [r0]
 8012800:	2300      	movs	r3, #0
 8012802:	e7b5      	b.n	8012770 <_vfiprintf_r+0x1cc>
 8012804:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8012806:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8012808:	6803      	ldr	r3, [r0, #0]
 801280a:	1d08      	adds	r0, r1, #4
 801280c:	2b00      	cmp	r3, #0
 801280e:	930a      	str	r3, [sp, #40]	; 0x28
 8012810:	f280 8553 	bge.w	80132ba <_vfiprintf_r+0xd16>
 8012814:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012816:	900b      	str	r0, [sp, #44]	; 0x2c
 8012818:	4259      	negs	r1, r3
 801281a:	910a      	str	r1, [sp, #40]	; 0x28
 801281c:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8012820:	f04a 0a04 	orr.w	sl, sl, #4
 8012824:	f8cd a00c 	str.w	sl, [sp, #12]
 8012828:	f899 3000 	ldrb.w	r3, [r9]
 801282c:	e727      	b.n	801267e <_vfiprintf_r+0xda>
 801282e:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8012832:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
 8012836:	f01a 0f20 	tst.w	sl, #32
 801283a:	f040 8558 	bne.w	80132ee <_vfiprintf_r+0xd4a>
 801283e:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8012842:	f01a 0f10 	tst.w	sl, #16
 8012846:	f040 8587 	bne.w	8013358 <_vfiprintf_r+0xdb4>
 801284a:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801284e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8012852:	f000 8581 	beq.w	8013358 <_vfiprintf_r+0xdb4>
 8012856:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 801285a:	f8dd a020 	ldr.w	sl, [sp, #32]
 801285e:	f8db 4000 	ldr.w	r4, [fp]
 8012862:	4658      	mov	r0, fp
 8012864:	1d02      	adds	r2, r0, #4
 8012866:	920b      	str	r2, [sp, #44]	; 0x2c
 8012868:	f8a4 a000 	strh.w	sl, [r4]
 801286c:	e6d3      	b.n	8012616 <_vfiprintf_r+0x72>
 801286e:	bf00      	nop
 8012870:	08014f38 	.word	0x08014f38
 8012874:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8012878:	f8da 8000 	ldr.w	r8, [sl]
 801287c:	2400      	movs	r4, #0
 801287e:	4655      	mov	r5, sl
 8012880:	f88d 4047 	strb.w	r4, [sp, #71]	; 0x47
 8012884:	3504      	adds	r5, #4
 8012886:	f1b8 0f00 	cmp.w	r8, #0
 801288a:	f000 85dd 	beq.w	8013448 <_vfiprintf_r+0xea4>
 801288e:	f1bc 0f00 	cmp.w	ip, #0
 8012892:	4640      	mov	r0, r8
 8012894:	f2c0 859d 	blt.w	80133d2 <_vfiprintf_r+0xe2e>
 8012898:	4621      	mov	r1, r4
 801289a:	4662      	mov	r2, ip
 801289c:	f8cd c004 	str.w	ip, [sp, #4]
 80128a0:	f7fd fcfa 	bl	8010298 <memchr>
 80128a4:	f8dd b004 	ldr.w	fp, [sp, #4]
 80128a8:	2800      	cmp	r0, #0
 80128aa:	f000 85ea 	beq.w	8013482 <_vfiprintf_r+0xede>
 80128ae:	ebc8 0200 	rsb	r2, r8, r0
 80128b2:	455a      	cmp	r2, fp
 80128b4:	9207      	str	r2, [sp, #28]
 80128b6:	f89d a047 	ldrb.w	sl, [sp, #71]	; 0x47
 80128ba:	950b      	str	r5, [sp, #44]	; 0x2c
 80128bc:	f340 858f 	ble.w	80133de <_vfiprintf_r+0xe3a>
 80128c0:	f8cd b01c 	str.w	fp, [sp, #28]
 80128c4:	9409      	str	r4, [sp, #36]	; 0x24
 80128c6:	e775      	b.n	80127b4 <_vfiprintf_r+0x210>
 80128c8:	f8dd a00c 	ldr.w	sl, [sp, #12]
 80128cc:	f04a 0a20 	orr.w	sl, sl, #32
 80128d0:	f8cd a00c 	str.w	sl, [sp, #12]
 80128d4:	f899 3000 	ldrb.w	r3, [r9]
 80128d8:	e6d1      	b.n	801267e <_vfiprintf_r+0xda>
 80128da:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80128dc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80128de:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80128e2:	6808      	ldr	r0, [r1, #0]
 80128e4:	49c7      	ldr	r1, [pc, #796]	; (8012c04 <_vfiprintf_r+0x660>)
 80128e6:	2430      	movs	r4, #48	; 0x30
 80128e8:	1d2a      	adds	r2, r5, #4
 80128ea:	2378      	movs	r3, #120	; 0x78
 80128ec:	f04b 0802 	orr.w	r8, fp, #2
 80128f0:	f88d 4048 	strb.w	r4, [sp, #72]	; 0x48
 80128f4:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
 80128f8:	4604      	mov	r4, r0
 80128fa:	920b      	str	r2, [sp, #44]	; 0x2c
 80128fc:	2500      	movs	r5, #0
 80128fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8012902:	910c      	str	r1, [sp, #48]	; 0x30
 8012904:	2302      	movs	r3, #2
 8012906:	e733      	b.n	8012770 <_vfiprintf_r+0x1cc>
 8012908:	f899 3000 	ldrb.w	r3, [r9]
 801290c:	2b6c      	cmp	r3, #108	; 0x6c
 801290e:	4649      	mov	r1, r9
 8012910:	f000 8517 	beq.w	8013342 <_vfiprintf_r+0xd9e>
 8012914:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8012918:	f04a 0b10 	orr.w	fp, sl, #16
 801291c:	f8cd b00c 	str.w	fp, [sp, #12]
 8012920:	e6ad      	b.n	801267e <_vfiprintf_r+0xda>
 8012922:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8012926:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
 801292a:	f8cd b00c 	str.w	fp, [sp, #12]
 801292e:	f899 3000 	ldrb.w	r3, [r9]
 8012932:	e6a4      	b.n	801267e <_vfiprintf_r+0xda>
 8012934:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8012938:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
 801293c:	f01a 0f20 	tst.w	sl, #32
 8012940:	f000 80dd 	beq.w	8012afe <_vfiprintf_r+0x55a>
 8012944:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012946:	1ddd      	adds	r5, r3, #7
 8012948:	f025 0407 	bic.w	r4, r5, #7
 801294c:	e9d4 2300 	ldrd	r2, r3, [r4]
 8012950:	3408      	adds	r4, #8
 8012952:	940b      	str	r4, [sp, #44]	; 0x2c
 8012954:	461d      	mov	r5, r3
 8012956:	4614      	mov	r4, r2
 8012958:	2a00      	cmp	r2, #0
 801295a:	f173 0100 	sbcs.w	r1, r3, #0
 801295e:	f2c0 80e9 	blt.w	8012b34 <_vfiprintf_r+0x590>
 8012962:	f89d a047 	ldrb.w	sl, [sp, #71]	; 0x47
 8012966:	2301      	movs	r3, #1
 8012968:	e706      	b.n	8012778 <_vfiprintf_r+0x1d4>
 801296a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 801296c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 801296e:	682b      	ldr	r3, [r5, #0]
 8012970:	f04f 0c01 	mov.w	ip, #1
 8012974:	2200      	movs	r2, #0
 8012976:	1d01      	adds	r1, r0, #4
 8012978:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
 801297c:	f8cd c010 	str.w	ip, [sp, #16]
 8012980:	910b      	str	r1, [sp, #44]	; 0x2c
 8012982:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
 8012986:	f8cd c01c 	str.w	ip, [sp, #28]
 801298a:	f10d 0858 	add.w	r8, sp, #88	; 0x58
 801298e:	f04f 0c00 	mov.w	ip, #0
 8012992:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 8012996:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801299a:	f01b 0502 	ands.w	r5, fp, #2
 801299e:	d002      	beq.n	80129a6 <_vfiprintf_r+0x402>
 80129a0:	9804      	ldr	r0, [sp, #16]
 80129a2:	1c83      	adds	r3, r0, #2
 80129a4:	9304      	str	r3, [sp, #16]
 80129a6:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80129aa:	f01b 0a84 	ands.w	sl, fp, #132	; 0x84
 80129ae:	f040 81e2 	bne.w	8012d76 <_vfiprintf_r+0x7d2>
 80129b2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80129b4:	9904      	ldr	r1, [sp, #16]
 80129b6:	1a64      	subs	r4, r4, r1
 80129b8:	2c00      	cmp	r4, #0
 80129ba:	f340 81dc 	ble.w	8012d76 <_vfiprintf_r+0x7d2>
 80129be:	2c10      	cmp	r4, #16
 80129c0:	f340 8556 	ble.w	8013470 <_vfiprintf_r+0xecc>
 80129c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80129c6:	9914      	ldr	r1, [sp, #80]	; 0x50
 80129c8:	488f      	ldr	r0, [pc, #572]	; (8012c08 <_vfiprintf_r+0x664>)
 80129ca:	f644 7228 	movw	r2, #20264	; 0x4f28
 80129ce:	f6c0 0201 	movt	r2, #2049	; 0x801
 80129d2:	f04f 0b10 	mov.w	fp, #16
 80129d6:	6032      	str	r2, [r6, #0]
 80129d8:	eb03 020b 	add.w	r2, r3, fp
 80129dc:	1c4b      	adds	r3, r1, #1
 80129de:	f1a4 0c11 	sub.w	ip, r4, #17
 80129e2:	f8c6 b004 	str.w	fp, [r6, #4]
 80129e6:	3608      	adds	r6, #8
 80129e8:	2b07      	cmp	r3, #7
 80129ea:	9215      	str	r2, [sp, #84]	; 0x54
 80129ec:	9314      	str	r3, [sp, #80]	; 0x50
 80129ee:	900d      	str	r0, [sp, #52]	; 0x34
 80129f0:	f3cc 1c00 	ubfx	ip, ip, #4, #1
 80129f4:	f300 8409 	bgt.w	801320a <_vfiprintf_r+0xc66>
 80129f8:	3c10      	subs	r4, #16
 80129fa:	2c10      	cmp	r4, #16
 80129fc:	f340 8138 	ble.w	8012c70 <_vfiprintf_r+0x6cc>
 8012a00:	f1bc 0f00 	cmp.w	ip, #0
 8012a04:	d011      	beq.n	8012a2a <_vfiprintf_r+0x486>
 8012a06:	f644 7128 	movw	r1, #20264	; 0x4f28
 8012a0a:	3301      	adds	r3, #1
 8012a0c:	f6c0 0101 	movt	r1, #2049	; 0x801
 8012a10:	3210      	adds	r2, #16
 8012a12:	e886 0802 	stmia.w	r6, {r1, fp}
 8012a16:	3608      	adds	r6, #8
 8012a18:	2b07      	cmp	r3, #7
 8012a1a:	9215      	str	r2, [sp, #84]	; 0x54
 8012a1c:	9314      	str	r3, [sp, #80]	; 0x50
 8012a1e:	f300 8409 	bgt.w	8013234 <_vfiprintf_r+0xc90>
 8012a22:	3c10      	subs	r4, #16
 8012a24:	2c10      	cmp	r4, #16
 8012a26:	f340 8123 	ble.w	8012c70 <_vfiprintf_r+0x6cc>
 8012a2a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8012a2e:	950f      	str	r5, [sp, #60]	; 0x3c
 8012a30:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8012a34:	9d05      	ldr	r5, [sp, #20]
 8012a36:	e011      	b.n	8012a5c <_vfiprintf_r+0x4b8>
 8012a38:	f644 7028 	movw	r0, #20264	; 0x4f28
 8012a3c:	3301      	adds	r3, #1
 8012a3e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8012a42:	3210      	adds	r2, #16
 8012a44:	e886 0801 	stmia.w	r6, {r0, fp}
 8012a48:	3608      	adds	r6, #8
 8012a4a:	2b07      	cmp	r3, #7
 8012a4c:	9215      	str	r2, [sp, #84]	; 0x54
 8012a4e:	9314      	str	r3, [sp, #80]	; 0x50
 8012a50:	f300 80fc 	bgt.w	8012c4c <_vfiprintf_r+0x6a8>
 8012a54:	3c10      	subs	r4, #16
 8012a56:	2c10      	cmp	r4, #16
 8012a58:	f340 8107 	ble.w	8012c6a <_vfiprintf_r+0x6c6>
 8012a5c:	f644 7128 	movw	r1, #20264	; 0x4f28
 8012a60:	3301      	adds	r3, #1
 8012a62:	f6c0 0101 	movt	r1, #2049	; 0x801
 8012a66:	3210      	adds	r2, #16
 8012a68:	e886 0802 	stmia.w	r6, {r1, fp}
 8012a6c:	3608      	adds	r6, #8
 8012a6e:	2b07      	cmp	r3, #7
 8012a70:	9215      	str	r2, [sp, #84]	; 0x54
 8012a72:	9314      	str	r3, [sp, #80]	; 0x50
 8012a74:	f1a4 0410 	sub.w	r4, r4, #16
 8012a78:	ddde      	ble.n	8012a38 <_vfiprintf_r+0x494>
 8012a7a:	4628      	mov	r0, r5
 8012a7c:	4641      	mov	r1, r8
 8012a7e:	aa13      	add	r2, sp, #76	; 0x4c
 8012a80:	f7ff fd30 	bl	80124e4 <__sprint_r>
 8012a84:	2800      	cmp	r0, #0
 8012a86:	f040 8311 	bne.w	80130ac <_vfiprintf_r+0xb08>
 8012a8a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012a8c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012a8e:	ae20      	add	r6, sp, #128	; 0x80
 8012a90:	e7d2      	b.n	8012a38 <_vfiprintf_r+0x494>
 8012a92:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8012a96:	4c5d      	ldr	r4, [pc, #372]	; (8012c0c <_vfiprintf_r+0x668>)
 8012a98:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
 8012a9c:	f018 0f20 	tst.w	r8, #32
 8012aa0:	940c      	str	r4, [sp, #48]	; 0x30
 8012aa2:	d06c      	beq.n	8012b7e <_vfiprintf_r+0x5da>
 8012aa4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8012aa6:	1dea      	adds	r2, r5, #7
 8012aa8:	f022 0407 	bic.w	r4, r2, #7
 8012aac:	f104 0808 	add.w	r8, r4, #8
 8012ab0:	e9d4 4500 	ldrd	r4, r5, [r4]
 8012ab4:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 8012ab8:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8012abc:	f01a 0f01 	tst.w	sl, #1
 8012ac0:	f000 80c2 	beq.w	8012c48 <_vfiprintf_r+0x6a4>
 8012ac4:	ea54 0b05 	orrs.w	fp, r4, r5
 8012ac8:	f000 80be 	beq.w	8012c48 <_vfiprintf_r+0x6a4>
 8012acc:	2030      	movs	r0, #48	; 0x30
 8012ace:	f04a 0b02 	orr.w	fp, sl, #2
 8012ad2:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
 8012ad6:	f88d 0048 	strb.w	r0, [sp, #72]	; 0x48
 8012ada:	f8cd b00c 	str.w	fp, [sp, #12]
 8012ade:	2302      	movs	r3, #2
 8012ae0:	e646      	b.n	8012770 <_vfiprintf_r+0x1cc>
 8012ae2:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8012ae6:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
 8012aea:	f04b 0810 	orr.w	r8, fp, #16
 8012aee:	f8cd 800c 	str.w	r8, [sp, #12]
 8012af2:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8012af6:	f01a 0f20 	tst.w	sl, #32
 8012afa:	f47f af23 	bne.w	8012944 <_vfiprintf_r+0x3a0>
 8012afe:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8012b02:	f01b 0f10 	tst.w	fp, #16
 8012b06:	f040 8409 	bne.w	801331c <_vfiprintf_r+0xd78>
 8012b0a:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8012b0e:	f018 0f40 	tst.w	r8, #64	; 0x40
 8012b12:	f000 848d 	beq.w	8013430 <_vfiprintf_r+0xe8c>
 8012b16:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8012b1a:	f9bb 4000 	ldrsh.w	r4, [fp]
 8012b1e:	17e5      	asrs	r5, r4, #31
 8012b20:	4659      	mov	r1, fp
 8012b22:	4622      	mov	r2, r4
 8012b24:	462b      	mov	r3, r5
 8012b26:	1d08      	adds	r0, r1, #4
 8012b28:	2a00      	cmp	r2, #0
 8012b2a:	f173 0100 	sbcs.w	r1, r3, #0
 8012b2e:	900b      	str	r0, [sp, #44]	; 0x2c
 8012b30:	f6bf af17 	bge.w	8012962 <_vfiprintf_r+0x3be>
 8012b34:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8012b38:	4264      	negs	r4, r4
 8012b3a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8012b3e:	f88d a047 	strb.w	sl, [sp, #71]	; 0x47
 8012b42:	2301      	movs	r3, #1
 8012b44:	e618      	b.n	8012778 <_vfiprintf_r+0x1d4>
 8012b46:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
 8012b4a:	2b00      	cmp	r3, #0
 8012b4c:	f000 844d 	beq.w	80133ea <_vfiprintf_r+0xe46>
 8012b50:	f04f 0801 	mov.w	r8, #1
 8012b54:	2500      	movs	r5, #0
 8012b56:	f8cd 8010 	str.w	r8, [sp, #16]
 8012b5a:	f8cd 801c 	str.w	r8, [sp, #28]
 8012b5e:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
 8012b62:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
 8012b66:	f10d 0858 	add.w	r8, sp, #88	; 0x58
 8012b6a:	e710      	b.n	801298e <_vfiprintf_r+0x3ea>
 8012b6c:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8012b70:	4c24      	ldr	r4, [pc, #144]	; (8012c04 <_vfiprintf_r+0x660>)
 8012b72:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
 8012b76:	f018 0f20 	tst.w	r8, #32
 8012b7a:	940c      	str	r4, [sp, #48]	; 0x30
 8012b7c:	d192      	bne.n	8012aa4 <_vfiprintf_r+0x500>
 8012b7e:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8012b82:	f01a 0f10 	tst.w	sl, #16
 8012b86:	f040 83bf 	bne.w	8013308 <_vfiprintf_r+0xd64>
 8012b8a:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8012b8e:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8012b92:	f000 8442 	beq.w	801341a <_vfiprintf_r+0xe76>
 8012b96:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8012b9a:	4655      	mov	r5, sl
 8012b9c:	1d2a      	adds	r2, r5, #4
 8012b9e:	f8ba 4000 	ldrh.w	r4, [sl]
 8012ba2:	920b      	str	r2, [sp, #44]	; 0x2c
 8012ba4:	2500      	movs	r5, #0
 8012ba6:	e787      	b.n	8012ab8 <_vfiprintf_r+0x514>
 8012ba8:	f899 3000 	ldrb.w	r3, [r9]
 8012bac:	222b      	movs	r2, #43	; 0x2b
 8012bae:	e566      	b.n	801267e <_vfiprintf_r+0xda>
 8012bb0:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8012bb4:	f04a 0a01 	orr.w	sl, sl, #1
 8012bb8:	f8cd a00c 	str.w	sl, [sp, #12]
 8012bbc:	f899 3000 	ldrb.w	r3, [r9]
 8012bc0:	e55d      	b.n	801267e <_vfiprintf_r+0xda>
 8012bc2:	f899 3000 	ldrb.w	r3, [r9]
 8012bc6:	2a00      	cmp	r2, #0
 8012bc8:	f47f ad59 	bne.w	801267e <_vfiprintf_r+0xda>
 8012bcc:	2220      	movs	r2, #32
 8012bce:	e556      	b.n	801267e <_vfiprintf_r+0xda>
 8012bd0:	4648      	mov	r0, r9
 8012bd2:	2100      	movs	r1, #0
 8012bd4:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 8012bd8:	f810 3b01 	ldrb.w	r3, [r0], #1
 8012bdc:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
 8012be0:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8012be4:	2c09      	cmp	r4, #9
 8012be6:	eb05 0141 	add.w	r1, r5, r1, lsl #1
 8012bea:	4681      	mov	r9, r0
 8012bec:	d9f2      	bls.n	8012bd4 <_vfiprintf_r+0x630>
 8012bee:	910a      	str	r1, [sp, #40]	; 0x28
 8012bf0:	e547      	b.n	8012682 <_vfiprintf_r+0xde>
 8012bf2:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8012bf6:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8012bfa:	f8cd a00c 	str.w	sl, [sp, #12]
 8012bfe:	f899 3000 	ldrb.w	r3, [r9]
 8012c02:	e53c      	b.n	801267e <_vfiprintf_r+0xda>
 8012c04:	08014d60 	.word	0x08014d60
 8012c08:	08014f28 	.word	0x08014f28
 8012c0c:	08014d4c 	.word	0x08014d4c
 8012c10:	4648      	mov	r0, r9
 8012c12:	f810 3b01 	ldrb.w	r3, [r0], #1
 8012c16:	2b2a      	cmp	r3, #42	; 0x2a
 8012c18:	f000 843b 	beq.w	8013492 <_vfiprintf_r+0xeee>
 8012c1c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8012c20:	2909      	cmp	r1, #9
 8012c22:	bf98      	it	ls
 8012c24:	f04f 0c00 	movls.w	ip, #0
 8012c28:	f200 841d 	bhi.w	8013466 <_vfiprintf_r+0xec2>
 8012c2c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8012c30:	eb0c 098c 	add.w	r9, ip, ip, lsl #2
 8012c34:	eb01 0c49 	add.w	ip, r1, r9, lsl #1
 8012c38:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8012c3c:	2909      	cmp	r1, #9
 8012c3e:	4681      	mov	r9, r0
 8012c40:	d9f4      	bls.n	8012c2c <_vfiprintf_r+0x688>
 8012c42:	ea4c 7cec 	orr.w	ip, ip, ip, asr #31
 8012c46:	e51c      	b.n	8012682 <_vfiprintf_r+0xde>
 8012c48:	2302      	movs	r3, #2
 8012c4a:	e591      	b.n	8012770 <_vfiprintf_r+0x1cc>
 8012c4c:	4628      	mov	r0, r5
 8012c4e:	4641      	mov	r1, r8
 8012c50:	aa13      	add	r2, sp, #76	; 0x4c
 8012c52:	f7ff fc47 	bl	80124e4 <__sprint_r>
 8012c56:	2800      	cmp	r0, #0
 8012c58:	f040 8228 	bne.w	80130ac <_vfiprintf_r+0xb08>
 8012c5c:	3c10      	subs	r4, #16
 8012c5e:	2c10      	cmp	r4, #16
 8012c60:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012c62:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012c64:	ae20      	add	r6, sp, #128	; 0x80
 8012c66:	f73f aef9 	bgt.w	8012a5c <_vfiprintf_r+0x4b8>
 8012c6a:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 8012c6e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8012c70:	990d      	ldr	r1, [sp, #52]	; 0x34
 8012c72:	3301      	adds	r3, #1
 8012c74:	1912      	adds	r2, r2, r4
 8012c76:	e886 0012 	stmia.w	r6, {r1, r4}
 8012c7a:	3608      	adds	r6, #8
 8012c7c:	2b07      	cmp	r3, #7
 8012c7e:	9215      	str	r2, [sp, #84]	; 0x54
 8012c80:	9314      	str	r3, [sp, #80]	; 0x50
 8012c82:	dd7a      	ble.n	8012d7a <_vfiprintf_r+0x7d6>
 8012c84:	9805      	ldr	r0, [sp, #20]
 8012c86:	9906      	ldr	r1, [sp, #24]
 8012c88:	aa13      	add	r2, sp, #76	; 0x4c
 8012c8a:	f7ff fc2b 	bl	80124e4 <__sprint_r>
 8012c8e:	2800      	cmp	r0, #0
 8012c90:	f040 822b 	bne.w	80130ea <_vfiprintf_r+0xb46>
 8012c94:	f89d 1047 	ldrb.w	r1, [sp, #71]	; 0x47
 8012c98:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012c9a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012c9c:	ae20      	add	r6, sp, #128	; 0x80
 8012c9e:	2900      	cmp	r1, #0
 8012ca0:	d16f      	bne.n	8012d82 <_vfiprintf_r+0x7de>
 8012ca2:	b15d      	cbz	r5, 8012cbc <_vfiprintf_r+0x718>
 8012ca4:	3301      	adds	r3, #1
 8012ca6:	2102      	movs	r1, #2
 8012ca8:	a812      	add	r0, sp, #72	; 0x48
 8012caa:	3202      	adds	r2, #2
 8012cac:	6030      	str	r0, [r6, #0]
 8012cae:	6071      	str	r1, [r6, #4]
 8012cb0:	3608      	adds	r6, #8
 8012cb2:	2b07      	cmp	r3, #7
 8012cb4:	9215      	str	r2, [sp, #84]	; 0x54
 8012cb6:	9314      	str	r3, [sp, #80]	; 0x50
 8012cb8:	f300 829b 	bgt.w	80131f2 <_vfiprintf_r+0xc4e>
 8012cbc:	f1ba 0f80 	cmp.w	sl, #128	; 0x80
 8012cc0:	f000 8179 	beq.w	8012fb6 <_vfiprintf_r+0xa12>
 8012cc4:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8012cc8:	9807      	ldr	r0, [sp, #28]
 8012cca:	ebc0 040a 	rsb	r4, r0, sl
 8012cce:	2c00      	cmp	r4, #0
 8012cd0:	f340 8094 	ble.w	8012dfc <_vfiprintf_r+0x858>
 8012cd4:	2c10      	cmp	r4, #16
 8012cd6:	f340 8385 	ble.w	80133e4 <_vfiprintf_r+0xe40>
 8012cda:	2510      	movs	r5, #16
 8012cdc:	3301      	adds	r3, #1
 8012cde:	f1a4 0b11 	sub.w	fp, r4, #17
 8012ce2:	1952      	adds	r2, r2, r5
 8012ce4:	6037      	str	r7, [r6, #0]
 8012ce6:	6075      	str	r5, [r6, #4]
 8012ce8:	3608      	adds	r6, #8
 8012cea:	2b07      	cmp	r3, #7
 8012cec:	9215      	str	r2, [sp, #84]	; 0x54
 8012cee:	9314      	str	r3, [sp, #80]	; 0x50
 8012cf0:	f8df a7c8 	ldr.w	sl, [pc, #1992]	; 80134bc <_vfiprintf_r+0xf18>
 8012cf4:	f3cb 1b00 	ubfx	fp, fp, #4, #1
 8012cf8:	f300 81fa 	bgt.w	80130f0 <_vfiprintf_r+0xb4c>
 8012cfc:	3c10      	subs	r4, #16
 8012cfe:	2c10      	cmp	r4, #16
 8012d00:	dd67      	ble.n	8012dd2 <_vfiprintf_r+0x82e>
 8012d02:	f1bb 0f00 	cmp.w	fp, #0
 8012d06:	d00c      	beq.n	8012d22 <_vfiprintf_r+0x77e>
 8012d08:	3301      	adds	r3, #1
 8012d0a:	3210      	adds	r2, #16
 8012d0c:	6037      	str	r7, [r6, #0]
 8012d0e:	6075      	str	r5, [r6, #4]
 8012d10:	3608      	adds	r6, #8
 8012d12:	2b07      	cmp	r3, #7
 8012d14:	9215      	str	r2, [sp, #84]	; 0x54
 8012d16:	9314      	str	r3, [sp, #80]	; 0x50
 8012d18:	f300 81f5 	bgt.w	8013106 <_vfiprintf_r+0xb62>
 8012d1c:	3c10      	subs	r4, #16
 8012d1e:	2c10      	cmp	r4, #16
 8012d20:	dd57      	ble.n	8012dd2 <_vfiprintf_r+0x82e>
 8012d22:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 8012d26:	f8dd b014 	ldr.w	fp, [sp, #20]
 8012d2a:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8012d2e:	e00b      	b.n	8012d48 <_vfiprintf_r+0x7a4>
 8012d30:	1c4b      	adds	r3, r1, #1
 8012d32:	3210      	adds	r2, #16
 8012d34:	6037      	str	r7, [r6, #0]
 8012d36:	6075      	str	r5, [r6, #4]
 8012d38:	3608      	adds	r6, #8
 8012d3a:	2b07      	cmp	r3, #7
 8012d3c:	9215      	str	r2, [sp, #84]	; 0x54
 8012d3e:	9314      	str	r3, [sp, #80]	; 0x50
 8012d40:	dc37      	bgt.n	8012db2 <_vfiprintf_r+0x80e>
 8012d42:	3c10      	subs	r4, #16
 8012d44:	2c10      	cmp	r4, #16
 8012d46:	dd42      	ble.n	8012dce <_vfiprintf_r+0x82a>
 8012d48:	1c59      	adds	r1, r3, #1
 8012d4a:	3210      	adds	r2, #16
 8012d4c:	6037      	str	r7, [r6, #0]
 8012d4e:	6075      	str	r5, [r6, #4]
 8012d50:	3608      	adds	r6, #8
 8012d52:	2907      	cmp	r1, #7
 8012d54:	9215      	str	r2, [sp, #84]	; 0x54
 8012d56:	9114      	str	r1, [sp, #80]	; 0x50
 8012d58:	f1a4 0410 	sub.w	r4, r4, #16
 8012d5c:	dde8      	ble.n	8012d30 <_vfiprintf_r+0x78c>
 8012d5e:	4658      	mov	r0, fp
 8012d60:	4641      	mov	r1, r8
 8012d62:	aa13      	add	r2, sp, #76	; 0x4c
 8012d64:	f7ff fbbe 	bl	80124e4 <__sprint_r>
 8012d68:	2800      	cmp	r0, #0
 8012d6a:	f040 819f 	bne.w	80130ac <_vfiprintf_r+0xb08>
 8012d6e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012d70:	9914      	ldr	r1, [sp, #80]	; 0x50
 8012d72:	ae20      	add	r6, sp, #128	; 0x80
 8012d74:	e7dc      	b.n	8012d30 <_vfiprintf_r+0x78c>
 8012d76:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012d78:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012d7a:	f89d 1047 	ldrb.w	r1, [sp, #71]	; 0x47
 8012d7e:	2900      	cmp	r1, #0
 8012d80:	d08f      	beq.n	8012ca2 <_vfiprintf_r+0x6fe>
 8012d82:	3301      	adds	r3, #1
 8012d84:	2101      	movs	r1, #1
 8012d86:	f10d 0047 	add.w	r0, sp, #71	; 0x47
 8012d8a:	3201      	adds	r2, #1
 8012d8c:	6030      	str	r0, [r6, #0]
 8012d8e:	6071      	str	r1, [r6, #4]
 8012d90:	3608      	adds	r6, #8
 8012d92:	2b07      	cmp	r3, #7
 8012d94:	9215      	str	r2, [sp, #84]	; 0x54
 8012d96:	9314      	str	r3, [sp, #80]	; 0x50
 8012d98:	dd83      	ble.n	8012ca2 <_vfiprintf_r+0x6fe>
 8012d9a:	9805      	ldr	r0, [sp, #20]
 8012d9c:	9906      	ldr	r1, [sp, #24]
 8012d9e:	aa13      	add	r2, sp, #76	; 0x4c
 8012da0:	f7ff fba0 	bl	80124e4 <__sprint_r>
 8012da4:	2800      	cmp	r0, #0
 8012da6:	f040 81a0 	bne.w	80130ea <_vfiprintf_r+0xb46>
 8012daa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012dac:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012dae:	ae20      	add	r6, sp, #128	; 0x80
 8012db0:	e777      	b.n	8012ca2 <_vfiprintf_r+0x6fe>
 8012db2:	4658      	mov	r0, fp
 8012db4:	4641      	mov	r1, r8
 8012db6:	aa13      	add	r2, sp, #76	; 0x4c
 8012db8:	f7ff fb94 	bl	80124e4 <__sprint_r>
 8012dbc:	2800      	cmp	r0, #0
 8012dbe:	f040 8175 	bne.w	80130ac <_vfiprintf_r+0xb08>
 8012dc2:	3c10      	subs	r4, #16
 8012dc4:	2c10      	cmp	r4, #16
 8012dc6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012dc8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012dca:	ae20      	add	r6, sp, #128	; 0x80
 8012dcc:	dcbc      	bgt.n	8012d48 <_vfiprintf_r+0x7a4>
 8012dce:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 8012dd2:	3301      	adds	r3, #1
 8012dd4:	1912      	adds	r2, r2, r4
 8012dd6:	f8c6 a000 	str.w	sl, [r6]
 8012dda:	6074      	str	r4, [r6, #4]
 8012ddc:	3608      	adds	r6, #8
 8012dde:	2b07      	cmp	r3, #7
 8012de0:	9215      	str	r2, [sp, #84]	; 0x54
 8012de2:	9314      	str	r3, [sp, #80]	; 0x50
 8012de4:	dd0a      	ble.n	8012dfc <_vfiprintf_r+0x858>
 8012de6:	9805      	ldr	r0, [sp, #20]
 8012de8:	9906      	ldr	r1, [sp, #24]
 8012dea:	aa13      	add	r2, sp, #76	; 0x4c
 8012dec:	f7ff fb7a 	bl	80124e4 <__sprint_r>
 8012df0:	2800      	cmp	r0, #0
 8012df2:	f040 817a 	bne.w	80130ea <_vfiprintf_r+0xb46>
 8012df6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012df8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012dfa:	ae20      	add	r6, sp, #128	; 0x80
 8012dfc:	9807      	ldr	r0, [sp, #28]
 8012dfe:	f8c6 8000 	str.w	r8, [r6]
 8012e02:	3301      	adds	r3, #1
 8012e04:	1812      	adds	r2, r2, r0
 8012e06:	6070      	str	r0, [r6, #4]
 8012e08:	3608      	adds	r6, #8
 8012e0a:	2b07      	cmp	r3, #7
 8012e0c:	9215      	str	r2, [sp, #84]	; 0x54
 8012e0e:	9314      	str	r3, [sp, #80]	; 0x50
 8012e10:	f300 815a 	bgt.w	80130c8 <_vfiprintf_r+0xb24>
 8012e14:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8012e18:	f01c 0f04 	tst.w	ip, #4
 8012e1c:	d078      	beq.n	8012f10 <_vfiprintf_r+0x96c>
 8012e1e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8012e20:	9904      	ldr	r1, [sp, #16]
 8012e22:	1a64      	subs	r4, r4, r1
 8012e24:	2c00      	cmp	r4, #0
 8012e26:	dd73      	ble.n	8012f10 <_vfiprintf_r+0x96c>
 8012e28:	2c10      	cmp	r4, #16
 8012e2a:	dd5c      	ble.n	8012ee6 <_vfiprintf_r+0x942>
 8012e2c:	9814      	ldr	r0, [sp, #80]	; 0x50
 8012e2e:	f8df a688 	ldr.w	sl, [pc, #1672]	; 80134b8 <_vfiprintf_r+0xf14>
 8012e32:	f644 7528 	movw	r5, #20264	; 0x4f28
 8012e36:	f6c0 0501 	movt	r5, #2049	; 0x801
 8012e3a:	6035      	str	r5, [r6, #0]
 8012e3c:	1c41      	adds	r1, r0, #1
 8012e3e:	2510      	movs	r5, #16
 8012e40:	f1a4 0811 	sub.w	r8, r4, #17
 8012e44:	1952      	adds	r2, r2, r5
 8012e46:	6075      	str	r5, [r6, #4]
 8012e48:	3608      	adds	r6, #8
 8012e4a:	2907      	cmp	r1, #7
 8012e4c:	9215      	str	r2, [sp, #84]	; 0x54
 8012e4e:	9114      	str	r1, [sp, #80]	; 0x50
 8012e50:	f3c8 1800 	ubfx	r8, r8, #4, #1
 8012e54:	f300 828b 	bgt.w	801336e <_vfiprintf_r+0xdca>
 8012e58:	3c10      	subs	r4, #16
 8012e5a:	2c10      	cmp	r4, #16
 8012e5c:	dd46      	ble.n	8012eec <_vfiprintf_r+0x948>
 8012e5e:	f1b8 0f00 	cmp.w	r8, #0
 8012e62:	d010      	beq.n	8012e86 <_vfiprintf_r+0x8e2>
 8012e64:	f644 7028 	movw	r0, #20264	; 0x4f28
 8012e68:	3101      	adds	r1, #1
 8012e6a:	f6c0 0001 	movt	r0, #2049	; 0x801
 8012e6e:	3210      	adds	r2, #16
 8012e70:	e886 0021 	stmia.w	r6, {r0, r5}
 8012e74:	3608      	adds	r6, #8
 8012e76:	2907      	cmp	r1, #7
 8012e78:	9215      	str	r2, [sp, #84]	; 0x54
 8012e7a:	9114      	str	r1, [sp, #80]	; 0x50
 8012e7c:	f300 8283 	bgt.w	8013386 <_vfiprintf_r+0xde2>
 8012e80:	3c10      	subs	r4, #16
 8012e82:	2c10      	cmp	r4, #16
 8012e84:	dd32      	ble.n	8012eec <_vfiprintf_r+0x948>
 8012e86:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8012e8a:	f8dd b018 	ldr.w	fp, [sp, #24]
 8012e8e:	e00f      	b.n	8012eb0 <_vfiprintf_r+0x90c>
 8012e90:	f644 7028 	movw	r0, #20264	; 0x4f28
 8012e94:	1c59      	adds	r1, r3, #1
 8012e96:	f6c0 0001 	movt	r0, #2049	; 0x801
 8012e9a:	3210      	adds	r2, #16
 8012e9c:	e886 0021 	stmia.w	r6, {r0, r5}
 8012ea0:	3608      	adds	r6, #8
 8012ea2:	2907      	cmp	r1, #7
 8012ea4:	9215      	str	r2, [sp, #84]	; 0x54
 8012ea6:	9114      	str	r1, [sp, #80]	; 0x50
 8012ea8:	dc49      	bgt.n	8012f3e <_vfiprintf_r+0x99a>
 8012eaa:	3c10      	subs	r4, #16
 8012eac:	2c10      	cmp	r4, #16
 8012eae:	dd1d      	ble.n	8012eec <_vfiprintf_r+0x948>
 8012eb0:	1c4b      	adds	r3, r1, #1
 8012eb2:	f644 7128 	movw	r1, #20264	; 0x4f28
 8012eb6:	f6c0 0101 	movt	r1, #2049	; 0x801
 8012eba:	3210      	adds	r2, #16
 8012ebc:	e886 0022 	stmia.w	r6, {r1, r5}
 8012ec0:	3608      	adds	r6, #8
 8012ec2:	2b07      	cmp	r3, #7
 8012ec4:	9215      	str	r2, [sp, #84]	; 0x54
 8012ec6:	9314      	str	r3, [sp, #80]	; 0x50
 8012ec8:	f1a4 0410 	sub.w	r4, r4, #16
 8012ecc:	dde0      	ble.n	8012e90 <_vfiprintf_r+0x8ec>
 8012ece:	4640      	mov	r0, r8
 8012ed0:	4659      	mov	r1, fp
 8012ed2:	aa13      	add	r2, sp, #76	; 0x4c
 8012ed4:	f7ff fb06 	bl	80124e4 <__sprint_r>
 8012ed8:	2800      	cmp	r0, #0
 8012eda:	f040 826c 	bne.w	80133b6 <_vfiprintf_r+0xe12>
 8012ede:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012ee0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012ee2:	ae20      	add	r6, sp, #128	; 0x80
 8012ee4:	e7d4      	b.n	8012e90 <_vfiprintf_r+0x8ec>
 8012ee6:	9914      	ldr	r1, [sp, #80]	; 0x50
 8012ee8:	f8df a5cc 	ldr.w	sl, [pc, #1484]	; 80134b8 <_vfiprintf_r+0xf14>
 8012eec:	1c48      	adds	r0, r1, #1
 8012eee:	18a2      	adds	r2, r4, r2
 8012ef0:	2807      	cmp	r0, #7
 8012ef2:	f8c6 a000 	str.w	sl, [r6]
 8012ef6:	6074      	str	r4, [r6, #4]
 8012ef8:	9215      	str	r2, [sp, #84]	; 0x54
 8012efa:	9014      	str	r0, [sp, #80]	; 0x50
 8012efc:	dd08      	ble.n	8012f10 <_vfiprintf_r+0x96c>
 8012efe:	9805      	ldr	r0, [sp, #20]
 8012f00:	9906      	ldr	r1, [sp, #24]
 8012f02:	aa13      	add	r2, sp, #76	; 0x4c
 8012f04:	f7ff faee 	bl	80124e4 <__sprint_r>
 8012f08:	2800      	cmp	r0, #0
 8012f0a:	f040 80ee 	bne.w	80130ea <_vfiprintf_r+0xb46>
 8012f0e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012f10:	9908      	ldr	r1, [sp, #32]
 8012f12:	f8dd a010 	ldr.w	sl, [sp, #16]
 8012f16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012f18:	459a      	cmp	sl, r3
 8012f1a:	bfac      	ite	ge
 8012f1c:	4451      	addge	r1, sl
 8012f1e:	18c9      	addlt	r1, r1, r3
 8012f20:	9108      	str	r1, [sp, #32]
 8012f22:	2a00      	cmp	r2, #0
 8012f24:	f040 80d9 	bne.w	80130da <_vfiprintf_r+0xb36>
 8012f28:	f899 0000 	ldrb.w	r0, [r9]
 8012f2c:	2600      	movs	r6, #0
 8012f2e:	9614      	str	r6, [sp, #80]	; 0x50
 8012f30:	ae20      	add	r6, sp, #128	; 0x80
 8012f32:	2800      	cmp	r0, #0
 8012f34:	f47f ab74 	bne.w	8012620 <_vfiprintf_r+0x7c>
 8012f38:	464c      	mov	r4, r9
 8012f3a:	f7ff bb91 	b.w	8012660 <_vfiprintf_r+0xbc>
 8012f3e:	4640      	mov	r0, r8
 8012f40:	4659      	mov	r1, fp
 8012f42:	aa13      	add	r2, sp, #76	; 0x4c
 8012f44:	f7ff face 	bl	80124e4 <__sprint_r>
 8012f48:	2800      	cmp	r0, #0
 8012f4a:	f040 8234 	bne.w	80133b6 <_vfiprintf_r+0xe12>
 8012f4e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012f50:	9914      	ldr	r1, [sp, #80]	; 0x50
 8012f52:	ae20      	add	r6, sp, #128	; 0x80
 8012f54:	e7a9      	b.n	8012eaa <_vfiprintf_r+0x906>
 8012f56:	2b01      	cmp	r3, #1
 8012f58:	f000 8124 	beq.w	80131a4 <_vfiprintf_r+0xc00>
 8012f5c:	2b02      	cmp	r3, #2
 8012f5e:	f10d 017f 	add.w	r1, sp, #127	; 0x7f
 8012f62:	f000 80ff 	beq.w	8013164 <_vfiprintf_r+0xbc0>
 8012f66:	f8cd a010 	str.w	sl, [sp, #16]
 8012f6a:	f04f 0a07 	mov.w	sl, #7
 8012f6e:	08e3      	lsrs	r3, r4, #3
 8012f70:	ea04 020a 	and.w	r2, r4, sl
 8012f74:	08e8      	lsrs	r0, r5, #3
 8012f76:	ea43 7445 	orr.w	r4, r3, r5, lsl #29
 8012f7a:	3230      	adds	r2, #48	; 0x30
 8012f7c:	4605      	mov	r5, r0
 8012f7e:	b2d2      	uxtb	r2, r2
 8012f80:	ea54 0b05 	orrs.w	fp, r4, r5
 8012f84:	4688      	mov	r8, r1
 8012f86:	700a      	strb	r2, [r1, #0]
 8012f88:	f101 31ff 	add.w	r1, r1, #4294967295
 8012f8c:	d1ed      	bne.n	8012f6a <_vfiprintf_r+0x9c6>
 8012f8e:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8012f92:	f8dd a010 	ldr.w	sl, [sp, #16]
 8012f96:	f01b 0f01 	tst.w	fp, #1
 8012f9a:	4645      	mov	r5, r8
 8012f9c:	d005      	beq.n	8012faa <_vfiprintf_r+0xa06>
 8012f9e:	2a30      	cmp	r2, #48	; 0x30
 8012fa0:	d003      	beq.n	8012faa <_vfiprintf_r+0xa06>
 8012fa2:	4688      	mov	r8, r1
 8012fa4:	2130      	movs	r1, #48	; 0x30
 8012fa6:	f805 1c01 	strb.w	r1, [r5, #-1]
 8012faa:	9b02      	ldr	r3, [sp, #8]
 8012fac:	ebc8 0003 	rsb	r0, r8, r3
 8012fb0:	9007      	str	r0, [sp, #28]
 8012fb2:	f7ff bbfd 	b.w	80127b0 <_vfiprintf_r+0x20c>
 8012fb6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8012fb8:	f8dd a010 	ldr.w	sl, [sp, #16]
 8012fbc:	ebca 0404 	rsb	r4, sl, r4
 8012fc0:	2c00      	cmp	r4, #0
 8012fc2:	f77f ae7f 	ble.w	8012cc4 <_vfiprintf_r+0x720>
 8012fc6:	2c10      	cmp	r4, #16
 8012fc8:	f340 8258 	ble.w	801347c <_vfiprintf_r+0xed8>
 8012fcc:	2510      	movs	r5, #16
 8012fce:	3301      	adds	r3, #1
 8012fd0:	f1a4 0a11 	sub.w	sl, r4, #17
 8012fd4:	1952      	adds	r2, r2, r5
 8012fd6:	6037      	str	r7, [r6, #0]
 8012fd8:	6075      	str	r5, [r6, #4]
 8012fda:	3608      	adds	r6, #8
 8012fdc:	2b07      	cmp	r3, #7
 8012fde:	9215      	str	r2, [sp, #84]	; 0x54
 8012fe0:	9314      	str	r3, [sp, #80]	; 0x50
 8012fe2:	f8df b4d8 	ldr.w	fp, [pc, #1240]	; 80134bc <_vfiprintf_r+0xf18>
 8012fe6:	f3ca 1a00 	ubfx	sl, sl, #4, #1
 8012fea:	f300 81d8 	bgt.w	801339e <_vfiprintf_r+0xdfa>
 8012fee:	3c10      	subs	r4, #16
 8012ff0:	2c10      	cmp	r4, #16
 8012ff2:	dd45      	ble.n	8013080 <_vfiprintf_r+0xadc>
 8012ff4:	f1ba 0f00 	cmp.w	sl, #0
 8012ff8:	d00c      	beq.n	8013014 <_vfiprintf_r+0xa70>
 8012ffa:	3301      	adds	r3, #1
 8012ffc:	3210      	adds	r2, #16
 8012ffe:	6037      	str	r7, [r6, #0]
 8013000:	6075      	str	r5, [r6, #4]
 8013002:	3608      	adds	r6, #8
 8013004:	2b07      	cmp	r3, #7
 8013006:	9215      	str	r2, [sp, #84]	; 0x54
 8013008:	9314      	str	r3, [sp, #80]	; 0x50
 801300a:	f300 81d6 	bgt.w	80133ba <_vfiprintf_r+0xe16>
 801300e:	3c10      	subs	r4, #16
 8013010:	2c10      	cmp	r4, #16
 8013012:	dd35      	ble.n	8013080 <_vfiprintf_r+0xadc>
 8013014:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 8013018:	f8dd a014 	ldr.w	sl, [sp, #20]
 801301c:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8013020:	e00b      	b.n	801303a <_vfiprintf_r+0xa96>
 8013022:	3301      	adds	r3, #1
 8013024:	3210      	adds	r2, #16
 8013026:	6037      	str	r7, [r6, #0]
 8013028:	6075      	str	r5, [r6, #4]
 801302a:	3608      	adds	r6, #8
 801302c:	2b07      	cmp	r3, #7
 801302e:	9215      	str	r2, [sp, #84]	; 0x54
 8013030:	9314      	str	r3, [sp, #80]	; 0x50
 8013032:	dc17      	bgt.n	8013064 <_vfiprintf_r+0xac0>
 8013034:	3c10      	subs	r4, #16
 8013036:	2c10      	cmp	r4, #16
 8013038:	dd20      	ble.n	801307c <_vfiprintf_r+0xad8>
 801303a:	3301      	adds	r3, #1
 801303c:	3210      	adds	r2, #16
 801303e:	6037      	str	r7, [r6, #0]
 8013040:	6075      	str	r5, [r6, #4]
 8013042:	3608      	adds	r6, #8
 8013044:	2b07      	cmp	r3, #7
 8013046:	9215      	str	r2, [sp, #84]	; 0x54
 8013048:	9314      	str	r3, [sp, #80]	; 0x50
 801304a:	f1a4 0410 	sub.w	r4, r4, #16
 801304e:	dde8      	ble.n	8013022 <_vfiprintf_r+0xa7e>
 8013050:	4650      	mov	r0, sl
 8013052:	4641      	mov	r1, r8
 8013054:	aa13      	add	r2, sp, #76	; 0x4c
 8013056:	f7ff fa45 	bl	80124e4 <__sprint_r>
 801305a:	bb38      	cbnz	r0, 80130ac <_vfiprintf_r+0xb08>
 801305c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801305e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013060:	ae20      	add	r6, sp, #128	; 0x80
 8013062:	e7de      	b.n	8013022 <_vfiprintf_r+0xa7e>
 8013064:	4650      	mov	r0, sl
 8013066:	4641      	mov	r1, r8
 8013068:	aa13      	add	r2, sp, #76	; 0x4c
 801306a:	f7ff fa3b 	bl	80124e4 <__sprint_r>
 801306e:	b9e8      	cbnz	r0, 80130ac <_vfiprintf_r+0xb08>
 8013070:	3c10      	subs	r4, #16
 8013072:	2c10      	cmp	r4, #16
 8013074:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013076:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013078:	ae20      	add	r6, sp, #128	; 0x80
 801307a:	dcde      	bgt.n	801303a <_vfiprintf_r+0xa96>
 801307c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 8013080:	3301      	adds	r3, #1
 8013082:	1912      	adds	r2, r2, r4
 8013084:	f8c6 b000 	str.w	fp, [r6]
 8013088:	6074      	str	r4, [r6, #4]
 801308a:	3608      	adds	r6, #8
 801308c:	2b07      	cmp	r3, #7
 801308e:	9215      	str	r2, [sp, #84]	; 0x54
 8013090:	9314      	str	r3, [sp, #80]	; 0x50
 8013092:	f77f ae17 	ble.w	8012cc4 <_vfiprintf_r+0x720>
 8013096:	9805      	ldr	r0, [sp, #20]
 8013098:	9906      	ldr	r1, [sp, #24]
 801309a:	aa13      	add	r2, sp, #76	; 0x4c
 801309c:	f7ff fa22 	bl	80124e4 <__sprint_r>
 80130a0:	2800      	cmp	r0, #0
 80130a2:	d122      	bne.n	80130ea <_vfiprintf_r+0xb46>
 80130a4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80130a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80130a8:	ae20      	add	r6, sp, #128	; 0x80
 80130aa:	e60b      	b.n	8012cc4 <_vfiprintf_r+0x720>
 80130ac:	46c1      	mov	r9, r8
 80130ae:	f8b9 000c 	ldrh.w	r0, [r9, #12]
 80130b2:	f000 0140 	and.w	r1, r0, #64	; 0x40
 80130b6:	b20b      	sxth	r3, r1
 80130b8:	b113      	cbz	r3, 80130c0 <_vfiprintf_r+0xb1c>
 80130ba:	f04f 32ff 	mov.w	r2, #4294967295
 80130be:	9208      	str	r2, [sp, #32]
 80130c0:	9808      	ldr	r0, [sp, #32]
 80130c2:	b031      	add	sp, #196	; 0xc4
 80130c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130c8:	9805      	ldr	r0, [sp, #20]
 80130ca:	9906      	ldr	r1, [sp, #24]
 80130cc:	aa13      	add	r2, sp, #76	; 0x4c
 80130ce:	f7ff fa09 	bl	80124e4 <__sprint_r>
 80130d2:	b950      	cbnz	r0, 80130ea <_vfiprintf_r+0xb46>
 80130d4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80130d6:	ae20      	add	r6, sp, #128	; 0x80
 80130d8:	e69c      	b.n	8012e14 <_vfiprintf_r+0x870>
 80130da:	9805      	ldr	r0, [sp, #20]
 80130dc:	9906      	ldr	r1, [sp, #24]
 80130de:	aa13      	add	r2, sp, #76	; 0x4c
 80130e0:	f7ff fa00 	bl	80124e4 <__sprint_r>
 80130e4:	2800      	cmp	r0, #0
 80130e6:	f43f af1f 	beq.w	8012f28 <_vfiprintf_r+0x984>
 80130ea:	f8dd 9018 	ldr.w	r9, [sp, #24]
 80130ee:	e7de      	b.n	80130ae <_vfiprintf_r+0xb0a>
 80130f0:	9805      	ldr	r0, [sp, #20]
 80130f2:	9906      	ldr	r1, [sp, #24]
 80130f4:	aa13      	add	r2, sp, #76	; 0x4c
 80130f6:	f7ff f9f5 	bl	80124e4 <__sprint_r>
 80130fa:	2800      	cmp	r0, #0
 80130fc:	d1f5      	bne.n	80130ea <_vfiprintf_r+0xb46>
 80130fe:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013100:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013102:	ae20      	add	r6, sp, #128	; 0x80
 8013104:	e5fa      	b.n	8012cfc <_vfiprintf_r+0x758>
 8013106:	9805      	ldr	r0, [sp, #20]
 8013108:	9906      	ldr	r1, [sp, #24]
 801310a:	aa13      	add	r2, sp, #76	; 0x4c
 801310c:	f7ff f9ea 	bl	80124e4 <__sprint_r>
 8013110:	2800      	cmp	r0, #0
 8013112:	d1ea      	bne.n	80130ea <_vfiprintf_r+0xb46>
 8013114:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013116:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013118:	ae20      	add	r6, sp, #128	; 0x80
 801311a:	e5ff      	b.n	8012d1c <_vfiprintf_r+0x778>
 801311c:	9805      	ldr	r0, [sp, #20]
 801311e:	4649      	mov	r1, r9
 8013120:	f7fb f976 	bl	800e410 <__swsetup_r>
 8013124:	2800      	cmp	r0, #0
 8013126:	d1c8      	bne.n	80130ba <_vfiprintf_r+0xb16>
 8013128:	f8b9 100c 	ldrh.w	r1, [r9, #12]
 801312c:	f001 021a 	and.w	r2, r1, #26
 8013130:	2a0a      	cmp	r2, #10
 8013132:	f47f aa64 	bne.w	80125fe <_vfiprintf_r+0x5a>
 8013136:	f9b9 300e 	ldrsh.w	r3, [r9, #14]
 801313a:	2b00      	cmp	r3, #0
 801313c:	f6ff aa5f 	blt.w	80125fe <_vfiprintf_r+0x5a>
 8013140:	9805      	ldr	r0, [sp, #20]
 8013142:	4649      	mov	r1, r9
 8013144:	462a      	mov	r2, r5
 8013146:	4623      	mov	r3, r4
 8013148:	f000 f9bc 	bl	80134c4 <__sbprintf>
 801314c:	9008      	str	r0, [sp, #32]
 801314e:	e7b7      	b.n	80130c0 <_vfiprintf_r+0xb1c>
 8013150:	9805      	ldr	r0, [sp, #20]
 8013152:	9906      	ldr	r1, [sp, #24]
 8013154:	aa13      	add	r2, sp, #76	; 0x4c
 8013156:	f7ff f9c5 	bl	80124e4 <__sprint_r>
 801315a:	2800      	cmp	r0, #0
 801315c:	d1c5      	bne.n	80130ea <_vfiprintf_r+0xb46>
 801315e:	ae20      	add	r6, sp, #128	; 0x80
 8013160:	f7ff ba7b 	b.w	801265a <_vfiprintf_r+0xb6>
 8013164:	980c      	ldr	r0, [sp, #48]	; 0x30
 8013166:	f8cd a010 	str.w	sl, [sp, #16]
 801316a:	f04f 080f 	mov.w	r8, #15
 801316e:	ea04 0208 	and.w	r2, r4, r8
 8013172:	1883      	adds	r3, r0, r2
 8013174:	0924      	lsrs	r4, r4, #4
 8013176:	ea44 7205 	orr.w	r2, r4, r5, lsl #28
 801317a:	ea4f 1a15 	mov.w	sl, r5, lsr #4
 801317e:	4688      	mov	r8, r1
 8013180:	4614      	mov	r4, r2
 8013182:	7819      	ldrb	r1, [r3, #0]
 8013184:	4655      	mov	r5, sl
 8013186:	ea54 0b05 	orrs.w	fp, r4, r5
 801318a:	f888 1000 	strb.w	r1, [r8]
 801318e:	f108 31ff 	add.w	r1, r8, #4294967295
 8013192:	d1ea      	bne.n	801316a <_vfiprintf_r+0xbc6>
 8013194:	9d02      	ldr	r5, [sp, #8]
 8013196:	f8dd a010 	ldr.w	sl, [sp, #16]
 801319a:	ebc8 0005 	rsb	r0, r8, r5
 801319e:	9007      	str	r0, [sp, #28]
 80131a0:	f7ff bb06 	b.w	80127b0 <_vfiprintf_r+0x20c>
 80131a4:	2d00      	cmp	r5, #0
 80131a6:	bf08      	it	eq
 80131a8:	2c0a      	cmpeq	r4, #10
 80131aa:	d37b      	bcc.n	80132a4 <_vfiprintf_r+0xd00>
 80131ac:	f10d 0e7f 	add.w	lr, sp, #127	; 0x7f
 80131b0:	9604      	str	r6, [sp, #16]
 80131b2:	46e3      	mov	fp, ip
 80131b4:	4676      	mov	r6, lr
 80131b6:	4620      	mov	r0, r4
 80131b8:	4629      	mov	r1, r5
 80131ba:	220a      	movs	r2, #10
 80131bc:	2300      	movs	r3, #0
 80131be:	f001 f963 	bl	8014488 <__aeabi_uldivmod>
 80131c2:	3230      	adds	r2, #48	; 0x30
 80131c4:	7032      	strb	r2, [r6, #0]
 80131c6:	4620      	mov	r0, r4
 80131c8:	4629      	mov	r1, r5
 80131ca:	220a      	movs	r2, #10
 80131cc:	2300      	movs	r3, #0
 80131ce:	f001 f95b 	bl	8014488 <__aeabi_uldivmod>
 80131d2:	4604      	mov	r4, r0
 80131d4:	460d      	mov	r5, r1
 80131d6:	ea54 0005 	orrs.w	r0, r4, r5
 80131da:	46b0      	mov	r8, r6
 80131dc:	f106 36ff 	add.w	r6, r6, #4294967295
 80131e0:	d1e9      	bne.n	80131b6 <_vfiprintf_r+0xc12>
 80131e2:	9b02      	ldr	r3, [sp, #8]
 80131e4:	9e04      	ldr	r6, [sp, #16]
 80131e6:	ebc8 0203 	rsb	r2, r8, r3
 80131ea:	46dc      	mov	ip, fp
 80131ec:	9207      	str	r2, [sp, #28]
 80131ee:	f7ff badf 	b.w	80127b0 <_vfiprintf_r+0x20c>
 80131f2:	9805      	ldr	r0, [sp, #20]
 80131f4:	9906      	ldr	r1, [sp, #24]
 80131f6:	aa13      	add	r2, sp, #76	; 0x4c
 80131f8:	f7ff f974 	bl	80124e4 <__sprint_r>
 80131fc:	2800      	cmp	r0, #0
 80131fe:	f47f af74 	bne.w	80130ea <_vfiprintf_r+0xb46>
 8013202:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013204:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013206:	ae20      	add	r6, sp, #128	; 0x80
 8013208:	e558      	b.n	8012cbc <_vfiprintf_r+0x718>
 801320a:	9805      	ldr	r0, [sp, #20]
 801320c:	9906      	ldr	r1, [sp, #24]
 801320e:	f8cd c004 	str.w	ip, [sp, #4]
 8013212:	aa13      	add	r2, sp, #76	; 0x4c
 8013214:	f7ff f966 	bl	80124e4 <__sprint_r>
 8013218:	f8dd c004 	ldr.w	ip, [sp, #4]
 801321c:	2800      	cmp	r0, #0
 801321e:	f47f af64 	bne.w	80130ea <_vfiprintf_r+0xb46>
 8013222:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013224:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013226:	ae20      	add	r6, sp, #128	; 0x80
 8013228:	f7ff bbe6 	b.w	80129f8 <_vfiprintf_r+0x454>
 801322c:	f7fc fd0a 	bl	800fc44 <__sinit>
 8013230:	f7ff b9c5 	b.w	80125be <_vfiprintf_r+0x1a>
 8013234:	9805      	ldr	r0, [sp, #20]
 8013236:	9906      	ldr	r1, [sp, #24]
 8013238:	aa13      	add	r2, sp, #76	; 0x4c
 801323a:	f7ff f953 	bl	80124e4 <__sprint_r>
 801323e:	2800      	cmp	r0, #0
 8013240:	f47f af53 	bne.w	80130ea <_vfiprintf_r+0xb46>
 8013244:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013246:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013248:	ae20      	add	r6, sp, #128	; 0x80
 801324a:	f7ff bbea 	b.w	8012a22 <_vfiprintf_r+0x47e>
 801324e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8013252:	f018 0510 	ands.w	r5, r8, #16
 8013256:	d140      	bne.n	80132da <_vfiprintf_r+0xd36>
 8013258:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801325c:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 8013260:	d03b      	beq.n	80132da <_vfiprintf_r+0xd36>
 8013262:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8013266:	465a      	mov	r2, fp
 8013268:	1d10      	adds	r0, r2, #4
 801326a:	462b      	mov	r3, r5
 801326c:	f8bb 4000 	ldrh.w	r4, [fp]
 8013270:	900b      	str	r0, [sp, #44]	; 0x2c
 8013272:	2500      	movs	r5, #0
 8013274:	f7ff ba7c 	b.w	8012770 <_vfiprintf_r+0x1cc>
 8013278:	f8dd 800c 	ldr.w	r8, [sp, #12]
 801327c:	f018 0f10 	tst.w	r8, #16
 8013280:	d153      	bne.n	801332a <_vfiprintf_r+0xd86>
 8013282:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8013286:	f01a 0f40 	tst.w	sl, #64	; 0x40
 801328a:	f000 80ba 	beq.w	8013402 <_vfiprintf_r+0xe5e>
 801328e:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8013292:	4640      	mov	r0, r8
 8013294:	1d01      	adds	r1, r0, #4
 8013296:	f8b8 4000 	ldrh.w	r4, [r8]
 801329a:	910b      	str	r1, [sp, #44]	; 0x2c
 801329c:	2301      	movs	r3, #1
 801329e:	2500      	movs	r5, #0
 80132a0:	f7ff ba66 	b.w	8012770 <_vfiprintf_r+0x1cc>
 80132a4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
 80132a8:	3430      	adds	r4, #48	; 0x30
 80132aa:	f808 4d41 	strb.w	r4, [r8, #-65]!
 80132ae:	9902      	ldr	r1, [sp, #8]
 80132b0:	ebc8 0501 	rsb	r5, r8, r1
 80132b4:	9507      	str	r5, [sp, #28]
 80132b6:	f7ff ba7b 	b.w	80127b0 <_vfiprintf_r+0x20c>
 80132ba:	f899 3000 	ldrb.w	r3, [r9]
 80132be:	900b      	str	r0, [sp, #44]	; 0x2c
 80132c0:	f7ff b9dd 	b.w	801267e <_vfiprintf_r+0xda>
 80132c4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
 80132c8:	2230      	movs	r2, #48	; 0x30
 80132ca:	f808 2d41 	strb.w	r2, [r8, #-65]!
 80132ce:	9902      	ldr	r1, [sp, #8]
 80132d0:	ebc8 0001 	rsb	r0, r8, r1
 80132d4:	9007      	str	r0, [sp, #28]
 80132d6:	f7ff ba6b 	b.w	80127b0 <_vfiprintf_r+0x20c>
 80132da:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80132de:	4641      	mov	r1, r8
 80132e0:	1d0a      	adds	r2, r1, #4
 80132e2:	f8d8 4000 	ldr.w	r4, [r8]
 80132e6:	920b      	str	r2, [sp, #44]	; 0x2c
 80132e8:	2500      	movs	r5, #0
 80132ea:	f7ff ba41 	b.w	8012770 <_vfiprintf_r+0x1cc>
 80132ee:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 80132f2:	9a08      	ldr	r2, [sp, #32]
 80132f4:	f8db 3000 	ldr.w	r3, [fp]
 80132f8:	465c      	mov	r4, fp
 80132fa:	17d1      	asrs	r1, r2, #31
 80132fc:	1d20      	adds	r0, r4, #4
 80132fe:	601a      	str	r2, [r3, #0]
 8013300:	6059      	str	r1, [r3, #4]
 8013302:	900b      	str	r0, [sp, #44]	; 0x2c
 8013304:	f7ff b987 	b.w	8012616 <_vfiprintf_r+0x72>
 8013308:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 801330c:	4658      	mov	r0, fp
 801330e:	1d01      	adds	r1, r0, #4
 8013310:	f8db 4000 	ldr.w	r4, [fp]
 8013314:	910b      	str	r1, [sp, #44]	; 0x2c
 8013316:	2500      	movs	r5, #0
 8013318:	f7ff bbce 	b.w	8012ab8 <_vfiprintf_r+0x514>
 801331c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8013320:	f8db 2000 	ldr.w	r2, [fp]
 8013324:	4614      	mov	r4, r2
 8013326:	f7ff bbfa 	b.w	8012b1e <_vfiprintf_r+0x57a>
 801332a:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 801332e:	f8da 5000 	ldr.w	r5, [sl]
 8013332:	4652      	mov	r2, sl
 8013334:	1d13      	adds	r3, r2, #4
 8013336:	462c      	mov	r4, r5
 8013338:	930b      	str	r3, [sp, #44]	; 0x2c
 801333a:	2500      	movs	r5, #0
 801333c:	2301      	movs	r3, #1
 801333e:	f7ff ba17 	b.w	8012770 <_vfiprintf_r+0x1cc>
 8013342:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8013346:	784b      	ldrb	r3, [r1, #1]
 8013348:	f04a 0a20 	orr.w	sl, sl, #32
 801334c:	f109 0901 	add.w	r9, r9, #1
 8013350:	f8cd a00c 	str.w	sl, [sp, #12]
 8013354:	f7ff b993 	b.w	801267e <_vfiprintf_r+0xda>
 8013358:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 801335c:	9808      	ldr	r0, [sp, #32]
 801335e:	f8db 3000 	ldr.w	r3, [fp]
 8013362:	4659      	mov	r1, fp
 8013364:	1d0c      	adds	r4, r1, #4
 8013366:	940b      	str	r4, [sp, #44]	; 0x2c
 8013368:	6018      	str	r0, [r3, #0]
 801336a:	f7ff b954 	b.w	8012616 <_vfiprintf_r+0x72>
 801336e:	9805      	ldr	r0, [sp, #20]
 8013370:	9906      	ldr	r1, [sp, #24]
 8013372:	aa13      	add	r2, sp, #76	; 0x4c
 8013374:	f7ff f8b6 	bl	80124e4 <__sprint_r>
 8013378:	2800      	cmp	r0, #0
 801337a:	f47f aeb6 	bne.w	80130ea <_vfiprintf_r+0xb46>
 801337e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013380:	9914      	ldr	r1, [sp, #80]	; 0x50
 8013382:	ae20      	add	r6, sp, #128	; 0x80
 8013384:	e568      	b.n	8012e58 <_vfiprintf_r+0x8b4>
 8013386:	9805      	ldr	r0, [sp, #20]
 8013388:	9906      	ldr	r1, [sp, #24]
 801338a:	aa13      	add	r2, sp, #76	; 0x4c
 801338c:	f7ff f8aa 	bl	80124e4 <__sprint_r>
 8013390:	2800      	cmp	r0, #0
 8013392:	f47f aeaa 	bne.w	80130ea <_vfiprintf_r+0xb46>
 8013396:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013398:	9914      	ldr	r1, [sp, #80]	; 0x50
 801339a:	ae20      	add	r6, sp, #128	; 0x80
 801339c:	e570      	b.n	8012e80 <_vfiprintf_r+0x8dc>
 801339e:	9805      	ldr	r0, [sp, #20]
 80133a0:	9906      	ldr	r1, [sp, #24]
 80133a2:	aa13      	add	r2, sp, #76	; 0x4c
 80133a4:	f7ff f89e 	bl	80124e4 <__sprint_r>
 80133a8:	2800      	cmp	r0, #0
 80133aa:	f47f ae9e 	bne.w	80130ea <_vfiprintf_r+0xb46>
 80133ae:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80133b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80133b2:	ae20      	add	r6, sp, #128	; 0x80
 80133b4:	e61b      	b.n	8012fee <_vfiprintf_r+0xa4a>
 80133b6:	46d9      	mov	r9, fp
 80133b8:	e679      	b.n	80130ae <_vfiprintf_r+0xb0a>
 80133ba:	9805      	ldr	r0, [sp, #20]
 80133bc:	9906      	ldr	r1, [sp, #24]
 80133be:	aa13      	add	r2, sp, #76	; 0x4c
 80133c0:	f7ff f890 	bl	80124e4 <__sprint_r>
 80133c4:	2800      	cmp	r0, #0
 80133c6:	f47f ae90 	bne.w	80130ea <_vfiprintf_r+0xb46>
 80133ca:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80133cc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80133ce:	ae20      	add	r6, sp, #128	; 0x80
 80133d0:	e61d      	b.n	801300e <_vfiprintf_r+0xa6a>
 80133d2:	f7f7 f86f 	bl	800a4b4 <strlen>
 80133d6:	f89d a047 	ldrb.w	sl, [sp, #71]	; 0x47
 80133da:	9007      	str	r0, [sp, #28]
 80133dc:	950b      	str	r5, [sp, #44]	; 0x2c
 80133de:	9409      	str	r4, [sp, #36]	; 0x24
 80133e0:	f7ff b9e8 	b.w	80127b4 <_vfiprintf_r+0x210>
 80133e4:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80134bc <_vfiprintf_r+0xf18>
 80133e8:	e4f3      	b.n	8012dd2 <_vfiprintf_r+0x82e>
 80133ea:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80133ec:	f8dd 9018 	ldr.w	r9, [sp, #24]
 80133f0:	2a00      	cmp	r2, #0
 80133f2:	f43f ae5c 	beq.w	80130ae <_vfiprintf_r+0xb0a>
 80133f6:	9805      	ldr	r0, [sp, #20]
 80133f8:	4649      	mov	r1, r9
 80133fa:	aa13      	add	r2, sp, #76	; 0x4c
 80133fc:	f7ff f872 	bl	80124e4 <__sprint_r>
 8013400:	e655      	b.n	80130ae <_vfiprintf_r+0xb0a>
 8013402:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8013406:	f8db 1000 	ldr.w	r1, [fp]
 801340a:	465a      	mov	r2, fp
 801340c:	1d13      	adds	r3, r2, #4
 801340e:	930b      	str	r3, [sp, #44]	; 0x2c
 8013410:	460c      	mov	r4, r1
 8013412:	2500      	movs	r5, #0
 8013414:	2301      	movs	r3, #1
 8013416:	f7ff b9ab 	b.w	8012770 <_vfiprintf_r+0x1cc>
 801341a:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 801341e:	f8d8 2000 	ldr.w	r2, [r8]
 8013422:	4640      	mov	r0, r8
 8013424:	1d01      	adds	r1, r0, #4
 8013426:	4614      	mov	r4, r2
 8013428:	2500      	movs	r5, #0
 801342a:	910b      	str	r1, [sp, #44]	; 0x2c
 801342c:	f7ff bb44 	b.w	8012ab8 <_vfiprintf_r+0x514>
 8013430:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8013434:	f8da 4000 	ldr.w	r4, [sl]
 8013438:	4651      	mov	r1, sl
 801343a:	17e5      	asrs	r5, r4, #31
 801343c:	1d08      	adds	r0, r1, #4
 801343e:	4622      	mov	r2, r4
 8013440:	462b      	mov	r3, r5
 8013442:	900b      	str	r0, [sp, #44]	; 0x2c
 8013444:	f7ff ba88 	b.w	8012958 <_vfiprintf_r+0x3b4>
 8013448:	f1bc 0f06 	cmp.w	ip, #6
 801344c:	bf34      	ite	cc
 801344e:	4663      	movcc	r3, ip
 8013450:	2306      	movcs	r3, #6
 8013452:	ea23 78e3 	bic.w	r8, r3, r3, asr #31
 8013456:	f8cd 8010 	str.w	r8, [sp, #16]
 801345a:	9307      	str	r3, [sp, #28]
 801345c:	950b      	str	r5, [sp, #44]	; 0x2c
 801345e:	f8df 8060 	ldr.w	r8, [pc, #96]	; 80134c0 <_vfiprintf_r+0xf1c>
 8013462:	f7ff ba94 	b.w	801298e <_vfiprintf_r+0x3ea>
 8013466:	4681      	mov	r9, r0
 8013468:	f04f 0c00 	mov.w	ip, #0
 801346c:	f7ff b909 	b.w	8012682 <_vfiprintf_r+0xde>
 8013470:	4811      	ldr	r0, [pc, #68]	; (80134b8 <_vfiprintf_r+0xf14>)
 8013472:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013474:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013476:	900d      	str	r0, [sp, #52]	; 0x34
 8013478:	f7ff bbfa 	b.w	8012c70 <_vfiprintf_r+0x6cc>
 801347c:	f8df b03c 	ldr.w	fp, [pc, #60]	; 80134bc <_vfiprintf_r+0xf18>
 8013480:	e5fe      	b.n	8013080 <_vfiprintf_r+0xadc>
 8013482:	f89d a047 	ldrb.w	sl, [sp, #71]	; 0x47
 8013486:	950b      	str	r5, [sp, #44]	; 0x2c
 8013488:	f8cd b01c 	str.w	fp, [sp, #28]
 801348c:	9009      	str	r0, [sp, #36]	; 0x24
 801348e:	f7ff b991 	b.w	80127b4 <_vfiprintf_r+0x210>
 8013492:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8013496:	f8db c000 	ldr.w	ip, [fp]
 801349a:	465b      	mov	r3, fp
 801349c:	1d19      	adds	r1, r3, #4
 801349e:	f1bc 0f00 	cmp.w	ip, #0
 80134a2:	f899 3001 	ldrb.w	r3, [r9, #1]
 80134a6:	910b      	str	r1, [sp, #44]	; 0x2c
 80134a8:	4681      	mov	r9, r0
 80134aa:	f6bf a8e8 	bge.w	801267e <_vfiprintf_r+0xda>
 80134ae:	f04f 3cff 	mov.w	ip, #4294967295
 80134b2:	f7ff b8e4 	b.w	801267e <_vfiprintf_r+0xda>
 80134b6:	bf00      	nop
 80134b8:	08014f28 	.word	0x08014f28
 80134bc:	08014f38 	.word	0x08014f38
 80134c0:	08014d74 	.word	0x08014d74

080134c4 <__sbprintf>:
 80134c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80134c8:	460c      	mov	r4, r1
 80134ca:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80134ce:	69e7      	ldr	r7, [r4, #28]
 80134d0:	f8b1 900c 	ldrh.w	r9, [r1, #12]
 80134d4:	6e49      	ldr	r1, [r1, #100]	; 0x64
 80134d6:	f8b4 c00e 	ldrh.w	ip, [r4, #14]
 80134da:	9707      	str	r7, [sp, #28]
 80134dc:	ad1a      	add	r5, sp, #104	; 0x68
 80134de:	6a67      	ldr	r7, [r4, #36]	; 0x24
 80134e0:	9119      	str	r1, [sp, #100]	; 0x64
 80134e2:	f44f 6680 	mov.w	r6, #1024	; 0x400
 80134e6:	9500      	str	r5, [sp, #0]
 80134e8:	9504      	str	r5, [sp, #16]
 80134ea:	f029 0902 	bic.w	r9, r9, #2
 80134ee:	2500      	movs	r5, #0
 80134f0:	4669      	mov	r1, sp
 80134f2:	9506      	str	r5, [sp, #24]
 80134f4:	4680      	mov	r8, r0
 80134f6:	f8ad 900c 	strh.w	r9, [sp, #12]
 80134fa:	f8ad c00e 	strh.w	ip, [sp, #14]
 80134fe:	9709      	str	r7, [sp, #36]	; 0x24
 8013500:	9602      	str	r6, [sp, #8]
 8013502:	9605      	str	r6, [sp, #20]
 8013504:	f7ff f84e 	bl	80125a4 <_vfiprintf_r>
 8013508:	1e05      	subs	r5, r0, #0
 801350a:	db07      	blt.n	801351c <__sbprintf+0x58>
 801350c:	4640      	mov	r0, r8
 801350e:	4669      	mov	r1, sp
 8013510:	f7fc fa82 	bl	800fa18 <_fflush_r>
 8013514:	2800      	cmp	r0, #0
 8013516:	bf18      	it	ne
 8013518:	f04f 35ff 	movne.w	r5, #4294967295
 801351c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8013520:	f003 0040 	and.w	r0, r3, #64	; 0x40
 8013524:	b202      	sxth	r2, r0
 8013526:	b11a      	cbz	r2, 8013530 <__sbprintf+0x6c>
 8013528:	89a1      	ldrh	r1, [r4, #12]
 801352a:	f041 0340 	orr.w	r3, r1, #64	; 0x40
 801352e:	81a3      	strh	r3, [r4, #12]
 8013530:	4628      	mov	r0, r5
 8013532:	b01b      	add	sp, #108	; 0x6c
 8013534:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
 8013538:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0801353c <vfiprintf>:
 801353c:	b470      	push	{r4, r5, r6}
 801353e:	f640 0478 	movw	r4, #2168	; 0x878
 8013542:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8013546:	4606      	mov	r6, r0
 8013548:	460d      	mov	r5, r1
 801354a:	6820      	ldr	r0, [r4, #0]
 801354c:	4613      	mov	r3, r2
 801354e:	4631      	mov	r1, r6
 8013550:	462a      	mov	r2, r5
 8013552:	bc70      	pop	{r4, r5, r6}
 8013554:	f7ff b826 	b.w	80125a4 <_vfiprintf_r>

08013558 <_write_r>:
 8013558:	b538      	push	{r3, r4, r5, lr}
 801355a:	4c08      	ldr	r4, [pc, #32]	; (801357c <_write_r+0x24>)
 801355c:	4605      	mov	r5, r0
 801355e:	4608      	mov	r0, r1
 8013560:	4611      	mov	r1, r2
 8013562:	461a      	mov	r2, r3
 8013564:	2300      	movs	r3, #0
 8013566:	6023      	str	r3, [r4, #0]
 8013568:	f7f2 fe74 	bl	8006254 <_write>
 801356c:	1c43      	adds	r3, r0, #1
 801356e:	d000      	beq.n	8013572 <_write_r+0x1a>
 8013570:	bd38      	pop	{r3, r4, r5, pc}
 8013572:	6821      	ldr	r1, [r4, #0]
 8013574:	2900      	cmp	r1, #0
 8013576:	d0fb      	beq.n	8013570 <_write_r+0x18>
 8013578:	6029      	str	r1, [r5, #0]
 801357a:	bd38      	pop	{r3, r4, r5, pc}
 801357c:	20001fd4 	.word	0x20001fd4

08013580 <_calloc_r>:
 8013580:	b510      	push	{r4, lr}
 8013582:	fb01 f102 	mul.w	r1, r1, r2
 8013586:	f7f6 fa55 	bl	8009a34 <_malloc_r>
 801358a:	4604      	mov	r4, r0
 801358c:	b168      	cbz	r0, 80135aa <_calloc_r+0x2a>
 801358e:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8013592:	f022 0103 	bic.w	r1, r2, #3
 8013596:	1f0a      	subs	r2, r1, #4
 8013598:	2a24      	cmp	r2, #36	; 0x24
 801359a:	d818      	bhi.n	80135ce <_calloc_r+0x4e>
 801359c:	2a13      	cmp	r2, #19
 801359e:	d806      	bhi.n	80135ae <_calloc_r+0x2e>
 80135a0:	4603      	mov	r3, r0
 80135a2:	2000      	movs	r0, #0
 80135a4:	6018      	str	r0, [r3, #0]
 80135a6:	6058      	str	r0, [r3, #4]
 80135a8:	6098      	str	r0, [r3, #8]
 80135aa:	4620      	mov	r0, r4
 80135ac:	bd10      	pop	{r4, pc}
 80135ae:	2300      	movs	r3, #0
 80135b0:	2a1b      	cmp	r2, #27
 80135b2:	6003      	str	r3, [r0, #0]
 80135b4:	6043      	str	r3, [r0, #4]
 80135b6:	d90f      	bls.n	80135d8 <_calloc_r+0x58>
 80135b8:	2a24      	cmp	r2, #36	; 0x24
 80135ba:	6083      	str	r3, [r0, #8]
 80135bc:	60c3      	str	r3, [r0, #12]
 80135be:	bf05      	ittet	eq
 80135c0:	6103      	streq	r3, [r0, #16]
 80135c2:	6143      	streq	r3, [r0, #20]
 80135c4:	f100 0310 	addne.w	r3, r0, #16
 80135c8:	f100 0318 	addeq.w	r3, r0, #24
 80135cc:	e7e9      	b.n	80135a2 <_calloc_r+0x22>
 80135ce:	2100      	movs	r1, #0
 80135d0:	f7fc ff5e 	bl	8010490 <memset>
 80135d4:	4620      	mov	r0, r4
 80135d6:	bd10      	pop	{r4, pc}
 80135d8:	f100 0308 	add.w	r3, r0, #8
 80135dc:	e7e1      	b.n	80135a2 <_calloc_r+0x22>
 80135de:	bf00      	nop

080135e0 <_close_r>:
 80135e0:	b538      	push	{r3, r4, r5, lr}
 80135e2:	4c07      	ldr	r4, [pc, #28]	; (8013600 <_close_r+0x20>)
 80135e4:	2300      	movs	r3, #0
 80135e6:	4605      	mov	r5, r0
 80135e8:	4608      	mov	r0, r1
 80135ea:	6023      	str	r3, [r4, #0]
 80135ec:	f7f2 fe40 	bl	8006270 <_close>
 80135f0:	1c43      	adds	r3, r0, #1
 80135f2:	d000      	beq.n	80135f6 <_close_r+0x16>
 80135f4:	bd38      	pop	{r3, r4, r5, pc}
 80135f6:	6821      	ldr	r1, [r4, #0]
 80135f8:	2900      	cmp	r1, #0
 80135fa:	d0fb      	beq.n	80135f4 <_close_r+0x14>
 80135fc:	6029      	str	r1, [r5, #0]
 80135fe:	bd38      	pop	{r3, r4, r5, pc}
 8013600:	20001fd4 	.word	0x20001fd4

08013604 <_fclose_r>:
 8013604:	b570      	push	{r4, r5, r6, lr}
 8013606:	460c      	mov	r4, r1
 8013608:	4605      	mov	r5, r0
 801360a:	2900      	cmp	r1, #0
 801360c:	d034      	beq.n	8013678 <_fclose_r+0x74>
 801360e:	f7fc fb91 	bl	800fd34 <__sfp_lock_acquire>
 8013612:	b115      	cbz	r5, 801361a <_fclose_r+0x16>
 8013614:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8013616:	2b00      	cmp	r3, #0
 8013618:	d031      	beq.n	801367e <_fclose_r+0x7a>
 801361a:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 801361e:	b33e      	cbz	r6, 8013670 <_fclose_r+0x6c>
 8013620:	4628      	mov	r0, r5
 8013622:	4621      	mov	r1, r4
 8013624:	f7fc f9f8 	bl	800fa18 <_fflush_r>
 8013628:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 801362a:	4606      	mov	r6, r0
 801362c:	b13a      	cbz	r2, 801363e <_fclose_r+0x3a>
 801362e:	4628      	mov	r0, r5
 8013630:	69e1      	ldr	r1, [r4, #28]
 8013632:	4790      	blx	r2
 8013634:	ea36 0620 	bics.w	r6, r6, r0, asr #32
 8013638:	bf28      	it	cs
 801363a:	f04f 36ff 	movcs.w	r6, #4294967295
 801363e:	89a0      	ldrh	r0, [r4, #12]
 8013640:	f000 0180 	and.w	r1, r0, #128	; 0x80
 8013644:	b20b      	sxth	r3, r1
 8013646:	bb13      	cbnz	r3, 801368e <_fclose_r+0x8a>
 8013648:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801364a:	b141      	cbz	r1, 801365e <_fclose_r+0x5a>
 801364c:	f104 0240 	add.w	r2, r4, #64	; 0x40
 8013650:	4291      	cmp	r1, r2
 8013652:	d002      	beq.n	801365a <_fclose_r+0x56>
 8013654:	4628      	mov	r0, r5
 8013656:	f7fc fbd9 	bl	800fe0c <_free_r>
 801365a:	2000      	movs	r0, #0
 801365c:	6320      	str	r0, [r4, #48]	; 0x30
 801365e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8013660:	b121      	cbz	r1, 801366c <_fclose_r+0x68>
 8013662:	4628      	mov	r0, r5
 8013664:	f7fc fbd2 	bl	800fe0c <_free_r>
 8013668:	2100      	movs	r1, #0
 801366a:	6461      	str	r1, [r4, #68]	; 0x44
 801366c:	2300      	movs	r3, #0
 801366e:	81a3      	strh	r3, [r4, #12]
 8013670:	f7fc fb62 	bl	800fd38 <__sfp_lock_release>
 8013674:	4630      	mov	r0, r6
 8013676:	bd70      	pop	{r4, r5, r6, pc}
 8013678:	460e      	mov	r6, r1
 801367a:	4630      	mov	r0, r6
 801367c:	bd70      	pop	{r4, r5, r6, pc}
 801367e:	4628      	mov	r0, r5
 8013680:	f7fc fae0 	bl	800fc44 <__sinit>
 8013684:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 8013688:	2e00      	cmp	r6, #0
 801368a:	d1c9      	bne.n	8013620 <_fclose_r+0x1c>
 801368c:	e7f0      	b.n	8013670 <_fclose_r+0x6c>
 801368e:	4628      	mov	r0, r5
 8013690:	6921      	ldr	r1, [r4, #16]
 8013692:	f7fc fbbb 	bl	800fe0c <_free_r>
 8013696:	e7d7      	b.n	8013648 <_fclose_r+0x44>

08013698 <fclose>:
 8013698:	f640 0378 	movw	r3, #2168	; 0x878
 801369c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80136a0:	4601      	mov	r1, r0
 80136a2:	6818      	ldr	r0, [r3, #0]
 80136a4:	f7ff bfae 	b.w	8013604 <_fclose_r>

080136a8 <_fputwc_r>:
 80136a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80136ac:	8993      	ldrh	r3, [r2, #12]
 80136ae:	4614      	mov	r4, r2
 80136b0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80136b4:	4680      	mov	r8, r0
 80136b6:	b210      	sxth	r0, r2
 80136b8:	b082      	sub	sp, #8
 80136ba:	460f      	mov	r7, r1
 80136bc:	b930      	cbnz	r0, 80136cc <_fputwc_r+0x24>
 80136be:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80136c0:	f443 5600 	orr.w	r6, r3, #8192	; 0x2000
 80136c4:	f441 5300 	orr.w	r3, r1, #8192	; 0x2000
 80136c8:	81a6      	strh	r6, [r4, #12]
 80136ca:	6663      	str	r3, [r4, #100]	; 0x64
 80136cc:	f7fc fd4a 	bl	8010164 <__locale_mb_cur_max>
 80136d0:	2801      	cmp	r0, #1
 80136d2:	d079      	beq.n	80137c8 <_fputwc_r+0x120>
 80136d4:	ae01      	add	r6, sp, #4
 80136d6:	4640      	mov	r0, r8
 80136d8:	4631      	mov	r1, r6
 80136da:	463a      	mov	r2, r7
 80136dc:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 80136e0:	f000 fdcc 	bl	801427c <_wcrtomb_r>
 80136e4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80136e8:	4681      	mov	r9, r0
 80136ea:	d053      	beq.n	8013794 <_fputwc_r+0xec>
 80136ec:	2800      	cmp	r0, #0
 80136ee:	d03d      	beq.n	801376c <_fputwc_r+0xc4>
 80136f0:	68a1      	ldr	r1, [r4, #8]
 80136f2:	1e4b      	subs	r3, r1, #1
 80136f4:	f109 32ff 	add.w	r2, r9, #4294967295
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	60a3      	str	r3, [r4, #8]
 80136fc:	f002 0a01 	and.w	sl, r2, #1
 8013700:	f2c0 8085 	blt.w	801380e <_fputwc_r+0x166>
 8013704:	6825      	ldr	r5, [r4, #0]
 8013706:	7830      	ldrb	r0, [r6, #0]
 8013708:	7028      	strb	r0, [r5, #0]
 801370a:	6821      	ldr	r1, [r4, #0]
 801370c:	1c4a      	adds	r2, r1, #1
 801370e:	6022      	str	r2, [r4, #0]
 8013710:	2501      	movs	r5, #1
 8013712:	454d      	cmp	r5, r9
 8013714:	d22a      	bcs.n	801376c <_fputwc_r+0xc4>
 8013716:	f1ba 0f00 	cmp.w	sl, #0
 801371a:	d00d      	beq.n	8013738 <_fputwc_r+0x90>
 801371c:	68a3      	ldr	r3, [r4, #8]
 801371e:	1e58      	subs	r0, r3, #1
 8013720:	2800      	cmp	r0, #0
 8013722:	60a0      	str	r0, [r4, #8]
 8013724:	db24      	blt.n	8013770 <_fputwc_r+0xc8>
 8013726:	6821      	ldr	r1, [r4, #0]
 8013728:	5d72      	ldrb	r2, [r6, r5]
 801372a:	700a      	strb	r2, [r1, #0]
 801372c:	6823      	ldr	r3, [r4, #0]
 801372e:	1958      	adds	r0, r3, r5
 8013730:	6020      	str	r0, [r4, #0]
 8013732:	3501      	adds	r5, #1
 8013734:	454d      	cmp	r5, r9
 8013736:	d219      	bcs.n	801376c <_fputwc_r+0xc4>
 8013738:	68a1      	ldr	r1, [r4, #8]
 801373a:	1e4b      	subs	r3, r1, #1
 801373c:	2b00      	cmp	r3, #0
 801373e:	60a3      	str	r3, [r4, #8]
 8013740:	db30      	blt.n	80137a4 <_fputwc_r+0xfc>
 8013742:	6820      	ldr	r0, [r4, #0]
 8013744:	5d72      	ldrb	r2, [r6, r5]
 8013746:	7002      	strb	r2, [r0, #0]
 8013748:	6821      	ldr	r1, [r4, #0]
 801374a:	1c4b      	adds	r3, r1, #1
 801374c:	6023      	str	r3, [r4, #0]
 801374e:	68a1      	ldr	r1, [r4, #8]
 8013750:	1e48      	subs	r0, r1, #1
 8013752:	3501      	adds	r5, #1
 8013754:	2800      	cmp	r0, #0
 8013756:	60a0      	str	r0, [r4, #8]
 8013758:	db0a      	blt.n	8013770 <_fputwc_r+0xc8>
 801375a:	6820      	ldr	r0, [r4, #0]
 801375c:	5d72      	ldrb	r2, [r6, r5]
 801375e:	7002      	strb	r2, [r0, #0]
 8013760:	6823      	ldr	r3, [r4, #0]
 8013762:	3501      	adds	r5, #1
 8013764:	1c59      	adds	r1, r3, #1
 8013766:	454d      	cmp	r5, r9
 8013768:	6021      	str	r1, [r4, #0]
 801376a:	d3e5      	bcc.n	8013738 <_fputwc_r+0x90>
 801376c:	4638      	mov	r0, r7
 801376e:	e016      	b.n	801379e <_fputwc_r+0xf6>
 8013770:	69a1      	ldr	r1, [r4, #24]
 8013772:	4288      	cmp	r0, r1
 8013774:	db31      	blt.n	80137da <_fputwc_r+0x132>
 8013776:	6823      	ldr	r3, [r4, #0]
 8013778:	5d72      	ldrb	r2, [r6, r5]
 801377a:	701a      	strb	r2, [r3, #0]
 801377c:	6820      	ldr	r0, [r4, #0]
 801377e:	7801      	ldrb	r1, [r0, #0]
 8013780:	290a      	cmp	r1, #10
 8013782:	d055      	beq.n	8013830 <_fputwc_r+0x188>
 8013784:	1c42      	adds	r2, r0, #1
 8013786:	2000      	movs	r0, #0
 8013788:	6022      	str	r2, [r4, #0]
 801378a:	2800      	cmp	r0, #0
 801378c:	d0d1      	beq.n	8013732 <_fputwc_r+0x8a>
 801378e:	f04f 30ff 	mov.w	r0, #4294967295
 8013792:	e004      	b.n	801379e <_fputwc_r+0xf6>
 8013794:	89a2      	ldrh	r2, [r4, #12]
 8013796:	f042 0040 	orr.w	r0, r2, #64	; 0x40
 801379a:	81a0      	strh	r0, [r4, #12]
 801379c:	4648      	mov	r0, r9
 801379e:	b002      	add	sp, #8
 80137a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80137a4:	69a0      	ldr	r0, [r4, #24]
 80137a6:	4283      	cmp	r3, r0
 80137a8:	db24      	blt.n	80137f4 <_fputwc_r+0x14c>
 80137aa:	6821      	ldr	r1, [r4, #0]
 80137ac:	5d72      	ldrb	r2, [r6, r5]
 80137ae:	700a      	strb	r2, [r1, #0]
 80137b0:	6823      	ldr	r3, [r4, #0]
 80137b2:	7819      	ldrb	r1, [r3, #0]
 80137b4:	290a      	cmp	r1, #10
 80137b6:	d03d      	beq.n	8013834 <_fputwc_r+0x18c>
 80137b8:	3301      	adds	r3, #1
 80137ba:	2200      	movs	r2, #0
 80137bc:	6023      	str	r3, [r4, #0]
 80137be:	2a00      	cmp	r2, #0
 80137c0:	d0c5      	beq.n	801374e <_fputwc_r+0xa6>
 80137c2:	f04f 30ff 	mov.w	r0, #4294967295
 80137c6:	e7ea      	b.n	801379e <_fputwc_r+0xf6>
 80137c8:	2f00      	cmp	r7, #0
 80137ca:	d083      	beq.n	80136d4 <_fputwc_r+0x2c>
 80137cc:	2fff      	cmp	r7, #255	; 0xff
 80137ce:	d881      	bhi.n	80136d4 <_fputwc_r+0x2c>
 80137d0:	ae02      	add	r6, sp, #8
 80137d2:	4681      	mov	r9, r0
 80137d4:	f806 7d04 	strb.w	r7, [r6, #-4]!
 80137d8:	e78a      	b.n	80136f0 <_fputwc_r+0x48>
 80137da:	5d71      	ldrb	r1, [r6, r5]
 80137dc:	4640      	mov	r0, r8
 80137de:	4622      	mov	r2, r4
 80137e0:	f000 fce2 	bl	80141a8 <__swbuf_r>
 80137e4:	f1b0 31ff 	subs.w	r1, r0, #4294967295
 80137e8:	424b      	negs	r3, r1
 80137ea:	eb53 0001 	adcs.w	r0, r3, r1
 80137ee:	2800      	cmp	r0, #0
 80137f0:	d09f      	beq.n	8013732 <_fputwc_r+0x8a>
 80137f2:	e7cc      	b.n	801378e <_fputwc_r+0xe6>
 80137f4:	5d71      	ldrb	r1, [r6, r5]
 80137f6:	4640      	mov	r0, r8
 80137f8:	4622      	mov	r2, r4
 80137fa:	f000 fcd5 	bl	80141a8 <__swbuf_r>
 80137fe:	f1b0 31ff 	subs.w	r1, r0, #4294967295
 8013802:	4248      	negs	r0, r1
 8013804:	eb50 0201 	adcs.w	r2, r0, r1
 8013808:	2a00      	cmp	r2, #0
 801380a:	d0a0      	beq.n	801374e <_fputwc_r+0xa6>
 801380c:	e7d9      	b.n	80137c2 <_fputwc_r+0x11a>
 801380e:	69a0      	ldr	r0, [r4, #24]
 8013810:	4283      	cmp	r3, r0
 8013812:	db11      	blt.n	8013838 <_fputwc_r+0x190>
 8013814:	7831      	ldrb	r1, [r6, #0]
 8013816:	6823      	ldr	r3, [r4, #0]
 8013818:	7019      	strb	r1, [r3, #0]
 801381a:	6822      	ldr	r2, [r4, #0]
 801381c:	7811      	ldrb	r1, [r2, #0]
 801381e:	290a      	cmp	r1, #10
 8013820:	d018      	beq.n	8013854 <_fputwc_r+0x1ac>
 8013822:	1c51      	adds	r1, r2, #1
 8013824:	2200      	movs	r2, #0
 8013826:	6021      	str	r1, [r4, #0]
 8013828:	2a00      	cmp	r2, #0
 801382a:	f43f af71 	beq.w	8013710 <_fputwc_r+0x68>
 801382e:	e7ae      	b.n	801378e <_fputwc_r+0xe6>
 8013830:	4640      	mov	r0, r8
 8013832:	e7d4      	b.n	80137de <_fputwc_r+0x136>
 8013834:	4640      	mov	r0, r8
 8013836:	e7df      	b.n	80137f8 <_fputwc_r+0x150>
 8013838:	7831      	ldrb	r1, [r6, #0]
 801383a:	4640      	mov	r0, r8
 801383c:	4622      	mov	r2, r4
 801383e:	f000 fcb3 	bl	80141a8 <__swbuf_r>
 8013842:	f1b0 33ff 	subs.w	r3, r0, #4294967295
 8013846:	4258      	negs	r0, r3
 8013848:	eb50 0203 	adcs.w	r2, r0, r3
 801384c:	2a00      	cmp	r2, #0
 801384e:	f43f af5f 	beq.w	8013710 <_fputwc_r+0x68>
 8013852:	e79c      	b.n	801378e <_fputwc_r+0xe6>
 8013854:	4640      	mov	r0, r8
 8013856:	e7f1      	b.n	801383c <_fputwc_r+0x194>

08013858 <fputwc>:
 8013858:	b570      	push	{r4, r5, r6, lr}
 801385a:	4c09      	ldr	r4, [pc, #36]	; (8013880 <fputwc+0x28>)
 801385c:	6823      	ldr	r3, [r4, #0]
 801385e:	4606      	mov	r6, r0
 8013860:	460d      	mov	r5, r1
 8013862:	b12b      	cbz	r3, 8013870 <fputwc+0x18>
 8013864:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013866:	b91a      	cbnz	r2, 8013870 <fputwc+0x18>
 8013868:	4618      	mov	r0, r3
 801386a:	f7fc f9eb 	bl	800fc44 <__sinit>
 801386e:	6823      	ldr	r3, [r4, #0]
 8013870:	4618      	mov	r0, r3
 8013872:	4631      	mov	r1, r6
 8013874:	462a      	mov	r2, r5
 8013876:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801387a:	f7ff bf15 	b.w	80136a8 <_fputwc_r>
 801387e:	bf00      	nop
 8013880:	20000878 	.word	0x20000878

08013884 <_fstat_r>:
 8013884:	b538      	push	{r3, r4, r5, lr}
 8013886:	4c08      	ldr	r4, [pc, #32]	; (80138a8 <_fstat_r+0x24>)
 8013888:	2300      	movs	r3, #0
 801388a:	4605      	mov	r5, r0
 801388c:	4608      	mov	r0, r1
 801388e:	4611      	mov	r1, r2
 8013890:	6023      	str	r3, [r4, #0]
 8013892:	f7f2 fcf5 	bl	8006280 <_fstat>
 8013896:	1c43      	adds	r3, r0, #1
 8013898:	d000      	beq.n	801389c <_fstat_r+0x18>
 801389a:	bd38      	pop	{r3, r4, r5, pc}
 801389c:	6821      	ldr	r1, [r4, #0]
 801389e:	2900      	cmp	r1, #0
 80138a0:	d0fb      	beq.n	801389a <_fstat_r+0x16>
 80138a2:	6029      	str	r1, [r5, #0]
 80138a4:	bd38      	pop	{r3, r4, r5, pc}
 80138a6:	bf00      	nop
 80138a8:	20001fd4 	.word	0x20001fd4

080138ac <__sfvwrite_r>:
 80138ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80138b0:	6893      	ldr	r3, [r2, #8]
 80138b2:	b085      	sub	sp, #20
 80138b4:	4690      	mov	r8, r2
 80138b6:	4681      	mov	r9, r0
 80138b8:	460c      	mov	r4, r1
 80138ba:	2b00      	cmp	r3, #0
 80138bc:	d02a      	beq.n	8013914 <__sfvwrite_r+0x68>
 80138be:	898b      	ldrh	r3, [r1, #12]
 80138c0:	f003 0208 	and.w	r2, r3, #8
 80138c4:	b210      	sxth	r0, r2
 80138c6:	2800      	cmp	r0, #0
 80138c8:	d028      	beq.n	801391c <__sfvwrite_r+0x70>
 80138ca:	6909      	ldr	r1, [r1, #16]
 80138cc:	2900      	cmp	r1, #0
 80138ce:	d025      	beq.n	801391c <__sfvwrite_r+0x70>
 80138d0:	f003 0502 	and.w	r5, r3, #2
 80138d4:	b22e      	sxth	r6, r5
 80138d6:	f8d8 5000 	ldr.w	r5, [r8]
 80138da:	2e00      	cmp	r6, #0
 80138dc:	d033      	beq.n	8013946 <__sfvwrite_r+0x9a>
 80138de:	f04f 0a00 	mov.w	sl, #0
 80138e2:	4657      	mov	r7, sl
 80138e4:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 80138e8:	bf34      	ite	cc
 80138ea:	463b      	movcc	r3, r7
 80138ec:	f44f 6380 	movcs.w	r3, #1024	; 0x400
 80138f0:	4652      	mov	r2, sl
 80138f2:	4648      	mov	r0, r9
 80138f4:	2f00      	cmp	r7, #0
 80138f6:	d021      	beq.n	801393c <__sfvwrite_r+0x90>
 80138f8:	69e1      	ldr	r1, [r4, #28]
 80138fa:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80138fc:	47b0      	blx	r6
 80138fe:	2800      	cmp	r0, #0
 8013900:	dd6a      	ble.n	80139d8 <__sfvwrite_r+0x12c>
 8013902:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8013906:	1a13      	subs	r3, r2, r0
 8013908:	4482      	add	sl, r0
 801390a:	1a3f      	subs	r7, r7, r0
 801390c:	f8c8 3008 	str.w	r3, [r8, #8]
 8013910:	2b00      	cmp	r3, #0
 8013912:	d1e7      	bne.n	80138e4 <__sfvwrite_r+0x38>
 8013914:	2000      	movs	r0, #0
 8013916:	b005      	add	sp, #20
 8013918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801391c:	4648      	mov	r0, r9
 801391e:	4621      	mov	r1, r4
 8013920:	f7fa fd76 	bl	800e410 <__swsetup_r>
 8013924:	89a3      	ldrh	r3, [r4, #12]
 8013926:	2800      	cmp	r0, #0
 8013928:	d0d2      	beq.n	80138d0 <__sfvwrite_r+0x24>
 801392a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801392e:	2309      	movs	r3, #9
 8013930:	81a2      	strh	r2, [r4, #12]
 8013932:	f04f 30ff 	mov.w	r0, #4294967295
 8013936:	f8c9 3000 	str.w	r3, [r9]
 801393a:	e7ec      	b.n	8013916 <__sfvwrite_r+0x6a>
 801393c:	f8d5 a000 	ldr.w	sl, [r5]
 8013940:	686f      	ldr	r7, [r5, #4]
 8013942:	3508      	adds	r5, #8
 8013944:	e7ce      	b.n	80138e4 <__sfvwrite_r+0x38>
 8013946:	f013 0a01 	ands.w	sl, r3, #1
 801394a:	d14c      	bne.n	80139e6 <__sfvwrite_r+0x13a>
 801394c:	4656      	mov	r6, sl
 801394e:	2e00      	cmp	r6, #0
 8013950:	d030      	beq.n	80139b4 <__sfvwrite_r+0x108>
 8013952:	f403 7700 	and.w	r7, r3, #512	; 0x200
 8013956:	b238      	sxth	r0, r7
 8013958:	4619      	mov	r1, r3
 801395a:	68a7      	ldr	r7, [r4, #8]
 801395c:	2800      	cmp	r0, #0
 801395e:	d07f      	beq.n	8013a60 <__sfvwrite_r+0x1b4>
 8013960:	42be      	cmp	r6, r7
 8013962:	46be      	mov	lr, r7
 8013964:	f0c0 80ac 	bcc.w	8013ac0 <__sfvwrite_r+0x214>
 8013968:	f401 6090 	and.w	r0, r1, #1152	; 0x480
 801396c:	2800      	cmp	r0, #0
 801396e:	f040 80c8 	bne.w	8013b02 <__sfvwrite_r+0x256>
 8013972:	6820      	ldr	r0, [r4, #0]
 8013974:	9703      	str	r7, [sp, #12]
 8013976:	46b3      	mov	fp, r6
 8013978:	4637      	mov	r7, r6
 801397a:	4651      	mov	r1, sl
 801397c:	4672      	mov	r2, lr
 801397e:	f8cd e004 	str.w	lr, [sp, #4]
 8013982:	f000 f943 	bl	8013c0c <memmove>
 8013986:	68a0      	ldr	r0, [r4, #8]
 8013988:	f8dd c004 	ldr.w	ip, [sp, #4]
 801398c:	6822      	ldr	r2, [r4, #0]
 801398e:	9903      	ldr	r1, [sp, #12]
 8013990:	1a43      	subs	r3, r0, r1
 8013992:	eb02 000c 	add.w	r0, r2, ip
 8013996:	60a3      	str	r3, [r4, #8]
 8013998:	6020      	str	r0, [r4, #0]
 801399a:	f8d8 2008 	ldr.w	r2, [r8, #8]
 801399e:	1bd7      	subs	r7, r2, r7
 80139a0:	44da      	add	sl, fp
 80139a2:	ebcb 0606 	rsb	r6, fp, r6
 80139a6:	f8c8 7008 	str.w	r7, [r8, #8]
 80139aa:	2f00      	cmp	r7, #0
 80139ac:	d0b2      	beq.n	8013914 <__sfvwrite_r+0x68>
 80139ae:	89a3      	ldrh	r3, [r4, #12]
 80139b0:	2e00      	cmp	r6, #0
 80139b2:	d1ce      	bne.n	8013952 <__sfvwrite_r+0xa6>
 80139b4:	f8d5 a000 	ldr.w	sl, [r5]
 80139b8:	686e      	ldr	r6, [r5, #4]
 80139ba:	3508      	adds	r5, #8
 80139bc:	e7c7      	b.n	801394e <__sfvwrite_r+0xa2>
 80139be:	f000 fa05 	bl	8013dcc <_realloc_r>
 80139c2:	4601      	mov	r1, r0
 80139c4:	2800      	cmp	r0, #0
 80139c6:	f040 80c7 	bne.w	8013b58 <__sfvwrite_r+0x2ac>
 80139ca:	4648      	mov	r0, r9
 80139cc:	6921      	ldr	r1, [r4, #16]
 80139ce:	f7fc fa1d 	bl	800fe0c <_free_r>
 80139d2:	210c      	movs	r1, #12
 80139d4:	f8c9 1000 	str.w	r1, [r9]
 80139d8:	89a0      	ldrh	r0, [r4, #12]
 80139da:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 80139de:	81a1      	strh	r1, [r4, #12]
 80139e0:	f04f 30ff 	mov.w	r0, #4294967295
 80139e4:	e797      	b.n	8013916 <__sfvwrite_r+0x6a>
 80139e6:	46b2      	mov	sl, r6
 80139e8:	46b4      	mov	ip, r6
 80139ea:	46b3      	mov	fp, r6
 80139ec:	4637      	mov	r7, r6
 80139ee:	2f00      	cmp	r7, #0
 80139f0:	d02f      	beq.n	8013a52 <__sfvwrite_r+0x1a6>
 80139f2:	f1bc 0f00 	cmp.w	ip, #0
 80139f6:	d076      	beq.n	8013ae6 <__sfvwrite_r+0x23a>
 80139f8:	6820      	ldr	r0, [r4, #0]
 80139fa:	6922      	ldr	r2, [r4, #16]
 80139fc:	68a1      	ldr	r1, [r4, #8]
 80139fe:	f8d4 e014 	ldr.w	lr, [r4, #20]
 8013a02:	45ba      	cmp	sl, r7
 8013a04:	bf34      	ite	cc
 8013a06:	4653      	movcc	r3, sl
 8013a08:	463b      	movcs	r3, r7
 8013a0a:	4290      	cmp	r0, r2
 8013a0c:	d904      	bls.n	8013a18 <__sfvwrite_r+0x16c>
 8013a0e:	eb01 060e 	add.w	r6, r1, lr
 8013a12:	42b3      	cmp	r3, r6
 8013a14:	f300 80ad 	bgt.w	8013b72 <__sfvwrite_r+0x2c6>
 8013a18:	4573      	cmp	r3, lr
 8013a1a:	db35      	blt.n	8013a88 <__sfvwrite_r+0x1dc>
 8013a1c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8013a1e:	69e1      	ldr	r1, [r4, #28]
 8013a20:	f8cd c004 	str.w	ip, [sp, #4]
 8013a24:	4648      	mov	r0, r9
 8013a26:	465a      	mov	r2, fp
 8013a28:	4673      	mov	r3, lr
 8013a2a:	47b0      	blx	r6
 8013a2c:	1e06      	subs	r6, r0, #0
 8013a2e:	f8dd c004 	ldr.w	ip, [sp, #4]
 8013a32:	ddd1      	ble.n	80139d8 <__sfvwrite_r+0x12c>
 8013a34:	ebba 0a06 	subs.w	sl, sl, r6
 8013a38:	d03a      	beq.n	8013ab0 <__sfvwrite_r+0x204>
 8013a3a:	f8d8 1008 	ldr.w	r1, [r8, #8]
 8013a3e:	1b8a      	subs	r2, r1, r6
 8013a40:	44b3      	add	fp, r6
 8013a42:	1bbf      	subs	r7, r7, r6
 8013a44:	f8c8 2008 	str.w	r2, [r8, #8]
 8013a48:	2a00      	cmp	r2, #0
 8013a4a:	f43f af63 	beq.w	8013914 <__sfvwrite_r+0x68>
 8013a4e:	2f00      	cmp	r7, #0
 8013a50:	d1cf      	bne.n	80139f2 <__sfvwrite_r+0x146>
 8013a52:	f8d5 b000 	ldr.w	fp, [r5]
 8013a56:	686f      	ldr	r7, [r5, #4]
 8013a58:	f04f 0c00 	mov.w	ip, #0
 8013a5c:	3508      	adds	r5, #8
 8013a5e:	e7c6      	b.n	80139ee <__sfvwrite_r+0x142>
 8013a60:	6820      	ldr	r0, [r4, #0]
 8013a62:	6923      	ldr	r3, [r4, #16]
 8013a64:	4298      	cmp	r0, r3
 8013a66:	d903      	bls.n	8013a70 <__sfvwrite_r+0x1c4>
 8013a68:	42be      	cmp	r6, r7
 8013a6a:	46bb      	mov	fp, r7
 8013a6c:	f200 8094 	bhi.w	8013b98 <__sfvwrite_r+0x2ec>
 8013a70:	6963      	ldr	r3, [r4, #20]
 8013a72:	429e      	cmp	r6, r3
 8013a74:	d32a      	bcc.n	8013acc <__sfvwrite_r+0x220>
 8013a76:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8013a78:	69e1      	ldr	r1, [r4, #28]
 8013a7a:	4648      	mov	r0, r9
 8013a7c:	4652      	mov	r2, sl
 8013a7e:	47b8      	blx	r7
 8013a80:	1e07      	subs	r7, r0, #0
 8013a82:	dda9      	ble.n	80139d8 <__sfvwrite_r+0x12c>
 8013a84:	46bb      	mov	fp, r7
 8013a86:	e788      	b.n	801399a <__sfvwrite_r+0xee>
 8013a88:	461a      	mov	r2, r3
 8013a8a:	4659      	mov	r1, fp
 8013a8c:	9302      	str	r3, [sp, #8]
 8013a8e:	f8cd c004 	str.w	ip, [sp, #4]
 8013a92:	f000 f8bb 	bl	8013c0c <memmove>
 8013a96:	9b02      	ldr	r3, [sp, #8]
 8013a98:	6826      	ldr	r6, [r4, #0]
 8013a9a:	68a0      	ldr	r0, [r4, #8]
 8013a9c:	f8dd c004 	ldr.w	ip, [sp, #4]
 8013aa0:	18f2      	adds	r2, r6, r3
 8013aa2:	461e      	mov	r6, r3
 8013aa4:	1ac1      	subs	r1, r0, r3
 8013aa6:	ebba 0a06 	subs.w	sl, sl, r6
 8013aaa:	60a1      	str	r1, [r4, #8]
 8013aac:	6022      	str	r2, [r4, #0]
 8013aae:	d1c4      	bne.n	8013a3a <__sfvwrite_r+0x18e>
 8013ab0:	4648      	mov	r0, r9
 8013ab2:	4621      	mov	r1, r4
 8013ab4:	f7fb ffb0 	bl	800fa18 <_fflush_r>
 8013ab8:	2800      	cmp	r0, #0
 8013aba:	d18d      	bne.n	80139d8 <__sfvwrite_r+0x12c>
 8013abc:	46d4      	mov	ip, sl
 8013abe:	e7bc      	b.n	8013a3a <__sfvwrite_r+0x18e>
 8013ac0:	6820      	ldr	r0, [r4, #0]
 8013ac2:	9603      	str	r6, [sp, #12]
 8013ac4:	46b3      	mov	fp, r6
 8013ac6:	4637      	mov	r7, r6
 8013ac8:	46b6      	mov	lr, r6
 8013aca:	e756      	b.n	801397a <__sfvwrite_r+0xce>
 8013acc:	4651      	mov	r1, sl
 8013ace:	4632      	mov	r2, r6
 8013ad0:	f000 f89c 	bl	8013c0c <memmove>
 8013ad4:	6827      	ldr	r7, [r4, #0]
 8013ad6:	68a2      	ldr	r2, [r4, #8]
 8013ad8:	19b9      	adds	r1, r7, r6
 8013ada:	1b90      	subs	r0, r2, r6
 8013adc:	4637      	mov	r7, r6
 8013ade:	60a0      	str	r0, [r4, #8]
 8013ae0:	6021      	str	r1, [r4, #0]
 8013ae2:	46b3      	mov	fp, r6
 8013ae4:	e759      	b.n	801399a <__sfvwrite_r+0xee>
 8013ae6:	4658      	mov	r0, fp
 8013ae8:	210a      	movs	r1, #10
 8013aea:	463a      	mov	r2, r7
 8013aec:	f7fc fbd4 	bl	8010298 <memchr>
 8013af0:	2800      	cmp	r0, #0
 8013af2:	d060      	beq.n	8013bb6 <__sfvwrite_r+0x30a>
 8013af4:	f100 0a01 	add.w	sl, r0, #1
 8013af8:	ebcb 0a0a 	rsb	sl, fp, sl
 8013afc:	f04f 0c01 	mov.w	ip, #1
 8013b00:	e77a      	b.n	80139f8 <__sfvwrite_r+0x14c>
 8013b02:	6822      	ldr	r2, [r4, #0]
 8013b04:	6967      	ldr	r7, [r4, #20]
 8013b06:	6921      	ldr	r1, [r4, #16]
 8013b08:	eb07 0047 	add.w	r0, r7, r7, lsl #1
 8013b0c:	ebc1 0b02 	rsb	fp, r1, r2
 8013b10:	eb00 72d0 	add.w	r2, r0, r0, lsr #31
 8013b14:	f10b 0001 	add.w	r0, fp, #1
 8013b18:	1057      	asrs	r7, r2, #1
 8013b1a:	1980      	adds	r0, r0, r6
 8013b1c:	4287      	cmp	r7, r0
 8013b1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8013b22:	463a      	mov	r2, r7
 8013b24:	b21b      	sxth	r3, r3
 8013b26:	bf3c      	itt	cc
 8013b28:	4607      	movcc	r7, r0
 8013b2a:	463a      	movcc	r2, r7
 8013b2c:	4648      	mov	r0, r9
 8013b2e:	2b00      	cmp	r3, #0
 8013b30:	f43f af45 	beq.w	80139be <__sfvwrite_r+0x112>
 8013b34:	4611      	mov	r1, r2
 8013b36:	f7f5 ff7d 	bl	8009a34 <_malloc_r>
 8013b3a:	2800      	cmp	r0, #0
 8013b3c:	f43f af49 	beq.w	80139d2 <__sfvwrite_r+0x126>
 8013b40:	6921      	ldr	r1, [r4, #16]
 8013b42:	9002      	str	r0, [sp, #8]
 8013b44:	465a      	mov	r2, fp
 8013b46:	f7f6 fa23 	bl	8009f90 <memcpy>
 8013b4a:	89a2      	ldrh	r2, [r4, #12]
 8013b4c:	f422 6090 	bic.w	r0, r2, #1152	; 0x480
 8013b50:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 8013b54:	81a1      	strh	r1, [r4, #12]
 8013b56:	9902      	ldr	r1, [sp, #8]
 8013b58:	ebcb 0307 	rsb	r3, fp, r7
 8013b5c:	eb01 000b 	add.w	r0, r1, fp
 8013b60:	6167      	str	r7, [r4, #20]
 8013b62:	6121      	str	r1, [r4, #16]
 8013b64:	6020      	str	r0, [r4, #0]
 8013b66:	9603      	str	r6, [sp, #12]
 8013b68:	60a3      	str	r3, [r4, #8]
 8013b6a:	46b3      	mov	fp, r6
 8013b6c:	4637      	mov	r7, r6
 8013b6e:	46b6      	mov	lr, r6
 8013b70:	e703      	b.n	801397a <__sfvwrite_r+0xce>
 8013b72:	4659      	mov	r1, fp
 8013b74:	4632      	mov	r2, r6
 8013b76:	f8cd c004 	str.w	ip, [sp, #4]
 8013b7a:	f000 f847 	bl	8013c0c <memmove>
 8013b7e:	6820      	ldr	r0, [r4, #0]
 8013b80:	1983      	adds	r3, r0, r6
 8013b82:	6023      	str	r3, [r4, #0]
 8013b84:	4648      	mov	r0, r9
 8013b86:	4621      	mov	r1, r4
 8013b88:	f7fb ff46 	bl	800fa18 <_fflush_r>
 8013b8c:	f8dd c004 	ldr.w	ip, [sp, #4]
 8013b90:	2800      	cmp	r0, #0
 8013b92:	f43f af4f 	beq.w	8013a34 <__sfvwrite_r+0x188>
 8013b96:	e71f      	b.n	80139d8 <__sfvwrite_r+0x12c>
 8013b98:	4651      	mov	r1, sl
 8013b9a:	463a      	mov	r2, r7
 8013b9c:	f000 f836 	bl	8013c0c <memmove>
 8013ba0:	6823      	ldr	r3, [r4, #0]
 8013ba2:	19da      	adds	r2, r3, r7
 8013ba4:	6022      	str	r2, [r4, #0]
 8013ba6:	4648      	mov	r0, r9
 8013ba8:	4621      	mov	r1, r4
 8013baa:	f7fb ff35 	bl	800fa18 <_fflush_r>
 8013bae:	2800      	cmp	r0, #0
 8013bb0:	f43f aef3 	beq.w	801399a <__sfvwrite_r+0xee>
 8013bb4:	e710      	b.n	80139d8 <__sfvwrite_r+0x12c>
 8013bb6:	f107 0a01 	add.w	sl, r7, #1
 8013bba:	f04f 0c01 	mov.w	ip, #1
 8013bbe:	e71b      	b.n	80139f8 <__sfvwrite_r+0x14c>

08013bc0 <_isatty_r>:
 8013bc0:	b538      	push	{r3, r4, r5, lr}
 8013bc2:	4c07      	ldr	r4, [pc, #28]	; (8013be0 <_isatty_r+0x20>)
 8013bc4:	2300      	movs	r3, #0
 8013bc6:	4605      	mov	r5, r0
 8013bc8:	4608      	mov	r0, r1
 8013bca:	6023      	str	r3, [r4, #0]
 8013bcc:	f7f2 fc1e 	bl	800640c <_isatty>
 8013bd0:	1c43      	adds	r3, r0, #1
 8013bd2:	d000      	beq.n	8013bd6 <_isatty_r+0x16>
 8013bd4:	bd38      	pop	{r3, r4, r5, pc}
 8013bd6:	6821      	ldr	r1, [r4, #0]
 8013bd8:	2900      	cmp	r1, #0
 8013bda:	d0fb      	beq.n	8013bd4 <_isatty_r+0x14>
 8013bdc:	6029      	str	r1, [r5, #0]
 8013bde:	bd38      	pop	{r3, r4, r5, pc}
 8013be0:	20001fd4 	.word	0x20001fd4

08013be4 <_lseek_r>:
 8013be4:	b538      	push	{r3, r4, r5, lr}
 8013be6:	4c08      	ldr	r4, [pc, #32]	; (8013c08 <_lseek_r+0x24>)
 8013be8:	4605      	mov	r5, r0
 8013bea:	4608      	mov	r0, r1
 8013bec:	4611      	mov	r1, r2
 8013bee:	461a      	mov	r2, r3
 8013bf0:	2300      	movs	r3, #0
 8013bf2:	6023      	str	r3, [r4, #0]
 8013bf4:	f7f2 fb12 	bl	800621c <_lseek>
 8013bf8:	1c43      	adds	r3, r0, #1
 8013bfa:	d000      	beq.n	8013bfe <_lseek_r+0x1a>
 8013bfc:	bd38      	pop	{r3, r4, r5, pc}
 8013bfe:	6821      	ldr	r1, [r4, #0]
 8013c00:	2900      	cmp	r1, #0
 8013c02:	d0fb      	beq.n	8013bfc <_lseek_r+0x18>
 8013c04:	6029      	str	r1, [r5, #0]
 8013c06:	bd38      	pop	{r3, r4, r5, pc}
 8013c08:	20001fd4 	.word	0x20001fd4

08013c0c <memmove>:
 8013c0c:	4288      	cmp	r0, r1
 8013c0e:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8013c12:	d926      	bls.n	8013c62 <memmove+0x56>
 8013c14:	188c      	adds	r4, r1, r2
 8013c16:	42a0      	cmp	r0, r4
 8013c18:	d223      	bcs.n	8013c62 <memmove+0x56>
 8013c1a:	1883      	adds	r3, r0, r2
 8013c1c:	1e55      	subs	r5, r2, #1
 8013c1e:	b1ea      	cbz	r2, 8013c5c <memmove+0x50>
 8013c20:	4622      	mov	r2, r4
 8013c22:	f005 0401 	and.w	r4, r5, #1
 8013c26:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 8013c2a:	f803 1d01 	strb.w	r1, [r3, #-1]!
 8013c2e:	1e69      	subs	r1, r5, #1
 8013c30:	b1a5      	cbz	r5, 8013c5c <memmove+0x50>
 8013c32:	b13c      	cbz	r4, 8013c44 <memmove+0x38>
 8013c34:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 8013c38:	3901      	subs	r1, #1
 8013c3a:	f1b1 3fff 	cmp.w	r1, #4294967295
 8013c3e:	f803 4d01 	strb.w	r4, [r3, #-1]!
 8013c42:	d00b      	beq.n	8013c5c <memmove+0x50>
 8013c44:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 8013c48:	f803 4d01 	strb.w	r4, [r3, #-1]!
 8013c4c:	3902      	subs	r1, #2
 8013c4e:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 8013c52:	f1b1 3fff 	cmp.w	r1, #4294967295
 8013c56:	f803 4d01 	strb.w	r4, [r3, #-1]!
 8013c5a:	d1f3      	bne.n	8013c44 <memmove+0x38>
 8013c5c:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8013c60:	4770      	bx	lr
 8013c62:	2a0f      	cmp	r2, #15
 8013c64:	f240 8096 	bls.w	8013d94 <memmove+0x188>
 8013c68:	ea41 0300 	orr.w	r3, r1, r0
 8013c6c:	079b      	lsls	r3, r3, #30
 8013c6e:	f040 8093 	bne.w	8013d98 <memmove+0x18c>
 8013c72:	680c      	ldr	r4, [r1, #0]
 8013c74:	6004      	str	r4, [r0, #0]
 8013c76:	684d      	ldr	r5, [r1, #4]
 8013c78:	6045      	str	r5, [r0, #4]
 8013c7a:	688e      	ldr	r6, [r1, #8]
 8013c7c:	f1a2 0310 	sub.w	r3, r2, #16
 8013c80:	6086      	str	r6, [r0, #8]
 8013c82:	68cc      	ldr	r4, [r1, #12]
 8013c84:	461d      	mov	r5, r3
 8013c86:	2d0f      	cmp	r5, #15
 8013c88:	60c4      	str	r4, [r0, #12]
 8013c8a:	f3c3 1600 	ubfx	r6, r3, #4, #1
 8013c8e:	f101 0410 	add.w	r4, r1, #16
 8013c92:	f100 0310 	add.w	r3, r0, #16
 8013c96:	d922      	bls.n	8013cde <memmove+0xd2>
 8013c98:	b166      	cbz	r6, 8013cb4 <memmove+0xa8>
 8013c9a:	6826      	ldr	r6, [r4, #0]
 8013c9c:	601e      	str	r6, [r3, #0]
 8013c9e:	6866      	ldr	r6, [r4, #4]
 8013ca0:	605e      	str	r6, [r3, #4]
 8013ca2:	68a6      	ldr	r6, [r4, #8]
 8013ca4:	609e      	str	r6, [r3, #8]
 8013ca6:	68e6      	ldr	r6, [r4, #12]
 8013ca8:	3d10      	subs	r5, #16
 8013caa:	60de      	str	r6, [r3, #12]
 8013cac:	3410      	adds	r4, #16
 8013cae:	3310      	adds	r3, #16
 8013cb0:	2d0f      	cmp	r5, #15
 8013cb2:	d914      	bls.n	8013cde <memmove+0xd2>
 8013cb4:	6826      	ldr	r6, [r4, #0]
 8013cb6:	601e      	str	r6, [r3, #0]
 8013cb8:	6866      	ldr	r6, [r4, #4]
 8013cba:	605e      	str	r6, [r3, #4]
 8013cbc:	68a6      	ldr	r6, [r4, #8]
 8013cbe:	609e      	str	r6, [r3, #8]
 8013cc0:	68e6      	ldr	r6, [r4, #12]
 8013cc2:	60de      	str	r6, [r3, #12]
 8013cc4:	6926      	ldr	r6, [r4, #16]
 8013cc6:	611e      	str	r6, [r3, #16]
 8013cc8:	6966      	ldr	r6, [r4, #20]
 8013cca:	615e      	str	r6, [r3, #20]
 8013ccc:	69a6      	ldr	r6, [r4, #24]
 8013cce:	619e      	str	r6, [r3, #24]
 8013cd0:	69e6      	ldr	r6, [r4, #28]
 8013cd2:	3d20      	subs	r5, #32
 8013cd4:	61de      	str	r6, [r3, #28]
 8013cd6:	3420      	adds	r4, #32
 8013cd8:	3320      	adds	r3, #32
 8013cda:	2d0f      	cmp	r5, #15
 8013cdc:	d8ea      	bhi.n	8013cb4 <memmove+0xa8>
 8013cde:	f1a2 0310 	sub.w	r3, r2, #16
 8013ce2:	f023 040f 	bic.w	r4, r3, #15
 8013ce6:	f002 030f 	and.w	r3, r2, #15
 8013cea:	3410      	adds	r4, #16
 8013cec:	2b03      	cmp	r3, #3
 8013cee:	eb00 0804 	add.w	r8, r0, r4
 8013cf2:	4421      	add	r1, r4
 8013cf4:	d952      	bls.n	8013d9c <memmove+0x190>
 8013cf6:	f1a3 0904 	sub.w	r9, r3, #4
 8013cfa:	460b      	mov	r3, r1
 8013cfc:	ea4f 0999 	mov.w	r9, r9, lsr #2
 8013d00:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 8013d04:	f853 6b04 	ldr.w	r6, [r3], #4
 8013d08:	ebc1 050c 	rsb	r5, r1, ip
 8013d0c:	4644      	mov	r4, r8
 8013d0e:	f10c 0c04 	add.w	ip, ip, #4
 8013d12:	4563      	cmp	r3, ip
 8013d14:	f844 6b04 	str.w	r6, [r4], #4
 8013d18:	f3c5 0580 	ubfx	r5, r5, #2, #1
 8013d1c:	d012      	beq.n	8013d44 <memmove+0x138>
 8013d1e:	b12d      	cbz	r5, 8013d2c <memmove+0x120>
 8013d20:	f853 5b04 	ldr.w	r5, [r3], #4
 8013d24:	4563      	cmp	r3, ip
 8013d26:	f844 5b04 	str.w	r5, [r4], #4
 8013d2a:	d00b      	beq.n	8013d44 <memmove+0x138>
 8013d2c:	461e      	mov	r6, r3
 8013d2e:	4625      	mov	r5, r4
 8013d30:	f856 7b04 	ldr.w	r7, [r6], #4
 8013d34:	f845 7b04 	str.w	r7, [r5], #4
 8013d38:	685f      	ldr	r7, [r3, #4]
 8013d3a:	1d33      	adds	r3, r6, #4
 8013d3c:	6067      	str	r7, [r4, #4]
 8013d3e:	1d2c      	adds	r4, r5, #4
 8013d40:	4563      	cmp	r3, ip
 8013d42:	d1f3      	bne.n	8013d2c <memmove+0x120>
 8013d44:	f109 0301 	add.w	r3, r9, #1
 8013d48:	009c      	lsls	r4, r3, #2
 8013d4a:	1909      	adds	r1, r1, r4
 8013d4c:	f002 0203 	and.w	r2, r2, #3
 8013d50:	4444      	add	r4, r8
 8013d52:	2a00      	cmp	r2, #0
 8013d54:	d082      	beq.n	8013c5c <memmove+0x50>
 8013d56:	4623      	mov	r3, r4
 8013d58:	780d      	ldrb	r5, [r1, #0]
 8013d5a:	f803 5b01 	strb.w	r5, [r3], #1
 8013d5e:	18a2      	adds	r2, r4, r2
 8013d60:	43e4      	mvns	r4, r4
 8013d62:	1914      	adds	r4, r2, r4
 8013d64:	4293      	cmp	r3, r2
 8013d66:	f004 0401 	and.w	r4, r4, #1
 8013d6a:	f43f af77 	beq.w	8013c5c <memmove+0x50>
 8013d6e:	b134      	cbz	r4, 8013d7e <memmove+0x172>
 8013d70:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8013d74:	f803 4b01 	strb.w	r4, [r3], #1
 8013d78:	4293      	cmp	r3, r2
 8013d7a:	f43f af6f 	beq.w	8013c5c <memmove+0x50>
 8013d7e:	784d      	ldrb	r5, [r1, #1]
 8013d80:	461c      	mov	r4, r3
 8013d82:	f804 5b01 	strb.w	r5, [r4], #1
 8013d86:	788d      	ldrb	r5, [r1, #2]
 8013d88:	705d      	strb	r5, [r3, #1]
 8013d8a:	1c63      	adds	r3, r4, #1
 8013d8c:	3102      	adds	r1, #2
 8013d8e:	4293      	cmp	r3, r2
 8013d90:	d1f5      	bne.n	8013d7e <memmove+0x172>
 8013d92:	e763      	b.n	8013c5c <memmove+0x50>
 8013d94:	4604      	mov	r4, r0
 8013d96:	e7dc      	b.n	8013d52 <memmove+0x146>
 8013d98:	4604      	mov	r4, r0
 8013d9a:	e7dc      	b.n	8013d56 <memmove+0x14a>
 8013d9c:	4644      	mov	r4, r8
 8013d9e:	461a      	mov	r2, r3
 8013da0:	e7d7      	b.n	8013d52 <memmove+0x146>
 8013da2:	bf00      	nop

08013da4 <_read_r>:
 8013da4:	b538      	push	{r3, r4, r5, lr}
 8013da6:	4c08      	ldr	r4, [pc, #32]	; (8013dc8 <_read_r+0x24>)
 8013da8:	4605      	mov	r5, r0
 8013daa:	4608      	mov	r0, r1
 8013dac:	4611      	mov	r1, r2
 8013dae:	461a      	mov	r2, r3
 8013db0:	2300      	movs	r3, #0
 8013db2:	6023      	str	r3, [r4, #0]
 8013db4:	f7f2 fa40 	bl	8006238 <_read>
 8013db8:	1c43      	adds	r3, r0, #1
 8013dba:	d000      	beq.n	8013dbe <_read_r+0x1a>
 8013dbc:	bd38      	pop	{r3, r4, r5, pc}
 8013dbe:	6821      	ldr	r1, [r4, #0]
 8013dc0:	2900      	cmp	r1, #0
 8013dc2:	d0fb      	beq.n	8013dbc <_read_r+0x18>
 8013dc4:	6029      	str	r1, [r5, #0]
 8013dc6:	bd38      	pop	{r3, r4, r5, pc}
 8013dc8:	20001fd4 	.word	0x20001fd4

08013dcc <_realloc_r>:
 8013dcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013dd0:	460c      	mov	r4, r1
 8013dd2:	b083      	sub	sp, #12
 8013dd4:	4681      	mov	r9, r0
 8013dd6:	4617      	mov	r7, r2
 8013dd8:	2900      	cmp	r1, #0
 8013dda:	f000 80c5 	beq.w	8013f68 <_realloc_r+0x19c>
 8013dde:	f7f6 f979 	bl	800a0d4 <__malloc_lock>
 8013de2:	f107 050b 	add.w	r5, r7, #11
 8013de6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8013dea:	2d16      	cmp	r5, #22
 8013dec:	f1a4 0a08 	sub.w	sl, r4, #8
 8013df0:	f023 0603 	bic.w	r6, r3, #3
 8013df4:	d84f      	bhi.n	8013e96 <_realloc_r+0xca>
 8013df6:	2110      	movs	r1, #16
 8013df8:	460d      	mov	r5, r1
 8013dfa:	42af      	cmp	r7, r5
 8013dfc:	d850      	bhi.n	8013ea0 <_realloc_r+0xd4>
 8013dfe:	428e      	cmp	r6, r1
 8013e00:	da53      	bge.n	8013eaa <_realloc_r+0xde>
 8013e02:	f8df c3a0 	ldr.w	ip, [pc, #928]	; 80141a4 <_realloc_r+0x3d8>
 8013e06:	f8dc 0008 	ldr.w	r0, [ip, #8]
 8013e0a:	eb0a 0206 	add.w	r2, sl, r6
 8013e0e:	4290      	cmp	r0, r2
 8013e10:	f000 80b0 	beq.w	8013f74 <_realloc_r+0x1a8>
 8013e14:	f8d2 e004 	ldr.w	lr, [r2, #4]
 8013e18:	f02e 0801 	bic.w	r8, lr, #1
 8013e1c:	4490      	add	r8, r2
 8013e1e:	f8d8 8004 	ldr.w	r8, [r8, #4]
 8013e22:	f018 0f01 	tst.w	r8, #1
 8013e26:	d059      	beq.n	8013edc <_realloc_r+0x110>
 8013e28:	f04f 0e00 	mov.w	lr, #0
 8013e2c:	4672      	mov	r2, lr
 8013e2e:	07db      	lsls	r3, r3, #31
 8013e30:	d476      	bmi.n	8013f20 <_realloc_r+0x154>
 8013e32:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8013e36:	ebc3 0b0a 	rsb	fp, r3, sl
 8013e3a:	f8db 3004 	ldr.w	r3, [fp, #4]
 8013e3e:	f023 0303 	bic.w	r3, r3, #3
 8013e42:	199b      	adds	r3, r3, r6
 8013e44:	9301      	str	r3, [sp, #4]
 8013e46:	2a00      	cmp	r2, #0
 8013e48:	d067      	beq.n	8013f1a <_realloc_r+0x14e>
 8013e4a:	4282      	cmp	r2, r0
 8013e4c:	eb0e 0803 	add.w	r8, lr, r3
 8013e50:	f000 80f1 	beq.w	8014036 <_realloc_r+0x26a>
 8013e54:	4588      	cmp	r8, r1
 8013e56:	db60      	blt.n	8013f1a <_realloc_r+0x14e>
 8013e58:	68d1      	ldr	r1, [r2, #12]
 8013e5a:	6890      	ldr	r0, [r2, #8]
 8013e5c:	465f      	mov	r7, fp
 8013e5e:	60c1      	str	r1, [r0, #12]
 8013e60:	6088      	str	r0, [r1, #8]
 8013e62:	f8db 300c 	ldr.w	r3, [fp, #12]
 8013e66:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8013e6a:	1f32      	subs	r2, r6, #4
 8013e6c:	2a24      	cmp	r2, #36	; 0x24
 8013e6e:	60cb      	str	r3, [r1, #12]
 8013e70:	6099      	str	r1, [r3, #8]
 8013e72:	f200 812a 	bhi.w	80140ca <_realloc_r+0x2fe>
 8013e76:	2a13      	cmp	r2, #19
 8013e78:	f240 80b9 	bls.w	8013fee <_realloc_r+0x222>
 8013e7c:	6823      	ldr	r3, [r4, #0]
 8013e7e:	f8cb 3008 	str.w	r3, [fp, #8]
 8013e82:	6861      	ldr	r1, [r4, #4]
 8013e84:	2a1b      	cmp	r2, #27
 8013e86:	f8cb 100c 	str.w	r1, [fp, #12]
 8013e8a:	f200 8134 	bhi.w	80140f6 <_realloc_r+0x32a>
 8013e8e:	f10b 0010 	add.w	r0, fp, #16
 8013e92:	3408      	adds	r4, #8
 8013e94:	e0ac      	b.n	8013ff0 <_realloc_r+0x224>
 8013e96:	f025 0507 	bic.w	r5, r5, #7
 8013e9a:	2d00      	cmp	r5, #0
 8013e9c:	4629      	mov	r1, r5
 8013e9e:	daac      	bge.n	8013dfa <_realloc_r+0x2e>
 8013ea0:	270c      	movs	r7, #12
 8013ea2:	f8c9 7000 	str.w	r7, [r9]
 8013ea6:	2700      	movs	r7, #0
 8013ea8:	e014      	b.n	8013ed4 <_realloc_r+0x108>
 8013eaa:	46b0      	mov	r8, r6
 8013eac:	ebc5 0708 	rsb	r7, r5, r8
 8013eb0:	2f0f      	cmp	r7, #15
 8013eb2:	d81e      	bhi.n	8013ef2 <_realloc_r+0x126>
 8013eb4:	f003 0301 	and.w	r3, r3, #1
 8013eb8:	eb0a 0108 	add.w	r1, sl, r8
 8013ebc:	ea43 0008 	orr.w	r0, r3, r8
 8013ec0:	f8ca 0004 	str.w	r0, [sl, #4]
 8013ec4:	684a      	ldr	r2, [r1, #4]
 8013ec6:	f042 0701 	orr.w	r7, r2, #1
 8013eca:	604f      	str	r7, [r1, #4]
 8013ecc:	4648      	mov	r0, r9
 8013ece:	f7f6 f903 	bl	800a0d8 <__malloc_unlock>
 8013ed2:	4627      	mov	r7, r4
 8013ed4:	4638      	mov	r0, r7
 8013ed6:	b003      	add	sp, #12
 8013ed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013edc:	f02e 0e03 	bic.w	lr, lr, #3
 8013ee0:	eb0e 0806 	add.w	r8, lr, r6
 8013ee4:	4588      	cmp	r8, r1
 8013ee6:	dba2      	blt.n	8013e2e <_realloc_r+0x62>
 8013ee8:	68d7      	ldr	r7, [r2, #12]
 8013eea:	6892      	ldr	r2, [r2, #8]
 8013eec:	60d7      	str	r7, [r2, #12]
 8013eee:	60ba      	str	r2, [r7, #8]
 8013ef0:	e7dc      	b.n	8013eac <_realloc_r+0xe0>
 8013ef2:	eb0a 0105 	add.w	r1, sl, r5
 8013ef6:	f003 0301 	and.w	r3, r3, #1
 8013efa:	19c8      	adds	r0, r1, r7
 8013efc:	431d      	orrs	r5, r3
 8013efe:	f047 0201 	orr.w	r2, r7, #1
 8013f02:	f8ca 5004 	str.w	r5, [sl, #4]
 8013f06:	604a      	str	r2, [r1, #4]
 8013f08:	6847      	ldr	r7, [r0, #4]
 8013f0a:	f047 0301 	orr.w	r3, r7, #1
 8013f0e:	6043      	str	r3, [r0, #4]
 8013f10:	3108      	adds	r1, #8
 8013f12:	4648      	mov	r0, r9
 8013f14:	f7fb ff7a 	bl	800fe0c <_free_r>
 8013f18:	e7d8      	b.n	8013ecc <_realloc_r+0x100>
 8013f1a:	9b01      	ldr	r3, [sp, #4]
 8013f1c:	428b      	cmp	r3, r1
 8013f1e:	da34      	bge.n	8013f8a <_realloc_r+0x1be>
 8013f20:	4639      	mov	r1, r7
 8013f22:	4648      	mov	r0, r9
 8013f24:	f7f5 fd86 	bl	8009a34 <_malloc_r>
 8013f28:	4607      	mov	r7, r0
 8013f2a:	b1c8      	cbz	r0, 8013f60 <_realloc_r+0x194>
 8013f2c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8013f30:	f023 0201 	bic.w	r2, r3, #1
 8013f34:	f1a0 0108 	sub.w	r1, r0, #8
 8013f38:	4452      	add	r2, sl
 8013f3a:	4291      	cmp	r1, r2
 8013f3c:	f000 80be 	beq.w	80140bc <_realloc_r+0x2f0>
 8013f40:	1f32      	subs	r2, r6, #4
 8013f42:	2a24      	cmp	r2, #36	; 0x24
 8013f44:	d873      	bhi.n	801402e <_realloc_r+0x262>
 8013f46:	2a13      	cmp	r2, #19
 8013f48:	d846      	bhi.n	8013fd8 <_realloc_r+0x20c>
 8013f4a:	4623      	mov	r3, r4
 8013f4c:	6819      	ldr	r1, [r3, #0]
 8013f4e:	6001      	str	r1, [r0, #0]
 8013f50:	685a      	ldr	r2, [r3, #4]
 8013f52:	6042      	str	r2, [r0, #4]
 8013f54:	689b      	ldr	r3, [r3, #8]
 8013f56:	6083      	str	r3, [r0, #8]
 8013f58:	4648      	mov	r0, r9
 8013f5a:	4621      	mov	r1, r4
 8013f5c:	f7fb ff56 	bl	800fe0c <_free_r>
 8013f60:	4648      	mov	r0, r9
 8013f62:	f7f6 f8b9 	bl	800a0d8 <__malloc_unlock>
 8013f66:	e7b5      	b.n	8013ed4 <_realloc_r+0x108>
 8013f68:	4611      	mov	r1, r2
 8013f6a:	b003      	add	sp, #12
 8013f6c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f70:	f7f5 bd60 	b.w	8009a34 <_malloc_r>
 8013f74:	6842      	ldr	r2, [r0, #4]
 8013f76:	f022 0e03 	bic.w	lr, r2, #3
 8013f7a:	eb0e 0206 	add.w	r2, lr, r6
 8013f7e:	f105 0810 	add.w	r8, r5, #16
 8013f82:	4542      	cmp	r2, r8
 8013f84:	da3f      	bge.n	8014006 <_realloc_r+0x23a>
 8013f86:	4602      	mov	r2, r0
 8013f88:	e751      	b.n	8013e2e <_realloc_r+0x62>
 8013f8a:	465f      	mov	r7, fp
 8013f8c:	f8db 000c 	ldr.w	r0, [fp, #12]
 8013f90:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8013f94:	1f32      	subs	r2, r6, #4
 8013f96:	2a24      	cmp	r2, #36	; 0x24
 8013f98:	60c8      	str	r0, [r1, #12]
 8013f9a:	6081      	str	r1, [r0, #8]
 8013f9c:	f200 80a0 	bhi.w	80140e0 <_realloc_r+0x314>
 8013fa0:	2a13      	cmp	r2, #19
 8013fa2:	f240 809b 	bls.w	80140dc <_realloc_r+0x310>
 8013fa6:	6820      	ldr	r0, [r4, #0]
 8013fa8:	f8cb 0008 	str.w	r0, [fp, #8]
 8013fac:	6861      	ldr	r1, [r4, #4]
 8013fae:	2a1b      	cmp	r2, #27
 8013fb0:	f8cb 100c 	str.w	r1, [fp, #12]
 8013fb4:	f200 80b4 	bhi.w	8014120 <_realloc_r+0x354>
 8013fb8:	f10b 0310 	add.w	r3, fp, #16
 8013fbc:	3408      	adds	r4, #8
 8013fbe:	6820      	ldr	r0, [r4, #0]
 8013fc0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8013fc4:	6018      	str	r0, [r3, #0]
 8013fc6:	6862      	ldr	r2, [r4, #4]
 8013fc8:	605a      	str	r2, [r3, #4]
 8013fca:	68a4      	ldr	r4, [r4, #8]
 8013fcc:	609c      	str	r4, [r3, #8]
 8013fce:	f8db 3004 	ldr.w	r3, [fp, #4]
 8013fd2:	463c      	mov	r4, r7
 8013fd4:	46da      	mov	sl, fp
 8013fd6:	e769      	b.n	8013eac <_realloc_r+0xe0>
 8013fd8:	6821      	ldr	r1, [r4, #0]
 8013fda:	6001      	str	r1, [r0, #0]
 8013fdc:	6860      	ldr	r0, [r4, #4]
 8013fde:	2a1b      	cmp	r2, #27
 8013fe0:	6078      	str	r0, [r7, #4]
 8013fe2:	d860      	bhi.n	80140a6 <_realloc_r+0x2da>
 8013fe4:	f107 0008 	add.w	r0, r7, #8
 8013fe8:	f104 0308 	add.w	r3, r4, #8
 8013fec:	e7ae      	b.n	8013f4c <_realloc_r+0x180>
 8013fee:	4638      	mov	r0, r7
 8013ff0:	6823      	ldr	r3, [r4, #0]
 8013ff2:	6003      	str	r3, [r0, #0]
 8013ff4:	6862      	ldr	r2, [r4, #4]
 8013ff6:	6042      	str	r2, [r0, #4]
 8013ff8:	68a4      	ldr	r4, [r4, #8]
 8013ffa:	6084      	str	r4, [r0, #8]
 8013ffc:	f8db 3004 	ldr.w	r3, [fp, #4]
 8014000:	463c      	mov	r4, r7
 8014002:	46da      	mov	sl, fp
 8014004:	e752      	b.n	8013eac <_realloc_r+0xe0>
 8014006:	eb0a 0705 	add.w	r7, sl, r5
 801400a:	1b50      	subs	r0, r2, r5
 801400c:	f040 0201 	orr.w	r2, r0, #1
 8014010:	607a      	str	r2, [r7, #4]
 8014012:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8014016:	f8cc 7008 	str.w	r7, [ip, #8]
 801401a:	f001 0301 	and.w	r3, r1, #1
 801401e:	431d      	orrs	r5, r3
 8014020:	f844 5c04 	str.w	r5, [r4, #-4]
 8014024:	4648      	mov	r0, r9
 8014026:	f7f6 f857 	bl	800a0d8 <__malloc_unlock>
 801402a:	4627      	mov	r7, r4
 801402c:	e752      	b.n	8013ed4 <_realloc_r+0x108>
 801402e:	4621      	mov	r1, r4
 8014030:	f7ff fdec 	bl	8013c0c <memmove>
 8014034:	e790      	b.n	8013f58 <_realloc_r+0x18c>
 8014036:	f105 0010 	add.w	r0, r5, #16
 801403a:	4580      	cmp	r8, r0
 801403c:	f6ff af6d 	blt.w	8013f1a <_realloc_r+0x14e>
 8014040:	465f      	mov	r7, fp
 8014042:	f8db 000c 	ldr.w	r0, [fp, #12]
 8014046:	f857 1f08 	ldr.w	r1, [r7, #8]!
 801404a:	1f32      	subs	r2, r6, #4
 801404c:	2a24      	cmp	r2, #36	; 0x24
 801404e:	60c8      	str	r0, [r1, #12]
 8014050:	6081      	str	r1, [r0, #8]
 8014052:	f200 8087 	bhi.w	8014164 <_realloc_r+0x398>
 8014056:	2a13      	cmp	r2, #19
 8014058:	d978      	bls.n	801414c <_realloc_r+0x380>
 801405a:	6820      	ldr	r0, [r4, #0]
 801405c:	f8cb 0008 	str.w	r0, [fp, #8]
 8014060:	6861      	ldr	r1, [r4, #4]
 8014062:	2a1b      	cmp	r2, #27
 8014064:	f8cb 100c 	str.w	r1, [fp, #12]
 8014068:	f200 8085 	bhi.w	8014176 <_realloc_r+0x3aa>
 801406c:	f10b 0310 	add.w	r3, fp, #16
 8014070:	3408      	adds	r4, #8
 8014072:	6820      	ldr	r0, [r4, #0]
 8014074:	6018      	str	r0, [r3, #0]
 8014076:	6862      	ldr	r2, [r4, #4]
 8014078:	605a      	str	r2, [r3, #4]
 801407a:	68a1      	ldr	r1, [r4, #8]
 801407c:	6099      	str	r1, [r3, #8]
 801407e:	eb0b 0305 	add.w	r3, fp, r5
 8014082:	ebc5 0008 	rsb	r0, r5, r8
 8014086:	f040 0201 	orr.w	r2, r0, #1
 801408a:	605a      	str	r2, [r3, #4]
 801408c:	f8db 1004 	ldr.w	r1, [fp, #4]
 8014090:	f8cc 3008 	str.w	r3, [ip, #8]
 8014094:	f001 0301 	and.w	r3, r1, #1
 8014098:	431d      	orrs	r5, r3
 801409a:	f8cb 5004 	str.w	r5, [fp, #4]
 801409e:	4648      	mov	r0, r9
 80140a0:	f7f6 f81a 	bl	800a0d8 <__malloc_unlock>
 80140a4:	e716      	b.n	8013ed4 <_realloc_r+0x108>
 80140a6:	68a3      	ldr	r3, [r4, #8]
 80140a8:	60bb      	str	r3, [r7, #8]
 80140aa:	68e1      	ldr	r1, [r4, #12]
 80140ac:	2a24      	cmp	r2, #36	; 0x24
 80140ae:	60f9      	str	r1, [r7, #12]
 80140b0:	d02d      	beq.n	801410e <_realloc_r+0x342>
 80140b2:	f107 0010 	add.w	r0, r7, #16
 80140b6:	f104 0310 	add.w	r3, r4, #16
 80140ba:	e747      	b.n	8013f4c <_realloc_r+0x180>
 80140bc:	f850 7c04 	ldr.w	r7, [r0, #-4]
 80140c0:	f027 0c03 	bic.w	ip, r7, #3
 80140c4:	eb0c 0806 	add.w	r8, ip, r6
 80140c8:	e6f0      	b.n	8013eac <_realloc_r+0xe0>
 80140ca:	4621      	mov	r1, r4
 80140cc:	4638      	mov	r0, r7
 80140ce:	f7ff fd9d 	bl	8013c0c <memmove>
 80140d2:	463c      	mov	r4, r7
 80140d4:	f8db 3004 	ldr.w	r3, [fp, #4]
 80140d8:	46da      	mov	sl, fp
 80140da:	e6e7      	b.n	8013eac <_realloc_r+0xe0>
 80140dc:	463b      	mov	r3, r7
 80140de:	e76e      	b.n	8013fbe <_realloc_r+0x1f2>
 80140e0:	4621      	mov	r1, r4
 80140e2:	4638      	mov	r0, r7
 80140e4:	f7ff fd92 	bl	8013c0c <memmove>
 80140e8:	463c      	mov	r4, r7
 80140ea:	f8db 3004 	ldr.w	r3, [fp, #4]
 80140ee:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80140f2:	46da      	mov	sl, fp
 80140f4:	e6da      	b.n	8013eac <_realloc_r+0xe0>
 80140f6:	68a0      	ldr	r0, [r4, #8]
 80140f8:	f8cb 0010 	str.w	r0, [fp, #16]
 80140fc:	68e3      	ldr	r3, [r4, #12]
 80140fe:	2a24      	cmp	r2, #36	; 0x24
 8014100:	f8cb 3014 	str.w	r3, [fp, #20]
 8014104:	d018      	beq.n	8014138 <_realloc_r+0x36c>
 8014106:	f10b 0018 	add.w	r0, fp, #24
 801410a:	3410      	adds	r4, #16
 801410c:	e770      	b.n	8013ff0 <_realloc_r+0x224>
 801410e:	6922      	ldr	r2, [r4, #16]
 8014110:	613a      	str	r2, [r7, #16]
 8014112:	6963      	ldr	r3, [r4, #20]
 8014114:	f107 0018 	add.w	r0, r7, #24
 8014118:	617b      	str	r3, [r7, #20]
 801411a:	f104 0318 	add.w	r3, r4, #24
 801411e:	e715      	b.n	8013f4c <_realloc_r+0x180>
 8014120:	68a3      	ldr	r3, [r4, #8]
 8014122:	f8cb 3010 	str.w	r3, [fp, #16]
 8014126:	68e0      	ldr	r0, [r4, #12]
 8014128:	2a24      	cmp	r2, #36	; 0x24
 801412a:	f8cb 0014 	str.w	r0, [fp, #20]
 801412e:	d00f      	beq.n	8014150 <_realloc_r+0x384>
 8014130:	f10b 0318 	add.w	r3, fp, #24
 8014134:	3410      	adds	r4, #16
 8014136:	e742      	b.n	8013fbe <_realloc_r+0x1f2>
 8014138:	6922      	ldr	r2, [r4, #16]
 801413a:	f8cb 2018 	str.w	r2, [fp, #24]
 801413e:	6961      	ldr	r1, [r4, #20]
 8014140:	f10b 0020 	add.w	r0, fp, #32
 8014144:	f8cb 101c 	str.w	r1, [fp, #28]
 8014148:	3418      	adds	r4, #24
 801414a:	e751      	b.n	8013ff0 <_realloc_r+0x224>
 801414c:	463b      	mov	r3, r7
 801414e:	e790      	b.n	8014072 <_realloc_r+0x2a6>
 8014150:	6922      	ldr	r2, [r4, #16]
 8014152:	f8cb 2018 	str.w	r2, [fp, #24]
 8014156:	6961      	ldr	r1, [r4, #20]
 8014158:	f10b 0320 	add.w	r3, fp, #32
 801415c:	f8cb 101c 	str.w	r1, [fp, #28]
 8014160:	3418      	adds	r4, #24
 8014162:	e72c      	b.n	8013fbe <_realloc_r+0x1f2>
 8014164:	4638      	mov	r0, r7
 8014166:	4621      	mov	r1, r4
 8014168:	f8cd c000 	str.w	ip, [sp]
 801416c:	f7ff fd4e 	bl	8013c0c <memmove>
 8014170:	f8dd c000 	ldr.w	ip, [sp]
 8014174:	e783      	b.n	801407e <_realloc_r+0x2b2>
 8014176:	68a3      	ldr	r3, [r4, #8]
 8014178:	f8cb 3010 	str.w	r3, [fp, #16]
 801417c:	68e0      	ldr	r0, [r4, #12]
 801417e:	2a24      	cmp	r2, #36	; 0x24
 8014180:	f8cb 0014 	str.w	r0, [fp, #20]
 8014184:	d003      	beq.n	801418e <_realloc_r+0x3c2>
 8014186:	f10b 0318 	add.w	r3, fp, #24
 801418a:	3410      	adds	r4, #16
 801418c:	e771      	b.n	8014072 <_realloc_r+0x2a6>
 801418e:	6922      	ldr	r2, [r4, #16]
 8014190:	f8cb 2018 	str.w	r2, [fp, #24]
 8014194:	6961      	ldr	r1, [r4, #20]
 8014196:	f10b 0320 	add.w	r3, fp, #32
 801419a:	f8cb 101c 	str.w	r1, [fp, #28]
 801419e:	3418      	adds	r4, #24
 80141a0:	e767      	b.n	8014072 <_realloc_r+0x2a6>
 80141a2:	bf00      	nop
 80141a4:	2000003c 	.word	0x2000003c

080141a8 <__swbuf_r>:
 80141a8:	b570      	push	{r4, r5, r6, lr}
 80141aa:	460d      	mov	r5, r1
 80141ac:	4614      	mov	r4, r2
 80141ae:	4606      	mov	r6, r0
 80141b0:	b110      	cbz	r0, 80141b8 <__swbuf_r+0x10>
 80141b2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80141b4:	2b00      	cmp	r3, #0
 80141b6:	d04a      	beq.n	801424e <__swbuf_r+0xa6>
 80141b8:	89a3      	ldrh	r3, [r4, #12]
 80141ba:	69a2      	ldr	r2, [r4, #24]
 80141bc:	f003 0008 	and.w	r0, r3, #8
 80141c0:	b201      	sxth	r1, r0
 80141c2:	60a2      	str	r2, [r4, #8]
 80141c4:	2900      	cmp	r1, #0
 80141c6:	d03a      	beq.n	801423e <__swbuf_r+0x96>
 80141c8:	6922      	ldr	r2, [r4, #16]
 80141ca:	2a00      	cmp	r2, #0
 80141cc:	d037      	beq.n	801423e <__swbuf_r+0x96>
 80141ce:	f403 5000 	and.w	r0, r3, #8192	; 0x2000
 80141d2:	b201      	sxth	r1, r0
 80141d4:	b2ed      	uxtb	r5, r5
 80141d6:	b1a9      	cbz	r1, 8014204 <__swbuf_r+0x5c>
 80141d8:	6823      	ldr	r3, [r4, #0]
 80141da:	6960      	ldr	r0, [r4, #20]
 80141dc:	1a9a      	subs	r2, r3, r2
 80141de:	4282      	cmp	r2, r0
 80141e0:	da1c      	bge.n	801421c <__swbuf_r+0x74>
 80141e2:	1c50      	adds	r0, r2, #1
 80141e4:	68a1      	ldr	r1, [r4, #8]
 80141e6:	1e4a      	subs	r2, r1, #1
 80141e8:	60a2      	str	r2, [r4, #8]
 80141ea:	f803 5b01 	strb.w	r5, [r3], #1
 80141ee:	6961      	ldr	r1, [r4, #20]
 80141f0:	6023      	str	r3, [r4, #0]
 80141f2:	4281      	cmp	r1, r0
 80141f4:	d01a      	beq.n	801422c <__swbuf_r+0x84>
 80141f6:	89a3      	ldrh	r3, [r4, #12]
 80141f8:	07db      	lsls	r3, r3, #31
 80141fa:	d501      	bpl.n	8014200 <__swbuf_r+0x58>
 80141fc:	2d0a      	cmp	r5, #10
 80141fe:	d015      	beq.n	801422c <__swbuf_r+0x84>
 8014200:	4628      	mov	r0, r5
 8014202:	bd70      	pop	{r4, r5, r6, pc}
 8014204:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8014206:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801420a:	81a3      	strh	r3, [r4, #12]
 801420c:	6823      	ldr	r3, [r4, #0]
 801420e:	f420 5100 	bic.w	r1, r0, #8192	; 0x2000
 8014212:	6960      	ldr	r0, [r4, #20]
 8014214:	6661      	str	r1, [r4, #100]	; 0x64
 8014216:	1a9a      	subs	r2, r3, r2
 8014218:	4282      	cmp	r2, r0
 801421a:	dbe2      	blt.n	80141e2 <__swbuf_r+0x3a>
 801421c:	4630      	mov	r0, r6
 801421e:	4621      	mov	r1, r4
 8014220:	f7fb fbfa 	bl	800fa18 <_fflush_r>
 8014224:	b940      	cbnz	r0, 8014238 <__swbuf_r+0x90>
 8014226:	6823      	ldr	r3, [r4, #0]
 8014228:	2001      	movs	r0, #1
 801422a:	e7db      	b.n	80141e4 <__swbuf_r+0x3c>
 801422c:	4630      	mov	r0, r6
 801422e:	4621      	mov	r1, r4
 8014230:	f7fb fbf2 	bl	800fa18 <_fflush_r>
 8014234:	2800      	cmp	r0, #0
 8014236:	d0e3      	beq.n	8014200 <__swbuf_r+0x58>
 8014238:	f04f 35ff 	mov.w	r5, #4294967295
 801423c:	e7e0      	b.n	8014200 <__swbuf_r+0x58>
 801423e:	4630      	mov	r0, r6
 8014240:	4621      	mov	r1, r4
 8014242:	f7fa f8e5 	bl	800e410 <__swsetup_r>
 8014246:	89a3      	ldrh	r3, [r4, #12]
 8014248:	b920      	cbnz	r0, 8014254 <__swbuf_r+0xac>
 801424a:	6922      	ldr	r2, [r4, #16]
 801424c:	e7bf      	b.n	80141ce <__swbuf_r+0x26>
 801424e:	f7fb fcf9 	bl	800fc44 <__sinit>
 8014252:	e7b1      	b.n	80141b8 <__swbuf_r+0x10>
 8014254:	f043 0540 	orr.w	r5, r3, #64	; 0x40
 8014258:	2009      	movs	r0, #9
 801425a:	81a5      	strh	r5, [r4, #12]
 801425c:	f04f 35ff 	mov.w	r5, #4294967295
 8014260:	6030      	str	r0, [r6, #0]
 8014262:	e7cd      	b.n	8014200 <__swbuf_r+0x58>

08014264 <__swbuf>:
 8014264:	b410      	push	{r4}
 8014266:	f640 0378 	movw	r3, #2168	; 0x878
 801426a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801426e:	4604      	mov	r4, r0
 8014270:	6818      	ldr	r0, [r3, #0]
 8014272:	460a      	mov	r2, r1
 8014274:	4621      	mov	r1, r4
 8014276:	bc10      	pop	{r4}
 8014278:	f7ff bf96 	b.w	80141a8 <__swbuf_r>

0801427c <_wcrtomb_r>:
 801427c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014280:	461e      	mov	r6, r3
 8014282:	b086      	sub	sp, #24
 8014284:	460c      	mov	r4, r1
 8014286:	4605      	mov	r5, r0
 8014288:	4617      	mov	r7, r2
 801428a:	4b0f      	ldr	r3, [pc, #60]	; (80142c8 <_wcrtomb_r+0x4c>)
 801428c:	b191      	cbz	r1, 80142b4 <_wcrtomb_r+0x38>
 801428e:	f8d3 8000 	ldr.w	r8, [r3]
 8014292:	f7fb ff61 	bl	8010158 <__locale_charset>
 8014296:	9600      	str	r6, [sp, #0]
 8014298:	4603      	mov	r3, r0
 801429a:	4621      	mov	r1, r4
 801429c:	4628      	mov	r0, r5
 801429e:	463a      	mov	r2, r7
 80142a0:	47c0      	blx	r8
 80142a2:	1c43      	adds	r3, r0, #1
 80142a4:	d103      	bne.n	80142ae <_wcrtomb_r+0x32>
 80142a6:	2100      	movs	r1, #0
 80142a8:	228a      	movs	r2, #138	; 0x8a
 80142aa:	6031      	str	r1, [r6, #0]
 80142ac:	602a      	str	r2, [r5, #0]
 80142ae:	b006      	add	sp, #24
 80142b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80142b4:	681f      	ldr	r7, [r3, #0]
 80142b6:	f7fb ff4f 	bl	8010158 <__locale_charset>
 80142ba:	9600      	str	r6, [sp, #0]
 80142bc:	4603      	mov	r3, r0
 80142be:	a903      	add	r1, sp, #12
 80142c0:	4628      	mov	r0, r5
 80142c2:	4622      	mov	r2, r4
 80142c4:	47b8      	blx	r7
 80142c6:	e7ec      	b.n	80142a2 <_wcrtomb_r+0x26>
 80142c8:	200008f8 	.word	0x200008f8

080142cc <wcrtomb>:
 80142cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80142d0:	4604      	mov	r4, r0
 80142d2:	b087      	sub	sp, #28
 80142d4:	460f      	mov	r7, r1
 80142d6:	4615      	mov	r5, r2
 80142d8:	4e12      	ldr	r6, [pc, #72]	; (8014324 <wcrtomb+0x58>)
 80142da:	b1b0      	cbz	r0, 801430a <wcrtomb+0x3e>
 80142dc:	4b12      	ldr	r3, [pc, #72]	; (8014328 <wcrtomb+0x5c>)
 80142de:	f8d6 9000 	ldr.w	r9, [r6]
 80142e2:	f8d3 8000 	ldr.w	r8, [r3]
 80142e6:	f7fb ff37 	bl	8010158 <__locale_charset>
 80142ea:	9500      	str	r5, [sp, #0]
 80142ec:	4603      	mov	r3, r0
 80142ee:	4621      	mov	r1, r4
 80142f0:	4648      	mov	r0, r9
 80142f2:	463a      	mov	r2, r7
 80142f4:	47c0      	blx	r8
 80142f6:	1c42      	adds	r2, r0, #1
 80142f8:	d104      	bne.n	8014304 <wcrtomb+0x38>
 80142fa:	6831      	ldr	r1, [r6, #0]
 80142fc:	2200      	movs	r2, #0
 80142fe:	238a      	movs	r3, #138	; 0x8a
 8014300:	602a      	str	r2, [r5, #0]
 8014302:	600b      	str	r3, [r1, #0]
 8014304:	b007      	add	sp, #28
 8014306:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801430a:	4807      	ldr	r0, [pc, #28]	; (8014328 <wcrtomb+0x5c>)
 801430c:	f8d6 8000 	ldr.w	r8, [r6]
 8014310:	6807      	ldr	r7, [r0, #0]
 8014312:	f7fb ff21 	bl	8010158 <__locale_charset>
 8014316:	9500      	str	r5, [sp, #0]
 8014318:	4603      	mov	r3, r0
 801431a:	a903      	add	r1, sp, #12
 801431c:	4640      	mov	r0, r8
 801431e:	4622      	mov	r2, r4
 8014320:	47b8      	blx	r7
 8014322:	e7e8      	b.n	80142f6 <wcrtomb+0x2a>
 8014324:	20000878 	.word	0x20000878
 8014328:	200008f8 	.word	0x200008f8

0801432c <__ascii_wctomb>:
 801432c:	b121      	cbz	r1, 8014338 <__ascii_wctomb+0xc>
 801432e:	2aff      	cmp	r2, #255	; 0xff
 8014330:	d804      	bhi.n	801433c <__ascii_wctomb+0x10>
 8014332:	700a      	strb	r2, [r1, #0]
 8014334:	2001      	movs	r0, #1
 8014336:	4770      	bx	lr
 8014338:	4608      	mov	r0, r1
 801433a:	4770      	bx	lr
 801433c:	238a      	movs	r3, #138	; 0x8a
 801433e:	6003      	str	r3, [r0, #0]
 8014340:	f04f 30ff 	mov.w	r0, #4294967295
 8014344:	4770      	bx	lr
 8014346:	bf00      	nop

08014348 <_wctomb_r>:
 8014348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801434c:	f640 04f8 	movw	r4, #2296	; 0x8f8
 8014350:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8014354:	b082      	sub	sp, #8
 8014356:	461d      	mov	r5, r3
 8014358:	4606      	mov	r6, r0
 801435a:	4688      	mov	r8, r1
 801435c:	4617      	mov	r7, r2
 801435e:	6824      	ldr	r4, [r4, #0]
 8014360:	f7fb fefa 	bl	8010158 <__locale_charset>
 8014364:	9500      	str	r5, [sp, #0]
 8014366:	4603      	mov	r3, r0
 8014368:	4641      	mov	r1, r8
 801436a:	4630      	mov	r0, r6
 801436c:	463a      	mov	r2, r7
 801436e:	47a0      	blx	r4
 8014370:	b002      	add	sp, #8
 8014372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014376:	bf00      	nop

08014378 <__gedf2>:
 8014378:	f04f 3cff 	mov.w	ip, #4294967295
 801437c:	e006      	b.n	801438c <__cmpdf2+0x4>
 801437e:	bf00      	nop

08014380 <__ledf2>:
 8014380:	f04f 0c01 	mov.w	ip, #1
 8014384:	e002      	b.n	801438c <__cmpdf2+0x4>
 8014386:	bf00      	nop

08014388 <__cmpdf2>:
 8014388:	f04f 0c01 	mov.w	ip, #1
 801438c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8014390:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8014394:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8014398:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 801439c:	bf18      	it	ne
 801439e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80143a2:	d01b      	beq.n	80143dc <__cmpdf2+0x54>
 80143a4:	b001      	add	sp, #4
 80143a6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80143aa:	bf0c      	ite	eq
 80143ac:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80143b0:	ea91 0f03 	teqne	r1, r3
 80143b4:	bf02      	ittt	eq
 80143b6:	ea90 0f02 	teqeq	r0, r2
 80143ba:	2000      	moveq	r0, #0
 80143bc:	4770      	bxeq	lr
 80143be:	f110 0f00 	cmn.w	r0, #0
 80143c2:	ea91 0f03 	teq	r1, r3
 80143c6:	bf58      	it	pl
 80143c8:	4299      	cmppl	r1, r3
 80143ca:	bf08      	it	eq
 80143cc:	4290      	cmpeq	r0, r2
 80143ce:	bf2c      	ite	cs
 80143d0:	17d8      	asrcs	r0, r3, #31
 80143d2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80143d6:	f040 0001 	orr.w	r0, r0, #1
 80143da:	4770      	bx	lr
 80143dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80143e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80143e4:	d102      	bne.n	80143ec <__cmpdf2+0x64>
 80143e6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80143ea:	d107      	bne.n	80143fc <__cmpdf2+0x74>
 80143ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80143f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80143f4:	d1d6      	bne.n	80143a4 <__cmpdf2+0x1c>
 80143f6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80143fa:	d0d3      	beq.n	80143a4 <__cmpdf2+0x1c>
 80143fc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8014400:	4770      	bx	lr
 8014402:	bf00      	nop

08014404 <__aeabi_cdrcmple>:
 8014404:	4684      	mov	ip, r0
 8014406:	4610      	mov	r0, r2
 8014408:	4662      	mov	r2, ip
 801440a:	468c      	mov	ip, r1
 801440c:	4619      	mov	r1, r3
 801440e:	4663      	mov	r3, ip
 8014410:	e000      	b.n	8014414 <__aeabi_cdcmpeq>
 8014412:	bf00      	nop

08014414 <__aeabi_cdcmpeq>:
 8014414:	b501      	push	{r0, lr}
 8014416:	f7ff ffb7 	bl	8014388 <__cmpdf2>
 801441a:	2800      	cmp	r0, #0
 801441c:	bf48      	it	mi
 801441e:	f110 0f00 	cmnmi.w	r0, #0
 8014422:	bd01      	pop	{r0, pc}

08014424 <__aeabi_dcmpeq>:
 8014424:	f84d ed08 	str.w	lr, [sp, #-8]!
 8014428:	f7ff fff4 	bl	8014414 <__aeabi_cdcmpeq>
 801442c:	bf0c      	ite	eq
 801442e:	2001      	moveq	r0, #1
 8014430:	2000      	movne	r0, #0
 8014432:	f85d fb08 	ldr.w	pc, [sp], #8
 8014436:	bf00      	nop

08014438 <__aeabi_dcmplt>:
 8014438:	f84d ed08 	str.w	lr, [sp, #-8]!
 801443c:	f7ff ffea 	bl	8014414 <__aeabi_cdcmpeq>
 8014440:	bf34      	ite	cc
 8014442:	2001      	movcc	r0, #1
 8014444:	2000      	movcs	r0, #0
 8014446:	f85d fb08 	ldr.w	pc, [sp], #8
 801444a:	bf00      	nop

0801444c <__aeabi_dcmple>:
 801444c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8014450:	f7ff ffe0 	bl	8014414 <__aeabi_cdcmpeq>
 8014454:	bf94      	ite	ls
 8014456:	2001      	movls	r0, #1
 8014458:	2000      	movhi	r0, #0
 801445a:	f85d fb08 	ldr.w	pc, [sp], #8
 801445e:	bf00      	nop

08014460 <__aeabi_dcmpge>:
 8014460:	f84d ed08 	str.w	lr, [sp, #-8]!
 8014464:	f7ff ffce 	bl	8014404 <__aeabi_cdrcmple>
 8014468:	bf94      	ite	ls
 801446a:	2001      	movls	r0, #1
 801446c:	2000      	movhi	r0, #0
 801446e:	f85d fb08 	ldr.w	pc, [sp], #8
 8014472:	bf00      	nop

08014474 <__aeabi_dcmpgt>:
 8014474:	f84d ed08 	str.w	lr, [sp, #-8]!
 8014478:	f7ff ffc4 	bl	8014404 <__aeabi_cdrcmple>
 801447c:	bf34      	ite	cc
 801447e:	2001      	movcc	r0, #1
 8014480:	2000      	movcs	r0, #0
 8014482:	f85d fb08 	ldr.w	pc, [sp], #8
 8014486:	bf00      	nop

08014488 <__aeabi_uldivmod>:
 8014488:	b94b      	cbnz	r3, 801449e <__aeabi_uldivmod+0x16>
 801448a:	b942      	cbnz	r2, 801449e <__aeabi_uldivmod+0x16>
 801448c:	2900      	cmp	r1, #0
 801448e:	bf08      	it	eq
 8014490:	2800      	cmpeq	r0, #0
 8014492:	d002      	beq.n	801449a <__aeabi_uldivmod+0x12>
 8014494:	f04f 31ff 	mov.w	r1, #4294967295
 8014498:	4608      	mov	r0, r1
 801449a:	f000 b837 	b.w	801450c <__aeabi_idiv0>
 801449e:	b082      	sub	sp, #8
 80144a0:	46ec      	mov	ip, sp
 80144a2:	e92d 5000 	stmdb	sp!, {ip, lr}
 80144a6:	f000 f81b 	bl	80144e0 <__gnu_uldivmod_helper>
 80144aa:	f8dd e004 	ldr.w	lr, [sp, #4]
 80144ae:	b002      	add	sp, #8
 80144b0:	bc0c      	pop	{r2, r3}
 80144b2:	4770      	bx	lr

080144b4 <__gnu_ldivmod_helper>:
 80144b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80144b6:	4616      	mov	r6, r2
 80144b8:	4604      	mov	r4, r0
 80144ba:	460d      	mov	r5, r1
 80144bc:	461f      	mov	r7, r3
 80144be:	f000 f827 	bl	8014510 <__divdi3>
 80144c2:	fb06 f301 	mul.w	r3, r6, r1
 80144c6:	fb00 3707 	mla	r7, r0, r7, r3
 80144ca:	fba6 2300 	umull	r2, r3, r6, r0
 80144ce:	18fb      	adds	r3, r7, r3
 80144d0:	1aa2      	subs	r2, r4, r2
 80144d2:	eb65 0303 	sbc.w	r3, r5, r3
 80144d6:	9c06      	ldr	r4, [sp, #24]
 80144d8:	e9c4 2300 	strd	r2, r3, [r4]
 80144dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80144de:	bf00      	nop

080144e0 <__gnu_uldivmod_helper>:
 80144e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80144e2:	4616      	mov	r6, r2
 80144e4:	4604      	mov	r4, r0
 80144e6:	460d      	mov	r5, r1
 80144e8:	461f      	mov	r7, r3
 80144ea:	f000 f96f 	bl	80147cc <__udivdi3>
 80144ee:	fb00 f707 	mul.w	r7, r0, r7
 80144f2:	fba0 2306 	umull	r2, r3, r0, r6
 80144f6:	fb06 7701 	mla	r7, r6, r1, r7
 80144fa:	18fb      	adds	r3, r7, r3
 80144fc:	1aa2      	subs	r2, r4, r2
 80144fe:	eb65 0303 	sbc.w	r3, r5, r3
 8014502:	9c06      	ldr	r4, [sp, #24]
 8014504:	e9c4 2300 	strd	r2, r3, [r4]
 8014508:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801450a:	bf00      	nop

0801450c <__aeabi_idiv0>:
 801450c:	4770      	bx	lr
 801450e:	bf00      	nop

08014510 <__divdi3>:
 8014510:	2900      	cmp	r1, #0
 8014512:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8014516:	461d      	mov	r5, r3
 8014518:	f2c0 809d 	blt.w	8014656 <__divdi3+0x146>
 801451c:	2400      	movs	r4, #0
 801451e:	2d00      	cmp	r5, #0
 8014520:	f2c0 8094 	blt.w	801464c <__divdi3+0x13c>
 8014524:	4680      	mov	r8, r0
 8014526:	460f      	mov	r7, r1
 8014528:	4694      	mov	ip, r2
 801452a:	461e      	mov	r6, r3
 801452c:	bbe3      	cbnz	r3, 80145a8 <__divdi3+0x98>
 801452e:	428a      	cmp	r2, r1
 8014530:	d955      	bls.n	80145de <__divdi3+0xce>
 8014532:	fab2 f782 	clz	r7, r2
 8014536:	b147      	cbz	r7, 801454a <__divdi3+0x3a>
 8014538:	f1c7 0520 	rsb	r5, r7, #32
 801453c:	fa20 f605 	lsr.w	r6, r0, r5
 8014540:	fa01 f107 	lsl.w	r1, r1, r7
 8014544:	40ba      	lsls	r2, r7
 8014546:	4331      	orrs	r1, r6
 8014548:	40b8      	lsls	r0, r7
 801454a:	0c17      	lsrs	r7, r2, #16
 801454c:	fbb1 f6f7 	udiv	r6, r1, r7
 8014550:	0c03      	lsrs	r3, r0, #16
 8014552:	fa1f fc82 	uxth.w	ip, r2
 8014556:	fb07 1116 	mls	r1, r7, r6, r1
 801455a:	fb0c f506 	mul.w	r5, ip, r6
 801455e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8014562:	429d      	cmp	r5, r3
 8014564:	d908      	bls.n	8014578 <__divdi3+0x68>
 8014566:	1e71      	subs	r1, r6, #1
 8014568:	189b      	adds	r3, r3, r2
 801456a:	f080 8113 	bcs.w	8014794 <__divdi3+0x284>
 801456e:	429d      	cmp	r5, r3
 8014570:	f240 8110 	bls.w	8014794 <__divdi3+0x284>
 8014574:	3e02      	subs	r6, #2
 8014576:	189b      	adds	r3, r3, r2
 8014578:	1b59      	subs	r1, r3, r5
 801457a:	fbb1 f5f7 	udiv	r5, r1, r7
 801457e:	fb07 1315 	mls	r3, r7, r5, r1
 8014582:	b280      	uxth	r0, r0
 8014584:	fb0c fc05 	mul.w	ip, ip, r5
 8014588:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
 801458c:	458c      	cmp	ip, r1
 801458e:	d907      	bls.n	80145a0 <__divdi3+0x90>
 8014590:	1e6b      	subs	r3, r5, #1
 8014592:	188a      	adds	r2, r1, r2
 8014594:	f080 8100 	bcs.w	8014798 <__divdi3+0x288>
 8014598:	4594      	cmp	ip, r2
 801459a:	f240 80fd 	bls.w	8014798 <__divdi3+0x288>
 801459e:	3d02      	subs	r5, #2
 80145a0:	ea45 4106 	orr.w	r1, r5, r6, lsl #16
 80145a4:	2500      	movs	r5, #0
 80145a6:	e003      	b.n	80145b0 <__divdi3+0xa0>
 80145a8:	428b      	cmp	r3, r1
 80145aa:	d90c      	bls.n	80145c6 <__divdi3+0xb6>
 80145ac:	2500      	movs	r5, #0
 80145ae:	4629      	mov	r1, r5
 80145b0:	460a      	mov	r2, r1
 80145b2:	462b      	mov	r3, r5
 80145b4:	b114      	cbz	r4, 80145bc <__divdi3+0xac>
 80145b6:	4252      	negs	r2, r2
 80145b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80145bc:	4610      	mov	r0, r2
 80145be:	4619      	mov	r1, r3
 80145c0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80145c4:	4770      	bx	lr
 80145c6:	fab3 f583 	clz	r5, r3
 80145ca:	2d00      	cmp	r5, #0
 80145cc:	f040 8087 	bne.w	80146de <__divdi3+0x1ce>
 80145d0:	428b      	cmp	r3, r1
 80145d2:	d301      	bcc.n	80145d8 <__divdi3+0xc8>
 80145d4:	4282      	cmp	r2, r0
 80145d6:	d8ea      	bhi.n	80145ae <__divdi3+0x9e>
 80145d8:	2500      	movs	r5, #0
 80145da:	2101      	movs	r1, #1
 80145dc:	e7e8      	b.n	80145b0 <__divdi3+0xa0>
 80145de:	b912      	cbnz	r2, 80145e6 <__divdi3+0xd6>
 80145e0:	2601      	movs	r6, #1
 80145e2:	fbb6 f2f2 	udiv	r2, r6, r2
 80145e6:	fab2 f682 	clz	r6, r2
 80145ea:	2e00      	cmp	r6, #0
 80145ec:	d139      	bne.n	8014662 <__divdi3+0x152>
 80145ee:	1a8e      	subs	r6, r1, r2
 80145f0:	0c13      	lsrs	r3, r2, #16
 80145f2:	fa1f fc82 	uxth.w	ip, r2
 80145f6:	2501      	movs	r5, #1
 80145f8:	fbb6 f7f3 	udiv	r7, r6, r3
 80145fc:	fb03 6117 	mls	r1, r3, r7, r6
 8014600:	ea4f 4910 	mov.w	r9, r0, lsr #16
 8014604:	fb0c f807 	mul.w	r8, ip, r7
 8014608:	ea49 4601 	orr.w	r6, r9, r1, lsl #16
 801460c:	45b0      	cmp	r8, r6
 801460e:	d906      	bls.n	801461e <__divdi3+0x10e>
 8014610:	1e79      	subs	r1, r7, #1
 8014612:	18b6      	adds	r6, r6, r2
 8014614:	d202      	bcs.n	801461c <__divdi3+0x10c>
 8014616:	45b0      	cmp	r8, r6
 8014618:	f200 80d3 	bhi.w	80147c2 <__divdi3+0x2b2>
 801461c:	460f      	mov	r7, r1
 801461e:	ebc8 0606 	rsb	r6, r8, r6
 8014622:	fbb6 f1f3 	udiv	r1, r6, r3
 8014626:	fb03 6311 	mls	r3, r3, r1, r6
 801462a:	b280      	uxth	r0, r0
 801462c:	fb0c fc01 	mul.w	ip, ip, r1
 8014630:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8014634:	459c      	cmp	ip, r3
 8014636:	d906      	bls.n	8014646 <__divdi3+0x136>
 8014638:	1e4e      	subs	r6, r1, #1
 801463a:	189a      	adds	r2, r3, r2
 801463c:	d202      	bcs.n	8014644 <__divdi3+0x134>
 801463e:	4594      	cmp	ip, r2
 8014640:	f200 80c2 	bhi.w	80147c8 <__divdi3+0x2b8>
 8014644:	4631      	mov	r1, r6
 8014646:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 801464a:	e7b1      	b.n	80145b0 <__divdi3+0xa0>
 801464c:	43e4      	mvns	r4, r4
 801464e:	4252      	negs	r2, r2
 8014650:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8014654:	e766      	b.n	8014524 <__divdi3+0x14>
 8014656:	4240      	negs	r0, r0
 8014658:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 801465c:	f04f 34ff 	mov.w	r4, #4294967295
 8014660:	e75d      	b.n	801451e <__divdi3+0xe>
 8014662:	40b2      	lsls	r2, r6
 8014664:	f1c6 0920 	rsb	r9, r6, #32
 8014668:	fa21 f709 	lsr.w	r7, r1, r9
 801466c:	fa20 f509 	lsr.w	r5, r0, r9
 8014670:	0c13      	lsrs	r3, r2, #16
 8014672:	fa01 f106 	lsl.w	r1, r1, r6
 8014676:	fbb7 f8f3 	udiv	r8, r7, r3
 801467a:	ea45 0901 	orr.w	r9, r5, r1
 801467e:	fa1f fc82 	uxth.w	ip, r2
 8014682:	fb03 7718 	mls	r7, r3, r8, r7
 8014686:	ea4f 4119 	mov.w	r1, r9, lsr #16
 801468a:	fb0c f508 	mul.w	r5, ip, r8
 801468e:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 8014692:	40b0      	lsls	r0, r6
 8014694:	42bd      	cmp	r5, r7
 8014696:	d90a      	bls.n	80146ae <__divdi3+0x19e>
 8014698:	18bf      	adds	r7, r7, r2
 801469a:	f108 36ff 	add.w	r6, r8, #4294967295
 801469e:	f080 808e 	bcs.w	80147be <__divdi3+0x2ae>
 80146a2:	42bd      	cmp	r5, r7
 80146a4:	f240 808b 	bls.w	80147be <__divdi3+0x2ae>
 80146a8:	f1a8 0802 	sub.w	r8, r8, #2
 80146ac:	18bf      	adds	r7, r7, r2
 80146ae:	1b79      	subs	r1, r7, r5
 80146b0:	fbb1 f5f3 	udiv	r5, r1, r3
 80146b4:	fb03 1715 	mls	r7, r3, r5, r1
 80146b8:	fa1f f989 	uxth.w	r9, r9
 80146bc:	fb0c f605 	mul.w	r6, ip, r5
 80146c0:	ea49 4107 	orr.w	r1, r9, r7, lsl #16
 80146c4:	428e      	cmp	r6, r1
 80146c6:	d906      	bls.n	80146d6 <__divdi3+0x1c6>
 80146c8:	1e6f      	subs	r7, r5, #1
 80146ca:	1889      	adds	r1, r1, r2
 80146cc:	d271      	bcs.n	80147b2 <__divdi3+0x2a2>
 80146ce:	428e      	cmp	r6, r1
 80146d0:	d96f      	bls.n	80147b2 <__divdi3+0x2a2>
 80146d2:	3d02      	subs	r5, #2
 80146d4:	1889      	adds	r1, r1, r2
 80146d6:	1b8e      	subs	r6, r1, r6
 80146d8:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
 80146dc:	e78c      	b.n	80145f8 <__divdi3+0xe8>
 80146de:	f1c5 0120 	rsb	r1, r5, #32
 80146e2:	fa22 f301 	lsr.w	r3, r2, r1
 80146e6:	fa06 f605 	lsl.w	r6, r6, r5
 80146ea:	431e      	orrs	r6, r3
 80146ec:	fa27 f201 	lsr.w	r2, r7, r1
 80146f0:	ea4f 4916 	mov.w	r9, r6, lsr #16
 80146f4:	fa07 f705 	lsl.w	r7, r7, r5
 80146f8:	fa20 f101 	lsr.w	r1, r0, r1
 80146fc:	fbb2 f8f9 	udiv	r8, r2, r9
 8014700:	430f      	orrs	r7, r1
 8014702:	0c3b      	lsrs	r3, r7, #16
 8014704:	fa1f fa86 	uxth.w	sl, r6
 8014708:	fb09 2218 	mls	r2, r9, r8, r2
 801470c:	fb0a fb08 	mul.w	fp, sl, r8
 8014710:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8014714:	4593      	cmp	fp, r2
 8014716:	fa0c fc05 	lsl.w	ip, ip, r5
 801471a:	d908      	bls.n	801472e <__divdi3+0x21e>
 801471c:	1992      	adds	r2, r2, r6
 801471e:	f108 31ff 	add.w	r1, r8, #4294967295
 8014722:	d24a      	bcs.n	80147ba <__divdi3+0x2aa>
 8014724:	4593      	cmp	fp, r2
 8014726:	d948      	bls.n	80147ba <__divdi3+0x2aa>
 8014728:	f1a8 0802 	sub.w	r8, r8, #2
 801472c:	1992      	adds	r2, r2, r6
 801472e:	ebcb 0302 	rsb	r3, fp, r2
 8014732:	fbb3 f1f9 	udiv	r1, r3, r9
 8014736:	fb09 3211 	mls	r2, r9, r1, r3
 801473a:	b2bf      	uxth	r7, r7
 801473c:	fb0a fa01 	mul.w	sl, sl, r1
 8014740:	ea47 4302 	orr.w	r3, r7, r2, lsl #16
 8014744:	459a      	cmp	sl, r3
 8014746:	d906      	bls.n	8014756 <__divdi3+0x246>
 8014748:	1e4a      	subs	r2, r1, #1
 801474a:	199b      	adds	r3, r3, r6
 801474c:	d233      	bcs.n	80147b6 <__divdi3+0x2a6>
 801474e:	459a      	cmp	sl, r3
 8014750:	d931      	bls.n	80147b6 <__divdi3+0x2a6>
 8014752:	3902      	subs	r1, #2
 8014754:	199b      	adds	r3, r3, r6
 8014756:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 801475a:	0c0f      	lsrs	r7, r1, #16
 801475c:	fa1f f88c 	uxth.w	r8, ip
 8014760:	fb08 f607 	mul.w	r6, r8, r7
 8014764:	b28a      	uxth	r2, r1
 8014766:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 801476a:	fb08 f802 	mul.w	r8, r8, r2
 801476e:	fb0c 6202 	mla	r2, ip, r2, r6
 8014772:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8014776:	fb0c fc07 	mul.w	ip, ip, r7
 801477a:	4296      	cmp	r6, r2
 801477c:	bf88      	it	hi
 801477e:	f50c 3c80 	addhi.w	ip, ip, #65536	; 0x10000
 8014782:	ebca 0303 	rsb	r3, sl, r3
 8014786:	eb0c 4c12 	add.w	ip, ip, r2, lsr #16
 801478a:	4563      	cmp	r3, ip
 801478c:	d30e      	bcc.n	80147ac <__divdi3+0x29c>
 801478e:	d005      	beq.n	801479c <__divdi3+0x28c>
 8014790:	2500      	movs	r5, #0
 8014792:	e70d      	b.n	80145b0 <__divdi3+0xa0>
 8014794:	460e      	mov	r6, r1
 8014796:	e6ef      	b.n	8014578 <__divdi3+0x68>
 8014798:	461d      	mov	r5, r3
 801479a:	e701      	b.n	80145a0 <__divdi3+0x90>
 801479c:	fa1f f888 	uxth.w	r8, r8
 80147a0:	fa00 f005 	lsl.w	r0, r0, r5
 80147a4:	eb08 4502 	add.w	r5, r8, r2, lsl #16
 80147a8:	42a8      	cmp	r0, r5
 80147aa:	d2f1      	bcs.n	8014790 <__divdi3+0x280>
 80147ac:	3901      	subs	r1, #1
 80147ae:	2500      	movs	r5, #0
 80147b0:	e6fe      	b.n	80145b0 <__divdi3+0xa0>
 80147b2:	463d      	mov	r5, r7
 80147b4:	e78f      	b.n	80146d6 <__divdi3+0x1c6>
 80147b6:	4611      	mov	r1, r2
 80147b8:	e7cd      	b.n	8014756 <__divdi3+0x246>
 80147ba:	4688      	mov	r8, r1
 80147bc:	e7b7      	b.n	801472e <__divdi3+0x21e>
 80147be:	46b0      	mov	r8, r6
 80147c0:	e775      	b.n	80146ae <__divdi3+0x19e>
 80147c2:	3f02      	subs	r7, #2
 80147c4:	18b6      	adds	r6, r6, r2
 80147c6:	e72a      	b.n	801461e <__divdi3+0x10e>
 80147c8:	3902      	subs	r1, #2
 80147ca:	e73c      	b.n	8014646 <__divdi3+0x136>

080147cc <__udivdi3>:
 80147cc:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
 80147d0:	4614      	mov	r4, r2
 80147d2:	4605      	mov	r5, r0
 80147d4:	460e      	mov	r6, r1
 80147d6:	2b00      	cmp	r3, #0
 80147d8:	d13d      	bne.n	8014856 <__udivdi3+0x8a>
 80147da:	428a      	cmp	r2, r1
 80147dc:	d949      	bls.n	8014872 <__udivdi3+0xa6>
 80147de:	fab2 f782 	clz	r7, r2
 80147e2:	b147      	cbz	r7, 80147f6 <__udivdi3+0x2a>
 80147e4:	f1c7 0120 	rsb	r1, r7, #32
 80147e8:	fa20 f201 	lsr.w	r2, r0, r1
 80147ec:	fa06 f607 	lsl.w	r6, r6, r7
 80147f0:	40bc      	lsls	r4, r7
 80147f2:	4316      	orrs	r6, r2
 80147f4:	40bd      	lsls	r5, r7
 80147f6:	0c22      	lsrs	r2, r4, #16
 80147f8:	fbb6 f0f2 	udiv	r0, r6, r2
 80147fc:	0c2f      	lsrs	r7, r5, #16
 80147fe:	b2a1      	uxth	r1, r4
 8014800:	fb02 6610 	mls	r6, r2, r0, r6
 8014804:	fb01 f300 	mul.w	r3, r1, r0
 8014808:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 801480c:	42b3      	cmp	r3, r6
 801480e:	d908      	bls.n	8014822 <__udivdi3+0x56>
 8014810:	1e47      	subs	r7, r0, #1
 8014812:	1936      	adds	r6, r6, r4
 8014814:	f080 80f8 	bcs.w	8014a08 <__udivdi3+0x23c>
 8014818:	42b3      	cmp	r3, r6
 801481a:	f240 80f5 	bls.w	8014a08 <__udivdi3+0x23c>
 801481e:	3802      	subs	r0, #2
 8014820:	1936      	adds	r6, r6, r4
 8014822:	1af6      	subs	r6, r6, r3
 8014824:	fbb6 f3f2 	udiv	r3, r6, r2
 8014828:	fb02 6213 	mls	r2, r2, r3, r6
 801482c:	b2ad      	uxth	r5, r5
 801482e:	fb01 f103 	mul.w	r1, r1, r3
 8014832:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
 8014836:	4291      	cmp	r1, r2
 8014838:	d907      	bls.n	801484a <__udivdi3+0x7e>
 801483a:	1e5e      	subs	r6, r3, #1
 801483c:	1912      	adds	r2, r2, r4
 801483e:	f080 80e5 	bcs.w	8014a0c <__udivdi3+0x240>
 8014842:	4291      	cmp	r1, r2
 8014844:	f240 80e2 	bls.w	8014a0c <__udivdi3+0x240>
 8014848:	3b02      	subs	r3, #2
 801484a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 801484e:	2100      	movs	r1, #0
 8014850:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 8014854:	4770      	bx	lr
 8014856:	428b      	cmp	r3, r1
 8014858:	d843      	bhi.n	80148e2 <__udivdi3+0x116>
 801485a:	fab3 f483 	clz	r4, r3
 801485e:	2c00      	cmp	r4, #0
 8014860:	d142      	bne.n	80148e8 <__udivdi3+0x11c>
 8014862:	428b      	cmp	r3, r1
 8014864:	d302      	bcc.n	801486c <__udivdi3+0xa0>
 8014866:	4282      	cmp	r2, r0
 8014868:	f200 80df 	bhi.w	8014a2a <__udivdi3+0x25e>
 801486c:	2100      	movs	r1, #0
 801486e:	2001      	movs	r0, #1
 8014870:	e7ee      	b.n	8014850 <__udivdi3+0x84>
 8014872:	b912      	cbnz	r2, 801487a <__udivdi3+0xae>
 8014874:	2701      	movs	r7, #1
 8014876:	fbb7 f4f2 	udiv	r4, r7, r2
 801487a:	fab4 f284 	clz	r2, r4
 801487e:	2a00      	cmp	r2, #0
 8014880:	f040 8088 	bne.w	8014994 <__udivdi3+0x1c8>
 8014884:	1b0a      	subs	r2, r1, r4
 8014886:	0c23      	lsrs	r3, r4, #16
 8014888:	b2a7      	uxth	r7, r4
 801488a:	2101      	movs	r1, #1
 801488c:	fbb2 f6f3 	udiv	r6, r2, r3
 8014890:	fb03 2216 	mls	r2, r3, r6, r2
 8014894:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 8014898:	fb07 f006 	mul.w	r0, r7, r6
 801489c:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
 80148a0:	4290      	cmp	r0, r2
 80148a2:	d907      	bls.n	80148b4 <__udivdi3+0xe8>
 80148a4:	1912      	adds	r2, r2, r4
 80148a6:	f106 3cff 	add.w	ip, r6, #4294967295
 80148aa:	d202      	bcs.n	80148b2 <__udivdi3+0xe6>
 80148ac:	4290      	cmp	r0, r2
 80148ae:	f200 80ce 	bhi.w	8014a4e <__udivdi3+0x282>
 80148b2:	4666      	mov	r6, ip
 80148b4:	1a12      	subs	r2, r2, r0
 80148b6:	fbb2 f0f3 	udiv	r0, r2, r3
 80148ba:	fb03 2310 	mls	r3, r3, r0, r2
 80148be:	b2ad      	uxth	r5, r5
 80148c0:	fb07 f700 	mul.w	r7, r7, r0
 80148c4:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 80148c8:	429f      	cmp	r7, r3
 80148ca:	d907      	bls.n	80148dc <__udivdi3+0x110>
 80148cc:	1e42      	subs	r2, r0, #1
 80148ce:	191b      	adds	r3, r3, r4
 80148d0:	f080 809e 	bcs.w	8014a10 <__udivdi3+0x244>
 80148d4:	429f      	cmp	r7, r3
 80148d6:	f240 809b 	bls.w	8014a10 <__udivdi3+0x244>
 80148da:	3802      	subs	r0, #2
 80148dc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80148e0:	e7b6      	b.n	8014850 <__udivdi3+0x84>
 80148e2:	2100      	movs	r1, #0
 80148e4:	4608      	mov	r0, r1
 80148e6:	e7b3      	b.n	8014850 <__udivdi3+0x84>
 80148e8:	f1c4 0620 	rsb	r6, r4, #32
 80148ec:	fa22 f506 	lsr.w	r5, r2, r6
 80148f0:	fa03 f304 	lsl.w	r3, r3, r4
 80148f4:	432b      	orrs	r3, r5
 80148f6:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80148fa:	fa21 f506 	lsr.w	r5, r1, r6
 80148fe:	fa01 f104 	lsl.w	r1, r1, r4
 8014902:	fa20 f606 	lsr.w	r6, r0, r6
 8014906:	fbb5 f7fc 	udiv	r7, r5, ip
 801490a:	ea46 0a01 	orr.w	sl, r6, r1
 801490e:	fa1f f883 	uxth.w	r8, r3
 8014912:	fb0c 5517 	mls	r5, ip, r7, r5
 8014916:	ea4f 411a 	mov.w	r1, sl, lsr #16
 801491a:	fb08 f907 	mul.w	r9, r8, r7
 801491e:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 8014922:	45a9      	cmp	r9, r5
 8014924:	fa02 f204 	lsl.w	r2, r2, r4
 8014928:	d903      	bls.n	8014932 <__udivdi3+0x166>
 801492a:	1e7e      	subs	r6, r7, #1
 801492c:	18ed      	adds	r5, r5, r3
 801492e:	d37f      	bcc.n	8014a30 <__udivdi3+0x264>
 8014930:	4637      	mov	r7, r6
 8014932:	ebc9 0105 	rsb	r1, r9, r5
 8014936:	fbb1 f6fc 	udiv	r6, r1, ip
 801493a:	fb0c 1516 	mls	r5, ip, r6, r1
 801493e:	fa1f fa8a 	uxth.w	sl, sl
 8014942:	fb08 f806 	mul.w	r8, r8, r6
 8014946:	ea4a 4105 	orr.w	r1, sl, r5, lsl #16
 801494a:	4588      	cmp	r8, r1
 801494c:	d903      	bls.n	8014956 <__udivdi3+0x18a>
 801494e:	1e75      	subs	r5, r6, #1
 8014950:	18c9      	adds	r1, r1, r3
 8014952:	d373      	bcc.n	8014a3c <__udivdi3+0x270>
 8014954:	462e      	mov	r6, r5
 8014956:	ea46 4607 	orr.w	r6, r6, r7, lsl #16
 801495a:	0c37      	lsrs	r7, r6, #16
 801495c:	fa1f fc82 	uxth.w	ip, r2
 8014960:	fb0c f507 	mul.w	r5, ip, r7
 8014964:	0c12      	lsrs	r2, r2, #16
 8014966:	b2b3      	uxth	r3, r6
 8014968:	fb0c fc03 	mul.w	ip, ip, r3
 801496c:	fb02 5303 	mla	r3, r2, r3, r5
 8014970:	eb03 431c 	add.w	r3, r3, ip, lsr #16
 8014974:	fb02 f207 	mul.w	r2, r2, r7
 8014978:	429d      	cmp	r5, r3
 801497a:	bf88      	it	hi
 801497c:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
 8014980:	ebc8 0101 	rsb	r1, r8, r1
 8014984:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8014988:	4291      	cmp	r1, r2
 801498a:	d34b      	bcc.n	8014a24 <__udivdi3+0x258>
 801498c:	d042      	beq.n	8014a14 <__udivdi3+0x248>
 801498e:	4630      	mov	r0, r6
 8014990:	2100      	movs	r1, #0
 8014992:	e75d      	b.n	8014850 <__udivdi3+0x84>
 8014994:	4094      	lsls	r4, r2
 8014996:	f1c2 0520 	rsb	r5, r2, #32
 801499a:	fa21 f605 	lsr.w	r6, r1, r5
 801499e:	0c23      	lsrs	r3, r4, #16
 80149a0:	fa20 f705 	lsr.w	r7, r0, r5
 80149a4:	fa01 f102 	lsl.w	r1, r1, r2
 80149a8:	fbb6 fcf3 	udiv	ip, r6, r3
 80149ac:	4339      	orrs	r1, r7
 80149ae:	0c0d      	lsrs	r5, r1, #16
 80149b0:	b2a7      	uxth	r7, r4
 80149b2:	fb03 661c 	mls	r6, r3, ip, r6
 80149b6:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 80149ba:	fb07 f80c 	mul.w	r8, r7, ip
 80149be:	45b0      	cmp	r8, r6
 80149c0:	fa00 f502 	lsl.w	r5, r0, r2
 80149c4:	d908      	bls.n	80149d8 <__udivdi3+0x20c>
 80149c6:	1936      	adds	r6, r6, r4
 80149c8:	f10c 30ff 	add.w	r0, ip, #4294967295
 80149cc:	d23d      	bcs.n	8014a4a <__udivdi3+0x27e>
 80149ce:	45b0      	cmp	r8, r6
 80149d0:	d93b      	bls.n	8014a4a <__udivdi3+0x27e>
 80149d2:	f1ac 0c02 	sub.w	ip, ip, #2
 80149d6:	1936      	adds	r6, r6, r4
 80149d8:	ebc8 0206 	rsb	r2, r8, r6
 80149dc:	fbb2 f0f3 	udiv	r0, r2, r3
 80149e0:	fb03 2610 	mls	r6, r3, r0, r2
 80149e4:	b28a      	uxth	r2, r1
 80149e6:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 80149ea:	fb07 f100 	mul.w	r1, r7, r0
 80149ee:	4291      	cmp	r1, r2
 80149f0:	d906      	bls.n	8014a00 <__udivdi3+0x234>
 80149f2:	1e46      	subs	r6, r0, #1
 80149f4:	1912      	adds	r2, r2, r4
 80149f6:	d226      	bcs.n	8014a46 <__udivdi3+0x27a>
 80149f8:	4291      	cmp	r1, r2
 80149fa:	d924      	bls.n	8014a46 <__udivdi3+0x27a>
 80149fc:	3802      	subs	r0, #2
 80149fe:	1912      	adds	r2, r2, r4
 8014a00:	1a52      	subs	r2, r2, r1
 8014a02:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
 8014a06:	e741      	b.n	801488c <__udivdi3+0xc0>
 8014a08:	4638      	mov	r0, r7
 8014a0a:	e70a      	b.n	8014822 <__udivdi3+0x56>
 8014a0c:	4633      	mov	r3, r6
 8014a0e:	e71c      	b.n	801484a <__udivdi3+0x7e>
 8014a10:	4610      	mov	r0, r2
 8014a12:	e763      	b.n	80148dc <__udivdi3+0x110>
 8014a14:	fa1f fc8c 	uxth.w	ip, ip
 8014a18:	fa00 f004 	lsl.w	r0, r0, r4
 8014a1c:	eb0c 4303 	add.w	r3, ip, r3, lsl #16
 8014a20:	4298      	cmp	r0, r3
 8014a22:	d2b4      	bcs.n	801498e <__udivdi3+0x1c2>
 8014a24:	1e70      	subs	r0, r6, #1
 8014a26:	2100      	movs	r1, #0
 8014a28:	e712      	b.n	8014850 <__udivdi3+0x84>
 8014a2a:	4621      	mov	r1, r4
 8014a2c:	4620      	mov	r0, r4
 8014a2e:	e70f      	b.n	8014850 <__udivdi3+0x84>
 8014a30:	45a9      	cmp	r9, r5
 8014a32:	f67f af7d 	bls.w	8014930 <__udivdi3+0x164>
 8014a36:	3f02      	subs	r7, #2
 8014a38:	18ed      	adds	r5, r5, r3
 8014a3a:	e77a      	b.n	8014932 <__udivdi3+0x166>
 8014a3c:	4588      	cmp	r8, r1
 8014a3e:	d989      	bls.n	8014954 <__udivdi3+0x188>
 8014a40:	3e02      	subs	r6, #2
 8014a42:	18c9      	adds	r1, r1, r3
 8014a44:	e787      	b.n	8014956 <__udivdi3+0x18a>
 8014a46:	4630      	mov	r0, r6
 8014a48:	e7da      	b.n	8014a00 <__udivdi3+0x234>
 8014a4a:	4684      	mov	ip, r0
 8014a4c:	e7c4      	b.n	80149d8 <__udivdi3+0x20c>
 8014a4e:	3e02      	subs	r6, #2
 8014a50:	1912      	adds	r2, r2, r4
 8014a52:	e72f      	b.n	80148b4 <__udivdi3+0xe8>
