Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Fri Mar 17 11:01:55 2017
| Host             : Inator running 64-bit major release  (build 9200)
| Command          : report_power -file ex5_wrapper_power_routed.rpt -pb ex5_wrapper_power_summary_routed.pb -rpx ex5_wrapper_power_routed.rpx
| Design           : ex5_wrapper
| Device           : xc7a100tcsg324-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.223 |
| Dynamic (W)              | 0.122 |
| Device Static (W)        | 0.101 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 99.0  |
| Junction Temperature (C) | 26.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.004 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |      568 |       --- |             --- |
|   LUT as Logic |    <0.001 |      252 |     63400 |            0.40 |
|   F7/F8 Muxes  |    <0.001 |      108 |     63400 |            0.17 |
|   Register     |    <0.001 |       16 |    126800 |            0.01 |
|   Others       |     0.000 |      192 |       --- |             --- |
| Signals        |     0.004 |      838 |       --- |             --- |
| Block RAM      |     0.083 |      120 |       135 |           88.89 |
| I/O            |     0.030 |       35 |       210 |           16.67 |
| Static Power   |     0.101 |          |           |                 |
| Total          |     0.223 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.101 |       0.084 |      0.017 |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |
| Vcco33    |       3.300 |     0.013 |       0.009 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.009 |       0.007 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| ex5_wrapper                                    |     0.122 |
|   ex5_i                                        |     0.090 |
|     Mux4_1_0                                   |    <0.001 |
|       U0                                       |    <0.001 |
|     blk_mem_gen_0                              |     0.022 |
|       U0                                       |     0.022 |
|         inst_blk_mem_gen                       |     0.022 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.022 |
|             valid.cstr                         |     0.022 |
|               bindec_a.bindec_inst_a           |    <0.001 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[10].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[11].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[12].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[13].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[14].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[15].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[16].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[17].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[18].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[19].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[20].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[21].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[22].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[2].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[3].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[4].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[5].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[6].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[7].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[8].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[9].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|     blk_mem_gen_1                              |     0.022 |
|       U0                                       |     0.022 |
|         inst_blk_mem_gen                       |     0.022 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.022 |
|             valid.cstr                         |     0.022 |
|               bindec_a.bindec_inst_a           |    <0.001 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[10].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[11].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[12].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[13].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[14].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[15].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[16].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[17].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[18].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[19].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[20].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[21].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[22].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[2].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[3].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[4].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[5].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[6].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[7].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[8].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[9].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|     blk_mem_gen_2                              |     0.022 |
|       U0                                       |     0.022 |
|         inst_blk_mem_gen                       |     0.022 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.022 |
|             valid.cstr                         |     0.022 |
|               bindec_a.bindec_inst_a           |    <0.001 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[10].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[11].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[12].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[13].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[14].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[15].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[16].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[17].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[18].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[19].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[20].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[21].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[22].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[2].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[3].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[4].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[5].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[6].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[7].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[8].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[9].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|     blk_mem_gen_3                              |     0.022 |
|       U0                                       |     0.022 |
|         inst_blk_mem_gen                       |     0.022 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.022 |
|             valid.cstr                         |     0.022 |
|               bindec_a.bindec_inst_a           |    <0.001 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[10].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[11].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[12].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[13].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[14].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[15].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[16].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[17].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[18].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[19].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[20].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[21].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[22].ram.r                |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[2].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[3].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[4].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[5].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[6].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[7].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[8].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[9].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|     xlconcat_0                                 |     0.000 |
+------------------------------------------------+-----------+


