\hypertarget{struct_p_o_r_t___type}{}\section{P\+O\+R\+T\+\_\+\+Type Struct Reference}
\label{struct_p_o_r_t___type}\index{PORT\_Type@{PORT\_Type}}


{\ttfamily \#include $<$K32\+L2\+B31\+A.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t___type_a25bc9eea888d201d852deb4819850bb2}{P\+CR}} \mbox{[}32\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t___type_a7ca65d71461aa5e76eb2266ab7ccd0cf}{G\+P\+C\+LR}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t___type_abc885669f9579a0514a37a62fc070ec7}{G\+P\+C\+HR}}
\item 
\mbox{\Hypertarget{struct_p_o_r_t___type_a33a1c574e559dc57bb2fc28166bf6341}\label{struct_p_o_r_t___type_a33a1c574e559dc57bb2fc28166bf6341}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t___type_a810f6911c38333115775f924be784050}{I\+S\+FR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+O\+RT -\/ Register Layout Typedef 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_p_o_r_t___type_abc885669f9579a0514a37a62fc070ec7}\label{struct_p_o_r_t___type_abc885669f9579a0514a37a62fc070ec7}} 
\index{PORT\_Type@{PORT\_Type}!GPCHR@{GPCHR}}
\index{GPCHR@{GPCHR}!PORT\_Type@{PORT\_Type}}
\subsubsection{\texorpdfstring{GPCHR}{GPCHR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t G\+P\+C\+HR}

Global Pin Control High Register, offset\+: 0x84 \mbox{\Hypertarget{struct_p_o_r_t___type_a7ca65d71461aa5e76eb2266ab7ccd0cf}\label{struct_p_o_r_t___type_a7ca65d71461aa5e76eb2266ab7ccd0cf}} 
\index{PORT\_Type@{PORT\_Type}!GPCLR@{GPCLR}}
\index{GPCLR@{GPCLR}!PORT\_Type@{PORT\_Type}}
\subsubsection{\texorpdfstring{GPCLR}{GPCLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t G\+P\+C\+LR}

Global Pin Control Low Register, offset\+: 0x80 \mbox{\Hypertarget{struct_p_o_r_t___type_a810f6911c38333115775f924be784050}\label{struct_p_o_r_t___type_a810f6911c38333115775f924be784050}} 
\index{PORT\_Type@{PORT\_Type}!ISFR@{ISFR}}
\index{ISFR@{ISFR}!PORT\_Type@{PORT\_Type}}
\subsubsection{\texorpdfstring{ISFR}{ISFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+S\+FR}

Interrupt Status Flag Register, offset\+: 0x\+A0 \mbox{\Hypertarget{struct_p_o_r_t___type_a25bc9eea888d201d852deb4819850bb2}\label{struct_p_o_r_t___type_a25bc9eea888d201d852deb4819850bb2}} 
\index{PORT\_Type@{PORT\_Type}!PCR@{PCR}}
\index{PCR@{PCR}!PORT\_Type@{PORT\_Type}}
\subsubsection{\texorpdfstring{PCR}{PCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+CR\mbox{[}32\mbox{]}}

Pin Control Register n, array offset\+: 0x0, array step\+: 0x4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
device/\mbox{\hyperlink{_k32_l2_b31_a_8h}{K32\+L2\+B31\+A.\+h}}\end{DoxyCompactItemize}
