
#
# CprE 381 Generated Quartus Settings File
#

set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 21.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:07:08  JANUARY 28, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.1 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name TOP_LEVEL_ENTITY MIPS_Processor
set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/MIPS_types.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/MIPS_Processor.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/TopLevel/mem.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/ctrl_log/ctrl_logic.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/ALU.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/SLT.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/fullAdder.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/nAdd_Sub.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/onesComp.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/rippleAdder_N.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/alu/zeroDetect.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/aluctrl/alu_control.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/nRegister.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/registerFile.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/datapath/signZeroExt.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/decoders/decoder5t32.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/FetchLogic.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/fetch/PC.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/andg2.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/andgN.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/dffg.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/invg.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/org2.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/orgN.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/xorg2.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/gates/xorgN.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux2t1_N.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux2t1d.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/muxes/mux32t1.vhd"
set_global_assignment -name VHDL_FILE "/home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/proj/src/shifter/barrelshifter.vhd"
