

================================================================
== Vitis HLS Report for 'Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2'
================================================================
* Date:           Sun Jan 26 18:33:11 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        AES_ECB_encrypt
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.944 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_240_1_VITIS_LOOP_242_2  |       18|       18|         4|          1|          1|    16|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../../tiny-AES-c-mod/aes.c:239->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../../tiny-AES-c-mod/aes.c:239->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %buf_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%RoundKey_val_read = read i1536 @_ssdm_op_Read.ap_auto.i1536, i1536 %RoundKey_val"   --->   Operation 11 'read' 'RoundKey_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln239 = store i3 0, i3 %i" [../../tiny-AES-c-mod/aes.c:239->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 13 'store' 'store_ln239' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln239 = store i3 0, i3 %j" [../../tiny-AES-c-mod/aes.c:239->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 14 'store' 'store_ln239' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [../../tiny-AES-c-mod/aes.c:240->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.78ns)   --->   "%icmp_ln240 = icmp_eq  i5 %indvar_flatten_load, i5 16" [../../tiny-AES-c-mod/aes.c:240->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 17 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.78ns)   --->   "%add_ln240_2 = add i5 %indvar_flatten_load, i5 1" [../../tiny-AES-c-mod/aes.c:240->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 18 'add' 'add_ln240_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln240, void %for.inc18.i, void %for.inc.i5.preheader.exitStub" [../../tiny-AES-c-mod/aes.c:240->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 19 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln240 = store i5 %add_ln240_2, i5 %indvar_flatten" [../../tiny-AES-c-mod/aes.c:240->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 20 'store' 'store_ln240' <Predicate = (!icmp_ln240)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.86>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [../../tiny-AES-c-mod/aes.c:242->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 21 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [../../tiny-AES-c-mod/aes.c:240->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 22 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.65ns)   --->   "%add_ln240 = add i3 %i_load, i3 1" [../../tiny-AES-c-mod/aes.c:240->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 23 'add' 'add_ln240' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.65ns)   --->   "%icmp_ln242 = icmp_eq  i3 %j_load, i3 4" [../../tiny-AES-c-mod/aes.c:242->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 24 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.98ns)   --->   "%select_ln239 = select i1 %icmp_ln242, i3 0, i3 %j_load" [../../tiny-AES-c-mod/aes.c:239->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 25 'select' 'select_ln239' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.98ns)   --->   "%select_ln240 = select i1 %icmp_ln242, i3 %add_ln240, i3 %i_load" [../../tiny-AES-c-mod/aes.c:240->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 26 'select' 'select_ln240' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln244 = trunc i3 %select_ln240" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 27 'trunc' 'trunc_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln244_18 = trunc i3 %select_ln239" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 28 'trunc' 'trunc_ln244_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.65ns)   --->   "%add_ln242 = add i3 %select_ln239, i3 1" [../../tiny-AES-c-mod/aes.c:242->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 29 'add' 'add_ln242' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln239 = store i3 %select_ln240, i3 %i" [../../tiny-AES-c-mod/aes.c:239->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 30 'store' 'store_ln239' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln239 = store i3 %add_ln242, i3 %j" [../../tiny-AES-c-mod/aes.c:239->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 31 'store' 'store_ln239' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.94>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln244, i2 0" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 32 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln244_22 = zext i3 %select_ln239" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 33 'zext' 'zext_ln244_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.73ns)   --->   "%add_ln244 = add i4 %tmp_1, i4 %zext_ln244_22" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 34 'add' 'add_ln244' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln244_23 = zext i4 %add_ln244" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 35 'zext' 'zext_ln244_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%buf_r_addr = getelementptr i8 %buf_r, i64 0, i64 %zext_ln244_23" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 36 'getelementptr' 'buf_r_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i3, i2 %trunc_ln244, i2 %trunc_ln244_18, i3 0" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 37 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i7 %shl_ln" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 38 'zext' 'zext_ln244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (5.94ns)   --->   "%lshr_ln244 = lshr i1536 %RoundKey_val_read, i1536 %zext_ln244" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 39 'lshr' 'lshr_ln244' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln244_19 = trunc i1536 %lshr_ln244" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 40 'trunc' 'trunc_ln244_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (2.32ns)   --->   "%buf_r_load = load i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 41 'load' 'buf_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 49 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln240)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.63>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_240_1_VITIS_LOOP_242_2_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln239 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../../tiny-AES-c-mod/aes.c:239->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 44 'specpipeline' 'specpipeline_ln239' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/2] (2.32ns)   --->   "%buf_r_load = load i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 45 'load' 'buf_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 46 [1/1] (0.99ns)   --->   "%xor_ln244 = xor i8 %buf_r_load, i8 %trunc_ln244_19" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 46 'xor' 'xor_ln244' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln244 = store i8 %xor_ln244, i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 47 'store' 'store_ln244' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln242 = br void %for.inc.i" [../../tiny-AES-c-mod/aes.c:242->../../tiny-AES-c-mod/aes.c:418]   --->   Operation 48 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ RoundKey_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 01100]
i                     (alloca           ) [ 01100]
indvar_flatten        (alloca           ) [ 01000]
specinterface_ln0     (specinterface    ) [ 00000]
RoundKey_val_read     (read             ) [ 01110]
store_ln0             (store            ) [ 00000]
store_ln239           (store            ) [ 00000]
store_ln239           (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
indvar_flatten_load   (load             ) [ 00000]
icmp_ln240            (icmp             ) [ 01110]
add_ln240_2           (add              ) [ 00000]
br_ln240              (br               ) [ 00000]
store_ln240           (store            ) [ 00000]
j_load                (load             ) [ 00000]
i_load                (load             ) [ 00000]
add_ln240             (add              ) [ 00000]
icmp_ln242            (icmp             ) [ 00000]
select_ln239          (select           ) [ 01010]
select_ln240          (select           ) [ 00000]
trunc_ln244           (trunc            ) [ 01010]
trunc_ln244_18        (trunc            ) [ 01010]
add_ln242             (add              ) [ 00000]
store_ln239           (store            ) [ 00000]
store_ln239           (store            ) [ 00000]
tmp_1                 (bitconcatenate   ) [ 00000]
zext_ln244_22         (zext             ) [ 00000]
add_ln244             (add              ) [ 00000]
zext_ln244_23         (zext             ) [ 00000]
buf_r_addr            (getelementptr    ) [ 01001]
shl_ln                (bitconcatenate   ) [ 00000]
zext_ln244            (zext             ) [ 00000]
lshr_ln244            (lshr             ) [ 00000]
trunc_ln244_19        (trunc            ) [ 01001]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
specpipeline_ln239    (specpipeline     ) [ 00000]
buf_r_load            (load             ) [ 00000]
xor_ln244             (xor              ) [ 00000]
store_ln244           (store            ) [ 00000]
br_ln242              (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="RoundKey_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1536"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_240_1_VITIS_LOOP_242_2_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="j_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="indvar_flatten_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="RoundKey_val_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1536" slack="0"/>
<pin id="62" dir="0" index="1" bw="1536" slack="0"/>
<pin id="63" dir="1" index="2" bw="1536" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RoundKey_val_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="buf_r_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="4" slack="0"/>
<pin id="70" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_r_addr/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="4" slack="1"/>
<pin id="75" dir="0" index="1" bw="8" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="0"/>
<pin id="78" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="79" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="80" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="81" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_r_load/3 store_ln244/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln0_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="5" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln239_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="3" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln239_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="3" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten_load_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="0"/>
<pin id="100" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="icmp_ln240_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="0"/>
<pin id="103" dir="0" index="1" bw="5" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln240/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="add_ln240_2_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln240_2/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln240_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="0"/>
<pin id="115" dir="0" index="1" bw="5" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln240/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="j_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="1"/>
<pin id="120" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_load_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="1"/>
<pin id="123" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln240_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln240/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln242_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="3" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln242/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="select_ln239_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="3" slack="0"/>
<pin id="140" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln239/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="select_ln240_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="3" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln240/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln244_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln244/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln244_18_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln244_18/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln242_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln242/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln239_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="0" index="1" bw="3" slack="1"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln239_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="3" slack="1"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="2" slack="1"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln244_22_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="1"/>
<pin id="185" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln244_22/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln244_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="3" slack="0"/>
<pin id="189" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln244/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln244_23_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln244_23/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="shl_ln_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="0" index="1" bw="2" slack="1"/>
<pin id="200" dir="0" index="2" bw="2" slack="1"/>
<pin id="201" dir="0" index="3" bw="1" slack="0"/>
<pin id="202" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln244_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="1" index="1" bw="1536" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln244/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="lshr_ln244_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1536" slack="2"/>
<pin id="211" dir="0" index="1" bw="7" slack="0"/>
<pin id="212" dir="1" index="2" bw="1536" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln244/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln244_19_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1536" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln244_19/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="xor_ln244_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="1"/>
<pin id="221" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln244/4 "/>
</bind>
</comp>

<comp id="224" class="1005" name="j_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="231" class="1005" name="i_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="238" class="1005" name="indvar_flatten_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="245" class="1005" name="RoundKey_val_read_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1536" slack="2"/>
<pin id="247" dir="1" index="1" bw="1536" slack="2"/>
</pin_list>
<bind>
<opset="RoundKey_val_read "/>
</bind>
</comp>

<comp id="250" class="1005" name="icmp_ln240_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="2"/>
<pin id="252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln240 "/>
</bind>
</comp>

<comp id="254" class="1005" name="select_ln239_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="1"/>
<pin id="256" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln239 "/>
</bind>
</comp>

<comp id="259" class="1005" name="trunc_ln244_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="1"/>
<pin id="261" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln244 "/>
</bind>
</comp>

<comp id="265" class="1005" name="trunc_ln244_18_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="1"/>
<pin id="267" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln244_18 "/>
</bind>
</comp>

<comp id="270" class="1005" name="buf_r_addr_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="1"/>
<pin id="272" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_r_addr "/>
</bind>
</comp>

<comp id="276" class="1005" name="trunc_ln244_19_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="1"/>
<pin id="278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln244_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="82"><net_src comp="66" pin="3"/><net_sink comp="73" pin=2"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="98" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="98" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="118" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="118" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="130" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="124" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="121" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="136" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="136" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="144" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="160" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="190"><net_src comp="176" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="183" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="208"><net_src comp="197" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="209" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="73" pin="7"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="218" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="227"><net_src comp="48" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="234"><net_src comp="52" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="241"><net_src comp="56" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="244"><net_src comp="238" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="248"><net_src comp="60" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="253"><net_src comp="101" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="136" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="262"><net_src comp="152" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="268"><net_src comp="156" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="273"><net_src comp="66" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="279"><net_src comp="214" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="218" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_r | {4 }
 - Input state : 
	Port: Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 : buf_r | {3 4 }
	Port: Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 : RoundKey_val | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln239 : 1
		store_ln239 : 1
		indvar_flatten_load : 1
		icmp_ln240 : 2
		add_ln240_2 : 2
		br_ln240 : 3
		store_ln240 : 3
	State 2
		add_ln240 : 1
		icmp_ln242 : 1
		select_ln239 : 2
		select_ln240 : 2
		trunc_ln244 : 3
		trunc_ln244_18 : 3
		add_ln242 : 3
		store_ln239 : 3
		store_ln239 : 4
	State 3
		add_ln244 : 1
		zext_ln244_23 : 2
		buf_r_addr : 3
		zext_ln244 : 1
		lshr_ln244 : 2
		trunc_ln244_19 : 3
		buf_r_load : 4
	State 4
		xor_ln244 : 1
		store_ln244 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   lshr   |       lshr_ln244_fu_209      |    0    |   2171  |
|----------|------------------------------|---------|---------|
|          |      add_ln240_2_fu_107      |    0    |    13   |
|    add   |       add_ln240_fu_124       |    0    |    11   |
|          |       add_ln242_fu_160       |    0    |    11   |
|          |       add_ln244_fu_186       |    0    |    13   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln240_fu_101      |    0    |    13   |
|          |       icmp_ln242_fu_130      |    0    |    11   |
|----------|------------------------------|---------|---------|
|    xor   |       xor_ln244_fu_218       |    0    |    8    |
|----------|------------------------------|---------|---------|
|  select  |      select_ln239_fu_136     |    0    |    3    |
|          |      select_ln240_fu_144     |    0    |    3    |
|----------|------------------------------|---------|---------|
|   read   | RoundKey_val_read_read_fu_60 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      trunc_ln244_fu_152      |    0    |    0    |
|   trunc  |     trunc_ln244_18_fu_156    |    0    |    0    |
|          |     trunc_ln244_19_fu_214    |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         tmp_1_fu_176         |    0    |    0    |
|          |         shl_ln_fu_197        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |     zext_ln244_22_fu_183     |    0    |    0    |
|   zext   |     zext_ln244_23_fu_192     |    0    |    0    |
|          |       zext_ln244_fu_205      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   2257  |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|RoundKey_val_read_reg_245|  1536  |
|    buf_r_addr_reg_270   |    4   |
|        i_reg_231        |    3   |
|    icmp_ln240_reg_250   |    1   |
|  indvar_flatten_reg_238 |    5   |
|        j_reg_224        |    3   |
|   select_ln239_reg_254  |    3   |
|  trunc_ln244_18_reg_265 |    2   |
|  trunc_ln244_19_reg_276 |    8   |
|   trunc_ln244_reg_259   |    2   |
+-------------------------+--------+
|          Total          |  1567  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_73 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    0   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  2257  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |  1567  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1567  |  2266  |
+-----------+--------+--------+--------+
