<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_fu_96_p2" SOURCE="src/spmm_device_fpga.cpp:49" VARIABLE="icmp_ln49" MODULE="set_tile_broadcast_Pipeline_init_seen" LOOP="init_seen" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_102_p2" SOURCE="src/spmm_device_fpga.cpp:49" VARIABLE="add_ln49" MODULE="set_tile_broadcast_Pipeline_init_seen" LOOP="init_seen" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln57_fu_302_p2" SOURCE="src/spmm_device_fpga.cpp:57" VARIABLE="icmp_ln57" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_308_p2" SOURCE="src/spmm_device_fpga.cpp:57" VARIABLE="add_ln57" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="idx_fu_322_p2" SOURCE="src/spmm_device_fpga.cpp:59" VARIABLE="idx" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln60_fu_328_p2" SOURCE="src/spmm_device_fpga.cpp:60" VARIABLE="icmp_ln60" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_346_p2" SOURCE="src/spmm_device_fpga.cpp:62" VARIABLE="add_ln62" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_372_p2" SOURCE="src/spmm_device_fpga.cpp:63" VARIABLE="add_ln63" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln71_fu_450_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="icmp_ln71" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="dup_fu_455_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="dup" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln71_1_fu_461_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="icmp_ln71_1" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_fu_466_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="and_ln71" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln71_2_fu_472_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="icmp_ln71_2" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_1_fu_477_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="and_ln71_1" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln71_3_fu_483_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="icmp_ln71_3" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_2_fu_488_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="and_ln71_2" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_fu_494_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="or_ln71" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_1_fu_500_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="or_ln71_1" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="dup_1_fu_506_p2" SOURCE="src/spmm_device_fpga.cpp:71" VARIABLE="dup_1" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln81_fu_514_p2" SOURCE="src/spmm_device_fpga.cpp:81" VARIABLE="xor_ln81" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln81_fu_530_p2" SOURCE="src/spmm_device_fpga.cpp:81" VARIABLE="icmp_ln81" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln81_fu_536_p2" SOURCE="src/spmm_device_fpga.cpp:81" VARIABLE="and_ln81" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln82_fu_546_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="icmp_ln82" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="seen_y_9_fu_552_p3" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_y_9" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln82_1_fu_559_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="icmp_ln82_1" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="seen_y_10_fu_565_p3" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_y_10" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln82_2_fu_572_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="icmp_ln82_2" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="seen_y_11_fu_578_p3" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_y_11" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_fu_585_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="or_ln82" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_1_fu_591_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="or_ln82_1" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="seen_y_12_fu_597_p3" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_y_12" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_fu_604_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="xor_ln82" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="seen_v_14_fu_610_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_v_14" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="seen_v_13_fu_616_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_v_13" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="seen_v_12_fu_622_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_v_12" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="seen_v_11_fu_628_p2" SOURCE="src/spmm_device_fpga.cpp:82" VARIABLE="seen_v_11" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="used_3_fu_634_p2" SOURCE="src/spmm_device_fpga.cpp:84" VARIABLE="used_3" MODULE="set_tile_broadcast_Pipeline_copy_tile_loop" LOOP="copy_tile_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pkt_v_value_U" SOURCE="src/spmm_device_fpga.cpp:45" VARIABLE="pkt_v_value" MODULE="set_tile_broadcast" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pkt_v_y_U" SOURCE="src/spmm_device_fpga.cpp:45" VARIABLE="pkt_v_y" MODULE="set_tile_broadcast" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pkt_ref_U" SOURCE="src/spmm_device_fpga.cpp:45" VARIABLE="pkt_ref" MODULE="set_tile_broadcast" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln181_fu_129_p2" SOURCE="src/spmm_device_fpga.cpp:181" VARIABLE="icmp_ln181" MODULE="pu_kernel_Pipeline_pu_save_stream_into_pu" LOOP="pu_save_stream_into_pu" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_135_p2" SOURCE="src/spmm_device_fpga.cpp:181" VARIABLE="add_ln181" MODULE="pu_kernel_Pipeline_pu_save_stream_into_pu" LOOP="pu_save_stream_into_pu" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln114_fu_112_p2" SOURCE="src/spmm_device_fpga.cpp:114" VARIABLE="icmp_ln114" MODULE="dfm_Pipeline_VITIS_LOOP_114_2" LOOP="VITIS_LOOP_114_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_118_p2" SOURCE="src/spmm_device_fpga.cpp:114" VARIABLE="add_ln114" MODULE="dfm_Pipeline_VITIS_LOOP_114_2" LOOP="VITIS_LOOP_114_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_128_p2" SOURCE="src/spmm_device_fpga.cpp:116" VARIABLE="add_ln116" MODULE="dfm_Pipeline_VITIS_LOOP_114_2" LOOP="VITIS_LOOP_114_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln111_fu_209_p2" SOURCE="src/spmm_device_fpga.cpp:111" VARIABLE="icmp_ln111" MODULE="dfm" LOOP="VITIS_LOOP_111_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_215_p2" SOURCE="src/spmm_device_fpga.cpp:111" VARIABLE="add_ln111" MODULE="dfm" LOOP="VITIS_LOOP_111_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_30ns_32_2_1_U41" SOURCE="src/spmm_device_fpga.cpp:111" VARIABLE="mul" MODULE="dfm" LOOP="VITIS_LOOP_111_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_264_p2" SOURCE="src/spmm_device_fpga.cpp:114" VARIABLE="add_ln114" MODULE="dfm" LOOP="VITIS_LOOP_111_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_234_p2" SOURCE="src/spmm_device_fpga.cpp:119" VARIABLE="add_ln119" MODULE="dfm" LOOP="VITIS_LOOP_111_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln121_fu_244_p2" SOURCE="src/spmm_device_fpga.cpp:121" VARIABLE="icmp_ln121" MODULE="dfm" LOOP="VITIS_LOOP_111_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln121_1_fu_302_p2" SOURCE="src/spmm_device_fpga.cpp:121" VARIABLE="icmp_ln121_1" MODULE="dfm" LOOP="VITIS_LOOP_121_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_307_p2" SOURCE="src/spmm_device_fpga.cpp:121" VARIABLE="add_ln121" MODULE="dfm" LOOP="VITIS_LOOP_121_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln122_fu_313_p2" SOURCE="src/spmm_device_fpga.cpp:122" VARIABLE="icmp_ln122" MODULE="dfm" LOOP="VITIS_LOOP_121_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln195_fu_58_p2" SOURCE="src/spmm_device_fpga.cpp:195" VARIABLE="icmp_ln195" MODULE="pu_kernel_Pipeline_init_au" LOOP="init_au" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_fu_64_p2" SOURCE="src/spmm_device_fpga.cpp:195" VARIABLE="add_ln195" MODULE="pu_kernel_Pipeline_init_au" LOOP="init_au" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln136_fu_102_p2" SOURCE="src/spmm_device_fpga.cpp:136" VARIABLE="icmp_ln136" MODULE="pu_comp" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_108_p2" SOURCE="src/spmm_device_fpga.cpp:136" VARIABLE="add_ln136" MODULE="pu_comp" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_118_p2" SOURCE="src/spmm_device_fpga.cpp:138" VARIABLE="add_ln138" MODULE="pu_comp" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U52" SOURCE="src/spmm_device_fpga.cpp:138" VARIABLE="mul" MODULE="pu_comp" LOOP="VITIS_LOOP_136_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln148_fu_58_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="icmp_ln148" MODULE="pu_kernel_Pipeline_VITIS_LOOP_148_140" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_64_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="add_ln148" MODULE="pu_kernel_Pipeline_VITIS_LOOP_148_140" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln148_fu_58_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="icmp_ln148" MODULE="pu_kernel_Pipeline_VITIS_LOOP_148_1" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_64_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="add_ln148" MODULE="pu_kernel_Pipeline_VITIS_LOOP_148_1" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln241_fu_71_p2" SOURCE="src/spmm_device_fpga.cpp:241" VARIABLE="icmp_ln241" MODULE="pu_kernel_Pipeline_VITIS_LOOP_241_3" LOOP="VITIS_LOOP_241_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln241_fu_77_p2" SOURCE="src/spmm_device_fpga.cpp:241" VARIABLE="add_ln241" MODULE="pu_kernel_Pipeline_VITIS_LOOP_241_3" LOOP="VITIS_LOOP_241_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln235_fu_96_p2" SOURCE="src/spmm_device_fpga.cpp:235" VARIABLE="icmp_ln235" MODULE="pu_kernel_Pipeline_VITIS_LOOP_235_2" LOOP="VITIS_LOOP_235_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_fu_102_p2" SOURCE="src/spmm_device_fpga.cpp:235" VARIABLE="add_ln235" MODULE="pu_kernel_Pipeline_VITIS_LOOP_235_2" LOOP="VITIS_LOOP_235_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="src/spmm_device_fpga.cpp:237" VARIABLE="add_i" MODULE="pu_kernel_Pipeline_VITIS_LOOP_235_2" LOOP="VITIS_LOOP_235_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="src/spmm_device_fpga.cpp:237" VARIABLE="add4_i" MODULE="pu_kernel_Pipeline_VITIS_LOOP_235_2" LOOP="VITIS_LOOP_235_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln148_fu_58_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="icmp_ln148" MODULE="pu_kernel_Pipeline_VITIS_LOOP_148_141" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_64_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="add_ln148" MODULE="pu_kernel_Pipeline_VITIS_LOOP_148_141" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dbuf_U" SOURCE="src/spmm_device_fpga.cpp:163" VARIABLE="Dbuf" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_value_U" SOURCE="src/spmm_device_fpga.cpp:174" VARIABLE="tile_value" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="tile_y_U" SOURCE="src/spmm_device_fpga.cpp:174" VARIABLE="tile_y" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_ref_U" SOURCE="src/spmm_device_fpga.cpp:175" VARIABLE="tile_ref" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_to_dbuf_begin_U" SOURCE="" VARIABLE="tile_to_dbuf_begin" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_v_value_U" SOURCE="src/spmm_device_fpga.cpp:178" VARIABLE="p_v_value" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_v_y_U" SOURCE="src/spmm_device_fpga.cpp:178" VARIABLE="p_v_y" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ref_U" SOURCE="src/spmm_device_fpga.cpp:178" VARIABLE="p_ref" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="resA_U" SOURCE="src/spmm_device_fpga.cpp:189" VARIABLE="resA" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="resB_U" SOURCE="src/spmm_device_fpga.cpp:189" VARIABLE="resB" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="AU0_U" SOURCE="src/spmm_device_fpga.cpp:190" VARIABLE="AU0" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln202_fu_648_p2" SOURCE="src/spmm_device_fpga.cpp:202" VARIABLE="icmp_ln202" MODULE="pu_kernel" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_fu_654_p2" SOURCE="src/spmm_device_fpga.cpp:202" VARIABLE="add_ln202" MODULE="pu_kernel" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln210_fu_673_p2" SOURCE="src/spmm_device_fpga.cpp:210" VARIABLE="icmp_ln210" MODULE="pu_kernel" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln211_fu_697_p2" SOURCE="src/spmm_device_fpga.cpp:211" VARIABLE="icmp_ln211" MODULE="pu_kernel" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln212_fu_705_p2" SOURCE="src/spmm_device_fpga.cpp:212" VARIABLE="icmp_ln212" MODULE="pu_kernel" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln234_fu_715_p2" SOURCE="src/spmm_device_fpga.cpp:234" VARIABLE="icmp_ln234" MODULE="pu_kernel" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln251_fu_679_p2" SOURCE="src/spmm_device_fpga.cpp:251" VARIABLE="icmp_ln251" MODULE="pu_kernel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln181_fu_129_p2" SOURCE="src/spmm_device_fpga.cpp:181" VARIABLE="icmp_ln181" MODULE="pu_kernel_1_Pipeline_pu_save_stream_into_pu" LOOP="pu_save_stream_into_pu" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_135_p2" SOURCE="src/spmm_device_fpga.cpp:181" VARIABLE="add_ln181" MODULE="pu_kernel_1_Pipeline_pu_save_stream_into_pu" LOOP="pu_save_stream_into_pu" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln195_fu_58_p2" SOURCE="src/spmm_device_fpga.cpp:195" VARIABLE="icmp_ln195" MODULE="pu_kernel_1_Pipeline_init_au" LOOP="init_au" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_fu_64_p2" SOURCE="src/spmm_device_fpga.cpp:195" VARIABLE="add_ln195" MODULE="pu_kernel_1_Pipeline_init_au" LOOP="init_au" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln148_fu_58_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="icmp_ln148" MODULE="pu_kernel_1_Pipeline_VITIS_LOOP_148_138" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_64_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="add_ln148" MODULE="pu_kernel_1_Pipeline_VITIS_LOOP_148_138" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln148_fu_58_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="icmp_ln148" MODULE="pu_kernel_1_Pipeline_VITIS_LOOP_148_1" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_64_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="add_ln148" MODULE="pu_kernel_1_Pipeline_VITIS_LOOP_148_1" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln241_fu_71_p2" SOURCE="src/spmm_device_fpga.cpp:241" VARIABLE="icmp_ln241" MODULE="pu_kernel_1_Pipeline_VITIS_LOOP_241_3" LOOP="VITIS_LOOP_241_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln241_fu_77_p2" SOURCE="src/spmm_device_fpga.cpp:241" VARIABLE="add_ln241" MODULE="pu_kernel_1_Pipeline_VITIS_LOOP_241_3" LOOP="VITIS_LOOP_241_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln235_fu_96_p2" SOURCE="src/spmm_device_fpga.cpp:235" VARIABLE="icmp_ln235" MODULE="pu_kernel_1_Pipeline_VITIS_LOOP_235_2" LOOP="VITIS_LOOP_235_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_fu_102_p2" SOURCE="src/spmm_device_fpga.cpp:235" VARIABLE="add_ln235" MODULE="pu_kernel_1_Pipeline_VITIS_LOOP_235_2" LOOP="VITIS_LOOP_235_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U103" SOURCE="src/spmm_device_fpga.cpp:237" VARIABLE="add_i" MODULE="pu_kernel_1_Pipeline_VITIS_LOOP_235_2" LOOP="VITIS_LOOP_235_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U104" SOURCE="src/spmm_device_fpga.cpp:237" VARIABLE="add3_i" MODULE="pu_kernel_1_Pipeline_VITIS_LOOP_235_2" LOOP="VITIS_LOOP_235_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln148_fu_58_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="icmp_ln148" MODULE="pu_kernel_1_Pipeline_VITIS_LOOP_148_139" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_64_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="add_ln148" MODULE="pu_kernel_1_Pipeline_VITIS_LOOP_148_139" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dbuf_U" SOURCE="src/spmm_device_fpga.cpp:163" VARIABLE="Dbuf" MODULE="pu_kernel_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_value_U" SOURCE="src/spmm_device_fpga.cpp:174" VARIABLE="tile_value" MODULE="pu_kernel_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="tile_y_U" SOURCE="src/spmm_device_fpga.cpp:174" VARIABLE="tile_y" MODULE="pu_kernel_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_ref_U" SOURCE="src/spmm_device_fpga.cpp:175" VARIABLE="tile_ref" MODULE="pu_kernel_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_to_dbuf_begin_U" SOURCE="" VARIABLE="tile_to_dbuf_begin" MODULE="pu_kernel_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_v_value_U" SOURCE="src/spmm_device_fpga.cpp:178" VARIABLE="p_v_value" MODULE="pu_kernel_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_v_y_U" SOURCE="src/spmm_device_fpga.cpp:178" VARIABLE="p_v_y" MODULE="pu_kernel_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ref_U" SOURCE="src/spmm_device_fpga.cpp:178" VARIABLE="p_ref" MODULE="pu_kernel_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="resA_U" SOURCE="src/spmm_device_fpga.cpp:189" VARIABLE="resA" MODULE="pu_kernel_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="resB_U" SOURCE="src/spmm_device_fpga.cpp:189" VARIABLE="resB" MODULE="pu_kernel_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="AU0_U" SOURCE="src/spmm_device_fpga.cpp:190" VARIABLE="AU0" MODULE="pu_kernel_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln202_fu_648_p2" SOURCE="src/spmm_device_fpga.cpp:202" VARIABLE="icmp_ln202" MODULE="pu_kernel_1" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_fu_654_p2" SOURCE="src/spmm_device_fpga.cpp:202" VARIABLE="add_ln202" MODULE="pu_kernel_1" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln210_fu_673_p2" SOURCE="src/spmm_device_fpga.cpp:210" VARIABLE="icmp_ln210" MODULE="pu_kernel_1" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln211_fu_697_p2" SOURCE="src/spmm_device_fpga.cpp:211" VARIABLE="icmp_ln211" MODULE="pu_kernel_1" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln212_fu_705_p2" SOURCE="src/spmm_device_fpga.cpp:212" VARIABLE="icmp_ln212" MODULE="pu_kernel_1" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln234_fu_715_p2" SOURCE="src/spmm_device_fpga.cpp:234" VARIABLE="icmp_ln234" MODULE="pu_kernel_1" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln251_fu_679_p2" SOURCE="src/spmm_device_fpga.cpp:251" VARIABLE="icmp_ln251" MODULE="pu_kernel_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln181_fu_129_p2" SOURCE="src/spmm_device_fpga.cpp:181" VARIABLE="icmp_ln181" MODULE="pu_kernel_2_Pipeline_pu_save_stream_into_pu" LOOP="pu_save_stream_into_pu" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_135_p2" SOURCE="src/spmm_device_fpga.cpp:181" VARIABLE="add_ln181" MODULE="pu_kernel_2_Pipeline_pu_save_stream_into_pu" LOOP="pu_save_stream_into_pu" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln195_fu_58_p2" SOURCE="src/spmm_device_fpga.cpp:195" VARIABLE="icmp_ln195" MODULE="pu_kernel_2_Pipeline_init_au" LOOP="init_au" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_fu_64_p2" SOURCE="src/spmm_device_fpga.cpp:195" VARIABLE="add_ln195" MODULE="pu_kernel_2_Pipeline_init_au" LOOP="init_au" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln148_fu_58_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="icmp_ln148" MODULE="pu_kernel_2_Pipeline_VITIS_LOOP_148_136" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_64_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="add_ln148" MODULE="pu_kernel_2_Pipeline_VITIS_LOOP_148_136" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln148_fu_58_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="icmp_ln148" MODULE="pu_kernel_2_Pipeline_VITIS_LOOP_148_1" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_64_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="add_ln148" MODULE="pu_kernel_2_Pipeline_VITIS_LOOP_148_1" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln241_fu_71_p2" SOURCE="src/spmm_device_fpga.cpp:241" VARIABLE="icmp_ln241" MODULE="pu_kernel_2_Pipeline_VITIS_LOOP_241_3" LOOP="VITIS_LOOP_241_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln241_fu_77_p2" SOURCE="src/spmm_device_fpga.cpp:241" VARIABLE="add_ln241" MODULE="pu_kernel_2_Pipeline_VITIS_LOOP_241_3" LOOP="VITIS_LOOP_241_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln235_fu_96_p2" SOURCE="src/spmm_device_fpga.cpp:235" VARIABLE="icmp_ln235" MODULE="pu_kernel_2_Pipeline_VITIS_LOOP_235_2" LOOP="VITIS_LOOP_235_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_fu_102_p2" SOURCE="src/spmm_device_fpga.cpp:235" VARIABLE="add_ln235" MODULE="pu_kernel_2_Pipeline_VITIS_LOOP_235_2" LOOP="VITIS_LOOP_235_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U133" SOURCE="src/spmm_device_fpga.cpp:237" VARIABLE="add_i" MODULE="pu_kernel_2_Pipeline_VITIS_LOOP_235_2" LOOP="VITIS_LOOP_235_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U134" SOURCE="src/spmm_device_fpga.cpp:237" VARIABLE="add2_i" MODULE="pu_kernel_2_Pipeline_VITIS_LOOP_235_2" LOOP="VITIS_LOOP_235_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln148_fu_58_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="icmp_ln148" MODULE="pu_kernel_2_Pipeline_VITIS_LOOP_148_137" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_64_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="add_ln148" MODULE="pu_kernel_2_Pipeline_VITIS_LOOP_148_137" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dbuf_U" SOURCE="src/spmm_device_fpga.cpp:163" VARIABLE="Dbuf" MODULE="pu_kernel_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_value_U" SOURCE="src/spmm_device_fpga.cpp:174" VARIABLE="tile_value" MODULE="pu_kernel_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="tile_y_U" SOURCE="src/spmm_device_fpga.cpp:174" VARIABLE="tile_y" MODULE="pu_kernel_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_ref_U" SOURCE="src/spmm_device_fpga.cpp:175" VARIABLE="tile_ref" MODULE="pu_kernel_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_to_dbuf_begin_U" SOURCE="" VARIABLE="tile_to_dbuf_begin" MODULE="pu_kernel_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_v_value_U" SOURCE="src/spmm_device_fpga.cpp:178" VARIABLE="p_v_value" MODULE="pu_kernel_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_v_y_U" SOURCE="src/spmm_device_fpga.cpp:178" VARIABLE="p_v_y" MODULE="pu_kernel_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ref_U" SOURCE="src/spmm_device_fpga.cpp:178" VARIABLE="p_ref" MODULE="pu_kernel_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="resA_U" SOURCE="src/spmm_device_fpga.cpp:189" VARIABLE="resA" MODULE="pu_kernel_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="resB_U" SOURCE="src/spmm_device_fpga.cpp:189" VARIABLE="resB" MODULE="pu_kernel_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="AU0_U" SOURCE="src/spmm_device_fpga.cpp:190" VARIABLE="AU0" MODULE="pu_kernel_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln202_fu_648_p2" SOURCE="src/spmm_device_fpga.cpp:202" VARIABLE="icmp_ln202" MODULE="pu_kernel_2" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_fu_654_p2" SOURCE="src/spmm_device_fpga.cpp:202" VARIABLE="add_ln202" MODULE="pu_kernel_2" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln210_fu_673_p2" SOURCE="src/spmm_device_fpga.cpp:210" VARIABLE="icmp_ln210" MODULE="pu_kernel_2" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln211_fu_697_p2" SOURCE="src/spmm_device_fpga.cpp:211" VARIABLE="icmp_ln211" MODULE="pu_kernel_2" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln212_fu_705_p2" SOURCE="src/spmm_device_fpga.cpp:212" VARIABLE="icmp_ln212" MODULE="pu_kernel_2" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln234_fu_715_p2" SOURCE="src/spmm_device_fpga.cpp:234" VARIABLE="icmp_ln234" MODULE="pu_kernel_2" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln251_fu_679_p2" SOURCE="src/spmm_device_fpga.cpp:251" VARIABLE="icmp_ln251" MODULE="pu_kernel_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln181_fu_129_p2" SOURCE="src/spmm_device_fpga.cpp:181" VARIABLE="icmp_ln181" MODULE="pu_kernel_3_Pipeline_pu_save_stream_into_pu" LOOP="pu_save_stream_into_pu" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_135_p2" SOURCE="src/spmm_device_fpga.cpp:181" VARIABLE="add_ln181" MODULE="pu_kernel_3_Pipeline_pu_save_stream_into_pu" LOOP="pu_save_stream_into_pu" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln195_fu_58_p2" SOURCE="src/spmm_device_fpga.cpp:195" VARIABLE="icmp_ln195" MODULE="pu_kernel_3_Pipeline_init_au" LOOP="init_au" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_fu_64_p2" SOURCE="src/spmm_device_fpga.cpp:195" VARIABLE="add_ln195" MODULE="pu_kernel_3_Pipeline_init_au" LOOP="init_au" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln148_fu_58_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="icmp_ln148" MODULE="pu_kernel_3_Pipeline_VITIS_LOOP_148_134" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_64_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="add_ln148" MODULE="pu_kernel_3_Pipeline_VITIS_LOOP_148_134" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln148_fu_58_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="icmp_ln148" MODULE="pu_kernel_3_Pipeline_VITIS_LOOP_148_1" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_64_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="add_ln148" MODULE="pu_kernel_3_Pipeline_VITIS_LOOP_148_1" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln241_fu_71_p2" SOURCE="src/spmm_device_fpga.cpp:241" VARIABLE="icmp_ln241" MODULE="pu_kernel_3_Pipeline_VITIS_LOOP_241_3" LOOP="VITIS_LOOP_241_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln241_fu_77_p2" SOURCE="src/spmm_device_fpga.cpp:241" VARIABLE="add_ln241" MODULE="pu_kernel_3_Pipeline_VITIS_LOOP_241_3" LOOP="VITIS_LOOP_241_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln235_fu_96_p2" SOURCE="src/spmm_device_fpga.cpp:235" VARIABLE="icmp_ln235" MODULE="pu_kernel_3_Pipeline_VITIS_LOOP_235_2" LOOP="VITIS_LOOP_235_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_fu_102_p2" SOURCE="src/spmm_device_fpga.cpp:235" VARIABLE="add_ln235" MODULE="pu_kernel_3_Pipeline_VITIS_LOOP_235_2" LOOP="VITIS_LOOP_235_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U163" SOURCE="src/spmm_device_fpga.cpp:237" VARIABLE="add_i" MODULE="pu_kernel_3_Pipeline_VITIS_LOOP_235_2" LOOP="VITIS_LOOP_235_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U164" SOURCE="src/spmm_device_fpga.cpp:237" VARIABLE="add1_i" MODULE="pu_kernel_3_Pipeline_VITIS_LOOP_235_2" LOOP="VITIS_LOOP_235_2" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln148_fu_58_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="icmp_ln148" MODULE="pu_kernel_3_Pipeline_VITIS_LOOP_148_135" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_64_p2" SOURCE="src/spmm_device_fpga.cpp:148" VARIABLE="add_ln148" MODULE="pu_kernel_3_Pipeline_VITIS_LOOP_148_135" LOOP="VITIS_LOOP_148_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="Dbuf_U" SOURCE="src/spmm_device_fpga.cpp:163" VARIABLE="Dbuf" MODULE="pu_kernel_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_value_U" SOURCE="src/spmm_device_fpga.cpp:174" VARIABLE="tile_value" MODULE="pu_kernel_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="tile_y_U" SOURCE="src/spmm_device_fpga.cpp:174" VARIABLE="tile_y" MODULE="pu_kernel_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_ref_U" SOURCE="src/spmm_device_fpga.cpp:175" VARIABLE="tile_ref" MODULE="pu_kernel_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile_to_dbuf_begin_U" SOURCE="" VARIABLE="tile_to_dbuf_begin" MODULE="pu_kernel_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_v_value_U" SOURCE="src/spmm_device_fpga.cpp:178" VARIABLE="p_v_value" MODULE="pu_kernel_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_v_y_U" SOURCE="src/spmm_device_fpga.cpp:178" VARIABLE="p_v_y" MODULE="pu_kernel_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ref_U" SOURCE="src/spmm_device_fpga.cpp:178" VARIABLE="p_ref" MODULE="pu_kernel_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="resA_U" SOURCE="src/spmm_device_fpga.cpp:189" VARIABLE="resA" MODULE="pu_kernel_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="resB_U" SOURCE="src/spmm_device_fpga.cpp:189" VARIABLE="resB" MODULE="pu_kernel_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="AU0_U" SOURCE="src/spmm_device_fpga.cpp:190" VARIABLE="AU0" MODULE="pu_kernel_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln202_fu_648_p2" SOURCE="src/spmm_device_fpga.cpp:202" VARIABLE="icmp_ln202" MODULE="pu_kernel_3" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_fu_654_p2" SOURCE="src/spmm_device_fpga.cpp:202" VARIABLE="add_ln202" MODULE="pu_kernel_3" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln210_fu_673_p2" SOURCE="src/spmm_device_fpga.cpp:210" VARIABLE="icmp_ln210" MODULE="pu_kernel_3" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln211_fu_697_p2" SOURCE="src/spmm_device_fpga.cpp:211" VARIABLE="icmp_ln211" MODULE="pu_kernel_3" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln212_fu_705_p2" SOURCE="src/spmm_device_fpga.cpp:212" VARIABLE="icmp_ln212" MODULE="pu_kernel_3" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln234_fu_715_p2" SOURCE="src/spmm_device_fpga.cpp:234" VARIABLE="icmp_ln234" MODULE="pu_kernel_3" LOOP="VITIS_LOOP_202_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln251_fu_679_p2" SOURCE="src/spmm_device_fpga.cpp:251" VARIABLE="icmp_ln251" MODULE="pu_kernel_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="s_01_U" SOURCE="" VARIABLE="s_01" MODULE="dataflow_in_loop_row_loop" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="s_12_U" SOURCE="" VARIABLE="s_12" MODULE="dataflow_in_loop_row_loop" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="s_23_U" SOURCE="" VARIABLE="s_23" MODULE="dataflow_in_loop_row_loop" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="memory" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="s_34_U" SOURCE="" VARIABLE="s_34" MODULE="dataflow_in_loop_row_loop" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln311_fu_211_p2" SOURCE="src/spmm_device_fpga.cpp:311" VARIABLE="icmp_ln311" MODULE="spmm_hls" LOOP="row_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_216_p2" SOURCE="src/spmm_device_fpga.cpp:311" VARIABLE="i_3" MODULE="spmm_hls" LOOP="row_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem1_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem2_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem3_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem3" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem4_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem4" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem5_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem5" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem6_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem6" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
