
LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003144  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003250  08003250  00013250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003274  08003274  00020054  2**0
                  CONTENTS
  4 .ARM          00000000  08003274  08003274  00020054  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003274  08003274  00020054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003274  08003274  00013274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003278  08003278  00013278  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000054  20000000  0800327c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d8  20000054  080032d0  00020054  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000012c  080032d0  0002012c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a310  00000000  00000000  0002007d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c84  00000000  00000000  0002a38d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ac0  00000000  00000000  0002c018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009b8  00000000  00000000  0002cad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016eaa  00000000  00000000  0002d490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c50b  00000000  00000000  0004433a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082771  00000000  00000000  00050845  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d2fb6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a84  00000000  00000000  000d300c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000054 	.word	0x20000054
 8000128:	00000000 	.word	0x00000000
 800012c:	08003238 	.word	0x08003238

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000058 	.word	0x20000058
 8000148:	08003238 	.word	0x08003238

0800014c <subKeyProcess>:
// after the button is pressed more than 1 second .
int counterForButtonPress1s [ BUTTONS_NUMBER ] = {100, 100, 100};
//int counterForButtonPress1s = 100;
//int TimeOutForKeyPress = 100;

void subKeyProcess(int i){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	button_flag[i] = 1;
 8000154:	4a04      	ldr	r2, [pc, #16]	; (8000168 <subKeyProcess+0x1c>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	2101      	movs	r1, #1
 800015a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800015e:	bf00      	nop
 8000160:	370c      	adds	r7, #12
 8000162:	46bd      	mov	sp, r7
 8000164:	bc80      	pop	{r7}
 8000166:	4770      	bx	lr
 8000168:	20000070 	.word	0x20000070

0800016c <getKeyInput>:

void getKeyInput () {
 800016c:	b580      	push	{r7, lr}
 800016e:	b082      	sub	sp, #8
 8000170:	af00      	add	r7, sp, #0
	for ( int i = 0; i < BUTTONS_NUMBER ; i++) {
 8000172:	2300      	movs	r3, #0
 8000174:	607b      	str	r3, [r7, #4]
 8000176:	e073      	b.n	8000260 <getKeyInput+0xf4>
		KeyReg2[i] = KeyReg1[i];
 8000178:	4a3d      	ldr	r2, [pc, #244]	; (8000270 <getKeyInput+0x104>)
 800017a:	687b      	ldr	r3, [r7, #4]
 800017c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000180:	493c      	ldr	r1, [pc, #240]	; (8000274 <getKeyInput+0x108>)
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg0[i];
 8000188:	4a3b      	ldr	r2, [pc, #236]	; (8000278 <getKeyInput+0x10c>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000190:	4937      	ldr	r1, [pc, #220]	; (8000270 <getKeyInput+0x104>)
 8000192:	687b      	ldr	r3, [r7, #4]
 8000194:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg0[0] = HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin);
 8000198:	2101      	movs	r1, #1
 800019a:	4838      	ldr	r0, [pc, #224]	; (800027c <getKeyInput+0x110>)
 800019c:	f002 f820 	bl	80021e0 <HAL_GPIO_ReadPin>
 80001a0:	4603      	mov	r3, r0
 80001a2:	461a      	mov	r2, r3
 80001a4:	4b34      	ldr	r3, [pc, #208]	; (8000278 <getKeyInput+0x10c>)
 80001a6:	601a      	str	r2, [r3, #0]
		KeyReg0[1] = HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin);
 80001a8:	2102      	movs	r1, #2
 80001aa:	4834      	ldr	r0, [pc, #208]	; (800027c <getKeyInput+0x110>)
 80001ac:	f002 f818 	bl	80021e0 <HAL_GPIO_ReadPin>
 80001b0:	4603      	mov	r3, r0
 80001b2:	461a      	mov	r2, r3
 80001b4:	4b30      	ldr	r3, [pc, #192]	; (8000278 <getKeyInput+0x10c>)
 80001b6:	605a      	str	r2, [r3, #4]
		KeyReg0[2] = HAL_GPIO_ReadPin(BUTTON_3_GPIO_Port, BUTTON_3_Pin);
 80001b8:	2104      	movs	r1, #4
 80001ba:	4830      	ldr	r0, [pc, #192]	; (800027c <getKeyInput+0x110>)
 80001bc:	f002 f810 	bl	80021e0 <HAL_GPIO_ReadPin>
 80001c0:	4603      	mov	r3, r0
 80001c2:	461a      	mov	r2, r3
 80001c4:	4b2c      	ldr	r3, [pc, #176]	; (8000278 <getKeyInput+0x10c>)
 80001c6:	609a      	str	r2, [r3, #8]
		if( KeyReg1[i] == KeyReg0[i] && KeyReg1[i] == KeyReg2[i] ){
 80001c8:	4a29      	ldr	r2, [pc, #164]	; (8000270 <getKeyInput+0x104>)
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001d0:	4929      	ldr	r1, [pc, #164]	; (8000278 <getKeyInput+0x10c>)
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001d8:	429a      	cmp	r2, r3
 80001da:	d13e      	bne.n	800025a <getKeyInput+0xee>
 80001dc:	4a24      	ldr	r2, [pc, #144]	; (8000270 <getKeyInput+0x104>)
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001e4:	4923      	ldr	r1, [pc, #140]	; (8000274 <getKeyInput+0x108>)
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001ec:	429a      	cmp	r2, r3
 80001ee:	d134      	bne.n	800025a <getKeyInput+0xee>
			if(KeyReg0[i] != KeyReg3[i]){
 80001f0:	4a21      	ldr	r2, [pc, #132]	; (8000278 <getKeyInput+0x10c>)
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001f8:	4921      	ldr	r1, [pc, #132]	; (8000280 <getKeyInput+0x114>)
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000200:	429a      	cmp	r2, r3
 8000202:	d016      	beq.n	8000232 <getKeyInput+0xc6>
				KeyReg3[i] = KeyReg0[i];
 8000204:	4a1c      	ldr	r2, [pc, #112]	; (8000278 <getKeyInput+0x10c>)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800020c:	491c      	ldr	r1, [pc, #112]	; (8000280 <getKeyInput+0x114>)
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(KeyReg0[i] == PRESSED_STATE){
 8000214:	4a18      	ldr	r2, [pc, #96]	; (8000278 <getKeyInput+0x10c>)
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800021c:	2b00      	cmp	r3, #0
 800021e:	d11c      	bne.n	800025a <getKeyInput+0xee>
					//TODO
					subKeyProcess(i);
 8000220:	6878      	ldr	r0, [r7, #4]
 8000222:	f7ff ff93 	bl	800014c <subKeyProcess>
					counterForButtonPress1s[i] = 100;
 8000226:	4a17      	ldr	r2, [pc, #92]	; (8000284 <getKeyInput+0x118>)
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	2164      	movs	r1, #100	; 0x64
 800022c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000230:	e013      	b.n	800025a <getKeyInput+0xee>
				}
			}
			else {
				counterForButtonPress1s[i]--;
 8000232:	4a14      	ldr	r2, [pc, #80]	; (8000284 <getKeyInput+0x118>)
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800023a:	1e5a      	subs	r2, r3, #1
 800023c:	4911      	ldr	r1, [pc, #68]	; (8000284 <getKeyInput+0x118>)
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(counterForButtonPress1s[i] <= 0){
 8000244:	4a0f      	ldr	r2, [pc, #60]	; (8000284 <getKeyInput+0x118>)
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800024c:	2b00      	cmp	r3, #0
 800024e:	dc04      	bgt.n	800025a <getKeyInput+0xee>
//					if(KeyReg0[i] == PRESSED_STATE){
//						//TODO
//						subKeyProcess(i);
//					}
//					counterForButtonPress1s[i] = 100;
					KeyReg3[i] = NORMAL_STATE;
 8000250:	4a0b      	ldr	r2, [pc, #44]	; (8000280 <getKeyInput+0x114>)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	2101      	movs	r1, #1
 8000256:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for ( int i = 0; i < BUTTONS_NUMBER ; i++) {
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	3301      	adds	r3, #1
 800025e:	607b      	str	r3, [r7, #4]
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	2b02      	cmp	r3, #2
 8000264:	dd88      	ble.n	8000178 <getKeyInput+0xc>
				}
			}
		}
	}
}
 8000266:	bf00      	nop
 8000268:	bf00      	nop
 800026a:	3708      	adds	r7, #8
 800026c:	46bd      	mov	sp, r7
 800026e:	bd80      	pop	{r7, pc}
 8000270:	2000000c 	.word	0x2000000c
 8000274:	20000018 	.word	0x20000018
 8000278:	20000000 	.word	0x20000000
 800027c:	40010c00 	.word	0x40010c00
 8000280:	20000024 	.word	0x20000024
 8000284:	20000030 	.word	0x20000030

08000288 <is_button_pressed>:

int is_button_pressed ( int index ) {
 8000288:	b480      	push	{r7}
 800028a:	b083      	sub	sp, #12
 800028c:	af00      	add	r7, sp, #0
 800028e:	6078      	str	r0, [r7, #4]
	if(button_flag[index] == 1){
 8000290:	4a09      	ldr	r2, [pc, #36]	; (80002b8 <is_button_pressed+0x30>)
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000298:	2b01      	cmp	r3, #1
 800029a:	d106      	bne.n	80002aa <is_button_pressed+0x22>
		button_flag[index] = 0;
 800029c:	4a06      	ldr	r2, [pc, #24]	; (80002b8 <is_button_pressed+0x30>)
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	2100      	movs	r1, #0
 80002a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 80002a6:	2301      	movs	r3, #1
 80002a8:	e000      	b.n	80002ac <is_button_pressed+0x24>
	}
	return 0;
 80002aa:	2300      	movs	r3, #0
}
 80002ac:	4618      	mov	r0, r3
 80002ae:	370c      	adds	r7, #12
 80002b0:	46bd      	mov	sp, r7
 80002b2:	bc80      	pop	{r7}
 80002b4:	4770      	bx	lr
 80002b6:	bf00      	nop
 80002b8:	20000070 	.word	0x20000070

080002bc <fsm_auto>:
 *      Author: Asus
 */

#include "fsm_automatic.h"

void fsm_auto(){
 80002bc:	b580      	push	{r7, lr}
 80002be:	af00      	add	r7, sp, #0
	if(MODE == MODE1){
 80002c0:	4b95      	ldr	r3, [pc, #596]	; (8000518 <fsm_auto+0x25c>)
 80002c2:	781b      	ldrb	r3, [r3, #0]
 80002c4:	2b01      	cmp	r3, #1
 80002c6:	f040 8124 	bne.w	8000512 <fsm_auto+0x256>
		switch(TopToBottomLedAutoState){
 80002ca:	4b94      	ldr	r3, [pc, #592]	; (800051c <fsm_auto+0x260>)
 80002cc:	781b      	ldrb	r3, [r3, #0]
 80002ce:	2b03      	cmp	r3, #3
 80002d0:	d862      	bhi.n	8000398 <fsm_auto+0xdc>
 80002d2:	a201      	add	r2, pc, #4	; (adr r2, 80002d8 <fsm_auto+0x1c>)
 80002d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002d8:	080002e9 	.word	0x080002e9
 80002dc:	080002f7 	.word	0x080002f7
 80002e0:	0800032d 	.word	0x0800032d
 80002e4:	08000363 	.word	0x08000363
		case LED_INIT:
			// turn off all led
			TopToBottomLedAutoState = RED;
 80002e8:	4b8c      	ldr	r3, [pc, #560]	; (800051c <fsm_auto+0x260>)
 80002ea:	2201      	movs	r2, #1
 80002ec:	701a      	strb	r2, [r3, #0]
			setTimer0(100);
 80002ee:	2064      	movs	r0, #100	; 0x64
 80002f0:	f001 fa6a 	bl	80017c8 <setTimer0>
			break;
 80002f4:	e057      	b.n	80003a6 <fsm_auto+0xea>
		case RED:
			displayTopToBottomLED(RED);
 80002f6:	2001      	movs	r0, #1
 80002f8:	f000 ff88 	bl	800120c <displayTopToBottomLED>
			if(timer0_flag == 1){
 80002fc:	4b88      	ldr	r3, [pc, #544]	; (8000520 <fsm_auto+0x264>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	2b01      	cmp	r3, #1
 8000302:	d14b      	bne.n	800039c <fsm_auto+0xe0>
				countdownTopToBottomLed--;
 8000304:	4b87      	ldr	r3, [pc, #540]	; (8000524 <fsm_auto+0x268>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	3b01      	subs	r3, #1
 800030a:	4a86      	ldr	r2, [pc, #536]	; (8000524 <fsm_auto+0x268>)
 800030c:	6013      	str	r3, [r2, #0]
				if(countdownTopToBottomLed <= 0){
 800030e:	4b85      	ldr	r3, [pc, #532]	; (8000524 <fsm_auto+0x268>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	2b00      	cmp	r3, #0
 8000314:	dc06      	bgt.n	8000324 <fsm_auto+0x68>
					countdownTopToBottomLed = greenDelay;
 8000316:	4b84      	ldr	r3, [pc, #528]	; (8000528 <fsm_auto+0x26c>)
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	4a82      	ldr	r2, [pc, #520]	; (8000524 <fsm_auto+0x268>)
 800031c:	6013      	str	r3, [r2, #0]
					TopToBottomLedAutoState = GREEN;
 800031e:	4b7f      	ldr	r3, [pc, #508]	; (800051c <fsm_auto+0x260>)
 8000320:	2202      	movs	r2, #2
 8000322:	701a      	strb	r2, [r3, #0]
				}
				setTimer0(100);
 8000324:	2064      	movs	r0, #100	; 0x64
 8000326:	f001 fa4f 	bl	80017c8 <setTimer0>
			}
			break;
 800032a:	e037      	b.n	800039c <fsm_auto+0xe0>
		case GREEN:
			displayTopToBottomLED(GREEN);
 800032c:	2002      	movs	r0, #2
 800032e:	f000 ff6d 	bl	800120c <displayTopToBottomLED>
			if(timer0_flag == 1){
 8000332:	4b7b      	ldr	r3, [pc, #492]	; (8000520 <fsm_auto+0x264>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	2b01      	cmp	r3, #1
 8000338:	d132      	bne.n	80003a0 <fsm_auto+0xe4>
				countdownTopToBottomLed--;
 800033a:	4b7a      	ldr	r3, [pc, #488]	; (8000524 <fsm_auto+0x268>)
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	3b01      	subs	r3, #1
 8000340:	4a78      	ldr	r2, [pc, #480]	; (8000524 <fsm_auto+0x268>)
 8000342:	6013      	str	r3, [r2, #0]
				if(countdownTopToBottomLed <= 0){
 8000344:	4b77      	ldr	r3, [pc, #476]	; (8000524 <fsm_auto+0x268>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	2b00      	cmp	r3, #0
 800034a:	dc06      	bgt.n	800035a <fsm_auto+0x9e>
					countdownTopToBottomLed = yellowDelay;
 800034c:	4b77      	ldr	r3, [pc, #476]	; (800052c <fsm_auto+0x270>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	4a74      	ldr	r2, [pc, #464]	; (8000524 <fsm_auto+0x268>)
 8000352:	6013      	str	r3, [r2, #0]
					TopToBottomLedAutoState = YELLOW;
 8000354:	4b71      	ldr	r3, [pc, #452]	; (800051c <fsm_auto+0x260>)
 8000356:	2203      	movs	r2, #3
 8000358:	701a      	strb	r2, [r3, #0]
				}
				setTimer0(100);
 800035a:	2064      	movs	r0, #100	; 0x64
 800035c:	f001 fa34 	bl	80017c8 <setTimer0>
			}
			break;
 8000360:	e01e      	b.n	80003a0 <fsm_auto+0xe4>
		case YELLOW:
			displayTopToBottomLED(YELLOW);
 8000362:	2003      	movs	r0, #3
 8000364:	f000 ff52 	bl	800120c <displayTopToBottomLED>
			if(timer0_flag == 1){
 8000368:	4b6d      	ldr	r3, [pc, #436]	; (8000520 <fsm_auto+0x264>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	2b01      	cmp	r3, #1
 800036e:	d119      	bne.n	80003a4 <fsm_auto+0xe8>
				countdownTopToBottomLed--;
 8000370:	4b6c      	ldr	r3, [pc, #432]	; (8000524 <fsm_auto+0x268>)
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	3b01      	subs	r3, #1
 8000376:	4a6b      	ldr	r2, [pc, #428]	; (8000524 <fsm_auto+0x268>)
 8000378:	6013      	str	r3, [r2, #0]
				if(countdownTopToBottomLed <= 0){
 800037a:	4b6a      	ldr	r3, [pc, #424]	; (8000524 <fsm_auto+0x268>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	2b00      	cmp	r3, #0
 8000380:	dc06      	bgt.n	8000390 <fsm_auto+0xd4>
					countdownTopToBottomLed = redDelay;
 8000382:	4b6b      	ldr	r3, [pc, #428]	; (8000530 <fsm_auto+0x274>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	4a67      	ldr	r2, [pc, #412]	; (8000524 <fsm_auto+0x268>)
 8000388:	6013      	str	r3, [r2, #0]
					TopToBottomLedAutoState = RED;
 800038a:	4b64      	ldr	r3, [pc, #400]	; (800051c <fsm_auto+0x260>)
 800038c:	2201      	movs	r2, #1
 800038e:	701a      	strb	r2, [r3, #0]
				}
				setTimer0(100);
 8000390:	2064      	movs	r0, #100	; 0x64
 8000392:	f001 fa19 	bl	80017c8 <setTimer0>
			}
			break;
 8000396:	e005      	b.n	80003a4 <fsm_auto+0xe8>
		default:
			break;
 8000398:	bf00      	nop
 800039a:	e004      	b.n	80003a6 <fsm_auto+0xea>
			break;
 800039c:	bf00      	nop
 800039e:	e002      	b.n	80003a6 <fsm_auto+0xea>
			break;
 80003a0:	bf00      	nop
 80003a2:	e000      	b.n	80003a6 <fsm_auto+0xea>
			break;
 80003a4:	bf00      	nop
		}

		switch(LeftToRightLedAutoState){
 80003a6:	4b63      	ldr	r3, [pc, #396]	; (8000534 <fsm_auto+0x278>)
 80003a8:	781b      	ldrb	r3, [r3, #0]
 80003aa:	2b03      	cmp	r3, #3
 80003ac:	d862      	bhi.n	8000474 <fsm_auto+0x1b8>
 80003ae:	a201      	add	r2, pc, #4	; (adr r2, 80003b4 <fsm_auto+0xf8>)
 80003b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003b4:	080003c5 	.word	0x080003c5
 80003b8:	080003d3 	.word	0x080003d3
 80003bc:	08000409 	.word	0x08000409
 80003c0:	0800043f 	.word	0x0800043f
		case LED_INIT:
			// turn off all led
			LeftToRightLedAutoState = GREEN;
 80003c4:	4b5b      	ldr	r3, [pc, #364]	; (8000534 <fsm_auto+0x278>)
 80003c6:	2202      	movs	r2, #2
 80003c8:	701a      	strb	r2, [r3, #0]
			setTimer1(100);
 80003ca:	2064      	movs	r0, #100	; 0x64
 80003cc:	f001 fa10 	bl	80017f0 <setTimer1>
			break;
 80003d0:	e057      	b.n	8000482 <fsm_auto+0x1c6>
		case RED:
			displayLeftToRightLED(RED);
 80003d2:	2001      	movs	r0, #1
 80003d4:	f000 ff76 	bl	80012c4 <displayLeftToRightLED>
			if(timer1_flag == 1){
 80003d8:	4b57      	ldr	r3, [pc, #348]	; (8000538 <fsm_auto+0x27c>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	2b01      	cmp	r3, #1
 80003de:	d14b      	bne.n	8000478 <fsm_auto+0x1bc>
				countdownLeftToRightLed--;
 80003e0:	4b56      	ldr	r3, [pc, #344]	; (800053c <fsm_auto+0x280>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	3b01      	subs	r3, #1
 80003e6:	4a55      	ldr	r2, [pc, #340]	; (800053c <fsm_auto+0x280>)
 80003e8:	6013      	str	r3, [r2, #0]
				if(countdownLeftToRightLed <= 0){
 80003ea:	4b54      	ldr	r3, [pc, #336]	; (800053c <fsm_auto+0x280>)
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	dc06      	bgt.n	8000400 <fsm_auto+0x144>
					countdownLeftToRightLed = greenDelay;
 80003f2:	4b4d      	ldr	r3, [pc, #308]	; (8000528 <fsm_auto+0x26c>)
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	4a51      	ldr	r2, [pc, #324]	; (800053c <fsm_auto+0x280>)
 80003f8:	6013      	str	r3, [r2, #0]
					LeftToRightLedAutoState = GREEN;
 80003fa:	4b4e      	ldr	r3, [pc, #312]	; (8000534 <fsm_auto+0x278>)
 80003fc:	2202      	movs	r2, #2
 80003fe:	701a      	strb	r2, [r3, #0]
				}
				setTimer1(100);
 8000400:	2064      	movs	r0, #100	; 0x64
 8000402:	f001 f9f5 	bl	80017f0 <setTimer1>
			}
			break;
 8000406:	e037      	b.n	8000478 <fsm_auto+0x1bc>
		case GREEN:
			displayLeftToRightLED(GREEN);
 8000408:	2002      	movs	r0, #2
 800040a:	f000 ff5b 	bl	80012c4 <displayLeftToRightLED>
			if(timer1_flag == 1){
 800040e:	4b4a      	ldr	r3, [pc, #296]	; (8000538 <fsm_auto+0x27c>)
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	2b01      	cmp	r3, #1
 8000414:	d132      	bne.n	800047c <fsm_auto+0x1c0>
				countdownLeftToRightLed--;
 8000416:	4b49      	ldr	r3, [pc, #292]	; (800053c <fsm_auto+0x280>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	3b01      	subs	r3, #1
 800041c:	4a47      	ldr	r2, [pc, #284]	; (800053c <fsm_auto+0x280>)
 800041e:	6013      	str	r3, [r2, #0]
				if(countdownLeftToRightLed <= 0){
 8000420:	4b46      	ldr	r3, [pc, #280]	; (800053c <fsm_auto+0x280>)
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	2b00      	cmp	r3, #0
 8000426:	dc06      	bgt.n	8000436 <fsm_auto+0x17a>
					countdownLeftToRightLed = yellowDelay;
 8000428:	4b40      	ldr	r3, [pc, #256]	; (800052c <fsm_auto+0x270>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	4a43      	ldr	r2, [pc, #268]	; (800053c <fsm_auto+0x280>)
 800042e:	6013      	str	r3, [r2, #0]
					LeftToRightLedAutoState = YELLOW;
 8000430:	4b40      	ldr	r3, [pc, #256]	; (8000534 <fsm_auto+0x278>)
 8000432:	2203      	movs	r2, #3
 8000434:	701a      	strb	r2, [r3, #0]
				}
				setTimer1(100);
 8000436:	2064      	movs	r0, #100	; 0x64
 8000438:	f001 f9da 	bl	80017f0 <setTimer1>
			}
			break;
 800043c:	e01e      	b.n	800047c <fsm_auto+0x1c0>
		case YELLOW:
			displayLeftToRightLED(YELLOW);
 800043e:	2003      	movs	r0, #3
 8000440:	f000 ff40 	bl	80012c4 <displayLeftToRightLED>
			if(timer1_flag == 1){
 8000444:	4b3c      	ldr	r3, [pc, #240]	; (8000538 <fsm_auto+0x27c>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	2b01      	cmp	r3, #1
 800044a:	d119      	bne.n	8000480 <fsm_auto+0x1c4>
				countdownLeftToRightLed--;
 800044c:	4b3b      	ldr	r3, [pc, #236]	; (800053c <fsm_auto+0x280>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	3b01      	subs	r3, #1
 8000452:	4a3a      	ldr	r2, [pc, #232]	; (800053c <fsm_auto+0x280>)
 8000454:	6013      	str	r3, [r2, #0]
				if(countdownLeftToRightLed <= 0){
 8000456:	4b39      	ldr	r3, [pc, #228]	; (800053c <fsm_auto+0x280>)
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	2b00      	cmp	r3, #0
 800045c:	dc06      	bgt.n	800046c <fsm_auto+0x1b0>
					countdownLeftToRightLed = redDelay;
 800045e:	4b34      	ldr	r3, [pc, #208]	; (8000530 <fsm_auto+0x274>)
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	4a36      	ldr	r2, [pc, #216]	; (800053c <fsm_auto+0x280>)
 8000464:	6013      	str	r3, [r2, #0]
					LeftToRightLedAutoState = RED;
 8000466:	4b33      	ldr	r3, [pc, #204]	; (8000534 <fsm_auto+0x278>)
 8000468:	2201      	movs	r2, #1
 800046a:	701a      	strb	r2, [r3, #0]
				}
				setTimer1(100);
 800046c:	2064      	movs	r0, #100	; 0x64
 800046e:	f001 f9bf 	bl	80017f0 <setTimer1>
			}
			break;
 8000472:	e005      	b.n	8000480 <fsm_auto+0x1c4>
		default:
			break;
 8000474:	bf00      	nop
 8000476:	e004      	b.n	8000482 <fsm_auto+0x1c6>
			break;
 8000478:	bf00      	nop
 800047a:	e002      	b.n	8000482 <fsm_auto+0x1c6>
			break;
 800047c:	bf00      	nop
 800047e:	e000      	b.n	8000482 <fsm_auto+0x1c6>
			break;
 8000480:	bf00      	nop
		}

		switch(seg7AutoState){
 8000482:	4b2f      	ldr	r3, [pc, #188]	; (8000540 <fsm_auto+0x284>)
 8000484:	781b      	ldrb	r3, [r3, #0]
 8000486:	2b02      	cmp	r3, #2
 8000488:	d020      	beq.n	80004cc <fsm_auto+0x210>
 800048a:	2b02      	cmp	r3, #2
 800048c:	dc31      	bgt.n	80004f2 <fsm_auto+0x236>
 800048e:	2b00      	cmp	r3, #0
 8000490:	d002      	beq.n	8000498 <fsm_auto+0x1dc>
 8000492:	2b01      	cmp	r3, #1
 8000494:	d007      	beq.n	80004a6 <fsm_auto+0x1ea>
					seg7AutoState = FIRST;
					setTimer2(50);
				}
				break;
			default:
				break;
 8000496:	e02c      	b.n	80004f2 <fsm_auto+0x236>
				seg7AutoState = FIRST;
 8000498:	4b29      	ldr	r3, [pc, #164]	; (8000540 <fsm_auto+0x284>)
 800049a:	2201      	movs	r2, #1
 800049c:	701a      	strb	r2, [r3, #0]
				setTimer2(1);
 800049e:	2001      	movs	r0, #1
 80004a0:	f001 f9ba 	bl	8001818 <setTimer2>
				break;
 80004a4:	e02a      	b.n	80004fc <fsm_auto+0x240>
				if(timer2_flag == 1){
 80004a6:	4b27      	ldr	r3, [pc, #156]	; (8000544 <fsm_auto+0x288>)
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	2b01      	cmp	r3, #1
 80004ac:	d123      	bne.n	80004f6 <fsm_auto+0x23a>
					showTimeDelay_First(countdownTopToBottomLed, countdownLeftToRightLed);
 80004ae:	4b1d      	ldr	r3, [pc, #116]	; (8000524 <fsm_auto+0x268>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	4a22      	ldr	r2, [pc, #136]	; (800053c <fsm_auto+0x280>)
 80004b4:	6812      	ldr	r2, [r2, #0]
 80004b6:	4611      	mov	r1, r2
 80004b8:	4618      	mov	r0, r3
 80004ba:	f001 f81b 	bl	80014f4 <showTimeDelay_First>
					seg7AutoState = SECOND;
 80004be:	4b20      	ldr	r3, [pc, #128]	; (8000540 <fsm_auto+0x284>)
 80004c0:	2202      	movs	r2, #2
 80004c2:	701a      	strb	r2, [r3, #0]
					setTimer2(50);
 80004c4:	2032      	movs	r0, #50	; 0x32
 80004c6:	f001 f9a7 	bl	8001818 <setTimer2>
				break;
 80004ca:	e014      	b.n	80004f6 <fsm_auto+0x23a>
				if(timer2_flag == 1){
 80004cc:	4b1d      	ldr	r3, [pc, #116]	; (8000544 <fsm_auto+0x288>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	2b01      	cmp	r3, #1
 80004d2:	d112      	bne.n	80004fa <fsm_auto+0x23e>
					showTimeDelay_Second(countdownTopToBottomLed, countdownLeftToRightLed);
 80004d4:	4b13      	ldr	r3, [pc, #76]	; (8000524 <fsm_auto+0x268>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	4a18      	ldr	r2, [pc, #96]	; (800053c <fsm_auto+0x280>)
 80004da:	6812      	ldr	r2, [r2, #0]
 80004dc:	4611      	mov	r1, r2
 80004de:	4618      	mov	r0, r3
 80004e0:	f001 f82c 	bl	800153c <showTimeDelay_Second>
					seg7AutoState = FIRST;
 80004e4:	4b16      	ldr	r3, [pc, #88]	; (8000540 <fsm_auto+0x284>)
 80004e6:	2201      	movs	r2, #1
 80004e8:	701a      	strb	r2, [r3, #0]
					setTimer2(50);
 80004ea:	2032      	movs	r0, #50	; 0x32
 80004ec:	f001 f994 	bl	8001818 <setTimer2>
				break;
 80004f0:	e003      	b.n	80004fa <fsm_auto+0x23e>
				break;
 80004f2:	bf00      	nop
 80004f4:	e002      	b.n	80004fc <fsm_auto+0x240>
				break;
 80004f6:	bf00      	nop
 80004f8:	e000      	b.n	80004fc <fsm_auto+0x240>
				break;
 80004fa:	bf00      	nop
		}

		if(is_button_pressed(0)){
 80004fc:	2000      	movs	r0, #0
 80004fe:	f7ff fec3 	bl	8000288 <is_button_pressed>
 8000502:	4603      	mov	r3, r0
 8000504:	2b00      	cmp	r3, #0
 8000506:	d004      	beq.n	8000512 <fsm_auto+0x256>
			MODE = MODE2;
 8000508:	4b03      	ldr	r3, [pc, #12]	; (8000518 <fsm_auto+0x25c>)
 800050a:	2202      	movs	r2, #2
 800050c:	701a      	strb	r2, [r3, #0]
			turnoff_leds();
 800050e:	f000 f81b 	bl	8000548 <turnoff_leds>
		}
	}
}
 8000512:	bf00      	nop
 8000514:	bd80      	pop	{r7, pc}
 8000516:	bf00      	nop
 8000518:	200000d0 	.word	0x200000d0
 800051c:	200000cc 	.word	0x200000cc
 8000520:	20000080 	.word	0x20000080
 8000524:	200000c8 	.word	0x200000c8
 8000528:	20000040 	.word	0x20000040
 800052c:	20000044 	.word	0x20000044
 8000530:	2000003c 	.word	0x2000003c
 8000534:	200000d8 	.word	0x200000d8
 8000538:	20000088 	.word	0x20000088
 800053c:	200000d4 	.word	0x200000d4
 8000540:	200000dd 	.word	0x200000dd
 8000544:	20000090 	.word	0x20000090

08000548 <turnoff_leds>:
 *      Author: Asus
 */

#include "fsm_manual.h"

void turnoff_leds(){
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TB_RED_GPIO_Port, TB_RED_Pin, SET);
 800054c:	2201      	movs	r2, #1
 800054e:	2108      	movs	r1, #8
 8000550:	480f      	ldr	r0, [pc, #60]	; (8000590 <turnoff_leds+0x48>)
 8000552:	f001 fe5c 	bl	800220e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TB_YELLOW_GPIO_Port, TB_YELLOW_Pin, SET);
 8000556:	2201      	movs	r2, #1
 8000558:	2110      	movs	r1, #16
 800055a:	480d      	ldr	r0, [pc, #52]	; (8000590 <turnoff_leds+0x48>)
 800055c:	f001 fe57 	bl	800220e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TB_GREEN_GPIO_Port, TB_GREEN_Pin, SET);
 8000560:	2201      	movs	r2, #1
 8000562:	2120      	movs	r1, #32
 8000564:	480a      	ldr	r0, [pc, #40]	; (8000590 <turnoff_leds+0x48>)
 8000566:	f001 fe52 	bl	800220e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LR_RED_GPIO_Port, LR_RED_Pin, SET);
 800056a:	2201      	movs	r2, #1
 800056c:	2140      	movs	r1, #64	; 0x40
 800056e:	4808      	ldr	r0, [pc, #32]	; (8000590 <turnoff_leds+0x48>)
 8000570:	f001 fe4d 	bl	800220e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LR_YELLOW_GPIO_Port, LR_YELLOW_Pin, SET);
 8000574:	2201      	movs	r2, #1
 8000576:	2180      	movs	r1, #128	; 0x80
 8000578:	4805      	ldr	r0, [pc, #20]	; (8000590 <turnoff_leds+0x48>)
 800057a:	f001 fe48 	bl	800220e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LR_GREEN_GPIO_Port, LR_GREEN_Pin, SET);
 800057e:	2201      	movs	r2, #1
 8000580:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000584:	4802      	ldr	r0, [pc, #8]	; (8000590 <turnoff_leds+0x48>)
 8000586:	f001 fe42 	bl	800220e <HAL_GPIO_WritePin>
}
 800058a:	bf00      	nop
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop
 8000590:	40010c00 	.word	0x40010c00

08000594 <check_time_valid>:

void check_time_valid(){
 8000594:	b480      	push	{r7}
 8000596:	b083      	sub	sp, #12
 8000598:	af00      	add	r7, sp, #0
	if (redDelay > (yellowDelay + greenDelay)){
 800059a:	4b24      	ldr	r3, [pc, #144]	; (800062c <check_time_valid+0x98>)
 800059c:	681a      	ldr	r2, [r3, #0]
 800059e:	4b24      	ldr	r3, [pc, #144]	; (8000630 <check_time_valid+0x9c>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	441a      	add	r2, r3
 80005a4:	4b23      	ldr	r3, [pc, #140]	; (8000634 <check_time_valid+0xa0>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	429a      	cmp	r2, r3
 80005aa:	da1a      	bge.n	80005e2 <check_time_valid+0x4e>
		int remainder = redDelay - yellowDelay - greenDelay;
 80005ac:	4b21      	ldr	r3, [pc, #132]	; (8000634 <check_time_valid+0xa0>)
 80005ae:	681a      	ldr	r2, [r3, #0]
 80005b0:	4b1e      	ldr	r3, [pc, #120]	; (800062c <check_time_valid+0x98>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	1ad2      	subs	r2, r2, r3
 80005b6:	4b1e      	ldr	r3, [pc, #120]	; (8000630 <check_time_valid+0x9c>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	1ad3      	subs	r3, r2, r3
 80005bc:	607b      	str	r3, [r7, #4]
		greenDelay = greenDelay + remainder/2;
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	0fda      	lsrs	r2, r3, #31
 80005c2:	4413      	add	r3, r2
 80005c4:	105b      	asrs	r3, r3, #1
 80005c6:	461a      	mov	r2, r3
 80005c8:	4b19      	ldr	r3, [pc, #100]	; (8000630 <check_time_valid+0x9c>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4413      	add	r3, r2
 80005ce:	4a18      	ldr	r2, [pc, #96]	; (8000630 <check_time_valid+0x9c>)
 80005d0:	6013      	str	r3, [r2, #0]
		yellowDelay = redDelay - greenDelay;
 80005d2:	4b18      	ldr	r3, [pc, #96]	; (8000634 <check_time_valid+0xa0>)
 80005d4:	681a      	ldr	r2, [r3, #0]
 80005d6:	4b16      	ldr	r3, [pc, #88]	; (8000630 <check_time_valid+0x9c>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	1ad3      	subs	r3, r2, r3
 80005dc:	4a13      	ldr	r2, [pc, #76]	; (800062c <check_time_valid+0x98>)
 80005de:	6013      	str	r3, [r2, #0]
 80005e0:	e00f      	b.n	8000602 <check_time_valid+0x6e>
	}
	else if (redDelay < (yellowDelay + greenDelay)){
 80005e2:	4b12      	ldr	r3, [pc, #72]	; (800062c <check_time_valid+0x98>)
 80005e4:	681a      	ldr	r2, [r3, #0]
 80005e6:	4b12      	ldr	r3, [pc, #72]	; (8000630 <check_time_valid+0x9c>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	441a      	add	r2, r3
 80005ec:	4b11      	ldr	r3, [pc, #68]	; (8000634 <check_time_valid+0xa0>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	429a      	cmp	r2, r3
 80005f2:	dd06      	ble.n	8000602 <check_time_valid+0x6e>
		redDelay  = yellowDelay + greenDelay;
 80005f4:	4b0d      	ldr	r3, [pc, #52]	; (800062c <check_time_valid+0x98>)
 80005f6:	681a      	ldr	r2, [r3, #0]
 80005f8:	4b0d      	ldr	r3, [pc, #52]	; (8000630 <check_time_valid+0x9c>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4413      	add	r3, r2
 80005fe:	4a0d      	ldr	r2, [pc, #52]	; (8000634 <check_time_valid+0xa0>)
 8000600:	6013      	str	r3, [r2, #0]
	}

	if (yellowDelay > greenDelay){
 8000602:	4b0a      	ldr	r3, [pc, #40]	; (800062c <check_time_valid+0x98>)
 8000604:	681a      	ldr	r2, [r3, #0]
 8000606:	4b0a      	ldr	r3, [pc, #40]	; (8000630 <check_time_valid+0x9c>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	429a      	cmp	r2, r3
 800060c:	dd09      	ble.n	8000622 <check_time_valid+0x8e>
		int tmp = greenDelay;
 800060e:	4b08      	ldr	r3, [pc, #32]	; (8000630 <check_time_valid+0x9c>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	603b      	str	r3, [r7, #0]
		greenDelay = yellowDelay;
 8000614:	4b05      	ldr	r3, [pc, #20]	; (800062c <check_time_valid+0x98>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	4a05      	ldr	r2, [pc, #20]	; (8000630 <check_time_valid+0x9c>)
 800061a:	6013      	str	r3, [r2, #0]
		yellowDelay= tmp;
 800061c:	4a03      	ldr	r2, [pc, #12]	; (800062c <check_time_valid+0x98>)
 800061e:	683b      	ldr	r3, [r7, #0]
 8000620:	6013      	str	r3, [r2, #0]
	}
}
 8000622:	bf00      	nop
 8000624:	370c      	adds	r7, #12
 8000626:	46bd      	mov	sp, r7
 8000628:	bc80      	pop	{r7}
 800062a:	4770      	bx	lr
 800062c:	20000044 	.word	0x20000044
 8000630:	20000040 	.word	0x20000040
 8000634:	2000003c 	.word	0x2000003c

08000638 <MODE2_run>:


void MODE2_run(){
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
	switch(mode2Toggle){
 800063c:	4b49      	ldr	r3, [pc, #292]	; (8000764 <MODE2_run+0x12c>)
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	2b00      	cmp	r3, #0
 8000642:	d002      	beq.n	800064a <MODE2_run+0x12>
 8000644:	2b01      	cmp	r3, #1
 8000646:	d007      	beq.n	8000658 <MODE2_run+0x20>
				toggleLeds(RED);
				setTimer3(25);
			}
			break;
		default:
			break;
 8000648:	e011      	b.n	800066e <MODE2_run+0x36>
			mode2Toggle = TOGGLE;
 800064a:	4b46      	ldr	r3, [pc, #280]	; (8000764 <MODE2_run+0x12c>)
 800064c:	2201      	movs	r2, #1
 800064e:	701a      	strb	r2, [r3, #0]
			setTimer3(25);
 8000650:	2019      	movs	r0, #25
 8000652:	f001 f8f5 	bl	8001840 <setTimer3>
			break;
 8000656:	e00a      	b.n	800066e <MODE2_run+0x36>
			if(timer3_flag == 1){
 8000658:	4b43      	ldr	r3, [pc, #268]	; (8000768 <MODE2_run+0x130>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	2b01      	cmp	r3, #1
 800065e:	d105      	bne.n	800066c <MODE2_run+0x34>
				toggleLeds(RED);
 8000660:	2001      	movs	r0, #1
 8000662:	f000 fe8f 	bl	8001384 <toggleLeds>
				setTimer3(25);
 8000666:	2019      	movs	r0, #25
 8000668:	f001 f8ea 	bl	8001840 <setTimer3>
			break;
 800066c:	bf00      	nop
	}

	switch(mode2Increase){
 800066e:	4b3f      	ldr	r3, [pc, #252]	; (800076c <MODE2_run+0x134>)
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	2b00      	cmp	r3, #0
 8000674:	d002      	beq.n	800067c <MODE2_run+0x44>
 8000676:	2b01      	cmp	r3, #1
 8000678:	d013      	beq.n	80006a2 <MODE2_run+0x6a>
				MODE = MODE3;
//				setValues();
			}
			break;
		default:
			break;
 800067a:	e038      	b.n	80006ee <MODE2_run+0xb6>
			DelayTemp = redDelay;
 800067c:	4b3c      	ldr	r3, [pc, #240]	; (8000770 <MODE2_run+0x138>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4a3c      	ldr	r2, [pc, #240]	; (8000774 <MODE2_run+0x13c>)
 8000682:	6013      	str	r3, [r2, #0]
			if (is_button_pressed(1)==1){
 8000684:	2001      	movs	r0, #1
 8000686:	f7ff fdff 	bl	8000288 <is_button_pressed>
 800068a:	4603      	mov	r3, r0
 800068c:	2b01      	cmp	r3, #1
 800068e:	d12b      	bne.n	80006e8 <MODE2_run+0xb0>
				mode2Increase = INCREASE;
 8000690:	4b36      	ldr	r3, [pc, #216]	; (800076c <MODE2_run+0x134>)
 8000692:	2201      	movs	r2, #1
 8000694:	701a      	strb	r2, [r3, #0]
				DelayTemp += 1;
 8000696:	4b37      	ldr	r3, [pc, #220]	; (8000774 <MODE2_run+0x13c>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	3301      	adds	r3, #1
 800069c:	4a35      	ldr	r2, [pc, #212]	; (8000774 <MODE2_run+0x13c>)
 800069e:	6013      	str	r3, [r2, #0]
			break;
 80006a0:	e022      	b.n	80006e8 <MODE2_run+0xb0>
			if (is_button_pressed(1)==1){
 80006a2:	2001      	movs	r0, #1
 80006a4:	f7ff fdf0 	bl	8000288 <is_button_pressed>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b01      	cmp	r3, #1
 80006ac:	d10b      	bne.n	80006c6 <MODE2_run+0x8e>
				DelayTemp += 1;
 80006ae:	4b31      	ldr	r3, [pc, #196]	; (8000774 <MODE2_run+0x13c>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	3301      	adds	r3, #1
 80006b4:	4a2f      	ldr	r2, [pc, #188]	; (8000774 <MODE2_run+0x13c>)
 80006b6:	6013      	str	r3, [r2, #0]
				if(DelayTemp >= 99) DelayTemp = 1;
 80006b8:	4b2e      	ldr	r3, [pc, #184]	; (8000774 <MODE2_run+0x13c>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	2b62      	cmp	r3, #98	; 0x62
 80006be:	dd02      	ble.n	80006c6 <MODE2_run+0x8e>
 80006c0:	4b2c      	ldr	r3, [pc, #176]	; (8000774 <MODE2_run+0x13c>)
 80006c2:	2201      	movs	r2, #1
 80006c4:	601a      	str	r2, [r3, #0]
			if (is_button_pressed(2)==1){
 80006c6:	2002      	movs	r0, #2
 80006c8:	f7ff fdde 	bl	8000288 <is_button_pressed>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b01      	cmp	r3, #1
 80006d0:	d10c      	bne.n	80006ec <MODE2_run+0xb4>
				redDelay = DelayTemp;
 80006d2:	4b28      	ldr	r3, [pc, #160]	; (8000774 <MODE2_run+0x13c>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	4a26      	ldr	r2, [pc, #152]	; (8000770 <MODE2_run+0x138>)
 80006d8:	6013      	str	r3, [r2, #0]
				DelayTemp = 0;
 80006da:	4b26      	ldr	r3, [pc, #152]	; (8000774 <MODE2_run+0x13c>)
 80006dc:	2200      	movs	r2, #0
 80006de:	601a      	str	r2, [r3, #0]
				MODE = MODE3;
 80006e0:	4b25      	ldr	r3, [pc, #148]	; (8000778 <MODE2_run+0x140>)
 80006e2:	2203      	movs	r2, #3
 80006e4:	701a      	strb	r2, [r3, #0]
			break;
 80006e6:	e001      	b.n	80006ec <MODE2_run+0xb4>
			break;
 80006e8:	bf00      	nop
 80006ea:	e000      	b.n	80006ee <MODE2_run+0xb6>
			break;
 80006ec:	bf00      	nop
	}

	switch(mode2Seg){
 80006ee:	4b23      	ldr	r3, [pc, #140]	; (800077c <MODE2_run+0x144>)
 80006f0:	781b      	ldrb	r3, [r3, #0]
 80006f2:	2b02      	cmp	r3, #2
 80006f4:	d01e      	beq.n	8000734 <MODE2_run+0xfc>
 80006f6:	2b02      	cmp	r3, #2
 80006f8:	dc2d      	bgt.n	8000756 <MODE2_run+0x11e>
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d002      	beq.n	8000704 <MODE2_run+0xcc>
 80006fe:	2b01      	cmp	r3, #1
 8000700:	d007      	beq.n	8000712 <MODE2_run+0xda>
				setTimer4(25);
				mode2Seg = FIRST;
			}
			break;
		default:
			break;
 8000702:	e028      	b.n	8000756 <MODE2_run+0x11e>
			mode2Seg = FIRST;
 8000704:	4b1d      	ldr	r3, [pc, #116]	; (800077c <MODE2_run+0x144>)
 8000706:	2201      	movs	r2, #1
 8000708:	701a      	strb	r2, [r3, #0]
			setTimer4(25);
 800070a:	2019      	movs	r0, #25
 800070c:	f001 f8ac 	bl	8001868 <setTimer4>
			break;
 8000710:	e026      	b.n	8000760 <MODE2_run+0x128>
			if(timer4_flag == 1){
 8000712:	4b1b      	ldr	r3, [pc, #108]	; (8000780 <MODE2_run+0x148>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	2b01      	cmp	r3, #1
 8000718:	d11f      	bne.n	800075a <MODE2_run+0x122>
				showTimeDelay_First(1,DelayTemp);
 800071a:	4b16      	ldr	r3, [pc, #88]	; (8000774 <MODE2_run+0x13c>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	4619      	mov	r1, r3
 8000720:	2001      	movs	r0, #1
 8000722:	f000 fee7 	bl	80014f4 <showTimeDelay_First>
				mode2Seg = SECOND;
 8000726:	4b15      	ldr	r3, [pc, #84]	; (800077c <MODE2_run+0x144>)
 8000728:	2202      	movs	r2, #2
 800072a:	701a      	strb	r2, [r3, #0]
				setTimer4(25);
 800072c:	2019      	movs	r0, #25
 800072e:	f001 f89b 	bl	8001868 <setTimer4>
			break;
 8000732:	e012      	b.n	800075a <MODE2_run+0x122>
			if(timer4_flag == 1){
 8000734:	4b12      	ldr	r3, [pc, #72]	; (8000780 <MODE2_run+0x148>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	2b01      	cmp	r3, #1
 800073a:	d110      	bne.n	800075e <MODE2_run+0x126>
				showTimeDelay_Second(0,DelayTemp);
 800073c:	4b0d      	ldr	r3, [pc, #52]	; (8000774 <MODE2_run+0x13c>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4619      	mov	r1, r3
 8000742:	2000      	movs	r0, #0
 8000744:	f000 fefa 	bl	800153c <showTimeDelay_Second>
				setTimer4(25);
 8000748:	2019      	movs	r0, #25
 800074a:	f001 f88d 	bl	8001868 <setTimer4>
				mode2Seg = FIRST;
 800074e:	4b0b      	ldr	r3, [pc, #44]	; (800077c <MODE2_run+0x144>)
 8000750:	2201      	movs	r2, #1
 8000752:	701a      	strb	r2, [r3, #0]
			break;
 8000754:	e003      	b.n	800075e <MODE2_run+0x126>
			break;
 8000756:	bf00      	nop
 8000758:	e002      	b.n	8000760 <MODE2_run+0x128>
			break;
 800075a:	bf00      	nop
 800075c:	e000      	b.n	8000760 <MODE2_run+0x128>
			break;
 800075e:	bf00      	nop

	}
}
 8000760:	bf00      	nop
 8000762:	bd80      	pop	{r7, pc}
 8000764:	200000da 	.word	0x200000da
 8000768:	20000098 	.word	0x20000098
 800076c:	200000dc 	.word	0x200000dc
 8000770:	2000003c 	.word	0x2000003c
 8000774:	2000007c 	.word	0x2000007c
 8000778:	200000d0 	.word	0x200000d0
 800077c:	200000d1 	.word	0x200000d1
 8000780:	200000a0 	.word	0x200000a0

08000784 <MODE3_run>:

void MODE3_run(){
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
	switch(mode3Toggle){
 8000788:	4b49      	ldr	r3, [pc, #292]	; (80008b0 <MODE3_run+0x12c>)
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	2b00      	cmp	r3, #0
 800078e:	d002      	beq.n	8000796 <MODE3_run+0x12>
 8000790:	2b01      	cmp	r3, #1
 8000792:	d007      	beq.n	80007a4 <MODE3_run+0x20>
				toggleLeds(YELLOW);
				setTimer5(25);
			}
			break;
		default:
			break;
 8000794:	e011      	b.n	80007ba <MODE3_run+0x36>
			mode3Toggle = TOGGLE;
 8000796:	4b46      	ldr	r3, [pc, #280]	; (80008b0 <MODE3_run+0x12c>)
 8000798:	2201      	movs	r2, #1
 800079a:	701a      	strb	r2, [r3, #0]
			setTimer5(25);
 800079c:	2019      	movs	r0, #25
 800079e:	f001 f877 	bl	8001890 <setTimer5>
			break;
 80007a2:	e00a      	b.n	80007ba <MODE3_run+0x36>
			if(timer5_flag == 1){
 80007a4:	4b43      	ldr	r3, [pc, #268]	; (80008b4 <MODE3_run+0x130>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	2b01      	cmp	r3, #1
 80007aa:	d105      	bne.n	80007b8 <MODE3_run+0x34>
				toggleLeds(YELLOW);
 80007ac:	2003      	movs	r0, #3
 80007ae:	f000 fde9 	bl	8001384 <toggleLeds>
				setTimer5(25);
 80007b2:	2019      	movs	r0, #25
 80007b4:	f001 f86c 	bl	8001890 <setTimer5>
			break;
 80007b8:	bf00      	nop
	}

	switch(mode3Increase){
 80007ba:	4b3f      	ldr	r3, [pc, #252]	; (80008b8 <MODE3_run+0x134>)
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d002      	beq.n	80007c8 <MODE3_run+0x44>
 80007c2:	2b01      	cmp	r3, #1
 80007c4:	d016      	beq.n	80007f4 <MODE3_run+0x70>
				MODE = MODE4;
//				setValues();
			}
			break;
		default:
			break;
 80007c6:	e038      	b.n	800083a <MODE3_run+0xb6>
			DelayTemp = yellowDelay;
 80007c8:	4b3c      	ldr	r3, [pc, #240]	; (80008bc <MODE3_run+0x138>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a3c      	ldr	r2, [pc, #240]	; (80008c0 <MODE3_run+0x13c>)
 80007ce:	6013      	str	r3, [r2, #0]
			if (is_button_pressed(1)==1){
 80007d0:	2001      	movs	r0, #1
 80007d2:	f7ff fd59 	bl	8000288 <is_button_pressed>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b01      	cmp	r3, #1
 80007da:	d107      	bne.n	80007ec <MODE3_run+0x68>
				mode3Increase = INCREASE;
 80007dc:	4b36      	ldr	r3, [pc, #216]	; (80008b8 <MODE3_run+0x134>)
 80007de:	2201      	movs	r2, #1
 80007e0:	701a      	strb	r2, [r3, #0]
				DelayTemp +=1;
 80007e2:	4b37      	ldr	r3, [pc, #220]	; (80008c0 <MODE3_run+0x13c>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	3301      	adds	r3, #1
 80007e8:	4a35      	ldr	r2, [pc, #212]	; (80008c0 <MODE3_run+0x13c>)
 80007ea:	6013      	str	r3, [r2, #0]
			mode3Increase = INCREASE;
 80007ec:	4b32      	ldr	r3, [pc, #200]	; (80008b8 <MODE3_run+0x134>)
 80007ee:	2201      	movs	r2, #1
 80007f0:	701a      	strb	r2, [r3, #0]
			break;
 80007f2:	e022      	b.n	800083a <MODE3_run+0xb6>
			if (is_button_pressed(1)==1){
 80007f4:	2001      	movs	r0, #1
 80007f6:	f7ff fd47 	bl	8000288 <is_button_pressed>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b01      	cmp	r3, #1
 80007fe:	d10b      	bne.n	8000818 <MODE3_run+0x94>
				DelayTemp +=1;
 8000800:	4b2f      	ldr	r3, [pc, #188]	; (80008c0 <MODE3_run+0x13c>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	3301      	adds	r3, #1
 8000806:	4a2e      	ldr	r2, [pc, #184]	; (80008c0 <MODE3_run+0x13c>)
 8000808:	6013      	str	r3, [r2, #0]
				if(DelayTemp >= 99) DelayTemp = 1;
 800080a:	4b2d      	ldr	r3, [pc, #180]	; (80008c0 <MODE3_run+0x13c>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	2b62      	cmp	r3, #98	; 0x62
 8000810:	dd02      	ble.n	8000818 <MODE3_run+0x94>
 8000812:	4b2b      	ldr	r3, [pc, #172]	; (80008c0 <MODE3_run+0x13c>)
 8000814:	2201      	movs	r2, #1
 8000816:	601a      	str	r2, [r3, #0]
			if (is_button_pressed(2)==1){
 8000818:	2002      	movs	r0, #2
 800081a:	f7ff fd35 	bl	8000288 <is_button_pressed>
 800081e:	4603      	mov	r3, r0
 8000820:	2b01      	cmp	r3, #1
 8000822:	d109      	bne.n	8000838 <MODE3_run+0xb4>
				yellowDelay = DelayTemp;
 8000824:	4b26      	ldr	r3, [pc, #152]	; (80008c0 <MODE3_run+0x13c>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	4a24      	ldr	r2, [pc, #144]	; (80008bc <MODE3_run+0x138>)
 800082a:	6013      	str	r3, [r2, #0]
				DelayTemp = 0;
 800082c:	4b24      	ldr	r3, [pc, #144]	; (80008c0 <MODE3_run+0x13c>)
 800082e:	2200      	movs	r2, #0
 8000830:	601a      	str	r2, [r3, #0]
				MODE = MODE4;
 8000832:	4b24      	ldr	r3, [pc, #144]	; (80008c4 <MODE3_run+0x140>)
 8000834:	2204      	movs	r2, #4
 8000836:	701a      	strb	r2, [r3, #0]
			break;
 8000838:	bf00      	nop
		}

	switch(mode3Seg){
 800083a:	4b23      	ldr	r3, [pc, #140]	; (80008c8 <MODE3_run+0x144>)
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	2b02      	cmp	r3, #2
 8000840:	d01e      	beq.n	8000880 <MODE3_run+0xfc>
 8000842:	2b02      	cmp	r3, #2
 8000844:	dc2d      	bgt.n	80008a2 <MODE3_run+0x11e>
 8000846:	2b00      	cmp	r3, #0
 8000848:	d002      	beq.n	8000850 <MODE3_run+0xcc>
 800084a:	2b01      	cmp	r3, #1
 800084c:	d007      	beq.n	800085e <MODE3_run+0xda>
				setTimer6(25);
				mode3Seg = FIRST;
			}
			break;
		default:
			break;
 800084e:	e028      	b.n	80008a2 <MODE3_run+0x11e>
			mode3Seg = FIRST;
 8000850:	4b1d      	ldr	r3, [pc, #116]	; (80008c8 <MODE3_run+0x144>)
 8000852:	2201      	movs	r2, #1
 8000854:	701a      	strb	r2, [r3, #0]
			setTimer6(25);
 8000856:	2019      	movs	r0, #25
 8000858:	f001 f82e 	bl	80018b8 <setTimer6>
			break;
 800085c:	e026      	b.n	80008ac <MODE3_run+0x128>
			if(timer6_flag == 1){
 800085e:	4b1b      	ldr	r3, [pc, #108]	; (80008cc <MODE3_run+0x148>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	2b01      	cmp	r3, #1
 8000864:	d11f      	bne.n	80008a6 <MODE3_run+0x122>
				showTimeDelay_First(1,DelayTemp);
 8000866:	4b16      	ldr	r3, [pc, #88]	; (80008c0 <MODE3_run+0x13c>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	4619      	mov	r1, r3
 800086c:	2001      	movs	r0, #1
 800086e:	f000 fe41 	bl	80014f4 <showTimeDelay_First>
				mode3Seg = SECOND;
 8000872:	4b15      	ldr	r3, [pc, #84]	; (80008c8 <MODE3_run+0x144>)
 8000874:	2202      	movs	r2, #2
 8000876:	701a      	strb	r2, [r3, #0]
				setTimer6(25);
 8000878:	2019      	movs	r0, #25
 800087a:	f001 f81d 	bl	80018b8 <setTimer6>
			break;
 800087e:	e012      	b.n	80008a6 <MODE3_run+0x122>
			if(timer6_flag == 1){
 8000880:	4b12      	ldr	r3, [pc, #72]	; (80008cc <MODE3_run+0x148>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	2b01      	cmp	r3, #1
 8000886:	d110      	bne.n	80008aa <MODE3_run+0x126>
				showTimeDelay_Second(0,DelayTemp);
 8000888:	4b0d      	ldr	r3, [pc, #52]	; (80008c0 <MODE3_run+0x13c>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4619      	mov	r1, r3
 800088e:	2000      	movs	r0, #0
 8000890:	f000 fe54 	bl	800153c <showTimeDelay_Second>
				setTimer6(25);
 8000894:	2019      	movs	r0, #25
 8000896:	f001 f80f 	bl	80018b8 <setTimer6>
				mode3Seg = FIRST;
 800089a:	4b0b      	ldr	r3, [pc, #44]	; (80008c8 <MODE3_run+0x144>)
 800089c:	2201      	movs	r2, #1
 800089e:	701a      	strb	r2, [r3, #0]
			break;
 80008a0:	e003      	b.n	80008aa <MODE3_run+0x126>
			break;
 80008a2:	bf00      	nop
 80008a4:	e002      	b.n	80008ac <MODE3_run+0x128>
			break;
 80008a6:	bf00      	nop
 80008a8:	e000      	b.n	80008ac <MODE3_run+0x128>
			break;
 80008aa:	bf00      	nop
	}
}
 80008ac:	bf00      	nop
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	200000d2 	.word	0x200000d2
 80008b4:	200000a8 	.word	0x200000a8
 80008b8:	200000db 	.word	0x200000db
 80008bc:	20000044 	.word	0x20000044
 80008c0:	2000007c 	.word	0x2000007c
 80008c4:	200000d0 	.word	0x200000d0
 80008c8:	200000ce 	.word	0x200000ce
 80008cc:	200000b0 	.word	0x200000b0

080008d0 <MODE4_run>:
void MODE4_run(){
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
	switch(mode4Toggle){
 80008d4:	4b4a      	ldr	r3, [pc, #296]	; (8000a00 <MODE4_run+0x130>)
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d002      	beq.n	80008e2 <MODE4_run+0x12>
 80008dc:	2b01      	cmp	r3, #1
 80008de:	d007      	beq.n	80008f0 <MODE4_run+0x20>
				toggleLeds(GREEN);
				setTimer7(25);
			}
			break;
		default:
			break;
 80008e0:	e011      	b.n	8000906 <MODE4_run+0x36>
			mode4Toggle = TOGGLE;
 80008e2:	4b47      	ldr	r3, [pc, #284]	; (8000a00 <MODE4_run+0x130>)
 80008e4:	2201      	movs	r2, #1
 80008e6:	701a      	strb	r2, [r3, #0]
			setTimer7(25);
 80008e8:	2019      	movs	r0, #25
 80008ea:	f000 fff9 	bl	80018e0 <setTimer7>
			break;
 80008ee:	e00a      	b.n	8000906 <MODE4_run+0x36>
			if(timer7_flag == 1){
 80008f0:	4b44      	ldr	r3, [pc, #272]	; (8000a04 <MODE4_run+0x134>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	2b01      	cmp	r3, #1
 80008f6:	d105      	bne.n	8000904 <MODE4_run+0x34>
				toggleLeds(GREEN);
 80008f8:	2002      	movs	r0, #2
 80008fa:	f000 fd43 	bl	8001384 <toggleLeds>
				setTimer7(25);
 80008fe:	2019      	movs	r0, #25
 8000900:	f000 ffee 	bl	80018e0 <setTimer7>
			break;
 8000904:	bf00      	nop
	}

	switch(mode4Increase){
 8000906:	4b40      	ldr	r3, [pc, #256]	; (8000a08 <MODE4_run+0x138>)
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	2b00      	cmp	r3, #0
 800090c:	d002      	beq.n	8000914 <MODE4_run+0x44>
 800090e:	2b01      	cmp	r3, #1
 8000910:	d013      	beq.n	800093a <MODE4_run+0x6a>
				MODE = MODE1;
				setValues();
			}
			break;
		default:
			break;
 8000912:	e039      	b.n	8000988 <MODE4_run+0xb8>
			DelayTemp = greenDelay;
 8000914:	4b3d      	ldr	r3, [pc, #244]	; (8000a0c <MODE4_run+0x13c>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a3d      	ldr	r2, [pc, #244]	; (8000a10 <MODE4_run+0x140>)
 800091a:	6013      	str	r3, [r2, #0]
			if (is_button_pressed(1)==1){
 800091c:	2001      	movs	r0, #1
 800091e:	f7ff fcb3 	bl	8000288 <is_button_pressed>
 8000922:	4603      	mov	r3, r0
 8000924:	2b01      	cmp	r3, #1
 8000926:	d12c      	bne.n	8000982 <MODE4_run+0xb2>
				mode4Increase = INCREASE;
 8000928:	4b37      	ldr	r3, [pc, #220]	; (8000a08 <MODE4_run+0x138>)
 800092a:	2201      	movs	r2, #1
 800092c:	701a      	strb	r2, [r3, #0]
				DelayTemp +=1;
 800092e:	4b38      	ldr	r3, [pc, #224]	; (8000a10 <MODE4_run+0x140>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	3301      	adds	r3, #1
 8000934:	4a36      	ldr	r2, [pc, #216]	; (8000a10 <MODE4_run+0x140>)
 8000936:	6013      	str	r3, [r2, #0]
			break;
 8000938:	e023      	b.n	8000982 <MODE4_run+0xb2>
			if (is_button_pressed(1)==1){
 800093a:	2001      	movs	r0, #1
 800093c:	f7ff fca4 	bl	8000288 <is_button_pressed>
 8000940:	4603      	mov	r3, r0
 8000942:	2b01      	cmp	r3, #1
 8000944:	d10b      	bne.n	800095e <MODE4_run+0x8e>
				DelayTemp +=1;
 8000946:	4b32      	ldr	r3, [pc, #200]	; (8000a10 <MODE4_run+0x140>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	3301      	adds	r3, #1
 800094c:	4a30      	ldr	r2, [pc, #192]	; (8000a10 <MODE4_run+0x140>)
 800094e:	6013      	str	r3, [r2, #0]
				if(DelayTemp >= 99) DelayTemp = 1;
 8000950:	4b2f      	ldr	r3, [pc, #188]	; (8000a10 <MODE4_run+0x140>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	2b62      	cmp	r3, #98	; 0x62
 8000956:	dd02      	ble.n	800095e <MODE4_run+0x8e>
 8000958:	4b2d      	ldr	r3, [pc, #180]	; (8000a10 <MODE4_run+0x140>)
 800095a:	2201      	movs	r2, #1
 800095c:	601a      	str	r2, [r3, #0]
			if (is_button_pressed(2)==1){
 800095e:	2002      	movs	r0, #2
 8000960:	f7ff fc92 	bl	8000288 <is_button_pressed>
 8000964:	4603      	mov	r3, r0
 8000966:	2b01      	cmp	r3, #1
 8000968:	d10d      	bne.n	8000986 <MODE4_run+0xb6>
				greenDelay = DelayTemp;
 800096a:	4b29      	ldr	r3, [pc, #164]	; (8000a10 <MODE4_run+0x140>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	4a27      	ldr	r2, [pc, #156]	; (8000a0c <MODE4_run+0x13c>)
 8000970:	6013      	str	r3, [r2, #0]
				check_time_valid();
 8000972:	f7ff fe0f 	bl	8000594 <check_time_valid>
				MODE = MODE1;
 8000976:	4b27      	ldr	r3, [pc, #156]	; (8000a14 <MODE4_run+0x144>)
 8000978:	2201      	movs	r2, #1
 800097a:	701a      	strb	r2, [r3, #0]
				setValues();
 800097c:	f000 f88e 	bl	8000a9c <setValues>
			break;
 8000980:	e001      	b.n	8000986 <MODE4_run+0xb6>
			break;
 8000982:	bf00      	nop
 8000984:	e000      	b.n	8000988 <MODE4_run+0xb8>
			break;
 8000986:	bf00      	nop
	}

	switch(mode4Seg){
 8000988:	4b23      	ldr	r3, [pc, #140]	; (8000a18 <MODE4_run+0x148>)
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	2b02      	cmp	r3, #2
 800098e:	d01e      	beq.n	80009ce <MODE4_run+0xfe>
 8000990:	2b02      	cmp	r3, #2
 8000992:	dc2d      	bgt.n	80009f0 <MODE4_run+0x120>
 8000994:	2b00      	cmp	r3, #0
 8000996:	d002      	beq.n	800099e <MODE4_run+0xce>
 8000998:	2b01      	cmp	r3, #1
 800099a:	d007      	beq.n	80009ac <MODE4_run+0xdc>
				setTimer8(25);
				mode4Seg = FIRST;
			}
			break;
		default:
			break;
 800099c:	e028      	b.n	80009f0 <MODE4_run+0x120>
			mode4Seg = FIRST;
 800099e:	4b1e      	ldr	r3, [pc, #120]	; (8000a18 <MODE4_run+0x148>)
 80009a0:	2201      	movs	r2, #1
 80009a2:	701a      	strb	r2, [r3, #0]
			setTimer8(25);
 80009a4:	2019      	movs	r0, #25
 80009a6:	f000 ffaf 	bl	8001908 <setTimer8>
			break;
 80009aa:	e026      	b.n	80009fa <MODE4_run+0x12a>
			if(timer8_flag == 1){
 80009ac:	4b1b      	ldr	r3, [pc, #108]	; (8000a1c <MODE4_run+0x14c>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	2b01      	cmp	r3, #1
 80009b2:	d11f      	bne.n	80009f4 <MODE4_run+0x124>
				showTimeDelay_First(1,DelayTemp);
 80009b4:	4b16      	ldr	r3, [pc, #88]	; (8000a10 <MODE4_run+0x140>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4619      	mov	r1, r3
 80009ba:	2001      	movs	r0, #1
 80009bc:	f000 fd9a 	bl	80014f4 <showTimeDelay_First>
				mode4Seg = SECOND;
 80009c0:	4b15      	ldr	r3, [pc, #84]	; (8000a18 <MODE4_run+0x148>)
 80009c2:	2202      	movs	r2, #2
 80009c4:	701a      	strb	r2, [r3, #0]
				setTimer8(25);
 80009c6:	2019      	movs	r0, #25
 80009c8:	f000 ff9e 	bl	8001908 <setTimer8>
			break;
 80009cc:	e012      	b.n	80009f4 <MODE4_run+0x124>
			if(timer8_flag == 1){
 80009ce:	4b13      	ldr	r3, [pc, #76]	; (8000a1c <MODE4_run+0x14c>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	2b01      	cmp	r3, #1
 80009d4:	d110      	bne.n	80009f8 <MODE4_run+0x128>
				showTimeDelay_Second(0,DelayTemp);
 80009d6:	4b0e      	ldr	r3, [pc, #56]	; (8000a10 <MODE4_run+0x140>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	4619      	mov	r1, r3
 80009dc:	2000      	movs	r0, #0
 80009de:	f000 fdad 	bl	800153c <showTimeDelay_Second>
				setTimer8(25);
 80009e2:	2019      	movs	r0, #25
 80009e4:	f000 ff90 	bl	8001908 <setTimer8>
				mode4Seg = FIRST;
 80009e8:	4b0b      	ldr	r3, [pc, #44]	; (8000a18 <MODE4_run+0x148>)
 80009ea:	2201      	movs	r2, #1
 80009ec:	701a      	strb	r2, [r3, #0]
			break;
 80009ee:	e003      	b.n	80009f8 <MODE4_run+0x128>
			break;
 80009f0:	bf00      	nop
 80009f2:	e002      	b.n	80009fa <MODE4_run+0x12a>
			break;
 80009f4:	bf00      	nop
 80009f6:	e000      	b.n	80009fa <MODE4_run+0x12a>
			break;
 80009f8:	bf00      	nop
	}
}
 80009fa:	bf00      	nop
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	200000cf 	.word	0x200000cf
 8000a04:	200000b8 	.word	0x200000b8
 8000a08:	200000cd 	.word	0x200000cd
 8000a0c:	20000040 	.word	0x20000040
 8000a10:	2000007c 	.word	0x2000007c
 8000a14:	200000d0 	.word	0x200000d0
 8000a18:	200000d9 	.word	0x200000d9
 8000a1c:	200000c0 	.word	0x200000c0

08000a20 <fsm_manual>:

void fsm_manual(){
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
	switch(MODE){
 8000a24:	4b1c      	ldr	r3, [pc, #112]	; (8000a98 <fsm_manual+0x78>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	2b04      	cmp	r3, #4
 8000a2a:	d01e      	beq.n	8000a6a <fsm_manual+0x4a>
 8000a2c:	2b04      	cmp	r3, #4
 8000a2e:	dc2a      	bgt.n	8000a86 <fsm_manual+0x66>
 8000a30:	2b02      	cmp	r3, #2
 8000a32:	d002      	beq.n	8000a3a <fsm_manual+0x1a>
 8000a34:	2b03      	cmp	r3, #3
 8000a36:	d00c      	beq.n	8000a52 <fsm_manual+0x32>
			MODE = MODE1;
			setValues();
		}
		break;
	default:
		break;
 8000a38:	e025      	b.n	8000a86 <fsm_manual+0x66>
		MODE2_run();
 8000a3a:	f7ff fdfd 	bl	8000638 <MODE2_run>
		if (is_button_pressed(0) == 1){
 8000a3e:	2000      	movs	r0, #0
 8000a40:	f7ff fc22 	bl	8000288 <is_button_pressed>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b01      	cmp	r3, #1
 8000a48:	d11f      	bne.n	8000a8a <fsm_manual+0x6a>
			MODE = MODE3;
 8000a4a:	4b13      	ldr	r3, [pc, #76]	; (8000a98 <fsm_manual+0x78>)
 8000a4c:	2203      	movs	r2, #3
 8000a4e:	701a      	strb	r2, [r3, #0]
		break;
 8000a50:	e01b      	b.n	8000a8a <fsm_manual+0x6a>
		MODE3_run();
 8000a52:	f7ff fe97 	bl	8000784 <MODE3_run>
		if (is_button_pressed(0) == 1){
 8000a56:	2000      	movs	r0, #0
 8000a58:	f7ff fc16 	bl	8000288 <is_button_pressed>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b01      	cmp	r3, #1
 8000a60:	d115      	bne.n	8000a8e <fsm_manual+0x6e>
			MODE = MODE4;
 8000a62:	4b0d      	ldr	r3, [pc, #52]	; (8000a98 <fsm_manual+0x78>)
 8000a64:	2204      	movs	r2, #4
 8000a66:	701a      	strb	r2, [r3, #0]
		break;
 8000a68:	e011      	b.n	8000a8e <fsm_manual+0x6e>
		MODE4_run();
 8000a6a:	f7ff ff31 	bl	80008d0 <MODE4_run>
		if(is_button_pressed(0)){
 8000a6e:	2000      	movs	r0, #0
 8000a70:	f7ff fc0a 	bl	8000288 <is_button_pressed>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d00b      	beq.n	8000a92 <fsm_manual+0x72>
			MODE = MODE1;
 8000a7a:	4b07      	ldr	r3, [pc, #28]	; (8000a98 <fsm_manual+0x78>)
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	701a      	strb	r2, [r3, #0]
			setValues();
 8000a80:	f000 f80c 	bl	8000a9c <setValues>
		break;
 8000a84:	e005      	b.n	8000a92 <fsm_manual+0x72>
		break;
 8000a86:	bf00      	nop
 8000a88:	e004      	b.n	8000a94 <fsm_manual+0x74>
		break;
 8000a8a:	bf00      	nop
 8000a8c:	e002      	b.n	8000a94 <fsm_manual+0x74>
		break;
 8000a8e:	bf00      	nop
 8000a90:	e000      	b.n	8000a94 <fsm_manual+0x74>
		break;
 8000a92:	bf00      	nop
	}
}
 8000a94:	bf00      	nop
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	200000d0 	.word	0x200000d0

08000a9c <setValues>:
int DelayTemp = 0;

int countdownTopToBottomLed;
int countdownLeftToRightLed;

void setValues(void){
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
	MODE = MODE1;
 8000aa0:	4b1a      	ldr	r3, [pc, #104]	; (8000b0c <setValues+0x70>)
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	701a      	strb	r2, [r3, #0]

	mode2Toggle = TOGGLE_INIT;
 8000aa6:	4b1a      	ldr	r3, [pc, #104]	; (8000b10 <setValues+0x74>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	701a      	strb	r2, [r3, #0]
	mode2Seg = SEG_INIT;
 8000aac:	4b19      	ldr	r3, [pc, #100]	; (8000b14 <setValues+0x78>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	701a      	strb	r2, [r3, #0]
	mode2Increase = INCREASE_INIT;
 8000ab2:	4b19      	ldr	r3, [pc, #100]	; (8000b18 <setValues+0x7c>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	701a      	strb	r2, [r3, #0]

	mode3Toggle = TOGGLE_INIT;
 8000ab8:	4b18      	ldr	r3, [pc, #96]	; (8000b1c <setValues+0x80>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	701a      	strb	r2, [r3, #0]
	mode3Seg = SEG_INIT;
 8000abe:	4b18      	ldr	r3, [pc, #96]	; (8000b20 <setValues+0x84>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	701a      	strb	r2, [r3, #0]
	mode3Increase = INCREASE_INIT;
 8000ac4:	4b17      	ldr	r3, [pc, #92]	; (8000b24 <setValues+0x88>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	701a      	strb	r2, [r3, #0]

	mode4Toggle = TOGGLE_INIT;
 8000aca:	4b17      	ldr	r3, [pc, #92]	; (8000b28 <setValues+0x8c>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	701a      	strb	r2, [r3, #0]
	mode4Seg = SEG_INIT;
 8000ad0:	4b16      	ldr	r3, [pc, #88]	; (8000b2c <setValues+0x90>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	701a      	strb	r2, [r3, #0]
	mode4Increase = INCREASE_INIT;
 8000ad6:	4b16      	ldr	r3, [pc, #88]	; (8000b30 <setValues+0x94>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	701a      	strb	r2, [r3, #0]

	TopToBottomLedAutoState = LED_INIT;
 8000adc:	4b15      	ldr	r3, [pc, #84]	; (8000b34 <setValues+0x98>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	701a      	strb	r2, [r3, #0]
	LeftToRightLedAutoState = LED_INIT;
 8000ae2:	4b15      	ldr	r3, [pc, #84]	; (8000b38 <setValues+0x9c>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	701a      	strb	r2, [r3, #0]
	seg7AutoState = SEG_INIT;
 8000ae8:	4b14      	ldr	r3, [pc, #80]	; (8000b3c <setValues+0xa0>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	701a      	strb	r2, [r3, #0]

	DelayTemp = 0;
 8000aee:	4b14      	ldr	r3, [pc, #80]	; (8000b40 <setValues+0xa4>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
	countdownTopToBottomLed = redDelay;
 8000af4:	4b13      	ldr	r3, [pc, #76]	; (8000b44 <setValues+0xa8>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a13      	ldr	r2, [pc, #76]	; (8000b48 <setValues+0xac>)
 8000afa:	6013      	str	r3, [r2, #0]
	countdownLeftToRightLed = greenDelay;
 8000afc:	4b13      	ldr	r3, [pc, #76]	; (8000b4c <setValues+0xb0>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a13      	ldr	r2, [pc, #76]	; (8000b50 <setValues+0xb4>)
 8000b02:	6013      	str	r3, [r2, #0]
}
 8000b04:	bf00      	nop
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bc80      	pop	{r7}
 8000b0a:	4770      	bx	lr
 8000b0c:	200000d0 	.word	0x200000d0
 8000b10:	200000da 	.word	0x200000da
 8000b14:	200000d1 	.word	0x200000d1
 8000b18:	200000dc 	.word	0x200000dc
 8000b1c:	200000d2 	.word	0x200000d2
 8000b20:	200000ce 	.word	0x200000ce
 8000b24:	200000db 	.word	0x200000db
 8000b28:	200000cf 	.word	0x200000cf
 8000b2c:	200000d9 	.word	0x200000d9
 8000b30:	200000cd 	.word	0x200000cd
 8000b34:	200000cc 	.word	0x200000cc
 8000b38:	200000d8 	.word	0x200000d8
 8000b3c:	200000dd 	.word	0x200000dd
 8000b40:	2000007c 	.word	0x2000007c
 8000b44:	2000003c 	.word	0x2000003c
 8000b48:	200000c8 	.word	0x200000c8
 8000b4c:	20000040 	.word	0x20000040
 8000b50:	200000d4 	.word	0x200000d4

08000b54 <display7SEG_TopToBottom>:
 *      Author: Asus
 */

#include "led_display.h"

void display7SEG_TopToBottom(int num){
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	2b09      	cmp	r3, #9
 8000b60:	f200 8180 	bhi.w	8000e64 <display7SEG_TopToBottom+0x310>
 8000b64:	a201      	add	r2, pc, #4	; (adr r2, 8000b6c <display7SEG_TopToBottom+0x18>)
 8000b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b6a:	bf00      	nop
 8000b6c:	08000b95 	.word	0x08000b95
 8000b70:	08000bdd 	.word	0x08000bdd
 8000b74:	08000c25 	.word	0x08000c25
 8000b78:	08000c6d 	.word	0x08000c6d
 8000b7c:	08000cb5 	.word	0x08000cb5
 8000b80:	08000cfd 	.word	0x08000cfd
 8000b84:	08000d45 	.word	0x08000d45
 8000b88:	08000d8d 	.word	0x08000d8d
 8000b8c:	08000dd5 	.word	0x08000dd5
 8000b90:	08000e1d 	.word	0x08000e1d
	switch(num){
	    case 0:
	        HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin ,GPIO_PIN_RESET) ;
 8000b94:	2200      	movs	r2, #0
 8000b96:	2101      	movs	r1, #1
 8000b98:	48b5      	ldr	r0, [pc, #724]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000b9a:	f001 fb38 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin ,GPIO_PIN_RESET) ;
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	2102      	movs	r1, #2
 8000ba2:	48b3      	ldr	r0, [pc, #716]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000ba4:	f001 fb33 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin ,GPIO_PIN_RESET) ;
 8000ba8:	2200      	movs	r2, #0
 8000baa:	2104      	movs	r1, #4
 8000bac:	48b0      	ldr	r0, [pc, #704]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000bae:	f001 fb2e 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin ,GPIO_PIN_RESET) ;
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	2108      	movs	r1, #8
 8000bb6:	48ae      	ldr	r0, [pc, #696]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000bb8:	f001 fb29 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin ,GPIO_PIN_RESET) ;
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	2110      	movs	r1, #16
 8000bc0:	48ab      	ldr	r0, [pc, #684]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000bc2:	f001 fb24 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin ,GPIO_PIN_RESET) ;
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	2120      	movs	r1, #32
 8000bca:	48a9      	ldr	r0, [pc, #676]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000bcc:	f001 fb1f 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin ,GPIO_PIN_SET) ;
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	2140      	movs	r1, #64	; 0x40
 8000bd4:	48a6      	ldr	r0, [pc, #664]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000bd6:	f001 fb1a 	bl	800220e <HAL_GPIO_WritePin>
	        break;
 8000bda:	e144      	b.n	8000e66 <display7SEG_TopToBottom+0x312>

	    case 1:
	        HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin ,GPIO_PIN_SET) ;
 8000bdc:	2201      	movs	r2, #1
 8000bde:	2101      	movs	r1, #1
 8000be0:	48a3      	ldr	r0, [pc, #652]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000be2:	f001 fb14 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin ,GPIO_PIN_RESET) ;
 8000be6:	2200      	movs	r2, #0
 8000be8:	2102      	movs	r1, #2
 8000bea:	48a1      	ldr	r0, [pc, #644]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000bec:	f001 fb0f 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin ,GPIO_PIN_RESET) ;
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	2104      	movs	r1, #4
 8000bf4:	489e      	ldr	r0, [pc, #632]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000bf6:	f001 fb0a 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin ,GPIO_PIN_SET) ;
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	2108      	movs	r1, #8
 8000bfe:	489c      	ldr	r0, [pc, #624]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000c00:	f001 fb05 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin ,GPIO_PIN_SET) ;
 8000c04:	2201      	movs	r2, #1
 8000c06:	2110      	movs	r1, #16
 8000c08:	4899      	ldr	r0, [pc, #612]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000c0a:	f001 fb00 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin ,GPIO_PIN_SET) ;
 8000c0e:	2201      	movs	r2, #1
 8000c10:	2120      	movs	r1, #32
 8000c12:	4897      	ldr	r0, [pc, #604]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000c14:	f001 fafb 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin ,GPIO_PIN_SET) ;
 8000c18:	2201      	movs	r2, #1
 8000c1a:	2140      	movs	r1, #64	; 0x40
 8000c1c:	4894      	ldr	r0, [pc, #592]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000c1e:	f001 faf6 	bl	800220e <HAL_GPIO_WritePin>
	        break;
 8000c22:	e120      	b.n	8000e66 <display7SEG_TopToBottom+0x312>

	    case 2:
	        HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin ,GPIO_PIN_RESET) ;
 8000c24:	2200      	movs	r2, #0
 8000c26:	2101      	movs	r1, #1
 8000c28:	4891      	ldr	r0, [pc, #580]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000c2a:	f001 faf0 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin ,GPIO_PIN_RESET) ;
 8000c2e:	2200      	movs	r2, #0
 8000c30:	2102      	movs	r1, #2
 8000c32:	488f      	ldr	r0, [pc, #572]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000c34:	f001 faeb 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin ,GPIO_PIN_SET) ;
 8000c38:	2201      	movs	r2, #1
 8000c3a:	2104      	movs	r1, #4
 8000c3c:	488c      	ldr	r0, [pc, #560]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000c3e:	f001 fae6 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin ,GPIO_PIN_RESET) ;
 8000c42:	2200      	movs	r2, #0
 8000c44:	2108      	movs	r1, #8
 8000c46:	488a      	ldr	r0, [pc, #552]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000c48:	f001 fae1 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin ,GPIO_PIN_RESET) ;
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	2110      	movs	r1, #16
 8000c50:	4887      	ldr	r0, [pc, #540]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000c52:	f001 fadc 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin ,GPIO_PIN_SET) ;
 8000c56:	2201      	movs	r2, #1
 8000c58:	2120      	movs	r1, #32
 8000c5a:	4885      	ldr	r0, [pc, #532]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000c5c:	f001 fad7 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin ,GPIO_PIN_RESET) ;
 8000c60:	2200      	movs	r2, #0
 8000c62:	2140      	movs	r1, #64	; 0x40
 8000c64:	4882      	ldr	r0, [pc, #520]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000c66:	f001 fad2 	bl	800220e <HAL_GPIO_WritePin>
	        break;
 8000c6a:	e0fc      	b.n	8000e66 <display7SEG_TopToBottom+0x312>

	    case 3:
	        HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin ,GPIO_PIN_RESET) ;
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	2101      	movs	r1, #1
 8000c70:	487f      	ldr	r0, [pc, #508]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000c72:	f001 facc 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin ,GPIO_PIN_RESET) ;
 8000c76:	2200      	movs	r2, #0
 8000c78:	2102      	movs	r1, #2
 8000c7a:	487d      	ldr	r0, [pc, #500]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000c7c:	f001 fac7 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin ,GPIO_PIN_RESET) ;
 8000c80:	2200      	movs	r2, #0
 8000c82:	2104      	movs	r1, #4
 8000c84:	487a      	ldr	r0, [pc, #488]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000c86:	f001 fac2 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin ,GPIO_PIN_RESET) ;
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2108      	movs	r1, #8
 8000c8e:	4878      	ldr	r0, [pc, #480]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000c90:	f001 fabd 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin ,GPIO_PIN_SET) ;
 8000c94:	2201      	movs	r2, #1
 8000c96:	2110      	movs	r1, #16
 8000c98:	4875      	ldr	r0, [pc, #468]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000c9a:	f001 fab8 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin ,GPIO_PIN_SET) ;
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	2120      	movs	r1, #32
 8000ca2:	4873      	ldr	r0, [pc, #460]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000ca4:	f001 fab3 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin ,GPIO_PIN_RESET) ;
 8000ca8:	2200      	movs	r2, #0
 8000caa:	2140      	movs	r1, #64	; 0x40
 8000cac:	4870      	ldr	r0, [pc, #448]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000cae:	f001 faae 	bl	800220e <HAL_GPIO_WritePin>
	        break;
 8000cb2:	e0d8      	b.n	8000e66 <display7SEG_TopToBottom+0x312>

	    case 4:
	        HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin ,GPIO_PIN_SET) ;
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	2101      	movs	r1, #1
 8000cb8:	486d      	ldr	r0, [pc, #436]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000cba:	f001 faa8 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin ,GPIO_PIN_RESET) ;
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	2102      	movs	r1, #2
 8000cc2:	486b      	ldr	r0, [pc, #428]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000cc4:	f001 faa3 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin ,GPIO_PIN_RESET) ;
 8000cc8:	2200      	movs	r2, #0
 8000cca:	2104      	movs	r1, #4
 8000ccc:	4868      	ldr	r0, [pc, #416]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000cce:	f001 fa9e 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin ,GPIO_PIN_SET) ;
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	2108      	movs	r1, #8
 8000cd6:	4866      	ldr	r0, [pc, #408]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000cd8:	f001 fa99 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin ,GPIO_PIN_SET) ;
 8000cdc:	2201      	movs	r2, #1
 8000cde:	2110      	movs	r1, #16
 8000ce0:	4863      	ldr	r0, [pc, #396]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000ce2:	f001 fa94 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin ,GPIO_PIN_RESET) ;
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	2120      	movs	r1, #32
 8000cea:	4861      	ldr	r0, [pc, #388]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000cec:	f001 fa8f 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin ,GPIO_PIN_RESET) ;
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	2140      	movs	r1, #64	; 0x40
 8000cf4:	485e      	ldr	r0, [pc, #376]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000cf6:	f001 fa8a 	bl	800220e <HAL_GPIO_WritePin>
	        break;
 8000cfa:	e0b4      	b.n	8000e66 <display7SEG_TopToBottom+0x312>
	    case 5:
	        HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin ,GPIO_PIN_RESET) ;
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	2101      	movs	r1, #1
 8000d00:	485b      	ldr	r0, [pc, #364]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000d02:	f001 fa84 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin ,GPIO_PIN_SET) ;
 8000d06:	2201      	movs	r2, #1
 8000d08:	2102      	movs	r1, #2
 8000d0a:	4859      	ldr	r0, [pc, #356]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000d0c:	f001 fa7f 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin ,GPIO_PIN_RESET) ;
 8000d10:	2200      	movs	r2, #0
 8000d12:	2104      	movs	r1, #4
 8000d14:	4856      	ldr	r0, [pc, #344]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000d16:	f001 fa7a 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin ,GPIO_PIN_RESET) ;
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2108      	movs	r1, #8
 8000d1e:	4854      	ldr	r0, [pc, #336]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000d20:	f001 fa75 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin ,GPIO_PIN_SET) ;
 8000d24:	2201      	movs	r2, #1
 8000d26:	2110      	movs	r1, #16
 8000d28:	4851      	ldr	r0, [pc, #324]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000d2a:	f001 fa70 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin ,GPIO_PIN_RESET) ;
 8000d2e:	2200      	movs	r2, #0
 8000d30:	2120      	movs	r1, #32
 8000d32:	484f      	ldr	r0, [pc, #316]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000d34:	f001 fa6b 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin ,GPIO_PIN_RESET) ;
 8000d38:	2200      	movs	r2, #0
 8000d3a:	2140      	movs	r1, #64	; 0x40
 8000d3c:	484c      	ldr	r0, [pc, #304]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000d3e:	f001 fa66 	bl	800220e <HAL_GPIO_WritePin>
	        break;
 8000d42:	e090      	b.n	8000e66 <display7SEG_TopToBottom+0x312>
	    case 6:
		    HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin ,GPIO_PIN_RESET) ;
 8000d44:	2200      	movs	r2, #0
 8000d46:	2101      	movs	r1, #1
 8000d48:	4849      	ldr	r0, [pc, #292]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000d4a:	f001 fa60 	bl	800220e <HAL_GPIO_WritePin>
		    HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin ,GPIO_PIN_SET) ;
 8000d4e:	2201      	movs	r2, #1
 8000d50:	2102      	movs	r1, #2
 8000d52:	4847      	ldr	r0, [pc, #284]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000d54:	f001 fa5b 	bl	800220e <HAL_GPIO_WritePin>
		    HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin ,GPIO_PIN_RESET) ;
 8000d58:	2200      	movs	r2, #0
 8000d5a:	2104      	movs	r1, #4
 8000d5c:	4844      	ldr	r0, [pc, #272]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000d5e:	f001 fa56 	bl	800220e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin ,GPIO_PIN_RESET) ;
 8000d62:	2200      	movs	r2, #0
 8000d64:	2108      	movs	r1, #8
 8000d66:	4842      	ldr	r0, [pc, #264]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000d68:	f001 fa51 	bl	800220e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin ,GPIO_PIN_RESET) ;
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	2110      	movs	r1, #16
 8000d70:	483f      	ldr	r0, [pc, #252]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000d72:	f001 fa4c 	bl	800220e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin ,GPIO_PIN_RESET) ;
 8000d76:	2200      	movs	r2, #0
 8000d78:	2120      	movs	r1, #32
 8000d7a:	483d      	ldr	r0, [pc, #244]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000d7c:	f001 fa47 	bl	800220e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin ,GPIO_PIN_RESET) ;
 8000d80:	2200      	movs	r2, #0
 8000d82:	2140      	movs	r1, #64	; 0x40
 8000d84:	483a      	ldr	r0, [pc, #232]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000d86:	f001 fa42 	bl	800220e <HAL_GPIO_WritePin>
			break;
 8000d8a:	e06c      	b.n	8000e66 <display7SEG_TopToBottom+0x312>
	    case 7:
			HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin ,GPIO_PIN_RESET) ;
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	2101      	movs	r1, #1
 8000d90:	4837      	ldr	r0, [pc, #220]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000d92:	f001 fa3c 	bl	800220e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin ,GPIO_PIN_RESET) ;
 8000d96:	2200      	movs	r2, #0
 8000d98:	2102      	movs	r1, #2
 8000d9a:	4835      	ldr	r0, [pc, #212]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000d9c:	f001 fa37 	bl	800220e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin ,GPIO_PIN_RESET) ;
 8000da0:	2200      	movs	r2, #0
 8000da2:	2104      	movs	r1, #4
 8000da4:	4832      	ldr	r0, [pc, #200]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000da6:	f001 fa32 	bl	800220e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin ,GPIO_PIN_SET) ;
 8000daa:	2201      	movs	r2, #1
 8000dac:	2108      	movs	r1, #8
 8000dae:	4830      	ldr	r0, [pc, #192]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000db0:	f001 fa2d 	bl	800220e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin ,GPIO_PIN_SET) ;
 8000db4:	2201      	movs	r2, #1
 8000db6:	2110      	movs	r1, #16
 8000db8:	482d      	ldr	r0, [pc, #180]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000dba:	f001 fa28 	bl	800220e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin ,GPIO_PIN_SET) ;
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	2120      	movs	r1, #32
 8000dc2:	482b      	ldr	r0, [pc, #172]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000dc4:	f001 fa23 	bl	800220e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin ,GPIO_PIN_SET) ;
 8000dc8:	2201      	movs	r2, #1
 8000dca:	2140      	movs	r1, #64	; 0x40
 8000dcc:	4828      	ldr	r0, [pc, #160]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000dce:	f001 fa1e 	bl	800220e <HAL_GPIO_WritePin>
			break;
 8000dd2:	e048      	b.n	8000e66 <display7SEG_TopToBottom+0x312>
	    case 8:
			HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin ,GPIO_PIN_RESET) ;
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	2101      	movs	r1, #1
 8000dd8:	4825      	ldr	r0, [pc, #148]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000dda:	f001 fa18 	bl	800220e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin ,GPIO_PIN_RESET) ;
 8000dde:	2200      	movs	r2, #0
 8000de0:	2102      	movs	r1, #2
 8000de2:	4823      	ldr	r0, [pc, #140]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000de4:	f001 fa13 	bl	800220e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin ,GPIO_PIN_RESET) ;
 8000de8:	2200      	movs	r2, #0
 8000dea:	2104      	movs	r1, #4
 8000dec:	4820      	ldr	r0, [pc, #128]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000dee:	f001 fa0e 	bl	800220e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin ,GPIO_PIN_RESET) ;
 8000df2:	2200      	movs	r2, #0
 8000df4:	2108      	movs	r1, #8
 8000df6:	481e      	ldr	r0, [pc, #120]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000df8:	f001 fa09 	bl	800220e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin ,GPIO_PIN_RESET) ;
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	2110      	movs	r1, #16
 8000e00:	481b      	ldr	r0, [pc, #108]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000e02:	f001 fa04 	bl	800220e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin ,GPIO_PIN_RESET) ;
 8000e06:	2200      	movs	r2, #0
 8000e08:	2120      	movs	r1, #32
 8000e0a:	4819      	ldr	r0, [pc, #100]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000e0c:	f001 f9ff 	bl	800220e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin ,GPIO_PIN_RESET) ;
 8000e10:	2200      	movs	r2, #0
 8000e12:	2140      	movs	r1, #64	; 0x40
 8000e14:	4816      	ldr	r0, [pc, #88]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000e16:	f001 f9fa 	bl	800220e <HAL_GPIO_WritePin>
			break;
 8000e1a:	e024      	b.n	8000e66 <display7SEG_TopToBottom+0x312>
	    case 9:
	    	HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin ,GPIO_PIN_RESET) ;
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	2101      	movs	r1, #1
 8000e20:	4813      	ldr	r0, [pc, #76]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000e22:	f001 f9f4 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin ,GPIO_PIN_RESET) ;
 8000e26:	2200      	movs	r2, #0
 8000e28:	2102      	movs	r1, #2
 8000e2a:	4811      	ldr	r0, [pc, #68]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000e2c:	f001 f9ef 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin ,GPIO_PIN_RESET) ;
 8000e30:	2200      	movs	r2, #0
 8000e32:	2104      	movs	r1, #4
 8000e34:	480e      	ldr	r0, [pc, #56]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000e36:	f001 f9ea 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin ,GPIO_PIN_RESET) ;
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	2108      	movs	r1, #8
 8000e3e:	480c      	ldr	r0, [pc, #48]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000e40:	f001 f9e5 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin ,GPIO_PIN_SET) ;
 8000e44:	2201      	movs	r2, #1
 8000e46:	2110      	movs	r1, #16
 8000e48:	4809      	ldr	r0, [pc, #36]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000e4a:	f001 f9e0 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin ,GPIO_PIN_RESET) ;
 8000e4e:	2200      	movs	r2, #0
 8000e50:	2120      	movs	r1, #32
 8000e52:	4807      	ldr	r0, [pc, #28]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000e54:	f001 f9db 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin ,GPIO_PIN_RESET) ;
 8000e58:	2200      	movs	r2, #0
 8000e5a:	2140      	movs	r1, #64	; 0x40
 8000e5c:	4804      	ldr	r0, [pc, #16]	; (8000e70 <display7SEG_TopToBottom+0x31c>)
 8000e5e:	f001 f9d6 	bl	800220e <HAL_GPIO_WritePin>
	    	break;
 8000e62:	e000      	b.n	8000e66 <display7SEG_TopToBottom+0x312>
	    default:
	    	break;
 8000e64:	bf00      	nop
	 }
}
 8000e66:	bf00      	nop
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40010800 	.word	0x40010800

08000e74 <display7SEG_LeftToRight>:

void display7SEG_LeftToRight(int num){
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2b09      	cmp	r3, #9
 8000e80:	f200 81bc 	bhi.w	80011fc <display7SEG_LeftToRight+0x388>
 8000e84:	a201      	add	r2, pc, #4	; (adr r2, 8000e8c <display7SEG_LeftToRight+0x18>)
 8000e86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e8a:	bf00      	nop
 8000e8c:	08000eb5 	.word	0x08000eb5
 8000e90:	08000f09 	.word	0x08000f09
 8000e94:	08000f5d 	.word	0x08000f5d
 8000e98:	08000fb1 	.word	0x08000fb1
 8000e9c:	08001005 	.word	0x08001005
 8000ea0:	08001059 	.word	0x08001059
 8000ea4:	080010ad 	.word	0x080010ad
 8000ea8:	08001101 	.word	0x08001101
 8000eac:	08001155 	.word	0x08001155
 8000eb0:	080011a9 	.word	0x080011a9
	switch(num){
	    case 0:
	        HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin ,GPIO_PIN_RESET) ;
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	2180      	movs	r1, #128	; 0x80
 8000eb8:	48d3      	ldr	r0, [pc, #844]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000eba:	f001 f9a8 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin ,GPIO_PIN_RESET) ;
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ec4:	48d0      	ldr	r0, [pc, #832]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000ec6:	f001 f9a2 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin ,GPIO_PIN_RESET) ;
 8000eca:	2200      	movs	r2, #0
 8000ecc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ed0:	48cd      	ldr	r0, [pc, #820]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000ed2:	f001 f99c 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin ,GPIO_PIN_RESET) ;
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000edc:	48ca      	ldr	r0, [pc, #808]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000ede:	f001 f996 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin ,GPIO_PIN_RESET) ;
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ee8:	48c7      	ldr	r0, [pc, #796]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000eea:	f001 f990 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin ,GPIO_PIN_RESET) ;
 8000eee:	2200      	movs	r2, #0
 8000ef0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ef4:	48c4      	ldr	r0, [pc, #784]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000ef6:	f001 f98a 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin ,GPIO_PIN_SET) ;
 8000efa:	2201      	movs	r2, #1
 8000efc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f00:	48c1      	ldr	r0, [pc, #772]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000f02:	f001 f984 	bl	800220e <HAL_GPIO_WritePin>
	        break;
 8000f06:	e17a      	b.n	80011fe <display7SEG_LeftToRight+0x38a>
	    case 1:
	        HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin ,GPIO_PIN_SET) ;
 8000f08:	2201      	movs	r2, #1
 8000f0a:	2180      	movs	r1, #128	; 0x80
 8000f0c:	48be      	ldr	r0, [pc, #760]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000f0e:	f001 f97e 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin ,GPIO_PIN_RESET) ;
 8000f12:	2200      	movs	r2, #0
 8000f14:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f18:	48bb      	ldr	r0, [pc, #748]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000f1a:	f001 f978 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin ,GPIO_PIN_RESET) ;
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f24:	48b8      	ldr	r0, [pc, #736]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000f26:	f001 f972 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin ,GPIO_PIN_SET) ;
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f30:	48b5      	ldr	r0, [pc, #724]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000f32:	f001 f96c 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin ,GPIO_PIN_SET) ;
 8000f36:	2201      	movs	r2, #1
 8000f38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f3c:	48b2      	ldr	r0, [pc, #712]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000f3e:	f001 f966 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin ,GPIO_PIN_SET) ;
 8000f42:	2201      	movs	r2, #1
 8000f44:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f48:	48af      	ldr	r0, [pc, #700]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000f4a:	f001 f960 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin ,GPIO_PIN_SET) ;
 8000f4e:	2201      	movs	r2, #1
 8000f50:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f54:	48ac      	ldr	r0, [pc, #688]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000f56:	f001 f95a 	bl	800220e <HAL_GPIO_WritePin>
	        break;
 8000f5a:	e150      	b.n	80011fe <display7SEG_LeftToRight+0x38a>
	    case 2:
	        HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin ,GPIO_PIN_RESET) ;
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	2180      	movs	r1, #128	; 0x80
 8000f60:	48a9      	ldr	r0, [pc, #676]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000f62:	f001 f954 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin ,GPIO_PIN_RESET) ;
 8000f66:	2200      	movs	r2, #0
 8000f68:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f6c:	48a6      	ldr	r0, [pc, #664]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000f6e:	f001 f94e 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin ,GPIO_PIN_SET) ;
 8000f72:	2201      	movs	r2, #1
 8000f74:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f78:	48a3      	ldr	r0, [pc, #652]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000f7a:	f001 f948 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin ,GPIO_PIN_RESET) ;
 8000f7e:	2200      	movs	r2, #0
 8000f80:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f84:	48a0      	ldr	r0, [pc, #640]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000f86:	f001 f942 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin ,GPIO_PIN_RESET) ;
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f90:	489d      	ldr	r0, [pc, #628]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000f92:	f001 f93c 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin ,GPIO_PIN_SET) ;
 8000f96:	2201      	movs	r2, #1
 8000f98:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f9c:	489a      	ldr	r0, [pc, #616]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000f9e:	f001 f936 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin ,GPIO_PIN_RESET) ;
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fa8:	4897      	ldr	r0, [pc, #604]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000faa:	f001 f930 	bl	800220e <HAL_GPIO_WritePin>
	        break;
 8000fae:	e126      	b.n	80011fe <display7SEG_LeftToRight+0x38a>
	    case 3:
	        HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin ,GPIO_PIN_RESET) ;
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	2180      	movs	r1, #128	; 0x80
 8000fb4:	4894      	ldr	r0, [pc, #592]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000fb6:	f001 f92a 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin ,GPIO_PIN_RESET) ;
 8000fba:	2200      	movs	r2, #0
 8000fbc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fc0:	4891      	ldr	r0, [pc, #580]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000fc2:	f001 f924 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin ,GPIO_PIN_RESET) ;
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fcc:	488e      	ldr	r0, [pc, #568]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000fce:	f001 f91e 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin ,GPIO_PIN_RESET) ;
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fd8:	488b      	ldr	r0, [pc, #556]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000fda:	f001 f918 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin ,GPIO_PIN_SET) ;
 8000fde:	2201      	movs	r2, #1
 8000fe0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fe4:	4888      	ldr	r0, [pc, #544]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000fe6:	f001 f912 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin ,GPIO_PIN_SET) ;
 8000fea:	2201      	movs	r2, #1
 8000fec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ff0:	4885      	ldr	r0, [pc, #532]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000ff2:	f001 f90c 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin ,GPIO_PIN_RESET) ;
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ffc:	4882      	ldr	r0, [pc, #520]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8000ffe:	f001 f906 	bl	800220e <HAL_GPIO_WritePin>
	        break;
 8001002:	e0fc      	b.n	80011fe <display7SEG_LeftToRight+0x38a>
	    case 4:
	        HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin ,GPIO_PIN_SET) ;
 8001004:	2201      	movs	r2, #1
 8001006:	2180      	movs	r1, #128	; 0x80
 8001008:	487f      	ldr	r0, [pc, #508]	; (8001208 <display7SEG_LeftToRight+0x394>)
 800100a:	f001 f900 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin ,GPIO_PIN_RESET) ;
 800100e:	2200      	movs	r2, #0
 8001010:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001014:	487c      	ldr	r0, [pc, #496]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8001016:	f001 f8fa 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin ,GPIO_PIN_RESET) ;
 800101a:	2200      	movs	r2, #0
 800101c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001020:	4879      	ldr	r0, [pc, #484]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8001022:	f001 f8f4 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin ,GPIO_PIN_SET) ;
 8001026:	2201      	movs	r2, #1
 8001028:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800102c:	4876      	ldr	r0, [pc, #472]	; (8001208 <display7SEG_LeftToRight+0x394>)
 800102e:	f001 f8ee 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin ,GPIO_PIN_SET) ;
 8001032:	2201      	movs	r2, #1
 8001034:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001038:	4873      	ldr	r0, [pc, #460]	; (8001208 <display7SEG_LeftToRight+0x394>)
 800103a:	f001 f8e8 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin ,GPIO_PIN_RESET) ;
 800103e:	2200      	movs	r2, #0
 8001040:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001044:	4870      	ldr	r0, [pc, #448]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8001046:	f001 f8e2 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin ,GPIO_PIN_RESET) ;
 800104a:	2200      	movs	r2, #0
 800104c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001050:	486d      	ldr	r0, [pc, #436]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8001052:	f001 f8dc 	bl	800220e <HAL_GPIO_WritePin>
	        break;
 8001056:	e0d2      	b.n	80011fe <display7SEG_LeftToRight+0x38a>
	    case 5:
	        HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin ,GPIO_PIN_RESET) ;
 8001058:	2200      	movs	r2, #0
 800105a:	2180      	movs	r1, #128	; 0x80
 800105c:	486a      	ldr	r0, [pc, #424]	; (8001208 <display7SEG_LeftToRight+0x394>)
 800105e:	f001 f8d6 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin ,GPIO_PIN_SET) ;
 8001062:	2201      	movs	r2, #1
 8001064:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001068:	4867      	ldr	r0, [pc, #412]	; (8001208 <display7SEG_LeftToRight+0x394>)
 800106a:	f001 f8d0 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin ,GPIO_PIN_RESET) ;
 800106e:	2200      	movs	r2, #0
 8001070:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001074:	4864      	ldr	r0, [pc, #400]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8001076:	f001 f8ca 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin ,GPIO_PIN_RESET) ;
 800107a:	2200      	movs	r2, #0
 800107c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001080:	4861      	ldr	r0, [pc, #388]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8001082:	f001 f8c4 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin ,GPIO_PIN_SET) ;
 8001086:	2201      	movs	r2, #1
 8001088:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800108c:	485e      	ldr	r0, [pc, #376]	; (8001208 <display7SEG_LeftToRight+0x394>)
 800108e:	f001 f8be 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin ,GPIO_PIN_RESET) ;
 8001092:	2200      	movs	r2, #0
 8001094:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001098:	485b      	ldr	r0, [pc, #364]	; (8001208 <display7SEG_LeftToRight+0x394>)
 800109a:	f001 f8b8 	bl	800220e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin ,GPIO_PIN_RESET) ;
 800109e:	2200      	movs	r2, #0
 80010a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010a4:	4858      	ldr	r0, [pc, #352]	; (8001208 <display7SEG_LeftToRight+0x394>)
 80010a6:	f001 f8b2 	bl	800220e <HAL_GPIO_WritePin>
	        break;
 80010aa:	e0a8      	b.n	80011fe <display7SEG_LeftToRight+0x38a>
	    case 6:
		    HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin ,GPIO_PIN_RESET) ;
 80010ac:	2200      	movs	r2, #0
 80010ae:	2180      	movs	r1, #128	; 0x80
 80010b0:	4855      	ldr	r0, [pc, #340]	; (8001208 <display7SEG_LeftToRight+0x394>)
 80010b2:	f001 f8ac 	bl	800220e <HAL_GPIO_WritePin>
		    HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin ,GPIO_PIN_SET) ;
 80010b6:	2201      	movs	r2, #1
 80010b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010bc:	4852      	ldr	r0, [pc, #328]	; (8001208 <display7SEG_LeftToRight+0x394>)
 80010be:	f001 f8a6 	bl	800220e <HAL_GPIO_WritePin>
		    HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin ,GPIO_PIN_RESET) ;
 80010c2:	2200      	movs	r2, #0
 80010c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010c8:	484f      	ldr	r0, [pc, #316]	; (8001208 <display7SEG_LeftToRight+0x394>)
 80010ca:	f001 f8a0 	bl	800220e <HAL_GPIO_WritePin>
		    HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin ,GPIO_PIN_RESET) ;
 80010ce:	2200      	movs	r2, #0
 80010d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010d4:	484c      	ldr	r0, [pc, #304]	; (8001208 <display7SEG_LeftToRight+0x394>)
 80010d6:	f001 f89a 	bl	800220e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin ,GPIO_PIN_RESET) ;
 80010da:	2200      	movs	r2, #0
 80010dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010e0:	4849      	ldr	r0, [pc, #292]	; (8001208 <display7SEG_LeftToRight+0x394>)
 80010e2:	f001 f894 	bl	800220e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin ,GPIO_PIN_RESET) ;
 80010e6:	2200      	movs	r2, #0
 80010e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010ec:	4846      	ldr	r0, [pc, #280]	; (8001208 <display7SEG_LeftToRight+0x394>)
 80010ee:	f001 f88e 	bl	800220e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin ,GPIO_PIN_RESET) ;
 80010f2:	2200      	movs	r2, #0
 80010f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010f8:	4843      	ldr	r0, [pc, #268]	; (8001208 <display7SEG_LeftToRight+0x394>)
 80010fa:	f001 f888 	bl	800220e <HAL_GPIO_WritePin>
			break;
 80010fe:	e07e      	b.n	80011fe <display7SEG_LeftToRight+0x38a>
	    case 7:
	    	HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin ,GPIO_PIN_RESET) ;
 8001100:	2200      	movs	r2, #0
 8001102:	2180      	movs	r1, #128	; 0x80
 8001104:	4840      	ldr	r0, [pc, #256]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8001106:	f001 f882 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin ,GPIO_PIN_RESET) ;
 800110a:	2200      	movs	r2, #0
 800110c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001110:	483d      	ldr	r0, [pc, #244]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8001112:	f001 f87c 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin ,GPIO_PIN_RESET) ;
 8001116:	2200      	movs	r2, #0
 8001118:	f44f 7100 	mov.w	r1, #512	; 0x200
 800111c:	483a      	ldr	r0, [pc, #232]	; (8001208 <display7SEG_LeftToRight+0x394>)
 800111e:	f001 f876 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin ,GPIO_PIN_SET) ;
 8001122:	2201      	movs	r2, #1
 8001124:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001128:	4837      	ldr	r0, [pc, #220]	; (8001208 <display7SEG_LeftToRight+0x394>)
 800112a:	f001 f870 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin ,GPIO_PIN_SET) ;
 800112e:	2201      	movs	r2, #1
 8001130:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001134:	4834      	ldr	r0, [pc, #208]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8001136:	f001 f86a 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin ,GPIO_PIN_SET) ;
 800113a:	2201      	movs	r2, #1
 800113c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001140:	4831      	ldr	r0, [pc, #196]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8001142:	f001 f864 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin ,GPIO_PIN_SET) ;
 8001146:	2201      	movs	r2, #1
 8001148:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800114c:	482e      	ldr	r0, [pc, #184]	; (8001208 <display7SEG_LeftToRight+0x394>)
 800114e:	f001 f85e 	bl	800220e <HAL_GPIO_WritePin>
	    	break;
 8001152:	e054      	b.n	80011fe <display7SEG_LeftToRight+0x38a>
	    case 8:
	    	HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin ,GPIO_PIN_RESET) ;
 8001154:	2200      	movs	r2, #0
 8001156:	2180      	movs	r1, #128	; 0x80
 8001158:	482b      	ldr	r0, [pc, #172]	; (8001208 <display7SEG_LeftToRight+0x394>)
 800115a:	f001 f858 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin ,GPIO_PIN_RESET) ;
 800115e:	2200      	movs	r2, #0
 8001160:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001164:	4828      	ldr	r0, [pc, #160]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8001166:	f001 f852 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin ,GPIO_PIN_RESET) ;
 800116a:	2200      	movs	r2, #0
 800116c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001170:	4825      	ldr	r0, [pc, #148]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8001172:	f001 f84c 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin ,GPIO_PIN_RESET) ;
 8001176:	2200      	movs	r2, #0
 8001178:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800117c:	4822      	ldr	r0, [pc, #136]	; (8001208 <display7SEG_LeftToRight+0x394>)
 800117e:	f001 f846 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin ,GPIO_PIN_RESET) ;
 8001182:	2200      	movs	r2, #0
 8001184:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001188:	481f      	ldr	r0, [pc, #124]	; (8001208 <display7SEG_LeftToRight+0x394>)
 800118a:	f001 f840 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin ,GPIO_PIN_RESET) ;
 800118e:	2200      	movs	r2, #0
 8001190:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001194:	481c      	ldr	r0, [pc, #112]	; (8001208 <display7SEG_LeftToRight+0x394>)
 8001196:	f001 f83a 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin ,GPIO_PIN_RESET) ;
 800119a:	2200      	movs	r2, #0
 800119c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011a0:	4819      	ldr	r0, [pc, #100]	; (8001208 <display7SEG_LeftToRight+0x394>)
 80011a2:	f001 f834 	bl	800220e <HAL_GPIO_WritePin>
	    	break;
 80011a6:	e02a      	b.n	80011fe <display7SEG_LeftToRight+0x38a>
	    case 9:
	    	HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin ,GPIO_PIN_RESET) ;
 80011a8:	2200      	movs	r2, #0
 80011aa:	2180      	movs	r1, #128	; 0x80
 80011ac:	4816      	ldr	r0, [pc, #88]	; (8001208 <display7SEG_LeftToRight+0x394>)
 80011ae:	f001 f82e 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin ,GPIO_PIN_RESET) ;
 80011b2:	2200      	movs	r2, #0
 80011b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011b8:	4813      	ldr	r0, [pc, #76]	; (8001208 <display7SEG_LeftToRight+0x394>)
 80011ba:	f001 f828 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin ,GPIO_PIN_RESET) ;
 80011be:	2200      	movs	r2, #0
 80011c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011c4:	4810      	ldr	r0, [pc, #64]	; (8001208 <display7SEG_LeftToRight+0x394>)
 80011c6:	f001 f822 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin ,GPIO_PIN_RESET) ;
 80011ca:	2200      	movs	r2, #0
 80011cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011d0:	480d      	ldr	r0, [pc, #52]	; (8001208 <display7SEG_LeftToRight+0x394>)
 80011d2:	f001 f81c 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin ,GPIO_PIN_SET) ;
 80011d6:	2201      	movs	r2, #1
 80011d8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011dc:	480a      	ldr	r0, [pc, #40]	; (8001208 <display7SEG_LeftToRight+0x394>)
 80011de:	f001 f816 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin ,GPIO_PIN_RESET) ;
 80011e2:	2200      	movs	r2, #0
 80011e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011e8:	4807      	ldr	r0, [pc, #28]	; (8001208 <display7SEG_LeftToRight+0x394>)
 80011ea:	f001 f810 	bl	800220e <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin ,GPIO_PIN_RESET) ;
 80011ee:	2200      	movs	r2, #0
 80011f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011f4:	4804      	ldr	r0, [pc, #16]	; (8001208 <display7SEG_LeftToRight+0x394>)
 80011f6:	f001 f80a 	bl	800220e <HAL_GPIO_WritePin>
			break;
 80011fa:	e000      	b.n	80011fe <display7SEG_LeftToRight+0x38a>
	    default:
	    	break;
 80011fc:	bf00      	nop
	}
}
 80011fe:	bf00      	nop
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	40010800 	.word	0x40010800

0800120c <displayTopToBottomLED>:

void displayTopToBottomLED(enum LedState state_1){
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	4603      	mov	r3, r0
 8001214:	71fb      	strb	r3, [r7, #7]
	switch(state_1){
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	2b03      	cmp	r3, #3
 800121a:	d84b      	bhi.n	80012b4 <displayTopToBottomLED+0xa8>
 800121c:	a201      	add	r2, pc, #4	; (adr r2, 8001224 <displayTopToBottomLED+0x18>)
 800121e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001222:	bf00      	nop
 8001224:	08001235 	.word	0x08001235
 8001228:	08001255 	.word	0x08001255
 800122c:	08001295 	.word	0x08001295
 8001230:	08001275 	.word	0x08001275
		case LED_INIT:
			 HAL_GPIO_WritePin( TB_GREEN_GPIO_Port , TB_GREEN_Pin , GPIO_PIN_SET) ;
 8001234:	2201      	movs	r2, #1
 8001236:	2120      	movs	r1, #32
 8001238:	4821      	ldr	r0, [pc, #132]	; (80012c0 <displayTopToBottomLED+0xb4>)
 800123a:	f000 ffe8 	bl	800220e <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( TB_YELLOW_GPIO_Port , TB_YELLOW_Pin , GPIO_PIN_SET ) ;
 800123e:	2201      	movs	r2, #1
 8001240:	2110      	movs	r1, #16
 8001242:	481f      	ldr	r0, [pc, #124]	; (80012c0 <displayTopToBottomLED+0xb4>)
 8001244:	f000 ffe3 	bl	800220e <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( TB_RED_GPIO_Port , TB_RED_Pin , GPIO_PIN_SET ) ;
 8001248:	2201      	movs	r2, #1
 800124a:	2108      	movs	r1, #8
 800124c:	481c      	ldr	r0, [pc, #112]	; (80012c0 <displayTopToBottomLED+0xb4>)
 800124e:	f000 ffde 	bl	800220e <HAL_GPIO_WritePin>
			 break;
 8001252:	e030      	b.n	80012b6 <displayTopToBottomLED+0xaa>
		case RED:
			 HAL_GPIO_WritePin( TB_GREEN_GPIO_Port , TB_GREEN_Pin , GPIO_PIN_SET) ;
 8001254:	2201      	movs	r2, #1
 8001256:	2120      	movs	r1, #32
 8001258:	4819      	ldr	r0, [pc, #100]	; (80012c0 <displayTopToBottomLED+0xb4>)
 800125a:	f000 ffd8 	bl	800220e <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( TB_YELLOW_GPIO_Port , TB_YELLOW_Pin , GPIO_PIN_SET ) ;
 800125e:	2201      	movs	r2, #1
 8001260:	2110      	movs	r1, #16
 8001262:	4817      	ldr	r0, [pc, #92]	; (80012c0 <displayTopToBottomLED+0xb4>)
 8001264:	f000 ffd3 	bl	800220e <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( TB_RED_GPIO_Port , TB_RED_Pin , GPIO_PIN_RESET ) ;
 8001268:	2200      	movs	r2, #0
 800126a:	2108      	movs	r1, #8
 800126c:	4814      	ldr	r0, [pc, #80]	; (80012c0 <displayTopToBottomLED+0xb4>)
 800126e:	f000 ffce 	bl	800220e <HAL_GPIO_WritePin>
			 break;
 8001272:	e020      	b.n	80012b6 <displayTopToBottomLED+0xaa>
		case YELLOW:
			 HAL_GPIO_WritePin( TB_GREEN_GPIO_Port , TB_GREEN_Pin , GPIO_PIN_SET) ;
 8001274:	2201      	movs	r2, #1
 8001276:	2120      	movs	r1, #32
 8001278:	4811      	ldr	r0, [pc, #68]	; (80012c0 <displayTopToBottomLED+0xb4>)
 800127a:	f000 ffc8 	bl	800220e <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( TB_YELLOW_GPIO_Port , TB_YELLOW_Pin , GPIO_PIN_RESET ) ;
 800127e:	2200      	movs	r2, #0
 8001280:	2110      	movs	r1, #16
 8001282:	480f      	ldr	r0, [pc, #60]	; (80012c0 <displayTopToBottomLED+0xb4>)
 8001284:	f000 ffc3 	bl	800220e <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( TB_RED_GPIO_Port , TB_RED_Pin , GPIO_PIN_SET ) ;
 8001288:	2201      	movs	r2, #1
 800128a:	2108      	movs	r1, #8
 800128c:	480c      	ldr	r0, [pc, #48]	; (80012c0 <displayTopToBottomLED+0xb4>)
 800128e:	f000 ffbe 	bl	800220e <HAL_GPIO_WritePin>
			 break;
 8001292:	e010      	b.n	80012b6 <displayTopToBottomLED+0xaa>
		case GREEN:
			 HAL_GPIO_WritePin( TB_GREEN_GPIO_Port , TB_GREEN_Pin , GPIO_PIN_RESET) ;
 8001294:	2200      	movs	r2, #0
 8001296:	2120      	movs	r1, #32
 8001298:	4809      	ldr	r0, [pc, #36]	; (80012c0 <displayTopToBottomLED+0xb4>)
 800129a:	f000 ffb8 	bl	800220e <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( TB_YELLOW_GPIO_Port , TB_YELLOW_Pin , GPIO_PIN_SET ) ;
 800129e:	2201      	movs	r2, #1
 80012a0:	2110      	movs	r1, #16
 80012a2:	4807      	ldr	r0, [pc, #28]	; (80012c0 <displayTopToBottomLED+0xb4>)
 80012a4:	f000 ffb3 	bl	800220e <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( TB_RED_GPIO_Port , TB_RED_Pin , GPIO_PIN_SET ) ;
 80012a8:	2201      	movs	r2, #1
 80012aa:	2108      	movs	r1, #8
 80012ac:	4804      	ldr	r0, [pc, #16]	; (80012c0 <displayTopToBottomLED+0xb4>)
 80012ae:	f000 ffae 	bl	800220e <HAL_GPIO_WritePin>
			 break;
 80012b2:	e000      	b.n	80012b6 <displayTopToBottomLED+0xaa>
		default:
			 break;
 80012b4:	bf00      	nop
	}
}
 80012b6:	bf00      	nop
 80012b8:	3708      	adds	r7, #8
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40010c00 	.word	0x40010c00

080012c4 <displayLeftToRightLED>:

void displayLeftToRightLED(enum LedState state_2){
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	4603      	mov	r3, r0
 80012cc:	71fb      	strb	r3, [r7, #7]
	switch(state_2){
 80012ce:	79fb      	ldrb	r3, [r7, #7]
 80012d0:	2b03      	cmp	r3, #3
 80012d2:	d84f      	bhi.n	8001374 <displayLeftToRightLED+0xb0>
 80012d4:	a201      	add	r2, pc, #4	; (adr r2, 80012dc <displayLeftToRightLED+0x18>)
 80012d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012da:	bf00      	nop
 80012dc:	080012ed 	.word	0x080012ed
 80012e0:	0800130f 	.word	0x0800130f
 80012e4:	08001353 	.word	0x08001353
 80012e8:	08001331 	.word	0x08001331
		case LED_INIT:
			 HAL_GPIO_WritePin( LR_GREEN_GPIO_Port , LR_GREEN_Pin , GPIO_PIN_SET) ;
 80012ec:	2201      	movs	r2, #1
 80012ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012f2:	4823      	ldr	r0, [pc, #140]	; (8001380 <displayLeftToRightLED+0xbc>)
 80012f4:	f000 ff8b 	bl	800220e <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( LR_YELLOW_GPIO_Port , LR_YELLOW_Pin , GPIO_PIN_SET ) ;
 80012f8:	2201      	movs	r2, #1
 80012fa:	2180      	movs	r1, #128	; 0x80
 80012fc:	4820      	ldr	r0, [pc, #128]	; (8001380 <displayLeftToRightLED+0xbc>)
 80012fe:	f000 ff86 	bl	800220e <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( LR_RED_GPIO_Port , LR_RED_Pin , GPIO_PIN_SET ) ;
 8001302:	2201      	movs	r2, #1
 8001304:	2140      	movs	r1, #64	; 0x40
 8001306:	481e      	ldr	r0, [pc, #120]	; (8001380 <displayLeftToRightLED+0xbc>)
 8001308:	f000 ff81 	bl	800220e <HAL_GPIO_WritePin>
			 break;
 800130c:	e033      	b.n	8001376 <displayLeftToRightLED+0xb2>
		case RED:
			 HAL_GPIO_WritePin( LR_GREEN_GPIO_Port , LR_GREEN_Pin , GPIO_PIN_SET) ;
 800130e:	2201      	movs	r2, #1
 8001310:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001314:	481a      	ldr	r0, [pc, #104]	; (8001380 <displayLeftToRightLED+0xbc>)
 8001316:	f000 ff7a 	bl	800220e <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( LR_YELLOW_GPIO_Port , LR_YELLOW_Pin , GPIO_PIN_SET ) ;
 800131a:	2201      	movs	r2, #1
 800131c:	2180      	movs	r1, #128	; 0x80
 800131e:	4818      	ldr	r0, [pc, #96]	; (8001380 <displayLeftToRightLED+0xbc>)
 8001320:	f000 ff75 	bl	800220e <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( LR_RED_GPIO_Port , LR_RED_Pin , GPIO_PIN_RESET ) ;
 8001324:	2200      	movs	r2, #0
 8001326:	2140      	movs	r1, #64	; 0x40
 8001328:	4815      	ldr	r0, [pc, #84]	; (8001380 <displayLeftToRightLED+0xbc>)
 800132a:	f000 ff70 	bl	800220e <HAL_GPIO_WritePin>
			 break;
 800132e:	e022      	b.n	8001376 <displayLeftToRightLED+0xb2>
		case YELLOW:
			 HAL_GPIO_WritePin( LR_GREEN_GPIO_Port , LR_GREEN_Pin , GPIO_PIN_SET) ;
 8001330:	2201      	movs	r2, #1
 8001332:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001336:	4812      	ldr	r0, [pc, #72]	; (8001380 <displayLeftToRightLED+0xbc>)
 8001338:	f000 ff69 	bl	800220e <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( LR_YELLOW_GPIO_Port , LR_YELLOW_Pin , GPIO_PIN_RESET ) ;
 800133c:	2200      	movs	r2, #0
 800133e:	2180      	movs	r1, #128	; 0x80
 8001340:	480f      	ldr	r0, [pc, #60]	; (8001380 <displayLeftToRightLED+0xbc>)
 8001342:	f000 ff64 	bl	800220e <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( LR_RED_GPIO_Port , LR_RED_Pin , GPIO_PIN_SET ) ;
 8001346:	2201      	movs	r2, #1
 8001348:	2140      	movs	r1, #64	; 0x40
 800134a:	480d      	ldr	r0, [pc, #52]	; (8001380 <displayLeftToRightLED+0xbc>)
 800134c:	f000 ff5f 	bl	800220e <HAL_GPIO_WritePin>
			 break;
 8001350:	e011      	b.n	8001376 <displayLeftToRightLED+0xb2>
		case GREEN:
			 HAL_GPIO_WritePin( LR_GREEN_GPIO_Port , LR_GREEN_Pin , GPIO_PIN_RESET) ;
 8001352:	2200      	movs	r2, #0
 8001354:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001358:	4809      	ldr	r0, [pc, #36]	; (8001380 <displayLeftToRightLED+0xbc>)
 800135a:	f000 ff58 	bl	800220e <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( LR_YELLOW_GPIO_Port , LR_YELLOW_Pin , GPIO_PIN_SET ) ;
 800135e:	2201      	movs	r2, #1
 8001360:	2180      	movs	r1, #128	; 0x80
 8001362:	4807      	ldr	r0, [pc, #28]	; (8001380 <displayLeftToRightLED+0xbc>)
 8001364:	f000 ff53 	bl	800220e <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( LR_RED_GPIO_Port , LR_RED_Pin , GPIO_PIN_SET ) ;
 8001368:	2201      	movs	r2, #1
 800136a:	2140      	movs	r1, #64	; 0x40
 800136c:	4804      	ldr	r0, [pc, #16]	; (8001380 <displayLeftToRightLED+0xbc>)
 800136e:	f000 ff4e 	bl	800220e <HAL_GPIO_WritePin>
			 break;
 8001372:	e000      	b.n	8001376 <displayLeftToRightLED+0xb2>
		default:
			 break;
 8001374:	bf00      	nop
	}
}
 8001376:	bf00      	nop
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	40010c00 	.word	0x40010c00

08001384 <toggleLeds>:

void toggleLeds(enum LedState state){
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	4603      	mov	r3, r0
 800138c:	71fb      	strb	r3, [r7, #7]
	switch(state){
 800138e:	79fb      	ldrb	r3, [r7, #7]
 8001390:	2b03      	cmp	r3, #3
 8001392:	d023      	beq.n	80013dc <toggleLeds+0x58>
 8001394:	2b03      	cmp	r3, #3
 8001396:	dc5d      	bgt.n	8001454 <toggleLeds+0xd0>
 8001398:	2b01      	cmp	r3, #1
 800139a:	d03d      	beq.n	8001418 <toggleLeds+0x94>
 800139c:	2b02      	cmp	r3, #2
 800139e:	d159      	bne.n	8001454 <toggleLeds+0xd0>
	case GREEN:
		HAL_GPIO_WritePin(TB_RED_GPIO_Port, TB_RED_Pin, SET);
 80013a0:	2201      	movs	r2, #1
 80013a2:	2108      	movs	r1, #8
 80013a4:	482e      	ldr	r0, [pc, #184]	; (8001460 <toggleLeds+0xdc>)
 80013a6:	f000 ff32 	bl	800220e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TB_YELLOW_GPIO_Port, TB_YELLOW_Pin, SET);
 80013aa:	2201      	movs	r2, #1
 80013ac:	2110      	movs	r1, #16
 80013ae:	482c      	ldr	r0, [pc, #176]	; (8001460 <toggleLeds+0xdc>)
 80013b0:	f000 ff2d 	bl	800220e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LR_RED_GPIO_Port, LR_RED_Pin, SET);
 80013b4:	2201      	movs	r2, #1
 80013b6:	2140      	movs	r1, #64	; 0x40
 80013b8:	4829      	ldr	r0, [pc, #164]	; (8001460 <toggleLeds+0xdc>)
 80013ba:	f000 ff28 	bl	800220e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LR_YELLOW_GPIO_Port, LR_YELLOW_Pin, SET);
 80013be:	2201      	movs	r2, #1
 80013c0:	2180      	movs	r1, #128	; 0x80
 80013c2:	4827      	ldr	r0, [pc, #156]	; (8001460 <toggleLeds+0xdc>)
 80013c4:	f000 ff23 	bl	800220e <HAL_GPIO_WritePin>
		HAL_GPIO_TogglePin( TB_GREEN_GPIO_Port , TB_GREEN_Pin) ;
 80013c8:	2120      	movs	r1, #32
 80013ca:	4825      	ldr	r0, [pc, #148]	; (8001460 <toggleLeds+0xdc>)
 80013cc:	f000 ff37 	bl	800223e <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin( LR_GREEN_GPIO_Port , LR_GREEN_Pin) ;
 80013d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013d4:	4822      	ldr	r0, [pc, #136]	; (8001460 <toggleLeds+0xdc>)
 80013d6:	f000 ff32 	bl	800223e <HAL_GPIO_TogglePin>
		break;
 80013da:	e03c      	b.n	8001456 <toggleLeds+0xd2>
	case YELLOW:
		HAL_GPIO_WritePin(TB_RED_GPIO_Port, TB_RED_Pin, SET);
 80013dc:	2201      	movs	r2, #1
 80013de:	2108      	movs	r1, #8
 80013e0:	481f      	ldr	r0, [pc, #124]	; (8001460 <toggleLeds+0xdc>)
 80013e2:	f000 ff14 	bl	800220e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TB_GREEN_GPIO_Port, TB_GREEN_Pin, SET);
 80013e6:	2201      	movs	r2, #1
 80013e8:	2120      	movs	r1, #32
 80013ea:	481d      	ldr	r0, [pc, #116]	; (8001460 <toggleLeds+0xdc>)
 80013ec:	f000 ff0f 	bl	800220e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LR_RED_GPIO_Port, LR_RED_Pin, SET);
 80013f0:	2201      	movs	r2, #1
 80013f2:	2140      	movs	r1, #64	; 0x40
 80013f4:	481a      	ldr	r0, [pc, #104]	; (8001460 <toggleLeds+0xdc>)
 80013f6:	f000 ff0a 	bl	800220e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LR_GREEN_GPIO_Port, LR_GREEN_Pin, SET);
 80013fa:	2201      	movs	r2, #1
 80013fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001400:	4817      	ldr	r0, [pc, #92]	; (8001460 <toggleLeds+0xdc>)
 8001402:	f000 ff04 	bl	800220e <HAL_GPIO_WritePin>
		HAL_GPIO_TogglePin( TB_YELLOW_GPIO_Port , TB_YELLOW_Pin) ;
 8001406:	2110      	movs	r1, #16
 8001408:	4815      	ldr	r0, [pc, #84]	; (8001460 <toggleLeds+0xdc>)
 800140a:	f000 ff18 	bl	800223e <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin( LR_YELLOW_GPIO_Port , LR_YELLOW_Pin) ;
 800140e:	2180      	movs	r1, #128	; 0x80
 8001410:	4813      	ldr	r0, [pc, #76]	; (8001460 <toggleLeds+0xdc>)
 8001412:	f000 ff14 	bl	800223e <HAL_GPIO_TogglePin>
		break;
 8001416:	e01e      	b.n	8001456 <toggleLeds+0xd2>
	case RED:
		HAL_GPIO_WritePin(TB_YELLOW_GPIO_Port, TB_YELLOW_Pin, SET);
 8001418:	2201      	movs	r2, #1
 800141a:	2110      	movs	r1, #16
 800141c:	4810      	ldr	r0, [pc, #64]	; (8001460 <toggleLeds+0xdc>)
 800141e:	f000 fef6 	bl	800220e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TB_GREEN_GPIO_Port, TB_GREEN_Pin, SET);
 8001422:	2201      	movs	r2, #1
 8001424:	2120      	movs	r1, #32
 8001426:	480e      	ldr	r0, [pc, #56]	; (8001460 <toggleLeds+0xdc>)
 8001428:	f000 fef1 	bl	800220e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LR_YELLOW_GPIO_Port, LR_YELLOW_Pin, SET);
 800142c:	2201      	movs	r2, #1
 800142e:	2180      	movs	r1, #128	; 0x80
 8001430:	480b      	ldr	r0, [pc, #44]	; (8001460 <toggleLeds+0xdc>)
 8001432:	f000 feec 	bl	800220e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LR_GREEN_GPIO_Port, LR_GREEN_Pin, SET);
 8001436:	2201      	movs	r2, #1
 8001438:	f44f 7180 	mov.w	r1, #256	; 0x100
 800143c:	4808      	ldr	r0, [pc, #32]	; (8001460 <toggleLeds+0xdc>)
 800143e:	f000 fee6 	bl	800220e <HAL_GPIO_WritePin>
		HAL_GPIO_TogglePin( TB_RED_GPIO_Port , TB_RED_Pin) ;
 8001442:	2108      	movs	r1, #8
 8001444:	4806      	ldr	r0, [pc, #24]	; (8001460 <toggleLeds+0xdc>)
 8001446:	f000 fefa 	bl	800223e <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin( LR_RED_GPIO_Port , LR_RED_Pin) ;
 800144a:	2140      	movs	r1, #64	; 0x40
 800144c:	4804      	ldr	r0, [pc, #16]	; (8001460 <toggleLeds+0xdc>)
 800144e:	f000 fef6 	bl	800223e <HAL_GPIO_TogglePin>
		break;
 8001452:	e000      	b.n	8001456 <toggleLeds+0xd2>
	default:
		break;
 8001454:	bf00      	nop
	}
}
 8001456:	bf00      	nop
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	40010c00 	.word	0x40010c00

08001464 <enable0>:

void enable0(){
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8001468:	2200      	movs	r2, #0
 800146a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800146e:	4805      	ldr	r0, [pc, #20]	; (8001484 <enable0+0x20>)
 8001470:	f000 fecd 	bl	800220e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8001474:	2201      	movs	r2, #1
 8001476:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800147a:	4802      	ldr	r0, [pc, #8]	; (8001484 <enable0+0x20>)
 800147c:	f000 fec7 	bl	800220e <HAL_GPIO_WritePin>
}
 8001480:	bf00      	nop
 8001482:	bd80      	pop	{r7, pc}
 8001484:	40010c00 	.word	0x40010c00

08001488 <enable1>:

void enable1(){
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 800148c:	2201      	movs	r2, #1
 800148e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001492:	4805      	ldr	r0, [pc, #20]	; (80014a8 <enable1+0x20>)
 8001494:	f000 febb 	bl	800220e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8001498:	2200      	movs	r2, #0
 800149a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800149e:	4802      	ldr	r0, [pc, #8]	; (80014a8 <enable1+0x20>)
 80014a0:	f000 feb5 	bl	800220e <HAL_GPIO_WritePin>
}
 80014a4:	bf00      	nop
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40010c00 	.word	0x40010c00

080014ac <enable2>:

void enable2(){
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 80014b0:	2200      	movs	r2, #0
 80014b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014b6:	4805      	ldr	r0, [pc, #20]	; (80014cc <enable2+0x20>)
 80014b8:	f000 fea9 	bl	800220e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80014bc:	2201      	movs	r2, #1
 80014be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014c2:	4802      	ldr	r0, [pc, #8]	; (80014cc <enable2+0x20>)
 80014c4:	f000 fea3 	bl	800220e <HAL_GPIO_WritePin>
}
 80014c8:	bf00      	nop
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	40010c00 	.word	0x40010c00

080014d0 <enable3>:

void enable3(){
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80014d4:	2201      	movs	r2, #1
 80014d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014da:	4805      	ldr	r0, [pc, #20]	; (80014f0 <enable3+0x20>)
 80014dc:	f000 fe97 	bl	800220e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 80014e0:	2200      	movs	r2, #0
 80014e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014e6:	4802      	ldr	r0, [pc, #8]	; (80014f0 <enable3+0x20>)
 80014e8:	f000 fe91 	bl	800220e <HAL_GPIO_WritePin>
}
 80014ec:	bf00      	nop
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	40010c00 	.word	0x40010c00

080014f4 <showTimeDelay_First>:

void showTimeDelay_First(int first, int second){
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	6039      	str	r1, [r7, #0]
	enable0();
 80014fe:	f7ff ffb1 	bl	8001464 <enable0>
	display7SEG_TopToBottom(first/10);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4a0c      	ldr	r2, [pc, #48]	; (8001538 <showTimeDelay_First+0x44>)
 8001506:	fb82 1203 	smull	r1, r2, r2, r3
 800150a:	1092      	asrs	r2, r2, #2
 800150c:	17db      	asrs	r3, r3, #31
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	4618      	mov	r0, r3
 8001512:	f7ff fb1f 	bl	8000b54 <display7SEG_TopToBottom>
	enable2();
 8001516:	f7ff ffc9 	bl	80014ac <enable2>
	display7SEG_LeftToRight(second/10);
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	4a06      	ldr	r2, [pc, #24]	; (8001538 <showTimeDelay_First+0x44>)
 800151e:	fb82 1203 	smull	r1, r2, r2, r3
 8001522:	1092      	asrs	r2, r2, #2
 8001524:	17db      	asrs	r3, r3, #31
 8001526:	1ad3      	subs	r3, r2, r3
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff fca3 	bl	8000e74 <display7SEG_LeftToRight>
}
 800152e:	bf00      	nop
 8001530:	3708      	adds	r7, #8
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	66666667 	.word	0x66666667

0800153c <showTimeDelay_Second>:

void showTimeDelay_Second(int first, int second){
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
	enable1();
 8001546:	f7ff ff9f 	bl	8001488 <enable1>
	display7SEG_TopToBottom(first%10);
 800154a:	687a      	ldr	r2, [r7, #4]
 800154c:	4b11      	ldr	r3, [pc, #68]	; (8001594 <showTimeDelay_Second+0x58>)
 800154e:	fb83 1302 	smull	r1, r3, r3, r2
 8001552:	1099      	asrs	r1, r3, #2
 8001554:	17d3      	asrs	r3, r2, #31
 8001556:	1ac9      	subs	r1, r1, r3
 8001558:	460b      	mov	r3, r1
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	440b      	add	r3, r1
 800155e:	005b      	lsls	r3, r3, #1
 8001560:	1ad1      	subs	r1, r2, r3
 8001562:	4608      	mov	r0, r1
 8001564:	f7ff faf6 	bl	8000b54 <display7SEG_TopToBottom>
	enable3();
 8001568:	f7ff ffb2 	bl	80014d0 <enable3>
	display7SEG_LeftToRight(second%10);
 800156c:	683a      	ldr	r2, [r7, #0]
 800156e:	4b09      	ldr	r3, [pc, #36]	; (8001594 <showTimeDelay_Second+0x58>)
 8001570:	fb83 1302 	smull	r1, r3, r3, r2
 8001574:	1099      	asrs	r1, r3, #2
 8001576:	17d3      	asrs	r3, r2, #31
 8001578:	1ac9      	subs	r1, r1, r3
 800157a:	460b      	mov	r3, r1
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	440b      	add	r3, r1
 8001580:	005b      	lsls	r3, r3, #1
 8001582:	1ad1      	subs	r1, r2, r3
 8001584:	4608      	mov	r0, r1
 8001586:	f7ff fc75 	bl	8000e74 <display7SEG_LeftToRight>
}
 800158a:	bf00      	nop
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	66666667 	.word	0x66666667

08001598 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800159c:	f000 fb36 	bl	8001c0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015a0:	f000 f816 	bl	80015d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015a4:	f000 f89c 	bl	80016e0 <MX_GPIO_Init>
  MX_TIM2_Init();
 80015a8:	f000 f84e 	bl	8001648 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (& htim2 ) ;
 80015ac:	4807      	ldr	r0, [pc, #28]	; (80015cc <main+0x34>)
 80015ae:	f001 fa8b 	bl	8002ac8 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setValues();
 80015b2:	f7ff fa73 	bl	8000a9c <setValues>
  displayTopToBottomLED(LED_INIT);
 80015b6:	2000      	movs	r0, #0
 80015b8:	f7ff fe28 	bl	800120c <displayTopToBottomLED>
  displayLeftToRightLED(LED_INIT);
 80015bc:	2000      	movs	r0, #0
 80015be:	f7ff fe81 	bl	80012c4 <displayLeftToRightLED>
  while (1){
	  fsm_auto();
 80015c2:	f7fe fe7b 	bl	80002bc <fsm_auto>
	  fsm_manual();
 80015c6:	f7ff fa2b 	bl	8000a20 <fsm_manual>
	  fsm_auto();
 80015ca:	e7fa      	b.n	80015c2 <main+0x2a>
 80015cc:	200000e0 	.word	0x200000e0

080015d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b090      	sub	sp, #64	; 0x40
 80015d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015d6:	f107 0318 	add.w	r3, r7, #24
 80015da:	2228      	movs	r2, #40	; 0x28
 80015dc:	2100      	movs	r1, #0
 80015de:	4618      	mov	r0, r3
 80015e0:	f001 fe22 	bl	8003228 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015e4:	1d3b      	adds	r3, r7, #4
 80015e6:	2200      	movs	r2, #0
 80015e8:	601a      	str	r2, [r3, #0]
 80015ea:	605a      	str	r2, [r3, #4]
 80015ec:	609a      	str	r2, [r3, #8]
 80015ee:	60da      	str	r2, [r3, #12]
 80015f0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015f2:	2302      	movs	r3, #2
 80015f4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015f6:	2301      	movs	r3, #1
 80015f8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015fa:	2310      	movs	r3, #16
 80015fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80015fe:	2300      	movs	r3, #0
 8001600:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001602:	f107 0318 	add.w	r3, r7, #24
 8001606:	4618      	mov	r0, r3
 8001608:	f000 fe32 	bl	8002270 <HAL_RCC_OscConfig>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001612:	f000 f8d3 	bl	80017bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001616:	230f      	movs	r3, #15
 8001618:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800161a:	2300      	movs	r3, #0
 800161c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800161e:	2300      	movs	r3, #0
 8001620:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001622:	2300      	movs	r3, #0
 8001624:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001626:	2300      	movs	r3, #0
 8001628:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800162a:	1d3b      	adds	r3, r7, #4
 800162c:	2100      	movs	r1, #0
 800162e:	4618      	mov	r0, r3
 8001630:	f001 f89e 	bl	8002770 <HAL_RCC_ClockConfig>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800163a:	f000 f8bf 	bl	80017bc <Error_Handler>
  }
}
 800163e:	bf00      	nop
 8001640:	3740      	adds	r7, #64	; 0x40
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
	...

08001648 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b086      	sub	sp, #24
 800164c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800164e:	f107 0308 	add.w	r3, r7, #8
 8001652:	2200      	movs	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	605a      	str	r2, [r3, #4]
 8001658:	609a      	str	r2, [r3, #8]
 800165a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800165c:	463b      	mov	r3, r7
 800165e:	2200      	movs	r2, #0
 8001660:	601a      	str	r2, [r3, #0]
 8001662:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001664:	4b1d      	ldr	r3, [pc, #116]	; (80016dc <MX_TIM2_Init+0x94>)
 8001666:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800166a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800166c:	4b1b      	ldr	r3, [pc, #108]	; (80016dc <MX_TIM2_Init+0x94>)
 800166e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001672:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001674:	4b19      	ldr	r3, [pc, #100]	; (80016dc <MX_TIM2_Init+0x94>)
 8001676:	2200      	movs	r2, #0
 8001678:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800167a:	4b18      	ldr	r3, [pc, #96]	; (80016dc <MX_TIM2_Init+0x94>)
 800167c:	2209      	movs	r2, #9
 800167e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001680:	4b16      	ldr	r3, [pc, #88]	; (80016dc <MX_TIM2_Init+0x94>)
 8001682:	2200      	movs	r2, #0
 8001684:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001686:	4b15      	ldr	r3, [pc, #84]	; (80016dc <MX_TIM2_Init+0x94>)
 8001688:	2200      	movs	r2, #0
 800168a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800168c:	4813      	ldr	r0, [pc, #76]	; (80016dc <MX_TIM2_Init+0x94>)
 800168e:	f001 f9cb 	bl	8002a28 <HAL_TIM_Base_Init>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001698:	f000 f890 	bl	80017bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800169c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016a0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016a2:	f107 0308 	add.w	r3, r7, #8
 80016a6:	4619      	mov	r1, r3
 80016a8:	480c      	ldr	r0, [pc, #48]	; (80016dc <MX_TIM2_Init+0x94>)
 80016aa:	f001 fb49 	bl	8002d40 <HAL_TIM_ConfigClockSource>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80016b4:	f000 f882 	bl	80017bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016b8:	2300      	movs	r3, #0
 80016ba:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016bc:	2300      	movs	r3, #0
 80016be:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016c0:	463b      	mov	r3, r7
 80016c2:	4619      	mov	r1, r3
 80016c4:	4805      	ldr	r0, [pc, #20]	; (80016dc <MX_TIM2_Init+0x94>)
 80016c6:	f001 fd21 	bl	800310c <HAL_TIMEx_MasterConfigSynchronization>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80016d0:	f000 f874 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80016d4:	bf00      	nop
 80016d6:	3718      	adds	r7, #24
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	200000e0 	.word	0x200000e0

080016e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e6:	f107 0308 	add.w	r3, r7, #8
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	605a      	str	r2, [r3, #4]
 80016f0:	609a      	str	r2, [r3, #8]
 80016f2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f4:	4b28      	ldr	r3, [pc, #160]	; (8001798 <MX_GPIO_Init+0xb8>)
 80016f6:	699b      	ldr	r3, [r3, #24]
 80016f8:	4a27      	ldr	r2, [pc, #156]	; (8001798 <MX_GPIO_Init+0xb8>)
 80016fa:	f043 0304 	orr.w	r3, r3, #4
 80016fe:	6193      	str	r3, [r2, #24]
 8001700:	4b25      	ldr	r3, [pc, #148]	; (8001798 <MX_GPIO_Init+0xb8>)
 8001702:	699b      	ldr	r3, [r3, #24]
 8001704:	f003 0304 	and.w	r3, r3, #4
 8001708:	607b      	str	r3, [r7, #4]
 800170a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800170c:	4b22      	ldr	r3, [pc, #136]	; (8001798 <MX_GPIO_Init+0xb8>)
 800170e:	699b      	ldr	r3, [r3, #24]
 8001710:	4a21      	ldr	r2, [pc, #132]	; (8001798 <MX_GPIO_Init+0xb8>)
 8001712:	f043 0308 	orr.w	r3, r3, #8
 8001716:	6193      	str	r3, [r2, #24]
 8001718:	4b1f      	ldr	r3, [pc, #124]	; (8001798 <MX_GPIO_Init+0xb8>)
 800171a:	699b      	ldr	r3, [r3, #24]
 800171c:	f003 0308 	and.w	r3, r3, #8
 8001720:	603b      	str	r3, [r7, #0]
 8001722:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, A1_Pin|B1_Pin|C1_Pin|D1_Pin
 8001724:	2200      	movs	r2, #0
 8001726:	f643 71ff 	movw	r1, #16383	; 0x3fff
 800172a:	481c      	ldr	r0, [pc, #112]	; (800179c <MX_GPIO_Init+0xbc>)
 800172c:	f000 fd6f 	bl	800220e <HAL_GPIO_WritePin>
                          |E1_Pin|F1_Pin|G1_Pin|A2_Pin
                          |B2_Pin|C2_Pin|D2_Pin|E2_Pin
                          |F2_Pin|G2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN1_Pin|EN2_Pin|EN3_Pin|TB_RED_Pin
 8001730:	2200      	movs	r2, #0
 8001732:	f641 71f8 	movw	r1, #8184	; 0x1ff8
 8001736:	481a      	ldr	r0, [pc, #104]	; (80017a0 <MX_GPIO_Init+0xc0>)
 8001738:	f000 fd69 	bl	800220e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A1_Pin B1_Pin C1_Pin D1_Pin
                           E1_Pin F1_Pin G1_Pin A2_Pin
                           B2_Pin C2_Pin D2_Pin E2_Pin
                           F2_Pin G2_Pin */
  GPIO_InitStruct.Pin = A1_Pin|B1_Pin|C1_Pin|D1_Pin
 800173c:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8001740:	60bb      	str	r3, [r7, #8]
                          |E1_Pin|F1_Pin|G1_Pin|A2_Pin
                          |B2_Pin|C2_Pin|D2_Pin|E2_Pin
                          |F2_Pin|G2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001742:	2301      	movs	r3, #1
 8001744:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001746:	2300      	movs	r3, #0
 8001748:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800174a:	2302      	movs	r3, #2
 800174c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174e:	f107 0308 	add.w	r3, r7, #8
 8001752:	4619      	mov	r1, r3
 8001754:	4811      	ldr	r0, [pc, #68]	; (800179c <MX_GPIO_Init+0xbc>)
 8001756:	f000 fbc9 	bl	8001eec <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin;
 800175a:	2307      	movs	r3, #7
 800175c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800175e:	2300      	movs	r3, #0
 8001760:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001762:	2301      	movs	r3, #1
 8001764:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001766:	f107 0308 	add.w	r3, r7, #8
 800176a:	4619      	mov	r1, r3
 800176c:	480c      	ldr	r0, [pc, #48]	; (80017a0 <MX_GPIO_Init+0xc0>)
 800176e:	f000 fbbd 	bl	8001eec <HAL_GPIO_Init>

  /*Configure GPIO pins : EN1_Pin EN2_Pin EN3_Pin TB_RED_Pin
                           TB_YELLOW_Pin TB_GREEN_Pin LR_RED_Pin LR_YELLOW_Pin
                           LR_GREEN_Pin EN0_Pin */
  GPIO_InitStruct.Pin = EN1_Pin|EN2_Pin|EN3_Pin|TB_RED_Pin
 8001772:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 8001776:	60bb      	str	r3, [r7, #8]
                          |TB_YELLOW_Pin|TB_GREEN_Pin|LR_RED_Pin|LR_YELLOW_Pin
                          |LR_GREEN_Pin|EN0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001778:	2301      	movs	r3, #1
 800177a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177c:	2300      	movs	r3, #0
 800177e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001780:	2302      	movs	r3, #2
 8001782:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001784:	f107 0308 	add.w	r3, r7, #8
 8001788:	4619      	mov	r1, r3
 800178a:	4805      	ldr	r0, [pc, #20]	; (80017a0 <MX_GPIO_Init+0xc0>)
 800178c:	f000 fbae 	bl	8001eec <HAL_GPIO_Init>

}
 8001790:	bf00      	nop
 8001792:	3718      	adds	r7, #24
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	40021000 	.word	0x40021000
 800179c:	40010800 	.word	0x40010800
 80017a0:	40010c00 	.word	0x40010c00

080017a4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
	getKeyInput();
 80017ac:	f7fe fcde 	bl	800016c <getKeyInput>
	timerRun();
 80017b0:	f000 f8be 	bl	8001930 <timerRun>
}
 80017b4:	bf00      	nop
 80017b6:	3708      	adds	r7, #8
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}

080017bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017c0:	b672      	cpsid	i
}
 80017c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017c4:	e7fe      	b.n	80017c4 <Error_Handler+0x8>
	...

080017c8 <setTimer0>:
int timer7_counter = 0;

int timer8_flag = 0;
int timer8_counter = 0;

void setTimer0(int duration){
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
	timer0_counter = duration;
 80017d0:	4a05      	ldr	r2, [pc, #20]	; (80017e8 <setTimer0+0x20>)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 80017d6:	4b05      	ldr	r3, [pc, #20]	; (80017ec <setTimer0+0x24>)
 80017d8:	2200      	movs	r2, #0
 80017da:	601a      	str	r2, [r3, #0]
}
 80017dc:	bf00      	nop
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bc80      	pop	{r7}
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	20000084 	.word	0x20000084
 80017ec:	20000080 	.word	0x20000080

080017f0 <setTimer1>:

void setTimer1(int duration){
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
	timer1_counter = duration;
 80017f8:	4a05      	ldr	r2, [pc, #20]	; (8001810 <setTimer1+0x20>)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 80017fe:	4b05      	ldr	r3, [pc, #20]	; (8001814 <setTimer1+0x24>)
 8001800:	2200      	movs	r2, #0
 8001802:	601a      	str	r2, [r3, #0]
}
 8001804:	bf00      	nop
 8001806:	370c      	adds	r7, #12
 8001808:	46bd      	mov	sp, r7
 800180a:	bc80      	pop	{r7}
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	2000008c 	.word	0x2000008c
 8001814:	20000088 	.word	0x20000088

08001818 <setTimer2>:

void setTimer2(int duration){
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
	timer2_counter = duration;
 8001820:	4a05      	ldr	r2, [pc, #20]	; (8001838 <setTimer2+0x20>)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8001826:	4b05      	ldr	r3, [pc, #20]	; (800183c <setTimer2+0x24>)
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
}
 800182c:	bf00      	nop
 800182e:	370c      	adds	r7, #12
 8001830:	46bd      	mov	sp, r7
 8001832:	bc80      	pop	{r7}
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	20000094 	.word	0x20000094
 800183c:	20000090 	.word	0x20000090

08001840 <setTimer3>:

void setTimer3(int duration){
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
	timer3_counter = duration;
 8001848:	4a05      	ldr	r2, [pc, #20]	; (8001860 <setTimer3+0x20>)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 800184e:	4b05      	ldr	r3, [pc, #20]	; (8001864 <setTimer3+0x24>)
 8001850:	2200      	movs	r2, #0
 8001852:	601a      	str	r2, [r3, #0]
}
 8001854:	bf00      	nop
 8001856:	370c      	adds	r7, #12
 8001858:	46bd      	mov	sp, r7
 800185a:	bc80      	pop	{r7}
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	2000009c 	.word	0x2000009c
 8001864:	20000098 	.word	0x20000098

08001868 <setTimer4>:

void setTimer4(int duration){
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
	timer4_counter = duration;
 8001870:	4a05      	ldr	r2, [pc, #20]	; (8001888 <setTimer4+0x20>)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 8001876:	4b05      	ldr	r3, [pc, #20]	; (800188c <setTimer4+0x24>)
 8001878:	2200      	movs	r2, #0
 800187a:	601a      	str	r2, [r3, #0]
}
 800187c:	bf00      	nop
 800187e:	370c      	adds	r7, #12
 8001880:	46bd      	mov	sp, r7
 8001882:	bc80      	pop	{r7}
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	200000a4 	.word	0x200000a4
 800188c:	200000a0 	.word	0x200000a0

08001890 <setTimer5>:

void setTimer5(int duration){
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
	timer5_counter = duration;
 8001898:	4a05      	ldr	r2, [pc, #20]	; (80018b0 <setTimer5+0x20>)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6013      	str	r3, [r2, #0]
	timer5_flag = 0;
 800189e:	4b05      	ldr	r3, [pc, #20]	; (80018b4 <setTimer5+0x24>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	601a      	str	r2, [r3, #0]
}
 80018a4:	bf00      	nop
 80018a6:	370c      	adds	r7, #12
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bc80      	pop	{r7}
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	200000ac 	.word	0x200000ac
 80018b4:	200000a8 	.word	0x200000a8

080018b8 <setTimer6>:

void setTimer6(int duration){
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
	timer6_counter = duration;
 80018c0:	4a05      	ldr	r2, [pc, #20]	; (80018d8 <setTimer6+0x20>)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6013      	str	r3, [r2, #0]
	timer6_flag = 0;
 80018c6:	4b05      	ldr	r3, [pc, #20]	; (80018dc <setTimer6+0x24>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	601a      	str	r2, [r3, #0]
}
 80018cc:	bf00      	nop
 80018ce:	370c      	adds	r7, #12
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bc80      	pop	{r7}
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	200000b4 	.word	0x200000b4
 80018dc:	200000b0 	.word	0x200000b0

080018e0 <setTimer7>:

void setTimer7(int duration){
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
	timer7_counter = duration;
 80018e8:	4a05      	ldr	r2, [pc, #20]	; (8001900 <setTimer7+0x20>)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6013      	str	r3, [r2, #0]
	timer7_flag = 0;
 80018ee:	4b05      	ldr	r3, [pc, #20]	; (8001904 <setTimer7+0x24>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
}
 80018f4:	bf00      	nop
 80018f6:	370c      	adds	r7, #12
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bc80      	pop	{r7}
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	200000bc 	.word	0x200000bc
 8001904:	200000b8 	.word	0x200000b8

08001908 <setTimer8>:

void setTimer8(int duration){
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
	timer8_counter = duration;
 8001910:	4a05      	ldr	r2, [pc, #20]	; (8001928 <setTimer8+0x20>)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6013      	str	r3, [r2, #0]
	timer8_flag = 0;
 8001916:	4b05      	ldr	r3, [pc, #20]	; (800192c <setTimer8+0x24>)
 8001918:	2200      	movs	r2, #0
 800191a:	601a      	str	r2, [r3, #0]
}
 800191c:	bf00      	nop
 800191e:	370c      	adds	r7, #12
 8001920:	46bd      	mov	sp, r7
 8001922:	bc80      	pop	{r7}
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	200000c4 	.word	0x200000c4
 800192c:	200000c0 	.word	0x200000c0

08001930 <timerRun>:

void timerRun(){
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
	if(timer0_counter > 0){
 8001934:	4b49      	ldr	r3, [pc, #292]	; (8001a5c <timerRun+0x12c>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	2b00      	cmp	r3, #0
 800193a:	dd0b      	ble.n	8001954 <timerRun+0x24>
		timer0_counter--;
 800193c:	4b47      	ldr	r3, [pc, #284]	; (8001a5c <timerRun+0x12c>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	3b01      	subs	r3, #1
 8001942:	4a46      	ldr	r2, [pc, #280]	; (8001a5c <timerRun+0x12c>)
 8001944:	6013      	str	r3, [r2, #0]
		if(timer0_counter <= 0){
 8001946:	4b45      	ldr	r3, [pc, #276]	; (8001a5c <timerRun+0x12c>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	2b00      	cmp	r3, #0
 800194c:	dc02      	bgt.n	8001954 <timerRun+0x24>
			timer0_flag = 1;
 800194e:	4b44      	ldr	r3, [pc, #272]	; (8001a60 <timerRun+0x130>)
 8001950:	2201      	movs	r2, #1
 8001952:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer1_counter > 0){
 8001954:	4b43      	ldr	r3, [pc, #268]	; (8001a64 <timerRun+0x134>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	2b00      	cmp	r3, #0
 800195a:	dd0b      	ble.n	8001974 <timerRun+0x44>
		timer1_counter--;
 800195c:	4b41      	ldr	r3, [pc, #260]	; (8001a64 <timerRun+0x134>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	3b01      	subs	r3, #1
 8001962:	4a40      	ldr	r2, [pc, #256]	; (8001a64 <timerRun+0x134>)
 8001964:	6013      	str	r3, [r2, #0]
		if(timer1_counter <= 0){
 8001966:	4b3f      	ldr	r3, [pc, #252]	; (8001a64 <timerRun+0x134>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	2b00      	cmp	r3, #0
 800196c:	dc02      	bgt.n	8001974 <timerRun+0x44>
			timer1_flag = 1;
 800196e:	4b3e      	ldr	r3, [pc, #248]	; (8001a68 <timerRun+0x138>)
 8001970:	2201      	movs	r2, #1
 8001972:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer2_counter > 0){
 8001974:	4b3d      	ldr	r3, [pc, #244]	; (8001a6c <timerRun+0x13c>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	2b00      	cmp	r3, #0
 800197a:	dd0b      	ble.n	8001994 <timerRun+0x64>
		timer2_counter--;
 800197c:	4b3b      	ldr	r3, [pc, #236]	; (8001a6c <timerRun+0x13c>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	3b01      	subs	r3, #1
 8001982:	4a3a      	ldr	r2, [pc, #232]	; (8001a6c <timerRun+0x13c>)
 8001984:	6013      	str	r3, [r2, #0]
		if(timer2_counter <= 0){
 8001986:	4b39      	ldr	r3, [pc, #228]	; (8001a6c <timerRun+0x13c>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2b00      	cmp	r3, #0
 800198c:	dc02      	bgt.n	8001994 <timerRun+0x64>
			timer2_flag = 1;
 800198e:	4b38      	ldr	r3, [pc, #224]	; (8001a70 <timerRun+0x140>)
 8001990:	2201      	movs	r2, #1
 8001992:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer3_counter > 0){
 8001994:	4b37      	ldr	r3, [pc, #220]	; (8001a74 <timerRun+0x144>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	2b00      	cmp	r3, #0
 800199a:	dd0b      	ble.n	80019b4 <timerRun+0x84>
		timer3_counter--;
 800199c:	4b35      	ldr	r3, [pc, #212]	; (8001a74 <timerRun+0x144>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	3b01      	subs	r3, #1
 80019a2:	4a34      	ldr	r2, [pc, #208]	; (8001a74 <timerRun+0x144>)
 80019a4:	6013      	str	r3, [r2, #0]
		if(timer3_counter <= 0){
 80019a6:	4b33      	ldr	r3, [pc, #204]	; (8001a74 <timerRun+0x144>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	dc02      	bgt.n	80019b4 <timerRun+0x84>
			timer3_flag = 1;
 80019ae:	4b32      	ldr	r3, [pc, #200]	; (8001a78 <timerRun+0x148>)
 80019b0:	2201      	movs	r2, #1
 80019b2:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer4_counter > 0){
 80019b4:	4b31      	ldr	r3, [pc, #196]	; (8001a7c <timerRun+0x14c>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	dd0b      	ble.n	80019d4 <timerRun+0xa4>
		timer4_counter--;
 80019bc:	4b2f      	ldr	r3, [pc, #188]	; (8001a7c <timerRun+0x14c>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	3b01      	subs	r3, #1
 80019c2:	4a2e      	ldr	r2, [pc, #184]	; (8001a7c <timerRun+0x14c>)
 80019c4:	6013      	str	r3, [r2, #0]
		if(timer4_counter <= 0){
 80019c6:	4b2d      	ldr	r3, [pc, #180]	; (8001a7c <timerRun+0x14c>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	dc02      	bgt.n	80019d4 <timerRun+0xa4>
			timer4_flag = 1;
 80019ce:	4b2c      	ldr	r3, [pc, #176]	; (8001a80 <timerRun+0x150>)
 80019d0:	2201      	movs	r2, #1
 80019d2:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer5_counter > 0){
 80019d4:	4b2b      	ldr	r3, [pc, #172]	; (8001a84 <timerRun+0x154>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	dd0b      	ble.n	80019f4 <timerRun+0xc4>
		timer5_counter--;
 80019dc:	4b29      	ldr	r3, [pc, #164]	; (8001a84 <timerRun+0x154>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	3b01      	subs	r3, #1
 80019e2:	4a28      	ldr	r2, [pc, #160]	; (8001a84 <timerRun+0x154>)
 80019e4:	6013      	str	r3, [r2, #0]
		if(timer5_counter <= 0){
 80019e6:	4b27      	ldr	r3, [pc, #156]	; (8001a84 <timerRun+0x154>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	dc02      	bgt.n	80019f4 <timerRun+0xc4>
			timer5_flag = 1;
 80019ee:	4b26      	ldr	r3, [pc, #152]	; (8001a88 <timerRun+0x158>)
 80019f0:	2201      	movs	r2, #1
 80019f2:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer6_counter > 0){
 80019f4:	4b25      	ldr	r3, [pc, #148]	; (8001a8c <timerRun+0x15c>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	dd0b      	ble.n	8001a14 <timerRun+0xe4>
		timer6_counter--;
 80019fc:	4b23      	ldr	r3, [pc, #140]	; (8001a8c <timerRun+0x15c>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	3b01      	subs	r3, #1
 8001a02:	4a22      	ldr	r2, [pc, #136]	; (8001a8c <timerRun+0x15c>)
 8001a04:	6013      	str	r3, [r2, #0]
		if(timer6_counter <= 0){
 8001a06:	4b21      	ldr	r3, [pc, #132]	; (8001a8c <timerRun+0x15c>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	dc02      	bgt.n	8001a14 <timerRun+0xe4>
			timer6_flag = 1;
 8001a0e:	4b20      	ldr	r3, [pc, #128]	; (8001a90 <timerRun+0x160>)
 8001a10:	2201      	movs	r2, #1
 8001a12:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer7_counter > 0){
 8001a14:	4b1f      	ldr	r3, [pc, #124]	; (8001a94 <timerRun+0x164>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	dd0b      	ble.n	8001a34 <timerRun+0x104>
		timer7_counter--;
 8001a1c:	4b1d      	ldr	r3, [pc, #116]	; (8001a94 <timerRun+0x164>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	3b01      	subs	r3, #1
 8001a22:	4a1c      	ldr	r2, [pc, #112]	; (8001a94 <timerRun+0x164>)
 8001a24:	6013      	str	r3, [r2, #0]
		if(timer7_counter <= 0){
 8001a26:	4b1b      	ldr	r3, [pc, #108]	; (8001a94 <timerRun+0x164>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	dc02      	bgt.n	8001a34 <timerRun+0x104>
			timer7_flag = 1;
 8001a2e:	4b1a      	ldr	r3, [pc, #104]	; (8001a98 <timerRun+0x168>)
 8001a30:	2201      	movs	r2, #1
 8001a32:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer8_counter > 0){
 8001a34:	4b19      	ldr	r3, [pc, #100]	; (8001a9c <timerRun+0x16c>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	dd0b      	ble.n	8001a54 <timerRun+0x124>
		timer8_counter--;
 8001a3c:	4b17      	ldr	r3, [pc, #92]	; (8001a9c <timerRun+0x16c>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	3b01      	subs	r3, #1
 8001a42:	4a16      	ldr	r2, [pc, #88]	; (8001a9c <timerRun+0x16c>)
 8001a44:	6013      	str	r3, [r2, #0]
		if(timer8_counter <= 0){
 8001a46:	4b15      	ldr	r3, [pc, #84]	; (8001a9c <timerRun+0x16c>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	dc02      	bgt.n	8001a54 <timerRun+0x124>
			timer8_flag = 1;
 8001a4e:	4b14      	ldr	r3, [pc, #80]	; (8001aa0 <timerRun+0x170>)
 8001a50:	2201      	movs	r2, #1
 8001a52:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001a54:	bf00      	nop
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bc80      	pop	{r7}
 8001a5a:	4770      	bx	lr
 8001a5c:	20000084 	.word	0x20000084
 8001a60:	20000080 	.word	0x20000080
 8001a64:	2000008c 	.word	0x2000008c
 8001a68:	20000088 	.word	0x20000088
 8001a6c:	20000094 	.word	0x20000094
 8001a70:	20000090 	.word	0x20000090
 8001a74:	2000009c 	.word	0x2000009c
 8001a78:	20000098 	.word	0x20000098
 8001a7c:	200000a4 	.word	0x200000a4
 8001a80:	200000a0 	.word	0x200000a0
 8001a84:	200000ac 	.word	0x200000ac
 8001a88:	200000a8 	.word	0x200000a8
 8001a8c:	200000b4 	.word	0x200000b4
 8001a90:	200000b0 	.word	0x200000b0
 8001a94:	200000bc 	.word	0x200000bc
 8001a98:	200000b8 	.word	0x200000b8
 8001a9c:	200000c4 	.word	0x200000c4
 8001aa0:	200000c0 	.word	0x200000c0

08001aa4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b085      	sub	sp, #20
 8001aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001aaa:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <HAL_MspInit+0x5c>)
 8001aac:	699b      	ldr	r3, [r3, #24]
 8001aae:	4a14      	ldr	r2, [pc, #80]	; (8001b00 <HAL_MspInit+0x5c>)
 8001ab0:	f043 0301 	orr.w	r3, r3, #1
 8001ab4:	6193      	str	r3, [r2, #24]
 8001ab6:	4b12      	ldr	r3, [pc, #72]	; (8001b00 <HAL_MspInit+0x5c>)
 8001ab8:	699b      	ldr	r3, [r3, #24]
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	60bb      	str	r3, [r7, #8]
 8001ac0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ac2:	4b0f      	ldr	r3, [pc, #60]	; (8001b00 <HAL_MspInit+0x5c>)
 8001ac4:	69db      	ldr	r3, [r3, #28]
 8001ac6:	4a0e      	ldr	r2, [pc, #56]	; (8001b00 <HAL_MspInit+0x5c>)
 8001ac8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001acc:	61d3      	str	r3, [r2, #28]
 8001ace:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <HAL_MspInit+0x5c>)
 8001ad0:	69db      	ldr	r3, [r3, #28]
 8001ad2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ad6:	607b      	str	r3, [r7, #4]
 8001ad8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001ada:	4b0a      	ldr	r3, [pc, #40]	; (8001b04 <HAL_MspInit+0x60>)
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	60fb      	str	r3, [r7, #12]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001ae6:	60fb      	str	r3, [r7, #12]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001aee:	60fb      	str	r3, [r7, #12]
 8001af0:	4a04      	ldr	r2, [pc, #16]	; (8001b04 <HAL_MspInit+0x60>)
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001af6:	bf00      	nop
 8001af8:	3714      	adds	r7, #20
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bc80      	pop	{r7}
 8001afe:	4770      	bx	lr
 8001b00:	40021000 	.word	0x40021000
 8001b04:	40010000 	.word	0x40010000

08001b08 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b18:	d113      	bne.n	8001b42 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b1a:	4b0c      	ldr	r3, [pc, #48]	; (8001b4c <HAL_TIM_Base_MspInit+0x44>)
 8001b1c:	69db      	ldr	r3, [r3, #28]
 8001b1e:	4a0b      	ldr	r2, [pc, #44]	; (8001b4c <HAL_TIM_Base_MspInit+0x44>)
 8001b20:	f043 0301 	orr.w	r3, r3, #1
 8001b24:	61d3      	str	r3, [r2, #28]
 8001b26:	4b09      	ldr	r3, [pc, #36]	; (8001b4c <HAL_TIM_Base_MspInit+0x44>)
 8001b28:	69db      	ldr	r3, [r3, #28]
 8001b2a:	f003 0301 	and.w	r3, r3, #1
 8001b2e:	60fb      	str	r3, [r7, #12]
 8001b30:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b32:	2200      	movs	r2, #0
 8001b34:	2100      	movs	r1, #0
 8001b36:	201c      	movs	r0, #28
 8001b38:	f000 f9a1 	bl	8001e7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b3c:	201c      	movs	r0, #28
 8001b3e:	f000 f9ba 	bl	8001eb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001b42:	bf00      	nop
 8001b44:	3710      	adds	r7, #16
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40021000 	.word	0x40021000

08001b50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b54:	e7fe      	b.n	8001b54 <NMI_Handler+0x4>

08001b56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b56:	b480      	push	{r7}
 8001b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b5a:	e7fe      	b.n	8001b5a <HardFault_Handler+0x4>

08001b5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b60:	e7fe      	b.n	8001b60 <MemManage_Handler+0x4>

08001b62 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b62:	b480      	push	{r7}
 8001b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b66:	e7fe      	b.n	8001b66 <BusFault_Handler+0x4>

08001b68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b6c:	e7fe      	b.n	8001b6c <UsageFault_Handler+0x4>

08001b6e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b72:	bf00      	nop
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bc80      	pop	{r7}
 8001b78:	4770      	bx	lr

08001b7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b7e:	bf00      	nop
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bc80      	pop	{r7}
 8001b84:	4770      	bx	lr

08001b86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b86:	b480      	push	{r7}
 8001b88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b8a:	bf00      	nop
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bc80      	pop	{r7}
 8001b90:	4770      	bx	lr

08001b92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b96:	f000 f87f 	bl	8001c98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b9a:	bf00      	nop
 8001b9c:	bd80      	pop	{r7, pc}
	...

08001ba0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ba4:	4802      	ldr	r0, [pc, #8]	; (8001bb0 <TIM2_IRQHandler+0x10>)
 8001ba6:	f000 ffdb 	bl	8002b60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	200000e0 	.word	0x200000e0

08001bb4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bc80      	pop	{r7}
 8001bbe:	4770      	bx	lr

08001bc0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bc0:	f7ff fff8 	bl	8001bb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bc4:	480b      	ldr	r0, [pc, #44]	; (8001bf4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001bc6:	490c      	ldr	r1, [pc, #48]	; (8001bf8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001bc8:	4a0c      	ldr	r2, [pc, #48]	; (8001bfc <LoopFillZerobss+0x16>)
  movs r3, #0
 8001bca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bcc:	e002      	b.n	8001bd4 <LoopCopyDataInit>

08001bce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bd2:	3304      	adds	r3, #4

08001bd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bd8:	d3f9      	bcc.n	8001bce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bda:	4a09      	ldr	r2, [pc, #36]	; (8001c00 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001bdc:	4c09      	ldr	r4, [pc, #36]	; (8001c04 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001be0:	e001      	b.n	8001be6 <LoopFillZerobss>

08001be2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001be2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001be4:	3204      	adds	r2, #4

08001be6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001be6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001be8:	d3fb      	bcc.n	8001be2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bea:	f001 faf9 	bl	80031e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bee:	f7ff fcd3 	bl	8001598 <main>
  bx lr
 8001bf2:	4770      	bx	lr
  ldr r0, =_sdata
 8001bf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bf8:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8001bfc:	0800327c 	.word	0x0800327c
  ldr r2, =_sbss
 8001c00:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8001c04:	2000012c 	.word	0x2000012c

08001c08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c08:	e7fe      	b.n	8001c08 <ADC1_2_IRQHandler>
	...

08001c0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c10:	4b08      	ldr	r3, [pc, #32]	; (8001c34 <HAL_Init+0x28>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a07      	ldr	r2, [pc, #28]	; (8001c34 <HAL_Init+0x28>)
 8001c16:	f043 0310 	orr.w	r3, r3, #16
 8001c1a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c1c:	2003      	movs	r0, #3
 8001c1e:	f000 f923 	bl	8001e68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c22:	200f      	movs	r0, #15
 8001c24:	f000 f808 	bl	8001c38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c28:	f7ff ff3c 	bl	8001aa4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40022000 	.word	0x40022000

08001c38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c40:	4b12      	ldr	r3, [pc, #72]	; (8001c8c <HAL_InitTick+0x54>)
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	4b12      	ldr	r3, [pc, #72]	; (8001c90 <HAL_InitTick+0x58>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	4619      	mov	r1, r3
 8001c4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c56:	4618      	mov	r0, r3
 8001c58:	f000 f93b 	bl	8001ed2 <HAL_SYSTICK_Config>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e00e      	b.n	8001c84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2b0f      	cmp	r3, #15
 8001c6a:	d80a      	bhi.n	8001c82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	6879      	ldr	r1, [r7, #4]
 8001c70:	f04f 30ff 	mov.w	r0, #4294967295
 8001c74:	f000 f903 	bl	8001e7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c78:	4a06      	ldr	r2, [pc, #24]	; (8001c94 <HAL_InitTick+0x5c>)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	e000      	b.n	8001c84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3708      	adds	r7, #8
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	20000048 	.word	0x20000048
 8001c90:	20000050 	.word	0x20000050
 8001c94:	2000004c 	.word	0x2000004c

08001c98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c9c:	4b05      	ldr	r3, [pc, #20]	; (8001cb4 <HAL_IncTick+0x1c>)
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	4b05      	ldr	r3, [pc, #20]	; (8001cb8 <HAL_IncTick+0x20>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4413      	add	r3, r2
 8001ca8:	4a03      	ldr	r2, [pc, #12]	; (8001cb8 <HAL_IncTick+0x20>)
 8001caa:	6013      	str	r3, [r2, #0]
}
 8001cac:	bf00      	nop
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bc80      	pop	{r7}
 8001cb2:	4770      	bx	lr
 8001cb4:	20000050 	.word	0x20000050
 8001cb8:	20000128 	.word	0x20000128

08001cbc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  return uwTick;
 8001cc0:	4b02      	ldr	r3, [pc, #8]	; (8001ccc <HAL_GetTick+0x10>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bc80      	pop	{r7}
 8001cca:	4770      	bx	lr
 8001ccc:	20000128 	.word	0x20000128

08001cd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f003 0307 	and.w	r3, r3, #7
 8001cde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ce0:	4b0c      	ldr	r3, [pc, #48]	; (8001d14 <__NVIC_SetPriorityGrouping+0x44>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ce6:	68ba      	ldr	r2, [r7, #8]
 8001ce8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cec:	4013      	ands	r3, r2
 8001cee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cf8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001cfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d02:	4a04      	ldr	r2, [pc, #16]	; (8001d14 <__NVIC_SetPriorityGrouping+0x44>)
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	60d3      	str	r3, [r2, #12]
}
 8001d08:	bf00      	nop
 8001d0a:	3714      	adds	r7, #20
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bc80      	pop	{r7}
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	e000ed00 	.word	0xe000ed00

08001d18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d1c:	4b04      	ldr	r3, [pc, #16]	; (8001d30 <__NVIC_GetPriorityGrouping+0x18>)
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	0a1b      	lsrs	r3, r3, #8
 8001d22:	f003 0307 	and.w	r3, r3, #7
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bc80      	pop	{r7}
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	e000ed00 	.word	0xe000ed00

08001d34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	db0b      	blt.n	8001d5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d46:	79fb      	ldrb	r3, [r7, #7]
 8001d48:	f003 021f 	and.w	r2, r3, #31
 8001d4c:	4906      	ldr	r1, [pc, #24]	; (8001d68 <__NVIC_EnableIRQ+0x34>)
 8001d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d52:	095b      	lsrs	r3, r3, #5
 8001d54:	2001      	movs	r0, #1
 8001d56:	fa00 f202 	lsl.w	r2, r0, r2
 8001d5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d5e:	bf00      	nop
 8001d60:	370c      	adds	r7, #12
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bc80      	pop	{r7}
 8001d66:	4770      	bx	lr
 8001d68:	e000e100 	.word	0xe000e100

08001d6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	4603      	mov	r3, r0
 8001d74:	6039      	str	r1, [r7, #0]
 8001d76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	db0a      	blt.n	8001d96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	b2da      	uxtb	r2, r3
 8001d84:	490c      	ldr	r1, [pc, #48]	; (8001db8 <__NVIC_SetPriority+0x4c>)
 8001d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d8a:	0112      	lsls	r2, r2, #4
 8001d8c:	b2d2      	uxtb	r2, r2
 8001d8e:	440b      	add	r3, r1
 8001d90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d94:	e00a      	b.n	8001dac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	b2da      	uxtb	r2, r3
 8001d9a:	4908      	ldr	r1, [pc, #32]	; (8001dbc <__NVIC_SetPriority+0x50>)
 8001d9c:	79fb      	ldrb	r3, [r7, #7]
 8001d9e:	f003 030f 	and.w	r3, r3, #15
 8001da2:	3b04      	subs	r3, #4
 8001da4:	0112      	lsls	r2, r2, #4
 8001da6:	b2d2      	uxtb	r2, r2
 8001da8:	440b      	add	r3, r1
 8001daa:	761a      	strb	r2, [r3, #24]
}
 8001dac:	bf00      	nop
 8001dae:	370c      	adds	r7, #12
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bc80      	pop	{r7}
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	e000e100 	.word	0xe000e100
 8001dbc:	e000ed00 	.word	0xe000ed00

08001dc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b089      	sub	sp, #36	; 0x24
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	60f8      	str	r0, [r7, #12]
 8001dc8:	60b9      	str	r1, [r7, #8]
 8001dca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	f003 0307 	and.w	r3, r3, #7
 8001dd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dd4:	69fb      	ldr	r3, [r7, #28]
 8001dd6:	f1c3 0307 	rsb	r3, r3, #7
 8001dda:	2b04      	cmp	r3, #4
 8001ddc:	bf28      	it	cs
 8001dde:	2304      	movcs	r3, #4
 8001de0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	3304      	adds	r3, #4
 8001de6:	2b06      	cmp	r3, #6
 8001de8:	d902      	bls.n	8001df0 <NVIC_EncodePriority+0x30>
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	3b03      	subs	r3, #3
 8001dee:	e000      	b.n	8001df2 <NVIC_EncodePriority+0x32>
 8001df0:	2300      	movs	r3, #0
 8001df2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001df4:	f04f 32ff 	mov.w	r2, #4294967295
 8001df8:	69bb      	ldr	r3, [r7, #24]
 8001dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfe:	43da      	mvns	r2, r3
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	401a      	ands	r2, r3
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e08:	f04f 31ff 	mov.w	r1, #4294967295
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e12:	43d9      	mvns	r1, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e18:	4313      	orrs	r3, r2
         );
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3724      	adds	r7, #36	; 0x24
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bc80      	pop	{r7}
 8001e22:	4770      	bx	lr

08001e24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	3b01      	subs	r3, #1
 8001e30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e34:	d301      	bcc.n	8001e3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e36:	2301      	movs	r3, #1
 8001e38:	e00f      	b.n	8001e5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e3a:	4a0a      	ldr	r2, [pc, #40]	; (8001e64 <SysTick_Config+0x40>)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	3b01      	subs	r3, #1
 8001e40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e42:	210f      	movs	r1, #15
 8001e44:	f04f 30ff 	mov.w	r0, #4294967295
 8001e48:	f7ff ff90 	bl	8001d6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e4c:	4b05      	ldr	r3, [pc, #20]	; (8001e64 <SysTick_Config+0x40>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e52:	4b04      	ldr	r3, [pc, #16]	; (8001e64 <SysTick_Config+0x40>)
 8001e54:	2207      	movs	r2, #7
 8001e56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3708      	adds	r7, #8
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	e000e010 	.word	0xe000e010

08001e68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e70:	6878      	ldr	r0, [r7, #4]
 8001e72:	f7ff ff2d 	bl	8001cd0 <__NVIC_SetPriorityGrouping>
}
 8001e76:	bf00      	nop
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b086      	sub	sp, #24
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	4603      	mov	r3, r0
 8001e86:	60b9      	str	r1, [r7, #8]
 8001e88:	607a      	str	r2, [r7, #4]
 8001e8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e90:	f7ff ff42 	bl	8001d18 <__NVIC_GetPriorityGrouping>
 8001e94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	68b9      	ldr	r1, [r7, #8]
 8001e9a:	6978      	ldr	r0, [r7, #20]
 8001e9c:	f7ff ff90 	bl	8001dc0 <NVIC_EncodePriority>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ea6:	4611      	mov	r1, r2
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7ff ff5f 	bl	8001d6c <__NVIC_SetPriority>
}
 8001eae:	bf00      	nop
 8001eb0:	3718      	adds	r7, #24
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b082      	sub	sp, #8
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f7ff ff35 	bl	8001d34 <__NVIC_EnableIRQ>
}
 8001eca:	bf00      	nop
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b082      	sub	sp, #8
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	f7ff ffa2 	bl	8001e24 <SysTick_Config>
 8001ee0:	4603      	mov	r3, r0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
	...

08001eec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b08b      	sub	sp, #44	; 0x2c
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001efa:	2300      	movs	r3, #0
 8001efc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001efe:	e148      	b.n	8002192 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f00:	2201      	movs	r2, #1
 8001f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f04:	fa02 f303 	lsl.w	r3, r2, r3
 8001f08:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	69fa      	ldr	r2, [r7, #28]
 8001f10:	4013      	ands	r3, r2
 8001f12:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f14:	69ba      	ldr	r2, [r7, #24]
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	f040 8137 	bne.w	800218c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	4aa3      	ldr	r2, [pc, #652]	; (80021b0 <HAL_GPIO_Init+0x2c4>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d05e      	beq.n	8001fe6 <HAL_GPIO_Init+0xfa>
 8001f28:	4aa1      	ldr	r2, [pc, #644]	; (80021b0 <HAL_GPIO_Init+0x2c4>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d875      	bhi.n	800201a <HAL_GPIO_Init+0x12e>
 8001f2e:	4aa1      	ldr	r2, [pc, #644]	; (80021b4 <HAL_GPIO_Init+0x2c8>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d058      	beq.n	8001fe6 <HAL_GPIO_Init+0xfa>
 8001f34:	4a9f      	ldr	r2, [pc, #636]	; (80021b4 <HAL_GPIO_Init+0x2c8>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d86f      	bhi.n	800201a <HAL_GPIO_Init+0x12e>
 8001f3a:	4a9f      	ldr	r2, [pc, #636]	; (80021b8 <HAL_GPIO_Init+0x2cc>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d052      	beq.n	8001fe6 <HAL_GPIO_Init+0xfa>
 8001f40:	4a9d      	ldr	r2, [pc, #628]	; (80021b8 <HAL_GPIO_Init+0x2cc>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d869      	bhi.n	800201a <HAL_GPIO_Init+0x12e>
 8001f46:	4a9d      	ldr	r2, [pc, #628]	; (80021bc <HAL_GPIO_Init+0x2d0>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d04c      	beq.n	8001fe6 <HAL_GPIO_Init+0xfa>
 8001f4c:	4a9b      	ldr	r2, [pc, #620]	; (80021bc <HAL_GPIO_Init+0x2d0>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d863      	bhi.n	800201a <HAL_GPIO_Init+0x12e>
 8001f52:	4a9b      	ldr	r2, [pc, #620]	; (80021c0 <HAL_GPIO_Init+0x2d4>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d046      	beq.n	8001fe6 <HAL_GPIO_Init+0xfa>
 8001f58:	4a99      	ldr	r2, [pc, #612]	; (80021c0 <HAL_GPIO_Init+0x2d4>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d85d      	bhi.n	800201a <HAL_GPIO_Init+0x12e>
 8001f5e:	2b12      	cmp	r3, #18
 8001f60:	d82a      	bhi.n	8001fb8 <HAL_GPIO_Init+0xcc>
 8001f62:	2b12      	cmp	r3, #18
 8001f64:	d859      	bhi.n	800201a <HAL_GPIO_Init+0x12e>
 8001f66:	a201      	add	r2, pc, #4	; (adr r2, 8001f6c <HAL_GPIO_Init+0x80>)
 8001f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f6c:	08001fe7 	.word	0x08001fe7
 8001f70:	08001fc1 	.word	0x08001fc1
 8001f74:	08001fd3 	.word	0x08001fd3
 8001f78:	08002015 	.word	0x08002015
 8001f7c:	0800201b 	.word	0x0800201b
 8001f80:	0800201b 	.word	0x0800201b
 8001f84:	0800201b 	.word	0x0800201b
 8001f88:	0800201b 	.word	0x0800201b
 8001f8c:	0800201b 	.word	0x0800201b
 8001f90:	0800201b 	.word	0x0800201b
 8001f94:	0800201b 	.word	0x0800201b
 8001f98:	0800201b 	.word	0x0800201b
 8001f9c:	0800201b 	.word	0x0800201b
 8001fa0:	0800201b 	.word	0x0800201b
 8001fa4:	0800201b 	.word	0x0800201b
 8001fa8:	0800201b 	.word	0x0800201b
 8001fac:	0800201b 	.word	0x0800201b
 8001fb0:	08001fc9 	.word	0x08001fc9
 8001fb4:	08001fdd 	.word	0x08001fdd
 8001fb8:	4a82      	ldr	r2, [pc, #520]	; (80021c4 <HAL_GPIO_Init+0x2d8>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d013      	beq.n	8001fe6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001fbe:	e02c      	b.n	800201a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	623b      	str	r3, [r7, #32]
          break;
 8001fc6:	e029      	b.n	800201c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	3304      	adds	r3, #4
 8001fce:	623b      	str	r3, [r7, #32]
          break;
 8001fd0:	e024      	b.n	800201c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	68db      	ldr	r3, [r3, #12]
 8001fd6:	3308      	adds	r3, #8
 8001fd8:	623b      	str	r3, [r7, #32]
          break;
 8001fda:	e01f      	b.n	800201c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	330c      	adds	r3, #12
 8001fe2:	623b      	str	r3, [r7, #32]
          break;
 8001fe4:	e01a      	b.n	800201c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d102      	bne.n	8001ff4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001fee:	2304      	movs	r3, #4
 8001ff0:	623b      	str	r3, [r7, #32]
          break;
 8001ff2:	e013      	b.n	800201c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d105      	bne.n	8002008 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ffc:	2308      	movs	r3, #8
 8001ffe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	69fa      	ldr	r2, [r7, #28]
 8002004:	611a      	str	r2, [r3, #16]
          break;
 8002006:	e009      	b.n	800201c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002008:	2308      	movs	r3, #8
 800200a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	69fa      	ldr	r2, [r7, #28]
 8002010:	615a      	str	r2, [r3, #20]
          break;
 8002012:	e003      	b.n	800201c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002014:	2300      	movs	r3, #0
 8002016:	623b      	str	r3, [r7, #32]
          break;
 8002018:	e000      	b.n	800201c <HAL_GPIO_Init+0x130>
          break;
 800201a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800201c:	69bb      	ldr	r3, [r7, #24]
 800201e:	2bff      	cmp	r3, #255	; 0xff
 8002020:	d801      	bhi.n	8002026 <HAL_GPIO_Init+0x13a>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	e001      	b.n	800202a <HAL_GPIO_Init+0x13e>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	3304      	adds	r3, #4
 800202a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800202c:	69bb      	ldr	r3, [r7, #24]
 800202e:	2bff      	cmp	r3, #255	; 0xff
 8002030:	d802      	bhi.n	8002038 <HAL_GPIO_Init+0x14c>
 8002032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	e002      	b.n	800203e <HAL_GPIO_Init+0x152>
 8002038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800203a:	3b08      	subs	r3, #8
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	210f      	movs	r1, #15
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	fa01 f303 	lsl.w	r3, r1, r3
 800204c:	43db      	mvns	r3, r3
 800204e:	401a      	ands	r2, r3
 8002050:	6a39      	ldr	r1, [r7, #32]
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	fa01 f303 	lsl.w	r3, r1, r3
 8002058:	431a      	orrs	r2, r3
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002066:	2b00      	cmp	r3, #0
 8002068:	f000 8090 	beq.w	800218c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800206c:	4b56      	ldr	r3, [pc, #344]	; (80021c8 <HAL_GPIO_Init+0x2dc>)
 800206e:	699b      	ldr	r3, [r3, #24]
 8002070:	4a55      	ldr	r2, [pc, #340]	; (80021c8 <HAL_GPIO_Init+0x2dc>)
 8002072:	f043 0301 	orr.w	r3, r3, #1
 8002076:	6193      	str	r3, [r2, #24]
 8002078:	4b53      	ldr	r3, [pc, #332]	; (80021c8 <HAL_GPIO_Init+0x2dc>)
 800207a:	699b      	ldr	r3, [r3, #24]
 800207c:	f003 0301 	and.w	r3, r3, #1
 8002080:	60bb      	str	r3, [r7, #8]
 8002082:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002084:	4a51      	ldr	r2, [pc, #324]	; (80021cc <HAL_GPIO_Init+0x2e0>)
 8002086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002088:	089b      	lsrs	r3, r3, #2
 800208a:	3302      	adds	r3, #2
 800208c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002090:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002094:	f003 0303 	and.w	r3, r3, #3
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	220f      	movs	r2, #15
 800209c:	fa02 f303 	lsl.w	r3, r2, r3
 80020a0:	43db      	mvns	r3, r3
 80020a2:	68fa      	ldr	r2, [r7, #12]
 80020a4:	4013      	ands	r3, r2
 80020a6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	4a49      	ldr	r2, [pc, #292]	; (80021d0 <HAL_GPIO_Init+0x2e4>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d00d      	beq.n	80020cc <HAL_GPIO_Init+0x1e0>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	4a48      	ldr	r2, [pc, #288]	; (80021d4 <HAL_GPIO_Init+0x2e8>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d007      	beq.n	80020c8 <HAL_GPIO_Init+0x1dc>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4a47      	ldr	r2, [pc, #284]	; (80021d8 <HAL_GPIO_Init+0x2ec>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d101      	bne.n	80020c4 <HAL_GPIO_Init+0x1d8>
 80020c0:	2302      	movs	r3, #2
 80020c2:	e004      	b.n	80020ce <HAL_GPIO_Init+0x1e2>
 80020c4:	2303      	movs	r3, #3
 80020c6:	e002      	b.n	80020ce <HAL_GPIO_Init+0x1e2>
 80020c8:	2301      	movs	r3, #1
 80020ca:	e000      	b.n	80020ce <HAL_GPIO_Init+0x1e2>
 80020cc:	2300      	movs	r3, #0
 80020ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020d0:	f002 0203 	and.w	r2, r2, #3
 80020d4:	0092      	lsls	r2, r2, #2
 80020d6:	4093      	lsls	r3, r2
 80020d8:	68fa      	ldr	r2, [r7, #12]
 80020da:	4313      	orrs	r3, r2
 80020dc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80020de:	493b      	ldr	r1, [pc, #236]	; (80021cc <HAL_GPIO_Init+0x2e0>)
 80020e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e2:	089b      	lsrs	r3, r3, #2
 80020e4:	3302      	adds	r3, #2
 80020e6:	68fa      	ldr	r2, [r7, #12]
 80020e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d006      	beq.n	8002106 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020f8:	4b38      	ldr	r3, [pc, #224]	; (80021dc <HAL_GPIO_Init+0x2f0>)
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	4937      	ldr	r1, [pc, #220]	; (80021dc <HAL_GPIO_Init+0x2f0>)
 80020fe:	69bb      	ldr	r3, [r7, #24]
 8002100:	4313      	orrs	r3, r2
 8002102:	608b      	str	r3, [r1, #8]
 8002104:	e006      	b.n	8002114 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002106:	4b35      	ldr	r3, [pc, #212]	; (80021dc <HAL_GPIO_Init+0x2f0>)
 8002108:	689a      	ldr	r2, [r3, #8]
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	43db      	mvns	r3, r3
 800210e:	4933      	ldr	r1, [pc, #204]	; (80021dc <HAL_GPIO_Init+0x2f0>)
 8002110:	4013      	ands	r3, r2
 8002112:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800211c:	2b00      	cmp	r3, #0
 800211e:	d006      	beq.n	800212e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002120:	4b2e      	ldr	r3, [pc, #184]	; (80021dc <HAL_GPIO_Init+0x2f0>)
 8002122:	68da      	ldr	r2, [r3, #12]
 8002124:	492d      	ldr	r1, [pc, #180]	; (80021dc <HAL_GPIO_Init+0x2f0>)
 8002126:	69bb      	ldr	r3, [r7, #24]
 8002128:	4313      	orrs	r3, r2
 800212a:	60cb      	str	r3, [r1, #12]
 800212c:	e006      	b.n	800213c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800212e:	4b2b      	ldr	r3, [pc, #172]	; (80021dc <HAL_GPIO_Init+0x2f0>)
 8002130:	68da      	ldr	r2, [r3, #12]
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	43db      	mvns	r3, r3
 8002136:	4929      	ldr	r1, [pc, #164]	; (80021dc <HAL_GPIO_Init+0x2f0>)
 8002138:	4013      	ands	r3, r2
 800213a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d006      	beq.n	8002156 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002148:	4b24      	ldr	r3, [pc, #144]	; (80021dc <HAL_GPIO_Init+0x2f0>)
 800214a:	685a      	ldr	r2, [r3, #4]
 800214c:	4923      	ldr	r1, [pc, #140]	; (80021dc <HAL_GPIO_Init+0x2f0>)
 800214e:	69bb      	ldr	r3, [r7, #24]
 8002150:	4313      	orrs	r3, r2
 8002152:	604b      	str	r3, [r1, #4]
 8002154:	e006      	b.n	8002164 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002156:	4b21      	ldr	r3, [pc, #132]	; (80021dc <HAL_GPIO_Init+0x2f0>)
 8002158:	685a      	ldr	r2, [r3, #4]
 800215a:	69bb      	ldr	r3, [r7, #24]
 800215c:	43db      	mvns	r3, r3
 800215e:	491f      	ldr	r1, [pc, #124]	; (80021dc <HAL_GPIO_Init+0x2f0>)
 8002160:	4013      	ands	r3, r2
 8002162:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800216c:	2b00      	cmp	r3, #0
 800216e:	d006      	beq.n	800217e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002170:	4b1a      	ldr	r3, [pc, #104]	; (80021dc <HAL_GPIO_Init+0x2f0>)
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	4919      	ldr	r1, [pc, #100]	; (80021dc <HAL_GPIO_Init+0x2f0>)
 8002176:	69bb      	ldr	r3, [r7, #24]
 8002178:	4313      	orrs	r3, r2
 800217a:	600b      	str	r3, [r1, #0]
 800217c:	e006      	b.n	800218c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800217e:	4b17      	ldr	r3, [pc, #92]	; (80021dc <HAL_GPIO_Init+0x2f0>)
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	69bb      	ldr	r3, [r7, #24]
 8002184:	43db      	mvns	r3, r3
 8002186:	4915      	ldr	r1, [pc, #84]	; (80021dc <HAL_GPIO_Init+0x2f0>)
 8002188:	4013      	ands	r3, r2
 800218a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800218c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800218e:	3301      	adds	r3, #1
 8002190:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002198:	fa22 f303 	lsr.w	r3, r2, r3
 800219c:	2b00      	cmp	r3, #0
 800219e:	f47f aeaf 	bne.w	8001f00 <HAL_GPIO_Init+0x14>
  }
}
 80021a2:	bf00      	nop
 80021a4:	bf00      	nop
 80021a6:	372c      	adds	r7, #44	; 0x2c
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bc80      	pop	{r7}
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	10320000 	.word	0x10320000
 80021b4:	10310000 	.word	0x10310000
 80021b8:	10220000 	.word	0x10220000
 80021bc:	10210000 	.word	0x10210000
 80021c0:	10120000 	.word	0x10120000
 80021c4:	10110000 	.word	0x10110000
 80021c8:	40021000 	.word	0x40021000
 80021cc:	40010000 	.word	0x40010000
 80021d0:	40010800 	.word	0x40010800
 80021d4:	40010c00 	.word	0x40010c00
 80021d8:	40011000 	.word	0x40011000
 80021dc:	40010400 	.word	0x40010400

080021e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b085      	sub	sp, #20
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	460b      	mov	r3, r1
 80021ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	689a      	ldr	r2, [r3, #8]
 80021f0:	887b      	ldrh	r3, [r7, #2]
 80021f2:	4013      	ands	r3, r2
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d002      	beq.n	80021fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80021f8:	2301      	movs	r3, #1
 80021fa:	73fb      	strb	r3, [r7, #15]
 80021fc:	e001      	b.n	8002202 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80021fe:	2300      	movs	r3, #0
 8002200:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002202:	7bfb      	ldrb	r3, [r7, #15]
}
 8002204:	4618      	mov	r0, r3
 8002206:	3714      	adds	r7, #20
 8002208:	46bd      	mov	sp, r7
 800220a:	bc80      	pop	{r7}
 800220c:	4770      	bx	lr

0800220e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800220e:	b480      	push	{r7}
 8002210:	b083      	sub	sp, #12
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
 8002216:	460b      	mov	r3, r1
 8002218:	807b      	strh	r3, [r7, #2]
 800221a:	4613      	mov	r3, r2
 800221c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800221e:	787b      	ldrb	r3, [r7, #1]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d003      	beq.n	800222c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002224:	887a      	ldrh	r2, [r7, #2]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800222a:	e003      	b.n	8002234 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800222c:	887b      	ldrh	r3, [r7, #2]
 800222e:	041a      	lsls	r2, r3, #16
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	611a      	str	r2, [r3, #16]
}
 8002234:	bf00      	nop
 8002236:	370c      	adds	r7, #12
 8002238:	46bd      	mov	sp, r7
 800223a:	bc80      	pop	{r7}
 800223c:	4770      	bx	lr

0800223e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800223e:	b480      	push	{r7}
 8002240:	b085      	sub	sp, #20
 8002242:	af00      	add	r7, sp, #0
 8002244:	6078      	str	r0, [r7, #4]
 8002246:	460b      	mov	r3, r1
 8002248:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	68db      	ldr	r3, [r3, #12]
 800224e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002250:	887a      	ldrh	r2, [r7, #2]
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	4013      	ands	r3, r2
 8002256:	041a      	lsls	r2, r3, #16
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	43d9      	mvns	r1, r3
 800225c:	887b      	ldrh	r3, [r7, #2]
 800225e:	400b      	ands	r3, r1
 8002260:	431a      	orrs	r2, r3
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	611a      	str	r2, [r3, #16]
}
 8002266:	bf00      	nop
 8002268:	3714      	adds	r7, #20
 800226a:	46bd      	mov	sp, r7
 800226c:	bc80      	pop	{r7}
 800226e:	4770      	bx	lr

08002270 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b086      	sub	sp, #24
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d101      	bne.n	8002282 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	e26c      	b.n	800275c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 0301 	and.w	r3, r3, #1
 800228a:	2b00      	cmp	r3, #0
 800228c:	f000 8087 	beq.w	800239e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002290:	4b92      	ldr	r3, [pc, #584]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	f003 030c 	and.w	r3, r3, #12
 8002298:	2b04      	cmp	r3, #4
 800229a:	d00c      	beq.n	80022b6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800229c:	4b8f      	ldr	r3, [pc, #572]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f003 030c 	and.w	r3, r3, #12
 80022a4:	2b08      	cmp	r3, #8
 80022a6:	d112      	bne.n	80022ce <HAL_RCC_OscConfig+0x5e>
 80022a8:	4b8c      	ldr	r3, [pc, #560]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022b4:	d10b      	bne.n	80022ce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022b6:	4b89      	ldr	r3, [pc, #548]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d06c      	beq.n	800239c <HAL_RCC_OscConfig+0x12c>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d168      	bne.n	800239c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e246      	b.n	800275c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022d6:	d106      	bne.n	80022e6 <HAL_RCC_OscConfig+0x76>
 80022d8:	4b80      	ldr	r3, [pc, #512]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a7f      	ldr	r2, [pc, #508]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80022de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022e2:	6013      	str	r3, [r2, #0]
 80022e4:	e02e      	b.n	8002344 <HAL_RCC_OscConfig+0xd4>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d10c      	bne.n	8002308 <HAL_RCC_OscConfig+0x98>
 80022ee:	4b7b      	ldr	r3, [pc, #492]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a7a      	ldr	r2, [pc, #488]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80022f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022f8:	6013      	str	r3, [r2, #0]
 80022fa:	4b78      	ldr	r3, [pc, #480]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a77      	ldr	r2, [pc, #476]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002300:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002304:	6013      	str	r3, [r2, #0]
 8002306:	e01d      	b.n	8002344 <HAL_RCC_OscConfig+0xd4>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002310:	d10c      	bne.n	800232c <HAL_RCC_OscConfig+0xbc>
 8002312:	4b72      	ldr	r3, [pc, #456]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a71      	ldr	r2, [pc, #452]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002318:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800231c:	6013      	str	r3, [r2, #0]
 800231e:	4b6f      	ldr	r3, [pc, #444]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a6e      	ldr	r2, [pc, #440]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002324:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002328:	6013      	str	r3, [r2, #0]
 800232a:	e00b      	b.n	8002344 <HAL_RCC_OscConfig+0xd4>
 800232c:	4b6b      	ldr	r3, [pc, #428]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a6a      	ldr	r2, [pc, #424]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002332:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002336:	6013      	str	r3, [r2, #0]
 8002338:	4b68      	ldr	r3, [pc, #416]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a67      	ldr	r2, [pc, #412]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 800233e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002342:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d013      	beq.n	8002374 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800234c:	f7ff fcb6 	bl	8001cbc <HAL_GetTick>
 8002350:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002352:	e008      	b.n	8002366 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002354:	f7ff fcb2 	bl	8001cbc <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	2b64      	cmp	r3, #100	; 0x64
 8002360:	d901      	bls.n	8002366 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e1fa      	b.n	800275c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002366:	4b5d      	ldr	r3, [pc, #372]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800236e:	2b00      	cmp	r3, #0
 8002370:	d0f0      	beq.n	8002354 <HAL_RCC_OscConfig+0xe4>
 8002372:	e014      	b.n	800239e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002374:	f7ff fca2 	bl	8001cbc <HAL_GetTick>
 8002378:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800237a:	e008      	b.n	800238e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800237c:	f7ff fc9e 	bl	8001cbc <HAL_GetTick>
 8002380:	4602      	mov	r2, r0
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	2b64      	cmp	r3, #100	; 0x64
 8002388:	d901      	bls.n	800238e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e1e6      	b.n	800275c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800238e:	4b53      	ldr	r3, [pc, #332]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d1f0      	bne.n	800237c <HAL_RCC_OscConfig+0x10c>
 800239a:	e000      	b.n	800239e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800239c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 0302 	and.w	r3, r3, #2
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d063      	beq.n	8002472 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023aa:	4b4c      	ldr	r3, [pc, #304]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	f003 030c 	and.w	r3, r3, #12
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d00b      	beq.n	80023ce <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80023b6:	4b49      	ldr	r3, [pc, #292]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	f003 030c 	and.w	r3, r3, #12
 80023be:	2b08      	cmp	r3, #8
 80023c0:	d11c      	bne.n	80023fc <HAL_RCC_OscConfig+0x18c>
 80023c2:	4b46      	ldr	r3, [pc, #280]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d116      	bne.n	80023fc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023ce:	4b43      	ldr	r3, [pc, #268]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d005      	beq.n	80023e6 <HAL_RCC_OscConfig+0x176>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	691b      	ldr	r3, [r3, #16]
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d001      	beq.n	80023e6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e1ba      	b.n	800275c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023e6:	4b3d      	ldr	r3, [pc, #244]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	695b      	ldr	r3, [r3, #20]
 80023f2:	00db      	lsls	r3, r3, #3
 80023f4:	4939      	ldr	r1, [pc, #228]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80023f6:	4313      	orrs	r3, r2
 80023f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023fa:	e03a      	b.n	8002472 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	691b      	ldr	r3, [r3, #16]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d020      	beq.n	8002446 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002404:	4b36      	ldr	r3, [pc, #216]	; (80024e0 <HAL_RCC_OscConfig+0x270>)
 8002406:	2201      	movs	r2, #1
 8002408:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800240a:	f7ff fc57 	bl	8001cbc <HAL_GetTick>
 800240e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002410:	e008      	b.n	8002424 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002412:	f7ff fc53 	bl	8001cbc <HAL_GetTick>
 8002416:	4602      	mov	r2, r0
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	1ad3      	subs	r3, r2, r3
 800241c:	2b02      	cmp	r3, #2
 800241e:	d901      	bls.n	8002424 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002420:	2303      	movs	r3, #3
 8002422:	e19b      	b.n	800275c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002424:	4b2d      	ldr	r3, [pc, #180]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0302 	and.w	r3, r3, #2
 800242c:	2b00      	cmp	r3, #0
 800242e:	d0f0      	beq.n	8002412 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002430:	4b2a      	ldr	r3, [pc, #168]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	695b      	ldr	r3, [r3, #20]
 800243c:	00db      	lsls	r3, r3, #3
 800243e:	4927      	ldr	r1, [pc, #156]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002440:	4313      	orrs	r3, r2
 8002442:	600b      	str	r3, [r1, #0]
 8002444:	e015      	b.n	8002472 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002446:	4b26      	ldr	r3, [pc, #152]	; (80024e0 <HAL_RCC_OscConfig+0x270>)
 8002448:	2200      	movs	r2, #0
 800244a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800244c:	f7ff fc36 	bl	8001cbc <HAL_GetTick>
 8002450:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002452:	e008      	b.n	8002466 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002454:	f7ff fc32 	bl	8001cbc <HAL_GetTick>
 8002458:	4602      	mov	r2, r0
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	2b02      	cmp	r3, #2
 8002460:	d901      	bls.n	8002466 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e17a      	b.n	800275c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002466:	4b1d      	ldr	r3, [pc, #116]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 0302 	and.w	r3, r3, #2
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1f0      	bne.n	8002454 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 0308 	and.w	r3, r3, #8
 800247a:	2b00      	cmp	r3, #0
 800247c:	d03a      	beq.n	80024f4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	699b      	ldr	r3, [r3, #24]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d019      	beq.n	80024ba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002486:	4b17      	ldr	r3, [pc, #92]	; (80024e4 <HAL_RCC_OscConfig+0x274>)
 8002488:	2201      	movs	r2, #1
 800248a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800248c:	f7ff fc16 	bl	8001cbc <HAL_GetTick>
 8002490:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002492:	e008      	b.n	80024a6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002494:	f7ff fc12 	bl	8001cbc <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d901      	bls.n	80024a6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80024a2:	2303      	movs	r3, #3
 80024a4:	e15a      	b.n	800275c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024a6:	4b0d      	ldr	r3, [pc, #52]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80024a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d0f0      	beq.n	8002494 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80024b2:	2001      	movs	r0, #1
 80024b4:	f000 fa9a 	bl	80029ec <RCC_Delay>
 80024b8:	e01c      	b.n	80024f4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024ba:	4b0a      	ldr	r3, [pc, #40]	; (80024e4 <HAL_RCC_OscConfig+0x274>)
 80024bc:	2200      	movs	r2, #0
 80024be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024c0:	f7ff fbfc 	bl	8001cbc <HAL_GetTick>
 80024c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024c6:	e00f      	b.n	80024e8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024c8:	f7ff fbf8 	bl	8001cbc <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	2b02      	cmp	r3, #2
 80024d4:	d908      	bls.n	80024e8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80024d6:	2303      	movs	r3, #3
 80024d8:	e140      	b.n	800275c <HAL_RCC_OscConfig+0x4ec>
 80024da:	bf00      	nop
 80024dc:	40021000 	.word	0x40021000
 80024e0:	42420000 	.word	0x42420000
 80024e4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024e8:	4b9e      	ldr	r3, [pc, #632]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 80024ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ec:	f003 0302 	and.w	r3, r3, #2
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d1e9      	bne.n	80024c8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0304 	and.w	r3, r3, #4
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	f000 80a6 	beq.w	800264e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002502:	2300      	movs	r3, #0
 8002504:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002506:	4b97      	ldr	r3, [pc, #604]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 8002508:	69db      	ldr	r3, [r3, #28]
 800250a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d10d      	bne.n	800252e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002512:	4b94      	ldr	r3, [pc, #592]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 8002514:	69db      	ldr	r3, [r3, #28]
 8002516:	4a93      	ldr	r2, [pc, #588]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 8002518:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800251c:	61d3      	str	r3, [r2, #28]
 800251e:	4b91      	ldr	r3, [pc, #580]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 8002520:	69db      	ldr	r3, [r3, #28]
 8002522:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002526:	60bb      	str	r3, [r7, #8]
 8002528:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800252a:	2301      	movs	r3, #1
 800252c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800252e:	4b8e      	ldr	r3, [pc, #568]	; (8002768 <HAL_RCC_OscConfig+0x4f8>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002536:	2b00      	cmp	r3, #0
 8002538:	d118      	bne.n	800256c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800253a:	4b8b      	ldr	r3, [pc, #556]	; (8002768 <HAL_RCC_OscConfig+0x4f8>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a8a      	ldr	r2, [pc, #552]	; (8002768 <HAL_RCC_OscConfig+0x4f8>)
 8002540:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002544:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002546:	f7ff fbb9 	bl	8001cbc <HAL_GetTick>
 800254a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800254c:	e008      	b.n	8002560 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800254e:	f7ff fbb5 	bl	8001cbc <HAL_GetTick>
 8002552:	4602      	mov	r2, r0
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	1ad3      	subs	r3, r2, r3
 8002558:	2b64      	cmp	r3, #100	; 0x64
 800255a:	d901      	bls.n	8002560 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800255c:	2303      	movs	r3, #3
 800255e:	e0fd      	b.n	800275c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002560:	4b81      	ldr	r3, [pc, #516]	; (8002768 <HAL_RCC_OscConfig+0x4f8>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002568:	2b00      	cmp	r3, #0
 800256a:	d0f0      	beq.n	800254e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	2b01      	cmp	r3, #1
 8002572:	d106      	bne.n	8002582 <HAL_RCC_OscConfig+0x312>
 8002574:	4b7b      	ldr	r3, [pc, #492]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 8002576:	6a1b      	ldr	r3, [r3, #32]
 8002578:	4a7a      	ldr	r2, [pc, #488]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 800257a:	f043 0301 	orr.w	r3, r3, #1
 800257e:	6213      	str	r3, [r2, #32]
 8002580:	e02d      	b.n	80025de <HAL_RCC_OscConfig+0x36e>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d10c      	bne.n	80025a4 <HAL_RCC_OscConfig+0x334>
 800258a:	4b76      	ldr	r3, [pc, #472]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 800258c:	6a1b      	ldr	r3, [r3, #32]
 800258e:	4a75      	ldr	r2, [pc, #468]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 8002590:	f023 0301 	bic.w	r3, r3, #1
 8002594:	6213      	str	r3, [r2, #32]
 8002596:	4b73      	ldr	r3, [pc, #460]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 8002598:	6a1b      	ldr	r3, [r3, #32]
 800259a:	4a72      	ldr	r2, [pc, #456]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 800259c:	f023 0304 	bic.w	r3, r3, #4
 80025a0:	6213      	str	r3, [r2, #32]
 80025a2:	e01c      	b.n	80025de <HAL_RCC_OscConfig+0x36e>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	2b05      	cmp	r3, #5
 80025aa:	d10c      	bne.n	80025c6 <HAL_RCC_OscConfig+0x356>
 80025ac:	4b6d      	ldr	r3, [pc, #436]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 80025ae:	6a1b      	ldr	r3, [r3, #32]
 80025b0:	4a6c      	ldr	r2, [pc, #432]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 80025b2:	f043 0304 	orr.w	r3, r3, #4
 80025b6:	6213      	str	r3, [r2, #32]
 80025b8:	4b6a      	ldr	r3, [pc, #424]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 80025ba:	6a1b      	ldr	r3, [r3, #32]
 80025bc:	4a69      	ldr	r2, [pc, #420]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 80025be:	f043 0301 	orr.w	r3, r3, #1
 80025c2:	6213      	str	r3, [r2, #32]
 80025c4:	e00b      	b.n	80025de <HAL_RCC_OscConfig+0x36e>
 80025c6:	4b67      	ldr	r3, [pc, #412]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 80025c8:	6a1b      	ldr	r3, [r3, #32]
 80025ca:	4a66      	ldr	r2, [pc, #408]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 80025cc:	f023 0301 	bic.w	r3, r3, #1
 80025d0:	6213      	str	r3, [r2, #32]
 80025d2:	4b64      	ldr	r3, [pc, #400]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 80025d4:	6a1b      	ldr	r3, [r3, #32]
 80025d6:	4a63      	ldr	r2, [pc, #396]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 80025d8:	f023 0304 	bic.w	r3, r3, #4
 80025dc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	68db      	ldr	r3, [r3, #12]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d015      	beq.n	8002612 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025e6:	f7ff fb69 	bl	8001cbc <HAL_GetTick>
 80025ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025ec:	e00a      	b.n	8002604 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ee:	f7ff fb65 	bl	8001cbc <HAL_GetTick>
 80025f2:	4602      	mov	r2, r0
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	1ad3      	subs	r3, r2, r3
 80025f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d901      	bls.n	8002604 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002600:	2303      	movs	r3, #3
 8002602:	e0ab      	b.n	800275c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002604:	4b57      	ldr	r3, [pc, #348]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 8002606:	6a1b      	ldr	r3, [r3, #32]
 8002608:	f003 0302 	and.w	r3, r3, #2
 800260c:	2b00      	cmp	r3, #0
 800260e:	d0ee      	beq.n	80025ee <HAL_RCC_OscConfig+0x37e>
 8002610:	e014      	b.n	800263c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002612:	f7ff fb53 	bl	8001cbc <HAL_GetTick>
 8002616:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002618:	e00a      	b.n	8002630 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800261a:	f7ff fb4f 	bl	8001cbc <HAL_GetTick>
 800261e:	4602      	mov	r2, r0
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	1ad3      	subs	r3, r2, r3
 8002624:	f241 3288 	movw	r2, #5000	; 0x1388
 8002628:	4293      	cmp	r3, r2
 800262a:	d901      	bls.n	8002630 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800262c:	2303      	movs	r3, #3
 800262e:	e095      	b.n	800275c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002630:	4b4c      	ldr	r3, [pc, #304]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 8002632:	6a1b      	ldr	r3, [r3, #32]
 8002634:	f003 0302 	and.w	r3, r3, #2
 8002638:	2b00      	cmp	r3, #0
 800263a:	d1ee      	bne.n	800261a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800263c:	7dfb      	ldrb	r3, [r7, #23]
 800263e:	2b01      	cmp	r3, #1
 8002640:	d105      	bne.n	800264e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002642:	4b48      	ldr	r3, [pc, #288]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 8002644:	69db      	ldr	r3, [r3, #28]
 8002646:	4a47      	ldr	r2, [pc, #284]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 8002648:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800264c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	69db      	ldr	r3, [r3, #28]
 8002652:	2b00      	cmp	r3, #0
 8002654:	f000 8081 	beq.w	800275a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002658:	4b42      	ldr	r3, [pc, #264]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f003 030c 	and.w	r3, r3, #12
 8002660:	2b08      	cmp	r3, #8
 8002662:	d061      	beq.n	8002728 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	69db      	ldr	r3, [r3, #28]
 8002668:	2b02      	cmp	r3, #2
 800266a:	d146      	bne.n	80026fa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800266c:	4b3f      	ldr	r3, [pc, #252]	; (800276c <HAL_RCC_OscConfig+0x4fc>)
 800266e:	2200      	movs	r2, #0
 8002670:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002672:	f7ff fb23 	bl	8001cbc <HAL_GetTick>
 8002676:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002678:	e008      	b.n	800268c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800267a:	f7ff fb1f 	bl	8001cbc <HAL_GetTick>
 800267e:	4602      	mov	r2, r0
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	2b02      	cmp	r3, #2
 8002686:	d901      	bls.n	800268c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e067      	b.n	800275c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800268c:	4b35      	ldr	r3, [pc, #212]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002694:	2b00      	cmp	r3, #0
 8002696:	d1f0      	bne.n	800267a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6a1b      	ldr	r3, [r3, #32]
 800269c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026a0:	d108      	bne.n	80026b4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80026a2:	4b30      	ldr	r3, [pc, #192]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	492d      	ldr	r1, [pc, #180]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 80026b0:	4313      	orrs	r3, r2
 80026b2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026b4:	4b2b      	ldr	r3, [pc, #172]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6a19      	ldr	r1, [r3, #32]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c4:	430b      	orrs	r3, r1
 80026c6:	4927      	ldr	r1, [pc, #156]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 80026c8:	4313      	orrs	r3, r2
 80026ca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026cc:	4b27      	ldr	r3, [pc, #156]	; (800276c <HAL_RCC_OscConfig+0x4fc>)
 80026ce:	2201      	movs	r2, #1
 80026d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d2:	f7ff faf3 	bl	8001cbc <HAL_GetTick>
 80026d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026d8:	e008      	b.n	80026ec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026da:	f7ff faef 	bl	8001cbc <HAL_GetTick>
 80026de:	4602      	mov	r2, r0
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d901      	bls.n	80026ec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80026e8:	2303      	movs	r3, #3
 80026ea:	e037      	b.n	800275c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026ec:	4b1d      	ldr	r3, [pc, #116]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d0f0      	beq.n	80026da <HAL_RCC_OscConfig+0x46a>
 80026f8:	e02f      	b.n	800275a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026fa:	4b1c      	ldr	r3, [pc, #112]	; (800276c <HAL_RCC_OscConfig+0x4fc>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002700:	f7ff fadc 	bl	8001cbc <HAL_GetTick>
 8002704:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002706:	e008      	b.n	800271a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002708:	f7ff fad8 	bl	8001cbc <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	2b02      	cmp	r3, #2
 8002714:	d901      	bls.n	800271a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e020      	b.n	800275c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800271a:	4b12      	ldr	r3, [pc, #72]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002722:	2b00      	cmp	r3, #0
 8002724:	d1f0      	bne.n	8002708 <HAL_RCC_OscConfig+0x498>
 8002726:	e018      	b.n	800275a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	69db      	ldr	r3, [r3, #28]
 800272c:	2b01      	cmp	r3, #1
 800272e:	d101      	bne.n	8002734 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e013      	b.n	800275c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002734:	4b0b      	ldr	r3, [pc, #44]	; (8002764 <HAL_RCC_OscConfig+0x4f4>)
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6a1b      	ldr	r3, [r3, #32]
 8002744:	429a      	cmp	r2, r3
 8002746:	d106      	bne.n	8002756 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002752:	429a      	cmp	r2, r3
 8002754:	d001      	beq.n	800275a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e000      	b.n	800275c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800275a:	2300      	movs	r3, #0
}
 800275c:	4618      	mov	r0, r3
 800275e:	3718      	adds	r7, #24
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}
 8002764:	40021000 	.word	0x40021000
 8002768:	40007000 	.word	0x40007000
 800276c:	42420060 	.word	0x42420060

08002770 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d101      	bne.n	8002784 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e0d0      	b.n	8002926 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002784:	4b6a      	ldr	r3, [pc, #424]	; (8002930 <HAL_RCC_ClockConfig+0x1c0>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 0307 	and.w	r3, r3, #7
 800278c:	683a      	ldr	r2, [r7, #0]
 800278e:	429a      	cmp	r2, r3
 8002790:	d910      	bls.n	80027b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002792:	4b67      	ldr	r3, [pc, #412]	; (8002930 <HAL_RCC_ClockConfig+0x1c0>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f023 0207 	bic.w	r2, r3, #7
 800279a:	4965      	ldr	r1, [pc, #404]	; (8002930 <HAL_RCC_ClockConfig+0x1c0>)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	4313      	orrs	r3, r2
 80027a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027a2:	4b63      	ldr	r3, [pc, #396]	; (8002930 <HAL_RCC_ClockConfig+0x1c0>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 0307 	and.w	r3, r3, #7
 80027aa:	683a      	ldr	r2, [r7, #0]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d001      	beq.n	80027b4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e0b8      	b.n	8002926 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 0302 	and.w	r3, r3, #2
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d020      	beq.n	8002802 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 0304 	and.w	r3, r3, #4
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d005      	beq.n	80027d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027cc:	4b59      	ldr	r3, [pc, #356]	; (8002934 <HAL_RCC_ClockConfig+0x1c4>)
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	4a58      	ldr	r2, [pc, #352]	; (8002934 <HAL_RCC_ClockConfig+0x1c4>)
 80027d2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80027d6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0308 	and.w	r3, r3, #8
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d005      	beq.n	80027f0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027e4:	4b53      	ldr	r3, [pc, #332]	; (8002934 <HAL_RCC_ClockConfig+0x1c4>)
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	4a52      	ldr	r2, [pc, #328]	; (8002934 <HAL_RCC_ClockConfig+0x1c4>)
 80027ea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80027ee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027f0:	4b50      	ldr	r3, [pc, #320]	; (8002934 <HAL_RCC_ClockConfig+0x1c4>)
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	494d      	ldr	r1, [pc, #308]	; (8002934 <HAL_RCC_ClockConfig+0x1c4>)
 80027fe:	4313      	orrs	r3, r2
 8002800:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0301 	and.w	r3, r3, #1
 800280a:	2b00      	cmp	r3, #0
 800280c:	d040      	beq.n	8002890 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	2b01      	cmp	r3, #1
 8002814:	d107      	bne.n	8002826 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002816:	4b47      	ldr	r3, [pc, #284]	; (8002934 <HAL_RCC_ClockConfig+0x1c4>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d115      	bne.n	800284e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e07f      	b.n	8002926 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	2b02      	cmp	r3, #2
 800282c:	d107      	bne.n	800283e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800282e:	4b41      	ldr	r3, [pc, #260]	; (8002934 <HAL_RCC_ClockConfig+0x1c4>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d109      	bne.n	800284e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e073      	b.n	8002926 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800283e:	4b3d      	ldr	r3, [pc, #244]	; (8002934 <HAL_RCC_ClockConfig+0x1c4>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 0302 	and.w	r3, r3, #2
 8002846:	2b00      	cmp	r3, #0
 8002848:	d101      	bne.n	800284e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e06b      	b.n	8002926 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800284e:	4b39      	ldr	r3, [pc, #228]	; (8002934 <HAL_RCC_ClockConfig+0x1c4>)
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	f023 0203 	bic.w	r2, r3, #3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	4936      	ldr	r1, [pc, #216]	; (8002934 <HAL_RCC_ClockConfig+0x1c4>)
 800285c:	4313      	orrs	r3, r2
 800285e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002860:	f7ff fa2c 	bl	8001cbc <HAL_GetTick>
 8002864:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002866:	e00a      	b.n	800287e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002868:	f7ff fa28 	bl	8001cbc <HAL_GetTick>
 800286c:	4602      	mov	r2, r0
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	f241 3288 	movw	r2, #5000	; 0x1388
 8002876:	4293      	cmp	r3, r2
 8002878:	d901      	bls.n	800287e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e053      	b.n	8002926 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800287e:	4b2d      	ldr	r3, [pc, #180]	; (8002934 <HAL_RCC_ClockConfig+0x1c4>)
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f003 020c 	and.w	r2, r3, #12
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	429a      	cmp	r2, r3
 800288e:	d1eb      	bne.n	8002868 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002890:	4b27      	ldr	r3, [pc, #156]	; (8002930 <HAL_RCC_ClockConfig+0x1c0>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 0307 	and.w	r3, r3, #7
 8002898:	683a      	ldr	r2, [r7, #0]
 800289a:	429a      	cmp	r2, r3
 800289c:	d210      	bcs.n	80028c0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800289e:	4b24      	ldr	r3, [pc, #144]	; (8002930 <HAL_RCC_ClockConfig+0x1c0>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f023 0207 	bic.w	r2, r3, #7
 80028a6:	4922      	ldr	r1, [pc, #136]	; (8002930 <HAL_RCC_ClockConfig+0x1c0>)
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	4313      	orrs	r3, r2
 80028ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ae:	4b20      	ldr	r3, [pc, #128]	; (8002930 <HAL_RCC_ClockConfig+0x1c0>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f003 0307 	and.w	r3, r3, #7
 80028b6:	683a      	ldr	r2, [r7, #0]
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d001      	beq.n	80028c0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e032      	b.n	8002926 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0304 	and.w	r3, r3, #4
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d008      	beq.n	80028de <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028cc:	4b19      	ldr	r3, [pc, #100]	; (8002934 <HAL_RCC_ClockConfig+0x1c4>)
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	68db      	ldr	r3, [r3, #12]
 80028d8:	4916      	ldr	r1, [pc, #88]	; (8002934 <HAL_RCC_ClockConfig+0x1c4>)
 80028da:	4313      	orrs	r3, r2
 80028dc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0308 	and.w	r3, r3, #8
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d009      	beq.n	80028fe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028ea:	4b12      	ldr	r3, [pc, #72]	; (8002934 <HAL_RCC_ClockConfig+0x1c4>)
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	691b      	ldr	r3, [r3, #16]
 80028f6:	00db      	lsls	r3, r3, #3
 80028f8:	490e      	ldr	r1, [pc, #56]	; (8002934 <HAL_RCC_ClockConfig+0x1c4>)
 80028fa:	4313      	orrs	r3, r2
 80028fc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028fe:	f000 f821 	bl	8002944 <HAL_RCC_GetSysClockFreq>
 8002902:	4602      	mov	r2, r0
 8002904:	4b0b      	ldr	r3, [pc, #44]	; (8002934 <HAL_RCC_ClockConfig+0x1c4>)
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	091b      	lsrs	r3, r3, #4
 800290a:	f003 030f 	and.w	r3, r3, #15
 800290e:	490a      	ldr	r1, [pc, #40]	; (8002938 <HAL_RCC_ClockConfig+0x1c8>)
 8002910:	5ccb      	ldrb	r3, [r1, r3]
 8002912:	fa22 f303 	lsr.w	r3, r2, r3
 8002916:	4a09      	ldr	r2, [pc, #36]	; (800293c <HAL_RCC_ClockConfig+0x1cc>)
 8002918:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800291a:	4b09      	ldr	r3, [pc, #36]	; (8002940 <HAL_RCC_ClockConfig+0x1d0>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4618      	mov	r0, r3
 8002920:	f7ff f98a 	bl	8001c38 <HAL_InitTick>

  return HAL_OK;
 8002924:	2300      	movs	r3, #0
}
 8002926:	4618      	mov	r0, r3
 8002928:	3710      	adds	r7, #16
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	40022000 	.word	0x40022000
 8002934:	40021000 	.word	0x40021000
 8002938:	08003250 	.word	0x08003250
 800293c:	20000048 	.word	0x20000048
 8002940:	2000004c 	.word	0x2000004c

08002944 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002944:	b480      	push	{r7}
 8002946:	b087      	sub	sp, #28
 8002948:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800294a:	2300      	movs	r3, #0
 800294c:	60fb      	str	r3, [r7, #12]
 800294e:	2300      	movs	r3, #0
 8002950:	60bb      	str	r3, [r7, #8]
 8002952:	2300      	movs	r3, #0
 8002954:	617b      	str	r3, [r7, #20]
 8002956:	2300      	movs	r3, #0
 8002958:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800295a:	2300      	movs	r3, #0
 800295c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800295e:	4b1e      	ldr	r3, [pc, #120]	; (80029d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f003 030c 	and.w	r3, r3, #12
 800296a:	2b04      	cmp	r3, #4
 800296c:	d002      	beq.n	8002974 <HAL_RCC_GetSysClockFreq+0x30>
 800296e:	2b08      	cmp	r3, #8
 8002970:	d003      	beq.n	800297a <HAL_RCC_GetSysClockFreq+0x36>
 8002972:	e027      	b.n	80029c4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002974:	4b19      	ldr	r3, [pc, #100]	; (80029dc <HAL_RCC_GetSysClockFreq+0x98>)
 8002976:	613b      	str	r3, [r7, #16]
      break;
 8002978:	e027      	b.n	80029ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	0c9b      	lsrs	r3, r3, #18
 800297e:	f003 030f 	and.w	r3, r3, #15
 8002982:	4a17      	ldr	r2, [pc, #92]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002984:	5cd3      	ldrb	r3, [r2, r3]
 8002986:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d010      	beq.n	80029b4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002992:	4b11      	ldr	r3, [pc, #68]	; (80029d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	0c5b      	lsrs	r3, r3, #17
 8002998:	f003 0301 	and.w	r3, r3, #1
 800299c:	4a11      	ldr	r2, [pc, #68]	; (80029e4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800299e:	5cd3      	ldrb	r3, [r2, r3]
 80029a0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a0d      	ldr	r2, [pc, #52]	; (80029dc <HAL_RCC_GetSysClockFreq+0x98>)
 80029a6:	fb02 f203 	mul.w	r2, r2, r3
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80029b0:	617b      	str	r3, [r7, #20]
 80029b2:	e004      	b.n	80029be <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4a0c      	ldr	r2, [pc, #48]	; (80029e8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80029b8:	fb02 f303 	mul.w	r3, r2, r3
 80029bc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	613b      	str	r3, [r7, #16]
      break;
 80029c2:	e002      	b.n	80029ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80029c4:	4b05      	ldr	r3, [pc, #20]	; (80029dc <HAL_RCC_GetSysClockFreq+0x98>)
 80029c6:	613b      	str	r3, [r7, #16]
      break;
 80029c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029ca:	693b      	ldr	r3, [r7, #16]
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	371c      	adds	r7, #28
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bc80      	pop	{r7}
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	40021000 	.word	0x40021000
 80029dc:	007a1200 	.word	0x007a1200
 80029e0:	08003260 	.word	0x08003260
 80029e4:	08003270 	.word	0x08003270
 80029e8:	003d0900 	.word	0x003d0900

080029ec <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b085      	sub	sp, #20
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80029f4:	4b0a      	ldr	r3, [pc, #40]	; (8002a20 <RCC_Delay+0x34>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a0a      	ldr	r2, [pc, #40]	; (8002a24 <RCC_Delay+0x38>)
 80029fa:	fba2 2303 	umull	r2, r3, r2, r3
 80029fe:	0a5b      	lsrs	r3, r3, #9
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	fb02 f303 	mul.w	r3, r2, r3
 8002a06:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a08:	bf00      	nop
  }
  while (Delay --);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	1e5a      	subs	r2, r3, #1
 8002a0e:	60fa      	str	r2, [r7, #12]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d1f9      	bne.n	8002a08 <RCC_Delay+0x1c>
}
 8002a14:	bf00      	nop
 8002a16:	bf00      	nop
 8002a18:	3714      	adds	r7, #20
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bc80      	pop	{r7}
 8002a1e:	4770      	bx	lr
 8002a20:	20000048 	.word	0x20000048
 8002a24:	10624dd3 	.word	0x10624dd3

08002a28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d101      	bne.n	8002a3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e041      	b.n	8002abe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d106      	bne.n	8002a54 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f7ff f85a 	bl	8001b08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2202      	movs	r2, #2
 8002a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	3304      	adds	r3, #4
 8002a64:	4619      	mov	r1, r3
 8002a66:	4610      	mov	r0, r2
 8002a68:	f000 fa56 	bl	8002f18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2201      	movs	r2, #1
 8002a70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2201      	movs	r2, #1
 8002a78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2201      	movs	r2, #1
 8002a88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2201      	movs	r2, #1
 8002a98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2201      	movs	r2, #1
 8002ab0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3708      	adds	r7, #8
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
	...

08002ac8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b085      	sub	sp, #20
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d001      	beq.n	8002ae0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e035      	b.n	8002b4c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2202      	movs	r2, #2
 8002ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	68da      	ldr	r2, [r3, #12]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f042 0201 	orr.w	r2, r2, #1
 8002af6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a16      	ldr	r2, [pc, #88]	; (8002b58 <HAL_TIM_Base_Start_IT+0x90>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d009      	beq.n	8002b16 <HAL_TIM_Base_Start_IT+0x4e>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b0a:	d004      	beq.n	8002b16 <HAL_TIM_Base_Start_IT+0x4e>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a12      	ldr	r2, [pc, #72]	; (8002b5c <HAL_TIM_Base_Start_IT+0x94>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d111      	bne.n	8002b3a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	f003 0307 	and.w	r3, r3, #7
 8002b20:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2b06      	cmp	r3, #6
 8002b26:	d010      	beq.n	8002b4a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f042 0201 	orr.w	r2, r2, #1
 8002b36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b38:	e007      	b.n	8002b4a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f042 0201 	orr.w	r2, r2, #1
 8002b48:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b4a:	2300      	movs	r3, #0
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3714      	adds	r7, #20
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bc80      	pop	{r7}
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	40012c00 	.word	0x40012c00
 8002b5c:	40000400 	.word	0x40000400

08002b60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	68db      	ldr	r3, [r3, #12]
 8002b6e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	691b      	ldr	r3, [r3, #16]
 8002b76:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	f003 0302 	and.w	r3, r3, #2
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d020      	beq.n	8002bc4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	f003 0302 	and.w	r3, r3, #2
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d01b      	beq.n	8002bc4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f06f 0202 	mvn.w	r2, #2
 8002b94:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2201      	movs	r2, #1
 8002b9a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	699b      	ldr	r3, [r3, #24]
 8002ba2:	f003 0303 	and.w	r3, r3, #3
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d003      	beq.n	8002bb2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f000 f998 	bl	8002ee0 <HAL_TIM_IC_CaptureCallback>
 8002bb0:	e005      	b.n	8002bbe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f000 f98b 	bl	8002ece <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f000 f99a 	bl	8002ef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	f003 0304 	and.w	r3, r3, #4
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d020      	beq.n	8002c10 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	f003 0304 	and.w	r3, r3, #4
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d01b      	beq.n	8002c10 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f06f 0204 	mvn.w	r2, #4
 8002be0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2202      	movs	r2, #2
 8002be6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	699b      	ldr	r3, [r3, #24]
 8002bee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d003      	beq.n	8002bfe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	f000 f972 	bl	8002ee0 <HAL_TIM_IC_CaptureCallback>
 8002bfc:	e005      	b.n	8002c0a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f000 f965 	bl	8002ece <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c04:	6878      	ldr	r0, [r7, #4]
 8002c06:	f000 f974 	bl	8002ef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	f003 0308 	and.w	r3, r3, #8
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d020      	beq.n	8002c5c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	f003 0308 	and.w	r3, r3, #8
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d01b      	beq.n	8002c5c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f06f 0208 	mvn.w	r2, #8
 8002c2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2204      	movs	r2, #4
 8002c32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	69db      	ldr	r3, [r3, #28]
 8002c3a:	f003 0303 	and.w	r3, r3, #3
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d003      	beq.n	8002c4a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f000 f94c 	bl	8002ee0 <HAL_TIM_IC_CaptureCallback>
 8002c48:	e005      	b.n	8002c56 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f000 f93f 	bl	8002ece <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	f000 f94e 	bl	8002ef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	f003 0310 	and.w	r3, r3, #16
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d020      	beq.n	8002ca8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	f003 0310 	and.w	r3, r3, #16
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d01b      	beq.n	8002ca8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f06f 0210 	mvn.w	r2, #16
 8002c78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2208      	movs	r2, #8
 8002c7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	69db      	ldr	r3, [r3, #28]
 8002c86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d003      	beq.n	8002c96 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	f000 f926 	bl	8002ee0 <HAL_TIM_IC_CaptureCallback>
 8002c94:	e005      	b.n	8002ca2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f000 f919 	bl	8002ece <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f000 f928 	bl	8002ef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	f003 0301 	and.w	r3, r3, #1
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d00c      	beq.n	8002ccc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	f003 0301 	and.w	r3, r3, #1
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d007      	beq.n	8002ccc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f06f 0201 	mvn.w	r2, #1
 8002cc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f7fe fd6c 	bl	80017a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00c      	beq.n	8002cf0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d007      	beq.n	8002cf0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002ce8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f000 fa6f 	bl	80031ce <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d00c      	beq.n	8002d14 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d007      	beq.n	8002d14 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002d0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 f8f8 	bl	8002f04 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	f003 0320 	and.w	r3, r3, #32
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d00c      	beq.n	8002d38 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	f003 0320 	and.w	r3, r3, #32
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d007      	beq.n	8002d38 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f06f 0220 	mvn.w	r2, #32
 8002d30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	f000 fa42 	bl	80031bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d38:	bf00      	nop
 8002d3a:	3710      	adds	r7, #16
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
 8002d48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d101      	bne.n	8002d5c <HAL_TIM_ConfigClockSource+0x1c>
 8002d58:	2302      	movs	r3, #2
 8002d5a:	e0b4      	b.n	8002ec6 <HAL_TIM_ConfigClockSource+0x186>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2202      	movs	r2, #2
 8002d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002d7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d82:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	68ba      	ldr	r2, [r7, #8]
 8002d8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d94:	d03e      	beq.n	8002e14 <HAL_TIM_ConfigClockSource+0xd4>
 8002d96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d9a:	f200 8087 	bhi.w	8002eac <HAL_TIM_ConfigClockSource+0x16c>
 8002d9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002da2:	f000 8086 	beq.w	8002eb2 <HAL_TIM_ConfigClockSource+0x172>
 8002da6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002daa:	d87f      	bhi.n	8002eac <HAL_TIM_ConfigClockSource+0x16c>
 8002dac:	2b70      	cmp	r3, #112	; 0x70
 8002dae:	d01a      	beq.n	8002de6 <HAL_TIM_ConfigClockSource+0xa6>
 8002db0:	2b70      	cmp	r3, #112	; 0x70
 8002db2:	d87b      	bhi.n	8002eac <HAL_TIM_ConfigClockSource+0x16c>
 8002db4:	2b60      	cmp	r3, #96	; 0x60
 8002db6:	d050      	beq.n	8002e5a <HAL_TIM_ConfigClockSource+0x11a>
 8002db8:	2b60      	cmp	r3, #96	; 0x60
 8002dba:	d877      	bhi.n	8002eac <HAL_TIM_ConfigClockSource+0x16c>
 8002dbc:	2b50      	cmp	r3, #80	; 0x50
 8002dbe:	d03c      	beq.n	8002e3a <HAL_TIM_ConfigClockSource+0xfa>
 8002dc0:	2b50      	cmp	r3, #80	; 0x50
 8002dc2:	d873      	bhi.n	8002eac <HAL_TIM_ConfigClockSource+0x16c>
 8002dc4:	2b40      	cmp	r3, #64	; 0x40
 8002dc6:	d058      	beq.n	8002e7a <HAL_TIM_ConfigClockSource+0x13a>
 8002dc8:	2b40      	cmp	r3, #64	; 0x40
 8002dca:	d86f      	bhi.n	8002eac <HAL_TIM_ConfigClockSource+0x16c>
 8002dcc:	2b30      	cmp	r3, #48	; 0x30
 8002dce:	d064      	beq.n	8002e9a <HAL_TIM_ConfigClockSource+0x15a>
 8002dd0:	2b30      	cmp	r3, #48	; 0x30
 8002dd2:	d86b      	bhi.n	8002eac <HAL_TIM_ConfigClockSource+0x16c>
 8002dd4:	2b20      	cmp	r3, #32
 8002dd6:	d060      	beq.n	8002e9a <HAL_TIM_ConfigClockSource+0x15a>
 8002dd8:	2b20      	cmp	r3, #32
 8002dda:	d867      	bhi.n	8002eac <HAL_TIM_ConfigClockSource+0x16c>
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d05c      	beq.n	8002e9a <HAL_TIM_ConfigClockSource+0x15a>
 8002de0:	2b10      	cmp	r3, #16
 8002de2:	d05a      	beq.n	8002e9a <HAL_TIM_ConfigClockSource+0x15a>
 8002de4:	e062      	b.n	8002eac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6818      	ldr	r0, [r3, #0]
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	6899      	ldr	r1, [r3, #8]
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	685a      	ldr	r2, [r3, #4]
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	f000 f96a 	bl	80030ce <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002e08:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	68ba      	ldr	r2, [r7, #8]
 8002e10:	609a      	str	r2, [r3, #8]
      break;
 8002e12:	e04f      	b.n	8002eb4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6818      	ldr	r0, [r3, #0]
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	6899      	ldr	r1, [r3, #8]
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685a      	ldr	r2, [r3, #4]
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	f000 f953 	bl	80030ce <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	689a      	ldr	r2, [r3, #8]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e36:	609a      	str	r2, [r3, #8]
      break;
 8002e38:	e03c      	b.n	8002eb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6818      	ldr	r0, [r3, #0]
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	6859      	ldr	r1, [r3, #4]
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	461a      	mov	r2, r3
 8002e48:	f000 f8ca 	bl	8002fe0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2150      	movs	r1, #80	; 0x50
 8002e52:	4618      	mov	r0, r3
 8002e54:	f000 f921 	bl	800309a <TIM_ITRx_SetConfig>
      break;
 8002e58:	e02c      	b.n	8002eb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6818      	ldr	r0, [r3, #0]
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	6859      	ldr	r1, [r3, #4]
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	68db      	ldr	r3, [r3, #12]
 8002e66:	461a      	mov	r2, r3
 8002e68:	f000 f8e8 	bl	800303c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	2160      	movs	r1, #96	; 0x60
 8002e72:	4618      	mov	r0, r3
 8002e74:	f000 f911 	bl	800309a <TIM_ITRx_SetConfig>
      break;
 8002e78:	e01c      	b.n	8002eb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6818      	ldr	r0, [r3, #0]
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	6859      	ldr	r1, [r3, #4]
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	68db      	ldr	r3, [r3, #12]
 8002e86:	461a      	mov	r2, r3
 8002e88:	f000 f8aa 	bl	8002fe0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	2140      	movs	r1, #64	; 0x40
 8002e92:	4618      	mov	r0, r3
 8002e94:	f000 f901 	bl	800309a <TIM_ITRx_SetConfig>
      break;
 8002e98:	e00c      	b.n	8002eb4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	4610      	mov	r0, r2
 8002ea6:	f000 f8f8 	bl	800309a <TIM_ITRx_SetConfig>
      break;
 8002eaa:	e003      	b.n	8002eb4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	73fb      	strb	r3, [r7, #15]
      break;
 8002eb0:	e000      	b.n	8002eb4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002eb2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002ec4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3710      	adds	r7, #16
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}

08002ece <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ece:	b480      	push	{r7}
 8002ed0:	b083      	sub	sp, #12
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ed6:	bf00      	nop
 8002ed8:	370c      	adds	r7, #12
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bc80      	pop	{r7}
 8002ede:	4770      	bx	lr

08002ee0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ee8:	bf00      	nop
 8002eea:	370c      	adds	r7, #12
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bc80      	pop	{r7}
 8002ef0:	4770      	bx	lr

08002ef2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ef2:	b480      	push	{r7}
 8002ef4:	b083      	sub	sp, #12
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002efa:	bf00      	nop
 8002efc:	370c      	adds	r7, #12
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bc80      	pop	{r7}
 8002f02:	4770      	bx	lr

08002f04 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f0c:	bf00      	nop
 8002f0e:	370c      	adds	r7, #12
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bc80      	pop	{r7}
 8002f14:	4770      	bx	lr
	...

08002f18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b085      	sub	sp, #20
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	4a2b      	ldr	r2, [pc, #172]	; (8002fd8 <TIM_Base_SetConfig+0xc0>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d007      	beq.n	8002f40 <TIM_Base_SetConfig+0x28>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f36:	d003      	beq.n	8002f40 <TIM_Base_SetConfig+0x28>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	4a28      	ldr	r2, [pc, #160]	; (8002fdc <TIM_Base_SetConfig+0xc4>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d108      	bne.n	8002f52 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	68fa      	ldr	r2, [r7, #12]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4a20      	ldr	r2, [pc, #128]	; (8002fd8 <TIM_Base_SetConfig+0xc0>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d007      	beq.n	8002f6a <TIM_Base_SetConfig+0x52>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f60:	d003      	beq.n	8002f6a <TIM_Base_SetConfig+0x52>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a1d      	ldr	r2, [pc, #116]	; (8002fdc <TIM_Base_SetConfig+0xc4>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d108      	bne.n	8002f7c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	68db      	ldr	r3, [r3, #12]
 8002f76:	68fa      	ldr	r2, [r7, #12]
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	695b      	ldr	r3, [r3, #20]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	68fa      	ldr	r2, [r7, #12]
 8002f8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	689a      	ldr	r2, [r3, #8]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	4a0d      	ldr	r2, [pc, #52]	; (8002fd8 <TIM_Base_SetConfig+0xc0>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d103      	bne.n	8002fb0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	691a      	ldr	r2, [r3, #16]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	691b      	ldr	r3, [r3, #16]
 8002fba:	f003 0301 	and.w	r3, r3, #1
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d005      	beq.n	8002fce <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	691b      	ldr	r3, [r3, #16]
 8002fc6:	f023 0201 	bic.w	r2, r3, #1
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	611a      	str	r2, [r3, #16]
  }
}
 8002fce:	bf00      	nop
 8002fd0:	3714      	adds	r7, #20
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bc80      	pop	{r7}
 8002fd6:	4770      	bx	lr
 8002fd8:	40012c00 	.word	0x40012c00
 8002fdc:	40000400 	.word	0x40000400

08002fe0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b087      	sub	sp, #28
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	60f8      	str	r0, [r7, #12]
 8002fe8:	60b9      	str	r1, [r7, #8]
 8002fea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	6a1b      	ldr	r3, [r3, #32]
 8002ff0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	6a1b      	ldr	r3, [r3, #32]
 8002ff6:	f023 0201 	bic.w	r2, r3, #1
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	699b      	ldr	r3, [r3, #24]
 8003002:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800300a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	011b      	lsls	r3, r3, #4
 8003010:	693a      	ldr	r2, [r7, #16]
 8003012:	4313      	orrs	r3, r2
 8003014:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	f023 030a 	bic.w	r3, r3, #10
 800301c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800301e:	697a      	ldr	r2, [r7, #20]
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	4313      	orrs	r3, r2
 8003024:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	693a      	ldr	r2, [r7, #16]
 800302a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	697a      	ldr	r2, [r7, #20]
 8003030:	621a      	str	r2, [r3, #32]
}
 8003032:	bf00      	nop
 8003034:	371c      	adds	r7, #28
 8003036:	46bd      	mov	sp, r7
 8003038:	bc80      	pop	{r7}
 800303a:	4770      	bx	lr

0800303c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800303c:	b480      	push	{r7}
 800303e:	b087      	sub	sp, #28
 8003040:	af00      	add	r7, sp, #0
 8003042:	60f8      	str	r0, [r7, #12]
 8003044:	60b9      	str	r1, [r7, #8]
 8003046:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	6a1b      	ldr	r3, [r3, #32]
 800304c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	6a1b      	ldr	r3, [r3, #32]
 8003052:	f023 0210 	bic.w	r2, r3, #16
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	699b      	ldr	r3, [r3, #24]
 800305e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003066:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	031b      	lsls	r3, r3, #12
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	4313      	orrs	r3, r2
 8003070:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003078:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	011b      	lsls	r3, r3, #4
 800307e:	697a      	ldr	r2, [r7, #20]
 8003080:	4313      	orrs	r3, r2
 8003082:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	693a      	ldr	r2, [r7, #16]
 8003088:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	697a      	ldr	r2, [r7, #20]
 800308e:	621a      	str	r2, [r3, #32]
}
 8003090:	bf00      	nop
 8003092:	371c      	adds	r7, #28
 8003094:	46bd      	mov	sp, r7
 8003096:	bc80      	pop	{r7}
 8003098:	4770      	bx	lr

0800309a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800309a:	b480      	push	{r7}
 800309c:	b085      	sub	sp, #20
 800309e:	af00      	add	r7, sp, #0
 80030a0:	6078      	str	r0, [r7, #4]
 80030a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80030b2:	683a      	ldr	r2, [r7, #0]
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	4313      	orrs	r3, r2
 80030b8:	f043 0307 	orr.w	r3, r3, #7
 80030bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	68fa      	ldr	r2, [r7, #12]
 80030c2:	609a      	str	r2, [r3, #8]
}
 80030c4:	bf00      	nop
 80030c6:	3714      	adds	r7, #20
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bc80      	pop	{r7}
 80030cc:	4770      	bx	lr

080030ce <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80030ce:	b480      	push	{r7}
 80030d0:	b087      	sub	sp, #28
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	60f8      	str	r0, [r7, #12]
 80030d6:	60b9      	str	r1, [r7, #8]
 80030d8:	607a      	str	r2, [r7, #4]
 80030da:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80030e8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	021a      	lsls	r2, r3, #8
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	431a      	orrs	r2, r3
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	4313      	orrs	r3, r2
 80030f6:	697a      	ldr	r2, [r7, #20]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	697a      	ldr	r2, [r7, #20]
 8003100:	609a      	str	r2, [r3, #8]
}
 8003102:	bf00      	nop
 8003104:	371c      	adds	r7, #28
 8003106:	46bd      	mov	sp, r7
 8003108:	bc80      	pop	{r7}
 800310a:	4770      	bx	lr

0800310c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800310c:	b480      	push	{r7}
 800310e:	b085      	sub	sp, #20
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800311c:	2b01      	cmp	r3, #1
 800311e:	d101      	bne.n	8003124 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003120:	2302      	movs	r3, #2
 8003122:	e041      	b.n	80031a8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2201      	movs	r2, #1
 8003128:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2202      	movs	r2, #2
 8003130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800314a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68fa      	ldr	r2, [r7, #12]
 8003152:	4313      	orrs	r3, r2
 8003154:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	68fa      	ldr	r2, [r7, #12]
 800315c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a14      	ldr	r2, [pc, #80]	; (80031b4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d009      	beq.n	800317c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003170:	d004      	beq.n	800317c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a10      	ldr	r2, [pc, #64]	; (80031b8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d10c      	bne.n	8003196 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003182:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	68ba      	ldr	r2, [r7, #8]
 800318a:	4313      	orrs	r3, r2
 800318c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	68ba      	ldr	r2, [r7, #8]
 8003194:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2201      	movs	r2, #1
 800319a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2200      	movs	r2, #0
 80031a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80031a6:	2300      	movs	r3, #0
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3714      	adds	r7, #20
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bc80      	pop	{r7}
 80031b0:	4770      	bx	lr
 80031b2:	bf00      	nop
 80031b4:	40012c00 	.word	0x40012c00
 80031b8:	40000400 	.word	0x40000400

080031bc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80031c4:	bf00      	nop
 80031c6:	370c      	adds	r7, #12
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bc80      	pop	{r7}
 80031cc:	4770      	bx	lr

080031ce <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80031ce:	b480      	push	{r7}
 80031d0:	b083      	sub	sp, #12
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80031d6:	bf00      	nop
 80031d8:	370c      	adds	r7, #12
 80031da:	46bd      	mov	sp, r7
 80031dc:	bc80      	pop	{r7}
 80031de:	4770      	bx	lr

080031e0 <__libc_init_array>:
 80031e0:	b570      	push	{r4, r5, r6, lr}
 80031e2:	2600      	movs	r6, #0
 80031e4:	4d0c      	ldr	r5, [pc, #48]	; (8003218 <__libc_init_array+0x38>)
 80031e6:	4c0d      	ldr	r4, [pc, #52]	; (800321c <__libc_init_array+0x3c>)
 80031e8:	1b64      	subs	r4, r4, r5
 80031ea:	10a4      	asrs	r4, r4, #2
 80031ec:	42a6      	cmp	r6, r4
 80031ee:	d109      	bne.n	8003204 <__libc_init_array+0x24>
 80031f0:	f000 f822 	bl	8003238 <_init>
 80031f4:	2600      	movs	r6, #0
 80031f6:	4d0a      	ldr	r5, [pc, #40]	; (8003220 <__libc_init_array+0x40>)
 80031f8:	4c0a      	ldr	r4, [pc, #40]	; (8003224 <__libc_init_array+0x44>)
 80031fa:	1b64      	subs	r4, r4, r5
 80031fc:	10a4      	asrs	r4, r4, #2
 80031fe:	42a6      	cmp	r6, r4
 8003200:	d105      	bne.n	800320e <__libc_init_array+0x2e>
 8003202:	bd70      	pop	{r4, r5, r6, pc}
 8003204:	f855 3b04 	ldr.w	r3, [r5], #4
 8003208:	4798      	blx	r3
 800320a:	3601      	adds	r6, #1
 800320c:	e7ee      	b.n	80031ec <__libc_init_array+0xc>
 800320e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003212:	4798      	blx	r3
 8003214:	3601      	adds	r6, #1
 8003216:	e7f2      	b.n	80031fe <__libc_init_array+0x1e>
 8003218:	08003274 	.word	0x08003274
 800321c:	08003274 	.word	0x08003274
 8003220:	08003274 	.word	0x08003274
 8003224:	08003278 	.word	0x08003278

08003228 <memset>:
 8003228:	4603      	mov	r3, r0
 800322a:	4402      	add	r2, r0
 800322c:	4293      	cmp	r3, r2
 800322e:	d100      	bne.n	8003232 <memset+0xa>
 8003230:	4770      	bx	lr
 8003232:	f803 1b01 	strb.w	r1, [r3], #1
 8003236:	e7f9      	b.n	800322c <memset+0x4>

08003238 <_init>:
 8003238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800323a:	bf00      	nop
 800323c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800323e:	bc08      	pop	{r3}
 8003240:	469e      	mov	lr, r3
 8003242:	4770      	bx	lr

08003244 <_fini>:
 8003244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003246:	bf00      	nop
 8003248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800324a:	bc08      	pop	{r3}
 800324c:	469e      	mov	lr, r3
 800324e:	4770      	bx	lr
