<?xml version="1.0"?>
<wave_config>
	<wave_state>
	</wave_state>
	<db_ref_list>
		<db_ref path="/home/asautaux/yarr/pcie_lite_2/pcie_lite_2.hw/hw_1/wave/hw_ila_data_4/hw_ila_data_4.wdb" id="1" type="auto">
			<top_modules>
				<top_module name="top">
				</top_module>
			</top_modules>
		</db_ref>
	</db_ref_list>
	<WVObjectSize size="4">
	</WVObjectSize>
	<wvobject fp_name="design_1_i/reset_1" type="logic" db_ref_id="1">
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/pcie_7x_0_user_reset_out" type="logic" db_ref_id="1">
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/proc_sys_reset_0_interconnect_aresetn" type="logic" db_ref_id="1">
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
	<wvobject fp_name="design_1_i/rst_clk_wiz_100M_peripheral_aresetn" type="logic" db_ref_id="1">
		<obj_property name="Radix">HEXRADIX</obj_property>
	</wvobject>
</wave_config>

