#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Jun 10 19:47:20 2017
# Process ID: 8364
# Current directory: C:/Users/skakkar1/cpu_pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10048 C:\Users\skakkar1\cpu_pipeline\FinalProject.xpr
# Log file: C:/Users/skakkar1/cpu_pipeline/vivado.log
# Journal file: C:/Users/skakkar1/cpu_pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/skakkar1/cpu_pipeline/FinalProject.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Apps/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/test_section3.v w ]
add_files exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 10 20:04:42 2017...
on3.v
update_compile_order -fileset sources_1
set_property top test_section3 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_section3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_section3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/idex_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/Lab3/Lab3.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/ALU/ALU.srcs/sources_1/new/alu_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module section3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/test_section3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_section3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6ee424ad5b504713a8a9d1eb4b14c01e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_section3_behav xil_defaultlib.test_section3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.section3
Compiling module xil_defaultlib.test_section3
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_section3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_section3_behav -key {Behavioral:sim_1:Functional:test_section3} -tclbatch {test_section3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test_section3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/test_section3.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_section3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 888.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_section3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_section3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/idex_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/Lab3/Lab3.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/ALU/ALU.srcs/sources_1/new/alu_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module section3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/test_section3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_section3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6ee424ad5b504713a8a9d1eb4b14c01e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_section3_behav xil_defaultlib.test_section3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.section3
Compiling module xil_defaultlib.test_section3
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_section3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_section3_behav -key {Behavioral:sim_1:Functional:test_section3} -tclbatch {test_section3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test_section3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/test_section3.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_section3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close [ open C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section4.v w ]
add_files C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section4.v
update_compile_order -fileset sources_1
close [ open C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/AND.v w ]
add_files C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/AND.v
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/skakkar1/cpu_pipeline/OR Gate/OR Gate.srcs/sources_1/new/OR.v}}
update_compile_order -fileset sources_1
