 Timing Path to outB/out_reg[30]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Rise  1.0900 0.1200 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Rise  1.0900 0.0000 0.0180                      3.74571                                                   | 
|    multiplier/i_0/i_452/S      FA_X1         Fall  1.1840 0.0940 0.0180             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Fall  1.1840 0.0000 0.0180                      3.39955                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Rise  1.3120 0.1280 0.0160             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Rise  1.3120 0.0000 0.0160                      3.47199                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Fall  1.4160 0.1040 0.0210             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Fall  1.4210 0.0050 0.0210    0.0050            1.56385                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Rise  1.4650 0.0440 0.0260             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Rise  1.4650 0.0000 0.0260                      1.70023                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Fall  1.4800 0.0150 0.0100             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Fall  1.4800 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Rise  1.5020 0.0220 0.0170             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Rise  1.5020 0.0000 0.0170                      0.946814                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Rise  1.5410 0.0390 0.0190             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Rise  1.5420 0.0010 0.0190    0.0010            0.946814                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Rise  1.5730 0.0310 0.0120             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Rise  1.5730 0.0000 0.0120                      0.941939                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Rise  1.6050 0.0320 0.0130             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2175/A1    OAI222_X1     Rise  1.6050 0.0000 0.0130                      1.57659                                                   | 
|    multiplier/i_0/i_2175/ZN    OAI222_X1     Fall  1.6460 0.0410 0.0410             2.58653  3.43046  6.01698           1       100                    | 
|    multiplier/i_0/i_2174/A2    NOR3_X2       Fall  1.6460 0.0000 0.0410                      3.04029                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Rise  1.7690 0.1230 0.0910             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2140/A3    NOR3_X1       Rise  1.7850 0.0160 0.0910    0.0110            1.6163                                                    | 
|    multiplier/i_0/i_2140/ZN    NOR3_X1       Fall  1.8170 0.0320 0.0270             2.79974  3.44279  6.24253           1       100                    | 
|    multiplier/i_0/i_2114/A3    NOR3_X2       Fall  1.8180 0.0010 0.0270                      3.31987                                                   | 
|    multiplier/i_0/i_2114/ZN    NOR3_X2       Rise  1.9240 0.1060 0.0750             10.8817  5.49545  16.3772           3       100                    | 
|    multiplier/i_0/i_2108/A3    NOR3_X1       Rise  1.9440 0.0200 0.0750    0.0160            1.6163                                                    | 
|    multiplier/i_0/i_2108/ZN    NOR3_X1       Fall  1.9630 0.0190 0.0190             0.486059 1.60595  2.09201           1       100                    | 
|    multiplier/i_0/i_2101/A4    NOR4_X1       Fall  1.9630 0.0000 0.0190                      1.55423                                                   | 
|    multiplier/i_0/i_2101/ZN    NOR4_X1       Rise  2.1090 0.1460 0.0990             2.10795  5.49545  7.60339           3       100                    | 
|    multiplier/i_0/i_2095/A3    NOR3_X1       Rise  2.1200 0.0110 0.0990    0.0110            1.6163                                                    | 
|    multiplier/i_0/i_2095/ZN    NOR3_X1       Fall  2.1460 0.0260 0.0260             0.765835 3.61496  4.38079           1       100                    | 
|    multiplier/i_0/i_2088/A4    NOR4_X2       Fall  2.1460 0.0000 0.0260                      3.49679                                                   | 
|    multiplier/i_0/i_2088/ZN    NOR4_X2       Rise  2.2640 0.1180 0.0720             4.12359  5.49545  9.61903           3       100                    | 
|    multiplier/i_0/i_2081/A3    NOR3_X1       Rise  2.2830 0.0190 0.0720    0.0180            1.6163                                                    | 
|    multiplier/i_0/i_2081/ZN    NOR3_X1       Fall  2.3010 0.0180 0.0190             0.942432 0.914189 1.85662           1       100                    | 
|    multiplier/i_0/i_2072/A4    OR4_X1        Fall  2.3010 0.0000 0.0190                      0.892889                                                  | 
|    multiplier/i_0/i_2072/ZN    OR4_X1        Fall  2.4290 0.1280 0.0210             0.644697 3.88349  4.52819           2       100                    | 
|    multiplier/i_0/i_2071/A2    NOR2_X1       Fall  2.4290 0.0000 0.0210                      1.56385                                                   | 
|    multiplier/i_0/i_2071/ZN    NOR2_X1       Rise  2.4640 0.0350 0.0180             0.43609  1.62635  2.06244           1       100                    | 
|    multiplier/i_0/i_2070/A     AOI21_X1      Rise  2.4640 0.0000 0.0180                      1.62635                                                   | 
|    multiplier/i_0/i_2070/ZN    AOI21_X1      Fall  2.4840 0.0200 0.0150             0.912658 3.84775  4.76041           2       100                    | 
|    multiplier/i_0/i_2067/A     XOR2_X1       Fall  2.4840 0.0000 0.0150                      2.18123                                                   | 
|    multiplier/i_0/i_2067/Z     XOR2_X1       Fall  2.5350 0.0510 0.0120             0.191708 0.97463  1.16634           1       100                    | 
|    multiplier/i_0/result[62]                 Fall  2.5350 0.0000                                                                                       | 
|    multiplier/result[62]                     Fall  2.5350 0.0000                                                                                       | 
|    outB/inp[30]                              Fall  2.5350 0.0000                                                                                       | 
|    outB/i_0_32/A2              AND2_X1       Fall  2.5350 0.0000 0.0120                      0.894119                                                  | 
|    outB/i_0_32/ZN              AND2_X1       Fall  2.5670 0.0320 0.0070             0.536104 1.14029  1.67639           1       100                    | 
|    outB/out_reg[30]/D          DFF_X1        Fall  2.5670 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[30]/CK         DFF_X1        Rise  0.1470 0.0090 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1470 3.1470 | 
| library setup check                       | -0.0320 3.1150 | 
| data required time                        |  3.1150        | 
|                                           |                | 
| data required time                        |  3.1150        | 
| data arrival time                         | -2.5670        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.5500        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[31]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Rise  1.0900 0.1200 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Rise  1.0900 0.0000 0.0180                      3.74571                                                   | 
|    multiplier/i_0/i_452/S      FA_X1         Fall  1.1840 0.0940 0.0180             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Fall  1.1840 0.0000 0.0180                      3.39955                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Rise  1.3120 0.1280 0.0160             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Rise  1.3120 0.0000 0.0160                      3.47199                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Fall  1.4160 0.1040 0.0210             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Fall  1.4210 0.0050 0.0210    0.0050            1.56385                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Rise  1.4650 0.0440 0.0260             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Rise  1.4650 0.0000 0.0260                      1.70023                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Fall  1.4800 0.0150 0.0100             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Fall  1.4800 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Rise  1.5020 0.0220 0.0170             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Rise  1.5020 0.0000 0.0170                      0.946814                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Rise  1.5410 0.0390 0.0190             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Rise  1.5420 0.0010 0.0190    0.0010            0.946814                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Rise  1.5730 0.0310 0.0120             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Rise  1.5730 0.0000 0.0120                      0.941939                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Rise  1.6050 0.0320 0.0130             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2175/A1    OAI222_X1     Rise  1.6050 0.0000 0.0130                      1.57659                                                   | 
|    multiplier/i_0/i_2175/ZN    OAI222_X1     Fall  1.6460 0.0410 0.0410             2.58653  3.43046  6.01698           1       100                    | 
|    multiplier/i_0/i_2174/A2    NOR3_X2       Fall  1.6460 0.0000 0.0410                      3.04029                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Rise  1.7690 0.1230 0.0910             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2140/A3    NOR3_X1       Rise  1.7850 0.0160 0.0910    0.0110            1.6163                                                    | 
|    multiplier/i_0/i_2140/ZN    NOR3_X1       Fall  1.8170 0.0320 0.0270             2.79974  3.44279  6.24253           1       100                    | 
|    multiplier/i_0/i_2114/A3    NOR3_X2       Fall  1.8180 0.0010 0.0270                      3.31987                                                   | 
|    multiplier/i_0/i_2114/ZN    NOR3_X2       Rise  1.9240 0.1060 0.0750             10.8817  5.49545  16.3772           3       100                    | 
|    multiplier/i_0/i_2108/A3    NOR3_X1       Rise  1.9440 0.0200 0.0750    0.0160            1.6163                                                    | 
|    multiplier/i_0/i_2108/ZN    NOR3_X1       Fall  1.9630 0.0190 0.0190             0.486059 1.60595  2.09201           1       100                    | 
|    multiplier/i_0/i_2101/A4    NOR4_X1       Fall  1.9630 0.0000 0.0190                      1.55423                                                   | 
|    multiplier/i_0/i_2101/ZN    NOR4_X1       Rise  2.1090 0.1460 0.0990             2.10795  5.49545  7.60339           3       100                    | 
|    multiplier/i_0/i_2095/A3    NOR3_X1       Rise  2.1200 0.0110 0.0990    0.0110            1.6163                                                    | 
|    multiplier/i_0/i_2095/ZN    NOR3_X1       Fall  2.1460 0.0260 0.0260             0.765835 3.61496  4.38079           1       100                    | 
|    multiplier/i_0/i_2088/A4    NOR4_X2       Fall  2.1460 0.0000 0.0260                      3.49679                                                   | 
|    multiplier/i_0/i_2088/ZN    NOR4_X2       Rise  2.2640 0.1180 0.0720             4.12359  5.49545  9.61903           3       100                    | 
|    multiplier/i_0/i_2081/A3    NOR3_X1       Rise  2.2830 0.0190 0.0720    0.0180            1.6163                                                    | 
|    multiplier/i_0/i_2081/ZN    NOR3_X1       Fall  2.3010 0.0180 0.0190             0.942432 0.914189 1.85662           1       100                    | 
|    multiplier/i_0/i_2072/A4    OR4_X1        Fall  2.3010 0.0000 0.0190                      0.892889                                                  | 
|    multiplier/i_0/i_2072/ZN    OR4_X1        Fall  2.4290 0.1280 0.0210             0.644697 3.88349  4.52819           2       100                    | 
|    multiplier/i_0/i_2071/A2    NOR2_X1       Fall  2.4290 0.0000 0.0210                      1.56385                                                   | 
|    multiplier/i_0/i_2071/ZN    NOR2_X1       Rise  2.4640 0.0350 0.0180             0.43609  1.62635  2.06244           1       100                    | 
|    multiplier/i_0/i_2070/A     AOI21_X1      Rise  2.4640 0.0000 0.0180                      1.62635                                                   | 
|    multiplier/i_0/i_2070/ZN    AOI21_X1      Fall  2.4840 0.0200 0.0150             0.912658 3.84775  4.76041           2       100                    | 
|    multiplier/i_0/i_2069/B2    OAI22_X1      Fall  2.4840 0.0000 0.0150                      1.55047                                                   | 
|    multiplier/i_0/i_2069/ZN    OAI22_X1      Rise  2.5300 0.0460 0.0300             0.832187 0.97463  1.80682           1       100                    | 
|    multiplier/i_0/result[63]                 Rise  2.5300 0.0000                                                                                       | 
|    multiplier/result[63]                     Rise  2.5300 0.0000                                                                                       | 
|    outB/inp[31]                              Rise  2.5300 0.0000                                                                                       | 
|    outB/i_0_33/A2              AND2_X1       Rise  2.5300 0.0000 0.0300                      0.97463                                                   | 
|    outB/i_0_33/ZN              AND2_X1       Rise  2.5660 0.0360 0.0100             0.431473 1.14029  1.57176           1       100                    | 
|    outB/out_reg[31]/D          DFF_X1        Rise  2.5660 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[31]/CK         DFF_X1        Rise  0.1470 0.0090 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1470 3.1470 | 
| library setup check                       | -0.0290 3.1180 | 
| data required time                        |  3.1180        | 
|                                           |                | 
| data required time                        |  3.1180        | 
| data arrival time                         | -2.5660        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.5540        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[29]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Rise  1.0900 0.1200 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Rise  1.0900 0.0000 0.0180                      3.74571                                                   | 
|    multiplier/i_0/i_452/S      FA_X1         Fall  1.1840 0.0940 0.0180             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Fall  1.1840 0.0000 0.0180                      3.39955                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Rise  1.3120 0.1280 0.0160             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Rise  1.3120 0.0000 0.0160                      3.47199                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Fall  1.4160 0.1040 0.0210             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Fall  1.4210 0.0050 0.0210    0.0050            1.56385                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Rise  1.4650 0.0440 0.0260             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Rise  1.4650 0.0000 0.0260                      1.70023                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Fall  1.4800 0.0150 0.0100             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Fall  1.4800 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Rise  1.5020 0.0220 0.0170             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Rise  1.5020 0.0000 0.0170                      0.946814                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Rise  1.5410 0.0390 0.0190             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Rise  1.5420 0.0010 0.0190    0.0010            0.946814                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Rise  1.5730 0.0310 0.0120             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Rise  1.5730 0.0000 0.0120                      0.941939                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Rise  1.6050 0.0320 0.0130             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2175/A1    OAI222_X1     Rise  1.6050 0.0000 0.0130                      1.57659                                                   | 
|    multiplier/i_0/i_2175/ZN    OAI222_X1     Fall  1.6460 0.0410 0.0410             2.58653  3.43046  6.01698           1       100                    | 
|    multiplier/i_0/i_2174/A2    NOR3_X2       Fall  1.6460 0.0000 0.0410                      3.04029                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Rise  1.7690 0.1230 0.0910             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2140/A3    NOR3_X1       Rise  1.7850 0.0160 0.0910    0.0110            1.6163                                                    | 
|    multiplier/i_0/i_2140/ZN    NOR3_X1       Fall  1.8170 0.0320 0.0270             2.79974  3.44279  6.24253           1       100                    | 
|    multiplier/i_0/i_2114/A3    NOR3_X2       Fall  1.8180 0.0010 0.0270                      3.31987                                                   | 
|    multiplier/i_0/i_2114/ZN    NOR3_X2       Rise  1.9240 0.1060 0.0750             10.8817  5.49545  16.3772           3       100                    | 
|    multiplier/i_0/i_2108/A3    NOR3_X1       Rise  1.9440 0.0200 0.0750    0.0160            1.6163                                                    | 
|    multiplier/i_0/i_2108/ZN    NOR3_X1       Fall  1.9630 0.0190 0.0190             0.486059 1.60595  2.09201           1       100                    | 
|    multiplier/i_0/i_2101/A4    NOR4_X1       Fall  1.9630 0.0000 0.0190                      1.55423                                                   | 
|    multiplier/i_0/i_2101/ZN    NOR4_X1       Rise  2.1090 0.1460 0.0990             2.10795  5.49545  7.60339           3       100                    | 
|    multiplier/i_0/i_2095/A3    NOR3_X1       Rise  2.1200 0.0110 0.0990    0.0110            1.6163                                                    | 
|    multiplier/i_0/i_2095/ZN    NOR3_X1       Fall  2.1460 0.0260 0.0260             0.765835 3.61496  4.38079           1       100                    | 
|    multiplier/i_0/i_2088/A4    NOR4_X2       Fall  2.1460 0.0000 0.0260                      3.49679                                                   | 
|    multiplier/i_0/i_2088/ZN    NOR4_X2       Rise  2.2640 0.1180 0.0720             4.12359  5.49545  9.61903           3       100                    | 
|    multiplier/i_0/i_2081/A3    NOR3_X1       Rise  2.2830 0.0190 0.0720    0.0180            1.6163                                                    | 
|    multiplier/i_0/i_2081/ZN    NOR3_X1       Fall  2.3010 0.0180 0.0190             0.942432 0.914189 1.85662           1       100                    | 
|    multiplier/i_0/i_2072/A4    OR4_X1        Fall  2.3010 0.0000 0.0190                      0.892889                                                  | 
|    multiplier/i_0/i_2072/ZN    OR4_X1        Fall  2.4290 0.1280 0.0210             0.644697 3.88349  4.52819           2       100                    | 
|    multiplier/i_0/i_2065/A     XOR2_X1       Fall  2.4290 0.0000 0.0210                      2.18123                                                   | 
|    multiplier/i_0/i_2065/Z     XOR2_X1       Fall  2.4830 0.0540 0.0110             0.24665  0.97463  1.22128           1       100                    | 
|    multiplier/i_0/result[61]                 Fall  2.4830 0.0000                                                                                       | 
|    multiplier/result[61]                     Fall  2.4830 0.0000                                                                                       | 
|    outB/inp[29]                              Fall  2.4830 0.0000                                                                                       | 
|    outB/i_0_31/A2              AND2_X1       Fall  2.4830 0.0000 0.0110                      0.894119                                                  | 
|    outB/i_0_31/ZN              AND2_X1       Fall  2.5140 0.0310 0.0070             0.363935 1.14029  1.50422           1       100                    | 
|    outB/out_reg[29]/D          DFF_X1        Fall  2.5140 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[29]/CK         DFF_X1        Rise  0.1470 0.0090 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1470 3.1470 | 
| library setup check                       | -0.0320 3.1150 | 
| data required time                        |  3.1150        | 
|                                           |                | 
| data required time                        |  3.1150        | 
| data arrival time                         | -2.5140        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.6030        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[27]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Rise  1.0900 0.1200 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Rise  1.0900 0.0000 0.0180                      3.74571                                                   | 
|    multiplier/i_0/i_452/S      FA_X1         Fall  1.1840 0.0940 0.0180             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Fall  1.1840 0.0000 0.0180                      3.39955                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Rise  1.3120 0.1280 0.0160             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Rise  1.3120 0.0000 0.0160                      3.47199                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Fall  1.4160 0.1040 0.0210             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Fall  1.4210 0.0050 0.0210    0.0050            1.56385                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Rise  1.4650 0.0440 0.0260             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Rise  1.4650 0.0000 0.0260                      1.70023                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Fall  1.4800 0.0150 0.0100             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Fall  1.4800 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Rise  1.5020 0.0220 0.0170             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Rise  1.5020 0.0000 0.0170                      0.946814                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Rise  1.5410 0.0390 0.0190             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Rise  1.5420 0.0010 0.0190    0.0010            0.946814                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Rise  1.5730 0.0310 0.0120             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Rise  1.5730 0.0000 0.0120                      0.941939                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Rise  1.6050 0.0320 0.0130             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2175/A1    OAI222_X1     Rise  1.6050 0.0000 0.0130                      1.57659                                                   | 
|    multiplier/i_0/i_2175/ZN    OAI222_X1     Fall  1.6460 0.0410 0.0410             2.58653  3.43046  6.01698           1       100                    | 
|    multiplier/i_0/i_2174/A2    NOR3_X2       Fall  1.6460 0.0000 0.0410                      3.04029                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Rise  1.7690 0.1230 0.0910             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2140/A3    NOR3_X1       Rise  1.7850 0.0160 0.0910    0.0110            1.6163                                                    | 
|    multiplier/i_0/i_2140/ZN    NOR3_X1       Fall  1.8170 0.0320 0.0270             2.79974  3.44279  6.24253           1       100                    | 
|    multiplier/i_0/i_2114/A3    NOR3_X2       Fall  1.8180 0.0010 0.0270                      3.31987                                                   | 
|    multiplier/i_0/i_2114/ZN    NOR3_X2       Rise  1.9240 0.1060 0.0750             10.8817  5.49545  16.3772           3       100                    | 
|    multiplier/i_0/i_2108/A3    NOR3_X1       Rise  1.9440 0.0200 0.0750    0.0160            1.6163                                                    | 
|    multiplier/i_0/i_2108/ZN    NOR3_X1       Fall  1.9630 0.0190 0.0190             0.486059 1.60595  2.09201           1       100                    | 
|    multiplier/i_0/i_2101/A4    NOR4_X1       Fall  1.9630 0.0000 0.0190                      1.55423                                                   | 
|    multiplier/i_0/i_2101/ZN    NOR4_X1       Rise  2.1090 0.1460 0.0990             2.10795  5.49545  7.60339           3       100                    | 
|    multiplier/i_0/i_2095/A3    NOR3_X1       Rise  2.1200 0.0110 0.0990    0.0110            1.6163                                                    | 
|    multiplier/i_0/i_2095/ZN    NOR3_X1       Fall  2.1460 0.0260 0.0260             0.765835 3.61496  4.38079           1       100                    | 
|    multiplier/i_0/i_2088/A4    NOR4_X2       Fall  2.1460 0.0000 0.0260                      3.49679                                                   | 
|    multiplier/i_0/i_2088/ZN    NOR4_X2       Rise  2.2640 0.1180 0.0720             4.12359  5.49545  9.61903           3       100                    | 
|    multiplier/i_0/i_2063/B1    AOI21_X1      Rise  2.2830 0.0190 0.0720    0.0180            1.647                                                     | 
|    multiplier/i_0/i_2063/ZN    AOI21_X1      Fall  2.3250 0.0420 0.0290             1.44767  5.5098   6.95748           3       100                    | 
|    multiplier/i_0/i_2351/B2    OAI22_X1      Fall  2.3250 0.0000 0.0290                      1.55047                                                   | 
|    multiplier/i_0/i_2351/ZN    OAI22_X1      Rise  2.3840 0.0590 0.0380             0.842043 2.57361  3.41565           1       100                    | 
|    multiplier/i_0/i_2350/B     XNOR2_X1      Rise  2.3840 0.0000 0.0380                      2.57361                                                   | 
|    multiplier/i_0/i_2350/ZN    XNOR2_X1      Rise  2.4280 0.0440 0.0170             0.271187 0.97463  1.24582           1       100                    | 
|    multiplier/i_0/result[59]                 Rise  2.4280 0.0000                                                                                       | 
|    multiplier/result[59]                     Rise  2.4280 0.0000                                                                                       | 
|    outB/inp[27]                              Rise  2.4280 0.0000                                                                                       | 
|    outB/i_0_29/A2              AND2_X1       Rise  2.4280 0.0000 0.0170                      0.97463                                                   | 
|    outB/i_0_29/ZN              AND2_X1       Rise  2.4610 0.0330 0.0100             0.34831  1.14029  1.4886            1       100                    | 
|    outB/out_reg[27]/D          DFF_X1        Rise  2.4610 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[27]/CK         DFF_X1        Rise  0.1470 0.0090 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1470 3.1470 | 
| library setup check                       | -0.0290 3.1180 | 
| data required time                        |  3.1180        | 
|                                           |                | 
| data required time                        |  3.1180        | 
| data arrival time                         | -2.4610        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.6590        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[28]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Rise  1.0900 0.1200 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Rise  1.0900 0.0000 0.0180                      3.74571                                                   | 
|    multiplier/i_0/i_452/S      FA_X1         Fall  1.1840 0.0940 0.0180             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Fall  1.1840 0.0000 0.0180                      3.39955                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Rise  1.3120 0.1280 0.0160             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Rise  1.3120 0.0000 0.0160                      3.47199                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Fall  1.4160 0.1040 0.0210             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Fall  1.4210 0.0050 0.0210    0.0050            1.56385                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Rise  1.4650 0.0440 0.0260             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Rise  1.4650 0.0000 0.0260                      1.70023                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Fall  1.4800 0.0150 0.0100             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Fall  1.4800 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Rise  1.5020 0.0220 0.0170             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Rise  1.5020 0.0000 0.0170                      0.946814                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Rise  1.5410 0.0390 0.0190             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Rise  1.5420 0.0010 0.0190    0.0010            0.946814                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Rise  1.5730 0.0310 0.0120             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Rise  1.5730 0.0000 0.0120                      0.941939                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Rise  1.6050 0.0320 0.0130             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2175/A1    OAI222_X1     Rise  1.6050 0.0000 0.0130                      1.57659                                                   | 
|    multiplier/i_0/i_2175/ZN    OAI222_X1     Fall  1.6460 0.0410 0.0410             2.58653  3.43046  6.01698           1       100                    | 
|    multiplier/i_0/i_2174/A2    NOR3_X2       Fall  1.6460 0.0000 0.0410                      3.04029                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Rise  1.7690 0.1230 0.0910             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2140/A3    NOR3_X1       Rise  1.7850 0.0160 0.0910    0.0110            1.6163                                                    | 
|    multiplier/i_0/i_2140/ZN    NOR3_X1       Fall  1.8170 0.0320 0.0270             2.79974  3.44279  6.24253           1       100                    | 
|    multiplier/i_0/i_2114/A3    NOR3_X2       Fall  1.8180 0.0010 0.0270                      3.31987                                                   | 
|    multiplier/i_0/i_2114/ZN    NOR3_X2       Rise  1.9240 0.1060 0.0750             10.8817  5.49545  16.3772           3       100                    | 
|    multiplier/i_0/i_2108/A3    NOR3_X1       Rise  1.9440 0.0200 0.0750    0.0160            1.6163                                                    | 
|    multiplier/i_0/i_2108/ZN    NOR3_X1       Fall  1.9630 0.0190 0.0190             0.486059 1.60595  2.09201           1       100                    | 
|    multiplier/i_0/i_2101/A4    NOR4_X1       Fall  1.9630 0.0000 0.0190                      1.55423                                                   | 
|    multiplier/i_0/i_2101/ZN    NOR4_X1       Rise  2.1090 0.1460 0.0990             2.10795  5.49545  7.60339           3       100                    | 
|    multiplier/i_0/i_2095/A3    NOR3_X1       Rise  2.1200 0.0110 0.0990    0.0110            1.6163                                                    | 
|    multiplier/i_0/i_2095/ZN    NOR3_X1       Fall  2.1460 0.0260 0.0260             0.765835 3.61496  4.38079           1       100                    | 
|    multiplier/i_0/i_2088/A4    NOR4_X2       Fall  2.1460 0.0000 0.0260                      3.49679                                                   | 
|    multiplier/i_0/i_2088/ZN    NOR4_X2       Rise  2.2640 0.1180 0.0720             4.12359  5.49545  9.61903           3       100                    | 
|    multiplier/i_0/i_2063/B1    AOI21_X1      Rise  2.2830 0.0190 0.0720    0.0180            1.647                                                     | 
|    multiplier/i_0/i_2063/ZN    AOI21_X1      Fall  2.3250 0.0420 0.0290             1.44767  5.5098   6.95748           3       100                    | 
|    multiplier/i_0/i_2354/B1    OAI21_X1      Fall  2.3250 0.0000 0.0290                      1.45983                                                   | 
|    multiplier/i_0/i_2354/ZN    OAI21_X1      Rise  2.3670 0.0420 0.0260             0.348207 2.57361  2.92181           1       100                    | 
|    multiplier/i_0/i_2353/B     XNOR2_X1      Rise  2.3670 0.0000 0.0260                      2.57361                                                   | 
|    multiplier/i_0/i_2353/ZN    XNOR2_X1      Rise  2.4090 0.0420 0.0170             0.36756  0.97463  1.34219           1       100                    | 
|    multiplier/i_0/result[60]                 Rise  2.4090 0.0000                                                                                       | 
|    multiplier/result[60]                     Rise  2.4090 0.0000                                                                                       | 
|    outB/inp[28]                              Rise  2.4090 0.0000                                                                                       | 
|    outB/i_0_30/A2              AND2_X1       Rise  2.4090 0.0000 0.0170                      0.97463                                                   | 
|    outB/i_0_30/ZN              AND2_X1       Rise  2.4420 0.0330 0.0100             0.414065 1.14029  1.55436           1       100                    | 
|    outB/out_reg[28]/D          DFF_X1        Rise  2.4420 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[28]/CK         DFF_X1        Rise  0.1470 0.0090 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1470 3.1470 | 
| library setup check                       | -0.0290 3.1180 | 
| data required time                        |  3.1180        | 
|                                           |                | 
| data required time                        |  3.1180        | 
| data arrival time                         | -2.4420        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.6780        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[26]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Rise  1.0900 0.1200 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Rise  1.0900 0.0000 0.0180                      3.74571                                                   | 
|    multiplier/i_0/i_452/S      FA_X1         Fall  1.1840 0.0940 0.0180             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Fall  1.1840 0.0000 0.0180                      3.39955                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Rise  1.3120 0.1280 0.0160             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Rise  1.3120 0.0000 0.0160                      3.47199                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Fall  1.4160 0.1040 0.0210             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Fall  1.4210 0.0050 0.0210    0.0050            1.56385                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Rise  1.4650 0.0440 0.0260             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Rise  1.4650 0.0000 0.0260                      1.70023                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Fall  1.4800 0.0150 0.0100             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Fall  1.4800 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Rise  1.5020 0.0220 0.0170             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Rise  1.5020 0.0000 0.0170                      0.946814                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Rise  1.5410 0.0390 0.0190             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Rise  1.5420 0.0010 0.0190    0.0010            0.946814                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Rise  1.5730 0.0310 0.0120             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Rise  1.5730 0.0000 0.0120                      0.941939                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Rise  1.6050 0.0320 0.0130             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2175/A1    OAI222_X1     Rise  1.6050 0.0000 0.0130                      1.57659                                                   | 
|    multiplier/i_0/i_2175/ZN    OAI222_X1     Fall  1.6460 0.0410 0.0410             2.58653  3.43046  6.01698           1       100                    | 
|    multiplier/i_0/i_2174/A2    NOR3_X2       Fall  1.6460 0.0000 0.0410                      3.04029                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Rise  1.7690 0.1230 0.0910             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2140/A3    NOR3_X1       Rise  1.7850 0.0160 0.0910    0.0110            1.6163                                                    | 
|    multiplier/i_0/i_2140/ZN    NOR3_X1       Fall  1.8170 0.0320 0.0270             2.79974  3.44279  6.24253           1       100                    | 
|    multiplier/i_0/i_2114/A3    NOR3_X2       Fall  1.8180 0.0010 0.0270                      3.31987                                                   | 
|    multiplier/i_0/i_2114/ZN    NOR3_X2       Rise  1.9240 0.1060 0.0750             10.8817  5.49545  16.3772           3       100                    | 
|    multiplier/i_0/i_2108/A3    NOR3_X1       Rise  1.9440 0.0200 0.0750    0.0160            1.6163                                                    | 
|    multiplier/i_0/i_2108/ZN    NOR3_X1       Fall  1.9630 0.0190 0.0190             0.486059 1.60595  2.09201           1       100                    | 
|    multiplier/i_0/i_2101/A4    NOR4_X1       Fall  1.9630 0.0000 0.0190                      1.55423                                                   | 
|    multiplier/i_0/i_2101/ZN    NOR4_X1       Rise  2.1090 0.1460 0.0990             2.10795  5.49545  7.60339           3       100                    | 
|    multiplier/i_0/i_2095/A3    NOR3_X1       Rise  2.1200 0.0110 0.0990    0.0110            1.6163                                                    | 
|    multiplier/i_0/i_2095/ZN    NOR3_X1       Fall  2.1460 0.0260 0.0260             0.765835 3.61496  4.38079           1       100                    | 
|    multiplier/i_0/i_2088/A4    NOR4_X2       Fall  2.1460 0.0000 0.0260                      3.49679                                                   | 
|    multiplier/i_0/i_2088/ZN    NOR4_X2       Rise  2.2640 0.1180 0.0720             4.12359  5.49545  9.61903           3       100                    | 
|    multiplier/i_0/i_2063/B1    AOI21_X1      Rise  2.2830 0.0190 0.0720    0.0180            1.647                                                     | 
|    multiplier/i_0/i_2063/ZN    AOI21_X1      Fall  2.3250 0.0420 0.0290             1.44767  5.5098   6.95748           3       100                    | 
|    multiplier/i_0/i_2349/A     XOR2_X1       Fall  2.3250 0.0000 0.0290                      2.18123                                                   | 
|    multiplier/i_0/i_2349/Z     XOR2_X1       Fall  2.3840 0.0590 0.0150             0.742255 0.97463  1.71688           1       100                    | 
|    multiplier/i_0/result[58]                 Fall  2.3840 0.0000                                                                                       | 
|    multiplier/result[58]                     Fall  2.3840 0.0000                                                                                       | 
|    outB/inp[26]                              Fall  2.3840 0.0000                                                                                       | 
|    outB/i_0_28/A2              AND2_X1       Fall  2.3840 0.0000 0.0150                      0.894119                                                  | 
|    outB/i_0_28/ZN              AND2_X1       Fall  2.4180 0.0340 0.0070             0.687336 1.14029  1.82763           1       100                    | 
|    outB/out_reg[26]/D          DFF_X1        Fall  2.4190 0.0010 0.0070    0.0010            1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[26]/CK         DFF_X1        Rise  0.1470 0.0090 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1470 3.1470 | 
| library setup check                       | -0.0320 3.1150 | 
| data required time                        |  3.1150        | 
|                                           |                | 
| data required time                        |  3.1150        | 
| data arrival time                         | -2.4190        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.6980        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[25]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Rise  1.0900 0.1200 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Rise  1.0900 0.0000 0.0180                      3.74571                                                   | 
|    multiplier/i_0/i_452/S      FA_X1         Fall  1.1840 0.0940 0.0180             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Fall  1.1840 0.0000 0.0180                      3.39955                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Rise  1.3120 0.1280 0.0160             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Rise  1.3120 0.0000 0.0160                      3.47199                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Fall  1.4160 0.1040 0.0210             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Fall  1.4210 0.0050 0.0210    0.0050            1.56385                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Rise  1.4650 0.0440 0.0260             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Rise  1.4650 0.0000 0.0260                      1.70023                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Fall  1.4800 0.0150 0.0100             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Fall  1.4800 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Rise  1.5020 0.0220 0.0170             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Rise  1.5020 0.0000 0.0170                      0.946814                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Rise  1.5410 0.0390 0.0190             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Rise  1.5420 0.0010 0.0190    0.0010            0.946814                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Rise  1.5730 0.0310 0.0120             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Rise  1.5730 0.0000 0.0120                      0.941939                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Rise  1.6050 0.0320 0.0130             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2175/A1    OAI222_X1     Rise  1.6050 0.0000 0.0130                      1.57659                                                   | 
|    multiplier/i_0/i_2175/ZN    OAI222_X1     Fall  1.6460 0.0410 0.0410             2.58653  3.43046  6.01698           1       100                    | 
|    multiplier/i_0/i_2174/A2    NOR3_X2       Fall  1.6460 0.0000 0.0410                      3.04029                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Rise  1.7690 0.1230 0.0910             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2140/A3    NOR3_X1       Rise  1.7850 0.0160 0.0910    0.0110            1.6163                                                    | 
|    multiplier/i_0/i_2140/ZN    NOR3_X1       Fall  1.8170 0.0320 0.0270             2.79974  3.44279  6.24253           1       100                    | 
|    multiplier/i_0/i_2114/A3    NOR3_X2       Fall  1.8180 0.0010 0.0270                      3.31987                                                   | 
|    multiplier/i_0/i_2114/ZN    NOR3_X2       Rise  1.9240 0.1060 0.0750             10.8817  5.49545  16.3772           3       100                    | 
|    multiplier/i_0/i_2108/A3    NOR3_X1       Rise  1.9440 0.0200 0.0750    0.0160            1.6163                                                    | 
|    multiplier/i_0/i_2108/ZN    NOR3_X1       Fall  1.9630 0.0190 0.0190             0.486059 1.60595  2.09201           1       100                    | 
|    multiplier/i_0/i_2101/A4    NOR4_X1       Fall  1.9630 0.0000 0.0190                      1.55423                                                   | 
|    multiplier/i_0/i_2101/ZN    NOR4_X1       Rise  2.1090 0.1460 0.0990             2.10795  5.49545  7.60339           3       100                    | 
|    multiplier/i_0/i_2095/A3    NOR3_X1       Rise  2.1200 0.0110 0.0990    0.0110            1.6163                                                    | 
|    multiplier/i_0/i_2095/ZN    NOR3_X1       Fall  2.1460 0.0260 0.0260             0.765835 3.61496  4.38079           1       100                    | 
|    multiplier/i_0/i_2088/A4    NOR4_X2       Fall  2.1460 0.0000 0.0260                      3.49679                                                   | 
|    multiplier/i_0/i_2088/ZN    NOR4_X2       Rise  2.2640 0.1180 0.0720             4.12359  5.49545  9.61903           3       100                    | 
|    multiplier/i_0/i_2348/A     XOR2_X1       Rise  2.2830 0.0190 0.0720    0.0180            2.23214                                                   | 
|    multiplier/i_0/i_2348/Z     XOR2_X1       Rise  2.3370 0.0540 0.0210             0.610655 0.97463  1.58529           1       100                    | 
|    multiplier/i_0/result[57]                 Rise  2.3370 0.0000                                                                                       | 
|    multiplier/result[57]                     Rise  2.3370 0.0000                                                                                       | 
|    outB/inp[25]                              Rise  2.3370 0.0000                                                                                       | 
|    outB/i_0_27/A2              AND2_X1       Rise  2.3370 0.0000 0.0210                      0.97463                                                   | 
|    outB/i_0_27/ZN              AND2_X1       Rise  2.3710 0.0340 0.0100             0.327497 1.14029  1.46779           1       100                    | 
|    outB/out_reg[25]/D          DFF_X1        Rise  2.3710 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[25]/CK         DFF_X1        Rise  0.1460 0.0080 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1460 3.1460 | 
| library setup check                       | -0.0290 3.1170 | 
| data required time                        |  3.1170        | 
|                                           |                | 
| data required time                        |  3.1170        | 
| data arrival time                         | -2.3710        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.7480        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[24]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Rise  1.0900 0.1200 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Rise  1.0900 0.0000 0.0180                      3.74571                                                   | 
|    multiplier/i_0/i_452/S      FA_X1         Fall  1.1840 0.0940 0.0180             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Fall  1.1840 0.0000 0.0180                      3.39955                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Rise  1.3120 0.1280 0.0160             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Rise  1.3120 0.0000 0.0160                      3.47199                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Fall  1.4160 0.1040 0.0210             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Fall  1.4210 0.0050 0.0210    0.0050            1.56385                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Rise  1.4650 0.0440 0.0260             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Rise  1.4650 0.0000 0.0260                      1.70023                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Fall  1.4800 0.0150 0.0100             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Fall  1.4800 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Rise  1.5020 0.0220 0.0170             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Rise  1.5020 0.0000 0.0170                      0.946814                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Rise  1.5410 0.0390 0.0190             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Rise  1.5420 0.0010 0.0190    0.0010            0.946814                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Rise  1.5730 0.0310 0.0120             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Rise  1.5730 0.0000 0.0120                      0.941939                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Rise  1.6050 0.0320 0.0130             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2175/A1    OAI222_X1     Rise  1.6050 0.0000 0.0130                      1.57659                                                   | 
|    multiplier/i_0/i_2175/ZN    OAI222_X1     Fall  1.6460 0.0410 0.0410             2.58653  3.43046  6.01698           1       100                    | 
|    multiplier/i_0/i_2174/A2    NOR3_X2       Fall  1.6460 0.0000 0.0410                      3.04029                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Rise  1.7690 0.1230 0.0910             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2140/A3    NOR3_X1       Rise  1.7850 0.0160 0.0910    0.0110            1.6163                                                    | 
|    multiplier/i_0/i_2140/ZN    NOR3_X1       Fall  1.8170 0.0320 0.0270             2.79974  3.44279  6.24253           1       100                    | 
|    multiplier/i_0/i_2114/A3    NOR3_X2       Fall  1.8180 0.0010 0.0270                      3.31987                                                   | 
|    multiplier/i_0/i_2114/ZN    NOR3_X2       Rise  1.9240 0.1060 0.0750             10.8817  5.49545  16.3772           3       100                    | 
|    multiplier/i_0/i_2108/A3    NOR3_X1       Rise  1.9440 0.0200 0.0750    0.0160            1.6163                                                    | 
|    multiplier/i_0/i_2108/ZN    NOR3_X1       Fall  1.9630 0.0190 0.0190             0.486059 1.60595  2.09201           1       100                    | 
|    multiplier/i_0/i_2101/A4    NOR4_X1       Fall  1.9630 0.0000 0.0190                      1.55423                                                   | 
|    multiplier/i_0/i_2101/ZN    NOR4_X1       Rise  2.1090 0.1460 0.0990             2.10795  5.49545  7.60339           3       100                    | 
|    multiplier/i_0/i_2345/B1    AOI21_X1      Rise  2.1200 0.0110 0.0990    0.0110            1.647                                                     | 
|    multiplier/i_0/i_2345/ZN    AOI21_X1      Fall  2.1540 0.0340 0.0300             0.455988 3.93237  4.38836           2       100                    | 
|    multiplier/i_0/i_2344/A     INV_X1        Fall  2.1540 0.0000 0.0300                      1.54936                                                   | 
|    multiplier/i_0/i_2344/ZN    INV_X1        Rise  2.1760 0.0220 0.0120             0.353831 1.67685  2.03068           1       100                    | 
|    multiplier/i_0/i_2343/B2    AOI21_X1      Rise  2.1760 0.0000 0.0120                      1.67685                                                   | 
|    multiplier/i_0/i_2343/ZN    AOI21_X1      Fall  2.1970 0.0210 0.0140             0.622766 3.84775  4.47052           2       100                    | 
|    multiplier/i_0/i_2341/B2    OAI22_X1      Fall  2.1970 0.0000 0.0140                      1.55047                                                   | 
|    multiplier/i_0/i_2341/ZN    OAI22_X1      Rise  2.2480 0.0510 0.0360             0.440254 2.57361  3.01386           1       100                    | 
|    multiplier/i_0/i_2340/B     XNOR2_X1      Rise  2.2480 0.0000 0.0360                      2.57361                                                   | 
|    multiplier/i_0/i_2340/ZN    XNOR2_X1      Rise  2.2920 0.0440 0.0170             0.416697 0.97463  1.39133           1       100                    | 
|    multiplier/i_0/result[56]                 Rise  2.2920 0.0000                                                                                       | 
|    multiplier/result[56]                     Rise  2.2920 0.0000                                                                                       | 
|    outB/inp[24]                              Rise  2.2920 0.0000                                                                                       | 
|    outB/i_0_26/A2              AND2_X1       Rise  2.2940 0.0020 0.0170    0.0020            0.97463                                                   | 
|    outB/i_0_26/ZN              AND2_X1       Rise  2.3270 0.0330 0.0100             0.286235 1.14029  1.42653           1       100                    | 
|    outB/out_reg[24]/D          DFF_X1        Rise  2.3270 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[24]/CK         DFF_X1        Rise  0.1450 0.0070 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1450 3.1450 | 
| library setup check                       | -0.0290 3.1160 | 
| data required time                        |  3.1160        | 
|                                           |                | 
| data required time                        |  3.1160        | 
| data arrival time                         | -2.3270        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.7910        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[23]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Rise  1.0900 0.1200 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Rise  1.0900 0.0000 0.0180                      3.74571                                                   | 
|    multiplier/i_0/i_452/S      FA_X1         Fall  1.1840 0.0940 0.0180             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Fall  1.1840 0.0000 0.0180                      3.39955                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Rise  1.3120 0.1280 0.0160             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Rise  1.3120 0.0000 0.0160                      3.47199                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Fall  1.4160 0.1040 0.0210             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Fall  1.4210 0.0050 0.0210    0.0050            1.56385                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Rise  1.4650 0.0440 0.0260             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Rise  1.4650 0.0000 0.0260                      1.70023                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Fall  1.4800 0.0150 0.0100             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Fall  1.4800 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Rise  1.5020 0.0220 0.0170             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Rise  1.5020 0.0000 0.0170                      0.946814                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Rise  1.5410 0.0390 0.0190             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Rise  1.5420 0.0010 0.0190    0.0010            0.946814                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Rise  1.5730 0.0310 0.0120             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Rise  1.5730 0.0000 0.0120                      0.941939                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Rise  1.6050 0.0320 0.0130             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2175/A1    OAI222_X1     Rise  1.6050 0.0000 0.0130                      1.57659                                                   | 
|    multiplier/i_0/i_2175/ZN    OAI222_X1     Fall  1.6460 0.0410 0.0410             2.58653  3.43046  6.01698           1       100                    | 
|    multiplier/i_0/i_2174/A2    NOR3_X2       Fall  1.6460 0.0000 0.0410                      3.04029                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Rise  1.7690 0.1230 0.0910             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2140/A3    NOR3_X1       Rise  1.7850 0.0160 0.0910    0.0110            1.6163                                                    | 
|    multiplier/i_0/i_2140/ZN    NOR3_X1       Fall  1.8170 0.0320 0.0270             2.79974  3.44279  6.24253           1       100                    | 
|    multiplier/i_0/i_2114/A3    NOR3_X2       Fall  1.8180 0.0010 0.0270                      3.31987                                                   | 
|    multiplier/i_0/i_2114/ZN    NOR3_X2       Rise  1.9240 0.1060 0.0750             10.8817  5.49545  16.3772           3       100                    | 
|    multiplier/i_0/i_2108/A3    NOR3_X1       Rise  1.9440 0.0200 0.0750    0.0160            1.6163                                                    | 
|    multiplier/i_0/i_2108/ZN    NOR3_X1       Fall  1.9630 0.0190 0.0190             0.486059 1.60595  2.09201           1       100                    | 
|    multiplier/i_0/i_2101/A4    NOR4_X1       Fall  1.9630 0.0000 0.0190                      1.55423                                                   | 
|    multiplier/i_0/i_2101/ZN    NOR4_X1       Rise  2.1090 0.1460 0.0990             2.10795  5.49545  7.60339           3       100                    | 
|    multiplier/i_0/i_2345/B1    AOI21_X1      Rise  2.1200 0.0110 0.0990    0.0110            1.647                                                     | 
|    multiplier/i_0/i_2345/ZN    AOI21_X1      Fall  2.1540 0.0340 0.0300             0.455988 3.93237  4.38836           2       100                    | 
|    multiplier/i_0/i_2344/A     INV_X1        Fall  2.1540 0.0000 0.0300                      1.54936                                                   | 
|    multiplier/i_0/i_2344/ZN    INV_X1        Rise  2.1760 0.0220 0.0120             0.353831 1.67685  2.03068           1       100                    | 
|    multiplier/i_0/i_2343/B2    AOI21_X1      Rise  2.1760 0.0000 0.0120                      1.67685                                                   | 
|    multiplier/i_0/i_2343/ZN    AOI21_X1      Fall  2.1970 0.0210 0.0140             0.622766 3.84775  4.47052           2       100                    | 
|    multiplier/i_0/i_2338/A     XOR2_X1       Fall  2.1970 0.0000 0.0140                      2.18123                                                   | 
|    multiplier/i_0/i_2338/Z     XOR2_X1       Fall  2.2480 0.0510 0.0120             0.185933 0.97463  1.16056           1       100                    | 
|    multiplier/i_0/result[55]                 Fall  2.2480 0.0000                                                                                       | 
|    multiplier/result[55]                     Fall  2.2480 0.0000                                                                                       | 
|    outB/inp[23]                              Fall  2.2480 0.0000                                                                                       | 
|    outB/i_0_25/A2              AND2_X1       Fall  2.2480 0.0000 0.0120                      0.894119                                                  | 
|    outB/i_0_25/ZN              AND2_X1       Fall  2.2810 0.0330 0.0070             0.668678 1.14029  1.80897           1       100                    | 
|    outB/out_reg[23]/D          DFF_X1        Fall  2.2810 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[23]/CK         DFF_X1        Rise  0.1450 0.0070 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1450 3.1450 | 
| library setup check                       | -0.0320 3.1130 | 
| data required time                        |  3.1130        | 
|                                           |                | 
| data required time                        |  3.1130        | 
| data arrival time                         | -2.2810        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.8340        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[22]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Rise  1.0900 0.1200 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Rise  1.0900 0.0000 0.0180                      3.74571                                                   | 
|    multiplier/i_0/i_452/S      FA_X1         Fall  1.1840 0.0940 0.0180             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Fall  1.1840 0.0000 0.0180                      3.39955                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Rise  1.3120 0.1280 0.0160             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Rise  1.3120 0.0000 0.0160                      3.47199                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Fall  1.4160 0.1040 0.0210             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Fall  1.4210 0.0050 0.0210    0.0050            1.56385                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Rise  1.4650 0.0440 0.0260             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Rise  1.4650 0.0000 0.0260                      1.70023                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Fall  1.4800 0.0150 0.0100             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Fall  1.4800 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Rise  1.5020 0.0220 0.0170             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Rise  1.5020 0.0000 0.0170                      0.946814                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Rise  1.5410 0.0390 0.0190             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Rise  1.5420 0.0010 0.0190    0.0010            0.946814                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Rise  1.5730 0.0310 0.0120             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Rise  1.5730 0.0000 0.0120                      0.941939                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Rise  1.6050 0.0320 0.0130             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2175/A1    OAI222_X1     Rise  1.6050 0.0000 0.0130                      1.57659                                                   | 
|    multiplier/i_0/i_2175/ZN    OAI222_X1     Fall  1.6460 0.0410 0.0410             2.58653  3.43046  6.01698           1       100                    | 
|    multiplier/i_0/i_2174/A2    NOR3_X2       Fall  1.6460 0.0000 0.0410                      3.04029                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Rise  1.7690 0.1230 0.0910             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2140/A3    NOR3_X1       Rise  1.7850 0.0160 0.0910    0.0110            1.6163                                                    | 
|    multiplier/i_0/i_2140/ZN    NOR3_X1       Fall  1.8170 0.0320 0.0270             2.79974  3.44279  6.24253           1       100                    | 
|    multiplier/i_0/i_2114/A3    NOR3_X2       Fall  1.8180 0.0010 0.0270                      3.31987                                                   | 
|    multiplier/i_0/i_2114/ZN    NOR3_X2       Rise  1.9240 0.1060 0.0750             10.8817  5.49545  16.3772           3       100                    | 
|    multiplier/i_0/i_2108/A3    NOR3_X1       Rise  1.9440 0.0200 0.0750    0.0160            1.6163                                                    | 
|    multiplier/i_0/i_2108/ZN    NOR3_X1       Fall  1.9630 0.0190 0.0190             0.486059 1.60595  2.09201           1       100                    | 
|    multiplier/i_0/i_2101/A4    NOR4_X1       Fall  1.9630 0.0000 0.0190                      1.55423                                                   | 
|    multiplier/i_0/i_2101/ZN    NOR4_X1       Rise  2.1090 0.1460 0.0990             2.10795  5.49545  7.60339           3       100                    | 
|    multiplier/i_0/i_2345/B1    AOI21_X1      Rise  2.1200 0.0110 0.0990    0.0110            1.647                                                     | 
|    multiplier/i_0/i_2345/ZN    AOI21_X1      Fall  2.1540 0.0340 0.0300             0.455988 3.93237  4.38836           2       100                    | 
|    multiplier/i_0/i_2337/A     XOR2_X1       Fall  2.1540 0.0000 0.0300                      2.18123                                                   | 
|    multiplier/i_0/i_2337/Z     XOR2_X1       Fall  2.2130 0.0590 0.0120             0.513973 0.97463  1.4886            1       100                    | 
|    multiplier/i_0/result[54]                 Fall  2.2130 0.0000                                                                                       | 
|    multiplier/result[54]                     Fall  2.2130 0.0000                                                                                       | 
|    outB/inp[22]                              Fall  2.2130 0.0000                                                                                       | 
|    outB/i_0_24/A2              AND2_X1       Fall  2.2130 0.0000 0.0120                      0.894119                                                  | 
|    outB/i_0_24/ZN              AND2_X1       Fall  2.2460 0.0330 0.0070             1.02859  1.14029  2.16888           1       100                    | 
|    outB/out_reg[22]/D          DFF_X1        Fall  2.2460 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[22]/CK         DFF_X1        Rise  0.1450 0.0070 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1450 3.1450 | 
| library setup check                       | -0.0320 3.1130 | 
| data required time                        |  3.1130        | 
|                                           |                | 
| data required time                        |  3.1130        | 
| data arrival time                         | -2.2460        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.8690        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[21]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Rise  1.0900 0.1200 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Rise  1.0900 0.0000 0.0180                      3.74571                                                   | 
|    multiplier/i_0/i_452/S      FA_X1         Fall  1.1840 0.0940 0.0180             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Fall  1.1840 0.0000 0.0180                      3.39955                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Rise  1.3120 0.1280 0.0160             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Rise  1.3120 0.0000 0.0160                      3.47199                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Fall  1.4160 0.1040 0.0210             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Fall  1.4210 0.0050 0.0210    0.0050            1.56385                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Rise  1.4650 0.0440 0.0260             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Rise  1.4650 0.0000 0.0260                      1.70023                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Fall  1.4800 0.0150 0.0100             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Fall  1.4800 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Rise  1.5020 0.0220 0.0170             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Rise  1.5020 0.0000 0.0170                      0.946814                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Rise  1.5410 0.0390 0.0190             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Rise  1.5420 0.0010 0.0190    0.0010            0.946814                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Rise  1.5730 0.0310 0.0120             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Rise  1.5730 0.0000 0.0120                      0.941939                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Rise  1.6050 0.0320 0.0130             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2175/A1    OAI222_X1     Rise  1.6050 0.0000 0.0130                      1.57659                                                   | 
|    multiplier/i_0/i_2175/ZN    OAI222_X1     Fall  1.6460 0.0410 0.0410             2.58653  3.43046  6.01698           1       100                    | 
|    multiplier/i_0/i_2174/A2    NOR3_X2       Fall  1.6460 0.0000 0.0410                      3.04029                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Rise  1.7690 0.1230 0.0910             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2140/A3    NOR3_X1       Rise  1.7850 0.0160 0.0910    0.0110            1.6163                                                    | 
|    multiplier/i_0/i_2140/ZN    NOR3_X1       Fall  1.8170 0.0320 0.0270             2.79974  3.44279  6.24253           1       100                    | 
|    multiplier/i_0/i_2114/A3    NOR3_X2       Fall  1.8180 0.0010 0.0270                      3.31987                                                   | 
|    multiplier/i_0/i_2114/ZN    NOR3_X2       Rise  1.9240 0.1060 0.0750             10.8817  5.49545  16.3772           3       100                    | 
|    multiplier/i_0/i_2108/A3    NOR3_X1       Rise  1.9440 0.0200 0.0750    0.0160            1.6163                                                    | 
|    multiplier/i_0/i_2108/ZN    NOR3_X1       Fall  1.9630 0.0190 0.0190             0.486059 1.60595  2.09201           1       100                    | 
|    multiplier/i_0/i_2101/A4    NOR4_X1       Fall  1.9630 0.0000 0.0190                      1.55423                                                   | 
|    multiplier/i_0/i_2101/ZN    NOR4_X1       Rise  2.1090 0.1460 0.0990             2.10795  5.49545  7.60339           3       100                    | 
|    multiplier/i_0/i_2336/A     XOR2_X1       Rise  2.1200 0.0110 0.0990    0.0110            2.23214                                                   | 
|    multiplier/i_0/i_2336/Z     XOR2_X1       Rise  2.1740 0.0540 0.0200             0.386435 0.97463  1.36107           1       100                    | 
|    multiplier/i_0/result[53]                 Rise  2.1740 0.0000                                                                                       | 
|    multiplier/result[53]                     Rise  2.1740 0.0000                                                                                       | 
|    outB/inp[21]                              Rise  2.1740 0.0000                                                                                       | 
|    outB/i_0_23/A2              AND2_X1       Rise  2.1740 0.0000 0.0200                      0.97463                                                   | 
|    outB/i_0_23/ZN              AND2_X1       Rise  2.2080 0.0340 0.0100             0.513625 1.14029  1.65392           1       100                    | 
|    outB/out_reg[21]/D          DFF_X1        Rise  2.2080 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[21]/CK         DFF_X1        Rise  0.1450 0.0070 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1450 3.1450 | 
| library setup check                       | -0.0290 3.1160 | 
| data required time                        |  3.1160        | 
|                                           |                | 
| data required time                        |  3.1160        | 
| data arrival time                         | -2.2080        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.9100        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[15]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Fall  1.0660 0.0960 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Fall  1.0660 0.0000 0.0180                      3.6056                                                    | 
|    multiplier/i_0/i_452/S      FA_X1         Rise  1.1880 0.1220 0.0170             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Rise  1.1890 0.0010 0.0170    0.0010            3.47199                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Fall  1.2880 0.0990 0.0170             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Fall  1.2880 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Rise  1.4220 0.1340 0.0220             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Rise  1.4310 0.0090 0.0220    0.0090            1.65135                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Fall  1.4480 0.0170 0.0100             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Fall  1.4480 0.0000 0.0100                      1.54936                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Rise  1.4670 0.0190 0.0120             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Rise  1.4670 0.0000 0.0120                      1.59029                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Fall  1.4920 0.0250 0.0160             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Fall  1.4920 0.0000 0.0160                      0.792385                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Fall  1.5500 0.0580 0.0140             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Fall  1.5500 0.0000 0.0140                      0.792385                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Fall  1.6010 0.0510 0.0110             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Fall  1.6010 0.0000 0.0110                      0.895446                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Fall  1.6570 0.0560 0.0120             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2197/A1    NOR3_X1       Fall  1.6570 0.0000 0.0120                      1.4005                                                    | 
|    multiplier/i_0/i_2197/ZN    NOR3_X1       Rise  1.7420 0.0850 0.0710             4.56926  3.44279  8.01205           1       100                    | 
|    multiplier/i_0/i_2174/A3    NOR3_X2       Rise  1.7560 0.0140 0.0710    0.0130            3.44279                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Fall  1.7940 0.0380 0.0280             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2059/B1    OAI21_X1      Fall  1.8000 0.0060 0.0280    0.0010            1.45983                                                   | 
|    multiplier/i_0/i_2059/ZN    OAI21_X1      Rise  1.8370 0.0370 0.0220             0.363286 1.70023  2.06352           1       100                    | 
|    multiplier/i_0/i_2058/A     INV_X1        Rise  1.8370 0.0000 0.0220                      1.70023                                                   | 
|    multiplier/i_0/i_2058/ZN    INV_X1        Fall  1.8560 0.0190 0.0110             1.56993  5.48089  7.05082           3       100                    | 
|    multiplier/i_0/i_2057/B2    OAI21_X1      Fall  1.8560 0.0000 0.0110                      1.55833                                                   | 
|    multiplier/i_0/i_2057/ZN    OAI21_X1      Rise  1.8920 0.0360 0.0210             0.645673 1.70023  2.3459            1       100                    | 
|    multiplier/i_0/i_2056/A     INV_X1        Rise  1.8960 0.0040 0.0210    0.0040            1.70023                                                   | 
|    multiplier/i_0/i_2056/ZN    INV_X1        Fall  1.9170 0.0210 0.0120             2.70932  5.48089  8.19021           3       100                    | 
|    multiplier/i_0/i_2055/B2    OAI21_X1      Fall  1.9170 0.0000 0.0120                      1.55833                                                   | 
|    multiplier/i_0/i_2055/ZN    OAI21_X1      Rise  1.9940 0.0770 0.0600             6.57186  3.84836  10.4202           2       100                    | 
|    multiplier/i_0/i_2053/B2    OAI22_X1      Rise  1.9990 0.0050 0.0600    0.0030            1.61561                                                   | 
|    multiplier/i_0/i_2053/ZN    OAI22_X1      Fall  2.0410 0.0420 0.0210             1.78283  3.35061  5.13344           2       100                    | 
|    multiplier/i_0/i_2052/A     INV_X1        Fall  2.0410 0.0000 0.0210                      1.54936                                                   | 
|    multiplier/i_0/i_2052/ZN    INV_X1        Rise  2.0660 0.0250 0.0140             0.495514 3.84775  4.34327           2       100                    | 
|    multiplier/i_0/i_2046/B2    OAI22_X1      Rise  2.0660 0.0000 0.0140                      1.61561                                                   | 
|    multiplier/i_0/i_2046/ZN    OAI22_X1      Fall  2.0930 0.0270 0.0150             1.1554   2.57361  3.72901           1       100                    | 
|    multiplier/i_0/i_2045/B     XNOR2_X1      Fall  2.0930 0.0000 0.0150                      2.36817                                                   | 
|    multiplier/i_0/i_2045/ZN    XNOR2_X1      Fall  2.1330 0.0400 0.0150             0.373761 0.97463  1.34839           1       100                    | 
|    multiplier/i_0/result[47]                 Fall  2.1330 0.0000                                                                                       | 
|    multiplier/result[47]                     Fall  2.1330 0.0000                                                                                       | 
|    outB/inp[15]                              Fall  2.1330 0.0000                                                                                       | 
|    outB/i_0_17/A2              AND2_X1       Fall  2.1330 0.0000 0.0150                      0.894119                                                  | 
|    outB/i_0_17/ZN              AND2_X1       Fall  2.1660 0.0330 0.0060             0.301265 1.14029  1.44156           1       100                    | 
|    outB/out_reg[15]/D          DFF_X1        Fall  2.1660 0.0000 0.0060                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[15]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[15]/CK         DFF_X1        Rise  0.1420 0.0040 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1420 3.1420 | 
| library setup check                       | -0.0320 3.1100 | 
| data required time                        |  3.1100        | 
|                                           |                | 
| data required time                        |  3.1100        | 
| data arrival time                         | -2.1660        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.9460        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[16]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Fall  1.0660 0.0960 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Fall  1.0660 0.0000 0.0180                      3.6056                                                    | 
|    multiplier/i_0/i_452/S      FA_X1         Rise  1.1880 0.1220 0.0170             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Rise  1.1890 0.0010 0.0170    0.0010            3.47199                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Fall  1.2880 0.0990 0.0170             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Fall  1.2880 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Rise  1.4220 0.1340 0.0220             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Rise  1.4310 0.0090 0.0220    0.0090            1.65135                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Fall  1.4480 0.0170 0.0100             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Fall  1.4480 0.0000 0.0100                      1.54936                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Rise  1.4670 0.0190 0.0120             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Rise  1.4670 0.0000 0.0120                      1.59029                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Fall  1.4920 0.0250 0.0160             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Fall  1.4920 0.0000 0.0160                      0.792385                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Fall  1.5500 0.0580 0.0140             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Fall  1.5500 0.0000 0.0140                      0.792385                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Fall  1.6010 0.0510 0.0110             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Fall  1.6010 0.0000 0.0110                      0.895446                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Fall  1.6570 0.0560 0.0120             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2197/A1    NOR3_X1       Fall  1.6570 0.0000 0.0120                      1.4005                                                    | 
|    multiplier/i_0/i_2197/ZN    NOR3_X1       Rise  1.7420 0.0850 0.0710             4.56926  3.44279  8.01205           1       100                    | 
|    multiplier/i_0/i_2174/A3    NOR3_X2       Rise  1.7560 0.0140 0.0710    0.0130            3.44279                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Fall  1.7940 0.0380 0.0280             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2059/B1    OAI21_X1      Fall  1.8000 0.0060 0.0280    0.0010            1.45983                                                   | 
|    multiplier/i_0/i_2059/ZN    OAI21_X1      Rise  1.8370 0.0370 0.0220             0.363286 1.70023  2.06352           1       100                    | 
|    multiplier/i_0/i_2058/A     INV_X1        Rise  1.8370 0.0000 0.0220                      1.70023                                                   | 
|    multiplier/i_0/i_2058/ZN    INV_X1        Fall  1.8560 0.0190 0.0110             1.56993  5.48089  7.05082           3       100                    | 
|    multiplier/i_0/i_2057/B2    OAI21_X1      Fall  1.8560 0.0000 0.0110                      1.55833                                                   | 
|    multiplier/i_0/i_2057/ZN    OAI21_X1      Rise  1.8920 0.0360 0.0210             0.645673 1.70023  2.3459            1       100                    | 
|    multiplier/i_0/i_2056/A     INV_X1        Rise  1.8960 0.0040 0.0210    0.0040            1.70023                                                   | 
|    multiplier/i_0/i_2056/ZN    INV_X1        Fall  1.9170 0.0210 0.0120             2.70932  5.48089  8.19021           3       100                    | 
|    multiplier/i_0/i_2055/B2    OAI21_X1      Fall  1.9170 0.0000 0.0120                      1.55833                                                   | 
|    multiplier/i_0/i_2055/ZN    OAI21_X1      Rise  1.9940 0.0770 0.0600             6.57186  3.84836  10.4202           2       100                    | 
|    multiplier/i_0/i_2053/B2    OAI22_X1      Rise  1.9990 0.0050 0.0600    0.0030            1.61561                                                   | 
|    multiplier/i_0/i_2053/ZN    OAI22_X1      Fall  2.0410 0.0420 0.0210             1.78283  3.35061  5.13344           2       100                    | 
|    multiplier/i_0/i_2050/A3    NAND3_X1      Fall  2.0410 0.0000 0.0210                      1.48627                                                   | 
|    multiplier/i_0/i_2050/ZN    NAND3_X1      Rise  2.0690 0.0280 0.0140             0.741167 1.67072  2.41188           1       100                    | 
|    multiplier/i_0/i_2049/A     OAI21_X1      Rise  2.0690 0.0000 0.0140                      1.67072                                                   | 
|    multiplier/i_0/i_2049/ZN    OAI21_X1      Fall  2.0920 0.0230 0.0120             0.547048 2.57361  3.12066           1       100                    | 
|    multiplier/i_0/i_2048/B     XNOR2_X1      Fall  2.0920 0.0000 0.0120                      2.36817                                                   | 
|    multiplier/i_0/i_2048/ZN    XNOR2_X1      Fall  2.1320 0.0400 0.0120             0.656556 0.97463  1.63119           1       100                    | 
|    multiplier/i_0/result[48]                 Fall  2.1320 0.0000                                                                                       | 
|    multiplier/result[48]                     Fall  2.1320 0.0000                                                                                       | 
|    outB/inp[16]                              Fall  2.1320 0.0000                                                                                       | 
|    outB/i_0_18/A2              AND2_X1       Fall  2.1320 0.0000 0.0120                      0.894119                                                  | 
|    outB/i_0_18/ZN              AND2_X1       Fall  2.1650 0.0330 0.0070             0.748796 1.14029  1.88909           1       100                    | 
|    outB/out_reg[16]/D          DFF_X1        Fall  2.1650 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[16]/CK         DFF_X1        Rise  0.1420 0.0040 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1420 3.1420 | 
| library setup check                       | -0.0320 3.1100 | 
| data required time                        |  3.1100        | 
|                                           |                | 
| data required time                        |  3.1100        | 
| data arrival time                         | -2.1650        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.9470        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[20]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Rise  1.0900 0.1200 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Rise  1.0900 0.0000 0.0180                      3.74571                                                   | 
|    multiplier/i_0/i_452/S      FA_X1         Fall  1.1840 0.0940 0.0180             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Fall  1.1840 0.0000 0.0180                      3.39955                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Rise  1.3120 0.1280 0.0160             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Rise  1.3120 0.0000 0.0160                      3.47199                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Fall  1.4160 0.1040 0.0210             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Fall  1.4210 0.0050 0.0210    0.0050            1.56385                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Rise  1.4650 0.0440 0.0260             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Rise  1.4650 0.0000 0.0260                      1.70023                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Fall  1.4800 0.0150 0.0100             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Fall  1.4800 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Rise  1.5020 0.0220 0.0170             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Rise  1.5020 0.0000 0.0170                      0.946814                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Rise  1.5410 0.0390 0.0190             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Rise  1.5420 0.0010 0.0190    0.0010            0.946814                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Rise  1.5730 0.0310 0.0120             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Rise  1.5730 0.0000 0.0120                      0.941939                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Rise  1.6050 0.0320 0.0130             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2175/A1    OAI222_X1     Rise  1.6050 0.0000 0.0130                      1.57659                                                   | 
|    multiplier/i_0/i_2175/ZN    OAI222_X1     Fall  1.6460 0.0410 0.0410             2.58653  3.43046  6.01698           1       100                    | 
|    multiplier/i_0/i_2174/A2    NOR3_X2       Fall  1.6460 0.0000 0.0410                      3.04029                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Rise  1.7690 0.1230 0.0910             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2140/A3    NOR3_X1       Rise  1.7850 0.0160 0.0910    0.0110            1.6163                                                    | 
|    multiplier/i_0/i_2140/ZN    NOR3_X1       Fall  1.8170 0.0320 0.0270             2.79974  3.44279  6.24253           1       100                    | 
|    multiplier/i_0/i_2114/A3    NOR3_X2       Fall  1.8180 0.0010 0.0270                      3.31987                                                   | 
|    multiplier/i_0/i_2114/ZN    NOR3_X2       Rise  1.9240 0.1060 0.0750             10.8817  5.49545  16.3772           3       100                    | 
|    multiplier/i_0/i_2333/B1    AOI21_X1      Rise  1.9440 0.0200 0.0750    0.0160            1.647                                                     | 
|    multiplier/i_0/i_2333/ZN    AOI21_X1      Fall  1.9800 0.0360 0.0270             1.24199  3.93237  5.17437           2       100                    | 
|    multiplier/i_0/i_2332/A     INV_X1        Fall  1.9800 0.0000 0.0270                      1.54936                                                   | 
|    multiplier/i_0/i_2332/ZN    INV_X1        Rise  2.0000 0.0200 0.0110             0.125172 1.67685  1.80202           1       100                    | 
|    multiplier/i_0/i_2331/B2    AOI21_X1      Rise  2.0000 0.0000 0.0110                      1.67685                                                   | 
|    multiplier/i_0/i_2331/ZN    AOI21_X1      Fall  2.0220 0.0220 0.0150             0.865969 3.84775  4.71372           2       100                    | 
|    multiplier/i_0/i_2329/B2    OAI22_X1      Fall  2.0220 0.0000 0.0150                      1.55047                                                   | 
|    multiplier/i_0/i_2329/ZN    OAI22_X1      Rise  2.0740 0.0520 0.0370             0.520357 2.57361  3.09397           1       100                    | 
|    multiplier/i_0/i_2328/B     XNOR2_X1      Rise  2.0740 0.0000 0.0370                      2.57361                                                   | 
|    multiplier/i_0/i_2328/ZN    XNOR2_X1      Rise  2.1180 0.0440 0.0170             0.26078  0.97463  1.23541           1       100                    | 
|    multiplier/i_0/result[52]                 Rise  2.1180 0.0000                                                                                       | 
|    multiplier/result[52]                     Rise  2.1180 0.0000                                                                                       | 
|    outB/inp[20]                              Rise  2.1180 0.0000                                                                                       | 
|    outB/i_0_22/A2              AND2_X1       Rise  2.1180 0.0000 0.0170                      0.97463                                                   | 
|    outB/i_0_22/ZN              AND2_X1       Rise  2.1520 0.0340 0.0110             0.674684 1.14029  1.81497           1       100                    | 
|    outB/out_reg[20]/D          DFF_X1        Rise  2.1520 0.0000 0.0110                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[20]/CK         DFF_X1        Rise  0.1440 0.0060 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1440 3.1440 | 
| library setup check                       | -0.0290 3.1150 | 
| data required time                        |  3.1150        | 
|                                           |                | 
| data required time                        |  3.1150        | 
| data arrival time                         | -2.1520        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.9650        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[14]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Fall  1.0660 0.0960 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Fall  1.0660 0.0000 0.0180                      3.6056                                                    | 
|    multiplier/i_0/i_452/S      FA_X1         Rise  1.1880 0.1220 0.0170             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Rise  1.1890 0.0010 0.0170    0.0010            3.47199                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Fall  1.2880 0.0990 0.0170             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Fall  1.2880 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Rise  1.4220 0.1340 0.0220             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Rise  1.4310 0.0090 0.0220    0.0090            1.65135                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Fall  1.4480 0.0170 0.0100             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Fall  1.4480 0.0000 0.0100                      1.54936                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Rise  1.4670 0.0190 0.0120             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Rise  1.4670 0.0000 0.0120                      1.59029                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Fall  1.4920 0.0250 0.0160             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Fall  1.4920 0.0000 0.0160                      0.792385                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Fall  1.5500 0.0580 0.0140             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Fall  1.5500 0.0000 0.0140                      0.792385                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Fall  1.6010 0.0510 0.0110             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Fall  1.6010 0.0000 0.0110                      0.895446                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Fall  1.6570 0.0560 0.0120             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2197/A1    NOR3_X1       Fall  1.6570 0.0000 0.0120                      1.4005                                                    | 
|    multiplier/i_0/i_2197/ZN    NOR3_X1       Rise  1.7420 0.0850 0.0710             4.56926  3.44279  8.01205           1       100                    | 
|    multiplier/i_0/i_2174/A3    NOR3_X2       Rise  1.7560 0.0140 0.0710    0.0130            3.44279                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Fall  1.7940 0.0380 0.0280             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2059/B1    OAI21_X1      Fall  1.8000 0.0060 0.0280    0.0010            1.45983                                                   | 
|    multiplier/i_0/i_2059/ZN    OAI21_X1      Rise  1.8370 0.0370 0.0220             0.363286 1.70023  2.06352           1       100                    | 
|    multiplier/i_0/i_2058/A     INV_X1        Rise  1.8370 0.0000 0.0220                      1.70023                                                   | 
|    multiplier/i_0/i_2058/ZN    INV_X1        Fall  1.8560 0.0190 0.0110             1.56993  5.48089  7.05082           3       100                    | 
|    multiplier/i_0/i_2057/B2    OAI21_X1      Fall  1.8560 0.0000 0.0110                      1.55833                                                   | 
|    multiplier/i_0/i_2057/ZN    OAI21_X1      Rise  1.8920 0.0360 0.0210             0.645673 1.70023  2.3459            1       100                    | 
|    multiplier/i_0/i_2056/A     INV_X1        Rise  1.8960 0.0040 0.0210    0.0040            1.70023                                                   | 
|    multiplier/i_0/i_2056/ZN    INV_X1        Fall  1.9170 0.0210 0.0120             2.70932  5.48089  8.19021           3       100                    | 
|    multiplier/i_0/i_2055/B2    OAI21_X1      Fall  1.9170 0.0000 0.0120                      1.55833                                                   | 
|    multiplier/i_0/i_2055/ZN    OAI21_X1      Rise  1.9940 0.0770 0.0600             6.57186  3.84836  10.4202           2       100                    | 
|    multiplier/i_0/i_2053/B2    OAI22_X1      Rise  1.9990 0.0050 0.0600    0.0030            1.61561                                                   | 
|    multiplier/i_0/i_2053/ZN    OAI22_X1      Fall  2.0410 0.0420 0.0210             1.78283  3.35061  5.13344           2       100                    | 
|    multiplier/i_0/i_2052/A     INV_X1        Fall  2.0410 0.0000 0.0210                      1.54936                                                   | 
|    multiplier/i_0/i_2052/ZN    INV_X1        Rise  2.0660 0.0250 0.0140             0.495514 3.84775  4.34327           2       100                    | 
|    multiplier/i_0/i_2044/A     XOR2_X1       Rise  2.0660 0.0000 0.0140                      2.23214                                                   | 
|    multiplier/i_0/i_2044/Z     XOR2_X1       Rise  2.1110 0.0450 0.0190             0.219079 0.97463  1.19371           1       100                    | 
|    multiplier/i_0/result[46]                 Rise  2.1110 0.0000                                                                                       | 
|    multiplier/result[46]                     Rise  2.1110 0.0000                                                                                       | 
|    outB/inp[14]                              Rise  2.1110 0.0000                                                                                       | 
|    outB/i_0_16/A2              AND2_X1       Rise  2.1110 0.0000 0.0190                      0.97463                                                   | 
|    outB/i_0_16/ZN              AND2_X1       Rise  2.1460 0.0350 0.0110             0.663297 1.14029  1.80359           1       100                    | 
|    outB/out_reg[14]/D          DFF_X1        Rise  2.1460 0.0000 0.0110                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[14]/CK         DFF_X1        Rise  0.1410 0.0030 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1410 3.1410 | 
| library setup check                       | -0.0290 3.1120 | 
| data required time                        |  3.1120        | 
|                                           |                | 
| data required time                        |  3.1120        | 
| data arrival time                         | -2.1460        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.9680        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[19]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Fall  1.0660 0.0960 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Fall  1.0660 0.0000 0.0180                      3.6056                                                    | 
|    multiplier/i_0/i_452/S      FA_X1         Rise  1.1880 0.1220 0.0170             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Rise  1.1890 0.0010 0.0170    0.0010            3.47199                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Fall  1.2880 0.0990 0.0170             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Fall  1.2880 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Rise  1.4220 0.1340 0.0220             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Rise  1.4310 0.0090 0.0220    0.0090            1.65135                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Fall  1.4480 0.0170 0.0100             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Fall  1.4480 0.0000 0.0100                      1.54936                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Rise  1.4670 0.0190 0.0120             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Rise  1.4670 0.0000 0.0120                      1.59029                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Fall  1.4920 0.0250 0.0160             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Fall  1.4920 0.0000 0.0160                      0.792385                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Fall  1.5500 0.0580 0.0140             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Fall  1.5500 0.0000 0.0140                      0.792385                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Fall  1.6010 0.0510 0.0110             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Fall  1.6010 0.0000 0.0110                      0.895446                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Fall  1.6570 0.0560 0.0120             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2197/A1    NOR3_X1       Fall  1.6570 0.0000 0.0120                      1.4005                                                    | 
|    multiplier/i_0/i_2197/ZN    NOR3_X1       Rise  1.7420 0.0850 0.0710             4.56926  3.44279  8.01205           1       100                    | 
|    multiplier/i_0/i_2174/A3    NOR3_X2       Rise  1.7560 0.0140 0.0710    0.0130            3.44279                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Fall  1.7940 0.0380 0.0280             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2140/A3    NOR3_X1       Fall  1.8000 0.0060 0.0280    0.0010            1.55272                                                   | 
|    multiplier/i_0/i_2140/ZN    NOR3_X1       Rise  1.8920 0.0920 0.0590             2.79974  3.44279  6.24253           1       100                    | 
|    multiplier/i_0/i_2114/A3    NOR3_X2       Rise  1.8930 0.0010 0.0590                      3.44279                                                   | 
|    multiplier/i_0/i_2114/ZN    NOR3_X2       Fall  1.9260 0.0330 0.0240             10.8817  5.49545  16.3772           3       100                    | 
|    multiplier/i_0/i_2333/B1    AOI21_X1      Fall  1.9310 0.0050 0.0240    0.0010            1.44682                                                   | 
|    multiplier/i_0/i_2333/ZN    AOI21_X1      Rise  1.9810 0.0500 0.0380             1.24199  3.93237  5.17437           2       100                    | 
|    multiplier/i_0/i_2332/A     INV_X1        Rise  1.9830 0.0020 0.0380    0.0020            1.70023                                                   | 
|    multiplier/i_0/i_2332/ZN    INV_X1        Fall  1.9930 0.0100 0.0100             0.125172 1.67685  1.80202           1       100                    | 
|    multiplier/i_0/i_2331/B2    AOI21_X1      Fall  1.9930 0.0000 0.0100                      1.40993                                                   | 
|    multiplier/i_0/i_2331/ZN    AOI21_X1      Rise  2.0400 0.0470 0.0360             0.865969 3.84775  4.71372           2       100                    | 
|    multiplier/i_0/i_2326/A     XOR2_X1       Rise  2.0400 0.0000 0.0360                      2.23214                                                   | 
|    multiplier/i_0/i_2326/Z     XOR2_X1       Rise  2.0920 0.0520 0.0220             0.761701 0.97463  1.73633           1       100                    | 
|    multiplier/i_0/result[51]                 Rise  2.0920 0.0000                                                                                       | 
|    multiplier/result[51]                     Rise  2.0920 0.0000                                                                                       | 
|    outB/inp[19]                              Rise  2.0920 0.0000                                                                                       | 
|    outB/i_0_21/A2              AND2_X1       Rise  2.0920 0.0000 0.0220                      0.97463                                                   | 
|    outB/i_0_21/ZN              AND2_X1       Rise  2.1290 0.0370 0.0120             1.16096  1.14029  2.30125           1       100                    | 
|    outB/out_reg[19]/D          DFF_X1        Rise  2.1300 0.0010 0.0120    0.0010            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[19]/CK         DFF_X1        Rise  0.1440 0.0060 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1440 3.1440 | 
| library setup check                       | -0.0300 3.1140 | 
| data required time                        |  3.1140        | 
|                                           |                | 
| data required time                        |  3.1140        | 
| data arrival time                         | -2.1300        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.9860        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[12]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Fall  1.0660 0.0960 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Fall  1.0660 0.0000 0.0180                      3.6056                                                    | 
|    multiplier/i_0/i_452/S      FA_X1         Rise  1.1880 0.1220 0.0170             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Rise  1.1890 0.0010 0.0170    0.0010            3.47199                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Fall  1.2880 0.0990 0.0170             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Fall  1.2880 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Rise  1.4220 0.1340 0.0220             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Rise  1.4310 0.0090 0.0220    0.0090            1.65135                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Fall  1.4480 0.0170 0.0100             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Fall  1.4480 0.0000 0.0100                      1.54936                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Rise  1.4670 0.0190 0.0120             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Rise  1.4670 0.0000 0.0120                      1.59029                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Fall  1.4920 0.0250 0.0160             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Fall  1.4920 0.0000 0.0160                      0.792385                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Fall  1.5500 0.0580 0.0140             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Fall  1.5500 0.0000 0.0140                      0.792385                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Fall  1.6010 0.0510 0.0110             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Fall  1.6010 0.0000 0.0110                      0.895446                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Fall  1.6570 0.0560 0.0120             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2197/A1    NOR3_X1       Fall  1.6570 0.0000 0.0120                      1.4005                                                    | 
|    multiplier/i_0/i_2197/ZN    NOR3_X1       Rise  1.7420 0.0850 0.0710             4.56926  3.44279  8.01205           1       100                    | 
|    multiplier/i_0/i_2174/A3    NOR3_X2       Rise  1.7560 0.0140 0.0710    0.0130            3.44279                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Fall  1.7940 0.0380 0.0280             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2059/B1    OAI21_X1      Fall  1.8000 0.0060 0.0280    0.0010            1.45983                                                   | 
|    multiplier/i_0/i_2059/ZN    OAI21_X1      Rise  1.8370 0.0370 0.0220             0.363286 1.70023  2.06352           1       100                    | 
|    multiplier/i_0/i_2058/A     INV_X1        Rise  1.8370 0.0000 0.0220                      1.70023                                                   | 
|    multiplier/i_0/i_2058/ZN    INV_X1        Fall  1.8560 0.0190 0.0110             1.56993  5.48089  7.05082           3       100                    | 
|    multiplier/i_0/i_2057/B2    OAI21_X1      Fall  1.8560 0.0000 0.0110                      1.55833                                                   | 
|    multiplier/i_0/i_2057/ZN    OAI21_X1      Rise  1.8920 0.0360 0.0210             0.645673 1.70023  2.3459            1       100                    | 
|    multiplier/i_0/i_2056/A     INV_X1        Rise  1.8960 0.0040 0.0210    0.0040            1.70023                                                   | 
|    multiplier/i_0/i_2056/ZN    INV_X1        Fall  1.9170 0.0210 0.0120             2.70932  5.48089  8.19021           3       100                    | 
|    multiplier/i_0/i_2303/B2    AOI21_X1      Fall  1.9170 0.0000 0.0120                      1.40993                                                   | 
|    multiplier/i_0/i_2303/ZN    AOI21_X1      Rise  1.9640 0.0470 0.0350             0.738874 3.80404  4.54291           2       100                    | 
|    multiplier/i_0/i_2302/B2    OAI21_X1      Rise  1.9640 0.0000 0.0350                      1.57189                                                   | 
|    multiplier/i_0/i_2302/ZN    OAI21_X1      Fall  1.9880 0.0240 0.0150             0.443064 1.70023  2.14329           1       100                    | 
|    multiplier/i_0/i_2301/A     INV_X1        Fall  1.9880 0.0000 0.0150                      1.54936                                                   | 
|    multiplier/i_0/i_2301/ZN    INV_X1        Rise  2.0110 0.0230 0.0140             0.793979 3.80404  4.59802           2       100                    | 
|    multiplier/i_0/i_2299/B2    OAI21_X1      Rise  2.0110 0.0000 0.0140                      1.57189                                                   | 
|    multiplier/i_0/i_2299/ZN    OAI21_X1      Fall  2.0320 0.0210 0.0120             0.405138 2.57361  2.97875           1       100                    | 
|    multiplier/i_0/i_2298/B     XNOR2_X1      Fall  2.0320 0.0000 0.0120                      2.36817                                                   | 
|    multiplier/i_0/i_2298/ZN    XNOR2_X1      Fall  2.0710 0.0390 0.0110             0.323718 0.97463  1.29835           1       100                    | 
|    multiplier/i_0/result[44]                 Fall  2.0710 0.0000                                                                                       | 
|    multiplier/result[44]                     Fall  2.0710 0.0000                                                                                       | 
|    outB/inp[12]                              Fall  2.0710 0.0000                                                                                       | 
|    outB/i_0_14/A2              AND2_X1       Fall  2.0710 0.0000 0.0110                      0.894119                                                  | 
|    outB/i_0_14/ZN              AND2_X1       Fall  2.1040 0.0330 0.0070             0.985108 1.14029  2.1254            1       100                    | 
|    outB/out_reg[12]/D          DFF_X1        Fall  2.1040 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[12]/CK         DFF_X1        Rise  0.1440 0.0060 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1440 3.1440 | 
| library setup check                       | -0.0320 3.1120 | 
| data required time                        |  3.1120        | 
|                                           |                | 
| data required time                        |  3.1120        | 
| data arrival time                         | -2.1040        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.0100        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[11]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Fall  1.0660 0.0960 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Fall  1.0660 0.0000 0.0180                      3.6056                                                    | 
|    multiplier/i_0/i_452/S      FA_X1         Rise  1.1880 0.1220 0.0170             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Rise  1.1890 0.0010 0.0170    0.0010            3.47199                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Fall  1.2880 0.0990 0.0170             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Fall  1.2880 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Rise  1.4220 0.1340 0.0220             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Rise  1.4310 0.0090 0.0220    0.0090            1.65135                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Fall  1.4480 0.0170 0.0100             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Fall  1.4480 0.0000 0.0100                      1.54936                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Rise  1.4670 0.0190 0.0120             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Rise  1.4670 0.0000 0.0120                      1.59029                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Fall  1.4920 0.0250 0.0160             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Fall  1.4920 0.0000 0.0160                      0.792385                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Fall  1.5500 0.0580 0.0140             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Fall  1.5500 0.0000 0.0140                      0.792385                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Fall  1.6010 0.0510 0.0110             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Fall  1.6010 0.0000 0.0110                      0.895446                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Fall  1.6570 0.0560 0.0120             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2197/A1    NOR3_X1       Fall  1.6570 0.0000 0.0120                      1.4005                                                    | 
|    multiplier/i_0/i_2197/ZN    NOR3_X1       Rise  1.7420 0.0850 0.0710             4.56926  3.44279  8.01205           1       100                    | 
|    multiplier/i_0/i_2174/A3    NOR3_X2       Rise  1.7560 0.0140 0.0710    0.0130            3.44279                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Fall  1.7940 0.0380 0.0280             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2059/B1    OAI21_X1      Fall  1.8000 0.0060 0.0280    0.0010            1.45983                                                   | 
|    multiplier/i_0/i_2059/ZN    OAI21_X1      Rise  1.8370 0.0370 0.0220             0.363286 1.70023  2.06352           1       100                    | 
|    multiplier/i_0/i_2058/A     INV_X1        Rise  1.8370 0.0000 0.0220                      1.70023                                                   | 
|    multiplier/i_0/i_2058/ZN    INV_X1        Fall  1.8560 0.0190 0.0110             1.56993  5.48089  7.05082           3       100                    | 
|    multiplier/i_0/i_2057/B2    OAI21_X1      Fall  1.8560 0.0000 0.0110                      1.55833                                                   | 
|    multiplier/i_0/i_2057/ZN    OAI21_X1      Rise  1.8920 0.0360 0.0210             0.645673 1.70023  2.3459            1       100                    | 
|    multiplier/i_0/i_2056/A     INV_X1        Rise  1.8960 0.0040 0.0210    0.0040            1.70023                                                   | 
|    multiplier/i_0/i_2056/ZN    INV_X1        Fall  1.9170 0.0210 0.0120             2.70932  5.48089  8.19021           3       100                    | 
|    multiplier/i_0/i_2303/B2    AOI21_X1      Fall  1.9170 0.0000 0.0120                      1.40993                                                   | 
|    multiplier/i_0/i_2303/ZN    AOI21_X1      Rise  1.9640 0.0470 0.0350             0.738874 3.80404  4.54291           2       100                    | 
|    multiplier/i_0/i_2302/B2    OAI21_X1      Rise  1.9640 0.0000 0.0350                      1.57189                                                   | 
|    multiplier/i_0/i_2302/ZN    OAI21_X1      Fall  1.9880 0.0240 0.0150             0.443064 1.70023  2.14329           1       100                    | 
|    multiplier/i_0/i_2301/A     INV_X1        Fall  1.9880 0.0000 0.0150                      1.54936                                                   | 
|    multiplier/i_0/i_2301/ZN    INV_X1        Rise  2.0110 0.0230 0.0140             0.793979 3.80404  4.59802           2       100                    | 
|    multiplier/i_0/i_2296/A     XOR2_X1       Rise  2.0110 0.0000 0.0140                      2.23214                                                   | 
|    multiplier/i_0/i_2296/Z     XOR2_X1       Rise  2.0660 0.0550 0.0280             2.19731  0.97463  3.17194           1       100                    | 
|    multiplier/i_0/result[43]                 Rise  2.0660 0.0000                                                                                       | 
|    multiplier/result[43]                     Rise  2.0660 0.0000                                                                                       | 
|    outB/inp[11]                              Rise  2.0660 0.0000                                                                                       | 
|    outB/i_0_13/A2              AND2_X1       Rise  2.0690 0.0030 0.0280    0.0030            0.97463                                                   | 
|    outB/i_0_13/ZN              AND2_X1       Rise  2.1040 0.0350 0.0100             0.260146 1.14029  1.40044           1       100                    | 
|    outB/out_reg[11]/D          DFF_X1        Rise  2.1040 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[11]/CK         DFF_X1        Rise  0.1440 0.0060 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1440 3.1440 | 
| library setup check                       | -0.0290 3.1150 | 
| data required time                        |  3.1150        | 
|                                           |                | 
| data required time                        |  3.1150        | 
| data arrival time                         | -2.1040        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.0130        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[13]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Fall  1.0660 0.0960 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Fall  1.0660 0.0000 0.0180                      3.6056                                                    | 
|    multiplier/i_0/i_452/S      FA_X1         Rise  1.1880 0.1220 0.0170             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Rise  1.1890 0.0010 0.0170    0.0010            3.47199                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Fall  1.2880 0.0990 0.0170             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Fall  1.2880 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Rise  1.4220 0.1340 0.0220             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Rise  1.4310 0.0090 0.0220    0.0090            1.65135                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Fall  1.4480 0.0170 0.0100             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Fall  1.4480 0.0000 0.0100                      1.54936                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Rise  1.4670 0.0190 0.0120             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Rise  1.4670 0.0000 0.0120                      1.59029                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Fall  1.4920 0.0250 0.0160             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Fall  1.4920 0.0000 0.0160                      0.792385                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Fall  1.5500 0.0580 0.0140             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Fall  1.5500 0.0000 0.0140                      0.792385                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Fall  1.6010 0.0510 0.0110             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Fall  1.6010 0.0000 0.0110                      0.895446                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Fall  1.6570 0.0560 0.0120             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2197/A1    NOR3_X1       Fall  1.6570 0.0000 0.0120                      1.4005                                                    | 
|    multiplier/i_0/i_2197/ZN    NOR3_X1       Rise  1.7420 0.0850 0.0710             4.56926  3.44279  8.01205           1       100                    | 
|    multiplier/i_0/i_2174/A3    NOR3_X2       Rise  1.7560 0.0140 0.0710    0.0130            3.44279                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Fall  1.7940 0.0380 0.0280             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2059/B1    OAI21_X1      Fall  1.8000 0.0060 0.0280    0.0010            1.45983                                                   | 
|    multiplier/i_0/i_2059/ZN    OAI21_X1      Rise  1.8370 0.0370 0.0220             0.363286 1.70023  2.06352           1       100                    | 
|    multiplier/i_0/i_2058/A     INV_X1        Rise  1.8370 0.0000 0.0220                      1.70023                                                   | 
|    multiplier/i_0/i_2058/ZN    INV_X1        Fall  1.8560 0.0190 0.0110             1.56993  5.48089  7.05082           3       100                    | 
|    multiplier/i_0/i_2057/B2    OAI21_X1      Fall  1.8560 0.0000 0.0110                      1.55833                                                   | 
|    multiplier/i_0/i_2057/ZN    OAI21_X1      Rise  1.8920 0.0360 0.0210             0.645673 1.70023  2.3459            1       100                    | 
|    multiplier/i_0/i_2056/A     INV_X1        Rise  1.8960 0.0040 0.0210    0.0040            1.70023                                                   | 
|    multiplier/i_0/i_2056/ZN    INV_X1        Fall  1.9170 0.0210 0.0120             2.70932  5.48089  8.19021           3       100                    | 
|    multiplier/i_0/i_2055/B2    OAI21_X1      Fall  1.9170 0.0000 0.0120                      1.55833                                                   | 
|    multiplier/i_0/i_2055/ZN    OAI21_X1      Rise  1.9940 0.0770 0.0600             6.57186  3.84836  10.4202           2       100                    | 
|    multiplier/i_0/i_2306/A     XNOR2_X1      Rise  1.9990 0.0050 0.0600    0.0030            2.23275                                                   | 
|    multiplier/i_0/i_2306/ZN    XNOR2_X1      Rise  2.0480 0.0490 0.0190             0.269578 0.97463  1.24421           1       100                    | 
|    multiplier/i_0/result[45]                 Rise  2.0480 0.0000                                                                                       | 
|    multiplier/result[45]                     Rise  2.0480 0.0000                                                                                       | 
|    outB/inp[13]                              Rise  2.0480 0.0000                                                                                       | 
|    outB/i_0_15/A2              AND2_X1       Rise  2.0480 0.0000 0.0190                      0.97463                                                   | 
|    outB/i_0_15/ZN              AND2_X1       Rise  2.0820 0.0340 0.0100             0.369374 1.14029  1.50966           1       100                    | 
|    outB/out_reg[13]/D          DFF_X1        Rise  2.0820 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[13]/CK         DFF_X1        Rise  0.1410 0.0030 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1410 3.1410 | 
| library setup check                       | -0.0290 3.1120 | 
| data required time                        |  3.1120        | 
|                                           |                | 
| data required time                        |  3.1120        | 
| data arrival time                         | -2.0820        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.0320        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[18]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Rise  1.0900 0.1200 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Rise  1.0900 0.0000 0.0180                      3.74571                                                   | 
|    multiplier/i_0/i_452/S      FA_X1         Fall  1.1840 0.0940 0.0180             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Fall  1.1840 0.0000 0.0180                      3.39955                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Rise  1.3120 0.1280 0.0160             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Rise  1.3120 0.0000 0.0160                      3.47199                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Fall  1.4160 0.1040 0.0210             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Fall  1.4210 0.0050 0.0210    0.0050            1.56385                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Rise  1.4650 0.0440 0.0260             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Rise  1.4650 0.0000 0.0260                      1.70023                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Fall  1.4800 0.0150 0.0100             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Fall  1.4800 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Rise  1.5020 0.0220 0.0170             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Rise  1.5020 0.0000 0.0170                      0.946814                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Rise  1.5410 0.0390 0.0190             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Rise  1.5420 0.0010 0.0190    0.0010            0.946814                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Rise  1.5730 0.0310 0.0120             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Rise  1.5730 0.0000 0.0120                      0.941939                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Rise  1.6050 0.0320 0.0130             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2175/A1    OAI222_X1     Rise  1.6050 0.0000 0.0130                      1.57659                                                   | 
|    multiplier/i_0/i_2175/ZN    OAI222_X1     Fall  1.6460 0.0410 0.0410             2.58653  3.43046  6.01698           1       100                    | 
|    multiplier/i_0/i_2174/A2    NOR3_X2       Fall  1.6460 0.0000 0.0410                      3.04029                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Rise  1.7690 0.1230 0.0910             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2140/A3    NOR3_X1       Rise  1.7850 0.0160 0.0910    0.0110            1.6163                                                    | 
|    multiplier/i_0/i_2140/ZN    NOR3_X1       Fall  1.8170 0.0320 0.0270             2.79974  3.44279  6.24253           1       100                    | 
|    multiplier/i_0/i_2114/A3    NOR3_X2       Fall  1.8180 0.0010 0.0270                      3.31987                                                   | 
|    multiplier/i_0/i_2114/ZN    NOR3_X2       Rise  1.9240 0.1060 0.0750             10.8817  5.49545  16.3772           3       100                    | 
|    multiplier/i_0/i_2333/B1    AOI21_X1      Rise  1.9440 0.0200 0.0750    0.0160            1.647                                                     | 
|    multiplier/i_0/i_2333/ZN    AOI21_X1      Fall  1.9800 0.0360 0.0270             1.24199  3.93237  5.17437           2       100                    | 
|    multiplier/i_0/i_2325/A     XOR2_X1       Fall  1.9800 0.0000 0.0270                      2.18123                                                   | 
|    multiplier/i_0/i_2325/Z     XOR2_X1       Fall  2.0380 0.0580 0.0130             0.649283 0.97463  1.62391           1       100                    | 
|    multiplier/i_0/result[50]                 Fall  2.0380 0.0000                                                                                       | 
|    multiplier/result[50]                     Fall  2.0380 0.0000                                                                                       | 
|    outB/inp[18]                              Fall  2.0380 0.0000                                                                                       | 
|    outB/i_0_20/A2              AND2_X1       Fall  2.0380 0.0000 0.0130                      0.894119                                                  | 
|    outB/i_0_20/ZN              AND2_X1       Fall  2.0720 0.0340 0.0070             0.82927  1.14029  1.96956           1       100                    | 
|    outB/out_reg[18]/D          DFF_X1        Fall  2.0720 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[18]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[18]/CK         DFF_X1        Rise  0.1440 0.0060 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1440 3.1440 | 
| library setup check                       | -0.0320 3.1120 | 
| data required time                        |  3.1120        | 
|                                           |                | 
| data required time                        |  3.1120        | 
| data arrival time                         | -2.0720        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.0420        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[10]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Fall  1.0660 0.0960 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Fall  1.0660 0.0000 0.0180                      3.6056                                                    | 
|    multiplier/i_0/i_452/S      FA_X1         Rise  1.1880 0.1220 0.0170             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Rise  1.1890 0.0010 0.0170    0.0010            3.47199                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Fall  1.2880 0.0990 0.0170             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Fall  1.2880 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Rise  1.4220 0.1340 0.0220             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Rise  1.4310 0.0090 0.0220    0.0090            1.65135                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Fall  1.4480 0.0170 0.0100             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Fall  1.4480 0.0000 0.0100                      1.54936                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Rise  1.4670 0.0190 0.0120             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Rise  1.4670 0.0000 0.0120                      1.59029                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Fall  1.4920 0.0250 0.0160             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Fall  1.4920 0.0000 0.0160                      0.792385                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Fall  1.5500 0.0580 0.0140             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Fall  1.5500 0.0000 0.0140                      0.792385                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Fall  1.6010 0.0510 0.0110             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Fall  1.6010 0.0000 0.0110                      0.895446                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Fall  1.6570 0.0560 0.0120             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2197/A1    NOR3_X1       Fall  1.6570 0.0000 0.0120                      1.4005                                                    | 
|    multiplier/i_0/i_2197/ZN    NOR3_X1       Rise  1.7420 0.0850 0.0710             4.56926  3.44279  8.01205           1       100                    | 
|    multiplier/i_0/i_2174/A3    NOR3_X2       Rise  1.7560 0.0140 0.0710    0.0130            3.44279                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Fall  1.7940 0.0380 0.0280             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2059/B1    OAI21_X1      Fall  1.8000 0.0060 0.0280    0.0010            1.45983                                                   | 
|    multiplier/i_0/i_2059/ZN    OAI21_X1      Rise  1.8370 0.0370 0.0220             0.363286 1.70023  2.06352           1       100                    | 
|    multiplier/i_0/i_2058/A     INV_X1        Rise  1.8370 0.0000 0.0220                      1.70023                                                   | 
|    multiplier/i_0/i_2058/ZN    INV_X1        Fall  1.8560 0.0190 0.0110             1.56993  5.48089  7.05082           3       100                    | 
|    multiplier/i_0/i_2057/B2    OAI21_X1      Fall  1.8560 0.0000 0.0110                      1.55833                                                   | 
|    multiplier/i_0/i_2057/ZN    OAI21_X1      Rise  1.8920 0.0360 0.0210             0.645673 1.70023  2.3459            1       100                    | 
|    multiplier/i_0/i_2056/A     INV_X1        Rise  1.8960 0.0040 0.0210    0.0040            1.70023                                                   | 
|    multiplier/i_0/i_2056/ZN    INV_X1        Fall  1.9170 0.0210 0.0120             2.70932  5.48089  8.19021           3       100                    | 
|    multiplier/i_0/i_2303/B2    AOI21_X1      Fall  1.9170 0.0000 0.0120                      1.40993                                                   | 
|    multiplier/i_0/i_2303/ZN    AOI21_X1      Rise  1.9640 0.0470 0.0350             0.738874 3.80404  4.54291           2       100                    | 
|    multiplier/i_0/i_2295/A     XOR2_X1       Rise  1.9640 0.0000 0.0350                      2.23214                                                   | 
|    multiplier/i_0/i_2295/Z     XOR2_X1       Rise  2.0160 0.0520 0.0220             0.816544 0.97463  1.79117           1       100                    | 
|    multiplier/i_0/result[42]                 Rise  2.0160 0.0000                                                                                       | 
|    multiplier/result[42]                     Rise  2.0160 0.0000                                                                                       | 
|    outB/inp[10]                              Rise  2.0160 0.0000                                                                                       | 
|    outB/i_0_12/A2              AND2_X1       Rise  2.0160 0.0000 0.0220                      0.97463                                                   | 
|    outB/i_0_12/ZN              AND2_X1       Rise  2.0520 0.0360 0.0110             0.784418 1.14029  1.92471           1       100                    | 
|    outB/out_reg[10]/D          DFF_X1        Rise  2.0520 0.0000 0.0110                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[10]/CK         DFF_X1        Rise  0.1440 0.0060 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1440 3.1440 | 
| library setup check                       | -0.0290 3.1150 | 
| data required time                        |  3.1150        | 
|                                           |                | 
| data required time                        |  3.1150        | 
| data arrival time                         | -2.0520        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.0650        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[8]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Fall  1.0660 0.0960 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Fall  1.0660 0.0000 0.0180                      3.6056                                                    | 
|    multiplier/i_0/i_452/S      FA_X1         Rise  1.1880 0.1220 0.0170             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Rise  1.1890 0.0010 0.0170    0.0010            3.47199                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Fall  1.2880 0.0990 0.0170             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Fall  1.2880 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Rise  1.4220 0.1340 0.0220             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Rise  1.4310 0.0090 0.0220    0.0090            1.65135                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Fall  1.4480 0.0170 0.0100             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Fall  1.4480 0.0000 0.0100                      1.54936                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Rise  1.4670 0.0190 0.0120             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Rise  1.4670 0.0000 0.0120                      1.59029                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Fall  1.4920 0.0250 0.0160             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Fall  1.4920 0.0000 0.0160                      0.792385                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Fall  1.5500 0.0580 0.0140             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Fall  1.5500 0.0000 0.0140                      0.792385                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Fall  1.6010 0.0510 0.0110             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Fall  1.6010 0.0000 0.0110                      0.895446                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Fall  1.6570 0.0560 0.0120             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2197/A1    NOR3_X1       Fall  1.6570 0.0000 0.0120                      1.4005                                                    | 
|    multiplier/i_0/i_2197/ZN    NOR3_X1       Rise  1.7420 0.0850 0.0710             4.56926  3.44279  8.01205           1       100                    | 
|    multiplier/i_0/i_2174/A3    NOR3_X2       Rise  1.7560 0.0140 0.0710    0.0130            3.44279                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Fall  1.7940 0.0380 0.0280             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2059/B1    OAI21_X1      Fall  1.8000 0.0060 0.0280    0.0010            1.45983                                                   | 
|    multiplier/i_0/i_2059/ZN    OAI21_X1      Rise  1.8370 0.0370 0.0220             0.363286 1.70023  2.06352           1       100                    | 
|    multiplier/i_0/i_2058/A     INV_X1        Rise  1.8370 0.0000 0.0220                      1.70023                                                   | 
|    multiplier/i_0/i_2058/ZN    INV_X1        Fall  1.8560 0.0190 0.0110             1.56993  5.48089  7.05082           3       100                    | 
|    multiplier/i_0/i_2291/B2    AOI21_X1      Fall  1.8560 0.0000 0.0110                      1.40993                                                   | 
|    multiplier/i_0/i_2291/ZN    AOI21_X1      Rise  1.9020 0.0460 0.0340             0.643027 3.80404  4.44706           2       100                    | 
|    multiplier/i_0/i_2290/B2    OAI21_X1      Rise  1.9020 0.0000 0.0340                      1.57189                                                   | 
|    multiplier/i_0/i_2290/ZN    OAI21_X1      Fall  1.9270 0.0250 0.0150             0.647156 1.70023  2.34739           1       100                    | 
|    multiplier/i_0/i_2289/A     INV_X1        Fall  1.9270 0.0000 0.0150                      1.54936                                                   | 
|    multiplier/i_0/i_2289/ZN    INV_X1        Rise  1.9500 0.0230 0.0140             0.985134 3.80404  4.78917           2       100                    | 
|    multiplier/i_0/i_2287/B2    OAI21_X1      Rise  1.9510 0.0010 0.0140    0.0010            1.57189                                                   | 
|    multiplier/i_0/i_2287/ZN    OAI21_X1      Fall  1.9720 0.0210 0.0120             0.620985 2.57361  3.19459           1       100                    | 
|    multiplier/i_0/i_2286/B     XNOR2_X1      Fall  1.9720 0.0000 0.0120                      2.36817                                                   | 
|    multiplier/i_0/i_2286/ZN    XNOR2_X1      Fall  2.0110 0.0390 0.0110             0.315693 0.97463  1.29032           1       100                    | 
|    multiplier/i_0/result[40]                 Fall  2.0110 0.0000                                                                                       | 
|    multiplier/result[40]                     Fall  2.0110 0.0000                                                                                       | 
|    outB/inp[8]                               Fall  2.0110 0.0000                                                                                       | 
|    outB/i_0_10/A2              AND2_X1       Fall  2.0110 0.0000 0.0110                      0.894119                                                  | 
|    outB/i_0_10/ZN              AND2_X1       Fall  2.0430 0.0320 0.0070             0.659996 1.14029  1.80029           1       100                    | 
|    outB/out_reg[8]/D           DFF_X1        Fall  2.0430 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[8]/CK          DFF_X1        Rise  0.1450 0.0070 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1450 3.1450 | 
| library setup check                       | -0.0320 3.1130 | 
| data required time                        |  3.1130        | 
|                                           |                | 
| data required time                        |  3.1130        | 
| data arrival time                         | -2.0430        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.0720        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[17]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Rise  1.0900 0.1200 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Rise  1.0900 0.0000 0.0180                      3.74571                                                   | 
|    multiplier/i_0/i_452/S      FA_X1         Fall  1.1840 0.0940 0.0180             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Fall  1.1840 0.0000 0.0180                      3.39955                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Rise  1.3120 0.1280 0.0160             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Rise  1.3120 0.0000 0.0160                      3.47199                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Fall  1.4160 0.1040 0.0210             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Fall  1.4210 0.0050 0.0210    0.0050            1.56385                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Rise  1.4650 0.0440 0.0260             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Rise  1.4650 0.0000 0.0260                      1.70023                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Fall  1.4800 0.0150 0.0100             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Fall  1.4800 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Rise  1.5020 0.0220 0.0170             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Rise  1.5020 0.0000 0.0170                      0.946814                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Rise  1.5410 0.0390 0.0190             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Rise  1.5420 0.0010 0.0190    0.0010            0.946814                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Rise  1.5730 0.0310 0.0120             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Rise  1.5730 0.0000 0.0120                      0.941939                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Rise  1.6050 0.0320 0.0130             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2175/A1    OAI222_X1     Rise  1.6050 0.0000 0.0130                      1.57659                                                   | 
|    multiplier/i_0/i_2175/ZN    OAI222_X1     Fall  1.6460 0.0410 0.0410             2.58653  3.43046  6.01698           1       100                    | 
|    multiplier/i_0/i_2174/A2    NOR3_X2       Fall  1.6460 0.0000 0.0410                      3.04029                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Rise  1.7690 0.1230 0.0910             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2140/A3    NOR3_X1       Rise  1.7850 0.0160 0.0910    0.0110            1.6163                                                    | 
|    multiplier/i_0/i_2140/ZN    NOR3_X1       Fall  1.8170 0.0320 0.0270             2.79974  3.44279  6.24253           1       100                    | 
|    multiplier/i_0/i_2114/A3    NOR3_X2       Fall  1.8180 0.0010 0.0270                      3.31987                                                   | 
|    multiplier/i_0/i_2114/ZN    NOR3_X2       Rise  1.9240 0.1060 0.0750             10.8817  5.49545  16.3772           3       100                    | 
|    multiplier/i_0/i_2324/A     XOR2_X1       Rise  1.9440 0.0200 0.0750    0.0160            2.23214                                                   | 
|    multiplier/i_0/i_2324/Z     XOR2_X1       Rise  1.9980 0.0540 0.0210             0.581925 0.97463  1.55655           1       100                    | 
|    multiplier/i_0/result[49]                 Rise  1.9980 0.0000                                                                                       | 
|    multiplier/result[49]                     Rise  1.9980 0.0000                                                                                       | 
|    outB/inp[17]                              Rise  1.9980 0.0000                                                                                       | 
|    outB/i_0_19/A2              AND2_X1       Rise  2.0000 0.0020 0.0210    0.0020            0.97463                                                   | 
|    outB/i_0_19/ZN              AND2_X1       Rise  2.0350 0.0350 0.0100             0.559132 1.14029  1.69942           1       100                    | 
|    outB/out_reg[17]/D          DFF_X1        Rise  2.0350 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[17]/CK         DFF_X1        Rise  0.1430 0.0050 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1430 3.1430 | 
| library setup check                       | -0.0290 3.1140 | 
| data required time                        |  3.1140        | 
|                                           |                | 
| data required time                        |  3.1140        | 
| data arrival time                         | -2.0350        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.0810        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[7]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Fall  1.0660 0.0960 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Fall  1.0660 0.0000 0.0180                      3.6056                                                    | 
|    multiplier/i_0/i_452/S      FA_X1         Rise  1.1880 0.1220 0.0170             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Rise  1.1890 0.0010 0.0170    0.0010            3.47199                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Fall  1.2880 0.0990 0.0170             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Fall  1.2880 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Rise  1.4220 0.1340 0.0220             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Rise  1.4310 0.0090 0.0220    0.0090            1.65135                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Fall  1.4480 0.0170 0.0100             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Fall  1.4480 0.0000 0.0100                      1.54936                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Rise  1.4670 0.0190 0.0120             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Rise  1.4670 0.0000 0.0120                      1.59029                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Fall  1.4920 0.0250 0.0160             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Fall  1.4920 0.0000 0.0160                      0.792385                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Fall  1.5500 0.0580 0.0140             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Fall  1.5500 0.0000 0.0140                      0.792385                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Fall  1.6010 0.0510 0.0110             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Fall  1.6010 0.0000 0.0110                      0.895446                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Fall  1.6570 0.0560 0.0120             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2197/A1    NOR3_X1       Fall  1.6570 0.0000 0.0120                      1.4005                                                    | 
|    multiplier/i_0/i_2197/ZN    NOR3_X1       Rise  1.7420 0.0850 0.0710             4.56926  3.44279  8.01205           1       100                    | 
|    multiplier/i_0/i_2174/A3    NOR3_X2       Rise  1.7560 0.0140 0.0710    0.0130            3.44279                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Fall  1.7940 0.0380 0.0280             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2059/B1    OAI21_X1      Fall  1.8000 0.0060 0.0280    0.0010            1.45983                                                   | 
|    multiplier/i_0/i_2059/ZN    OAI21_X1      Rise  1.8370 0.0370 0.0220             0.363286 1.70023  2.06352           1       100                    | 
|    multiplier/i_0/i_2058/A     INV_X1        Rise  1.8370 0.0000 0.0220                      1.70023                                                   | 
|    multiplier/i_0/i_2058/ZN    INV_X1        Fall  1.8560 0.0190 0.0110             1.56993  5.48089  7.05082           3       100                    | 
|    multiplier/i_0/i_2291/B2    AOI21_X1      Fall  1.8560 0.0000 0.0110                      1.40993                                                   | 
|    multiplier/i_0/i_2291/ZN    AOI21_X1      Rise  1.9020 0.0460 0.0340             0.643027 3.80404  4.44706           2       100                    | 
|    multiplier/i_0/i_2290/B2    OAI21_X1      Rise  1.9020 0.0000 0.0340                      1.57189                                                   | 
|    multiplier/i_0/i_2290/ZN    OAI21_X1      Fall  1.9270 0.0250 0.0150             0.647156 1.70023  2.34739           1       100                    | 
|    multiplier/i_0/i_2289/A     INV_X1        Fall  1.9270 0.0000 0.0150                      1.54936                                                   | 
|    multiplier/i_0/i_2289/ZN    INV_X1        Rise  1.9500 0.0230 0.0140             0.985134 3.80404  4.78917           2       100                    | 
|    multiplier/i_0/i_2284/A     XOR2_X1       Rise  1.9510 0.0010 0.0140    0.0010            2.23214                                                   | 
|    multiplier/i_0/i_2284/Z     XOR2_X1       Rise  1.9960 0.0450 0.0190             0.234148 0.97463  1.20878           1       100                    | 
|    multiplier/i_0/result[39]                 Rise  1.9960 0.0000                                                                                       | 
|    multiplier/result[39]                     Rise  1.9960 0.0000                                                                                       | 
|    outB/inp[7]                               Rise  1.9960 0.0000                                                                                       | 
|    outB/i_0_9/A2               AND2_X1       Rise  1.9960 0.0000 0.0190                      0.97463                                                   | 
|    outB/i_0_9/ZN               AND2_X1       Rise  2.0300 0.0340 0.0100             0.420737 1.14029  1.56103           1       100                    | 
|    outB/out_reg[7]/D           DFF_X1        Rise  2.0300 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[7]/CK          DFF_X1        Rise  0.1450 0.0070 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1450 3.1450 | 
| library setup check                       | -0.0290 3.1160 | 
| data required time                        |  3.1160        | 
|                                           |                | 
| data required time                        |  3.1160        | 
| data arrival time                         | -2.0300        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.0880        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[9]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Fall  1.0660 0.0960 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Fall  1.0660 0.0000 0.0180                      3.6056                                                    | 
|    multiplier/i_0/i_452/S      FA_X1         Rise  1.1880 0.1220 0.0170             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Rise  1.1890 0.0010 0.0170    0.0010            3.47199                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Fall  1.2880 0.0990 0.0170             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Fall  1.2880 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Rise  1.4220 0.1340 0.0220             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Rise  1.4310 0.0090 0.0220    0.0090            1.65135                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Fall  1.4480 0.0170 0.0100             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Fall  1.4480 0.0000 0.0100                      1.54936                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Rise  1.4670 0.0190 0.0120             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Rise  1.4670 0.0000 0.0120                      1.59029                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Fall  1.4920 0.0250 0.0160             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Fall  1.4920 0.0000 0.0160                      0.792385                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Fall  1.5500 0.0580 0.0140             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Fall  1.5500 0.0000 0.0140                      0.792385                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Fall  1.6010 0.0510 0.0110             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Fall  1.6010 0.0000 0.0110                      0.895446                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Fall  1.6570 0.0560 0.0120             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2197/A1    NOR3_X1       Fall  1.6570 0.0000 0.0120                      1.4005                                                    | 
|    multiplier/i_0/i_2197/ZN    NOR3_X1       Rise  1.7420 0.0850 0.0710             4.56926  3.44279  8.01205           1       100                    | 
|    multiplier/i_0/i_2174/A3    NOR3_X2       Rise  1.7560 0.0140 0.0710    0.0130            3.44279                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Fall  1.7940 0.0380 0.0280             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2059/B1    OAI21_X1      Fall  1.8000 0.0060 0.0280    0.0010            1.45983                                                   | 
|    multiplier/i_0/i_2059/ZN    OAI21_X1      Rise  1.8370 0.0370 0.0220             0.363286 1.70023  2.06352           1       100                    | 
|    multiplier/i_0/i_2058/A     INV_X1        Rise  1.8370 0.0000 0.0220                      1.70023                                                   | 
|    multiplier/i_0/i_2058/ZN    INV_X1        Fall  1.8560 0.0190 0.0110             1.56993  5.48089  7.05082           3       100                    | 
|    multiplier/i_0/i_2057/B2    OAI21_X1      Fall  1.8560 0.0000 0.0110                      1.55833                                                   | 
|    multiplier/i_0/i_2057/ZN    OAI21_X1      Rise  1.8920 0.0360 0.0210             0.645673 1.70023  2.3459            1       100                    | 
|    multiplier/i_0/i_2056/A     INV_X1        Rise  1.8960 0.0040 0.0210    0.0040            1.70023                                                   | 
|    multiplier/i_0/i_2056/ZN    INV_X1        Fall  1.9170 0.0210 0.0120             2.70932  5.48089  8.19021           3       100                    | 
|    multiplier/i_0/i_2294/A     XOR2_X1       Fall  1.9170 0.0000 0.0120                      2.18123                                                   | 
|    multiplier/i_0/i_2294/Z     XOR2_X1       Fall  1.9700 0.0530 0.0120             1.61832  0.97463  2.59295           1       100                    | 
|    multiplier/i_0/result[41]                 Fall  1.9700 0.0000                                                                                       | 
|    multiplier/result[41]                     Fall  1.9700 0.0000                                                                                       | 
|    outB/inp[9]                               Fall  1.9700 0.0000                                                                                       | 
|    outB/i_0_11/A2              AND2_X1       Fall  1.9700 0.0000 0.0120                      0.894119                                                  | 
|    outB/i_0_11/ZN              AND2_X1       Fall  2.0030 0.0330 0.0070             1.03059  1.14029  2.17088           1       100                    | 
|    outB/out_reg[9]/D           DFF_X1        Fall  2.0040 0.0010 0.0070    0.0010            1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[9]/CK          DFF_X1        Rise  0.1450 0.0070 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1450 3.1450 | 
| library setup check                       | -0.0320 3.1130 | 
| data required time                        |  3.1130        | 
|                                           |                | 
| data required time                        |  3.1130        | 
| data arrival time                         | -2.0040        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.1110        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[4]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Rise  1.0900 0.1200 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Rise  1.0900 0.0000 0.0180                      3.74571                                                   | 
|    multiplier/i_0/i_452/S      FA_X1         Fall  1.1840 0.0940 0.0180             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Fall  1.1840 0.0000 0.0180                      3.39955                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Rise  1.3120 0.1280 0.0160             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Rise  1.3120 0.0000 0.0160                      3.47199                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Fall  1.4160 0.1040 0.0210             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Fall  1.4210 0.0050 0.0210    0.0050            1.56385                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Rise  1.4650 0.0440 0.0260             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Rise  1.4650 0.0000 0.0260                      1.70023                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Fall  1.4800 0.0150 0.0100             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Fall  1.4800 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Rise  1.5020 0.0220 0.0170             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Rise  1.5020 0.0000 0.0170                      0.946814                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Rise  1.5410 0.0390 0.0190             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Rise  1.5420 0.0010 0.0190    0.0010            0.946814                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Rise  1.5730 0.0310 0.0120             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Rise  1.5730 0.0000 0.0120                      0.941939                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Rise  1.6050 0.0320 0.0130             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2175/A1    OAI222_X1     Rise  1.6050 0.0000 0.0130                      1.57659                                                   | 
|    multiplier/i_0/i_2175/ZN    OAI222_X1     Fall  1.6460 0.0410 0.0410             2.58653  3.43046  6.01698           1       100                    | 
|    multiplier/i_0/i_2174/A2    NOR3_X2       Fall  1.6460 0.0000 0.0410                      3.04029                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Rise  1.7690 0.1230 0.0910             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2279/B1    AOI21_X1      Rise  1.7850 0.0160 0.0910    0.0110            1.647                                                     | 
|    multiplier/i_0/i_2279/ZN    AOI21_X1      Fall  1.8190 0.0340 0.0290             0.828954 3.80404  4.63299           2       100                    | 
|    multiplier/i_0/i_2278/B2    OAI21_X1      Fall  1.8190 0.0000 0.0290                      1.55833                                                   | 
|    multiplier/i_0/i_2278/ZN    OAI21_X1      Rise  1.8610 0.0420 0.0220             0.508257 1.70023  2.20849           1       100                    | 
|    multiplier/i_0/i_2277/A     INV_X1        Rise  1.8630 0.0020 0.0220    0.0020            1.70023                                                   | 
|    multiplier/i_0/i_2277/ZN    INV_X1        Fall  1.8780 0.0150 0.0090             0.536218 3.80404  4.34025           2       100                    | 
|    multiplier/i_0/i_2275/B2    OAI21_X1      Fall  1.8780 0.0000 0.0090                      1.55833                                                   | 
|    multiplier/i_0/i_2275/ZN    OAI21_X1      Rise  1.9170 0.0390 0.0250             0.585956 2.57361  3.15956           1       100                    | 
|    multiplier/i_0/i_2274/B     XNOR2_X1      Rise  1.9200 0.0030 0.0250    0.0030            2.57361                                                   | 
|    multiplier/i_0/i_2274/ZN    XNOR2_X1      Rise  1.9630 0.0430 0.0190             0.741935 0.97463  1.71657           1       100                    | 
|    multiplier/i_0/result[36]                 Rise  1.9630 0.0000                                                                                       | 
|    multiplier/result[36]                     Rise  1.9630 0.0000                                                                                       | 
|    outB/inp[4]                               Rise  1.9630 0.0000                                                                                       | 
|    outB/i_0_6/A2               AND2_X1       Rise  1.9630 0.0000 0.0190                      0.97463                                                   | 
|    outB/i_0_6/ZN               AND2_X1       Rise  1.9960 0.0330 0.0100             0.171981 1.14029  1.31227           1       100                    | 
|    outB/out_reg[4]/D           DFF_X1        Rise  1.9960 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[4]/CK          DFF_X1        Rise  0.1460 0.0080 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1460 3.1460 | 
| library setup check                       | -0.0290 3.1170 | 
| data required time                        |  3.1170        | 
|                                           |                | 
| data required time                        |  3.1170        | 
| data arrival time                         | -1.9960        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.1230        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[6]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Fall  1.0660 0.0960 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Fall  1.0660 0.0000 0.0180                      3.6056                                                    | 
|    multiplier/i_0/i_452/S      FA_X1         Rise  1.1880 0.1220 0.0170             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Rise  1.1890 0.0010 0.0170    0.0010            3.47199                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Fall  1.2880 0.0990 0.0170             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Fall  1.2880 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Rise  1.4220 0.1340 0.0220             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Rise  1.4310 0.0090 0.0220    0.0090            1.65135                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Fall  1.4480 0.0170 0.0100             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Fall  1.4480 0.0000 0.0100                      1.54936                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Rise  1.4670 0.0190 0.0120             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Rise  1.4670 0.0000 0.0120                      1.59029                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Fall  1.4920 0.0250 0.0160             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Fall  1.4920 0.0000 0.0160                      0.792385                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Fall  1.5500 0.0580 0.0140             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Fall  1.5500 0.0000 0.0140                      0.792385                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Fall  1.6010 0.0510 0.0110             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Fall  1.6010 0.0000 0.0110                      0.895446                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Fall  1.6570 0.0560 0.0120             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2197/A1    NOR3_X1       Fall  1.6570 0.0000 0.0120                      1.4005                                                    | 
|    multiplier/i_0/i_2197/ZN    NOR3_X1       Rise  1.7420 0.0850 0.0710             4.56926  3.44279  8.01205           1       100                    | 
|    multiplier/i_0/i_2174/A3    NOR3_X2       Rise  1.7560 0.0140 0.0710    0.0130            3.44279                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Fall  1.7940 0.0380 0.0280             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2059/B1    OAI21_X1      Fall  1.8000 0.0060 0.0280    0.0010            1.45983                                                   | 
|    multiplier/i_0/i_2059/ZN    OAI21_X1      Rise  1.8370 0.0370 0.0220             0.363286 1.70023  2.06352           1       100                    | 
|    multiplier/i_0/i_2058/A     INV_X1        Rise  1.8370 0.0000 0.0220                      1.70023                                                   | 
|    multiplier/i_0/i_2058/ZN    INV_X1        Fall  1.8560 0.0190 0.0110             1.56993  5.48089  7.05082           3       100                    | 
|    multiplier/i_0/i_2291/B2    AOI21_X1      Fall  1.8560 0.0000 0.0110                      1.40993                                                   | 
|    multiplier/i_0/i_2291/ZN    AOI21_X1      Rise  1.9020 0.0460 0.0340             0.643027 3.80404  4.44706           2       100                    | 
|    multiplier/i_0/i_2283/A     XOR2_X1       Rise  1.9020 0.0000 0.0340                      2.23214                                                   | 
|    multiplier/i_0/i_2283/Z     XOR2_X1       Rise  1.9530 0.0510 0.0210             0.543566 0.97463  1.5182            1       100                    | 
|    multiplier/i_0/result[38]                 Rise  1.9530 0.0000                                                                                       | 
|    multiplier/result[38]                     Rise  1.9530 0.0000                                                                                       | 
|    outB/inp[6]                               Rise  1.9530 0.0000                                                                                       | 
|    outB/i_0_8/A2               AND2_X1       Rise  1.9530 0.0000 0.0210                      0.97463                                                   | 
|    outB/i_0_8/ZN               AND2_X1       Rise  1.9890 0.0360 0.0110             0.958617 1.14029  2.09891           1       100                    | 
|    outB/out_reg[6]/D           DFF_X1        Rise  1.9890 0.0000 0.0110                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[6]/CK          DFF_X1        Rise  0.1450 0.0070 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1450 3.1450 | 
| library setup check                       | -0.0290 3.1160 | 
| data required time                        |  3.1160        | 
|                                           |                | 
| data required time                        |  3.1160        | 
| data arrival time                         | -1.9890        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.1290        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[3]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Fall  1.0660 0.0960 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Fall  1.0660 0.0000 0.0180                      3.6056                                                    | 
|    multiplier/i_0/i_452/S      FA_X1         Rise  1.1880 0.1220 0.0170             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Rise  1.1890 0.0010 0.0170    0.0010            3.47199                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Fall  1.2880 0.0990 0.0170             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Fall  1.2880 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Rise  1.4220 0.1340 0.0220             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Rise  1.4310 0.0090 0.0220    0.0090            1.65135                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Fall  1.4480 0.0170 0.0100             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Fall  1.4480 0.0000 0.0100                      1.54936                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Rise  1.4670 0.0190 0.0120             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Rise  1.4670 0.0000 0.0120                      1.59029                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Fall  1.4920 0.0250 0.0160             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Fall  1.4920 0.0000 0.0160                      0.792385                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Fall  1.5500 0.0580 0.0140             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Fall  1.5500 0.0000 0.0140                      0.792385                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Fall  1.6010 0.0510 0.0110             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Fall  1.6010 0.0000 0.0110                      0.895446                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Fall  1.6570 0.0560 0.0120             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2197/A1    NOR3_X1       Fall  1.6570 0.0000 0.0120                      1.4005                                                    | 
|    multiplier/i_0/i_2197/ZN    NOR3_X1       Rise  1.7420 0.0850 0.0710             4.56926  3.44279  8.01205           1       100                    | 
|    multiplier/i_0/i_2174/A3    NOR3_X2       Rise  1.7560 0.0140 0.0710    0.0130            3.44279                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Fall  1.7940 0.0380 0.0280             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2279/B1    AOI21_X1      Fall  1.8010 0.0070 0.0280    0.0010            1.44682                                                   | 
|    multiplier/i_0/i_2279/ZN    AOI21_X1      Rise  1.8500 0.0490 0.0350             0.828954 3.80404  4.63299           2       100                    | 
|    multiplier/i_0/i_2278/B2    OAI21_X1      Rise  1.8500 0.0000 0.0350                      1.57189                                                   | 
|    multiplier/i_0/i_2278/ZN    OAI21_X1      Fall  1.8740 0.0240 0.0150             0.508257 1.70023  2.20849           1       100                    | 
|    multiplier/i_0/i_2277/A     INV_X1        Fall  1.8740 0.0000 0.0150                      1.54936                                                   | 
|    multiplier/i_0/i_2277/ZN    INV_X1        Rise  1.8960 0.0220 0.0130             0.536218 3.80404  4.34025           2       100                    | 
|    multiplier/i_0/i_2272/A     XOR2_X1       Rise  1.8960 0.0000 0.0130                      2.23214                                                   | 
|    multiplier/i_0/i_2272/Z     XOR2_X1       Rise  1.9420 0.0460 0.0200             0.483239 0.97463  1.45787           1       100                    | 
|    multiplier/i_0/result[35]                 Rise  1.9420 0.0000                                                                                       | 
|    multiplier/result[35]                     Rise  1.9420 0.0000                                                                                       | 
|    outB/inp[3]                               Rise  1.9420 0.0000                                                                                       | 
|    outB/i_0_5/A2               AND2_X1       Rise  1.9420 0.0000 0.0200                      0.97463                                                   | 
|    outB/i_0_5/ZN               AND2_X1       Rise  1.9770 0.0350 0.0110             0.903538 1.14029  2.04383           1       100                    | 
|    outB/out_reg[3]/D           DFF_X1        Rise  1.9770 0.0000 0.0110                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[3]/CK          DFF_X1        Rise  0.1460 0.0080 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1460 3.1460 | 
| library setup check                       | -0.0290 3.1170 | 
| data required time                        |  3.1170        | 
|                                           |                | 
| data required time                        |  3.1170        | 
| data arrival time                         | -1.9770        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.1420        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[0]/D 
  
 Path Start Point : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[10]/CK         DFF_X1        Rise  0.2010 0.0060 0.1220                      0.949653                                    F             | 
|    regB/out_reg[10]/Q          DFF_X1        Fall  0.3160 0.1150 0.0160             3.54415  8.13647  11.6806           4       100      F             | 
|    regB/out[10]                              Fall  0.3160 0.0000                                                                                       | 
|    multiplier/inputB[10]                     Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/inputB[10]                 Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/i_2615/A     INV_X2        Fall  0.3170 0.0010 0.0160                      2.94332                                                   | 
|    multiplier/i_0/i_2615/ZN    INV_X2        Rise  0.4290 0.1120 0.0970             33.2931  49.7197  83.0128           29      100                    | 
|    multiplier/i_0/i_1711/A1    NOR2_X1       Rise  0.4690 0.0400 0.1030    0.0040            1.71447                                                   | 
|    multiplier/i_0/i_1711/ZN    NOR2_X1       Fall  0.4880 0.0190 0.0270             0.966802 3.47198  4.43879           1       100                    | 
|    multiplier/i_0/i_122/B      FA_X1         Fall  0.4880 0.0000 0.0270                      3.39955                                                   | 
|    multiplier/i_0/i_122/CO     FA_X1         Fall  0.5760 0.0880 0.0160             0.393013 3.47198  3.865             1       100                    | 
|    multiplier/i_0/i_143/B      FA_X1         Fall  0.5760 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_143/CO     FA_X1         Fall  0.6610 0.0850 0.0170             1.43782  2.76208  4.1999            1       100                    | 
|    multiplier/i_0/i_161/CI     FA_X1         Fall  0.6610 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_161/S      FA_X1         Fall  0.7530 0.0920 0.0170             0.401383 2.76208  3.16346           1       100                    | 
|    multiplier/i_0/i_164/CI     FA_X1         Fall  0.7530 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_164/S      FA_X1         Rise  0.8710 0.1180 0.0160             1.16375  2.76208  3.92583           1       100                    | 
|    multiplier/i_0/i_166/CI     FA_X1         Rise  0.8720 0.0010 0.0160    0.0010            2.76208                                                   | 
|    multiplier/i_0/i_166/S      FA_X1         Fall  0.9680 0.0960 0.0170             0.763412 2.76208  3.52549           1       100                    | 
|    multiplier/i_0/i_168/CI     FA_X1         Fall  0.9680 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_168/S      FA_X1         Rise  1.0900 0.1220 0.0190             2.75735  2.76208  5.51943           1       100                    | 
|    multiplier/i_0/i_169/CI     FA_X1         Rise  1.0920 0.0020 0.0190    0.0020            2.76208                                                   | 
|    multiplier/i_0/i_169/S      FA_X1         Fall  1.1890 0.0970 0.0170             0.160302 3.44779  3.60809           1       100                    | 
|    multiplier/i_0/i_170/B      HA_X1         Fall  1.1890 0.0000 0.0170                      3.34175                                                   | 
|    multiplier/i_0/i_170/CO     HA_X1         Fall  1.2280 0.0390 0.0080             0.718488 3.44779  4.16628           1       100                    | 
|    multiplier/i_0/i_189/B      HA_X1         Fall  1.2280 0.0000 0.0080                      3.34175                                                   | 
|    multiplier/i_0/i_189/S      HA_X1         Fall  1.2890 0.0610 0.0150             0.40338  4.95649  5.35988           3       100                    | 
|    multiplier/i_0/i_2206/A2    NOR2_X1       Fall  1.2890 0.0000 0.0150                      1.56385                                                   | 
|    multiplier/i_0/i_2206/ZN    NOR2_X1       Rise  1.3300 0.0410 0.0250             0.458241 3.32658  3.78482           2       100                    | 
|    multiplier/i_0/i_2205/A     INV_X1        Rise  1.3300 0.0000 0.0250                      1.70023                                                   | 
|    multiplier/i_0/i_2205/ZN    INV_X1        Fall  1.3450 0.0150 0.0100             0.836941 3.22254  4.05948           2       100                    | 
|    multiplier/i_0/i_2200/A1    NAND3_X1      Fall  1.3450 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2200/ZN    NAND3_X1      Rise  1.3650 0.0200 0.0150             0.474818 2.57317  3.04798           2       100                    | 
|    multiplier/i_0/i_2194/A     AOI21_X1      Rise  1.3650 0.0000 0.0150                      1.62635                                                   | 
|    multiplier/i_0/i_2194/ZN    AOI21_X1      Fall  1.3800 0.0150 0.0100             0.486727 1.67753  2.16426           1       100                    | 
|    multiplier/i_0/i_2192/A     AOI221_X1     Fall  1.3800 0.0000 0.0100                      1.49739                                                   | 
|    multiplier/i_0/i_2192/ZN    AOI221_X1     Rise  1.5080 0.1280 0.0930             5.65599  3.26533  8.92132           2       100                    | 
|    multiplier/i_0/i_2042/A     OAI21_X1      Rise  1.5380 0.0300 0.0930    0.0290            1.67072                                                   | 
|    multiplier/i_0/i_2042/ZN    OAI21_X1      Fall  1.5690 0.0310 0.0280             0.2079   1.70023  1.90813           1       100                    | 
|    multiplier/i_0/i_2041/A     INV_X1        Fall  1.5690 0.0000 0.0280                      1.54936                                                   | 
|    multiplier/i_0/i_2041/ZN    INV_X1        Rise  1.6070 0.0380 0.0230             2.67238  5.48089  8.15327           3       100                    | 
|    multiplier/i_0/i_2040/B2    OAI21_X1      Rise  1.6070 0.0000 0.0230                      1.57189                                                   | 
|    multiplier/i_0/i_2040/ZN    OAI21_X1      Fall  1.6310 0.0240 0.0200             1.44661  1.70023  3.14684           1       100                    | 
|    multiplier/i_0/i_2039/A     INV_X1        Fall  1.6310 0.0000 0.0200                      1.54936                                                   | 
|    multiplier/i_0/i_2039/ZN    INV_X1        Rise  1.6680 0.0370 0.0250             4.05216  5.48089  9.53305           3       100                    | 
|    multiplier/i_0/i_2038/B2    OAI21_X1      Rise  1.6690 0.0010 0.0250                      1.57189                                                   | 
|    multiplier/i_0/i_2038/ZN    OAI21_X1      Fall  1.6980 0.0290 0.0200             3.38754  1.70023  5.08777           1       100                    | 
|    multiplier/i_0/i_2037/A     INV_X1        Fall  1.6990 0.0010 0.0200    0.0010            1.54936                                                   | 
|    multiplier/i_0/i_2037/ZN    INV_X1        Rise  1.7250 0.0260 0.0150             1.06037  3.909    4.96937           2       100                    | 
|    multiplier/i_0/i_2036/B2    AOI21_X1      Rise  1.7250 0.0000 0.0150                      1.67685                                                   | 
|    multiplier/i_0/i_2036/ZN    AOI21_X1      Fall  1.7480 0.0230 0.0130             0.934036 3.80404  4.73807           2       100                    | 
|    multiplier/i_0/i_2035/B2    OAI21_X1      Fall  1.7480 0.0000 0.0130                      1.55833                                                   | 
|    multiplier/i_0/i_2035/ZN    OAI21_X1      Rise  1.7820 0.0340 0.0190             0.188312 1.70023  1.88854           1       100                    | 
|    multiplier/i_0/i_2034/A     INV_X1        Rise  1.7820 0.0000 0.0190                      1.70023                                                   | 
|    multiplier/i_0/i_2034/ZN    INV_X1        Fall  1.7960 0.0140 0.0090             0.419385 3.80404  4.22342           2       100                    | 
|    multiplier/i_0/i_2033/B2    OAI21_X1      Fall  1.7960 0.0000 0.0090                      1.55833                                                   | 
|    multiplier/i_0/i_2033/ZN    OAI21_X1      Rise  1.8350 0.0390 0.0250             0.658734 2.41145  3.07019           1       100                    | 
|    multiplier/i_0/i_2032/B     XOR2_X1       Rise  1.8350 0.0000 0.0250                      2.36355                                                   | 
|    multiplier/i_0/i_2032/Z     XOR2_X1       Rise  1.9000 0.0650 0.0360             3.86536  0.97463  4.83999           1       100                    | 
|    multiplier/i_0/result[32]                 Rise  1.9000 0.0000                                                                                       | 
|    multiplier/result[32]                     Rise  1.9000 0.0000                                                                                       | 
|    outB/inp[0]                               Rise  1.9000 0.0000                                                                                       | 
|    outB/i_0_2/A2               AND2_X1       Rise  1.9190 0.0190 0.0360    0.0190            0.97463                                                   | 
|    outB/i_0_2/ZN               AND2_X1       Rise  1.9560 0.0370 0.0100             0.263369 1.14029  1.40366           1       100                    | 
|    outB/out_reg[0]/D           DFF_X1        Rise  1.9560 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[0]/CK          DFF_X1        Rise  0.1460 0.0080 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1460 3.1460 | 
| library setup check                       | -0.0290 3.1170 | 
| data required time                        |  3.1170        | 
|                                           |                | 
| data required time                        |  3.1170        | 
| data arrival time                         | -1.9560        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.1630        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[5]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Fall  1.0660 0.0960 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Fall  1.0660 0.0000 0.0180                      3.6056                                                    | 
|    multiplier/i_0/i_452/S      FA_X1         Rise  1.1880 0.1220 0.0170             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Rise  1.1890 0.0010 0.0170    0.0010            3.47199                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Fall  1.2880 0.0990 0.0170             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Fall  1.2880 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Rise  1.4220 0.1340 0.0220             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Rise  1.4310 0.0090 0.0220    0.0090            1.65135                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Fall  1.4480 0.0170 0.0100             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Fall  1.4480 0.0000 0.0100                      1.54936                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Rise  1.4670 0.0190 0.0120             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Rise  1.4670 0.0000 0.0120                      1.59029                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Fall  1.4920 0.0250 0.0160             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Fall  1.4920 0.0000 0.0160                      0.792385                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Fall  1.5500 0.0580 0.0140             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Fall  1.5500 0.0000 0.0140                      0.792385                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Fall  1.6010 0.0510 0.0110             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Fall  1.6010 0.0000 0.0110                      0.895446                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Fall  1.6570 0.0560 0.0120             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2197/A1    NOR3_X1       Fall  1.6570 0.0000 0.0120                      1.4005                                                    | 
|    multiplier/i_0/i_2197/ZN    NOR3_X1       Rise  1.7420 0.0850 0.0710             4.56926  3.44279  8.01205           1       100                    | 
|    multiplier/i_0/i_2174/A3    NOR3_X2       Rise  1.7560 0.0140 0.0710    0.0130            3.44279                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Fall  1.7940 0.0380 0.0280             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2059/B1    OAI21_X1      Fall  1.8000 0.0060 0.0280    0.0010            1.45983                                                   | 
|    multiplier/i_0/i_2059/ZN    OAI21_X1      Rise  1.8370 0.0370 0.0220             0.363286 1.70023  2.06352           1       100                    | 
|    multiplier/i_0/i_2058/A     INV_X1        Rise  1.8370 0.0000 0.0220                      1.70023                                                   | 
|    multiplier/i_0/i_2058/ZN    INV_X1        Fall  1.8560 0.0190 0.0110             1.56993  5.48089  7.05082           3       100                    | 
|    multiplier/i_0/i_2282/A     XOR2_X1       Fall  1.8560 0.0000 0.0110                      2.18123                                                   | 
|    multiplier/i_0/i_2282/Z     XOR2_X1       Fall  1.9070 0.0510 0.0110             0.788338 0.97463  1.76297           1       100                    | 
|    multiplier/i_0/result[37]                 Fall  1.9070 0.0000                                                                                       | 
|    multiplier/result[37]                     Fall  1.9070 0.0000                                                                                       | 
|    outB/inp[5]                               Fall  1.9070 0.0000                                                                                       | 
|    outB/i_0_7/A2               AND2_X1       Fall  1.9080 0.0010 0.0110    0.0010            0.894119                                                  | 
|    outB/i_0_7/ZN               AND2_X1       Fall  1.9400 0.0320 0.0070             0.767819 1.14029  1.90811           1       100                    | 
|    outB/out_reg[5]/D           DFF_X1        Fall  1.9410 0.0010 0.0070    0.0010            1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[5]/CK          DFF_X1        Rise  0.1450 0.0070 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1450 3.1450 | 
| library setup check                       | -0.0320 3.1130 | 
| data required time                        |  3.1130        | 
|                                           |                | 
| data required time                        |  3.1130        | 
| data arrival time                         | -1.9410        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.1740        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[2]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Fall  1.0660 0.0960 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Fall  1.0660 0.0000 0.0180                      3.6056                                                    | 
|    multiplier/i_0/i_452/S      FA_X1         Rise  1.1880 0.1220 0.0170             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Rise  1.1890 0.0010 0.0170    0.0010            3.47199                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Fall  1.2880 0.0990 0.0170             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Fall  1.2880 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Rise  1.4220 0.1340 0.0220             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Rise  1.4310 0.0090 0.0220    0.0090            1.65135                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Fall  1.4480 0.0170 0.0100             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Fall  1.4480 0.0000 0.0100                      1.54936                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Rise  1.4670 0.0190 0.0120             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Rise  1.4670 0.0000 0.0120                      1.59029                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Fall  1.4920 0.0250 0.0160             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Fall  1.4920 0.0000 0.0160                      0.792385                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Fall  1.5500 0.0580 0.0140             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Fall  1.5500 0.0000 0.0140                      0.792385                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Fall  1.6010 0.0510 0.0110             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Fall  1.6010 0.0000 0.0110                      0.895446                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Fall  1.6570 0.0560 0.0120             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2197/A1    NOR3_X1       Fall  1.6570 0.0000 0.0120                      1.4005                                                    | 
|    multiplier/i_0/i_2197/ZN    NOR3_X1       Rise  1.7420 0.0850 0.0710             4.56926  3.44279  8.01205           1       100                    | 
|    multiplier/i_0/i_2174/A3    NOR3_X2       Rise  1.7560 0.0140 0.0710    0.0130            3.44279                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Fall  1.7940 0.0380 0.0280             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2279/B1    AOI21_X1      Fall  1.8010 0.0070 0.0280    0.0010            1.44682                                                   | 
|    multiplier/i_0/i_2279/ZN    AOI21_X1      Rise  1.8500 0.0490 0.0350             0.828954 3.80404  4.63299           2       100                    | 
|    multiplier/i_0/i_2271/A     XOR2_X1       Rise  1.8500 0.0000 0.0350                      2.23214                                                   | 
|    multiplier/i_0/i_2271/Z     XOR2_X1       Rise  1.9030 0.0530 0.0230             0.960437 0.97463  1.93507           1       100                    | 
|    multiplier/i_0/result[34]                 Rise  1.9030 0.0000                                                                                       | 
|    multiplier/result[34]                     Rise  1.9030 0.0000                                                                                       | 
|    outB/inp[2]                               Rise  1.9030 0.0000                                                                                       | 
|    outB/i_0_4/A2               AND2_X1       Rise  1.9070 0.0040 0.0230    0.0040            0.97463                                                   | 
|    outB/i_0_4/ZN               AND2_X1       Rise  1.9420 0.0350 0.0100             0.387338 1.14029  1.52763           1       100                    | 
|    outB/out_reg[2]/D           DFF_X1        Rise  1.9420 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[2]/CK          DFF_X1        Rise  0.1460 0.0080 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1460 3.1460 | 
| library setup check                       | -0.0290 3.1170 | 
| data required time                        |  3.1170        | 
|                                           |                | 
| data required time                        |  3.1170        | 
| data arrival time                         | -1.9420        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.1770        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[1]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2040 0.0090 0.1220                      0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1        Rise  0.3110 0.1070 0.0090             0.25741  1.77921  2.03662           1       100      F             | 
|    regB/drc_ipo_c3/A           BUF_X2        Rise  0.3110 0.0000 0.0090                      1.77921                                                   | 
|    regB/drc_ipo_c3/Z           BUF_X2        Rise  0.4150 0.1040 0.1070             34.8111  48.0722  82.8832           30      100                    | 
|    regB/out[31]                              Rise  0.4150 0.0000                                                                                       | 
|    multiplier/inputB[31]                     Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/inputB[31]                 Rise  0.4150 0.0000                                                                                       | 
|    multiplier/i_0/i_2636/A     INV_X1        Rise  0.4160 0.0010 0.1070                      1.70023                                                   | 
|    multiplier/i_0/i_2636/ZN    INV_X1        Fall  0.4820 0.0660 0.0470             19.8293  4.95005  24.7794           3       100                    | 
|    multiplier/i_0/i_2569/A1    NOR2_X1       Fall  0.4910 0.0090 0.0470    0.0030            1.41309                                                   | 
|    multiplier/i_0/i_2569/ZN    NOR2_X1       Rise  0.6050 0.1140 0.0870             13.3579  3.26108  16.619            2       100                    | 
|    multiplier/i_0/i_2567/A1    NAND2_X1      Rise  0.6270 0.0220 0.0870    0.0170            1.59903                                                   | 
|    multiplier/i_0/i_2567/ZN    NAND2_X1      Fall  0.7110 0.0840 0.0550             17.1986  5.41642  22.615            2       100                    | 
|    multiplier/i_0/i_1184/A     OAI21_X1      Fall  0.7260 0.0150 0.0550    0.0150            1.51857                                                   | 
|    multiplier/i_0/i_1184/ZN    OAI21_X1      Rise  0.8060 0.0800 0.0930             14.5831  2.76208  17.3452           1       100                    | 
|    multiplier/i_0/i_446/CI     FA_X1         Rise  0.8560 0.0500 0.0930    0.0450            2.76208                                                   | 
|    multiplier/i_0/i_446/S      FA_X1         Fall  0.9700 0.1140 0.0160             0.332474 2.76208  3.09455           1       100                    | 
|    multiplier/i_0/i_448/CI     FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    multiplier/i_0/i_448/S      FA_X1         Fall  1.0660 0.0960 0.0180             1.06652  3.74571  4.81223           1       100                    | 
|    multiplier/i_0/i_452/A      FA_X1         Fall  1.0660 0.0000 0.0180                      3.6056                                                    | 
|    multiplier/i_0/i_452/S      FA_X1         Rise  1.1880 0.1220 0.0170             0.976424 3.47198  4.44841           1       100                    | 
|    multiplier/i_0/i_454/B      FA_X1         Rise  1.1890 0.0010 0.0170    0.0010            3.47199                                                   | 
|    multiplier/i_0/i_454/S      FA_X1         Fall  1.2880 0.0990 0.0170             0.392821 3.47198  3.86481           1       100                    | 
|    multiplier/i_0/i_455/B      FA_X1         Fall  1.2880 0.0000 0.0170                      3.39955                                                   | 
|    multiplier/i_0/i_455/S      FA_X1         Rise  1.4220 0.1340 0.0220             3.44871  3.35157  6.80029           2       100                    | 
|    multiplier/i_0/i_2266/A2    NOR2_X1       Rise  1.4310 0.0090 0.0220    0.0090            1.65135                                                   | 
|    multiplier/i_0/i_2266/ZN    NOR2_X1       Fall  1.4480 0.0170 0.0100             0.593931 3.3177   3.91163           2       100                    | 
|    multiplier/i_0/i_2265/A     INV_X1        Fall  1.4480 0.0000 0.0100                      1.54936                                                   | 
|    multiplier/i_0/i_2265/ZN    INV_X1        Rise  1.4670 0.0190 0.0120             0.764239 3.261    4.02524           2       100                    | 
|    multiplier/i_0/i_2259/A1    NAND3_X1      Rise  1.4670 0.0000 0.0120                      1.59029                                                   | 
|    multiplier/i_0/i_2259/ZN    NAND3_X1      Fall  1.4920 0.0250 0.0160             1.38268  2.5234   3.90608           2       100                    | 
|    multiplier/i_0/i_2256/A1    OR2_X1        Fall  1.4920 0.0000 0.0160                      0.792385                                                  | 
|    multiplier/i_0/i_2256/ZN    OR2_X1        Fall  1.5500 0.0580 0.0140             4.24488  2.54323  6.78811           2       100                    | 
|    multiplier/i_0/i_2208/A1    OR2_X1        Fall  1.5500 0.0000 0.0140                      0.792385                                                  | 
|    multiplier/i_0/i_2208/ZN    OR2_X1        Fall  1.6010 0.0510 0.0110             1.10791  2.55941  3.66732           2       100                    | 
|    multiplier/i_0/i_2207/A2    OR2_X1        Fall  1.6010 0.0000 0.0110                      0.895446                                                  | 
|    multiplier/i_0/i_2207/ZN    OR2_X1        Fall  1.6570 0.0560 0.0120             0.770937 3.34016  4.11109           2       100                    | 
|    multiplier/i_0/i_2197/A1    NOR3_X1       Fall  1.6570 0.0000 0.0120                      1.4005                                                    | 
|    multiplier/i_0/i_2197/ZN    NOR3_X1       Rise  1.7420 0.0850 0.0710             4.56926  3.44279  8.01205           1       100                    | 
|    multiplier/i_0/i_2174/A3    NOR3_X2       Rise  1.7560 0.0140 0.0710    0.0130            3.44279                                                   | 
|    multiplier/i_0/i_2174/ZN    NOR3_X2       Fall  1.7940 0.0380 0.0280             13.4132  7.1575   20.5707           4       100                    | 
|    multiplier/i_0/i_2270/A     XOR2_X1       Fall  1.8010 0.0070 0.0280    0.0010            2.18123                                                   | 
|    multiplier/i_0/i_2270/Z     XOR2_X1       Fall  1.8590 0.0580 0.0230             0.461288 0.97463  1.43592           1       100                    | 
|    multiplier/i_0/result[33]                 Fall  1.8590 0.0000                                                                                       | 
|    multiplier/result[33]                     Fall  1.8590 0.0000                                                                                       | 
|    outB/inp[1]                               Fall  1.8590 0.0000                                                                                       | 
|    outB/i_0_3/A2               AND2_X1       Fall  1.8590 0.0000 0.0230                      0.894119                                                  | 
|    outB/i_0_3/ZN               AND2_X1       Fall  1.8970 0.0380 0.0070             0.420401 1.14029  1.56069           1       100                    | 
|    outB/out_reg[1]/D           DFF_X1        Fall  1.8970 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090 0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040 9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130 12.27    4.58396  16.854            3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0490 0.0010 0.0130          1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0940 0.0450 0.0200 5.79276  14.4082  20.201            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0960 0.0020 0.0200          7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1380 0.0420 0.0220 30.309   27.4061  57.715            32      100      FA   K        | 
|    outB/out_reg[1]/CK          DFF_X1        Rise  0.1460 0.0080 0.0220          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1460 3.1460 | 
| library setup check                       | -0.0320 3.1140 | 
| data required time                        |  3.1140        | 
|                                           |                | 
| data required time                        |  3.1140        | 
| data arrival time                         | -1.8970        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.2190        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[31]/D 
  
 Path Start Point : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[10]/CK         DFF_X1        Rise  0.2010 0.0060 0.1220                      0.949653                                    F             | 
|    regB/out_reg[10]/Q          DFF_X1        Fall  0.3160 0.1150 0.0160             3.54415  8.13647  11.6806           4       100      F             | 
|    regB/out[10]                              Fall  0.3160 0.0000                                                                                       | 
|    multiplier/inputB[10]                     Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/inputB[10]                 Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/i_2615/A     INV_X2        Fall  0.3170 0.0010 0.0160                      2.94332                                                   | 
|    multiplier/i_0/i_2615/ZN    INV_X2        Rise  0.4290 0.1120 0.0970             33.2931  49.7197  83.0128           29      100                    | 
|    multiplier/i_0/i_1711/A1    NOR2_X1       Rise  0.4690 0.0400 0.1030    0.0040            1.71447                                                   | 
|    multiplier/i_0/i_1711/ZN    NOR2_X1       Fall  0.4880 0.0190 0.0270             0.966802 3.47198  4.43879           1       100                    | 
|    multiplier/i_0/i_122/B      FA_X1         Fall  0.4880 0.0000 0.0270                      3.39955                                                   | 
|    multiplier/i_0/i_122/CO     FA_X1         Fall  0.5760 0.0880 0.0160             0.393013 3.47198  3.865             1       100                    | 
|    multiplier/i_0/i_143/B      FA_X1         Fall  0.5760 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_143/CO     FA_X1         Fall  0.6610 0.0850 0.0170             1.43782  2.76208  4.1999            1       100                    | 
|    multiplier/i_0/i_161/CI     FA_X1         Fall  0.6610 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_161/S      FA_X1         Fall  0.7530 0.0920 0.0170             0.401383 2.76208  3.16346           1       100                    | 
|    multiplier/i_0/i_164/CI     FA_X1         Fall  0.7530 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_164/S      FA_X1         Rise  0.8710 0.1180 0.0160             1.16375  2.76208  3.92583           1       100                    | 
|    multiplier/i_0/i_166/CI     FA_X1         Rise  0.8720 0.0010 0.0160    0.0010            2.76208                                                   | 
|    multiplier/i_0/i_166/S      FA_X1         Fall  0.9680 0.0960 0.0170             0.763412 2.76208  3.52549           1       100                    | 
|    multiplier/i_0/i_168/CI     FA_X1         Fall  0.9680 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_168/S      FA_X1         Rise  1.0900 0.1220 0.0190             2.75735  2.76208  5.51943           1       100                    | 
|    multiplier/i_0/i_169/CI     FA_X1         Rise  1.0920 0.0020 0.0190    0.0020            2.76208                                                   | 
|    multiplier/i_0/i_169/S      FA_X1         Fall  1.1890 0.0970 0.0170             0.160302 3.44779  3.60809           1       100                    | 
|    multiplier/i_0/i_170/B      HA_X1         Fall  1.1890 0.0000 0.0170                      3.34175                                                   | 
|    multiplier/i_0/i_170/CO     HA_X1         Fall  1.2280 0.0390 0.0080             0.718488 3.44779  4.16628           1       100                    | 
|    multiplier/i_0/i_189/B      HA_X1         Fall  1.2280 0.0000 0.0080                      3.34175                                                   | 
|    multiplier/i_0/i_189/S      HA_X1         Fall  1.2890 0.0610 0.0150             0.40338  4.95649  5.35988           3       100                    | 
|    multiplier/i_0/i_2206/A2    NOR2_X1       Fall  1.2890 0.0000 0.0150                      1.56385                                                   | 
|    multiplier/i_0/i_2206/ZN    NOR2_X1       Rise  1.3300 0.0410 0.0250             0.458241 3.32658  3.78482           2       100                    | 
|    multiplier/i_0/i_2205/A     INV_X1        Rise  1.3300 0.0000 0.0250                      1.70023                                                   | 
|    multiplier/i_0/i_2205/ZN    INV_X1        Fall  1.3450 0.0150 0.0100             0.836941 3.22254  4.05948           2       100                    | 
|    multiplier/i_0/i_2200/A1    NAND3_X1      Fall  1.3450 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2200/ZN    NAND3_X1      Rise  1.3650 0.0200 0.0150             0.474818 2.57317  3.04798           2       100                    | 
|    multiplier/i_0/i_2194/A     AOI21_X1      Rise  1.3650 0.0000 0.0150                      1.62635                                                   | 
|    multiplier/i_0/i_2194/ZN    AOI21_X1      Fall  1.3800 0.0150 0.0100             0.486727 1.67753  2.16426           1       100                    | 
|    multiplier/i_0/i_2192/A     AOI221_X1     Fall  1.3800 0.0000 0.0100                      1.49739                                                   | 
|    multiplier/i_0/i_2192/ZN    AOI221_X1     Rise  1.5080 0.1280 0.0930             5.65599  3.26533  8.92132           2       100                    | 
|    multiplier/i_0/i_2042/A     OAI21_X1      Rise  1.5380 0.0300 0.0930    0.0290            1.67072                                                   | 
|    multiplier/i_0/i_2042/ZN    OAI21_X1      Fall  1.5690 0.0310 0.0280             0.2079   1.70023  1.90813           1       100                    | 
|    multiplier/i_0/i_2041/A     INV_X1        Fall  1.5690 0.0000 0.0280                      1.54936                                                   | 
|    multiplier/i_0/i_2041/ZN    INV_X1        Rise  1.6070 0.0380 0.0230             2.67238  5.48089  8.15327           3       100                    | 
|    multiplier/i_0/i_2040/B2    OAI21_X1      Rise  1.6070 0.0000 0.0230                      1.57189                                                   | 
|    multiplier/i_0/i_2040/ZN    OAI21_X1      Fall  1.6310 0.0240 0.0200             1.44661  1.70023  3.14684           1       100                    | 
|    multiplier/i_0/i_2039/A     INV_X1        Fall  1.6310 0.0000 0.0200                      1.54936                                                   | 
|    multiplier/i_0/i_2039/ZN    INV_X1        Rise  1.6680 0.0370 0.0250             4.05216  5.48089  9.53305           3       100                    | 
|    multiplier/i_0/i_2038/B2    OAI21_X1      Rise  1.6690 0.0010 0.0250                      1.57189                                                   | 
|    multiplier/i_0/i_2038/ZN    OAI21_X1      Fall  1.6980 0.0290 0.0200             3.38754  1.70023  5.08777           1       100                    | 
|    multiplier/i_0/i_2037/A     INV_X1        Fall  1.6990 0.0010 0.0200    0.0010            1.54936                                                   | 
|    multiplier/i_0/i_2037/ZN    INV_X1        Rise  1.7250 0.0260 0.0150             1.06037  3.909    4.96937           2       100                    | 
|    multiplier/i_0/i_2036/B2    AOI21_X1      Rise  1.7250 0.0000 0.0150                      1.67685                                                   | 
|    multiplier/i_0/i_2036/ZN    AOI21_X1      Fall  1.7480 0.0230 0.0130             0.934036 3.80404  4.73807           2       100                    | 
|    multiplier/i_0/i_2035/B2    OAI21_X1      Fall  1.7480 0.0000 0.0130                      1.55833                                                   | 
|    multiplier/i_0/i_2035/ZN    OAI21_X1      Rise  1.7820 0.0340 0.0190             0.188312 1.70023  1.88854           1       100                    | 
|    multiplier/i_0/i_2034/A     INV_X1        Rise  1.7820 0.0000 0.0190                      1.70023                                                   | 
|    multiplier/i_0/i_2034/ZN    INV_X1        Fall  1.7960 0.0140 0.0090             0.419385 3.80404  4.22342           2       100                    | 
|    multiplier/i_0/i_2254/A     XOR2_X1       Fall  1.7960 0.0000 0.0090                      2.18123                                                   | 
|    multiplier/i_0/i_2254/Z     XOR2_X1       Fall  1.8450 0.0490 0.0110             0.312206 0.97463  1.28684           1       100                    | 
|    multiplier/i_0/result[31]                 Fall  1.8450 0.0000                                                                                       | 
|    multiplier/result[31]                     Fall  1.8450 0.0000                                                                                       | 
|    outA/inp[31]                              Fall  1.8450 0.0000                                                                                       | 
|    outA/i_0_33/A2              AND2_X1       Fall  1.8450 0.0000 0.0110                      0.894119                                                  | 
|    outA/i_0_33/ZN              AND2_X1       Fall  1.8760 0.0310 0.0080             0.302023 1.14029  1.44231           1       100                    | 
|    outA/out_reg[31]/D          DFF_X1        Fall  1.8760 0.0000 0.0080                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810 0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[31]/CK         DFF_X1        Rise  0.1820 0.0010 0.1080    -0.0030           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1820 3.1820 | 
| library setup check                       | -0.0220 3.1600 | 
| data required time                        |  3.1600        | 
|                                           |                | 
| data required time                        |  3.1600        | 
| data arrival time                         | -1.8760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.2860        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[28]/D 
  
 Path Start Point : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[10]/CK         DFF_X1        Rise  0.2010 0.0060 0.1220                      0.949653                                    F             | 
|    regB/out_reg[10]/Q          DFF_X1        Fall  0.3160 0.1150 0.0160             3.54415  8.13647  11.6806           4       100      F             | 
|    regB/out[10]                              Fall  0.3160 0.0000                                                                                       | 
|    multiplier/inputB[10]                     Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/inputB[10]                 Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/i_2615/A     INV_X2        Fall  0.3170 0.0010 0.0160                      2.94332                                                   | 
|    multiplier/i_0/i_2615/ZN    INV_X2        Rise  0.4290 0.1120 0.0970             33.2931  49.7197  83.0128           29      100                    | 
|    multiplier/i_0/i_1711/A1    NOR2_X1       Rise  0.4690 0.0400 0.1030    0.0040            1.71447                                                   | 
|    multiplier/i_0/i_1711/ZN    NOR2_X1       Fall  0.4880 0.0190 0.0270             0.966802 3.47198  4.43879           1       100                    | 
|    multiplier/i_0/i_122/B      FA_X1         Fall  0.4880 0.0000 0.0270                      3.39955                                                   | 
|    multiplier/i_0/i_122/CO     FA_X1         Fall  0.5760 0.0880 0.0160             0.393013 3.47198  3.865             1       100                    | 
|    multiplier/i_0/i_143/B      FA_X1         Fall  0.5760 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_143/CO     FA_X1         Fall  0.6610 0.0850 0.0170             1.43782  2.76208  4.1999            1       100                    | 
|    multiplier/i_0/i_161/CI     FA_X1         Fall  0.6610 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_161/S      FA_X1         Fall  0.7530 0.0920 0.0170             0.401383 2.76208  3.16346           1       100                    | 
|    multiplier/i_0/i_164/CI     FA_X1         Fall  0.7530 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_164/S      FA_X1         Rise  0.8710 0.1180 0.0160             1.16375  2.76208  3.92583           1       100                    | 
|    multiplier/i_0/i_166/CI     FA_X1         Rise  0.8720 0.0010 0.0160    0.0010            2.76208                                                   | 
|    multiplier/i_0/i_166/S      FA_X1         Fall  0.9680 0.0960 0.0170             0.763412 2.76208  3.52549           1       100                    | 
|    multiplier/i_0/i_168/CI     FA_X1         Fall  0.9680 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_168/S      FA_X1         Rise  1.0900 0.1220 0.0190             2.75735  2.76208  5.51943           1       100                    | 
|    multiplier/i_0/i_169/CI     FA_X1         Rise  1.0920 0.0020 0.0190    0.0020            2.76208                                                   | 
|    multiplier/i_0/i_169/S      FA_X1         Fall  1.1890 0.0970 0.0170             0.160302 3.44779  3.60809           1       100                    | 
|    multiplier/i_0/i_170/B      HA_X1         Fall  1.1890 0.0000 0.0170                      3.34175                                                   | 
|    multiplier/i_0/i_170/CO     HA_X1         Fall  1.2280 0.0390 0.0080             0.718488 3.44779  4.16628           1       100                    | 
|    multiplier/i_0/i_189/B      HA_X1         Fall  1.2280 0.0000 0.0080                      3.34175                                                   | 
|    multiplier/i_0/i_189/S      HA_X1         Fall  1.2890 0.0610 0.0150             0.40338  4.95649  5.35988           3       100                    | 
|    multiplier/i_0/i_2206/A2    NOR2_X1       Fall  1.2890 0.0000 0.0150                      1.56385                                                   | 
|    multiplier/i_0/i_2206/ZN    NOR2_X1       Rise  1.3300 0.0410 0.0250             0.458241 3.32658  3.78482           2       100                    | 
|    multiplier/i_0/i_2205/A     INV_X1        Rise  1.3300 0.0000 0.0250                      1.70023                                                   | 
|    multiplier/i_0/i_2205/ZN    INV_X1        Fall  1.3450 0.0150 0.0100             0.836941 3.22254  4.05948           2       100                    | 
|    multiplier/i_0/i_2200/A1    NAND3_X1      Fall  1.3450 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2200/ZN    NAND3_X1      Rise  1.3650 0.0200 0.0150             0.474818 2.57317  3.04798           2       100                    | 
|    multiplier/i_0/i_2194/A     AOI21_X1      Rise  1.3650 0.0000 0.0150                      1.62635                                                   | 
|    multiplier/i_0/i_2194/ZN    AOI21_X1      Fall  1.3800 0.0150 0.0100             0.486727 1.67753  2.16426           1       100                    | 
|    multiplier/i_0/i_2192/A     AOI221_X1     Fall  1.3800 0.0000 0.0100                      1.49739                                                   | 
|    multiplier/i_0/i_2192/ZN    AOI221_X1     Rise  1.5080 0.1280 0.0930             5.65599  3.26533  8.92132           2       100                    | 
|    multiplier/i_0/i_2042/A     OAI21_X1      Rise  1.5380 0.0300 0.0930    0.0290            1.67072                                                   | 
|    multiplier/i_0/i_2042/ZN    OAI21_X1      Fall  1.5690 0.0310 0.0280             0.2079   1.70023  1.90813           1       100                    | 
|    multiplier/i_0/i_2041/A     INV_X1        Fall  1.5690 0.0000 0.0280                      1.54936                                                   | 
|    multiplier/i_0/i_2041/ZN    INV_X1        Rise  1.6070 0.0380 0.0230             2.67238  5.48089  8.15327           3       100                    | 
|    multiplier/i_0/i_2040/B2    OAI21_X1      Rise  1.6070 0.0000 0.0230                      1.57189                                                   | 
|    multiplier/i_0/i_2040/ZN    OAI21_X1      Fall  1.6310 0.0240 0.0200             1.44661  1.70023  3.14684           1       100                    | 
|    multiplier/i_0/i_2039/A     INV_X1        Fall  1.6310 0.0000 0.0200                      1.54936                                                   | 
|    multiplier/i_0/i_2039/ZN    INV_X1        Rise  1.6680 0.0370 0.0250             4.05216  5.48089  9.53305           3       100                    | 
|    multiplier/i_0/i_2249/B2    AOI21_X1      Rise  1.6690 0.0010 0.0250                      1.67685                                                   | 
|    multiplier/i_0/i_2249/ZN    AOI21_X1      Fall  1.6950 0.0260 0.0140             0.970735 3.80404  4.77477           2       100                    | 
|    multiplier/i_0/i_2248/B2    OAI21_X1      Fall  1.6950 0.0000 0.0140                      1.55833                                                   | 
|    multiplier/i_0/i_2248/ZN    OAI21_X1      Rise  1.7310 0.0360 0.0210             0.563768 1.70023  2.264             1       100                    | 
|    multiplier/i_0/i_2247/A     INV_X1        Rise  1.7310 0.0000 0.0210                      1.70023                                                   | 
|    multiplier/i_0/i_2247/ZN    INV_X1        Fall  1.7460 0.0150 0.0090             0.805742 3.80404  4.60978           2       100                    | 
|    multiplier/i_0/i_2245/B2    OAI21_X1      Fall  1.7460 0.0000 0.0090                      1.55833                                                   | 
|    multiplier/i_0/i_2245/ZN    OAI21_X1      Rise  1.7840 0.0380 0.0240             0.304509 2.57361  2.87812           1       100                    | 
|    multiplier/i_0/i_2244/B     XNOR2_X1      Rise  1.7840 0.0000 0.0240                      2.57361                                                   | 
|    multiplier/i_0/i_2244/ZN    XNOR2_X1      Rise  1.8260 0.0420 0.0180             0.522482 0.97463  1.49711           1       100                    | 
|    multiplier/i_0/result[28]                 Rise  1.8260 0.0000                                                                                       | 
|    multiplier/result[28]                     Rise  1.8260 0.0000                                                                                       | 
|    outA/inp[28]                              Rise  1.8260 0.0000                                                                                       | 
|    outA/i_0_30/A2              AND2_X1       Rise  1.8260 0.0000 0.0180                      0.97463                                                   | 
|    outA/i_0_30/ZN              AND2_X1       Rise  1.8600 0.0340 0.0120             0.49507  1.14029  1.63536           1       100                    | 
|    outA/out_reg[28]/D          DFF_X1        Rise  1.8600 0.0000 0.0120                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810 0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[28]/CK         DFF_X1        Rise  0.1820 0.0010 0.1080    -0.0030           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1820 3.1820 | 
| library setup check                       | -0.0330 3.1490 | 
| data required time                        |  3.1490        | 
|                                           |                | 
| data required time                        |  3.1490        | 
| data arrival time                         | -1.8600        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.2910        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[30]/D 
  
 Path Start Point : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[10]/CK         DFF_X1        Rise  0.2010 0.0060 0.1220                      0.949653                                    F             | 
|    regB/out_reg[10]/Q          DFF_X1        Fall  0.3160 0.1150 0.0160             3.54415  8.13647  11.6806           4       100      F             | 
|    regB/out[10]                              Fall  0.3160 0.0000                                                                                       | 
|    multiplier/inputB[10]                     Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/inputB[10]                 Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/i_2615/A     INV_X2        Fall  0.3170 0.0010 0.0160                      2.94332                                                   | 
|    multiplier/i_0/i_2615/ZN    INV_X2        Rise  0.4290 0.1120 0.0970             33.2931  49.7197  83.0128           29      100                    | 
|    multiplier/i_0/i_1711/A1    NOR2_X1       Rise  0.4690 0.0400 0.1030    0.0040            1.71447                                                   | 
|    multiplier/i_0/i_1711/ZN    NOR2_X1       Fall  0.4880 0.0190 0.0270             0.966802 3.47198  4.43879           1       100                    | 
|    multiplier/i_0/i_122/B      FA_X1         Fall  0.4880 0.0000 0.0270                      3.39955                                                   | 
|    multiplier/i_0/i_122/CO     FA_X1         Fall  0.5760 0.0880 0.0160             0.393013 3.47198  3.865             1       100                    | 
|    multiplier/i_0/i_143/B      FA_X1         Fall  0.5760 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_143/CO     FA_X1         Fall  0.6610 0.0850 0.0170             1.43782  2.76208  4.1999            1       100                    | 
|    multiplier/i_0/i_161/CI     FA_X1         Fall  0.6610 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_161/S      FA_X1         Fall  0.7530 0.0920 0.0170             0.401383 2.76208  3.16346           1       100                    | 
|    multiplier/i_0/i_164/CI     FA_X1         Fall  0.7530 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_164/S      FA_X1         Rise  0.8710 0.1180 0.0160             1.16375  2.76208  3.92583           1       100                    | 
|    multiplier/i_0/i_166/CI     FA_X1         Rise  0.8720 0.0010 0.0160    0.0010            2.76208                                                   | 
|    multiplier/i_0/i_166/S      FA_X1         Fall  0.9680 0.0960 0.0170             0.763412 2.76208  3.52549           1       100                    | 
|    multiplier/i_0/i_168/CI     FA_X1         Fall  0.9680 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_168/S      FA_X1         Rise  1.0900 0.1220 0.0190             2.75735  2.76208  5.51943           1       100                    | 
|    multiplier/i_0/i_169/CI     FA_X1         Rise  1.0920 0.0020 0.0190    0.0020            2.76208                                                   | 
|    multiplier/i_0/i_169/S      FA_X1         Fall  1.1890 0.0970 0.0170             0.160302 3.44779  3.60809           1       100                    | 
|    multiplier/i_0/i_170/B      HA_X1         Fall  1.1890 0.0000 0.0170                      3.34175                                                   | 
|    multiplier/i_0/i_170/CO     HA_X1         Fall  1.2280 0.0390 0.0080             0.718488 3.44779  4.16628           1       100                    | 
|    multiplier/i_0/i_189/B      HA_X1         Fall  1.2280 0.0000 0.0080                      3.34175                                                   | 
|    multiplier/i_0/i_189/S      HA_X1         Fall  1.2890 0.0610 0.0150             0.40338  4.95649  5.35988           3       100                    | 
|    multiplier/i_0/i_2206/A2    NOR2_X1       Fall  1.2890 0.0000 0.0150                      1.56385                                                   | 
|    multiplier/i_0/i_2206/ZN    NOR2_X1       Rise  1.3300 0.0410 0.0250             0.458241 3.32658  3.78482           2       100                    | 
|    multiplier/i_0/i_2205/A     INV_X1        Rise  1.3300 0.0000 0.0250                      1.70023                                                   | 
|    multiplier/i_0/i_2205/ZN    INV_X1        Fall  1.3450 0.0150 0.0100             0.836941 3.22254  4.05948           2       100                    | 
|    multiplier/i_0/i_2200/A1    NAND3_X1      Fall  1.3450 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2200/ZN    NAND3_X1      Rise  1.3650 0.0200 0.0150             0.474818 2.57317  3.04798           2       100                    | 
|    multiplier/i_0/i_2194/A     AOI21_X1      Rise  1.3650 0.0000 0.0150                      1.62635                                                   | 
|    multiplier/i_0/i_2194/ZN    AOI21_X1      Fall  1.3800 0.0150 0.0100             0.486727 1.67753  2.16426           1       100                    | 
|    multiplier/i_0/i_2192/A     AOI221_X1     Fall  1.3800 0.0000 0.0100                      1.49739                                                   | 
|    multiplier/i_0/i_2192/ZN    AOI221_X1     Rise  1.5080 0.1280 0.0930             5.65599  3.26533  8.92132           2       100                    | 
|    multiplier/i_0/i_2042/A     OAI21_X1      Rise  1.5380 0.0300 0.0930    0.0290            1.67072                                                   | 
|    multiplier/i_0/i_2042/ZN    OAI21_X1      Fall  1.5690 0.0310 0.0280             0.2079   1.70023  1.90813           1       100                    | 
|    multiplier/i_0/i_2041/A     INV_X1        Fall  1.5690 0.0000 0.0280                      1.54936                                                   | 
|    multiplier/i_0/i_2041/ZN    INV_X1        Rise  1.6070 0.0380 0.0230             2.67238  5.48089  8.15327           3       100                    | 
|    multiplier/i_0/i_2040/B2    OAI21_X1      Rise  1.6070 0.0000 0.0230                      1.57189                                                   | 
|    multiplier/i_0/i_2040/ZN    OAI21_X1      Fall  1.6310 0.0240 0.0200             1.44661  1.70023  3.14684           1       100                    | 
|    multiplier/i_0/i_2039/A     INV_X1        Fall  1.6310 0.0000 0.0200                      1.54936                                                   | 
|    multiplier/i_0/i_2039/ZN    INV_X1        Rise  1.6680 0.0370 0.0250             4.05216  5.48089  9.53305           3       100                    | 
|    multiplier/i_0/i_2038/B2    OAI21_X1      Rise  1.6690 0.0010 0.0250                      1.57189                                                   | 
|    multiplier/i_0/i_2038/ZN    OAI21_X1      Fall  1.6980 0.0290 0.0200             3.38754  1.70023  5.08777           1       100                    | 
|    multiplier/i_0/i_2037/A     INV_X1        Fall  1.6990 0.0010 0.0200    0.0010            1.54936                                                   | 
|    multiplier/i_0/i_2037/ZN    INV_X1        Rise  1.7250 0.0260 0.0150             1.06037  3.909    4.96937           2       100                    | 
|    multiplier/i_0/i_2036/B2    AOI21_X1      Rise  1.7250 0.0000 0.0150                      1.67685                                                   | 
|    multiplier/i_0/i_2036/ZN    AOI21_X1      Fall  1.7480 0.0230 0.0130             0.934036 3.80404  4.73807           2       100                    | 
|    multiplier/i_0/i_2253/A     XOR2_X1       Fall  1.7480 0.0000 0.0130                      2.18123                                                   | 
|    multiplier/i_0/i_2253/Z     XOR2_X1       Fall  1.7990 0.0510 0.0120             0.292855 0.97463  1.26748           1       100                    | 
|    multiplier/i_0/result[30]                 Fall  1.7990 0.0000                                                                                       | 
|    multiplier/result[30]                     Fall  1.7990 0.0000                                                                                       | 
|    outA/inp[30]                              Fall  1.7990 0.0000                                                                                       | 
|    outA/i_0_32/A2              AND2_X1       Fall  1.7990 0.0000 0.0120                      0.894119                                                  | 
|    outA/i_0_32/ZN              AND2_X1       Fall  1.8310 0.0320 0.0080             0.244301 1.14029  1.38459           1       100                    | 
|    outA/out_reg[30]/D          DFF_X1        Fall  1.8310 0.0000 0.0080                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810 0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[30]/CK         DFF_X1        Rise  0.1820 0.0010 0.1080    -0.0030           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1820 3.1820 | 
| library setup check                       | -0.0220 3.1600 | 
| data required time                        |  3.1600        | 
|                                           |                | 
| data required time                        |  3.1600        | 
| data arrival time                         | -1.8310        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.3310        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[27]/D 
  
 Path Start Point : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[10]/CK         DFF_X1        Rise  0.2010 0.0060 0.1220                      0.949653                                    F             | 
|    regB/out_reg[10]/Q          DFF_X1        Fall  0.3160 0.1150 0.0160             3.54415  8.13647  11.6806           4       100      F             | 
|    regB/out[10]                              Fall  0.3160 0.0000                                                                                       | 
|    multiplier/inputB[10]                     Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/inputB[10]                 Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/i_2615/A     INV_X2        Fall  0.3170 0.0010 0.0160                      2.94332                                                   | 
|    multiplier/i_0/i_2615/ZN    INV_X2        Rise  0.4290 0.1120 0.0970             33.2931  49.7197  83.0128           29      100                    | 
|    multiplier/i_0/i_1711/A1    NOR2_X1       Rise  0.4690 0.0400 0.1030    0.0040            1.71447                                                   | 
|    multiplier/i_0/i_1711/ZN    NOR2_X1       Fall  0.4880 0.0190 0.0270             0.966802 3.47198  4.43879           1       100                    | 
|    multiplier/i_0/i_122/B      FA_X1         Fall  0.4880 0.0000 0.0270                      3.39955                                                   | 
|    multiplier/i_0/i_122/CO     FA_X1         Fall  0.5760 0.0880 0.0160             0.393013 3.47198  3.865             1       100                    | 
|    multiplier/i_0/i_143/B      FA_X1         Fall  0.5760 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_143/CO     FA_X1         Fall  0.6610 0.0850 0.0170             1.43782  2.76208  4.1999            1       100                    | 
|    multiplier/i_0/i_161/CI     FA_X1         Fall  0.6610 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_161/S      FA_X1         Fall  0.7530 0.0920 0.0170             0.401383 2.76208  3.16346           1       100                    | 
|    multiplier/i_0/i_164/CI     FA_X1         Fall  0.7530 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_164/S      FA_X1         Rise  0.8710 0.1180 0.0160             1.16375  2.76208  3.92583           1       100                    | 
|    multiplier/i_0/i_166/CI     FA_X1         Rise  0.8720 0.0010 0.0160    0.0010            2.76208                                                   | 
|    multiplier/i_0/i_166/S      FA_X1         Fall  0.9680 0.0960 0.0170             0.763412 2.76208  3.52549           1       100                    | 
|    multiplier/i_0/i_168/CI     FA_X1         Fall  0.9680 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_168/S      FA_X1         Rise  1.0900 0.1220 0.0190             2.75735  2.76208  5.51943           1       100                    | 
|    multiplier/i_0/i_169/CI     FA_X1         Rise  1.0920 0.0020 0.0190    0.0020            2.76208                                                   | 
|    multiplier/i_0/i_169/S      FA_X1         Fall  1.1890 0.0970 0.0170             0.160302 3.44779  3.60809           1       100                    | 
|    multiplier/i_0/i_170/B      HA_X1         Fall  1.1890 0.0000 0.0170                      3.34175                                                   | 
|    multiplier/i_0/i_170/CO     HA_X1         Fall  1.2280 0.0390 0.0080             0.718488 3.44779  4.16628           1       100                    | 
|    multiplier/i_0/i_189/B      HA_X1         Fall  1.2280 0.0000 0.0080                      3.34175                                                   | 
|    multiplier/i_0/i_189/S      HA_X1         Fall  1.2890 0.0610 0.0150             0.40338  4.95649  5.35988           3       100                    | 
|    multiplier/i_0/i_2206/A2    NOR2_X1       Fall  1.2890 0.0000 0.0150                      1.56385                                                   | 
|    multiplier/i_0/i_2206/ZN    NOR2_X1       Rise  1.3300 0.0410 0.0250             0.458241 3.32658  3.78482           2       100                    | 
|    multiplier/i_0/i_2205/A     INV_X1        Rise  1.3300 0.0000 0.0250                      1.70023                                                   | 
|    multiplier/i_0/i_2205/ZN    INV_X1        Fall  1.3450 0.0150 0.0100             0.836941 3.22254  4.05948           2       100                    | 
|    multiplier/i_0/i_2200/A1    NAND3_X1      Fall  1.3450 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2200/ZN    NAND3_X1      Rise  1.3650 0.0200 0.0150             0.474818 2.57317  3.04798           2       100                    | 
|    multiplier/i_0/i_2194/A     AOI21_X1      Rise  1.3650 0.0000 0.0150                      1.62635                                                   | 
|    multiplier/i_0/i_2194/ZN    AOI21_X1      Fall  1.3800 0.0150 0.0100             0.486727 1.67753  2.16426           1       100                    | 
|    multiplier/i_0/i_2192/A     AOI221_X1     Fall  1.3800 0.0000 0.0100                      1.49739                                                   | 
|    multiplier/i_0/i_2192/ZN    AOI221_X1     Rise  1.5080 0.1280 0.0930             5.65599  3.26533  8.92132           2       100                    | 
|    multiplier/i_0/i_2042/A     OAI21_X1      Rise  1.5380 0.0300 0.0930    0.0290            1.67072                                                   | 
|    multiplier/i_0/i_2042/ZN    OAI21_X1      Fall  1.5690 0.0310 0.0280             0.2079   1.70023  1.90813           1       100                    | 
|    multiplier/i_0/i_2041/A     INV_X1        Fall  1.5690 0.0000 0.0280                      1.54936                                                   | 
|    multiplier/i_0/i_2041/ZN    INV_X1        Rise  1.6070 0.0380 0.0230             2.67238  5.48089  8.15327           3       100                    | 
|    multiplier/i_0/i_2040/B2    OAI21_X1      Rise  1.6070 0.0000 0.0230                      1.57189                                                   | 
|    multiplier/i_0/i_2040/ZN    OAI21_X1      Fall  1.6310 0.0240 0.0200             1.44661  1.70023  3.14684           1       100                    | 
|    multiplier/i_0/i_2039/A     INV_X1        Fall  1.6310 0.0000 0.0200                      1.54936                                                   | 
|    multiplier/i_0/i_2039/ZN    INV_X1        Rise  1.6680 0.0370 0.0250             4.05216  5.48089  9.53305           3       100                    | 
|    multiplier/i_0/i_2249/B2    AOI21_X1      Rise  1.6690 0.0010 0.0250                      1.67685                                                   | 
|    multiplier/i_0/i_2249/ZN    AOI21_X1      Fall  1.6950 0.0260 0.0140             0.970735 3.80404  4.77477           2       100                    | 
|    multiplier/i_0/i_2248/B2    OAI21_X1      Fall  1.6950 0.0000 0.0140                      1.55833                                                   | 
|    multiplier/i_0/i_2248/ZN    OAI21_X1      Rise  1.7310 0.0360 0.0210             0.563768 1.70023  2.264             1       100                    | 
|    multiplier/i_0/i_2247/A     INV_X1        Rise  1.7310 0.0000 0.0210                      1.70023                                                   | 
|    multiplier/i_0/i_2247/ZN    INV_X1        Fall  1.7460 0.0150 0.0090             0.805742 3.80404  4.60978           2       100                    | 
|    multiplier/i_0/i_2242/A     XOR2_X1       Fall  1.7460 0.0000 0.0090                      2.18123                                                   | 
|    multiplier/i_0/i_2242/Z     XOR2_X1       Fall  1.7960 0.0500 0.0110             0.690784 0.97463  1.66541           1       100                    | 
|    multiplier/i_0/result[27]                 Fall  1.7960 0.0000                                                                                       | 
|    multiplier/result[27]                     Fall  1.7960 0.0000                                                                                       | 
|    outA/inp[27]                              Fall  1.7960 0.0000                                                                                       | 
|    outA/i_0_29/A2              AND2_X1       Fall  1.7960 0.0000 0.0110                      0.894119                                                  | 
|    outA/i_0_29/ZN              AND2_X1       Fall  1.8270 0.0310 0.0080             0.225647 1.14029  1.36594           1       100                    | 
|    outA/out_reg[27]/D          DFF_X1        Fall  1.8270 0.0000 0.0080                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810 0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[27]/CK         DFF_X1        Rise  0.1820 0.0010 0.1080    -0.0030           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1820 3.1820 | 
| library setup check                       | -0.0220 3.1600 | 
| data required time                        |  3.1600        | 
|                                           |                | 
| data required time                        |  3.1600        | 
| data arrival time                         | -1.8270        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.3350        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[24]/D 
  
 Path Start Point : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[10]/CK         DFF_X1        Rise  0.2010 0.0060 0.1220                      0.949653                                    F             | 
|    regB/out_reg[10]/Q          DFF_X1        Fall  0.3160 0.1150 0.0160             3.54415  8.13647  11.6806           4       100      F             | 
|    regB/out[10]                              Fall  0.3160 0.0000                                                                                       | 
|    multiplier/inputB[10]                     Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/inputB[10]                 Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/i_2615/A     INV_X2        Fall  0.3170 0.0010 0.0160                      2.94332                                                   | 
|    multiplier/i_0/i_2615/ZN    INV_X2        Rise  0.4290 0.1120 0.0970             33.2931  49.7197  83.0128           29      100                    | 
|    multiplier/i_0/i_1711/A1    NOR2_X1       Rise  0.4690 0.0400 0.1030    0.0040            1.71447                                                   | 
|    multiplier/i_0/i_1711/ZN    NOR2_X1       Fall  0.4880 0.0190 0.0270             0.966802 3.47198  4.43879           1       100                    | 
|    multiplier/i_0/i_122/B      FA_X1         Fall  0.4880 0.0000 0.0270                      3.39955                                                   | 
|    multiplier/i_0/i_122/CO     FA_X1         Fall  0.5760 0.0880 0.0160             0.393013 3.47198  3.865             1       100                    | 
|    multiplier/i_0/i_143/B      FA_X1         Fall  0.5760 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_143/CO     FA_X1         Fall  0.6610 0.0850 0.0170             1.43782  2.76208  4.1999            1       100                    | 
|    multiplier/i_0/i_161/CI     FA_X1         Fall  0.6610 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_161/S      FA_X1         Fall  0.7530 0.0920 0.0170             0.401383 2.76208  3.16346           1       100                    | 
|    multiplier/i_0/i_164/CI     FA_X1         Fall  0.7530 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_164/S      FA_X1         Rise  0.8710 0.1180 0.0160             1.16375  2.76208  3.92583           1       100                    | 
|    multiplier/i_0/i_166/CI     FA_X1         Rise  0.8720 0.0010 0.0160    0.0010            2.76208                                                   | 
|    multiplier/i_0/i_166/S      FA_X1         Fall  0.9680 0.0960 0.0170             0.763412 2.76208  3.52549           1       100                    | 
|    multiplier/i_0/i_168/CI     FA_X1         Fall  0.9680 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_168/S      FA_X1         Rise  1.0900 0.1220 0.0190             2.75735  2.76208  5.51943           1       100                    | 
|    multiplier/i_0/i_169/CI     FA_X1         Rise  1.0920 0.0020 0.0190    0.0020            2.76208                                                   | 
|    multiplier/i_0/i_169/S      FA_X1         Fall  1.1890 0.0970 0.0170             0.160302 3.44779  3.60809           1       100                    | 
|    multiplier/i_0/i_170/B      HA_X1         Fall  1.1890 0.0000 0.0170                      3.34175                                                   | 
|    multiplier/i_0/i_170/CO     HA_X1         Fall  1.2280 0.0390 0.0080             0.718488 3.44779  4.16628           1       100                    | 
|    multiplier/i_0/i_189/B      HA_X1         Fall  1.2280 0.0000 0.0080                      3.34175                                                   | 
|    multiplier/i_0/i_189/S      HA_X1         Fall  1.2890 0.0610 0.0150             0.40338  4.95649  5.35988           3       100                    | 
|    multiplier/i_0/i_2206/A2    NOR2_X1       Fall  1.2890 0.0000 0.0150                      1.56385                                                   | 
|    multiplier/i_0/i_2206/ZN    NOR2_X1       Rise  1.3300 0.0410 0.0250             0.458241 3.32658  3.78482           2       100                    | 
|    multiplier/i_0/i_2205/A     INV_X1        Rise  1.3300 0.0000 0.0250                      1.70023                                                   | 
|    multiplier/i_0/i_2205/ZN    INV_X1        Fall  1.3450 0.0150 0.0100             0.836941 3.22254  4.05948           2       100                    | 
|    multiplier/i_0/i_2200/A1    NAND3_X1      Fall  1.3450 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2200/ZN    NAND3_X1      Rise  1.3650 0.0200 0.0150             0.474818 2.57317  3.04798           2       100                    | 
|    multiplier/i_0/i_2194/A     AOI21_X1      Rise  1.3650 0.0000 0.0150                      1.62635                                                   | 
|    multiplier/i_0/i_2194/ZN    AOI21_X1      Fall  1.3800 0.0150 0.0100             0.486727 1.67753  2.16426           1       100                    | 
|    multiplier/i_0/i_2192/A     AOI221_X1     Fall  1.3800 0.0000 0.0100                      1.49739                                                   | 
|    multiplier/i_0/i_2192/ZN    AOI221_X1     Rise  1.5080 0.1280 0.0930             5.65599  3.26533  8.92132           2       100                    | 
|    multiplier/i_0/i_2042/A     OAI21_X1      Rise  1.5380 0.0300 0.0930    0.0290            1.67072                                                   | 
|    multiplier/i_0/i_2042/ZN    OAI21_X1      Fall  1.5690 0.0310 0.0280             0.2079   1.70023  1.90813           1       100                    | 
|    multiplier/i_0/i_2041/A     INV_X1        Fall  1.5690 0.0000 0.0280                      1.54936                                                   | 
|    multiplier/i_0/i_2041/ZN    INV_X1        Rise  1.6070 0.0380 0.0230             2.67238  5.48089  8.15327           3       100                    | 
|    multiplier/i_0/i_2237/B2    AOI21_X1      Rise  1.6070 0.0000 0.0230                      1.67685                                                   | 
|    multiplier/i_0/i_2237/ZN    AOI21_X1      Fall  1.6320 0.0250 0.0130             0.7319   3.80404  4.53594           2       100                    | 
|    multiplier/i_0/i_2236/B2    OAI21_X1      Fall  1.6320 0.0000 0.0130                      1.55833                                                   | 
|    multiplier/i_0/i_2236/ZN    OAI21_X1      Rise  1.6680 0.0360 0.0210             0.468019 1.70023  2.16825           1       100                    | 
|    multiplier/i_0/i_2235/A     INV_X1        Rise  1.6680 0.0000 0.0210                      1.70023                                                   | 
|    multiplier/i_0/i_2235/ZN    INV_X1        Fall  1.6830 0.0150 0.0090             0.447844 3.80404  4.25188           2       100                    | 
|    multiplier/i_0/i_2233/B2    OAI21_X1      Fall  1.6830 0.0000 0.0090                      1.55833                                                   | 
|    multiplier/i_0/i_2233/ZN    OAI21_X1      Rise  1.7210 0.0380 0.0250             0.465249 2.57361  3.03886           1       100                    | 
|    multiplier/i_0/i_2232/B     XNOR2_X1      Rise  1.7210 0.0000 0.0250                      2.57361                                                   | 
|    multiplier/i_0/i_2232/ZN    XNOR2_X1      Rise  1.7640 0.0430 0.0200             1.02199  0.97463  1.99662           1       100                    | 
|    multiplier/i_0/result[24]                 Rise  1.7640 0.0000                                                                                       | 
|    multiplier/result[24]                     Rise  1.7640 0.0000                                                                                       | 
|    outA/inp[24]                              Rise  1.7640 0.0000                                                                                       | 
|    outA/i_0_26/A2              AND2_X1       Rise  1.7640 0.0000 0.0200                      0.97463                                                   | 
|    outA/i_0_26/ZN              AND2_X1       Rise  1.8020 0.0380 0.0150             1.86298  1.14029  3.00327           1       100                    | 
|    outA/out_reg[24]/D          DFF_X1        Rise  1.8030 0.0010 0.0150    0.0010            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810 0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[24]/CK         DFF_X1        Rise  0.1810 0.0000 0.1080    -0.0030           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1810 3.1810 | 
| library setup check                       | -0.0330 3.1480 | 
| data required time                        |  3.1480        | 
|                                           |                | 
| data required time                        |  3.1480        | 
| data arrival time                         | -1.8030        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.3470        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[29]/D 
  
 Path Start Point : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[10]/CK         DFF_X1        Rise  0.2010 0.0060 0.1220                      0.949653                                    F             | 
|    regB/out_reg[10]/Q          DFF_X1        Fall  0.3160 0.1150 0.0160             3.54415  8.13647  11.6806           4       100      F             | 
|    regB/out[10]                              Fall  0.3160 0.0000                                                                                       | 
|    multiplier/inputB[10]                     Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/inputB[10]                 Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/i_2615/A     INV_X2        Fall  0.3170 0.0010 0.0160                      2.94332                                                   | 
|    multiplier/i_0/i_2615/ZN    INV_X2        Rise  0.4290 0.1120 0.0970             33.2931  49.7197  83.0128           29      100                    | 
|    multiplier/i_0/i_1711/A1    NOR2_X1       Rise  0.4690 0.0400 0.1030    0.0040            1.71447                                                   | 
|    multiplier/i_0/i_1711/ZN    NOR2_X1       Fall  0.4880 0.0190 0.0270             0.966802 3.47198  4.43879           1       100                    | 
|    multiplier/i_0/i_122/B      FA_X1         Fall  0.4880 0.0000 0.0270                      3.39955                                                   | 
|    multiplier/i_0/i_122/CO     FA_X1         Fall  0.5760 0.0880 0.0160             0.393013 3.47198  3.865             1       100                    | 
|    multiplier/i_0/i_143/B      FA_X1         Fall  0.5760 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_143/CO     FA_X1         Fall  0.6610 0.0850 0.0170             1.43782  2.76208  4.1999            1       100                    | 
|    multiplier/i_0/i_161/CI     FA_X1         Fall  0.6610 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_161/S      FA_X1         Fall  0.7530 0.0920 0.0170             0.401383 2.76208  3.16346           1       100                    | 
|    multiplier/i_0/i_164/CI     FA_X1         Fall  0.7530 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_164/S      FA_X1         Rise  0.8710 0.1180 0.0160             1.16375  2.76208  3.92583           1       100                    | 
|    multiplier/i_0/i_166/CI     FA_X1         Rise  0.8720 0.0010 0.0160    0.0010            2.76208                                                   | 
|    multiplier/i_0/i_166/S      FA_X1         Fall  0.9680 0.0960 0.0170             0.763412 2.76208  3.52549           1       100                    | 
|    multiplier/i_0/i_168/CI     FA_X1         Fall  0.9680 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_168/S      FA_X1         Rise  1.0900 0.1220 0.0190             2.75735  2.76208  5.51943           1       100                    | 
|    multiplier/i_0/i_169/CI     FA_X1         Rise  1.0920 0.0020 0.0190    0.0020            2.76208                                                   | 
|    multiplier/i_0/i_169/S      FA_X1         Fall  1.1890 0.0970 0.0170             0.160302 3.44779  3.60809           1       100                    | 
|    multiplier/i_0/i_170/B      HA_X1         Fall  1.1890 0.0000 0.0170                      3.34175                                                   | 
|    multiplier/i_0/i_170/CO     HA_X1         Fall  1.2280 0.0390 0.0080             0.718488 3.44779  4.16628           1       100                    | 
|    multiplier/i_0/i_189/B      HA_X1         Fall  1.2280 0.0000 0.0080                      3.34175                                                   | 
|    multiplier/i_0/i_189/S      HA_X1         Fall  1.2890 0.0610 0.0150             0.40338  4.95649  5.35988           3       100                    | 
|    multiplier/i_0/i_2206/A2    NOR2_X1       Fall  1.2890 0.0000 0.0150                      1.56385                                                   | 
|    multiplier/i_0/i_2206/ZN    NOR2_X1       Rise  1.3300 0.0410 0.0250             0.458241 3.32658  3.78482           2       100                    | 
|    multiplier/i_0/i_2205/A     INV_X1        Rise  1.3300 0.0000 0.0250                      1.70023                                                   | 
|    multiplier/i_0/i_2205/ZN    INV_X1        Fall  1.3450 0.0150 0.0100             0.836941 3.22254  4.05948           2       100                    | 
|    multiplier/i_0/i_2200/A1    NAND3_X1      Fall  1.3450 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2200/ZN    NAND3_X1      Rise  1.3650 0.0200 0.0150             0.474818 2.57317  3.04798           2       100                    | 
|    multiplier/i_0/i_2194/A     AOI21_X1      Rise  1.3650 0.0000 0.0150                      1.62635                                                   | 
|    multiplier/i_0/i_2194/ZN    AOI21_X1      Fall  1.3800 0.0150 0.0100             0.486727 1.67753  2.16426           1       100                    | 
|    multiplier/i_0/i_2192/A     AOI221_X1     Fall  1.3800 0.0000 0.0100                      1.49739                                                   | 
|    multiplier/i_0/i_2192/ZN    AOI221_X1     Rise  1.5080 0.1280 0.0930             5.65599  3.26533  8.92132           2       100                    | 
|    multiplier/i_0/i_2042/A     OAI21_X1      Rise  1.5380 0.0300 0.0930    0.0290            1.67072                                                   | 
|    multiplier/i_0/i_2042/ZN    OAI21_X1      Fall  1.5690 0.0310 0.0280             0.2079   1.70023  1.90813           1       100                    | 
|    multiplier/i_0/i_2041/A     INV_X1        Fall  1.5690 0.0000 0.0280                      1.54936                                                   | 
|    multiplier/i_0/i_2041/ZN    INV_X1        Rise  1.6070 0.0380 0.0230             2.67238  5.48089  8.15327           3       100                    | 
|    multiplier/i_0/i_2040/B2    OAI21_X1      Rise  1.6070 0.0000 0.0230                      1.57189                                                   | 
|    multiplier/i_0/i_2040/ZN    OAI21_X1      Fall  1.6310 0.0240 0.0200             1.44661  1.70023  3.14684           1       100                    | 
|    multiplier/i_0/i_2039/A     INV_X1        Fall  1.6310 0.0000 0.0200                      1.54936                                                   | 
|    multiplier/i_0/i_2039/ZN    INV_X1        Rise  1.6680 0.0370 0.0250             4.05216  5.48089  9.53305           3       100                    | 
|    multiplier/i_0/i_2038/B2    OAI21_X1      Rise  1.6690 0.0010 0.0250                      1.57189                                                   | 
|    multiplier/i_0/i_2038/ZN    OAI21_X1      Fall  1.6980 0.0290 0.0200             3.38754  1.70023  5.08777           1       100                    | 
|    multiplier/i_0/i_2037/A     INV_X1        Fall  1.6990 0.0010 0.0200    0.0010            1.54936                                                   | 
|    multiplier/i_0/i_2037/ZN    INV_X1        Rise  1.7250 0.0260 0.0150             1.06037  3.909    4.96937           2       100                    | 
|    multiplier/i_0/i_2252/A     XOR2_X1       Rise  1.7250 0.0000 0.0150                      2.23214                                                   | 
|    multiplier/i_0/i_2252/Z     XOR2_X1       Rise  1.7700 0.0450 0.0190             0.179583 0.97463  1.15421           1       100                    | 
|    multiplier/i_0/result[29]                 Rise  1.7700 0.0000                                                                                       | 
|    multiplier/result[29]                     Rise  1.7700 0.0000                                                                                       | 
|    outA/inp[29]                              Rise  1.7700 0.0000                                                                                       | 
|    outA/i_0_31/A2              AND2_X1       Rise  1.7700 0.0000 0.0190                      0.97463                                                   | 
|    outA/i_0_31/ZN              AND2_X1       Rise  1.8030 0.0330 0.0120             0.284603 1.14029  1.42489           1       100                    | 
|    outA/out_reg[29]/D          DFF_X1        Rise  1.8030 0.0000 0.0120                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810 0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[29]/CK         DFF_X1        Rise  0.1820 0.0010 0.1080    -0.0030           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1820 3.1820 | 
| library setup check                       | -0.0330 3.1490 | 
| data required time                        |  3.1490        | 
|                                           |                | 
| data required time                        |  3.1490        | 
| data arrival time                         | -1.8030        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.3480        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[26]/D 
  
 Path Start Point : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[10]/CK         DFF_X1        Rise  0.2010 0.0060 0.1220                      0.949653                                    F             | 
|    regB/out_reg[10]/Q          DFF_X1        Fall  0.3160 0.1150 0.0160             3.54415  8.13647  11.6806           4       100      F             | 
|    regB/out[10]                              Fall  0.3160 0.0000                                                                                       | 
|    multiplier/inputB[10]                     Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/inputB[10]                 Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/i_2615/A     INV_X2        Fall  0.3170 0.0010 0.0160                      2.94332                                                   | 
|    multiplier/i_0/i_2615/ZN    INV_X2        Rise  0.4290 0.1120 0.0970             33.2931  49.7197  83.0128           29      100                    | 
|    multiplier/i_0/i_1711/A1    NOR2_X1       Rise  0.4690 0.0400 0.1030    0.0040            1.71447                                                   | 
|    multiplier/i_0/i_1711/ZN    NOR2_X1       Fall  0.4880 0.0190 0.0270             0.966802 3.47198  4.43879           1       100                    | 
|    multiplier/i_0/i_122/B      FA_X1         Fall  0.4880 0.0000 0.0270                      3.39955                                                   | 
|    multiplier/i_0/i_122/CO     FA_X1         Fall  0.5760 0.0880 0.0160             0.393013 3.47198  3.865             1       100                    | 
|    multiplier/i_0/i_143/B      FA_X1         Fall  0.5760 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_143/CO     FA_X1         Fall  0.6610 0.0850 0.0170             1.43782  2.76208  4.1999            1       100                    | 
|    multiplier/i_0/i_161/CI     FA_X1         Fall  0.6610 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_161/S      FA_X1         Fall  0.7530 0.0920 0.0170             0.401383 2.76208  3.16346           1       100                    | 
|    multiplier/i_0/i_164/CI     FA_X1         Fall  0.7530 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_164/S      FA_X1         Rise  0.8710 0.1180 0.0160             1.16375  2.76208  3.92583           1       100                    | 
|    multiplier/i_0/i_166/CI     FA_X1         Rise  0.8720 0.0010 0.0160    0.0010            2.76208                                                   | 
|    multiplier/i_0/i_166/S      FA_X1         Fall  0.9680 0.0960 0.0170             0.763412 2.76208  3.52549           1       100                    | 
|    multiplier/i_0/i_168/CI     FA_X1         Fall  0.9680 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_168/S      FA_X1         Rise  1.0900 0.1220 0.0190             2.75735  2.76208  5.51943           1       100                    | 
|    multiplier/i_0/i_169/CI     FA_X1         Rise  1.0920 0.0020 0.0190    0.0020            2.76208                                                   | 
|    multiplier/i_0/i_169/S      FA_X1         Fall  1.1890 0.0970 0.0170             0.160302 3.44779  3.60809           1       100                    | 
|    multiplier/i_0/i_170/B      HA_X1         Fall  1.1890 0.0000 0.0170                      3.34175                                                   | 
|    multiplier/i_0/i_170/CO     HA_X1         Fall  1.2280 0.0390 0.0080             0.718488 3.44779  4.16628           1       100                    | 
|    multiplier/i_0/i_189/B      HA_X1         Fall  1.2280 0.0000 0.0080                      3.34175                                                   | 
|    multiplier/i_0/i_189/S      HA_X1         Fall  1.2890 0.0610 0.0150             0.40338  4.95649  5.35988           3       100                    | 
|    multiplier/i_0/i_2206/A2    NOR2_X1       Fall  1.2890 0.0000 0.0150                      1.56385                                                   | 
|    multiplier/i_0/i_2206/ZN    NOR2_X1       Rise  1.3300 0.0410 0.0250             0.458241 3.32658  3.78482           2       100                    | 
|    multiplier/i_0/i_2205/A     INV_X1        Rise  1.3300 0.0000 0.0250                      1.70023                                                   | 
|    multiplier/i_0/i_2205/ZN    INV_X1        Fall  1.3450 0.0150 0.0100             0.836941 3.22254  4.05948           2       100                    | 
|    multiplier/i_0/i_2200/A1    NAND3_X1      Fall  1.3450 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2200/ZN    NAND3_X1      Rise  1.3650 0.0200 0.0150             0.474818 2.57317  3.04798           2       100                    | 
|    multiplier/i_0/i_2194/A     AOI21_X1      Rise  1.3650 0.0000 0.0150                      1.62635                                                   | 
|    multiplier/i_0/i_2194/ZN    AOI21_X1      Fall  1.3800 0.0150 0.0100             0.486727 1.67753  2.16426           1       100                    | 
|    multiplier/i_0/i_2192/A     AOI221_X1     Fall  1.3800 0.0000 0.0100                      1.49739                                                   | 
|    multiplier/i_0/i_2192/ZN    AOI221_X1     Rise  1.5080 0.1280 0.0930             5.65599  3.26533  8.92132           2       100                    | 
|    multiplier/i_0/i_2042/A     OAI21_X1      Rise  1.5380 0.0300 0.0930    0.0290            1.67072                                                   | 
|    multiplier/i_0/i_2042/ZN    OAI21_X1      Fall  1.5690 0.0310 0.0280             0.2079   1.70023  1.90813           1       100                    | 
|    multiplier/i_0/i_2041/A     INV_X1        Fall  1.5690 0.0000 0.0280                      1.54936                                                   | 
|    multiplier/i_0/i_2041/ZN    INV_X1        Rise  1.6070 0.0380 0.0230             2.67238  5.48089  8.15327           3       100                    | 
|    multiplier/i_0/i_2040/B2    OAI21_X1      Rise  1.6070 0.0000 0.0230                      1.57189                                                   | 
|    multiplier/i_0/i_2040/ZN    OAI21_X1      Fall  1.6310 0.0240 0.0200             1.44661  1.70023  3.14684           1       100                    | 
|    multiplier/i_0/i_2039/A     INV_X1        Fall  1.6310 0.0000 0.0200                      1.54936                                                   | 
|    multiplier/i_0/i_2039/ZN    INV_X1        Rise  1.6680 0.0370 0.0250             4.05216  5.48089  9.53305           3       100                    | 
|    multiplier/i_0/i_2249/B2    AOI21_X1      Rise  1.6690 0.0010 0.0250                      1.67685                                                   | 
|    multiplier/i_0/i_2249/ZN    AOI21_X1      Fall  1.6950 0.0260 0.0140             0.970735 3.80404  4.77477           2       100                    | 
|    multiplier/i_0/i_2241/A     XOR2_X1       Fall  1.6950 0.0000 0.0140                      2.18123                                                   | 
|    multiplier/i_0/i_2241/Z     XOR2_X1       Fall  1.7470 0.0520 0.0130             0.544536 0.97463  1.51917           1       100                    | 
|    multiplier/i_0/result[26]                 Fall  1.7470 0.0000                                                                                       | 
|    multiplier/result[26]                     Fall  1.7470 0.0000                                                                                       | 
|    outA/inp[26]                              Fall  1.7470 0.0000                                                                                       | 
|    outA/i_0_28/A2              AND2_X1       Fall  1.7470 0.0000 0.0130                      0.894119                                                  | 
|    outA/i_0_28/ZN              AND2_X1       Fall  1.7800 0.0330 0.0080             0.53232  1.14029  1.67261           1       100                    | 
|    outA/out_reg[26]/D          DFF_X1        Fall  1.7800 0.0000 0.0080                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810 0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[26]/CK         DFF_X1        Rise  0.1820 0.0010 0.1080    -0.0030           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1820 3.1820 | 
| library setup check                       | -0.0220 3.1600 | 
| data required time                        |  3.1600        | 
|                                           |                | 
| data required time                        |  3.1600        | 
| data arrival time                         | -1.7800        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.3820        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[25]/D 
  
 Path Start Point : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[10]/CK         DFF_X1        Rise  0.2010 0.0060 0.1220                      0.949653                                    F             | 
|    regB/out_reg[10]/Q          DFF_X1        Fall  0.3160 0.1150 0.0160             3.54415  8.13647  11.6806           4       100      F             | 
|    regB/out[10]                              Fall  0.3160 0.0000                                                                                       | 
|    multiplier/inputB[10]                     Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/inputB[10]                 Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/i_2615/A     INV_X2        Fall  0.3170 0.0010 0.0160                      2.94332                                                   | 
|    multiplier/i_0/i_2615/ZN    INV_X2        Rise  0.4290 0.1120 0.0970             33.2931  49.7197  83.0128           29      100                    | 
|    multiplier/i_0/i_1711/A1    NOR2_X1       Rise  0.4690 0.0400 0.1030    0.0040            1.71447                                                   | 
|    multiplier/i_0/i_1711/ZN    NOR2_X1       Fall  0.4880 0.0190 0.0270             0.966802 3.47198  4.43879           1       100                    | 
|    multiplier/i_0/i_122/B      FA_X1         Fall  0.4880 0.0000 0.0270                      3.39955                                                   | 
|    multiplier/i_0/i_122/CO     FA_X1         Fall  0.5760 0.0880 0.0160             0.393013 3.47198  3.865             1       100                    | 
|    multiplier/i_0/i_143/B      FA_X1         Fall  0.5760 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_143/CO     FA_X1         Fall  0.6610 0.0850 0.0170             1.43782  2.76208  4.1999            1       100                    | 
|    multiplier/i_0/i_161/CI     FA_X1         Fall  0.6610 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_161/S      FA_X1         Fall  0.7530 0.0920 0.0170             0.401383 2.76208  3.16346           1       100                    | 
|    multiplier/i_0/i_164/CI     FA_X1         Fall  0.7530 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_164/S      FA_X1         Rise  0.8710 0.1180 0.0160             1.16375  2.76208  3.92583           1       100                    | 
|    multiplier/i_0/i_166/CI     FA_X1         Rise  0.8720 0.0010 0.0160    0.0010            2.76208                                                   | 
|    multiplier/i_0/i_166/S      FA_X1         Fall  0.9680 0.0960 0.0170             0.763412 2.76208  3.52549           1       100                    | 
|    multiplier/i_0/i_168/CI     FA_X1         Fall  0.9680 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_168/S      FA_X1         Rise  1.0900 0.1220 0.0190             2.75735  2.76208  5.51943           1       100                    | 
|    multiplier/i_0/i_169/CI     FA_X1         Rise  1.0920 0.0020 0.0190    0.0020            2.76208                                                   | 
|    multiplier/i_0/i_169/S      FA_X1         Fall  1.1890 0.0970 0.0170             0.160302 3.44779  3.60809           1       100                    | 
|    multiplier/i_0/i_170/B      HA_X1         Fall  1.1890 0.0000 0.0170                      3.34175                                                   | 
|    multiplier/i_0/i_170/CO     HA_X1         Fall  1.2280 0.0390 0.0080             0.718488 3.44779  4.16628           1       100                    | 
|    multiplier/i_0/i_189/B      HA_X1         Fall  1.2280 0.0000 0.0080                      3.34175                                                   | 
|    multiplier/i_0/i_189/S      HA_X1         Fall  1.2890 0.0610 0.0150             0.40338  4.95649  5.35988           3       100                    | 
|    multiplier/i_0/i_2206/A2    NOR2_X1       Fall  1.2890 0.0000 0.0150                      1.56385                                                   | 
|    multiplier/i_0/i_2206/ZN    NOR2_X1       Rise  1.3300 0.0410 0.0250             0.458241 3.32658  3.78482           2       100                    | 
|    multiplier/i_0/i_2205/A     INV_X1        Rise  1.3300 0.0000 0.0250                      1.70023                                                   | 
|    multiplier/i_0/i_2205/ZN    INV_X1        Fall  1.3450 0.0150 0.0100             0.836941 3.22254  4.05948           2       100                    | 
|    multiplier/i_0/i_2200/A1    NAND3_X1      Fall  1.3450 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2200/ZN    NAND3_X1      Rise  1.3650 0.0200 0.0150             0.474818 2.57317  3.04798           2       100                    | 
|    multiplier/i_0/i_2194/A     AOI21_X1      Rise  1.3650 0.0000 0.0150                      1.62635                                                   | 
|    multiplier/i_0/i_2194/ZN    AOI21_X1      Fall  1.3800 0.0150 0.0100             0.486727 1.67753  2.16426           1       100                    | 
|    multiplier/i_0/i_2192/A     AOI221_X1     Fall  1.3800 0.0000 0.0100                      1.49739                                                   | 
|    multiplier/i_0/i_2192/ZN    AOI221_X1     Rise  1.5080 0.1280 0.0930             5.65599  3.26533  8.92132           2       100                    | 
|    multiplier/i_0/i_2042/A     OAI21_X1      Rise  1.5380 0.0300 0.0930    0.0290            1.67072                                                   | 
|    multiplier/i_0/i_2042/ZN    OAI21_X1      Fall  1.5690 0.0310 0.0280             0.2079   1.70023  1.90813           1       100                    | 
|    multiplier/i_0/i_2041/A     INV_X1        Fall  1.5690 0.0000 0.0280                      1.54936                                                   | 
|    multiplier/i_0/i_2041/ZN    INV_X1        Rise  1.6070 0.0380 0.0230             2.67238  5.48089  8.15327           3       100                    | 
|    multiplier/i_0/i_2040/B2    OAI21_X1      Rise  1.6070 0.0000 0.0230                      1.57189                                                   | 
|    multiplier/i_0/i_2040/ZN    OAI21_X1      Fall  1.6310 0.0240 0.0200             1.44661  1.70023  3.14684           1       100                    | 
|    multiplier/i_0/i_2039/A     INV_X1        Fall  1.6310 0.0000 0.0200                      1.54936                                                   | 
|    multiplier/i_0/i_2039/ZN    INV_X1        Rise  1.6680 0.0370 0.0250             4.05216  5.48089  9.53305           3       100                    | 
|    multiplier/i_0/i_2240/A     XOR2_X1       Rise  1.6690 0.0010 0.0250                      2.23214                                                   | 
|    multiplier/i_0/i_2240/Z     XOR2_X1       Rise  1.7200 0.0510 0.0220             0.875157 0.97463  1.84979           1       100                    | 
|    multiplier/i_0/result[25]                 Rise  1.7200 0.0000                                                                                       | 
|    multiplier/result[25]                     Rise  1.7200 0.0000                                                                                       | 
|    outA/inp[25]                              Rise  1.7200 0.0000                                                                                       | 
|    outA/i_0_27/A2              AND2_X1       Rise  1.7200 0.0000 0.0220                      0.97463                                                   | 
|    outA/i_0_27/ZN              AND2_X1       Rise  1.7550 0.0350 0.0130             0.640975 1.14029  1.78127           1       100                    | 
|    outA/out_reg[25]/D          DFF_X1        Rise  1.7550 0.0000 0.0130                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810 0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[25]/CK         DFF_X1        Rise  0.1810 0.0000 0.1080    -0.0030           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1810 3.1810 | 
| library setup check                       | -0.0330 3.1480 | 
| data required time                        |  3.1480        | 
|                                           |                | 
| data required time                        |  3.1480        | 
| data arrival time                         | -1.7550        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.3950        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[23]/D 
  
 Path Start Point : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[10]/CK         DFF_X1        Rise  0.2010 0.0060 0.1220                      0.949653                                    F             | 
|    regB/out_reg[10]/Q          DFF_X1        Fall  0.3160 0.1150 0.0160             3.54415  8.13647  11.6806           4       100      F             | 
|    regB/out[10]                              Fall  0.3160 0.0000                                                                                       | 
|    multiplier/inputB[10]                     Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/inputB[10]                 Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/i_2615/A     INV_X2        Fall  0.3170 0.0010 0.0160                      2.94332                                                   | 
|    multiplier/i_0/i_2615/ZN    INV_X2        Rise  0.4290 0.1120 0.0970             33.2931  49.7197  83.0128           29      100                    | 
|    multiplier/i_0/i_1711/A1    NOR2_X1       Rise  0.4690 0.0400 0.1030    0.0040            1.71447                                                   | 
|    multiplier/i_0/i_1711/ZN    NOR2_X1       Fall  0.4880 0.0190 0.0270             0.966802 3.47198  4.43879           1       100                    | 
|    multiplier/i_0/i_122/B      FA_X1         Fall  0.4880 0.0000 0.0270                      3.39955                                                   | 
|    multiplier/i_0/i_122/CO     FA_X1         Fall  0.5760 0.0880 0.0160             0.393013 3.47198  3.865             1       100                    | 
|    multiplier/i_0/i_143/B      FA_X1         Fall  0.5760 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_143/CO     FA_X1         Fall  0.6610 0.0850 0.0170             1.43782  2.76208  4.1999            1       100                    | 
|    multiplier/i_0/i_161/CI     FA_X1         Fall  0.6610 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_161/S      FA_X1         Fall  0.7530 0.0920 0.0170             0.401383 2.76208  3.16346           1       100                    | 
|    multiplier/i_0/i_164/CI     FA_X1         Fall  0.7530 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_164/S      FA_X1         Rise  0.8710 0.1180 0.0160             1.16375  2.76208  3.92583           1       100                    | 
|    multiplier/i_0/i_166/CI     FA_X1         Rise  0.8720 0.0010 0.0160    0.0010            2.76208                                                   | 
|    multiplier/i_0/i_166/S      FA_X1         Fall  0.9680 0.0960 0.0170             0.763412 2.76208  3.52549           1       100                    | 
|    multiplier/i_0/i_168/CI     FA_X1         Fall  0.9680 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_168/S      FA_X1         Rise  1.0900 0.1220 0.0190             2.75735  2.76208  5.51943           1       100                    | 
|    multiplier/i_0/i_169/CI     FA_X1         Rise  1.0920 0.0020 0.0190    0.0020            2.76208                                                   | 
|    multiplier/i_0/i_169/S      FA_X1         Fall  1.1890 0.0970 0.0170             0.160302 3.44779  3.60809           1       100                    | 
|    multiplier/i_0/i_170/B      HA_X1         Fall  1.1890 0.0000 0.0170                      3.34175                                                   | 
|    multiplier/i_0/i_170/CO     HA_X1         Fall  1.2280 0.0390 0.0080             0.718488 3.44779  4.16628           1       100                    | 
|    multiplier/i_0/i_189/B      HA_X1         Fall  1.2280 0.0000 0.0080                      3.34175                                                   | 
|    multiplier/i_0/i_189/S      HA_X1         Fall  1.2890 0.0610 0.0150             0.40338  4.95649  5.35988           3       100                    | 
|    multiplier/i_0/i_2206/A2    NOR2_X1       Fall  1.2890 0.0000 0.0150                      1.56385                                                   | 
|    multiplier/i_0/i_2206/ZN    NOR2_X1       Rise  1.3300 0.0410 0.0250             0.458241 3.32658  3.78482           2       100                    | 
|    multiplier/i_0/i_2205/A     INV_X1        Rise  1.3300 0.0000 0.0250                      1.70023                                                   | 
|    multiplier/i_0/i_2205/ZN    INV_X1        Fall  1.3450 0.0150 0.0100             0.836941 3.22254  4.05948           2       100                    | 
|    multiplier/i_0/i_2200/A1    NAND3_X1      Fall  1.3450 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2200/ZN    NAND3_X1      Rise  1.3650 0.0200 0.0150             0.474818 2.57317  3.04798           2       100                    | 
|    multiplier/i_0/i_2194/A     AOI21_X1      Rise  1.3650 0.0000 0.0150                      1.62635                                                   | 
|    multiplier/i_0/i_2194/ZN    AOI21_X1      Fall  1.3800 0.0150 0.0100             0.486727 1.67753  2.16426           1       100                    | 
|    multiplier/i_0/i_2192/A     AOI221_X1     Fall  1.3800 0.0000 0.0100                      1.49739                                                   | 
|    multiplier/i_0/i_2192/ZN    AOI221_X1     Rise  1.5080 0.1280 0.0930             5.65599  3.26533  8.92132           2       100                    | 
|    multiplier/i_0/i_2042/A     OAI21_X1      Rise  1.5380 0.0300 0.0930    0.0290            1.67072                                                   | 
|    multiplier/i_0/i_2042/ZN    OAI21_X1      Fall  1.5690 0.0310 0.0280             0.2079   1.70023  1.90813           1       100                    | 
|    multiplier/i_0/i_2041/A     INV_X1        Fall  1.5690 0.0000 0.0280                      1.54936                                                   | 
|    multiplier/i_0/i_2041/ZN    INV_X1        Rise  1.6070 0.0380 0.0230             2.67238  5.48089  8.15327           3       100                    | 
|    multiplier/i_0/i_2237/B2    AOI21_X1      Rise  1.6070 0.0000 0.0230                      1.67685                                                   | 
|    multiplier/i_0/i_2237/ZN    AOI21_X1      Fall  1.6320 0.0250 0.0130             0.7319   3.80404  4.53594           2       100                    | 
|    multiplier/i_0/i_2236/B2    OAI21_X1      Fall  1.6320 0.0000 0.0130                      1.55833                                                   | 
|    multiplier/i_0/i_2236/ZN    OAI21_X1      Rise  1.6680 0.0360 0.0210             0.468019 1.70023  2.16825           1       100                    | 
|    multiplier/i_0/i_2235/A     INV_X1        Rise  1.6680 0.0000 0.0210                      1.70023                                                   | 
|    multiplier/i_0/i_2235/ZN    INV_X1        Fall  1.6830 0.0150 0.0090             0.447844 3.80404  4.25188           2       100                    | 
|    multiplier/i_0/i_2230/A     XOR2_X1       Fall  1.6830 0.0000 0.0090                      2.18123                                                   | 
|    multiplier/i_0/i_2230/Z     XOR2_X1       Fall  1.7320 0.0490 0.0110             0.502378 0.97463  1.47701           1       100                    | 
|    multiplier/i_0/result[23]                 Fall  1.7320 0.0000                                                                                       | 
|    multiplier/result[23]                     Fall  1.7320 0.0000                                                                                       | 
|    outA/inp[23]                              Fall  1.7320 0.0000                                                                                       | 
|    outA/i_0_25/A2              AND2_X1       Fall  1.7320 0.0000 0.0110                      0.894119                                                  | 
|    outA/i_0_25/ZN              AND2_X1       Fall  1.7630 0.0310 0.0080             0.256706 1.14029  1.397             1       100                    | 
|    outA/out_reg[23]/D          DFF_X1        Fall  1.7630 0.0000 0.0080                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810 0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[23]/CK         DFF_X1        Rise  0.1810 0.0000 0.1080    -0.0030           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1810 3.1810 | 
| library setup check                       | -0.0220 3.1590 | 
| data required time                        |  3.1590        | 
|                                           |                | 
| data required time                        |  3.1590        | 
| data arrival time                         | -1.7630        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.3980        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[22]/D 
  
 Path Start Point : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[10]/CK         DFF_X1        Rise  0.2010 0.0060 0.1220                      0.949653                                    F             | 
|    regB/out_reg[10]/Q          DFF_X1        Fall  0.3160 0.1150 0.0160             3.54415  8.13647  11.6806           4       100      F             | 
|    regB/out[10]                              Fall  0.3160 0.0000                                                                                       | 
|    multiplier/inputB[10]                     Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/inputB[10]                 Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/i_2615/A     INV_X2        Fall  0.3170 0.0010 0.0160                      2.94332                                                   | 
|    multiplier/i_0/i_2615/ZN    INV_X2        Rise  0.4290 0.1120 0.0970             33.2931  49.7197  83.0128           29      100                    | 
|    multiplier/i_0/i_1711/A1    NOR2_X1       Rise  0.4690 0.0400 0.1030    0.0040            1.71447                                                   | 
|    multiplier/i_0/i_1711/ZN    NOR2_X1       Fall  0.4880 0.0190 0.0270             0.966802 3.47198  4.43879           1       100                    | 
|    multiplier/i_0/i_122/B      FA_X1         Fall  0.4880 0.0000 0.0270                      3.39955                                                   | 
|    multiplier/i_0/i_122/CO     FA_X1         Fall  0.5760 0.0880 0.0160             0.393013 3.47198  3.865             1       100                    | 
|    multiplier/i_0/i_143/B      FA_X1         Fall  0.5760 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_143/CO     FA_X1         Fall  0.6610 0.0850 0.0170             1.43782  2.76208  4.1999            1       100                    | 
|    multiplier/i_0/i_161/CI     FA_X1         Fall  0.6610 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_161/S      FA_X1         Fall  0.7530 0.0920 0.0170             0.401383 2.76208  3.16346           1       100                    | 
|    multiplier/i_0/i_164/CI     FA_X1         Fall  0.7530 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_164/S      FA_X1         Rise  0.8710 0.1180 0.0160             1.16375  2.76208  3.92583           1       100                    | 
|    multiplier/i_0/i_166/CI     FA_X1         Rise  0.8720 0.0010 0.0160    0.0010            2.76208                                                   | 
|    multiplier/i_0/i_166/S      FA_X1         Fall  0.9680 0.0960 0.0170             0.763412 2.76208  3.52549           1       100                    | 
|    multiplier/i_0/i_168/CI     FA_X1         Fall  0.9680 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_168/S      FA_X1         Rise  1.0900 0.1220 0.0190             2.75735  2.76208  5.51943           1       100                    | 
|    multiplier/i_0/i_169/CI     FA_X1         Rise  1.0920 0.0020 0.0190    0.0020            2.76208                                                   | 
|    multiplier/i_0/i_169/S      FA_X1         Fall  1.1890 0.0970 0.0170             0.160302 3.44779  3.60809           1       100                    | 
|    multiplier/i_0/i_170/B      HA_X1         Fall  1.1890 0.0000 0.0170                      3.34175                                                   | 
|    multiplier/i_0/i_170/CO     HA_X1         Fall  1.2280 0.0390 0.0080             0.718488 3.44779  4.16628           1       100                    | 
|    multiplier/i_0/i_189/B      HA_X1         Fall  1.2280 0.0000 0.0080                      3.34175                                                   | 
|    multiplier/i_0/i_189/S      HA_X1         Fall  1.2890 0.0610 0.0150             0.40338  4.95649  5.35988           3       100                    | 
|    multiplier/i_0/i_2206/A2    NOR2_X1       Fall  1.2890 0.0000 0.0150                      1.56385                                                   | 
|    multiplier/i_0/i_2206/ZN    NOR2_X1       Rise  1.3300 0.0410 0.0250             0.458241 3.32658  3.78482           2       100                    | 
|    multiplier/i_0/i_2205/A     INV_X1        Rise  1.3300 0.0000 0.0250                      1.70023                                                   | 
|    multiplier/i_0/i_2205/ZN    INV_X1        Fall  1.3450 0.0150 0.0100             0.836941 3.22254  4.05948           2       100                    | 
|    multiplier/i_0/i_2200/A1    NAND3_X1      Fall  1.3450 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2200/ZN    NAND3_X1      Rise  1.3650 0.0200 0.0150             0.474818 2.57317  3.04798           2       100                    | 
|    multiplier/i_0/i_2194/A     AOI21_X1      Rise  1.3650 0.0000 0.0150                      1.62635                                                   | 
|    multiplier/i_0/i_2194/ZN    AOI21_X1      Fall  1.3800 0.0150 0.0100             0.486727 1.67753  2.16426           1       100                    | 
|    multiplier/i_0/i_2192/A     AOI221_X1     Fall  1.3800 0.0000 0.0100                      1.49739                                                   | 
|    multiplier/i_0/i_2192/ZN    AOI221_X1     Rise  1.5080 0.1280 0.0930             5.65599  3.26533  8.92132           2       100                    | 
|    multiplier/i_0/i_2042/A     OAI21_X1      Rise  1.5380 0.0300 0.0930    0.0290            1.67072                                                   | 
|    multiplier/i_0/i_2042/ZN    OAI21_X1      Fall  1.5690 0.0310 0.0280             0.2079   1.70023  1.90813           1       100                    | 
|    multiplier/i_0/i_2041/A     INV_X1        Fall  1.5690 0.0000 0.0280                      1.54936                                                   | 
|    multiplier/i_0/i_2041/ZN    INV_X1        Rise  1.6070 0.0380 0.0230             2.67238  5.48089  8.15327           3       100                    | 
|    multiplier/i_0/i_2237/B2    AOI21_X1      Rise  1.6070 0.0000 0.0230                      1.67685                                                   | 
|    multiplier/i_0/i_2237/ZN    AOI21_X1      Fall  1.6320 0.0250 0.0130             0.7319   3.80404  4.53594           2       100                    | 
|    multiplier/i_0/i_2229/A     XOR2_X1       Fall  1.6320 0.0000 0.0130                      2.18123                                                   | 
|    multiplier/i_0/i_2229/Z     XOR2_X1       Fall  1.6820 0.0500 0.0120             0.166988 0.97463  1.14162           1       100                    | 
|    multiplier/i_0/result[22]                 Fall  1.6820 0.0000                                                                                       | 
|    multiplier/result[22]                     Fall  1.6820 0.0000                                                                                       | 
|    outA/inp[22]                              Fall  1.6820 0.0000                                                                                       | 
|    outA/i_0_24/A2              AND2_X1       Fall  1.6820 0.0000 0.0120                      0.894119                                                  | 
|    outA/i_0_24/ZN              AND2_X1       Fall  1.7140 0.0320 0.0080             0.387662 1.14029  1.52795           1       100                    | 
|    outA/out_reg[22]/D          DFF_X1        Fall  1.7140 0.0000 0.0080                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[22]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200  0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200  0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200  0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280  0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310  0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480  0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490  0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810  0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[22]/CK         DFF_X1        Rise  0.1800 -0.0010 0.1080    -0.0030           0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1800 3.1800 | 
| library setup check                       | -0.0220 3.1580 | 
| data required time                        |  3.1580        | 
|                                           |                | 
| data required time                        |  3.1580        | 
| data arrival time                         | -1.7140        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.4460        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[20]/D 
  
 Path Start Point : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regA/out_reg[4]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290                      0.949653                                    F             | 
|    regA/out_reg[4]/Q           DFF_X1        Fall  0.2610 0.1010 0.0150             5.41798  4.91509  10.3331           2       100      F             | 
|    regA/out[4]                               Fall  0.2610 0.0000                                                                                       | 
|    multiplier/inputA[4]                      Fall  0.2610 0.0000                                                                                       | 
|    multiplier/i_0/inputA[4]                  Fall  0.2610 0.0000                                                                                       | 
|    multiplier/i_0/i_2577/A     INV_X2        Fall  0.2630 0.0020 0.0150                      2.94332                                                   | 
|    multiplier/i_0/i_2577/ZN    INV_X2        Rise  0.3860 0.1230 0.1080             40.7854  51.1917  91.9771           31      100                    | 
|    multiplier/i_0/i_1957/A2    NOR2_X1       Rise  0.4460 0.0600 0.1210    0.0040            1.65135                                                   | 
|    multiplier/i_0/i_1957/ZN    NOR2_X1       Fall  0.4670 0.0210 0.0280             0.404115 3.47198  3.8761            1       100                    | 
|    multiplier/i_0/i_7/B        FA_X1         Fall  0.4670 0.0000 0.0280                      3.39955                                                   | 
|    multiplier/i_0/i_7/CO       FA_X1         Fall  0.5550 0.0880 0.0160             0.356014 3.47198  3.828             1       100                    | 
|    multiplier/i_0/i_12/B       FA_X1         Fall  0.5550 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_12/CO      FA_X1         Fall  0.6380 0.0830 0.0160             0.216566 3.47198  3.68855           1       100                    | 
|    multiplier/i_0/i_18/B       FA_X1         Fall  0.6380 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_18/S       FA_X1         Rise  0.7650 0.1270 0.0160             0.574282 3.18586  3.76015           1       100                    | 
|    multiplier/i_0/i_20/A       HA_X1         Rise  0.7650 0.0000 0.0160                      3.18586                                                   | 
|    multiplier/i_0/i_20/CO      HA_X1         Rise  0.8020 0.0370 0.0120             0.4722   2.76208  3.23428           1       100                    | 
|    multiplier/i_0/i_26/CI      FA_X1         Rise  0.8020 0.0000 0.0120                      2.76208                                                   | 
|    multiplier/i_0/i_26/S       FA_X1         Fall  0.8970 0.0950 0.0170             1.13935  2.63262  3.77197           2       100                    | 
|    multiplier/i_0/i_2388/A1    NOR2_X1       Fall  0.8970 0.0000 0.0170                      1.41309                                                   | 
|    multiplier/i_0/i_2388/ZN    NOR2_X1       Rise  0.9410 0.0440 0.0310             0.681923 4.38799  5.06992           3       100                    | 
|    multiplier/i_0/i_2384/A1    OR3_X1        Rise  0.9410 0.0000 0.0310                      0.959052                                                  | 
|    multiplier/i_0/i_2384/ZN    OR3_X1        Rise  0.9770 0.0360 0.0130             0.547719 3.38992  3.93764           2       100                    | 
|    multiplier/i_0/i_2382/A1    NOR3_X1       Rise  0.9770 0.0000 0.0130                      1.76357                                                   | 
|    multiplier/i_0/i_2382/ZN    NOR3_X1       Fall  0.9870 0.0100 0.0160             0.2149   1.60595  1.82085           1       100                    | 
|    multiplier/i_0/i_2374/A4    NOR4_X1       Fall  0.9870 0.0000 0.0160                      1.55423                                                   | 
|    multiplier/i_0/i_2374/ZN    NOR4_X1       Rise  1.1360 0.1490 0.1030             2.54912  5.49545  8.04457           3       100                    | 
|    multiplier/i_0/i_2368/A3    NOR3_X1       Rise  1.1410 0.0050 0.1030    0.0040            1.6163                                                    | 
|    multiplier/i_0/i_2368/ZN    NOR3_X1       Fall  1.1600 0.0190 0.0250             0.915779 1.60595  2.52173           1       100                    | 
|    multiplier/i_0/i_2360/A4    NOR4_X1       Fall  1.1600 0.0000 0.0250                      1.55423                                                   | 
|    multiplier/i_0/i_2360/ZN    NOR4_X1       Rise  1.2980 0.1380 0.0900             1.233    5.49545  6.72845           3       100                    | 
|    multiplier/i_0/i_2321/A3    NOR3_X1       Rise  1.2980 0.0000 0.0900                      1.6163                                                    | 
|    multiplier/i_0/i_2321/ZN    NOR3_X1       Fall  1.3240 0.0260 0.0250             0.832375 3.61496  4.44733           1       100                    | 
|    multiplier/i_0/i_2313/A4    NOR4_X2       Fall  1.3240 0.0000 0.0250                      3.49679                                                   | 
|    multiplier/i_0/i_2313/ZN    NOR4_X2       Rise  1.4880 0.1640 0.1150             11.1914  7.1575   18.3489           4       100                    | 
|    multiplier/i_0/i_2225/B1    AOI21_X1      Rise  1.4980 0.0100 0.1150    0.0090            1.647                                                     | 
|    multiplier/i_0/i_2225/ZN    AOI21_X1      Fall  1.5330 0.0350 0.0330             0.735285 3.80404  4.53932           2       100                    | 
|    multiplier/i_0/i_2224/B2    OAI21_X1      Fall  1.5330 0.0000 0.0330                      1.55833                                                   | 
|    multiplier/i_0/i_2224/ZN    OAI21_X1      Rise  1.5740 0.0410 0.0210             0.191825 1.70023  1.89206           1       100                    | 
|    multiplier/i_0/i_2223/A     INV_X1        Rise  1.5740 0.0000 0.0210                      1.70023                                                   | 
|    multiplier/i_0/i_2223/ZN    INV_X1        Fall  1.5890 0.0150 0.0090             0.833786 3.80404  4.63782           2       100                    | 
|    multiplier/i_0/i_2221/B2    OAI21_X1      Fall  1.5890 0.0000 0.0090                      1.55833                                                   | 
|    multiplier/i_0/i_2221/ZN    OAI21_X1      Rise  1.6260 0.0370 0.0230             0.220035 2.57361  2.79364           1       100                    | 
|    multiplier/i_0/i_2220/B     XNOR2_X1      Rise  1.6260 0.0000 0.0230                      2.57361                                                   | 
|    multiplier/i_0/i_2220/ZN    XNOR2_X1      Rise  1.6670 0.0410 0.0160             0.241963 0.97463  1.21659           1       100                    | 
|    multiplier/i_0/result[20]                 Rise  1.6670 0.0000                                                                                       | 
|    multiplier/result[20]                     Rise  1.6670 0.0000                                                                                       | 
|    outA/inp[20]                              Rise  1.6670 0.0000                                                                                       | 
|    outA/i_0_22/A2              AND2_X1       Rise  1.6670 0.0000 0.0160                      0.97463                                                   | 
|    outA/i_0_22/ZN              AND2_X1       Rise  1.7000 0.0330 0.0120             0.40361  1.14029  1.5439            1       100                    | 
|    outA/out_reg[20]/D          DFF_X1        Rise  1.7000 0.0000 0.0120                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[20]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200  0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200  0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200  0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280  0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310  0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480  0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490  0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810  0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[20]/CK         DFF_X1        Rise  0.1800 -0.0010 0.1080    -0.0030           0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1800 3.1800 | 
| library setup check                       | -0.0330 3.1470 | 
| data required time                        |  3.1470        | 
|                                           |                | 
| data required time                        |  3.1470        | 
| data arrival time                         | -1.7000        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.4490        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[21]/D 
  
 Path Start Point : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0500 0.0000 0.0130                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1450 0.1220             20.6366  30.3889  51.0255           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[10]/CK         DFF_X1        Rise  0.2010 0.0060 0.1220                      0.949653                                    F             | 
|    regB/out_reg[10]/Q          DFF_X1        Fall  0.3160 0.1150 0.0160             3.54415  8.13647  11.6806           4       100      F             | 
|    regB/out[10]                              Fall  0.3160 0.0000                                                                                       | 
|    multiplier/inputB[10]                     Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/inputB[10]                 Fall  0.3160 0.0000                                                                                       | 
|    multiplier/i_0/i_2615/A     INV_X2        Fall  0.3170 0.0010 0.0160                      2.94332                                                   | 
|    multiplier/i_0/i_2615/ZN    INV_X2        Rise  0.4290 0.1120 0.0970             33.2931  49.7197  83.0128           29      100                    | 
|    multiplier/i_0/i_1711/A1    NOR2_X1       Rise  0.4690 0.0400 0.1030    0.0040            1.71447                                                   | 
|    multiplier/i_0/i_1711/ZN    NOR2_X1       Fall  0.4880 0.0190 0.0270             0.966802 3.47198  4.43879           1       100                    | 
|    multiplier/i_0/i_122/B      FA_X1         Fall  0.4880 0.0000 0.0270                      3.39955                                                   | 
|    multiplier/i_0/i_122/CO     FA_X1         Fall  0.5760 0.0880 0.0160             0.393013 3.47198  3.865             1       100                    | 
|    multiplier/i_0/i_143/B      FA_X1         Fall  0.5760 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_143/CO     FA_X1         Fall  0.6610 0.0850 0.0170             1.43782  2.76208  4.1999            1       100                    | 
|    multiplier/i_0/i_161/CI     FA_X1         Fall  0.6610 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_161/S      FA_X1         Fall  0.7530 0.0920 0.0170             0.401383 2.76208  3.16346           1       100                    | 
|    multiplier/i_0/i_164/CI     FA_X1         Fall  0.7530 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_164/S      FA_X1         Rise  0.8710 0.1180 0.0160             1.16375  2.76208  3.92583           1       100                    | 
|    multiplier/i_0/i_166/CI     FA_X1         Rise  0.8720 0.0010 0.0160    0.0010            2.76208                                                   | 
|    multiplier/i_0/i_166/S      FA_X1         Fall  0.9680 0.0960 0.0170             0.763412 2.76208  3.52549           1       100                    | 
|    multiplier/i_0/i_168/CI     FA_X1         Fall  0.9680 0.0000 0.0170                      2.66475                                                   | 
|    multiplier/i_0/i_168/S      FA_X1         Rise  1.0900 0.1220 0.0190             2.75735  2.76208  5.51943           1       100                    | 
|    multiplier/i_0/i_169/CI     FA_X1         Rise  1.0920 0.0020 0.0190    0.0020            2.76208                                                   | 
|    multiplier/i_0/i_169/S      FA_X1         Fall  1.1890 0.0970 0.0170             0.160302 3.44779  3.60809           1       100                    | 
|    multiplier/i_0/i_170/B      HA_X1         Fall  1.1890 0.0000 0.0170                      3.34175                                                   | 
|    multiplier/i_0/i_170/CO     HA_X1         Fall  1.2280 0.0390 0.0080             0.718488 3.44779  4.16628           1       100                    | 
|    multiplier/i_0/i_189/B      HA_X1         Fall  1.2280 0.0000 0.0080                      3.34175                                                   | 
|    multiplier/i_0/i_189/S      HA_X1         Fall  1.2890 0.0610 0.0150             0.40338  4.95649  5.35988           3       100                    | 
|    multiplier/i_0/i_2206/A2    NOR2_X1       Fall  1.2890 0.0000 0.0150                      1.56385                                                   | 
|    multiplier/i_0/i_2206/ZN    NOR2_X1       Rise  1.3300 0.0410 0.0250             0.458241 3.32658  3.78482           2       100                    | 
|    multiplier/i_0/i_2205/A     INV_X1        Rise  1.3300 0.0000 0.0250                      1.70023                                                   | 
|    multiplier/i_0/i_2205/ZN    INV_X1        Fall  1.3450 0.0150 0.0100             0.836941 3.22254  4.05948           2       100                    | 
|    multiplier/i_0/i_2200/A1    NAND3_X1      Fall  1.3450 0.0000 0.0100                      1.56203                                                   | 
|    multiplier/i_0/i_2200/ZN    NAND3_X1      Rise  1.3650 0.0200 0.0150             0.474818 2.57317  3.04798           2       100                    | 
|    multiplier/i_0/i_2194/A     AOI21_X1      Rise  1.3650 0.0000 0.0150                      1.62635                                                   | 
|    multiplier/i_0/i_2194/ZN    AOI21_X1      Fall  1.3800 0.0150 0.0100             0.486727 1.67753  2.16426           1       100                    | 
|    multiplier/i_0/i_2192/A     AOI221_X1     Fall  1.3800 0.0000 0.0100                      1.49739                                                   | 
|    multiplier/i_0/i_2192/ZN    AOI221_X1     Rise  1.5080 0.1280 0.0930             5.65599  3.26533  8.92132           2       100                    | 
|    multiplier/i_0/i_2042/A     OAI21_X1      Rise  1.5380 0.0300 0.0930    0.0290            1.67072                                                   | 
|    multiplier/i_0/i_2042/ZN    OAI21_X1      Fall  1.5690 0.0310 0.0280             0.2079   1.70023  1.90813           1       100                    | 
|    multiplier/i_0/i_2041/A     INV_X1        Fall  1.5690 0.0000 0.0280                      1.54936                                                   | 
|    multiplier/i_0/i_2041/ZN    INV_X1        Rise  1.6070 0.0380 0.0230             2.67238  5.48089  8.15327           3       100                    | 
|    multiplier/i_0/i_2228/A     XOR2_X1       Rise  1.6070 0.0000 0.0230                      2.23214                                                   | 
|    multiplier/i_0/i_2228/Z     XOR2_X1       Rise  1.6550 0.0480 0.0190             0.290339 0.97463  1.26497           1       100                    | 
|    multiplier/i_0/result[21]                 Rise  1.6550 0.0000                                                                                       | 
|    multiplier/result[21]                     Rise  1.6550 0.0000                                                                                       | 
|    outA/inp[21]                              Rise  1.6550 0.0000                                                                                       | 
|    outA/i_0_23/A2              AND2_X1       Rise  1.6550 0.0000 0.0190                      0.97463                                                   | 
|    outA/i_0_23/ZN              AND2_X1       Rise  1.6880 0.0330 0.0120             0.244591 1.14029  1.38488           1       100                    | 
|    outA/out_reg[21]/D          DFF_X1        Rise  1.6880 0.0000 0.0120                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[21]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200  0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200  0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200  0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280  0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310  0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480  0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490  0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810  0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[21]/CK         DFF_X1        Rise  0.1800 -0.0010 0.1080    -0.0030           0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1800 3.1800 | 
| library setup check                       | -0.0330 3.1470 | 
| data required time                        |  3.1470        | 
|                                           |                | 
| data required time                        |  3.1470        | 
| data arrival time                         | -1.6880        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.4610        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[19]/D 
  
 Path Start Point : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regA/out_reg[4]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290                      0.949653                                    F             | 
|    regA/out_reg[4]/Q           DFF_X1        Fall  0.2610 0.1010 0.0150             5.41798  4.91509  10.3331           2       100      F             | 
|    regA/out[4]                               Fall  0.2610 0.0000                                                                                       | 
|    multiplier/inputA[4]                      Fall  0.2610 0.0000                                                                                       | 
|    multiplier/i_0/inputA[4]                  Fall  0.2610 0.0000                                                                                       | 
|    multiplier/i_0/i_2577/A     INV_X2        Fall  0.2630 0.0020 0.0150                      2.94332                                                   | 
|    multiplier/i_0/i_2577/ZN    INV_X2        Rise  0.3860 0.1230 0.1080             40.7854  51.1917  91.9771           31      100                    | 
|    multiplier/i_0/i_1957/A2    NOR2_X1       Rise  0.4460 0.0600 0.1210    0.0040            1.65135                                                   | 
|    multiplier/i_0/i_1957/ZN    NOR2_X1       Fall  0.4670 0.0210 0.0280             0.404115 3.47198  3.8761            1       100                    | 
|    multiplier/i_0/i_7/B        FA_X1         Fall  0.4670 0.0000 0.0280                      3.39955                                                   | 
|    multiplier/i_0/i_7/CO       FA_X1         Fall  0.5550 0.0880 0.0160             0.356014 3.47198  3.828             1       100                    | 
|    multiplier/i_0/i_12/B       FA_X1         Fall  0.5550 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_12/CO      FA_X1         Fall  0.6380 0.0830 0.0160             0.216566 3.47198  3.68855           1       100                    | 
|    multiplier/i_0/i_18/B       FA_X1         Fall  0.6380 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_18/S       FA_X1         Rise  0.7650 0.1270 0.0160             0.574282 3.18586  3.76015           1       100                    | 
|    multiplier/i_0/i_20/A       HA_X1         Rise  0.7650 0.0000 0.0160                      3.18586                                                   | 
|    multiplier/i_0/i_20/CO      HA_X1         Rise  0.8020 0.0370 0.0120             0.4722   2.76208  3.23428           1       100                    | 
|    multiplier/i_0/i_26/CI      FA_X1         Rise  0.8020 0.0000 0.0120                      2.76208                                                   | 
|    multiplier/i_0/i_26/S       FA_X1         Fall  0.8970 0.0950 0.0170             1.13935  2.63262  3.77197           2       100                    | 
|    multiplier/i_0/i_2388/A1    NOR2_X1       Fall  0.8970 0.0000 0.0170                      1.41309                                                   | 
|    multiplier/i_0/i_2388/ZN    NOR2_X1       Rise  0.9410 0.0440 0.0310             0.681923 4.38799  5.06992           3       100                    | 
|    multiplier/i_0/i_2384/A1    OR3_X1        Rise  0.9410 0.0000 0.0310                      0.959052                                                  | 
|    multiplier/i_0/i_2384/ZN    OR3_X1        Rise  0.9770 0.0360 0.0130             0.547719 3.38992  3.93764           2       100                    | 
|    multiplier/i_0/i_2382/A1    NOR3_X1       Rise  0.9770 0.0000 0.0130                      1.76357                                                   | 
|    multiplier/i_0/i_2382/ZN    NOR3_X1       Fall  0.9870 0.0100 0.0160             0.2149   1.60595  1.82085           1       100                    | 
|    multiplier/i_0/i_2374/A4    NOR4_X1       Fall  0.9870 0.0000 0.0160                      1.55423                                                   | 
|    multiplier/i_0/i_2374/ZN    NOR4_X1       Rise  1.1360 0.1490 0.1030             2.54912  5.49545  8.04457           3       100                    | 
|    multiplier/i_0/i_2368/A3    NOR3_X1       Rise  1.1410 0.0050 0.1030    0.0040            1.6163                                                    | 
|    multiplier/i_0/i_2368/ZN    NOR3_X1       Fall  1.1600 0.0190 0.0250             0.915779 1.60595  2.52173           1       100                    | 
|    multiplier/i_0/i_2360/A4    NOR4_X1       Fall  1.1600 0.0000 0.0250                      1.55423                                                   | 
|    multiplier/i_0/i_2360/ZN    NOR4_X1       Rise  1.2980 0.1380 0.0900             1.233    5.49545  6.72845           3       100                    | 
|    multiplier/i_0/i_2321/A3    NOR3_X1       Rise  1.2980 0.0000 0.0900                      1.6163                                                    | 
|    multiplier/i_0/i_2321/ZN    NOR3_X1       Fall  1.3240 0.0260 0.0250             0.832375 3.61496  4.44733           1       100                    | 
|    multiplier/i_0/i_2313/A4    NOR4_X2       Fall  1.3240 0.0000 0.0250                      3.49679                                                   | 
|    multiplier/i_0/i_2313/ZN    NOR4_X2       Rise  1.4880 0.1640 0.1150             11.1914  7.1575   18.3489           4       100                    | 
|    multiplier/i_0/i_2225/B1    AOI21_X1      Rise  1.4980 0.0100 0.1150    0.0090            1.647                                                     | 
|    multiplier/i_0/i_2225/ZN    AOI21_X1      Fall  1.5330 0.0350 0.0330             0.735285 3.80404  4.53932           2       100                    | 
|    multiplier/i_0/i_2224/B2    OAI21_X1      Fall  1.5330 0.0000 0.0330                      1.55833                                                   | 
|    multiplier/i_0/i_2224/ZN    OAI21_X1      Rise  1.5740 0.0410 0.0210             0.191825 1.70023  1.89206           1       100                    | 
|    multiplier/i_0/i_2223/A     INV_X1        Rise  1.5740 0.0000 0.0210                      1.70023                                                   | 
|    multiplier/i_0/i_2223/ZN    INV_X1        Fall  1.5890 0.0150 0.0090             0.833786 3.80404  4.63782           2       100                    | 
|    multiplier/i_0/i_2218/A     XOR2_X1       Fall  1.5890 0.0000 0.0090                      2.18123                                                   | 
|    multiplier/i_0/i_2218/Z     XOR2_X1       Fall  1.6380 0.0490 0.0110             0.254649 0.97463  1.22928           1       100                    | 
|    multiplier/i_0/result[19]                 Fall  1.6380 0.0000                                                                                       | 
|    multiplier/result[19]                     Fall  1.6380 0.0000                                                                                       | 
|    outA/inp[19]                              Fall  1.6380 0.0000                                                                                       | 
|    outA/i_0_21/A2              AND2_X1       Fall  1.6380 0.0000 0.0110                      0.894119                                                  | 
|    outA/i_0_21/ZN              AND2_X1       Fall  1.6690 0.0310 0.0080             0.235394 1.14029  1.37568           1       100                    | 
|    outA/out_reg[19]/D          DFF_X1        Fall  1.6690 0.0000 0.0080                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[19]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200  0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200  0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200  0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280  0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310  0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480  0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490  0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810  0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[19]/CK         DFF_X1        Rise  0.1800 -0.0010 0.1080    -0.0030           0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1800 3.1800 | 
| library setup check                       | -0.0220 3.1580 | 
| data required time                        |  3.1580        | 
|                                           |                | 
| data required time                        |  3.1580        | 
| data arrival time                         | -1.6690        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.4910        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[18]/D 
  
 Path Start Point : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regA/out_reg[4]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290                      0.949653                                    F             | 
|    regA/out_reg[4]/Q           DFF_X1        Fall  0.2610 0.1010 0.0150             5.41798  4.91509  10.3331           2       100      F             | 
|    regA/out[4]                               Fall  0.2610 0.0000                                                                                       | 
|    multiplier/inputA[4]                      Fall  0.2610 0.0000                                                                                       | 
|    multiplier/i_0/inputA[4]                  Fall  0.2610 0.0000                                                                                       | 
|    multiplier/i_0/i_2577/A     INV_X2        Fall  0.2630 0.0020 0.0150                      2.94332                                                   | 
|    multiplier/i_0/i_2577/ZN    INV_X2        Rise  0.3860 0.1230 0.1080             40.7854  51.1917  91.9771           31      100                    | 
|    multiplier/i_0/i_1957/A2    NOR2_X1       Rise  0.4460 0.0600 0.1210    0.0040            1.65135                                                   | 
|    multiplier/i_0/i_1957/ZN    NOR2_X1       Fall  0.4670 0.0210 0.0280             0.404115 3.47198  3.8761            1       100                    | 
|    multiplier/i_0/i_7/B        FA_X1         Fall  0.4670 0.0000 0.0280                      3.39955                                                   | 
|    multiplier/i_0/i_7/CO       FA_X1         Fall  0.5550 0.0880 0.0160             0.356014 3.47198  3.828             1       100                    | 
|    multiplier/i_0/i_12/B       FA_X1         Fall  0.5550 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_12/CO      FA_X1         Fall  0.6380 0.0830 0.0160             0.216566 3.47198  3.68855           1       100                    | 
|    multiplier/i_0/i_18/B       FA_X1         Fall  0.6380 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_18/S       FA_X1         Rise  0.7650 0.1270 0.0160             0.574282 3.18586  3.76015           1       100                    | 
|    multiplier/i_0/i_20/A       HA_X1         Rise  0.7650 0.0000 0.0160                      3.18586                                                   | 
|    multiplier/i_0/i_20/CO      HA_X1         Rise  0.8020 0.0370 0.0120             0.4722   2.76208  3.23428           1       100                    | 
|    multiplier/i_0/i_26/CI      FA_X1         Rise  0.8020 0.0000 0.0120                      2.76208                                                   | 
|    multiplier/i_0/i_26/S       FA_X1         Fall  0.8970 0.0950 0.0170             1.13935  2.63262  3.77197           2       100                    | 
|    multiplier/i_0/i_2388/A1    NOR2_X1       Fall  0.8970 0.0000 0.0170                      1.41309                                                   | 
|    multiplier/i_0/i_2388/ZN    NOR2_X1       Rise  0.9410 0.0440 0.0310             0.681923 4.38799  5.06992           3       100                    | 
|    multiplier/i_0/i_2384/A1    OR3_X1        Rise  0.9410 0.0000 0.0310                      0.959052                                                  | 
|    multiplier/i_0/i_2384/ZN    OR3_X1        Rise  0.9770 0.0360 0.0130             0.547719 3.38992  3.93764           2       100                    | 
|    multiplier/i_0/i_2382/A1    NOR3_X1       Rise  0.9770 0.0000 0.0130                      1.76357                                                   | 
|    multiplier/i_0/i_2382/ZN    NOR3_X1       Fall  0.9870 0.0100 0.0160             0.2149   1.60595  1.82085           1       100                    | 
|    multiplier/i_0/i_2374/A4    NOR4_X1       Fall  0.9870 0.0000 0.0160                      1.55423                                                   | 
|    multiplier/i_0/i_2374/ZN    NOR4_X1       Rise  1.1360 0.1490 0.1030             2.54912  5.49545  8.04457           3       100                    | 
|    multiplier/i_0/i_2368/A3    NOR3_X1       Rise  1.1410 0.0050 0.1030    0.0040            1.6163                                                    | 
|    multiplier/i_0/i_2368/ZN    NOR3_X1       Fall  1.1600 0.0190 0.0250             0.915779 1.60595  2.52173           1       100                    | 
|    multiplier/i_0/i_2360/A4    NOR4_X1       Fall  1.1600 0.0000 0.0250                      1.55423                                                   | 
|    multiplier/i_0/i_2360/ZN    NOR4_X1       Rise  1.2980 0.1380 0.0900             1.233    5.49545  6.72845           3       100                    | 
|    multiplier/i_0/i_2321/A3    NOR3_X1       Rise  1.2980 0.0000 0.0900                      1.6163                                                    | 
|    multiplier/i_0/i_2321/ZN    NOR3_X1       Fall  1.3240 0.0260 0.0250             0.832375 3.61496  4.44733           1       100                    | 
|    multiplier/i_0/i_2313/A4    NOR4_X2       Fall  1.3240 0.0000 0.0250                      3.49679                                                   | 
|    multiplier/i_0/i_2313/ZN    NOR4_X2       Rise  1.4880 0.1640 0.1150             11.1914  7.1575   18.3489           4       100                    | 
|    multiplier/i_0/i_2225/B1    AOI21_X1      Rise  1.4980 0.0100 0.1150    0.0090            1.647                                                     | 
|    multiplier/i_0/i_2225/ZN    AOI21_X1      Fall  1.5330 0.0350 0.0330             0.735285 3.80404  4.53932           2       100                    | 
|    multiplier/i_0/i_2217/A     XOR2_X1       Fall  1.5330 0.0000 0.0330                      2.18123                                                   | 
|    multiplier/i_0/i_2217/Z     XOR2_X1       Fall  1.5930 0.0600 0.0120             0.158464 0.97463  1.13309           1       100                    | 
|    multiplier/i_0/result[18]                 Fall  1.5930 0.0000                                                                                       | 
|    multiplier/result[18]                     Fall  1.5930 0.0000                                                                                       | 
|    outA/inp[18]                              Fall  1.5930 0.0000                                                                                       | 
|    outA/i_0_20/A2              AND2_X1       Fall  1.5930 0.0000 0.0120                      0.894119                                                  | 
|    outA/i_0_20/ZN              AND2_X1       Fall  1.6250 0.0320 0.0080             0.315173 1.14029  1.45546           1       100                    | 
|    outA/out_reg[18]/D          DFF_X1        Fall  1.6250 0.0000 0.0080                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[18]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200  0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200  0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200  0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280  0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310  0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480  0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490  0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810  0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[18]/CK         DFF_X1        Rise  0.1790 -0.0020 0.1080    -0.0030           0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1790 3.1790 | 
| library setup check                       | -0.0220 3.1570 | 
| data required time                        |  3.1570        | 
|                                           |                | 
| data required time                        |  3.1570        | 
| data arrival time                         | -1.6250        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5340        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[17]/D 
  
 Path Start Point : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regA/out_reg[4]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290                      0.949653                                    F             | 
|    regA/out_reg[4]/Q           DFF_X1        Fall  0.2610 0.1010 0.0150             5.41798  4.91509  10.3331           2       100      F             | 
|    regA/out[4]                               Fall  0.2610 0.0000                                                                                       | 
|    multiplier/inputA[4]                      Fall  0.2610 0.0000                                                                                       | 
|    multiplier/i_0/inputA[4]                  Fall  0.2610 0.0000                                                                                       | 
|    multiplier/i_0/i_2577/A     INV_X2        Fall  0.2630 0.0020 0.0150                      2.94332                                                   | 
|    multiplier/i_0/i_2577/ZN    INV_X2        Rise  0.3860 0.1230 0.1080             40.7854  51.1917  91.9771           31      100                    | 
|    multiplier/i_0/i_1957/A2    NOR2_X1       Rise  0.4460 0.0600 0.1210    0.0040            1.65135                                                   | 
|    multiplier/i_0/i_1957/ZN    NOR2_X1       Fall  0.4670 0.0210 0.0280             0.404115 3.47198  3.8761            1       100                    | 
|    multiplier/i_0/i_7/B        FA_X1         Fall  0.4670 0.0000 0.0280                      3.39955                                                   | 
|    multiplier/i_0/i_7/CO       FA_X1         Fall  0.5550 0.0880 0.0160             0.356014 3.47198  3.828             1       100                    | 
|    multiplier/i_0/i_12/B       FA_X1         Fall  0.5550 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_12/CO      FA_X1         Fall  0.6380 0.0830 0.0160             0.216566 3.47198  3.68855           1       100                    | 
|    multiplier/i_0/i_18/B       FA_X1         Fall  0.6380 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_18/S       FA_X1         Rise  0.7650 0.1270 0.0160             0.574282 3.18586  3.76015           1       100                    | 
|    multiplier/i_0/i_20/A       HA_X1         Rise  0.7650 0.0000 0.0160                      3.18586                                                   | 
|    multiplier/i_0/i_20/CO      HA_X1         Rise  0.8020 0.0370 0.0120             0.4722   2.76208  3.23428           1       100                    | 
|    multiplier/i_0/i_26/CI      FA_X1         Rise  0.8020 0.0000 0.0120                      2.76208                                                   | 
|    multiplier/i_0/i_26/S       FA_X1         Fall  0.8970 0.0950 0.0170             1.13935  2.63262  3.77197           2       100                    | 
|    multiplier/i_0/i_2388/A1    NOR2_X1       Fall  0.8970 0.0000 0.0170                      1.41309                                                   | 
|    multiplier/i_0/i_2388/ZN    NOR2_X1       Rise  0.9410 0.0440 0.0310             0.681923 4.38799  5.06992           3       100                    | 
|    multiplier/i_0/i_2384/A1    OR3_X1        Rise  0.9410 0.0000 0.0310                      0.959052                                                  | 
|    multiplier/i_0/i_2384/ZN    OR3_X1        Rise  0.9770 0.0360 0.0130             0.547719 3.38992  3.93764           2       100                    | 
|    multiplier/i_0/i_2382/A1    NOR3_X1       Rise  0.9770 0.0000 0.0130                      1.76357                                                   | 
|    multiplier/i_0/i_2382/ZN    NOR3_X1       Fall  0.9870 0.0100 0.0160             0.2149   1.60595  1.82085           1       100                    | 
|    multiplier/i_0/i_2374/A4    NOR4_X1       Fall  0.9870 0.0000 0.0160                      1.55423                                                   | 
|    multiplier/i_0/i_2374/ZN    NOR4_X1       Rise  1.1360 0.1490 0.1030             2.54912  5.49545  8.04457           3       100                    | 
|    multiplier/i_0/i_2368/A3    NOR3_X1       Rise  1.1410 0.0050 0.1030    0.0040            1.6163                                                    | 
|    multiplier/i_0/i_2368/ZN    NOR3_X1       Fall  1.1600 0.0190 0.0250             0.915779 1.60595  2.52173           1       100                    | 
|    multiplier/i_0/i_2360/A4    NOR4_X1       Fall  1.1600 0.0000 0.0250                      1.55423                                                   | 
|    multiplier/i_0/i_2360/ZN    NOR4_X1       Rise  1.2980 0.1380 0.0900             1.233    5.49545  6.72845           3       100                    | 
|    multiplier/i_0/i_2321/A3    NOR3_X1       Rise  1.2980 0.0000 0.0900                      1.6163                                                    | 
|    multiplier/i_0/i_2321/ZN    NOR3_X1       Fall  1.3240 0.0260 0.0250             0.832375 3.61496  4.44733           1       100                    | 
|    multiplier/i_0/i_2313/A4    NOR4_X2       Fall  1.3240 0.0000 0.0250                      3.49679                                                   | 
|    multiplier/i_0/i_2313/ZN    NOR4_X2       Rise  1.4880 0.1640 0.1150             11.1914  7.1575   18.3489           4       100                    | 
|    multiplier/i_0/i_2030/A     XOR2_X1       Rise  1.4980 0.0100 0.1150    0.0090            2.23214                                                   | 
|    multiplier/i_0/i_2030/Z     XOR2_X1       Rise  1.5520 0.0540 0.0200             0.408327 0.97463  1.38296           1       100                    | 
|    multiplier/i_0/result[17]                 Rise  1.5520 0.0000                                                                                       | 
|    multiplier/result[17]                     Rise  1.5520 0.0000                                                                                       | 
|    outA/inp[17]                              Rise  1.5520 0.0000                                                                                       | 
|    outA/i_0_19/A2              AND2_X1       Rise  1.5520 0.0000 0.0200                      0.97463                                                   | 
|    outA/i_0_19/ZN              AND2_X1       Rise  1.5850 0.0330 0.0120             0.252005 1.14029  1.39229           1       100                    | 
|    outA/out_reg[17]/D          DFF_X1        Rise  1.5850 0.0000 0.0120                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[17]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200  0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200  0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200  0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280  0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310  0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480  0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490  0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810  0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[17]/CK         DFF_X1        Rise  0.1790 -0.0020 0.1080    -0.0030           0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1790 3.1790 | 
| library setup check                       | -0.0330 3.1460 | 
| data required time                        |  3.1460        | 
|                                           |                | 
| data required time                        |  3.1460        | 
| data arrival time                         | -1.5850        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.5630        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[16]/D 
  
 Path Start Point : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943   3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                        3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813   11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                         | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                        11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548    6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                        5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27      5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                        1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276    15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                         | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                         | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010              7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244    30.3889  70.6133           32      100      FA   K        | 
| Data Path:                                                                                                                                               | 
|    regA/out_reg[4]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290                        0.949653                                    F             | 
|    regA/out_reg[4]/Q           DFF_X1        Fall  0.2610 0.1010 0.0150             5.41798    4.91509  10.3331           2       100      F             | 
|    regA/out[4]                               Fall  0.2610 0.0000                                                                                         | 
|    multiplier/inputA[4]                      Fall  0.2610 0.0000                                                                                         | 
|    multiplier/i_0/inputA[4]                  Fall  0.2610 0.0000                                                                                         | 
|    multiplier/i_0/i_2577/A     INV_X2        Fall  0.2630 0.0020 0.0150                        2.94332                                                   | 
|    multiplier/i_0/i_2577/ZN    INV_X2        Rise  0.3860 0.1230 0.1080             40.7854    51.1917  91.9771           31      100                    | 
|    multiplier/i_0/i_1957/A2    NOR2_X1       Rise  0.4460 0.0600 0.1210    0.0040              1.65135                                                   | 
|    multiplier/i_0/i_1957/ZN    NOR2_X1       Fall  0.4670 0.0210 0.0280             0.404115   3.47198  3.8761            1       100                    | 
|    multiplier/i_0/i_7/B        FA_X1         Fall  0.4670 0.0000 0.0280                        3.39955                                                   | 
|    multiplier/i_0/i_7/CO       FA_X1         Fall  0.5550 0.0880 0.0160             0.356014   3.47198  3.828             1       100                    | 
|    multiplier/i_0/i_12/B       FA_X1         Fall  0.5550 0.0000 0.0160                        3.39955                                                   | 
|    multiplier/i_0/i_12/CO      FA_X1         Fall  0.6380 0.0830 0.0160             0.216566   3.47198  3.68855           1       100                    | 
|    multiplier/i_0/i_18/B       FA_X1         Fall  0.6380 0.0000 0.0160                        3.39955                                                   | 
|    multiplier/i_0/i_18/S       FA_X1         Rise  0.7650 0.1270 0.0160             0.574282   3.18586  3.76015           1       100                    | 
|    multiplier/i_0/i_20/A       HA_X1         Rise  0.7650 0.0000 0.0160                        3.18586                                                   | 
|    multiplier/i_0/i_20/CO      HA_X1         Rise  0.8020 0.0370 0.0120             0.4722     2.76208  3.23428           1       100                    | 
|    multiplier/i_0/i_26/CI      FA_X1         Rise  0.8020 0.0000 0.0120                        2.76208                                                   | 
|    multiplier/i_0/i_26/S       FA_X1         Fall  0.8970 0.0950 0.0170             1.13935    2.63262  3.77197           2       100                    | 
|    multiplier/i_0/i_2388/A1    NOR2_X1       Fall  0.8970 0.0000 0.0170                        1.41309                                                   | 
|    multiplier/i_0/i_2388/ZN    NOR2_X1       Rise  0.9410 0.0440 0.0310             0.681923   4.38799  5.06992           3       100                    | 
|    multiplier/i_0/i_2384/A1    OR3_X1        Rise  0.9410 0.0000 0.0310                        0.959052                                                  | 
|    multiplier/i_0/i_2384/ZN    OR3_X1        Rise  0.9770 0.0360 0.0130             0.547719   3.38992  3.93764           2       100                    | 
|    multiplier/i_0/i_2382/A1    NOR3_X1       Rise  0.9770 0.0000 0.0130                        1.76357                                                   | 
|    multiplier/i_0/i_2382/ZN    NOR3_X1       Fall  0.9870 0.0100 0.0160             0.2149     1.60595  1.82085           1       100                    | 
|    multiplier/i_0/i_2374/A4    NOR4_X1       Fall  0.9870 0.0000 0.0160                        1.55423                                                   | 
|    multiplier/i_0/i_2374/ZN    NOR4_X1       Rise  1.1360 0.1490 0.1030             2.54912    5.49545  8.04457           3       100                    | 
|    multiplier/i_0/i_2368/A3    NOR3_X1       Rise  1.1410 0.0050 0.1030    0.0040              1.6163                                                    | 
|    multiplier/i_0/i_2368/ZN    NOR3_X1       Fall  1.1600 0.0190 0.0250             0.915779   1.60595  2.52173           1       100                    | 
|    multiplier/i_0/i_2360/A4    NOR4_X1       Fall  1.1600 0.0000 0.0250                        1.55423                                                   | 
|    multiplier/i_0/i_2360/ZN    NOR4_X1       Rise  1.2980 0.1380 0.0900             1.233      5.49545  6.72845           3       100                    | 
|    multiplier/i_0/i_2027/B1    AOI21_X1      Rise  1.2980 0.0000 0.0900                        1.647                                                     | 
|    multiplier/i_0/i_2027/ZN    AOI21_X1      Fall  1.3350 0.0370 0.0300             1.24841    3.93237  5.18079           2       100                    | 
|    multiplier/i_0/i_2026/A     INV_X1        Fall  1.3350 0.0000 0.0300                        1.54936                                                   | 
|    multiplier/i_0/i_2026/ZN    INV_X1        Rise  1.3550 0.0200 0.0110             0.00700092 1.67685  1.68385           1       100                    | 
|    multiplier/i_0/i_2025/B2    AOI21_X1      Rise  1.3550 0.0000 0.0110                        1.67685                                                   | 
|    multiplier/i_0/i_2025/ZN    AOI21_X1      Fall  1.3780 0.0230 0.0160             1.45355    3.84775  5.30131           2       100                    | 
|    multiplier/i_0/i_2023/B2    OAI22_X1      Fall  1.3780 0.0000 0.0160                        1.55047                                                   | 
|    multiplier/i_0/i_2023/ZN    OAI22_X1      Rise  1.4290 0.0510 0.0350             0.22746    2.57361  2.80107           1       100                    | 
|    multiplier/i_0/i_2022/B     XNOR2_X1      Rise  1.4290 0.0000 0.0350                        2.57361                                                   | 
|    multiplier/i_0/i_2022/ZN    XNOR2_X1      Rise  1.4730 0.0440 0.0170             0.325158   0.97463  1.29979           1       100                    | 
|    multiplier/i_0/result[16]                 Rise  1.4730 0.0000                                                                                         | 
|    multiplier/result[16]                     Rise  1.4730 0.0000                                                                                         | 
|    outA/inp[16]                              Rise  1.4730 0.0000                                                                                         | 
|    outA/i_0_18/A2              AND2_X1       Rise  1.4730 0.0000 0.0170                        0.97463                                                   | 
|    outA/i_0_18/ZN              AND2_X1       Rise  1.5070 0.0340 0.0120             0.566133   1.14029  1.70642           1       100                    | 
|    outA/out_reg[16]/D          DFF_X1        Rise  1.5070 0.0000 0.0120                        1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[16]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200  0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200  0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200  0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280  0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310  0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480  0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490  0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810  0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[16]/CK         DFF_X1        Rise  0.1790 -0.0020 0.1080    -0.0030           0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1790 3.1790 | 
| library setup check                       | -0.0330 3.1460 | 
| data required time                        |  3.1460        | 
|                                           |                | 
| data required time                        |  3.1460        | 
| data arrival time                         | -1.5070        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6410        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[15]/D 
  
 Path Start Point : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943   3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                        3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813   11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                         | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                        11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548    6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                        5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27      5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                        1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276    15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                         | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                         | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010              7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244    30.3889  70.6133           32      100      FA   K        | 
| Data Path:                                                                                                                                               | 
|    regA/out_reg[4]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290                        0.949653                                    F             | 
|    regA/out_reg[4]/Q           DFF_X1        Fall  0.2610 0.1010 0.0150             5.41798    4.91509  10.3331           2       100      F             | 
|    regA/out[4]                               Fall  0.2610 0.0000                                                                                         | 
|    multiplier/inputA[4]                      Fall  0.2610 0.0000                                                                                         | 
|    multiplier/i_0/inputA[4]                  Fall  0.2610 0.0000                                                                                         | 
|    multiplier/i_0/i_2577/A     INV_X2        Fall  0.2630 0.0020 0.0150                        2.94332                                                   | 
|    multiplier/i_0/i_2577/ZN    INV_X2        Rise  0.3860 0.1230 0.1080             40.7854    51.1917  91.9771           31      100                    | 
|    multiplier/i_0/i_1957/A2    NOR2_X1       Rise  0.4460 0.0600 0.1210    0.0040              1.65135                                                   | 
|    multiplier/i_0/i_1957/ZN    NOR2_X1       Fall  0.4670 0.0210 0.0280             0.404115   3.47198  3.8761            1       100                    | 
|    multiplier/i_0/i_7/B        FA_X1         Fall  0.4670 0.0000 0.0280                        3.39955                                                   | 
|    multiplier/i_0/i_7/CO       FA_X1         Fall  0.5550 0.0880 0.0160             0.356014   3.47198  3.828             1       100                    | 
|    multiplier/i_0/i_12/B       FA_X1         Fall  0.5550 0.0000 0.0160                        3.39955                                                   | 
|    multiplier/i_0/i_12/CO      FA_X1         Fall  0.6380 0.0830 0.0160             0.216566   3.47198  3.68855           1       100                    | 
|    multiplier/i_0/i_18/B       FA_X1         Fall  0.6380 0.0000 0.0160                        3.39955                                                   | 
|    multiplier/i_0/i_18/S       FA_X1         Rise  0.7650 0.1270 0.0160             0.574282   3.18586  3.76015           1       100                    | 
|    multiplier/i_0/i_20/A       HA_X1         Rise  0.7650 0.0000 0.0160                        3.18586                                                   | 
|    multiplier/i_0/i_20/CO      HA_X1         Rise  0.8020 0.0370 0.0120             0.4722     2.76208  3.23428           1       100                    | 
|    multiplier/i_0/i_26/CI      FA_X1         Rise  0.8020 0.0000 0.0120                        2.76208                                                   | 
|    multiplier/i_0/i_26/S       FA_X1         Fall  0.8970 0.0950 0.0170             1.13935    2.63262  3.77197           2       100                    | 
|    multiplier/i_0/i_2388/A1    NOR2_X1       Fall  0.8970 0.0000 0.0170                        1.41309                                                   | 
|    multiplier/i_0/i_2388/ZN    NOR2_X1       Rise  0.9410 0.0440 0.0310             0.681923   4.38799  5.06992           3       100                    | 
|    multiplier/i_0/i_2384/A1    OR3_X1        Rise  0.9410 0.0000 0.0310                        0.959052                                                  | 
|    multiplier/i_0/i_2384/ZN    OR3_X1        Rise  0.9770 0.0360 0.0130             0.547719   3.38992  3.93764           2       100                    | 
|    multiplier/i_0/i_2382/A1    NOR3_X1       Rise  0.9770 0.0000 0.0130                        1.76357                                                   | 
|    multiplier/i_0/i_2382/ZN    NOR3_X1       Fall  0.9870 0.0100 0.0160             0.2149     1.60595  1.82085           1       100                    | 
|    multiplier/i_0/i_2374/A4    NOR4_X1       Fall  0.9870 0.0000 0.0160                        1.55423                                                   | 
|    multiplier/i_0/i_2374/ZN    NOR4_X1       Rise  1.1360 0.1490 0.1030             2.54912    5.49545  8.04457           3       100                    | 
|    multiplier/i_0/i_2368/A3    NOR3_X1       Rise  1.1410 0.0050 0.1030    0.0040              1.6163                                                    | 
|    multiplier/i_0/i_2368/ZN    NOR3_X1       Fall  1.1600 0.0190 0.0250             0.915779   1.60595  2.52173           1       100                    | 
|    multiplier/i_0/i_2360/A4    NOR4_X1       Fall  1.1600 0.0000 0.0250                        1.55423                                                   | 
|    multiplier/i_0/i_2360/ZN    NOR4_X1       Rise  1.2980 0.1380 0.0900             1.233      5.49545  6.72845           3       100                    | 
|    multiplier/i_0/i_2027/B1    AOI21_X1      Rise  1.2980 0.0000 0.0900                        1.647                                                     | 
|    multiplier/i_0/i_2027/ZN    AOI21_X1      Fall  1.3350 0.0370 0.0300             1.24841    3.93237  5.18079           2       100                    | 
|    multiplier/i_0/i_2026/A     INV_X1        Fall  1.3350 0.0000 0.0300                        1.54936                                                   | 
|    multiplier/i_0/i_2026/ZN    INV_X1        Rise  1.3550 0.0200 0.0110             0.00700092 1.67685  1.68385           1       100                    | 
|    multiplier/i_0/i_2025/B2    AOI21_X1      Rise  1.3550 0.0000 0.0110                        1.67685                                                   | 
|    multiplier/i_0/i_2025/ZN    AOI21_X1      Fall  1.3780 0.0230 0.0160             1.45355    3.84775  5.30131           2       100                    | 
|    multiplier/i_0/i_2020/A     XOR2_X1       Fall  1.3780 0.0000 0.0160                        2.18123                                                   | 
|    multiplier/i_0/i_2020/Z     XOR2_X1       Fall  1.4300 0.0520 0.0130             0.233522   0.97463  1.20815           1       100                    | 
|    multiplier/i_0/result[15]                 Fall  1.4300 0.0000                                                                                         | 
|    multiplier/result[15]                     Fall  1.4300 0.0000                                                                                         | 
|    outA/inp[15]                              Fall  1.4300 0.0000                                                                                         | 
|    outA/i_0_17/A2              AND2_X1       Fall  1.4300 0.0000 0.0130                        0.894119                                                  | 
|    outA/i_0_17/ZN              AND2_X1       Fall  1.4620 0.0320 0.0080             0.303136   1.14029  1.44343           1       100                    | 
|    outA/out_reg[15]/D          DFF_X1        Fall  1.4620 0.0000 0.0080                        1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[15]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200  0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200  0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200  0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280  0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310  0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480  0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490  0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810  0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[15]/CK         DFF_X1        Rise  0.1800 -0.0010 0.1080    -0.0030           0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1800 3.1800 | 
| library setup check                       | -0.0220 3.1580 | 
| data required time                        |  3.1580        | 
|                                           |                | 
| data required time                        |  3.1580        | 
| data arrival time                         | -1.4620        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.6980        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[14]/D 
  
 Path Start Point : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regA/out_reg[4]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290                      0.949653                                    F             | 
|    regA/out_reg[4]/Q           DFF_X1        Fall  0.2610 0.1010 0.0150             5.41798  4.91509  10.3331           2       100      F             | 
|    regA/out[4]                               Fall  0.2610 0.0000                                                                                       | 
|    multiplier/inputA[4]                      Fall  0.2610 0.0000                                                                                       | 
|    multiplier/i_0/inputA[4]                  Fall  0.2610 0.0000                                                                                       | 
|    multiplier/i_0/i_2577/A     INV_X2        Fall  0.2630 0.0020 0.0150                      2.94332                                                   | 
|    multiplier/i_0/i_2577/ZN    INV_X2        Rise  0.3860 0.1230 0.1080             40.7854  51.1917  91.9771           31      100                    | 
|    multiplier/i_0/i_1957/A2    NOR2_X1       Rise  0.4460 0.0600 0.1210    0.0040            1.65135                                                   | 
|    multiplier/i_0/i_1957/ZN    NOR2_X1       Fall  0.4670 0.0210 0.0280             0.404115 3.47198  3.8761            1       100                    | 
|    multiplier/i_0/i_7/B        FA_X1         Fall  0.4670 0.0000 0.0280                      3.39955                                                   | 
|    multiplier/i_0/i_7/CO       FA_X1         Fall  0.5550 0.0880 0.0160             0.356014 3.47198  3.828             1       100                    | 
|    multiplier/i_0/i_12/B       FA_X1         Fall  0.5550 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_12/CO      FA_X1         Fall  0.6380 0.0830 0.0160             0.216566 3.47198  3.68855           1       100                    | 
|    multiplier/i_0/i_18/B       FA_X1         Fall  0.6380 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_18/S       FA_X1         Rise  0.7650 0.1270 0.0160             0.574282 3.18586  3.76015           1       100                    | 
|    multiplier/i_0/i_20/A       HA_X1         Rise  0.7650 0.0000 0.0160                      3.18586                                                   | 
|    multiplier/i_0/i_20/CO      HA_X1         Rise  0.8020 0.0370 0.0120             0.4722   2.76208  3.23428           1       100                    | 
|    multiplier/i_0/i_26/CI      FA_X1         Rise  0.8020 0.0000 0.0120                      2.76208                                                   | 
|    multiplier/i_0/i_26/S       FA_X1         Fall  0.8970 0.0950 0.0170             1.13935  2.63262  3.77197           2       100                    | 
|    multiplier/i_0/i_2388/A1    NOR2_X1       Fall  0.8970 0.0000 0.0170                      1.41309                                                   | 
|    multiplier/i_0/i_2388/ZN    NOR2_X1       Rise  0.9410 0.0440 0.0310             0.681923 4.38799  5.06992           3       100                    | 
|    multiplier/i_0/i_2384/A1    OR3_X1        Rise  0.9410 0.0000 0.0310                      0.959052                                                  | 
|    multiplier/i_0/i_2384/ZN    OR3_X1        Rise  0.9770 0.0360 0.0130             0.547719 3.38992  3.93764           2       100                    | 
|    multiplier/i_0/i_2382/A1    NOR3_X1       Rise  0.9770 0.0000 0.0130                      1.76357                                                   | 
|    multiplier/i_0/i_2382/ZN    NOR3_X1       Fall  0.9870 0.0100 0.0160             0.2149   1.60595  1.82085           1       100                    | 
|    multiplier/i_0/i_2374/A4    NOR4_X1       Fall  0.9870 0.0000 0.0160                      1.55423                                                   | 
|    multiplier/i_0/i_2374/ZN    NOR4_X1       Rise  1.1360 0.1490 0.1030             2.54912  5.49545  8.04457           3       100                    | 
|    multiplier/i_0/i_2368/A3    NOR3_X1       Rise  1.1410 0.0050 0.1030    0.0040            1.6163                                                    | 
|    multiplier/i_0/i_2368/ZN    NOR3_X1       Fall  1.1600 0.0190 0.0250             0.915779 1.60595  2.52173           1       100                    | 
|    multiplier/i_0/i_2360/A4    NOR4_X1       Fall  1.1600 0.0000 0.0250                      1.55423                                                   | 
|    multiplier/i_0/i_2360/ZN    NOR4_X1       Rise  1.2980 0.1380 0.0900             1.233    5.49545  6.72845           3       100                    | 
|    multiplier/i_0/i_2027/B1    AOI21_X1      Rise  1.2980 0.0000 0.0900                      1.647                                                     | 
|    multiplier/i_0/i_2027/ZN    AOI21_X1      Fall  1.3350 0.0370 0.0300             1.24841  3.93237  5.18079           2       100                    | 
|    multiplier/i_0/i_2019/A     XOR2_X1       Fall  1.3350 0.0000 0.0300                      2.18123                                                   | 
|    multiplier/i_0/i_2019/Z     XOR2_X1       Fall  1.3940 0.0590 0.0130             0.31047  0.97463  1.2851            1       100                    | 
|    multiplier/i_0/result[14]                 Fall  1.3940 0.0000                                                                                       | 
|    multiplier/result[14]                     Fall  1.3940 0.0000                                                                                       | 
|    outA/inp[14]                              Fall  1.3940 0.0000                                                                                       | 
|    outA/i_0_16/A2              AND2_X1       Fall  1.3940 0.0000 0.0130                      0.894119                                                  | 
|    outA/i_0_16/ZN              AND2_X1       Fall  1.4260 0.0320 0.0080             0.227999 1.14029  1.36829           1       100                    | 
|    outA/out_reg[14]/D          DFF_X1        Fall  1.4260 0.0000 0.0080                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[14]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200  0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200  0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200  0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280  0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310  0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480  0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490  0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810  0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[14]/CK         DFF_X1        Rise  0.1800 -0.0010 0.1080    -0.0030           0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1800 3.1800 | 
| library setup check                       | -0.0220 3.1580 | 
| data required time                        |  3.1580        | 
|                                           |                | 
| data required time                        |  3.1580        | 
| data arrival time                         | -1.4260        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.7340        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[13]/D 
  
 Path Start Point : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regA/out_reg[4]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290                      0.949653                                    F             | 
|    regA/out_reg[4]/Q           DFF_X1        Fall  0.2610 0.1010 0.0150             5.41798  4.91509  10.3331           2       100      F             | 
|    regA/out[4]                               Fall  0.2610 0.0000                                                                                       | 
|    multiplier/inputA[4]                      Fall  0.2610 0.0000                                                                                       | 
|    multiplier/i_0/inputA[4]                  Fall  0.2610 0.0000                                                                                       | 
|    multiplier/i_0/i_2577/A     INV_X2        Fall  0.2630 0.0020 0.0150                      2.94332                                                   | 
|    multiplier/i_0/i_2577/ZN    INV_X2        Rise  0.3860 0.1230 0.1080             40.7854  51.1917  91.9771           31      100                    | 
|    multiplier/i_0/i_1957/A2    NOR2_X1       Rise  0.4460 0.0600 0.1210    0.0040            1.65135                                                   | 
|    multiplier/i_0/i_1957/ZN    NOR2_X1       Fall  0.4670 0.0210 0.0280             0.404115 3.47198  3.8761            1       100                    | 
|    multiplier/i_0/i_7/B        FA_X1         Fall  0.4670 0.0000 0.0280                      3.39955                                                   | 
|    multiplier/i_0/i_7/CO       FA_X1         Fall  0.5550 0.0880 0.0160             0.356014 3.47198  3.828             1       100                    | 
|    multiplier/i_0/i_12/B       FA_X1         Fall  0.5550 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_12/CO      FA_X1         Fall  0.6380 0.0830 0.0160             0.216566 3.47198  3.68855           1       100                    | 
|    multiplier/i_0/i_18/B       FA_X1         Fall  0.6380 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_18/S       FA_X1         Rise  0.7650 0.1270 0.0160             0.574282 3.18586  3.76015           1       100                    | 
|    multiplier/i_0/i_20/A       HA_X1         Rise  0.7650 0.0000 0.0160                      3.18586                                                   | 
|    multiplier/i_0/i_20/CO      HA_X1         Rise  0.8020 0.0370 0.0120             0.4722   2.76208  3.23428           1       100                    | 
|    multiplier/i_0/i_26/CI      FA_X1         Rise  0.8020 0.0000 0.0120                      2.76208                                                   | 
|    multiplier/i_0/i_26/S       FA_X1         Fall  0.8970 0.0950 0.0170             1.13935  2.63262  3.77197           2       100                    | 
|    multiplier/i_0/i_2388/A1    NOR2_X1       Fall  0.8970 0.0000 0.0170                      1.41309                                                   | 
|    multiplier/i_0/i_2388/ZN    NOR2_X1       Rise  0.9410 0.0440 0.0310             0.681923 4.38799  5.06992           3       100                    | 
|    multiplier/i_0/i_2384/A1    OR3_X1        Rise  0.9410 0.0000 0.0310                      0.959052                                                  | 
|    multiplier/i_0/i_2384/ZN    OR3_X1        Rise  0.9770 0.0360 0.0130             0.547719 3.38992  3.93764           2       100                    | 
|    multiplier/i_0/i_2382/A1    NOR3_X1       Rise  0.9770 0.0000 0.0130                      1.76357                                                   | 
|    multiplier/i_0/i_2382/ZN    NOR3_X1       Fall  0.9870 0.0100 0.0160             0.2149   1.60595  1.82085           1       100                    | 
|    multiplier/i_0/i_2374/A4    NOR4_X1       Fall  0.9870 0.0000 0.0160                      1.55423                                                   | 
|    multiplier/i_0/i_2374/ZN    NOR4_X1       Rise  1.1360 0.1490 0.1030             2.54912  5.49545  8.04457           3       100                    | 
|    multiplier/i_0/i_2368/A3    NOR3_X1       Rise  1.1410 0.0050 0.1030    0.0040            1.6163                                                    | 
|    multiplier/i_0/i_2368/ZN    NOR3_X1       Fall  1.1600 0.0190 0.0250             0.915779 1.60595  2.52173           1       100                    | 
|    multiplier/i_0/i_2360/A4    NOR4_X1       Fall  1.1600 0.0000 0.0250                      1.55423                                                   | 
|    multiplier/i_0/i_2360/ZN    NOR4_X1       Rise  1.2980 0.1380 0.0900             1.233    5.49545  6.72845           3       100                    | 
|    multiplier/i_0/i_2018/A     XOR2_X1       Rise  1.2980 0.0000 0.0900                      2.23214                                                   | 
|    multiplier/i_0/i_2018/Z     XOR2_X1       Rise  1.3520 0.0540 0.0200             0.416139 0.97463  1.39077           1       100                    | 
|    multiplier/i_0/result[13]                 Rise  1.3520 0.0000                                                                                       | 
|    multiplier/result[13]                     Rise  1.3520 0.0000                                                                                       | 
|    outA/inp[13]                              Rise  1.3520 0.0000                                                                                       | 
|    outA/i_0_15/A2              AND2_X1       Rise  1.3520 0.0000 0.0200                      0.97463                                                   | 
|    outA/i_0_15/ZN              AND2_X1       Rise  1.3850 0.0330 0.0120             0.270008 1.14029  1.4103            1       100                    | 
|    outA/out_reg[13]/D          DFF_X1        Rise  1.3850 0.0000 0.0120                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[13]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200  0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200  0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200  0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280  0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310  0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480  0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490  0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810  0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[13]/CK         DFF_X1        Rise  0.1800 -0.0010 0.1080    -0.0030           0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1800 3.1800 | 
| library setup check                       | -0.0330 3.1470 | 
| data required time                        |  3.1470        | 
|                                           |                | 
| data required time                        |  3.1470        | 
| data arrival time                         | -1.3850        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.7640        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[12]/D 
  
 Path Start Point : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regA/out_reg[4]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290                      0.949653                                    F             | 
|    regA/out_reg[4]/Q           DFF_X1        Fall  0.2610 0.1010 0.0150             5.41798  4.91509  10.3331           2       100      F             | 
|    regA/out[4]                               Fall  0.2610 0.0000                                                                                       | 
|    multiplier/inputA[4]                      Fall  0.2610 0.0000                                                                                       | 
|    multiplier/i_0/inputA[4]                  Fall  0.2610 0.0000                                                                                       | 
|    multiplier/i_0/i_2577/A     INV_X2        Fall  0.2630 0.0020 0.0150                      2.94332                                                   | 
|    multiplier/i_0/i_2577/ZN    INV_X2        Rise  0.3860 0.1230 0.1080             40.7854  51.1917  91.9771           31      100                    | 
|    multiplier/i_0/i_1957/A2    NOR2_X1       Rise  0.4460 0.0600 0.1210    0.0040            1.65135                                                   | 
|    multiplier/i_0/i_1957/ZN    NOR2_X1       Fall  0.4670 0.0210 0.0280             0.404115 3.47198  3.8761            1       100                    | 
|    multiplier/i_0/i_7/B        FA_X1         Fall  0.4670 0.0000 0.0280                      3.39955                                                   | 
|    multiplier/i_0/i_7/CO       FA_X1         Fall  0.5550 0.0880 0.0160             0.356014 3.47198  3.828             1       100                    | 
|    multiplier/i_0/i_12/B       FA_X1         Fall  0.5550 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_12/CO      FA_X1         Fall  0.6380 0.0830 0.0160             0.216566 3.47198  3.68855           1       100                    | 
|    multiplier/i_0/i_18/B       FA_X1         Fall  0.6380 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_18/S       FA_X1         Rise  0.7650 0.1270 0.0160             0.574282 3.18586  3.76015           1       100                    | 
|    multiplier/i_0/i_20/A       HA_X1         Rise  0.7650 0.0000 0.0160                      3.18586                                                   | 
|    multiplier/i_0/i_20/CO      HA_X1         Rise  0.8020 0.0370 0.0120             0.4722   2.76208  3.23428           1       100                    | 
|    multiplier/i_0/i_26/CI      FA_X1         Rise  0.8020 0.0000 0.0120                      2.76208                                                   | 
|    multiplier/i_0/i_26/S       FA_X1         Fall  0.8970 0.0950 0.0170             1.13935  2.63262  3.77197           2       100                    | 
|    multiplier/i_0/i_2388/A1    NOR2_X1       Fall  0.8970 0.0000 0.0170                      1.41309                                                   | 
|    multiplier/i_0/i_2388/ZN    NOR2_X1       Rise  0.9410 0.0440 0.0310             0.681923 4.38799  5.06992           3       100                    | 
|    multiplier/i_0/i_2384/A1    OR3_X1        Rise  0.9410 0.0000 0.0310                      0.959052                                                  | 
|    multiplier/i_0/i_2384/ZN    OR3_X1        Rise  0.9770 0.0360 0.0130             0.547719 3.38992  3.93764           2       100                    | 
|    multiplier/i_0/i_2382/A1    NOR3_X1       Rise  0.9770 0.0000 0.0130                      1.76357                                                   | 
|    multiplier/i_0/i_2382/ZN    NOR3_X1       Fall  0.9870 0.0100 0.0160             0.2149   1.60595  1.82085           1       100                    | 
|    multiplier/i_0/i_2374/A4    NOR4_X1       Fall  0.9870 0.0000 0.0160                      1.55423                                                   | 
|    multiplier/i_0/i_2374/ZN    NOR4_X1       Rise  1.1360 0.1490 0.1030             2.54912  5.49545  8.04457           3       100                    | 
|    multiplier/i_0/i_2015/B1    AOI21_X1      Rise  1.1400 0.0040 0.1030    0.0040            1.647                                                     | 
|    multiplier/i_0/i_2015/ZN    AOI21_X1      Fall  1.1740 0.0340 0.0310             0.577329 3.93237  4.5097            2       100                    | 
|    multiplier/i_0/i_2014/A     INV_X1        Fall  1.1740 0.0000 0.0310                      1.54936                                                   | 
|    multiplier/i_0/i_2014/ZN    INV_X1        Rise  1.1970 0.0230 0.0130             0.651774 1.67685  2.32863           1       100                    | 
|    multiplier/i_0/i_2013/B2    AOI21_X1      Rise  1.1970 0.0000 0.0130                      1.67685                                                   | 
|    multiplier/i_0/i_2013/ZN    AOI21_X1      Fall  1.2190 0.0220 0.0140             0.894036 3.84775  4.74179           2       100                    | 
|    multiplier/i_0/i_2011/B2    OAI22_X1      Fall  1.2190 0.0000 0.0140                      1.55047                                                   | 
|    multiplier/i_0/i_2011/ZN    OAI22_X1      Rise  1.2700 0.0510 0.0360             0.331767 2.57361  2.90538           1       100                    | 
|    multiplier/i_0/i_2010/B     XNOR2_X1      Rise  1.2700 0.0000 0.0360                      2.57361                                                   | 
|    multiplier/i_0/i_2010/ZN    XNOR2_X1      Rise  1.3140 0.0440 0.0180             0.510567 0.97463  1.4852            1       100                    | 
|    multiplier/i_0/result[12]                 Rise  1.3140 0.0000                                                                                       | 
|    multiplier/result[12]                     Rise  1.3140 0.0000                                                                                       | 
|    outA/inp[12]                              Rise  1.3140 0.0000                                                                                       | 
|    outA/i_0_14/A2              AND2_X1       Rise  1.3140 0.0000 0.0180                      0.97463                                                   | 
|    outA/i_0_14/ZN              AND2_X1       Rise  1.3470 0.0330 0.0120             0.235184 1.14029  1.37547           1       100                    | 
|    outA/out_reg[12]/D          DFF_X1        Rise  1.3470 0.0000 0.0120                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[12]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200  0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200  0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200  0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280  0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310  0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480  0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490  0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810  0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[12]/CK         DFF_X1        Rise  0.1800 -0.0010 0.1080    -0.0030           0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1800 3.1800 | 
| library setup check                       | -0.0330 3.1470 | 
| data required time                        |  3.1470        | 
|                                           |                | 
| data required time                        |  3.1470        | 
| data arrival time                         | -1.3470        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.8020        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[11]/D 
  
 Path Start Point : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regA/out_reg[4]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290                      0.949653                                    F             | 
|    regA/out_reg[4]/Q           DFF_X1        Fall  0.2610 0.1010 0.0150             5.41798  4.91509  10.3331           2       100      F             | 
|    regA/out[4]                               Fall  0.2610 0.0000                                                                                       | 
|    multiplier/inputA[4]                      Fall  0.2610 0.0000                                                                                       | 
|    multiplier/i_0/inputA[4]                  Fall  0.2610 0.0000                                                                                       | 
|    multiplier/i_0/i_2577/A     INV_X2        Fall  0.2630 0.0020 0.0150                      2.94332                                                   | 
|    multiplier/i_0/i_2577/ZN    INV_X2        Rise  0.3860 0.1230 0.1080             40.7854  51.1917  91.9771           31      100                    | 
|    multiplier/i_0/i_1957/A2    NOR2_X1       Rise  0.4460 0.0600 0.1210    0.0040            1.65135                                                   | 
|    multiplier/i_0/i_1957/ZN    NOR2_X1       Fall  0.4670 0.0210 0.0280             0.404115 3.47198  3.8761            1       100                    | 
|    multiplier/i_0/i_7/B        FA_X1         Fall  0.4670 0.0000 0.0280                      3.39955                                                   | 
|    multiplier/i_0/i_7/CO       FA_X1         Fall  0.5550 0.0880 0.0160             0.356014 3.47198  3.828             1       100                    | 
|    multiplier/i_0/i_12/B       FA_X1         Fall  0.5550 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_12/CO      FA_X1         Fall  0.6380 0.0830 0.0160             0.216566 3.47198  3.68855           1       100                    | 
|    multiplier/i_0/i_18/B       FA_X1         Fall  0.6380 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_18/S       FA_X1         Rise  0.7650 0.1270 0.0160             0.574282 3.18586  3.76015           1       100                    | 
|    multiplier/i_0/i_20/A       HA_X1         Rise  0.7650 0.0000 0.0160                      3.18586                                                   | 
|    multiplier/i_0/i_20/CO      HA_X1         Rise  0.8020 0.0370 0.0120             0.4722   2.76208  3.23428           1       100                    | 
|    multiplier/i_0/i_26/CI      FA_X1         Rise  0.8020 0.0000 0.0120                      2.76208                                                   | 
|    multiplier/i_0/i_26/S       FA_X1         Fall  0.8970 0.0950 0.0170             1.13935  2.63262  3.77197           2       100                    | 
|    multiplier/i_0/i_2388/A1    NOR2_X1       Fall  0.8970 0.0000 0.0170                      1.41309                                                   | 
|    multiplier/i_0/i_2388/ZN    NOR2_X1       Rise  0.9410 0.0440 0.0310             0.681923 4.38799  5.06992           3       100                    | 
|    multiplier/i_0/i_2384/A1    OR3_X1        Rise  0.9410 0.0000 0.0310                      0.959052                                                  | 
|    multiplier/i_0/i_2384/ZN    OR3_X1        Rise  0.9770 0.0360 0.0130             0.547719 3.38992  3.93764           2       100                    | 
|    multiplier/i_0/i_2382/A1    NOR3_X1       Rise  0.9770 0.0000 0.0130                      1.76357                                                   | 
|    multiplier/i_0/i_2382/ZN    NOR3_X1       Fall  0.9870 0.0100 0.0160             0.2149   1.60595  1.82085           1       100                    | 
|    multiplier/i_0/i_2374/A4    NOR4_X1       Fall  0.9870 0.0000 0.0160                      1.55423                                                   | 
|    multiplier/i_0/i_2374/ZN    NOR4_X1       Rise  1.1360 0.1490 0.1030             2.54912  5.49545  8.04457           3       100                    | 
|    multiplier/i_0/i_2015/B1    AOI21_X1      Rise  1.1400 0.0040 0.1030    0.0040            1.647                                                     | 
|    multiplier/i_0/i_2015/ZN    AOI21_X1      Fall  1.1740 0.0340 0.0310             0.577329 3.93237  4.5097            2       100                    | 
|    multiplier/i_0/i_2014/A     INV_X1        Fall  1.1740 0.0000 0.0310                      1.54936                                                   | 
|    multiplier/i_0/i_2014/ZN    INV_X1        Rise  1.1970 0.0230 0.0130             0.651774 1.67685  2.32863           1       100                    | 
|    multiplier/i_0/i_2013/B2    AOI21_X1      Rise  1.1970 0.0000 0.0130                      1.67685                                                   | 
|    multiplier/i_0/i_2013/ZN    AOI21_X1      Fall  1.2190 0.0220 0.0140             0.894036 3.84775  4.74179           2       100                    | 
|    multiplier/i_0/i_2008/A     XOR2_X1       Fall  1.2190 0.0000 0.0140                      2.18123                                                   | 
|    multiplier/i_0/i_2008/Z     XOR2_X1       Fall  1.2700 0.0510 0.0120             0.379592 0.97463  1.35422           1       100                    | 
|    multiplier/i_0/result[11]                 Fall  1.2700 0.0000                                                                                       | 
|    multiplier/result[11]                     Fall  1.2700 0.0000                                                                                       | 
|    outA/inp[11]                              Fall  1.2700 0.0000                                                                                       | 
|    outA/i_0_13/A2              AND2_X1       Fall  1.2700 0.0000 0.0120                      0.894119                                                  | 
|    outA/i_0_13/ZN              AND2_X1       Fall  1.3020 0.0320 0.0080             0.569371 1.14029  1.70966           1       100                    | 
|    outA/out_reg[11]/D          DFF_X1        Fall  1.3020 0.0000 0.0080                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[11]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000  0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200  0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200  0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200  0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280  0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310  0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480  0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490  0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810  0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[11]/CK         DFF_X1        Rise  0.1800 -0.0010 0.1080    -0.0030           0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1800 3.1800 | 
| library setup check                       | -0.0220 3.1580 | 
| data required time                        |  3.1580        | 
|                                           |                | 
| data required time                        |  3.1580        | 
| data arrival time                         | -1.3020        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.8580        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[10]/D 
  
 Path Start Point : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regA/out_reg[4]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290                      0.949653                                    F             | 
|    regA/out_reg[4]/Q           DFF_X1        Fall  0.2610 0.1010 0.0150             5.41798  4.91509  10.3331           2       100      F             | 
|    regA/out[4]                               Fall  0.2610 0.0000                                                                                       | 
|    multiplier/inputA[4]                      Fall  0.2610 0.0000                                                                                       | 
|    multiplier/i_0/inputA[4]                  Fall  0.2610 0.0000                                                                                       | 
|    multiplier/i_0/i_2577/A     INV_X2        Fall  0.2630 0.0020 0.0150                      2.94332                                                   | 
|    multiplier/i_0/i_2577/ZN    INV_X2        Rise  0.3860 0.1230 0.1080             40.7854  51.1917  91.9771           31      100                    | 
|    multiplier/i_0/i_1957/A2    NOR2_X1       Rise  0.4460 0.0600 0.1210    0.0040            1.65135                                                   | 
|    multiplier/i_0/i_1957/ZN    NOR2_X1       Fall  0.4670 0.0210 0.0280             0.404115 3.47198  3.8761            1       100                    | 
|    multiplier/i_0/i_7/B        FA_X1         Fall  0.4670 0.0000 0.0280                      3.39955                                                   | 
|    multiplier/i_0/i_7/CO       FA_X1         Fall  0.5550 0.0880 0.0160             0.356014 3.47198  3.828             1       100                    | 
|    multiplier/i_0/i_12/B       FA_X1         Fall  0.5550 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_12/CO      FA_X1         Fall  0.6380 0.0830 0.0160             0.216566 3.47198  3.68855           1       100                    | 
|    multiplier/i_0/i_18/B       FA_X1         Fall  0.6380 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_18/S       FA_X1         Rise  0.7650 0.1270 0.0160             0.574282 3.18586  3.76015           1       100                    | 
|    multiplier/i_0/i_20/A       HA_X1         Rise  0.7650 0.0000 0.0160                      3.18586                                                   | 
|    multiplier/i_0/i_20/CO      HA_X1         Rise  0.8020 0.0370 0.0120             0.4722   2.76208  3.23428           1       100                    | 
|    multiplier/i_0/i_26/CI      FA_X1         Rise  0.8020 0.0000 0.0120                      2.76208                                                   | 
|    multiplier/i_0/i_26/S       FA_X1         Fall  0.8970 0.0950 0.0170             1.13935  2.63262  3.77197           2       100                    | 
|    multiplier/i_0/i_2388/A1    NOR2_X1       Fall  0.8970 0.0000 0.0170                      1.41309                                                   | 
|    multiplier/i_0/i_2388/ZN    NOR2_X1       Rise  0.9410 0.0440 0.0310             0.681923 4.38799  5.06992           3       100                    | 
|    multiplier/i_0/i_2384/A1    OR3_X1        Rise  0.9410 0.0000 0.0310                      0.959052                                                  | 
|    multiplier/i_0/i_2384/ZN    OR3_X1        Rise  0.9770 0.0360 0.0130             0.547719 3.38992  3.93764           2       100                    | 
|    multiplier/i_0/i_2382/A1    NOR3_X1       Rise  0.9770 0.0000 0.0130                      1.76357                                                   | 
|    multiplier/i_0/i_2382/ZN    NOR3_X1       Fall  0.9870 0.0100 0.0160             0.2149   1.60595  1.82085           1       100                    | 
|    multiplier/i_0/i_2374/A4    NOR4_X1       Fall  0.9870 0.0000 0.0160                      1.55423                                                   | 
|    multiplier/i_0/i_2374/ZN    NOR4_X1       Rise  1.1360 0.1490 0.1030             2.54912  5.49545  8.04457           3       100                    | 
|    multiplier/i_0/i_2015/B1    AOI21_X1      Rise  1.1400 0.0040 0.1030    0.0040            1.647                                                     | 
|    multiplier/i_0/i_2015/ZN    AOI21_X1      Fall  1.1740 0.0340 0.0310             0.577329 3.93237  4.5097            2       100                    | 
|    multiplier/i_0/i_2007/A     XOR2_X1       Fall  1.1740 0.0000 0.0310                      2.18123                                                   | 
|    multiplier/i_0/i_2007/Z     XOR2_X1       Fall  1.2330 0.0590 0.0120             0.324035 0.97463  1.29866           1       100                    | 
|    multiplier/i_0/result[10]                 Fall  1.2330 0.0000                                                                                       | 
|    multiplier/result[10]                     Fall  1.2330 0.0000                                                                                       | 
|    outA/inp[10]                              Fall  1.2330 0.0000                                                                                       | 
|    outA/i_0_12/A2              AND2_X1       Fall  1.2330 0.0000 0.0120                      0.894119                                                  | 
|    outA/i_0_12/ZN              AND2_X1       Fall  1.2660 0.0330 0.0080             0.627832 1.14029  1.76812           1       100                    | 
|    outA/out_reg[10]/D          DFF_X1        Fall  1.2660 0.0000 0.0080                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810 0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[10]/CK         DFF_X1        Rise  0.1810 0.0000 0.1080    -0.0030           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1810 3.1810 | 
| library setup check                       | -0.0220 3.1590 | 
| data required time                        |  3.1590        | 
|                                           |                | 
| data required time                        |  3.1590        | 
| data arrival time                         | -1.2660        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.8950        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[9]/D 
  
 Path Start Point : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regA/out_reg[4]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290                      0.949653                                    F             | 
|    regA/out_reg[4]/Q           DFF_X1        Fall  0.2610 0.1010 0.0150             5.41798  4.91509  10.3331           2       100      F             | 
|    regA/out[4]                               Fall  0.2610 0.0000                                                                                       | 
|    multiplier/inputA[4]                      Fall  0.2610 0.0000                                                                                       | 
|    multiplier/i_0/inputA[4]                  Fall  0.2610 0.0000                                                                                       | 
|    multiplier/i_0/i_2577/A     INV_X2        Fall  0.2630 0.0020 0.0150                      2.94332                                                   | 
|    multiplier/i_0/i_2577/ZN    INV_X2        Rise  0.3860 0.1230 0.1080             40.7854  51.1917  91.9771           31      100                    | 
|    multiplier/i_0/i_1957/A2    NOR2_X1       Rise  0.4460 0.0600 0.1210    0.0040            1.65135                                                   | 
|    multiplier/i_0/i_1957/ZN    NOR2_X1       Fall  0.4670 0.0210 0.0280             0.404115 3.47198  3.8761            1       100                    | 
|    multiplier/i_0/i_7/B        FA_X1         Fall  0.4670 0.0000 0.0280                      3.39955                                                   | 
|    multiplier/i_0/i_7/CO       FA_X1         Fall  0.5550 0.0880 0.0160             0.356014 3.47198  3.828             1       100                    | 
|    multiplier/i_0/i_12/B       FA_X1         Fall  0.5550 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_12/CO      FA_X1         Fall  0.6380 0.0830 0.0160             0.216566 3.47198  3.68855           1       100                    | 
|    multiplier/i_0/i_18/B       FA_X1         Fall  0.6380 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_18/S       FA_X1         Rise  0.7650 0.1270 0.0160             0.574282 3.18586  3.76015           1       100                    | 
|    multiplier/i_0/i_20/A       HA_X1         Rise  0.7650 0.0000 0.0160                      3.18586                                                   | 
|    multiplier/i_0/i_20/CO      HA_X1         Rise  0.8020 0.0370 0.0120             0.4722   2.76208  3.23428           1       100                    | 
|    multiplier/i_0/i_26/CI      FA_X1         Rise  0.8020 0.0000 0.0120                      2.76208                                                   | 
|    multiplier/i_0/i_26/S       FA_X1         Fall  0.8970 0.0950 0.0170             1.13935  2.63262  3.77197           2       100                    | 
|    multiplier/i_0/i_2388/A1    NOR2_X1       Fall  0.8970 0.0000 0.0170                      1.41309                                                   | 
|    multiplier/i_0/i_2388/ZN    NOR2_X1       Rise  0.9410 0.0440 0.0310             0.681923 4.38799  5.06992           3       100                    | 
|    multiplier/i_0/i_2384/A1    OR3_X1        Rise  0.9410 0.0000 0.0310                      0.959052                                                  | 
|    multiplier/i_0/i_2384/ZN    OR3_X1        Rise  0.9770 0.0360 0.0130             0.547719 3.38992  3.93764           2       100                    | 
|    multiplier/i_0/i_2382/A1    NOR3_X1       Rise  0.9770 0.0000 0.0130                      1.76357                                                   | 
|    multiplier/i_0/i_2382/ZN    NOR3_X1       Fall  0.9870 0.0100 0.0160             0.2149   1.60595  1.82085           1       100                    | 
|    multiplier/i_0/i_2374/A4    NOR4_X1       Fall  0.9870 0.0000 0.0160                      1.55423                                                   | 
|    multiplier/i_0/i_2374/ZN    NOR4_X1       Rise  1.1360 0.1490 0.1030             2.54912  5.49545  8.04457           3       100                    | 
|    multiplier/i_0/i_2006/A     XOR2_X1       Rise  1.1400 0.0040 0.1030    0.0040            2.23214                                                   | 
|    multiplier/i_0/i_2006/Z     XOR2_X1       Rise  1.1960 0.0560 0.0220             0.924027 0.97463  1.89866           1       100                    | 
|    multiplier/i_0/result[9]                  Rise  1.1960 0.0000                                                                                       | 
|    multiplier/result[9]                      Rise  1.1960 0.0000                                                                                       | 
|    outA/inp[9]                               Rise  1.1960 0.0000                                                                                       | 
|    outA/i_0_11/A2              AND2_X1       Rise  1.1960 0.0000 0.0220                      0.97463                                                   | 
|    outA/i_0_11/ZN              AND2_X1       Rise  1.2300 0.0340 0.0120             0.383376 1.14029  1.52367           1       100                    | 
|    outA/out_reg[9]/D           DFF_X1        Rise  1.2300 0.0000 0.0120                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810 0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[9]/CK          DFF_X1        Rise  0.1810 0.0000 0.1080    -0.0030           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1810 3.1810 | 
| library setup check                       | -0.0330 3.1480 | 
| data required time                        |  3.1480        | 
|                                           |                | 
| data required time                        |  3.1480        | 
| data arrival time                         | -1.2300        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.9200        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[8]/D 
  
 Path Start Point : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regA/out_reg[4]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290                      0.949653                                    F             | 
|    regA/out_reg[4]/Q           DFF_X1        Fall  0.2610 0.1010 0.0150             5.41798  4.91509  10.3331           2       100      F             | 
|    regA/out[4]                               Fall  0.2610 0.0000                                                                                       | 
|    multiplier/inputA[4]                      Fall  0.2610 0.0000                                                                                       | 
|    multiplier/i_0/inputA[4]                  Fall  0.2610 0.0000                                                                                       | 
|    multiplier/i_0/i_2577/A     INV_X2        Fall  0.2630 0.0020 0.0150                      2.94332                                                   | 
|    multiplier/i_0/i_2577/ZN    INV_X2        Rise  0.3860 0.1230 0.1080             40.7854  51.1917  91.9771           31      100                    | 
|    multiplier/i_0/i_1957/A2    NOR2_X1       Rise  0.4460 0.0600 0.1210    0.0040            1.65135                                                   | 
|    multiplier/i_0/i_1957/ZN    NOR2_X1       Fall  0.4670 0.0210 0.0280             0.404115 3.47198  3.8761            1       100                    | 
|    multiplier/i_0/i_7/B        FA_X1         Fall  0.4670 0.0000 0.0280                      3.39955                                                   | 
|    multiplier/i_0/i_7/CO       FA_X1         Fall  0.5550 0.0880 0.0160             0.356014 3.47198  3.828             1       100                    | 
|    multiplier/i_0/i_12/B       FA_X1         Fall  0.5550 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_12/CO      FA_X1         Fall  0.6380 0.0830 0.0160             0.216566 3.47198  3.68855           1       100                    | 
|    multiplier/i_0/i_18/B       FA_X1         Fall  0.6380 0.0000 0.0160                      3.39955                                                   | 
|    multiplier/i_0/i_18/S       FA_X1         Rise  0.7650 0.1270 0.0160             0.574282 3.18586  3.76015           1       100                    | 
|    multiplier/i_0/i_20/A       HA_X1         Rise  0.7650 0.0000 0.0160                      3.18586                                                   | 
|    multiplier/i_0/i_20/CO      HA_X1         Rise  0.8020 0.0370 0.0120             0.4722   2.76208  3.23428           1       100                    | 
|    multiplier/i_0/i_26/CI      FA_X1         Rise  0.8020 0.0000 0.0120                      2.76208                                                   | 
|    multiplier/i_0/i_26/S       FA_X1         Fall  0.8970 0.0950 0.0170             1.13935  2.63262  3.77197           2       100                    | 
|    multiplier/i_0/i_2378/A1    AND2_X1       Fall  0.8970 0.0000 0.0170                      0.874832                                                  | 
|    multiplier/i_0/i_2378/ZN    AND2_X1       Fall  0.9340 0.0370 0.0080             0.453202 3.38815  3.84135           2       100                    | 
|    multiplier/i_0/i_2005/A2    NOR2_X1       Fall  0.9340 0.0000 0.0080                      1.56385                                                   | 
|    multiplier/i_0/i_2005/ZN    NOR2_X1       Rise  0.9690 0.0350 0.0220             0.810666 2.23275  3.04342           1       100                    | 
|    multiplier/i_0/i_1998/A     XNOR2_X1      Rise  0.9690 0.0000 0.0220                      2.23275                                                   | 
|    multiplier/i_0/i_1998/ZN    XNOR2_X1      Rise  1.0100 0.0410 0.0170             0.304077 0.97463  1.27871           1       100                    | 
|    multiplier/i_0/result[8]                  Rise  1.0100 0.0000                                                                                       | 
|    multiplier/result[8]                      Rise  1.0100 0.0000                                                                                       | 
|    outA/inp[8]                               Rise  1.0100 0.0000                                                                                       | 
|    outA/i_0_10/A2              AND2_X1       Rise  1.0100 0.0000 0.0170                      0.97463                                                   | 
|    outA/i_0_10/ZN              AND2_X1       Rise  1.0440 0.0340 0.0120             0.545343 1.14029  1.68563           1       100                    | 
|    outA/out_reg[8]/D           DFF_X1        Rise  1.0440 0.0000 0.0120                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810 0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[8]/CK          DFF_X1        Rise  0.1810 0.0000 0.1080    -0.0030           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1810 3.1810 | 
| library setup check                       | -0.0330 3.1480 | 
| data required time                        |  3.1480        | 
|                                           |                | 
| data required time                        |  3.1480        | 
| data arrival time                         | -1.0440        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  2.1060        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[7]/D 
  
 Path Start Point : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regA/out_reg[0]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290                      0.949653                                    F             | 
|    regA/out_reg[0]/Q           DFF_X1        Fall  0.2570 0.0970 0.0110             1.49262  4.91509  6.40771           2       100      F             | 
|    regA/out[0]                               Fall  0.2570 0.0000                                                                                       | 
|    multiplier/inputA[0]                      Fall  0.2570 0.0000                                                                                       | 
|    multiplier/i_0/inputA[0]                  Fall  0.2570 0.0000                                                                                       | 
|    multiplier/i_0/i_2409/A     INV_X2        Fall  0.2570 0.0000 0.0110                      2.94332                                                   | 
|    multiplier/i_0/i_2409/ZN    INV_X2        Rise  0.3870 0.1300 0.1170             48.6109  51.1917  99.8025           31      100                    | 
|    multiplier/i_0/i_1933/A2    NOR2_X1       Rise  0.4330 0.0460 0.1240    0.0040            1.65135                                                   | 
|    multiplier/i_0/i_1933/ZN    NOR2_X1       Fall  0.4550 0.0220 0.0280             0.869297 3.18586  4.05516           1       100                    | 
|    multiplier/i_0/i_0/A        HA_X1         Fall  0.4550 0.0000 0.0280                      3.05682                                                   | 
|    multiplier/i_0/i_0/CO       HA_X1         Fall  0.4960 0.0410 0.0080             0.201605 3.44779  3.6494            1       100                    | 
|    multiplier/i_0/i_2/B        HA_X1         Fall  0.4960 0.0000 0.0080                      3.34175                                                   | 
|    multiplier/i_0/i_2/CO       HA_X1         Fall  0.5290 0.0330 0.0080             0.571527 2.76208  3.3336            1       100                    | 
|    multiplier/i_0/i_4/CI       FA_X1         Fall  0.5290 0.0000 0.0080                      2.66475                                                   | 
|    multiplier/i_0/i_4/S        FA_X1         Rise  0.6440 0.1150 0.0160             0.354592 3.44779  3.80239           1       100                    | 
|    multiplier/i_0/i_5/B        HA_X1         Rise  0.6440 0.0000 0.0160                      3.44779                                                   | 
|    multiplier/i_0/i_5/CO       HA_X1         Rise  0.6830 0.0390 0.0120             0.226731 3.44779  3.67452           1       100                    | 
|    multiplier/i_0/i_9/B        HA_X1         Rise  0.6830 0.0000 0.0120                      3.44779                                                   | 
|    multiplier/i_0/i_9/CO       HA_X1         Rise  0.7210 0.0380 0.0130             0.57849  3.18586  3.76436           1       100                    | 
|    multiplier/i_0/i_14/A       HA_X1         Rise  0.7210 0.0000 0.0130                      3.18586                                                   | 
|    multiplier/i_0/i_14/CO      HA_X1         Rise  0.7560 0.0350 0.0110             0.304401 2.76208  3.06648           1       100                    | 
|    multiplier/i_0/i_19/CI      FA_X1         Rise  0.7560 0.0000 0.0110                      2.76208                                                   | 
|    multiplier/i_0/i_19/S       FA_X1         Fall  0.8560 0.1000 0.0200             1.47413  4.98455  6.45867           3       100                    | 
|    multiplier/i_0/i_2377/A1    NAND2_X1      Fall  0.8560 0.0000 0.0200                      1.5292                                                    | 
|    multiplier/i_0/i_2377/ZN    NAND2_X1      Rise  0.8810 0.0250 0.0140             0.503852 3.35157  3.85543           2       100                    | 
|    multiplier/i_0/i_2376/A     INV_X1        Rise  0.8810 0.0000 0.0140                      1.70023                                                   | 
|    multiplier/i_0/i_2376/ZN    INV_X1        Fall  0.8930 0.0120 0.0070             0.465425 3.31679  3.78222           2       100                    | 
|    multiplier/i_0/i_1997/A2    NOR2_X1       Fall  0.8930 0.0000 0.0070                      1.56385                                                   | 
|    multiplier/i_0/i_1997/ZN    NOR2_X1       Rise  0.9270 0.0340 0.0210             0.550463 2.41145  2.96192           1       100                    | 
|    multiplier/i_0/i_1996/B     XOR2_X1       Rise  0.9270 0.0000 0.0210                      2.36355                                                   | 
|    multiplier/i_0/i_1996/Z     XOR2_X1       Rise  0.9720 0.0450 0.0190             0.195511 0.97463  1.17014           1       100                    | 
|    multiplier/i_0/result[7]                  Rise  0.9720 0.0000                                                                                       | 
|    multiplier/result[7]                      Rise  0.9720 0.0000                                                                                       | 
|    outA/inp[7]                               Rise  0.9720 0.0000                                                                                       | 
|    outA/i_0_9/A2               AND2_X1       Rise  0.9720 0.0000 0.0190                      0.97463                                                   | 
|    outA/i_0_9/ZN               AND2_X1       Rise  1.0060 0.0340 0.0120             0.580023 1.14029  1.72031           1       100                    | 
|    outA/out_reg[7]/D           DFF_X1        Rise  1.0060 0.0000 0.0120                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810 0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[7]/CK          DFF_X1        Rise  0.1810 0.0000 0.1080    -0.0030           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1810 3.1810 | 
| library setup check                       | -0.0330 3.1480 | 
| data required time                        |  3.1480        | 
|                                           |                | 
| data required time                        |  3.1480        | 
| data arrival time                         | -1.0060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  2.1440        | 
--------------------------------------------------------------


 Timing Path to result[30] 
  
 Path Start Point : outA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[30]/CK         DFF_X1        Rise  0.1980 0.0080 0.1150          0.949653                                    F             | 
|    outA/out_reg[30]/Q          DFF_X1        Fall  0.3110 0.1130 0.0140 0.14206  10       10.1421           1       100      F             | 
|    outA/out[30]                              Fall  0.3110 0.0000                                                                           | 
|    result[30]                                Fall  0.3110 0.0000 0.0140          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1890        | 
--------------------------------------------------------------


 Timing Path to result[29] 
  
 Path Start Point : outA/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[29]/CK         DFF_X1        Rise  0.1980 0.0080 0.1150          0.949653                                    F             | 
|    outA/out_reg[29]/Q          DFF_X1        Fall  0.3110 0.1130 0.0140 0.242862 10       10.2429           1       100      F             | 
|    outA/out[29]                              Fall  0.3110 0.0000                                                                           | 
|    result[29]                                Fall  0.3110 0.0000 0.0140          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1890        | 
--------------------------------------------------------------


 Timing Path to result[28] 
  
 Path Start Point : outA/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[28]/CK         DFF_X1        Rise  0.1980 0.0080 0.1150          0.949653                                    F             | 
|    outA/out_reg[28]/Q          DFF_X1        Fall  0.3110 0.1130 0.0140 0.284241 10       10.2842           1       100      F             | 
|    outA/out[28]                              Fall  0.3110 0.0000                                                                           | 
|    result[28]                                Fall  0.3110 0.0000 0.0140          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1890        | 
--------------------------------------------------------------


 Timing Path to result[27] 
  
 Path Start Point : outA/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[27]/CK         DFF_X1        Rise  0.1980 0.0080 0.1150          0.949653                                    F             | 
|    outA/out_reg[27]/Q          DFF_X1        Fall  0.3110 0.1130 0.0150 0.768664 10       10.7687           1       100      F             | 
|    outA/out[27]                              Fall  0.3110 0.0000                                                                           | 
|    result[27]                                Fall  0.3110 0.0000 0.0150          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1890        | 
--------------------------------------------------------------


 Timing Path to result[26] 
  
 Path Start Point : outA/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[26]/CK         DFF_X1        Rise  0.1980 0.0080 0.1150          0.949653                                    F             | 
|    outA/out_reg[26]/Q          DFF_X1        Fall  0.3110 0.1130 0.0150 0.42223  10       10.4222           1       100      F             | 
|    outA/out[26]                              Fall  0.3110 0.0000                                                                           | 
|    result[26]                                Fall  0.3110 0.0000 0.0150          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1890        | 
--------------------------------------------------------------


 Timing Path to result[8] 
  
 Path Start Point : outA/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[8]/CK          DFF_X1        Rise  0.1980 0.0080 0.1150          0.949653                                    F             | 
|    outA/out_reg[8]/Q           DFF_X1        Fall  0.3110 0.1130 0.0140 0.348899 10       10.3489           1       100      F             | 
|    outA/out[8]                               Fall  0.3110 0.0000                                                                           | 
|    result[8]                                 Fall  0.3110 0.0000 0.0140          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1890        | 
--------------------------------------------------------------


 Timing Path to result[7] 
  
 Path Start Point : outA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[7]/CK          DFF_X1        Rise  0.1980 0.0080 0.1150          0.949653                                    F             | 
|    outA/out_reg[7]/Q           DFF_X1        Fall  0.3110 0.1130 0.0150 0.506318 10       10.5063           1       100      F             | 
|    outA/out[7]                               Fall  0.3110 0.0000                                                                           | 
|    result[7]                                 Fall  0.3110 0.0000 0.0150          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1890        | 
--------------------------------------------------------------


 Timing Path to result[5] 
  
 Path Start Point : outA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[5]/CK          DFF_X1        Rise  0.1980 0.0080 0.1150          0.949653                                    F             | 
|    outA/out_reg[5]/Q           DFF_X1        Fall  0.3110 0.1130 0.0150 0.387281 10       10.3873           1       100      F             | 
|    outA/out[5]                               Fall  0.3110 0.0000                                                                           | 
|    result[5]                                 Fall  0.3110 0.0000 0.0150          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1890        | 
--------------------------------------------------------------


 Timing Path to result[25] 
  
 Path Start Point : outA/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[25]/CK         DFF_X1        Rise  0.1970 0.0070 0.1150          0.949653                                    F             | 
|    outA/out_reg[25]/Q          DFF_X1        Fall  0.3100 0.1130 0.0150 0.504751 10       10.5048           1       100      F             | 
|    outA/out[25]                              Fall  0.3100 0.0000                                                                           | 
|    result[25]                                Fall  0.3100 0.0000 0.0150          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1900        | 
--------------------------------------------------------------


 Timing Path to result[24] 
  
 Path Start Point : outA/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[24]/CK         DFF_X1        Rise  0.1970 0.0070 0.1150          0.949653                                    F             | 
|    outA/out_reg[24]/Q          DFF_X1        Fall  0.3100 0.1130 0.0140 0.24356  10       10.2436           1       100      F             | 
|    outA/out[24]                              Fall  0.3100 0.0000                                                                           | 
|    result[24]                                Fall  0.3100 0.0000 0.0140          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1900        | 
--------------------------------------------------------------


 Timing Path to result[23] 
  
 Path Start Point : outA/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[23]/CK         DFF_X1        Rise  0.1970 0.0070 0.1150          0.949653                                    F             | 
|    outA/out_reg[23]/Q          DFF_X1        Fall  0.3100 0.1130 0.0150 0.50151  10       10.5015           1       100      F             | 
|    outA/out[23]                              Fall  0.3100 0.0000                                                                           | 
|    result[23]                                Fall  0.3100 0.0000 0.0150          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1900        | 
--------------------------------------------------------------


 Timing Path to result[22] 
  
 Path Start Point : outA/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[22]/CK         DFF_X1        Rise  0.1970 0.0070 0.1150          0.949653                                    F             | 
|    outA/out_reg[22]/Q          DFF_X1        Fall  0.3100 0.1130 0.0150 0.439665 10       10.4397           1       100      F             | 
|    outA/out[22]                              Fall  0.3100 0.0000                                                                           | 
|    result[22]                                Fall  0.3100 0.0000 0.0150          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1900        | 
--------------------------------------------------------------


 Timing Path to result[11] 
  
 Path Start Point : outA/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[11]/CK         DFF_X1        Rise  0.1970 0.0070 0.1150          0.949653                                    F             | 
|    outA/out_reg[11]/Q          DFF_X1        Fall  0.3100 0.1130 0.0140 0.217699 10       10.2177           1       100      F             | 
|    outA/out[11]                              Fall  0.3100 0.0000                                                                           | 
|    result[11]                                Fall  0.3100 0.0000 0.0140          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1900        | 
--------------------------------------------------------------


 Timing Path to result[10] 
  
 Path Start Point : outA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[10]/CK         DFF_X1        Rise  0.1970 0.0070 0.1150          0.949653                                    F             | 
|    outA/out_reg[10]/Q          DFF_X1        Fall  0.3100 0.1130 0.0150 0.431943 10       10.4319           1       100      F             | 
|    outA/out[10]                              Fall  0.3100 0.0000                                                                           | 
|    result[10]                                Fall  0.3100 0.0000 0.0150          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1900        | 
--------------------------------------------------------------


 Timing Path to result[9] 
  
 Path Start Point : outA/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[9]/CK          DFF_X1        Rise  0.1970 0.0070 0.1150          0.949653                                    F             | 
|    outA/out_reg[9]/Q           DFF_X1        Fall  0.3100 0.1130 0.0150 0.523602 10       10.5236           1       100      F             | 
|    outA/out[9]                               Fall  0.3100 0.0000                                                                           | 
|    result[9]                                 Fall  0.3100 0.0000 0.0150          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1900        | 
--------------------------------------------------------------


 Timing Path to result[6] 
  
 Path Start Point : outA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[6]/CK          DFF_X1        Rise  0.1970 0.0070 0.1150          0.949653                                    F             | 
|    outA/out_reg[6]/Q           DFF_X1        Fall  0.3100 0.1130 0.0150 0.592785 10       10.5928           1       100      F             | 
|    outA/out[6]                               Fall  0.3100 0.0000                                                                           | 
|    result[6]                                 Fall  0.3100 0.0000 0.0150          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1900        | 
--------------------------------------------------------------


 Timing Path to result[4] 
  
 Path Start Point : outA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[4]/CK          DFF_X1        Rise  0.1970 0.0070 0.1150          0.949653                                    F             | 
|    outA/out_reg[4]/Q           DFF_X1        Fall  0.3100 0.1130 0.0150 0.424427 10       10.4244           1       100      F             | 
|    outA/out[4]                               Fall  0.3100 0.0000                                                                           | 
|    result[4]                                 Fall  0.3100 0.0000 0.0150          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1900        | 
--------------------------------------------------------------


 Timing Path to result[3] 
  
 Path Start Point : outA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[3]/CK          DFF_X1        Rise  0.1970 0.0070 0.1150          0.949653                                    F             | 
|    outA/out_reg[3]/Q           DFF_X1        Fall  0.3100 0.1130 0.0150 0.4509   10       10.4509           1       100      F             | 
|    outA/out[3]                               Fall  0.3100 0.0000                                                                           | 
|    result[3]                                 Fall  0.3100 0.0000 0.0150          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1900        | 
--------------------------------------------------------------


 Timing Path to result[2] 
  
 Path Start Point : outA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[2]/CK          DFF_X1        Rise  0.1970 0.0070 0.1150          0.949653                                    F             | 
|    outA/out_reg[2]/Q           DFF_X1        Fall  0.3100 0.1130 0.0150 0.433492 10       10.4335           1       100      F             | 
|    outA/out[2]                               Fall  0.3100 0.0000                                                                           | 
|    result[2]                                 Fall  0.3100 0.0000 0.0150          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1900        | 
--------------------------------------------------------------


 Timing Path to result[1] 
  
 Path Start Point : outA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[1]/CK          DFF_X1        Rise  0.1970 0.0070 0.1150          0.949653                                    F             | 
|    outA/out_reg[1]/Q           DFF_X1        Fall  0.3100 0.1130 0.0140 0.338909 10       10.3389           1       100      F             | 
|    outA/out[1]                               Fall  0.3100 0.0000                                                                           | 
|    result[1]                                 Fall  0.3100 0.0000 0.0140          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1900        | 
--------------------------------------------------------------


 Timing Path to result[31] 
  
 Path Start Point : outA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[31]/CK         DFF_X1        Rise  0.1980 0.0080 0.1150          0.949653                                    F             | 
|    outA/out_reg[31]/Q          DFF_X1        Fall  0.3100 0.1120 0.0140 0.132305 10       10.1323           1       100      F             | 
|    outA/out[31]                              Fall  0.3100 0.0000                                                                           | 
|    result[31]                                Fall  0.3100 0.0000 0.0140          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1900        | 
--------------------------------------------------------------


 Timing Path to result[21] 
  
 Path Start Point : outA/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[21]/CK         DFF_X1        Rise  0.1960 0.0060 0.1150          0.949653                                    F             | 
|    outA/out_reg[21]/Q          DFF_X1        Fall  0.3090 0.1130 0.0150 0.705136 10       10.7051           1       100      F             | 
|    outA/out[21]                              Fall  0.3090 0.0000                                                                           | 
|    result[21]                                Fall  0.3090 0.0000 0.0150          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1910        | 
--------------------------------------------------------------


 Timing Path to result[20] 
  
 Path Start Point : outA/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[20]/CK         DFF_X1        Rise  0.1960 0.0060 0.1150          0.949653                                    F             | 
|    outA/out_reg[20]/Q          DFF_X1        Fall  0.3090 0.1130 0.0150 0.638764 10       10.6388           1       100      F             | 
|    outA/out[20]                              Fall  0.3090 0.0000                                                                           | 
|    result[20]                                Fall  0.3090 0.0000 0.0150          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1910        | 
--------------------------------------------------------------


 Timing Path to result[19] 
  
 Path Start Point : outA/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[19]/CK         DFF_X1        Rise  0.1960 0.0060 0.1150          0.949653                                    F             | 
|    outA/out_reg[19]/Q          DFF_X1        Fall  0.3090 0.1130 0.0140 0.262198 10       10.2622           1       100      F             | 
|    outA/out[19]                              Fall  0.3090 0.0000                                                                           | 
|    result[19]                                Fall  0.3090 0.0000 0.0140          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1910        | 
--------------------------------------------------------------


 Timing Path to result[15] 
  
 Path Start Point : outA/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[15]/CK         DFF_X1        Rise  0.1960 0.0060 0.1150          0.949653                                    F             | 
|    outA/out_reg[15]/Q          DFF_X1        Fall  0.3090 0.1130 0.0150 0.748797 10       10.7488           1       100      F             | 
|    outA/out[15]                              Fall  0.3090 0.0000                                                                           | 
|    result[15]                                Fall  0.3090 0.0000 0.0150          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1910        | 
--------------------------------------------------------------


 Timing Path to result[14] 
  
 Path Start Point : outA/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[14]/CK         DFF_X1        Rise  0.1960 0.0060 0.1150          0.949653                                    F             | 
|    outA/out_reg[14]/Q          DFF_X1        Fall  0.3090 0.1130 0.0140 0.285222 10       10.2852           1       100      F             | 
|    outA/out[14]                              Fall  0.3090 0.0000                                                                           | 
|    result[14]                                Fall  0.3090 0.0000 0.0140          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1910        | 
--------------------------------------------------------------


 Timing Path to result[13] 
  
 Path Start Point : outA/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[13]/CK         DFF_X1        Rise  0.1960 0.0060 0.1150          0.949653                                    F             | 
|    outA/out_reg[13]/Q          DFF_X1        Fall  0.3090 0.1130 0.0150 0.752151 10       10.7522           1       100      F             | 
|    outA/out[13]                              Fall  0.3090 0.0000                                                                           | 
|    result[13]                                Fall  0.3090 0.0000 0.0150          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1910        | 
--------------------------------------------------------------


 Timing Path to result[12] 
  
 Path Start Point : outA/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[12]/CK         DFF_X1        Rise  0.1960 0.0060 0.1150          0.949653                                    F             | 
|    outA/out_reg[12]/Q          DFF_X1        Fall  0.3090 0.1130 0.0150 0.805295 10       10.8053           1       100      F             | 
|    outA/out[12]                              Fall  0.3090 0.0000                                                                           | 
|    result[12]                                Fall  0.3090 0.0000 0.0150          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1910        | 
--------------------------------------------------------------


 Timing Path to result[0] 
  
 Path Start Point : outA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[0]/CK          DFF_X1        Rise  0.1960 0.0060 0.1150          0.949653                                    F             | 
|    outA/out_reg[0]/Q           DFF_X1        Fall  0.3090 0.1130 0.0150 0.742957 10       10.743            1       100      F             | 
|    outA/out[0]                               Fall  0.3090 0.0000                                                                           | 
|    result[0]                                 Fall  0.3090 0.0000 0.0150          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1910        | 
--------------------------------------------------------------


 Timing Path to result[18] 
  
 Path Start Point : outA/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[18]/CK         DFF_X1        Rise  0.1950 0.0050 0.1150          0.949653                                    F             | 
|    outA/out_reg[18]/Q          DFF_X1        Fall  0.3080 0.1130 0.0140 0.320797 10       10.3208           1       100      F             | 
|    outA/out[18]                              Fall  0.3080 0.0000                                                                           | 
|    result[18]                                Fall  0.3080 0.0000 0.0140          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1920        | 
--------------------------------------------------------------


 Timing Path to result[17] 
  
 Path Start Point : outA/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[17]/CK         DFF_X1        Rise  0.1950 0.0050 0.1150          0.949653                                    F             | 
|    outA/out_reg[17]/Q          DFF_X1        Fall  0.3080 0.1130 0.0140 0.222965 10       10.223            1       100      F             | 
|    outA/out[17]                              Fall  0.3080 0.0000                                                                           | 
|    result[17]                                Fall  0.3080 0.0000 0.0140          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1920        | 
--------------------------------------------------------------


 Timing Path to result[16] 
  
 Path Start Point : outA/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000          3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100 0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                           | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100          11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050 9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060          5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130 12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0510 0.0010 0.0130          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1900 0.1390 0.1150 17.7574  30.3889  48.1463           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    outA/out_reg[16]/CK         DFF_X1        Rise  0.1950 0.0050 0.1150          0.949653                                    F             | 
|    outA/out_reg[16]/Q          DFF_X1        Fall  0.3080 0.1130 0.0150 0.526861 10       10.5269           1       100      F             | 
|    outA/out[16]                              Fall  0.3080 0.0000                                                                           | 
|    result[16]                                Fall  0.3080 0.0000 0.0150          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.3080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.1920        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[6]/D 
  
 Path Start Point : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0970 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0240             40.2244  30.3889  70.6133           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regA/out_reg[0]/CK          DFF_X1        Rise  0.1600 0.0170 0.0290                      0.949653                                    F             | 
|    regA/out_reg[0]/Q           DFF_X1        Fall  0.2570 0.0970 0.0110             1.49262  4.91509  6.40771           2       100      F             | 
|    regA/out[0]                               Fall  0.2570 0.0000                                                                                       | 
|    multiplier/inputA[0]                      Fall  0.2570 0.0000                                                                                       | 
|    multiplier/i_0/inputA[0]                  Fall  0.2570 0.0000                                                                                       | 
|    multiplier/i_0/i_2409/A     INV_X2        Fall  0.2570 0.0000 0.0110                      2.94332                                                   | 
|    multiplier/i_0/i_2409/ZN    INV_X2        Rise  0.3870 0.1300 0.1170             48.6109  51.1917  99.8025           31      100                    | 
|    multiplier/i_0/i_1933/A2    NOR2_X1       Rise  0.4330 0.0460 0.1240    0.0040            1.65135                                                   | 
|    multiplier/i_0/i_1933/ZN    NOR2_X1       Fall  0.4550 0.0220 0.0280             0.869297 3.18586  4.05516           1       100                    | 
|    multiplier/i_0/i_0/A        HA_X1         Fall  0.4550 0.0000 0.0280                      3.05682                                                   | 
|    multiplier/i_0/i_0/CO       HA_X1         Fall  0.4960 0.0410 0.0080             0.201605 3.44779  3.6494            1       100                    | 
|    multiplier/i_0/i_2/B        HA_X1         Fall  0.4960 0.0000 0.0080                      3.34175                                                   | 
|    multiplier/i_0/i_2/CO       HA_X1         Fall  0.5290 0.0330 0.0080             0.571527 2.76208  3.3336            1       100                    | 
|    multiplier/i_0/i_4/CI       FA_X1         Fall  0.5290 0.0000 0.0080                      2.66475                                                   | 
|    multiplier/i_0/i_4/S        FA_X1         Rise  0.6440 0.1150 0.0160             0.354592 3.44779  3.80239           1       100                    | 
|    multiplier/i_0/i_5/B        HA_X1         Rise  0.6440 0.0000 0.0160                      3.44779                                                   | 
|    multiplier/i_0/i_5/CO       HA_X1         Rise  0.6830 0.0390 0.0120             0.226731 3.44779  3.67452           1       100                    | 
|    multiplier/i_0/i_9/B        HA_X1         Rise  0.6830 0.0000 0.0120                      3.44779                                                   | 
|    multiplier/i_0/i_9/CO       HA_X1         Rise  0.7210 0.0380 0.0130             0.57849  3.18586  3.76436           1       100                    | 
|    multiplier/i_0/i_14/A       HA_X1         Rise  0.7210 0.0000 0.0130                      3.18586                                                   | 
|    multiplier/i_0/i_14/S       HA_X1         Rise  0.7920 0.0710 0.0430             1.33138  4.9924   6.32377           3       100                    | 
|    multiplier/i_0/i_2387/A2    NOR2_X1       Rise  0.7920 0.0000 0.0430                      1.65135                                                   | 
|    multiplier/i_0/i_2387/ZN    NOR2_X1       Fall  0.8150 0.0230 0.0150             0.759663 4.17426  4.93393           3       100                    | 
|    multiplier/i_0/i_2000/A     AOI21_X1      Fall  0.8150 0.0000 0.0150                      1.53534                                                   | 
|    multiplier/i_0/i_2000/ZN    AOI21_X1      Rise  0.8620 0.0470 0.0260             0.237163 2.41145  2.64862           1       100                    | 
|    multiplier/i_0/i_1995/B     XOR2_X1       Rise  0.8620 0.0000 0.0260                      2.36355                                                   | 
|    multiplier/i_0/i_1995/Z     XOR2_X1       Rise  0.9110 0.0490 0.0220             0.7913   0.97463  1.76593           1       100                    | 
|    multiplier/i_0/result[6]                  Rise  0.9110 0.0000                                                                                       | 
|    multiplier/result[6]                      Rise  0.9110 0.0000                                                                                       | 
|    outA/inp[6]                               Rise  0.9110 0.0000                                                                                       | 
|    outA/i_0_8/A2               AND2_X1       Rise  0.9160 0.0050 0.0220    0.0050            0.97463                                                   | 
|    outA/i_0_8/ZN               AND2_X1       Rise  0.9500 0.0340 0.0120             0.237218 1.14029  1.37751           1       100                    | 
|    outA/out_reg[6]/D           DFF_X1        Rise  0.9500 0.0000 0.0120                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.0037   3.26464           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0200 0.0200 0.0090             0.020813 10.8     10.8208           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0200 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0200 0.0000 0.0090                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0280 0.0080 0.0040             9.78548  5.70005  15.4855           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0310 0.0030 0.0050                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0480 0.0170 0.0130             12.27    4.58396  16.854            3       100      F    K        | 
|    outB/clk_CTS_0_PP_1                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0480 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0490 0.0010 0.0130                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1810 0.1320 0.1080             17.7575  27.4061  45.1635           32      100      FA   K        | 
|    outA/out_reg[6]/CK          DFF_X1        Rise  0.1810 0.0000 0.1080    -0.0030           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1810 3.1810 | 
| library setup check                       | -0.0330 3.1480 | 
| data required time                        |  3.1480        | 
|                                           |                | 
| data required time                        |  3.1480        | 
| data arrival time                         | -0.9500        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  2.2000        | 
--------------------------------------------------------------


 Timing Path to result[62] 
  
 Path Start Point : outB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[62] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    outB/out_reg[30]/CK         DFF_X1        Rise  0.1540 0.0110 0.0240                      0.949653                                    F             | 
|    outB/out_reg[30]/Q          DFF_X1        Fall  0.2580 0.1040 0.0160             2.39922  10       12.3992           1       100      F             | 
|    outB/out[30]                              Fall  0.2580 0.0000                                                                                       | 
|    result[62]                                Fall  0.2590 0.0010 0.0160                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.2590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.2410        | 
--------------------------------------------------------------


 Timing Path to result[40] 
  
 Path Start Point : outB/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[40] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    outB/out_reg[8]/CK          DFF_X1        Rise  0.1520 0.0090 0.0240                      0.949653                                    F             | 
|    outB/out_reg[8]/Q           DFF_X1        Fall  0.2570 0.1050 0.0170             3.16315  10       13.1632           1       100      F             | 
|    outB/out[8]                               Fall  0.2570 0.0000                                                                                       | 
|    result[40]                                Fall  0.2580 0.0010 0.0170                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.2580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.2420        | 
--------------------------------------------------------------


 Timing Path to result[32] 
  
 Path Start Point : outB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[32] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    outB/out_reg[0]/CK          DFF_X1        Rise  0.1530 0.0100 0.0240                      0.949653                                    F             | 
|    outB/out_reg[0]/Q           DFF_X1        Fall  0.2560 0.1030 0.0160             2.26426  10       12.2643           1       100      F             | 
|    outB/out[0]                               Fall  0.2560 0.0000                                                                                       | 
|    result[32]                                Fall  0.2570 0.0010 0.0160                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.2570        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.2430        | 
--------------------------------------------------------------


 Timing Path to result[63] 
  
 Path Start Point : outB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[63] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    outB/out_reg[31]/CK         DFF_X1        Rise  0.1540 0.0110 0.0240                      0.949653                                    F             | 
|    outB/out_reg[31]/Q          DFF_X1        Fall  0.2560 0.1020 0.0150             1.28264  10       11.2826           1       100      F             | 
|    outB/out[31]                              Fall  0.2560 0.0000                                                                                       | 
|    result[63]                                Fall  0.2570 0.0010 0.0150    0.0010            10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.2570        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.2430        | 
--------------------------------------------------------------


 Timing Path to result[58] 
  
 Path Start Point : outB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[58] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    outB/out_reg[26]/CK         DFF_X1        Rise  0.1540 0.0110 0.0240                      0.949653                                    F             | 
|    outB/out_reg[26]/Q          DFF_X1        Fall  0.2570 0.1030 0.0160             1.77811  10       11.7781           1       100      F             | 
|    outB/out[26]                              Fall  0.2570 0.0000                                                                                       | 
|    result[58]                                Fall  0.2570 0.0000 0.0160                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.2570        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.2430        | 
--------------------------------------------------------------


 Timing Path to result[41] 
  
 Path Start Point : outB/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[41] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    outB/out_reg[9]/CK          DFF_X1        Rise  0.1520 0.0090 0.0240                      0.949653                                    F             | 
|    outB/out_reg[9]/Q           DFF_X1        Fall  0.2550 0.1030 0.0160             1.7306   10       11.7306           1       100      F             | 
|    outB/out[9]                               Fall  0.2550 0.0000                                                                                       | 
|    result[41]                                Fall  0.2560 0.0010 0.0160                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.2560        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.2440        | 
--------------------------------------------------------------


 Timing Path to result[61] 
  
 Path Start Point : outB/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[61] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    outB/out_reg[29]/CK         DFF_X1        Rise  0.1540 0.0110 0.0240                      0.949653                                    F             | 
|    outB/out_reg[29]/Q          DFF_X1        Fall  0.2560 0.1020 0.0150             1.29177  10       11.2918           1       100      F             | 
|    outB/out[29]                              Fall  0.2560 0.0000                                                                                       | 
|    result[61]                                Fall  0.2560 0.0000 0.0150                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.2560        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.2440        | 
--------------------------------------------------------------


 Timing Path to result[60] 
  
 Path Start Point : outB/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[60] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    outB/out_reg[28]/CK         DFF_X1        Rise  0.1540 0.0110 0.0240                      0.949653                                    F             | 
|    outB/out_reg[28]/Q          DFF_X1        Fall  0.2560 0.1020 0.0150             0.876202 10       10.8762           1       100      F             | 
|    outB/out[28]                              Fall  0.2560 0.0000                                                                                       | 
|    result[60]                                Fall  0.2560 0.0000 0.0150                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.2560        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.2440        | 
--------------------------------------------------------------


 Timing Path to result[44] 
  
 Path Start Point : outB/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[44] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    outB/out_reg[12]/CK         DFF_X1        Rise  0.1510 0.0080 0.0240                      0.949653                                    F             | 
|    outB/out_reg[12]/Q          DFF_X1        Fall  0.2540 0.1030 0.0160             1.82948  10       11.8295           1       100      F             | 
|    outB/out[12]                              Fall  0.2540 0.0000                                                                                       | 
|    result[44]                                Fall  0.2550 0.0010 0.0160                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.2550        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.2450        | 
--------------------------------------------------------------


 Timing Path to result[59] 
  
 Path Start Point : outB/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : result[59] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.260943 3.40189  3.66284           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c31/A BUF_X4        Rise  0.0000 0.0000 0.0000                      3.40189                                     F             | 
|    CTS_L1_tid0__c1_tid0__c31/Z BUF_X4        Rise  0.0210 0.0210 0.0100             0.020813 11.8107  11.8315           1       100      F    K        | 
|    outB/clk_CTS_0_PP_2                       Rise  0.0210 0.0000                                                                                       | 
|    outB/CTS_L2_c_tid0_30/A     INV_X8        Rise  0.0210 0.0000 0.0100                      11.8107                                     F             | 
|    outB/CTS_L2_c_tid0_30/ZN    INV_X8        Fall  0.0290 0.0080 0.0050             9.78548  6.25843  16.0439           1       100      F    K        | 
|    outB/CTS_L3_c_tid0_29/A     INV_X4        Fall  0.0320 0.0030 0.0060                      5.70005                                     F             | 
|    outB/CTS_L3_c_tid0_29/ZN    INV_X4        Rise  0.0500 0.0180 0.0130             12.27    5.04556  17.3156           3       100      F    K        | 
|    outB/CTS_L4_c_tid0_27/A     CLKBUF_X3     Rise  0.0510 0.0010 0.0130                      1.42116                                     F             | 
|    outB/CTS_L4_c_tid0_27/Z     CLKBUF_X3     Rise  0.0970 0.0460 0.0210             5.79276  15.9184  21.7111           2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1000 0.0030 0.0210    0.0010            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1430 0.0430 0.0220             30.3089  30.3889  60.6978           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    outB/out_reg[27]/CK         DFF_X1        Rise  0.1540 0.0110 0.0240                      0.949653                                    F             | 
|    outB/out_reg[27]/Q          DFF_X1        Fall  0.2550 0.1010 0.0150             0.544988 10       10.545            1       100      F             | 
|    outB/out[27]                              Fall  0.2550 0.0000                                                                                       | 
|    result[59]                                Fall  0.2550 0.0000 0.0150                      10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.260943 3.0037  3.26464           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -0.2550        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  2.2450        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 1843M, PVMEM - 2637M)
