# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MedianFilterBMP.srcs/sources_1/new/MedianFilterBMP.vhd" \
"../../../../MedianFilterBMP.srcs/sim_1/new/testMedianFilter.vhd" \

# Do not sort compile order
nosort
