<?xml version="1.0"?>
<Interface Version="1" Minor="1">
	<Ifc Id="ROOT" Top="1">
		<Port Id="RESET_ROC" Dir="OUT"/>
		<Port Id="MCLK100" Dir="OUT"/>
		<Port Id="RESET" Dir="IN"/>
		<Port Id="MCLK100_b" Dir="OUT"/>
		<Port Id="FPGA100M" Dir="IN"/>
		<DiffPair Pos="MCLK100" Neg="MCLK100_b"/>
	</Ifc>
</Interface>

