;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; UART
UART_rx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SDA EQU 14
UART_rx__0__HSIOM_MASK EQU 0x000F0000
UART_rx__0__HSIOM_SHIFT EQU 16
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_rx__0__MASK EQU 0x10
UART_rx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_rx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_rx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_rx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_rx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_rx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_rx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_rx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_rx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_rx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_rx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_rx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_rx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_rx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_rx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_rx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_rx__0__PORT EQU 1
UART_rx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_rx__0__SHIFT EQU 4
UART_rx__DR EQU CYREG_GPIO_PRT1_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_rx__MASK EQU 0x10
UART_rx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_rx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_rx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_rx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_rx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_rx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_rx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_rx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_rx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_rx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_rx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_rx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_rx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_rx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_rx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_rx__PC EQU CYREG_GPIO_PRT1_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_rx__PORT EQU 1
UART_rx__PS EQU CYREG_GPIO_PRT1_PS
UART_rx__SHIFT EQU 4
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
UART_SCBCLK__DIV_ID EQU 0x00000041
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_tx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SCL EQU 14
UART_tx__0__HSIOM_MASK EQU 0x00F00000
UART_tx__0__HSIOM_SHIFT EQU 20
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_tx__0__MASK EQU 0x20
UART_tx__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
UART_tx__0__OUT_SEL_SHIFT EQU 10
UART_tx__0__OUT_SEL_VAL EQU -1
UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_tx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_tx__0__PORT EQU 1
UART_tx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_tx__0__SHIFT EQU 5
UART_tx__DR EQU CYREG_GPIO_PRT1_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_tx__MASK EQU 0x20
UART_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_tx__PC EQU CYREG_GPIO_PRT1_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_tx__PORT EQU 1
UART_tx__PS EQU CYREG_GPIO_PRT1_PS
UART_tx__SHIFT EQU 5

; Bluetooth
Bluetooth_bless_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Bluetooth_bless_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Bluetooth_bless_isr__INTC_MASK EQU 0x1000
Bluetooth_bless_isr__INTC_NUMBER EQU 12
Bluetooth_bless_isr__INTC_PRIOR_MASK EQU 0xC0
Bluetooth_bless_isr__INTC_PRIOR_NUM EQU 3
Bluetooth_bless_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
Bluetooth_bless_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Bluetooth_bless_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
Bluetooth_cy_m0s8_ble__ADC_BUMP1 EQU CYREG_BLE_BLERD_ADC_BUMP1
Bluetooth_cy_m0s8_ble__ADC_BUMP2 EQU CYREG_BLE_BLERD_ADC_BUMP2
Bluetooth_cy_m0s8_ble__ADV_CH_TX_POWER EQU CYREG_BLE_BLELL_ADV_CH_TX_POWER
Bluetooth_cy_m0s8_ble__ADV_CONFIG EQU CYREG_BLE_BLELL_ADV_CONFIG
Bluetooth_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT EQU CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
Bluetooth_cy_m0s8_ble__ADV_INTR EQU CYREG_BLE_BLELL_ADV_INTR
Bluetooth_cy_m0s8_ble__ADV_NEXT_INSTANT EQU CYREG_BLE_BLELL_ADV_NEXT_INSTANT
Bluetooth_cy_m0s8_ble__ADV_PARAMS EQU CYREG_BLE_BLELL_ADV_PARAMS
Bluetooth_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO EQU CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
Bluetooth_cy_m0s8_ble__ADV_TX_DATA_FIFO EQU CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
Bluetooth_cy_m0s8_ble__AGC EQU CYREG_BLE_BLERD_AGC
Bluetooth_cy_m0s8_ble__AGC_GAIN_COMP_1 EQU CYREG_BLE_BLERD_AGC_GAIN_COMP_1
Bluetooth_cy_m0s8_ble__AGC_GAIN_COMP_2 EQU CYREG_BLE_BLERD_AGC_GAIN_COMP_2
Bluetooth_cy_m0s8_ble__BALUN EQU CYREG_BLE_BLERD_BALUN
Bluetooth_cy_m0s8_ble__BB_BUMP1 EQU CYREG_BLE_BLERD_BB_BUMP1
Bluetooth_cy_m0s8_ble__BB_BUMP2 EQU CYREG_BLE_BLERD_BB_BUMP2
Bluetooth_cy_m0s8_ble__BB_XO EQU CYREG_BLE_BLERD_BB_XO
Bluetooth_cy_m0s8_ble__BB_XO_CAPTRIM EQU CYREG_BLE_BLERD_BB_XO_CAPTRIM
Bluetooth_cy_m0s8_ble__CE_CNFG_STS_REGISTER EQU CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
Bluetooth_cy_m0s8_ble__CE_LENGTH EQU CYREG_BLE_BLELL_CE_LENGTH
Bluetooth_cy_m0s8_ble__CFG_1_FCAL EQU CYREG_BLE_BLERD_CFG_1_FCAL
Bluetooth_cy_m0s8_ble__CFG_2_FCAL EQU CYREG_BLE_BLERD_CFG_2_FCAL
Bluetooth_cy_m0s8_ble__CFG_3_FCAL EQU CYREG_BLE_BLERD_CFG_3_FCAL
Bluetooth_cy_m0s8_ble__CFG_4_FCAL EQU CYREG_BLE_BLERD_CFG_4_FCAL
Bluetooth_cy_m0s8_ble__CFG_5_FCAL EQU CYREG_BLE_BLERD_CFG_5_FCAL
Bluetooth_cy_m0s8_ble__CFG_6_FCAL EQU CYREG_BLE_BLERD_CFG_6_FCAL
Bluetooth_cy_m0s8_ble__CFG1 EQU CYREG_BLE_BLERD_CFG1
Bluetooth_cy_m0s8_ble__CFG2 EQU CYREG_BLE_BLERD_CFG2
Bluetooth_cy_m0s8_ble__CFGCTRL EQU CYREG_BLE_BLERD_CFGCTRL
Bluetooth_cy_m0s8_ble__CLOCK_CONFIG EQU CYREG_BLE_BLELL_CLOCK_CONFIG
Bluetooth_cy_m0s8_ble__COMMAND_REGISTER EQU CYREG_BLE_BLELL_COMMAND_REGISTER
Bluetooth_cy_m0s8_ble__CONN_CE_COUNTER EQU CYREG_BLE_BLELL_CONN_CE_COUNTER
Bluetooth_cy_m0s8_ble__CONN_CE_INSTANT EQU CYREG_BLE_BLELL_CONN_CE_INSTANT
Bluetooth_cy_m0s8_ble__CONN_CH_TX_POWER EQU CYREG_BLE_BLELL_CONN_CH_TX_POWER
Bluetooth_cy_m0s8_ble__CONN_CONFIG EQU CYREG_BLE_BLELL_CONN_CONFIG
Bluetooth_cy_m0s8_ble__CONN_INDEX EQU CYREG_BLE_BLELL_CONN_INDEX
Bluetooth_cy_m0s8_ble__CONN_INTERVAL EQU CYREG_BLE_BLELL_CONN_INTERVAL
Bluetooth_cy_m0s8_ble__CONN_INTR EQU CYREG_BLE_BLELL_CONN_INTR
Bluetooth_cy_m0s8_ble__CONN_INTR_MASK EQU CYREG_BLE_BLELL_CONN_INTR_MASK
Bluetooth_cy_m0s8_ble__CONN_PARAM1 EQU CYREG_BLE_BLELL_CONN_PARAM1
Bluetooth_cy_m0s8_ble__CONN_PARAM2 EQU CYREG_BLE_BLELL_CONN_PARAM2
Bluetooth_cy_m0s8_ble__CONN_REQ_WORD0 EQU CYREG_BLE_BLELL_CONN_REQ_WORD0
Bluetooth_cy_m0s8_ble__CONN_REQ_WORD1 EQU CYREG_BLE_BLELL_CONN_REQ_WORD1
Bluetooth_cy_m0s8_ble__CONN_REQ_WORD10 EQU CYREG_BLE_BLELL_CONN_REQ_WORD10
Bluetooth_cy_m0s8_ble__CONN_REQ_WORD11 EQU CYREG_BLE_BLELL_CONN_REQ_WORD11
Bluetooth_cy_m0s8_ble__CONN_REQ_WORD2 EQU CYREG_BLE_BLELL_CONN_REQ_WORD2
Bluetooth_cy_m0s8_ble__CONN_REQ_WORD3 EQU CYREG_BLE_BLELL_CONN_REQ_WORD3
Bluetooth_cy_m0s8_ble__CONN_REQ_WORD4 EQU CYREG_BLE_BLELL_CONN_REQ_WORD4
Bluetooth_cy_m0s8_ble__CONN_REQ_WORD5 EQU CYREG_BLE_BLELL_CONN_REQ_WORD5
Bluetooth_cy_m0s8_ble__CONN_REQ_WORD6 EQU CYREG_BLE_BLELL_CONN_REQ_WORD6
Bluetooth_cy_m0s8_ble__CONN_REQ_WORD7 EQU CYREG_BLE_BLELL_CONN_REQ_WORD7
Bluetooth_cy_m0s8_ble__CONN_REQ_WORD8 EQU CYREG_BLE_BLELL_CONN_REQ_WORD8
Bluetooth_cy_m0s8_ble__CONN_REQ_WORD9 EQU CYREG_BLE_BLELL_CONN_REQ_WORD9
Bluetooth_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
Bluetooth_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR_DLE EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR_DLE
Bluetooth_cy_m0s8_ble__CONN_STATUS EQU CYREG_BLE_BLELL_CONN_STATUS
Bluetooth_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
Bluetooth_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR_DLE EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR_DLE
Bluetooth_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
Bluetooth_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
Bluetooth_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
Bluetooth_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
Bluetooth_cy_m0s8_ble__CTR1 EQU CYREG_BLE_BLERD_CTR1
Bluetooth_cy_m0s8_ble__DATA_CHANNELS_H0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H0
Bluetooth_cy_m0s8_ble__DATA_CHANNELS_H1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H1
Bluetooth_cy_m0s8_ble__DATA_CHANNELS_L0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L0
Bluetooth_cy_m0s8_ble__DATA_CHANNELS_L1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L1
Bluetooth_cy_m0s8_ble__DATA_CHANNELS_M0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M0
Bluetooth_cy_m0s8_ble__DATA_CHANNELS_M1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M1
Bluetooth_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
Bluetooth_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
Bluetooth_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
Bluetooth_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
Bluetooth_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
Bluetooth_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
Bluetooth_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
Bluetooth_cy_m0s8_ble__DATA0 EQU CYREG_BLE_BLELL_DATA0
Bluetooth_cy_m0s8_ble__DATA1 EQU CYREG_BLE_BLELL_DATA1
Bluetooth_cy_m0s8_ble__DATA10 EQU CYREG_BLE_BLELL_DATA10
Bluetooth_cy_m0s8_ble__DATA11 EQU CYREG_BLE_BLELL_DATA11
Bluetooth_cy_m0s8_ble__DATA12 EQU CYREG_BLE_BLELL_DATA12
Bluetooth_cy_m0s8_ble__DATA13 EQU CYREG_BLE_BLELL_DATA13
Bluetooth_cy_m0s8_ble__DATA2 EQU CYREG_BLE_BLELL_DATA2
Bluetooth_cy_m0s8_ble__DATA3 EQU CYREG_BLE_BLELL_DATA3
Bluetooth_cy_m0s8_ble__DATA4 EQU CYREG_BLE_BLELL_DATA4
Bluetooth_cy_m0s8_ble__DATA5 EQU CYREG_BLE_BLELL_DATA5
Bluetooth_cy_m0s8_ble__DATA6 EQU CYREG_BLE_BLELL_DATA6
Bluetooth_cy_m0s8_ble__DATA7 EQU CYREG_BLE_BLELL_DATA7
Bluetooth_cy_m0s8_ble__DATA8 EQU CYREG_BLE_BLELL_DATA8
Bluetooth_cy_m0s8_ble__DATA9 EQU CYREG_BLE_BLELL_DATA9
Bluetooth_cy_m0s8_ble__DBG_1 EQU CYREG_BLE_BLERD_DBG_1
Bluetooth_cy_m0s8_ble__DBG_2 EQU CYREG_BLE_BLERD_DBG_2
Bluetooth_cy_m0s8_ble__DBG_3 EQU CYREG_BLE_BLERD_DBG_3
Bluetooth_cy_m0s8_ble__DBG_BB EQU CYREG_BLE_BLERD_DBG_BB
Bluetooth_cy_m0s8_ble__DBUS EQU CYREG_BLE_BLERD_DBUS
Bluetooth_cy_m0s8_ble__DC EQU CYREG_BLE_BLERD_DC
Bluetooth_cy_m0s8_ble__DCCAL EQU CYREG_BLE_BLERD_DCCAL
Bluetooth_cy_m0s8_ble__DEV_PA_ADDR_H EQU CYREG_BLE_BLELL_DEV_PA_ADDR_H
Bluetooth_cy_m0s8_ble__DEV_PA_ADDR_L EQU CYREG_BLE_BLELL_DEV_PA_ADDR_L
Bluetooth_cy_m0s8_ble__DEV_PA_ADDR_M EQU CYREG_BLE_BLELL_DEV_PA_ADDR_M
Bluetooth_cy_m0s8_ble__DEV_PUB_ADDR_H EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_H
Bluetooth_cy_m0s8_ble__DEV_PUB_ADDR_L EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_L
Bluetooth_cy_m0s8_ble__DEV_PUB_ADDR_M EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_M
Bluetooth_cy_m0s8_ble__DEVICE_RAND_ADDR_H EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
Bluetooth_cy_m0s8_ble__DEVICE_RAND_ADDR_L EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
Bluetooth_cy_m0s8_ble__DEVICE_RAND_ADDR_M EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
Bluetooth_cy_m0s8_ble__DIAG1 EQU CYREG_BLE_BLERD_DIAG1
Bluetooth_cy_m0s8_ble__DPLL_CONFIG EQU CYREG_BLE_BLELL_DPLL_CONFIG
Bluetooth_cy_m0s8_ble__DSM1 EQU CYREG_BLE_BLERD_DSM1
Bluetooth_cy_m0s8_ble__DSM2 EQU CYREG_BLE_BLERD_DSM2
Bluetooth_cy_m0s8_ble__DSM3 EQU CYREG_BLE_BLERD_DSM3
Bluetooth_cy_m0s8_ble__DSM4 EQU CYREG_BLE_BLERD_DSM4
Bluetooth_cy_m0s8_ble__DSM5 EQU CYREG_BLE_BLERD_DSM5
Bluetooth_cy_m0s8_ble__DSM6 EQU CYREG_BLE_BLERD_DSM6
Bluetooth_cy_m0s8_ble__DTM_RX_PKT_COUNT EQU CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
Bluetooth_cy_m0s8_ble__ENC_CONFIG EQU CYREG_BLE_BLELL_ENC_CONFIG
Bluetooth_cy_m0s8_ble__ENC_INTR EQU CYREG_BLE_BLELL_ENC_INTR
Bluetooth_cy_m0s8_ble__ENC_INTR_EN EQU CYREG_BLE_BLELL_ENC_INTR_EN
Bluetooth_cy_m0s8_ble__ENC_KEY0 EQU CYREG_BLE_BLELL_ENC_KEY0
Bluetooth_cy_m0s8_ble__ENC_KEY1 EQU CYREG_BLE_BLELL_ENC_KEY1
Bluetooth_cy_m0s8_ble__ENC_KEY2 EQU CYREG_BLE_BLELL_ENC_KEY2
Bluetooth_cy_m0s8_ble__ENC_KEY3 EQU CYREG_BLE_BLELL_ENC_KEY3
Bluetooth_cy_m0s8_ble__ENC_KEY4 EQU CYREG_BLE_BLELL_ENC_KEY4
Bluetooth_cy_m0s8_ble__ENC_KEY5 EQU CYREG_BLE_BLELL_ENC_KEY5
Bluetooth_cy_m0s8_ble__ENC_KEY6 EQU CYREG_BLE_BLELL_ENC_KEY6
Bluetooth_cy_m0s8_ble__ENC_KEY7 EQU CYREG_BLE_BLELL_ENC_KEY7
Bluetooth_cy_m0s8_ble__ENC_MEM_BASE_ADDR EQU CYREG_BLE_BLELL_ENC_MEM_BASE_ADDR
Bluetooth_cy_m0s8_ble__ENC_PARAMS EQU CYREG_BLE_BLELL_ENC_PARAMS
Bluetooth_cy_m0s8_ble__EVENT_ENABLE EQU CYREG_BLE_BLELL_EVENT_ENABLE
Bluetooth_cy_m0s8_ble__EVENT_INTR EQU CYREG_BLE_BLELL_EVENT_INTR
Bluetooth_cy_m0s8_ble__FCAL_TEST EQU CYREG_BLE_BLERD_FCAL_TEST
Bluetooth_cy_m0s8_ble__FPD_TEST EQU CYREG_BLE_BLERD_FPD_TEST
Bluetooth_cy_m0s8_ble__FSM EQU CYREG_BLE_BLERD_FSM
Bluetooth_cy_m0s8_ble__IM EQU CYREG_BLE_BLERD_IM
Bluetooth_cy_m0s8_ble__INIT_CONFIG EQU CYREG_BLE_BLELL_INIT_CONFIG
Bluetooth_cy_m0s8_ble__INIT_INTERVAL EQU CYREG_BLE_BLELL_INIT_INTERVAL
Bluetooth_cy_m0s8_ble__INIT_INTR EQU CYREG_BLE_BLELL_INIT_INTR
Bluetooth_cy_m0s8_ble__INIT_NEXT_INSTANT EQU CYREG_BLE_BLELL_INIT_NEXT_INSTANT
Bluetooth_cy_m0s8_ble__INIT_PARAM EQU CYREG_BLE_BLELL_INIT_PARAM
Bluetooth_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO EQU CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
Bluetooth_cy_m0s8_ble__INIT_WINDOW EQU CYREG_BLE_BLELL_INIT_WINDOW
Bluetooth_cy_m0s8_ble__IQMIS EQU CYREG_BLE_BLERD_IQMIS
Bluetooth_cy_m0s8_ble__IV_MASTER0 EQU CYREG_BLE_BLELL_IV_MASTER0
Bluetooth_cy_m0s8_ble__IV_MASTER1 EQU CYREG_BLE_BLELL_IV_MASTER1
Bluetooth_cy_m0s8_ble__IV_SLAVE0 EQU CYREG_BLE_BLELL_IV_SLAVE0
Bluetooth_cy_m0s8_ble__IV_SLAVE1 EQU CYREG_BLE_BLELL_IV_SLAVE1
Bluetooth_cy_m0s8_ble__KVCAL EQU CYREG_BLE_BLERD_KVCAL
Bluetooth_cy_m0s8_ble__LDO EQU CYREG_BLE_BLERD_LDO
Bluetooth_cy_m0s8_ble__LDO_BYPASS EQU CYREG_BLE_BLERD_LDO_BYPASS
Bluetooth_cy_m0s8_ble__LE_PING_TIMER_ADDR EQU CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
Bluetooth_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP EQU CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
Bluetooth_cy_m0s8_ble__LE_PING_TIMER_OFFSET EQU CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
Bluetooth_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT EQU CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
Bluetooth_cy_m0s8_ble__LE_RF_TEST_MODE EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE
Bluetooth_cy_m0s8_ble__LE_RF_TEST_MODE_EXT EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE_EXT
Bluetooth_cy_m0s8_ble__LF_CLK_CTRL EQU CYREG_BLE_BLESS_LF_CLK_CTRL
Bluetooth_cy_m0s8_ble__LL_CLK_EN EQU CYREG_BLE_BLESS_LL_CLK_EN
Bluetooth_cy_m0s8_ble__LL_CONTROL EQU CYREG_BLE_BLELL_LL_CONTROL
Bluetooth_cy_m0s8_ble__LL_DSM_CTRL EQU CYREG_BLE_BLESS_LL_DSM_CTRL
Bluetooth_cy_m0s8_ble__LL_DSM_INTR_STAT EQU CYREG_BLE_BLESS_LL_DSM_INTR_STAT
Bluetooth_cy_m0s8_ble__LLH_FEATURE_CONFIG EQU CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
Bluetooth_cy_m0s8_ble__MIC_IN0 EQU CYREG_BLE_BLELL_MIC_IN0
Bluetooth_cy_m0s8_ble__MIC_IN1 EQU CYREG_BLE_BLELL_MIC_IN1
Bluetooth_cy_m0s8_ble__MIC_OUT0 EQU CYREG_BLE_BLELL_MIC_OUT0
Bluetooth_cy_m0s8_ble__MIC_OUT1 EQU CYREG_BLE_BLELL_MIC_OUT1
Bluetooth_cy_m0s8_ble__MODEM EQU CYREG_BLE_BLERD_MODEM
Bluetooth_cy_m0s8_ble__MONI EQU CYREG_BLE_BLERD_MONI
Bluetooth_cy_m0s8_ble__NEXT_CE_INSTANT EQU CYREG_BLE_BLELL_NEXT_CE_INSTANT
Bluetooth_cy_m0s8_ble__NEXT_RESP_TIMER_EXP EQU CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
Bluetooth_cy_m0s8_ble__NEXT_SUP_TO EQU CYREG_BLE_BLELL_NEXT_SUP_TO
Bluetooth_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT EQU CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
Bluetooth_cy_m0s8_ble__PA_RSSI_NEW EQU CYREG_BLE_BLERD_PA_RSSI_NEW
Bluetooth_cy_m0s8_ble__PACKET_COUNTER0 EQU CYREG_BLE_BLELL_PACKET_COUNTER0
Bluetooth_cy_m0s8_ble__PACKET_COUNTER1 EQU CYREG_BLE_BLELL_PACKET_COUNTER1
Bluetooth_cy_m0s8_ble__PACKET_COUNTER2 EQU CYREG_BLE_BLELL_PACKET_COUNTER2
Bluetooth_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
Bluetooth_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
Bluetooth_cy_m0s8_ble__PDU_RESP_TIMER EQU CYREG_BLE_BLELL_PDU_RESP_TIMER
Bluetooth_cy_m0s8_ble__PEER_ADDR_H EQU CYREG_BLE_BLELL_PEER_ADDR_H
Bluetooth_cy_m0s8_ble__PEER_ADDR_L EQU CYREG_BLE_BLELL_PEER_ADDR_L
Bluetooth_cy_m0s8_ble__PEER_ADDR_M EQU CYREG_BLE_BLELL_PEER_ADDR_M
Bluetooth_cy_m0s8_ble__POC_REG__TIM_CONTROL EQU CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
Bluetooth_cy_m0s8_ble__RCCAL EQU CYREG_BLE_BLERD_RCCAL
Bluetooth_cy_m0s8_ble__READ_IQ_1 EQU CYREG_BLE_BLERD_READ_IQ_1
Bluetooth_cy_m0s8_ble__READ_IQ_2 EQU CYREG_BLE_BLERD_READ_IQ_2
Bluetooth_cy_m0s8_ble__READ_IQ_3 EQU CYREG_BLE_BLERD_READ_IQ_3
Bluetooth_cy_m0s8_ble__READ_IQ_4 EQU CYREG_BLE_BLERD_READ_IQ_4
Bluetooth_cy_m0s8_ble__RECEIVE_TRIG_CTRL EQU CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
Bluetooth_cy_m0s8_ble__RF_CONFIG EQU CYREG_BLE_BLESS_RF_CONFIG
Bluetooth_cy_m0s8_ble__RMAP EQU CYREG_BLE_BLERD_RMAP
Bluetooth_cy_m0s8_ble__RSLV_LIST_ENABLE0 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE0
Bluetooth_cy_m0s8_ble__RSLV_LIST_ENABLE1 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE1
Bluetooth_cy_m0s8_ble__RSLV_LIST_ENABLE2 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE2
Bluetooth_cy_m0s8_ble__RSLV_LIST_ENABLE3 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE3
Bluetooth_cy_m0s8_ble__RSLV_LIST_ENABLE4 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE4
Bluetooth_cy_m0s8_ble__RSLV_LIST_ENABLE5 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE5
Bluetooth_cy_m0s8_ble__RSLV_LIST_ENABLE6 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE6
Bluetooth_cy_m0s8_ble__RSLV_LIST_ENABLE7 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE7
Bluetooth_cy_m0s8_ble__RSLV_LIST_PEER_IDNTT_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_PEER_IDNTT_BASE_ADDR
Bluetooth_cy_m0s8_ble__RSLV_LIST_PEER_RPA_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_PEER_RPA_BASE_ADDR
Bluetooth_cy_m0s8_ble__RSLV_LIST_RCVD_INIT_RPA_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_RCVD_INIT_RPA_BASE_ADDR
Bluetooth_cy_m0s8_ble__RSLV_LIST_TX_INIT_RPA_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_TX_INIT_RPA_BASE_ADDR
Bluetooth_cy_m0s8_ble__RSSI EQU CYREG_BLE_BLERD_RSSI
Bluetooth_cy_m0s8_ble__RX EQU CYREG_BLE_BLERD_RX
Bluetooth_cy_m0s8_ble__RX_BUMP1 EQU CYREG_BLE_BLERD_RX_BUMP1
Bluetooth_cy_m0s8_ble__RX_BUMP2 EQU CYREG_BLE_BLERD_RX_BUMP2
Bluetooth_cy_m0s8_ble__SCAN_CONFIG EQU CYREG_BLE_BLELL_SCAN_CONFIG
Bluetooth_cy_m0s8_ble__SCAN_INTERVAL EQU CYREG_BLE_BLELL_SCAN_INTERVAL
Bluetooth_cy_m0s8_ble__SCAN_INTR EQU CYREG_BLE_BLELL_SCAN_INTR
Bluetooth_cy_m0s8_ble__SCAN_NEXT_INSTANT EQU CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
Bluetooth_cy_m0s8_ble__SCAN_PARAM EQU CYREG_BLE_BLELL_SCAN_PARAM
Bluetooth_cy_m0s8_ble__SCAN_WINDOW EQU CYREG_BLE_BLELL_SCAN_WINDOW
Bluetooth_cy_m0s8_ble__SL_CONN_INTERVAL EQU CYREG_BLE_BLELL_SL_CONN_INTERVAL
Bluetooth_cy_m0s8_ble__SLAVE_LATENCY EQU CYREG_BLE_BLELL_SLAVE_LATENCY
Bluetooth_cy_m0s8_ble__SLAVE_TIMING_CONTROL EQU CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
Bluetooth_cy_m0s8_ble__SLV_WIN_ADJ EQU CYREG_BLE_BLELL_SLV_WIN_ADJ
Bluetooth_cy_m0s8_ble__SUP_TIMEOUT EQU CYREG_BLE_BLELL_SUP_TIMEOUT
Bluetooth_cy_m0s8_ble__SY EQU CYREG_BLE_BLERD_SY
Bluetooth_cy_m0s8_ble__SY_BUMP1 EQU CYREG_BLE_BLERD_SY_BUMP1
Bluetooth_cy_m0s8_ble__SY_BUMP2 EQU CYREG_BLE_BLERD_SY_BUMP2
Bluetooth_cy_m0s8_ble__TEST EQU CYREG_BLE_BLERD_TEST
Bluetooth_cy_m0s8_ble__TEST2_SY EQU CYREG_BLE_BLERD_TEST2_SY
Bluetooth_cy_m0s8_ble__THRSHD1 EQU CYREG_BLE_BLERD_THRSHD1
Bluetooth_cy_m0s8_ble__THRSHD2 EQU CYREG_BLE_BLERD_THRSHD2
Bluetooth_cy_m0s8_ble__THRSHD3 EQU CYREG_BLE_BLERD_THRSHD3
Bluetooth_cy_m0s8_ble__THRSHD4 EQU CYREG_BLE_BLERD_THRSHD4
Bluetooth_cy_m0s8_ble__THRSHD5 EQU CYREG_BLE_BLERD_THRSHD5
Bluetooth_cy_m0s8_ble__TIM_COUNTER_L EQU CYREG_BLE_BLELL_TIM_COUNTER_L
Bluetooth_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
Bluetooth_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
Bluetooth_cy_m0s8_ble__TX EQU CYREG_BLE_BLERD_TX
Bluetooth_cy_m0s8_ble__TX_BUMP1 EQU CYREG_BLE_BLERD_TX_BUMP1
Bluetooth_cy_m0s8_ble__TX_BUMP2 EQU CYREG_BLE_BLERD_TX_BUMP2
Bluetooth_cy_m0s8_ble__TX_EN_EXT_DELAY EQU CYREG_BLE_BLELL_TX_EN_EXT_DELAY
Bluetooth_cy_m0s8_ble__TX_RX_ON_DELAY EQU CYREG_BLE_BLELL_TX_RX_ON_DELAY
Bluetooth_cy_m0s8_ble__TX_RX_SYNTH_DELAY EQU CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
Bluetooth_cy_m0s8_ble__TXRX_HOP EQU CYREG_BLE_BLELL_TXRX_HOP
Bluetooth_cy_m0s8_ble__WAKEUP_CONFIG EQU CYREG_BLE_BLELL_WAKEUP_CONFIG
Bluetooth_cy_m0s8_ble__WAKEUP_CONTROL EQU CYREG_BLE_BLELL_WAKEUP_CONTROL
Bluetooth_cy_m0s8_ble__WCO_CONFIG EQU CYREG_BLE_BLESS_WCO_CONFIG
Bluetooth_cy_m0s8_ble__WCO_STATUS EQU CYREG_BLE_BLESS_WCO_STATUS
Bluetooth_cy_m0s8_ble__WCO_TRIM EQU CYREG_BLE_BLESS_WCO_TRIM
Bluetooth_cy_m0s8_ble__WHITELIST_BASE_ADDR EQU CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
Bluetooth_cy_m0s8_ble__WIN_MIN_STEP_SIZE EQU CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
Bluetooth_cy_m0s8_ble__WINDOW_WIDEN_INTVL EQU CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
Bluetooth_cy_m0s8_ble__WINDOW_WIDEN_WINOFF EQU CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
Bluetooth_cy_m0s8_ble__WL_ADDR_TYPE EQU CYREG_BLE_BLELL_WL_ADDR_TYPE
Bluetooth_cy_m0s8_ble__WL_ENABLE EQU CYREG_BLE_BLELL_WL_ENABLE
Bluetooth_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG EQU CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

; Pin_Input_UP
Pin_Input_UP__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_Input_UP__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Input_UP__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Input_UP__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Input_UP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Input_UP__0__HSIOM_MASK EQU 0x00000F00
Pin_Input_UP__0__HSIOM_SHIFT EQU 8
Pin_Input_UP__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Input_UP__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Input_UP__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Input_UP__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Input_UP__0__MASK EQU 0x04
Pin_Input_UP__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Input_UP__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Input_UP__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Input_UP__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Input_UP__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Input_UP__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Input_UP__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Input_UP__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Input_UP__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Input_UP__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Input_UP__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Input_UP__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Input_UP__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Input_UP__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Input_UP__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Input_UP__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_Input_UP__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Input_UP__0__PORT EQU 1
Pin_Input_UP__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_Input_UP__0__SHIFT EQU 2
Pin_Input_UP__DR EQU CYREG_GPIO_PRT1_DR
Pin_Input_UP__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Input_UP__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Input_UP__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Input_UP__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Input_UP__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Input_UP__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Input_UP__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Input_UP__MASK EQU 0x04
Pin_Input_UP__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Input_UP__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Input_UP__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Input_UP__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Input_UP__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Input_UP__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Input_UP__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Input_UP__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Input_UP__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Input_UP__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Input_UP__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Input_UP__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Input_UP__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Input_UP__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Input_UP__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Input_UP__PC EQU CYREG_GPIO_PRT1_PC
Pin_Input_UP__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Input_UP__PORT EQU 1
Pin_Input_UP__PS EQU CYREG_GPIO_PRT1_PS
Pin_Input_UP__SHIFT EQU 2

; FanController
FanController_B_FanCtrl_AlertStatusReg__0__MASK EQU 0x01
FanController_B_FanCtrl_AlertStatusReg__0__POS EQU 0
FanController_B_FanCtrl_AlertStatusReg__1__MASK EQU 0x02
FanController_B_FanCtrl_AlertStatusReg__1__POS EQU 1
FanController_B_FanCtrl_AlertStatusReg__MASK EQU 0x03
FanController_B_FanCtrl_AlertStatusReg__MASK_REG EQU CYREG_UDB_W8_MSK3
FanController_B_FanCtrl_AlertStatusReg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
FanController_B_FanCtrl_AlertStatusReg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
FanController_B_FanCtrl_AlertStatusReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
FanController_B_FanCtrl_AlertStatusReg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST3
FanController_B_FanCtrl_AlertStatusReg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST3
FanController_B_FanCtrl_AlertStatusReg__STATUS_REG EQU CYREG_UDB_W8_ST3
FanController_B_FanCtrl_GlobalControlReg__0__MASK EQU 0x01
FanController_B_FanCtrl_GlobalControlReg__0__POS EQU 0
FanController_B_FanCtrl_GlobalControlReg__1__MASK EQU 0x02
FanController_B_FanCtrl_GlobalControlReg__1__POS EQU 1
FanController_B_FanCtrl_GlobalControlReg__2__MASK EQU 0x04
FanController_B_FanCtrl_GlobalControlReg__2__POS EQU 2
FanController_B_FanCtrl_GlobalControlReg__3__MASK EQU 0x08
FanController_B_FanCtrl_GlobalControlReg__3__POS EQU 3
FanController_B_FanCtrl_GlobalControlReg__4__MASK EQU 0x10
FanController_B_FanCtrl_GlobalControlReg__4__POS EQU 4
FanController_B_FanCtrl_GlobalControlReg__5__MASK EQU 0x20
FanController_B_FanCtrl_GlobalControlReg__5__POS EQU 5
FanController_B_FanCtrl_GlobalControlReg__7__MASK EQU 0x80
FanController_B_FanCtrl_GlobalControlReg__7__POS EQU 7
FanController_B_FanCtrl_GlobalControlReg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
FanController_B_FanCtrl_GlobalControlReg__CONTROL_REG EQU CYREG_UDB_W8_CTL3
FanController_B_FanCtrl_GlobalControlReg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
FanController_B_FanCtrl_GlobalControlReg__COUNT_REG EQU CYREG_UDB_W8_CTL3
FanController_B_FanCtrl_GlobalControlReg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
FanController_B_FanCtrl_GlobalControlReg__MASK EQU 0xBF
FanController_B_FanCtrl_GlobalControlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
FanController_B_FanCtrl_GlobalControlReg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
FanController_B_FanCtrl_GlobalControlReg__PERIOD_REG EQU CYREG_UDB_W8_MSK3
FanController_DataSend__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
FanController_DataSend__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
FanController_DataSend__INTC_MASK EQU 0x04
FanController_DataSend__INTC_NUMBER EQU 2
FanController_DataSend__INTC_PRIOR_MASK EQU 0xC00000
FanController_DataSend__INTC_PRIOR_NUM EQU 3
FanController_DataSend__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
FanController_DataSend__INTC_SET_EN_REG EQU CYREG_CM0_ISER
FanController_DataSend__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__A0_REG EQU CYREG_UDB_W8_A02
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__A1_REG EQU CYREG_UDB_W8_A12
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__D0_REG EQU CYREG_UDB_W8_D02
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__D1_REG EQU CYREG_UDB_W8_D12
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__F0_REG EQU CYREG_UDB_W8_F02
FanController_FanTach_DmpgFactor_DmpgTimeCntr_u0__F1_REG EQU CYREG_UDB_W8_F12
FanController_FanTach_FanTachCounter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A00
FanController_FanTach_FanTachCounter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A10
FanController_FanTach_FanTachCounter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D00
FanController_FanTach_FanTachCounter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D10
FanController_FanTach_FanTachCounter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
FanController_FanTach_FanTachCounter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F00
FanController_FanTach_FanTachCounter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F10
FanController_FanTach_FanTachCounter_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0
FanController_FanTach_FanTachCounter_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1
FanController_FanTach_FanTachCounter_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0
FanController_FanTach_FanTachCounter_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1
FanController_FanTach_FanTachCounter_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
FanController_FanTach_FanTachCounter_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0
FanController_FanTach_FanTachCounter_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1
FanController_FanTach_FanTachCounter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A0
FanController_FanTach_FanTachCounter_u0__A0_REG EQU CYREG_UDB_W8_A00
FanController_FanTach_FanTachCounter_u0__A1_REG EQU CYREG_UDB_W8_A10
FanController_FanTach_FanTachCounter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D0
FanController_FanTach_FanTachCounter_u0__D0_REG EQU CYREG_UDB_W8_D00
FanController_FanTach_FanTachCounter_u0__D1_REG EQU CYREG_UDB_W8_D10
FanController_FanTach_FanTachCounter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
FanController_FanTach_FanTachCounter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F0
FanController_FanTach_FanTachCounter_u0__F0_REG EQU CYREG_UDB_W8_F00
FanController_FanTach_FanTachCounter_u0__F1_REG EQU CYREG_UDB_W8_F10
FanController_FanTach_FanTachCounter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
FanController_FanTach_FanTachCounter_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
FanController_FanTach_FanTachCounter_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A01
FanController_FanTach_FanTachCounter_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A11
FanController_FanTach_FanTachCounter_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D01
FanController_FanTach_FanTachCounter_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D11
FanController_FanTach_FanTachCounter_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
FanController_FanTach_FanTachCounter_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F01
FanController_FanTach_FanTachCounter_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F11
FanController_FanTach_FanTachCounter_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A1
FanController_FanTach_FanTachCounter_u1__A0_REG EQU CYREG_UDB_W8_A01
FanController_FanTach_FanTachCounter_u1__A1_REG EQU CYREG_UDB_W8_A11
FanController_FanTach_FanTachCounter_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D1
FanController_FanTach_FanTachCounter_u1__D0_REG EQU CYREG_UDB_W8_D01
FanController_FanTach_FanTachCounter_u1__D1_REG EQU CYREG_UDB_W8_D11
FanController_FanTach_FanTachCounter_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
FanController_FanTach_FanTachCounter_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F1
FanController_FanTach_FanTachCounter_u1__F0_REG EQU CYREG_UDB_W8_F01
FanController_FanTach_FanTachCounter_u1__F1_REG EQU CYREG_UDB_W8_F11
FanController_FanTach_FanTachCounter_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
FanController_FanTach_FanTachCounter_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
FanController_FanTach_GlitchFilterTimer_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A3
FanController_FanTach_GlitchFilterTimer_u0__A0_REG EQU CYREG_UDB_W8_A03
FanController_FanTach_GlitchFilterTimer_u0__A1_REG EQU CYREG_UDB_W8_A13
FanController_FanTach_GlitchFilterTimer_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D3
FanController_FanTach_GlitchFilterTimer_u0__D0_REG EQU CYREG_UDB_W8_D03
FanController_FanTach_GlitchFilterTimer_u0__D1_REG EQU CYREG_UDB_W8_D13
FanController_FanTach_GlitchFilterTimer_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
FanController_FanTach_GlitchFilterTimer_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F3
FanController_FanTach_GlitchFilterTimer_u0__F0_REG EQU CYREG_UDB_W8_F03
FanController_FanTach_GlitchFilterTimer_u0__F1_REG EQU CYREG_UDB_W8_F13
FanController_FanTach_GlitchFilterTimer_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
FanController_FanTach_GlitchFilterTimer_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
FanController_FanTach_P4_TachAddrControl__0__MASK EQU 0x01
FanController_FanTach_P4_TachAddrControl__0__POS EQU 0
FanController_FanTach_P4_TachAddrControl__1__MASK EQU 0x02
FanController_FanTach_P4_TachAddrControl__1__POS EQU 1
FanController_FanTach_P4_TachAddrControl__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
FanController_FanTach_P4_TachAddrControl__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL1
FanController_FanTach_P4_TachAddrControl__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL1
FanController_FanTach_P4_TachAddrControl__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL1
FanController_FanTach_P4_TachAddrControl__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL1
FanController_FanTach_P4_TachAddrControl__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK1
FanController_FanTach_P4_TachAddrControl__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK1
FanController_FanTach_P4_TachAddrControl__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK1
FanController_FanTach_P4_TachAddrControl__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK1
FanController_FanTach_P4_TachAddrControl__7__MASK EQU 0x80
FanController_FanTach_P4_TachAddrControl__7__POS EQU 7
FanController_FanTach_P4_TachAddrControl__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
FanController_FanTach_P4_TachAddrControl__CONTROL_REG EQU CYREG_UDB_W8_CTL1
FanController_FanTach_P4_TachAddrControl__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
FanController_FanTach_P4_TachAddrControl__COUNT_REG EQU CYREG_UDB_W8_CTL1
FanController_FanTach_P4_TachAddrControl__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
FanController_FanTach_P4_TachAddrControl__MASK EQU 0x83
FanController_FanTach_P4_TachAddrControl__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
FanController_FanTach_P4_TachAddrControl__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
FanController_FanTach_P4_TachAddrControl__PERIOD_REG EQU CYREG_UDB_W8_MSK1
FanController_FW_PWM1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
FanController_FW_PWM1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
FanController_FW_PWM1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
FanController_FW_PWM1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
FanController_FW_PWM1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
FanController_FW_PWM1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
FanController_FW_PWM1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
FanController_FW_PWM1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
FanController_FW_PWM1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
FanController_FW_PWM1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
FanController_FW_PWM1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
FanController_FW_PWM1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
FanController_FW_PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
FanController_FW_PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
FanController_FW_PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
FanController_FW_PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
FanController_FW_PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
FanController_FW_PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
FanController_FW_PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
FanController_FW_PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
FanController_FW_PWM1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
FanController_FW_PWM1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
FanController_FW_PWM1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
FanController_FW_PWM1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
FanController_FW_PWM1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
FanController_FW_PWM1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
FanController_FW_PWM1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
FanController_FW_PWM1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
FanController_FW_PWM1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
FanController_FW_PWM1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2
FanController_FW_PWM2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
FanController_FW_PWM2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
FanController_FW_PWM2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
FanController_FW_PWM2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
FanController_FW_PWM2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
FanController_FW_PWM2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
FanController_FW_PWM2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
FanController_FW_PWM2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
FanController_FW_PWM2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
FanController_FW_PWM2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
FanController_FW_PWM2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
FanController_FW_PWM2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
FanController_FW_PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
FanController_FW_PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
FanController_FW_PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
FanController_FW_PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
FanController_FW_PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
FanController_FW_PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
FanController_FW_PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
FanController_FW_PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
FanController_FW_PWM2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
FanController_FW_PWM2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
FanController_FW_PWM2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
FanController_FW_PWM2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
FanController_FW_PWM2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
FanController_FW_PWM2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
FanController_FW_PWM2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
FanController_FW_PWM2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
FanController_FW_PWM2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
FanController_FW_PWM2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2
FanController_FW_PWM3_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
FanController_FW_PWM3_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
FanController_FW_PWM3_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
FanController_FW_PWM3_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
FanController_FW_PWM3_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
FanController_FW_PWM3_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
FanController_FW_PWM3_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
FanController_FW_PWM3_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
FanController_FW_PWM3_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
FanController_FW_PWM3_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
FanController_FW_PWM3_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
FanController_FW_PWM3_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
FanController_FW_PWM3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
FanController_FW_PWM3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
FanController_FW_PWM3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
FanController_FW_PWM3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
FanController_FW_PWM3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
FanController_FW_PWM3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
FanController_FW_PWM3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
FanController_FW_PWM3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
FanController_FW_PWM3_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
FanController_FW_PWM3_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
FanController_FW_PWM3_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
FanController_FW_PWM3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
FanController_FW_PWM3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
FanController_FW_PWM3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
FanController_FW_PWM3_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
FanController_FW_PWM3_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
FanController_FW_PWM3_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
FanController_FW_PWM3_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2
FanController_FW_PWM4_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
FanController_FW_PWM4_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
FanController_FW_PWM4_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
FanController_FW_PWM4_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
FanController_FW_PWM4_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
FanController_FW_PWM4_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
FanController_FW_PWM4_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
FanController_FW_PWM4_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
FanController_FW_PWM4_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
FanController_FW_PWM4_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
FanController_FW_PWM4_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
FanController_FW_PWM4_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
FanController_FW_PWM4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
FanController_FW_PWM4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
FanController_FW_PWM4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
FanController_FW_PWM4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
FanController_FW_PWM4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
FanController_FW_PWM4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
FanController_FW_PWM4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
FanController_FW_PWM4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
FanController_FW_PWM4_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
FanController_FW_PWM4_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
FanController_FW_PWM4_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
FanController_FW_PWM4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
FanController_FW_PWM4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
FanController_FW_PWM4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
FanController_FW_PWM4_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
FanController_FW_PWM4_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
FanController_FW_PWM4_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
FanController_FW_PWM4_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2
FanController_PID_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
FanController_PID_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
FanController_PID_ISR__INTC_MASK EQU 0x08
FanController_PID_ISR__INTC_NUMBER EQU 3
FanController_PID_ISR__INTC_PRIOR_MASK EQU 0xC0000000
FanController_PID_ISR__INTC_PRIOR_NUM EQU 3
FanController_PID_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
FanController_PID_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
FanController_PID_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
FanController_PWM_CLOCK_25k_10b_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL12
FanController_PWM_CLOCK_25k_10b_1__DIV_ID EQU 0x00000040
FanController_PWM_CLOCK_25k_10b_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
FanController_PWM_CLOCK_25k_10b_1__PA_DIV_ID EQU 0x000000FF
FanController_TACH_CLK_500K__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL14
FanController_TACH_CLK_500K__DIV_ID EQU 0x00000042
FanController_TACH_CLK_500K__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
FanController_TACH_CLK_500K__PA_DIV_ID EQU 0x000000FF

; Pin_Output_UP
Pin_Output_UP__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_Output_UP__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Output_UP__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Output_UP__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Output_UP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_Output_UP__0__HSIOM_MASK EQU 0x00000F00
Pin_Output_UP__0__HSIOM_SHIFT EQU 8
Pin_Output_UP__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Output_UP__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Output_UP__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Output_UP__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Output_UP__0__MASK EQU 0x04
Pin_Output_UP__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Pin_Output_UP__0__OUT_SEL_SHIFT EQU 4
Pin_Output_UP__0__OUT_SEL_VAL EQU 0
Pin_Output_UP__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Output_UP__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Output_UP__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Output_UP__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Output_UP__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Output_UP__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Output_UP__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Output_UP__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Output_UP__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Output_UP__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Output_UP__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Output_UP__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Output_UP__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Output_UP__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Output_UP__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Output_UP__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_Output_UP__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Output_UP__0__PORT EQU 2
Pin_Output_UP__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_Output_UP__0__SHIFT EQU 2
Pin_Output_UP__DR EQU CYREG_GPIO_PRT2_DR
Pin_Output_UP__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Output_UP__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Output_UP__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Output_UP__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Output_UP__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Output_UP__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Output_UP__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Output_UP__MASK EQU 0x04
Pin_Output_UP__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Output_UP__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Output_UP__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Output_UP__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Output_UP__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Output_UP__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Output_UP__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Output_UP__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Output_UP__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Output_UP__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Output_UP__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Output_UP__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Output_UP__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Output_UP__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Output_UP__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Output_UP__PC EQU CYREG_GPIO_PRT2_PC
Pin_Output_UP__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Output_UP__PORT EQU 2
Pin_Output_UP__PS EQU CYREG_GPIO_PRT2_PS
Pin_Output_UP__SHIFT EQU 2
Pin_Output_UP_GROUND__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_Output_UP_GROUND__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Output_UP_GROUND__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Output_UP_GROUND__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Output_UP_GROUND__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_Output_UP_GROUND__0__HSIOM_MASK EQU 0x00000F00
Pin_Output_UP_GROUND__0__HSIOM_SHIFT EQU 8
Pin_Output_UP_GROUND__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Output_UP_GROUND__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Output_UP_GROUND__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Output_UP_GROUND__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Output_UP_GROUND__0__MASK EQU 0x04
Pin_Output_UP_GROUND__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Pin_Output_UP_GROUND__0__OUT_SEL_SHIFT EQU 4
Pin_Output_UP_GROUND__0__OUT_SEL_VAL EQU 1
Pin_Output_UP_GROUND__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Output_UP_GROUND__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Output_UP_GROUND__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Output_UP_GROUND__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Output_UP_GROUND__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Output_UP_GROUND__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Output_UP_GROUND__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Output_UP_GROUND__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Output_UP_GROUND__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Output_UP_GROUND__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Output_UP_GROUND__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Output_UP_GROUND__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Output_UP_GROUND__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Output_UP_GROUND__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Output_UP_GROUND__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Output_UP_GROUND__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_Output_UP_GROUND__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Output_UP_GROUND__0__PORT EQU 3
Pin_Output_UP_GROUND__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_Output_UP_GROUND__0__SHIFT EQU 2
Pin_Output_UP_GROUND__DR EQU CYREG_GPIO_PRT3_DR
Pin_Output_UP_GROUND__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Output_UP_GROUND__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Output_UP_GROUND__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Output_UP_GROUND__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Output_UP_GROUND__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Output_UP_GROUND__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Output_UP_GROUND__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Output_UP_GROUND__MASK EQU 0x04
Pin_Output_UP_GROUND__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Output_UP_GROUND__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Output_UP_GROUND__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Output_UP_GROUND__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Output_UP_GROUND__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Output_UP_GROUND__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Output_UP_GROUND__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Output_UP_GROUND__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Output_UP_GROUND__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Output_UP_GROUND__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Output_UP_GROUND__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Output_UP_GROUND__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Output_UP_GROUND__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Output_UP_GROUND__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Output_UP_GROUND__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Output_UP_GROUND__PC EQU CYREG_GPIO_PRT3_PC
Pin_Output_UP_GROUND__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Output_UP_GROUND__PORT EQU 3
Pin_Output_UP_GROUND__PS EQU CYREG_GPIO_PRT3_PS
Pin_Output_UP_GROUND__SHIFT EQU 2

; Pin_Input_DOWN
Pin_Input_DOWN__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_Input_DOWN__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Input_DOWN__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Input_DOWN__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Input_DOWN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Input_DOWN__0__HSIOM_MASK EQU 0x0000F000
Pin_Input_DOWN__0__HSIOM_SHIFT EQU 12
Pin_Input_DOWN__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Input_DOWN__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Input_DOWN__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Input_DOWN__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Input_DOWN__0__MASK EQU 0x08
Pin_Input_DOWN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Input_DOWN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Input_DOWN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Input_DOWN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Input_DOWN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Input_DOWN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Input_DOWN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Input_DOWN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Input_DOWN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Input_DOWN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Input_DOWN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Input_DOWN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Input_DOWN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Input_DOWN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Input_DOWN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Input_DOWN__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_Input_DOWN__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Input_DOWN__0__PORT EQU 1
Pin_Input_DOWN__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_Input_DOWN__0__SHIFT EQU 3
Pin_Input_DOWN__DR EQU CYREG_GPIO_PRT1_DR
Pin_Input_DOWN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Input_DOWN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Input_DOWN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Input_DOWN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Input_DOWN__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Input_DOWN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Input_DOWN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Input_DOWN__MASK EQU 0x08
Pin_Input_DOWN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Input_DOWN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Input_DOWN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Input_DOWN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Input_DOWN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Input_DOWN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Input_DOWN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Input_DOWN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Input_DOWN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Input_DOWN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Input_DOWN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Input_DOWN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Input_DOWN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Input_DOWN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Input_DOWN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Input_DOWN__PC EQU CYREG_GPIO_PRT1_PC
Pin_Input_DOWN__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Input_DOWN__PORT EQU 1
Pin_Input_DOWN__PS EQU CYREG_GPIO_PRT1_PS
Pin_Input_DOWN__SHIFT EQU 3

; Pin_Input_LEFT
Pin_Input_LEFT__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_Input_LEFT__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Input_LEFT__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Input_LEFT__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Input_LEFT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Input_LEFT__0__HSIOM_MASK EQU 0x0000000F
Pin_Input_LEFT__0__HSIOM_SHIFT EQU 0
Pin_Input_LEFT__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Input_LEFT__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Input_LEFT__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Input_LEFT__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Input_LEFT__0__MASK EQU 0x01
Pin_Input_LEFT__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Input_LEFT__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Input_LEFT__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Input_LEFT__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Input_LEFT__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Input_LEFT__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Input_LEFT__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Input_LEFT__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Input_LEFT__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Input_LEFT__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Input_LEFT__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Input_LEFT__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Input_LEFT__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Input_LEFT__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Input_LEFT__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Input_LEFT__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_Input_LEFT__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Input_LEFT__0__PORT EQU 1
Pin_Input_LEFT__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_Input_LEFT__0__SHIFT EQU 0
Pin_Input_LEFT__DR EQU CYREG_GPIO_PRT1_DR
Pin_Input_LEFT__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Input_LEFT__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Input_LEFT__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Input_LEFT__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Input_LEFT__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Input_LEFT__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Input_LEFT__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Input_LEFT__MASK EQU 0x01
Pin_Input_LEFT__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Input_LEFT__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Input_LEFT__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Input_LEFT__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Input_LEFT__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Input_LEFT__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Input_LEFT__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Input_LEFT__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Input_LEFT__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Input_LEFT__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Input_LEFT__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Input_LEFT__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Input_LEFT__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Input_LEFT__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Input_LEFT__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Input_LEFT__PC EQU CYREG_GPIO_PRT1_PC
Pin_Input_LEFT__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Input_LEFT__PORT EQU 1
Pin_Input_LEFT__PS EQU CYREG_GPIO_PRT1_PS
Pin_Input_LEFT__SHIFT EQU 0

; Pin_Input_RIGHT
Pin_Input_RIGHT__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_Input_RIGHT__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Input_RIGHT__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Input_RIGHT__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Input_RIGHT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Input_RIGHT__0__HSIOM_MASK EQU 0x000000F0
Pin_Input_RIGHT__0__HSIOM_SHIFT EQU 4
Pin_Input_RIGHT__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Input_RIGHT__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Input_RIGHT__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Input_RIGHT__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Input_RIGHT__0__MASK EQU 0x02
Pin_Input_RIGHT__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Input_RIGHT__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Input_RIGHT__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Input_RIGHT__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Input_RIGHT__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Input_RIGHT__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Input_RIGHT__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Input_RIGHT__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Input_RIGHT__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Input_RIGHT__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Input_RIGHT__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Input_RIGHT__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Input_RIGHT__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Input_RIGHT__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Input_RIGHT__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Input_RIGHT__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_Input_RIGHT__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Input_RIGHT__0__PORT EQU 1
Pin_Input_RIGHT__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_Input_RIGHT__0__SHIFT EQU 1
Pin_Input_RIGHT__DR EQU CYREG_GPIO_PRT1_DR
Pin_Input_RIGHT__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Input_RIGHT__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Input_RIGHT__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Input_RIGHT__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Input_RIGHT__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Input_RIGHT__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Input_RIGHT__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Input_RIGHT__MASK EQU 0x02
Pin_Input_RIGHT__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Input_RIGHT__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Input_RIGHT__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Input_RIGHT__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Input_RIGHT__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Input_RIGHT__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Input_RIGHT__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Input_RIGHT__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Input_RIGHT__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Input_RIGHT__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Input_RIGHT__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Input_RIGHT__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Input_RIGHT__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Input_RIGHT__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Input_RIGHT__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Input_RIGHT__PC EQU CYREG_GPIO_PRT1_PC
Pin_Input_RIGHT__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Input_RIGHT__PORT EQU 1
Pin_Input_RIGHT__PS EQU CYREG_GPIO_PRT1_PS
Pin_Input_RIGHT__SHIFT EQU 1

; Pin_Output_DOWN
Pin_Output_DOWN__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_Output_DOWN__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Output_DOWN__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Output_DOWN__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Output_DOWN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_Output_DOWN__0__HSIOM_MASK EQU 0x0000F000
Pin_Output_DOWN__0__HSIOM_SHIFT EQU 12
Pin_Output_DOWN__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Output_DOWN__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Output_DOWN__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Output_DOWN__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Output_DOWN__0__MASK EQU 0x08
Pin_Output_DOWN__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Pin_Output_DOWN__0__OUT_SEL_SHIFT EQU 6
Pin_Output_DOWN__0__OUT_SEL_VAL EQU 3
Pin_Output_DOWN__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Output_DOWN__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Output_DOWN__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Output_DOWN__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Output_DOWN__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Output_DOWN__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Output_DOWN__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Output_DOWN__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Output_DOWN__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Output_DOWN__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Output_DOWN__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Output_DOWN__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Output_DOWN__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Output_DOWN__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Output_DOWN__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Output_DOWN__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_Output_DOWN__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Output_DOWN__0__PORT EQU 2
Pin_Output_DOWN__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_Output_DOWN__0__SHIFT EQU 3
Pin_Output_DOWN__DR EQU CYREG_GPIO_PRT2_DR
Pin_Output_DOWN__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Output_DOWN__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Output_DOWN__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Output_DOWN__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Output_DOWN__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Output_DOWN__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Output_DOWN__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Output_DOWN__MASK EQU 0x08
Pin_Output_DOWN__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Output_DOWN__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Output_DOWN__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Output_DOWN__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Output_DOWN__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Output_DOWN__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Output_DOWN__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Output_DOWN__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Output_DOWN__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Output_DOWN__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Output_DOWN__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Output_DOWN__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Output_DOWN__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Output_DOWN__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Output_DOWN__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Output_DOWN__PC EQU CYREG_GPIO_PRT2_PC
Pin_Output_DOWN__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Output_DOWN__PORT EQU 2
Pin_Output_DOWN__PS EQU CYREG_GPIO_PRT2_PS
Pin_Output_DOWN__SHIFT EQU 3
Pin_Output_DOWN_GROUND__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_Output_DOWN_GROUND__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Output_DOWN_GROUND__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Output_DOWN_GROUND__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Output_DOWN_GROUND__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_Output_DOWN_GROUND__0__HSIOM_MASK EQU 0x0000F000
Pin_Output_DOWN_GROUND__0__HSIOM_SHIFT EQU 12
Pin_Output_DOWN_GROUND__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Output_DOWN_GROUND__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Output_DOWN_GROUND__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Output_DOWN_GROUND__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Output_DOWN_GROUND__0__MASK EQU 0x08
Pin_Output_DOWN_GROUND__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Pin_Output_DOWN_GROUND__0__OUT_SEL_SHIFT EQU 6
Pin_Output_DOWN_GROUND__0__OUT_SEL_VAL EQU 0
Pin_Output_DOWN_GROUND__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Output_DOWN_GROUND__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Output_DOWN_GROUND__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Output_DOWN_GROUND__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Output_DOWN_GROUND__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Output_DOWN_GROUND__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Output_DOWN_GROUND__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Output_DOWN_GROUND__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Output_DOWN_GROUND__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Output_DOWN_GROUND__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Output_DOWN_GROUND__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Output_DOWN_GROUND__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Output_DOWN_GROUND__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Output_DOWN_GROUND__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Output_DOWN_GROUND__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Output_DOWN_GROUND__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_Output_DOWN_GROUND__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Output_DOWN_GROUND__0__PORT EQU 3
Pin_Output_DOWN_GROUND__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_Output_DOWN_GROUND__0__SHIFT EQU 3
Pin_Output_DOWN_GROUND__DR EQU CYREG_GPIO_PRT3_DR
Pin_Output_DOWN_GROUND__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Output_DOWN_GROUND__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Output_DOWN_GROUND__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Output_DOWN_GROUND__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Output_DOWN_GROUND__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Output_DOWN_GROUND__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Output_DOWN_GROUND__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Output_DOWN_GROUND__MASK EQU 0x08
Pin_Output_DOWN_GROUND__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Output_DOWN_GROUND__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Output_DOWN_GROUND__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Output_DOWN_GROUND__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Output_DOWN_GROUND__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Output_DOWN_GROUND__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Output_DOWN_GROUND__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Output_DOWN_GROUND__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Output_DOWN_GROUND__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Output_DOWN_GROUND__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Output_DOWN_GROUND__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Output_DOWN_GROUND__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Output_DOWN_GROUND__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Output_DOWN_GROUND__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Output_DOWN_GROUND__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Output_DOWN_GROUND__PC EQU CYREG_GPIO_PRT3_PC
Pin_Output_DOWN_GROUND__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Output_DOWN_GROUND__PORT EQU 3
Pin_Output_DOWN_GROUND__PS EQU CYREG_GPIO_PRT3_PS
Pin_Output_DOWN_GROUND__SHIFT EQU 3

; Pin_Output_LEFT
Pin_Output_LEFT__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_Output_LEFT__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Output_LEFT__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Output_LEFT__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Output_LEFT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_Output_LEFT__0__HSIOM_MASK EQU 0x0000000F
Pin_Output_LEFT__0__HSIOM_SHIFT EQU 0
Pin_Output_LEFT__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Output_LEFT__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Output_LEFT__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Output_LEFT__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Output_LEFT__0__MASK EQU 0x01
Pin_Output_LEFT__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Pin_Output_LEFT__0__OUT_SEL_SHIFT EQU 0
Pin_Output_LEFT__0__OUT_SEL_VAL EQU 1
Pin_Output_LEFT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Output_LEFT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Output_LEFT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Output_LEFT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Output_LEFT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Output_LEFT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Output_LEFT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Output_LEFT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Output_LEFT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Output_LEFT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Output_LEFT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Output_LEFT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Output_LEFT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Output_LEFT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Output_LEFT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Output_LEFT__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_Output_LEFT__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Output_LEFT__0__PORT EQU 2
Pin_Output_LEFT__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_Output_LEFT__0__SHIFT EQU 0
Pin_Output_LEFT__DR EQU CYREG_GPIO_PRT2_DR
Pin_Output_LEFT__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Output_LEFT__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Output_LEFT__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Output_LEFT__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Output_LEFT__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Output_LEFT__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Output_LEFT__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Output_LEFT__MASK EQU 0x01
Pin_Output_LEFT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Output_LEFT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Output_LEFT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Output_LEFT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Output_LEFT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Output_LEFT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Output_LEFT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Output_LEFT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Output_LEFT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Output_LEFT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Output_LEFT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Output_LEFT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Output_LEFT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Output_LEFT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Output_LEFT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Output_LEFT__PC EQU CYREG_GPIO_PRT2_PC
Pin_Output_LEFT__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Output_LEFT__PORT EQU 2
Pin_Output_LEFT__PS EQU CYREG_GPIO_PRT2_PS
Pin_Output_LEFT__SHIFT EQU 0
Pin_Output_LEFT_GROUND__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_Output_LEFT_GROUND__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Output_LEFT_GROUND__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Output_LEFT_GROUND__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Output_LEFT_GROUND__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_Output_LEFT_GROUND__0__HSIOM_MASK EQU 0x0000000F
Pin_Output_LEFT_GROUND__0__HSIOM_SHIFT EQU 0
Pin_Output_LEFT_GROUND__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Output_LEFT_GROUND__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Output_LEFT_GROUND__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Output_LEFT_GROUND__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Output_LEFT_GROUND__0__MASK EQU 0x01
Pin_Output_LEFT_GROUND__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Pin_Output_LEFT_GROUND__0__OUT_SEL_SHIFT EQU 0
Pin_Output_LEFT_GROUND__0__OUT_SEL_VAL EQU 2
Pin_Output_LEFT_GROUND__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Output_LEFT_GROUND__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Output_LEFT_GROUND__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Output_LEFT_GROUND__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Output_LEFT_GROUND__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Output_LEFT_GROUND__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Output_LEFT_GROUND__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Output_LEFT_GROUND__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Output_LEFT_GROUND__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Output_LEFT_GROUND__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Output_LEFT_GROUND__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Output_LEFT_GROUND__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Output_LEFT_GROUND__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Output_LEFT_GROUND__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Output_LEFT_GROUND__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Output_LEFT_GROUND__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_Output_LEFT_GROUND__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Output_LEFT_GROUND__0__PORT EQU 3
Pin_Output_LEFT_GROUND__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_Output_LEFT_GROUND__0__SHIFT EQU 0
Pin_Output_LEFT_GROUND__DR EQU CYREG_GPIO_PRT3_DR
Pin_Output_LEFT_GROUND__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Output_LEFT_GROUND__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Output_LEFT_GROUND__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Output_LEFT_GROUND__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Output_LEFT_GROUND__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Output_LEFT_GROUND__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Output_LEFT_GROUND__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Output_LEFT_GROUND__MASK EQU 0x01
Pin_Output_LEFT_GROUND__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Output_LEFT_GROUND__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Output_LEFT_GROUND__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Output_LEFT_GROUND__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Output_LEFT_GROUND__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Output_LEFT_GROUND__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Output_LEFT_GROUND__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Output_LEFT_GROUND__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Output_LEFT_GROUND__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Output_LEFT_GROUND__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Output_LEFT_GROUND__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Output_LEFT_GROUND__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Output_LEFT_GROUND__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Output_LEFT_GROUND__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Output_LEFT_GROUND__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Output_LEFT_GROUND__PC EQU CYREG_GPIO_PRT3_PC
Pin_Output_LEFT_GROUND__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Output_LEFT_GROUND__PORT EQU 3
Pin_Output_LEFT_GROUND__PS EQU CYREG_GPIO_PRT3_PS
Pin_Output_LEFT_GROUND__SHIFT EQU 0

; Control_Rotation
Control_Rotation_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Rotation_Sync_ctrl_reg__0__POS EQU 0
Control_Rotation_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Rotation_Sync_ctrl_reg__1__POS EQU 1
Control_Rotation_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
Control_Rotation_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Control_Rotation_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
Control_Rotation_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Control_Rotation_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
Control_Rotation_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
Control_Rotation_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Control_Rotation_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
Control_Rotation_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Control_Rotation_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Rotation_Sync_ctrl_reg__2__POS EQU 2
Control_Rotation_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Rotation_Sync_ctrl_reg__3__POS EQU 3
Control_Rotation_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
Control_Rotation_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL
Control_Rotation_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL
Control_Rotation_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK
Control_Rotation_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
Control_Rotation_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
Control_Rotation_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Control_Rotation_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL0
Control_Rotation_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Control_Rotation_Sync_ctrl_reg__MASK EQU 0x0F
Control_Rotation_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Control_Rotation_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Control_Rotation_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK0

; ISR_Ball_Trigger
ISR_Ball_Trigger__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR_Ball_Trigger__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR_Ball_Trigger__INTC_MASK EQU 0x02
ISR_Ball_Trigger__INTC_NUMBER EQU 1
ISR_Ball_Trigger__INTC_PRIOR_MASK EQU 0xC000
ISR_Ball_Trigger__INTC_PRIOR_NUM EQU 3
ISR_Ball_Trigger__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
ISR_Ball_Trigger__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR_Ball_Trigger__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Pin_Output_RIGHT
Pin_Output_RIGHT__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_Output_RIGHT__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Output_RIGHT__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Output_RIGHT__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Output_RIGHT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_Output_RIGHT__0__HSIOM_MASK EQU 0x000000F0
Pin_Output_RIGHT__0__HSIOM_SHIFT EQU 4
Pin_Output_RIGHT__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Output_RIGHT__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Output_RIGHT__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Output_RIGHT__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Output_RIGHT__0__MASK EQU 0x02
Pin_Output_RIGHT__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Pin_Output_RIGHT__0__OUT_SEL_SHIFT EQU 2
Pin_Output_RIGHT__0__OUT_SEL_VAL EQU 2
Pin_Output_RIGHT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Output_RIGHT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Output_RIGHT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Output_RIGHT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Output_RIGHT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Output_RIGHT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Output_RIGHT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Output_RIGHT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Output_RIGHT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Output_RIGHT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Output_RIGHT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Output_RIGHT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Output_RIGHT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Output_RIGHT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Output_RIGHT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Output_RIGHT__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_Output_RIGHT__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Output_RIGHT__0__PORT EQU 2
Pin_Output_RIGHT__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_Output_RIGHT__0__SHIFT EQU 1
Pin_Output_RIGHT__DR EQU CYREG_GPIO_PRT2_DR
Pin_Output_RIGHT__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Output_RIGHT__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Output_RIGHT__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Output_RIGHT__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Output_RIGHT__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Output_RIGHT__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Output_RIGHT__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Output_RIGHT__MASK EQU 0x02
Pin_Output_RIGHT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Output_RIGHT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Output_RIGHT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Output_RIGHT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Output_RIGHT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Output_RIGHT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Output_RIGHT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Output_RIGHT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Output_RIGHT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Output_RIGHT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Output_RIGHT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Output_RIGHT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Output_RIGHT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Output_RIGHT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Output_RIGHT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Output_RIGHT__PC EQU CYREG_GPIO_PRT2_PC
Pin_Output_RIGHT__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Output_RIGHT__PORT EQU 2
Pin_Output_RIGHT__PS EQU CYREG_GPIO_PRT2_PS
Pin_Output_RIGHT__SHIFT EQU 1
Pin_Output_RIGHT_GROUND__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_Output_RIGHT_GROUND__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Output_RIGHT_GROUND__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Output_RIGHT_GROUND__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Output_RIGHT_GROUND__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_Output_RIGHT_GROUND__0__HSIOM_MASK EQU 0x000000F0
Pin_Output_RIGHT_GROUND__0__HSIOM_SHIFT EQU 4
Pin_Output_RIGHT_GROUND__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Output_RIGHT_GROUND__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Output_RIGHT_GROUND__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Output_RIGHT_GROUND__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Output_RIGHT_GROUND__0__MASK EQU 0x02
Pin_Output_RIGHT_GROUND__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Pin_Output_RIGHT_GROUND__0__OUT_SEL_SHIFT EQU 2
Pin_Output_RIGHT_GROUND__0__OUT_SEL_VAL EQU 3
Pin_Output_RIGHT_GROUND__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Output_RIGHT_GROUND__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Output_RIGHT_GROUND__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Output_RIGHT_GROUND__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Output_RIGHT_GROUND__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Output_RIGHT_GROUND__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Output_RIGHT_GROUND__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Output_RIGHT_GROUND__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Output_RIGHT_GROUND__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Output_RIGHT_GROUND__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Output_RIGHT_GROUND__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Output_RIGHT_GROUND__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Output_RIGHT_GROUND__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Output_RIGHT_GROUND__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Output_RIGHT_GROUND__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Output_RIGHT_GROUND__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_Output_RIGHT_GROUND__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Output_RIGHT_GROUND__0__PORT EQU 3
Pin_Output_RIGHT_GROUND__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_Output_RIGHT_GROUND__0__SHIFT EQU 1
Pin_Output_RIGHT_GROUND__DR EQU CYREG_GPIO_PRT3_DR
Pin_Output_RIGHT_GROUND__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Output_RIGHT_GROUND__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Output_RIGHT_GROUND__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Output_RIGHT_GROUND__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Output_RIGHT_GROUND__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Output_RIGHT_GROUND__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Output_RIGHT_GROUND__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Output_RIGHT_GROUND__MASK EQU 0x02
Pin_Output_RIGHT_GROUND__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Output_RIGHT_GROUND__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Output_RIGHT_GROUND__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Output_RIGHT_GROUND__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Output_RIGHT_GROUND__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Output_RIGHT_GROUND__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Output_RIGHT_GROUND__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Output_RIGHT_GROUND__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Output_RIGHT_GROUND__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Output_RIGHT_GROUND__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Output_RIGHT_GROUND__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Output_RIGHT_GROUND__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Output_RIGHT_GROUND__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Output_RIGHT_GROUND__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Output_RIGHT_GROUND__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Output_RIGHT_GROUND__PC EQU CYREG_GPIO_PRT3_PC
Pin_Output_RIGHT_GROUND__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Output_RIGHT_GROUND__PORT EQU 3
Pin_Output_RIGHT_GROUND__PS EQU CYREG_GPIO_PRT3_PS
Pin_Output_RIGHT_GROUND__SHIFT EQU 1

; Pin_Output_Serve
Pin_Output_Serve__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_Output_Serve__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Output_Serve__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Output_Serve__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Output_Serve__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_Output_Serve__0__HSIOM_MASK EQU 0x000F0000
Pin_Output_Serve__0__HSIOM_SHIFT EQU 16
Pin_Output_Serve__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Output_Serve__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Output_Serve__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Output_Serve__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Output_Serve__0__MASK EQU 0x10
Pin_Output_Serve__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Output_Serve__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Output_Serve__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Output_Serve__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Output_Serve__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Output_Serve__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Output_Serve__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Output_Serve__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Output_Serve__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Output_Serve__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Output_Serve__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Output_Serve__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Output_Serve__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Output_Serve__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Output_Serve__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Output_Serve__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_Output_Serve__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Output_Serve__0__PORT EQU 3
Pin_Output_Serve__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_Output_Serve__0__SHIFT EQU 4
Pin_Output_Serve__DR EQU CYREG_GPIO_PRT3_DR
Pin_Output_Serve__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Output_Serve__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Output_Serve__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Output_Serve__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Output_Serve__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Output_Serve__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Output_Serve__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Output_Serve__MASK EQU 0x10
Pin_Output_Serve__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_Output_Serve__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_Output_Serve__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_Output_Serve__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_Output_Serve__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_Output_Serve__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_Output_Serve__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_Output_Serve__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_Output_Serve__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_Output_Serve__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_Output_Serve__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_Output_Serve__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_Output_Serve__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_Output_Serve__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_Output_Serve__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_Output_Serve__PC EQU CYREG_GPIO_PRT3_PC
Pin_Output_Serve__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Output_Serve__PORT EQU 3
Pin_Output_Serve__PS EQU CYREG_GPIO_PRT3_PS
Pin_Output_Serve__SHIFT EQU 4

; Pin_Input_BallTrigger
Pin_Input_BallTrigger__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_Input_BallTrigger__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Input_BallTrigger__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Input_BallTrigger__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Input_BallTrigger__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_Input_BallTrigger__0__HSIOM_MASK EQU 0x000F0000
Pin_Input_BallTrigger__0__HSIOM_SHIFT EQU 16
Pin_Input_BallTrigger__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Input_BallTrigger__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Input_BallTrigger__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Input_BallTrigger__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Input_BallTrigger__0__MASK EQU 0x10
Pin_Input_BallTrigger__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Input_BallTrigger__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Input_BallTrigger__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Input_BallTrigger__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Input_BallTrigger__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Input_BallTrigger__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Input_BallTrigger__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Input_BallTrigger__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Input_BallTrigger__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Input_BallTrigger__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Input_BallTrigger__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Input_BallTrigger__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Input_BallTrigger__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Input_BallTrigger__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Input_BallTrigger__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Input_BallTrigger__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_Input_BallTrigger__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Input_BallTrigger__0__PORT EQU 2
Pin_Input_BallTrigger__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_Input_BallTrigger__0__SHIFT EQU 4
Pin_Input_BallTrigger__DR EQU CYREG_GPIO_PRT2_DR
Pin_Input_BallTrigger__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Input_BallTrigger__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Input_BallTrigger__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Input_BallTrigger__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Input_BallTrigger__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Input_BallTrigger__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Input_BallTrigger__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Input_BallTrigger__MASK EQU 0x10
Pin_Input_BallTrigger__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_Input_BallTrigger__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_Input_BallTrigger__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_Input_BallTrigger__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_Input_BallTrigger__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_Input_BallTrigger__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_Input_BallTrigger__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_Input_BallTrigger__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_Input_BallTrigger__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_Input_BallTrigger__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_Input_BallTrigger__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_Input_BallTrigger__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_Input_BallTrigger__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_Input_BallTrigger__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_Input_BallTrigger__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_Input_BallTrigger__PC EQU CYREG_GPIO_PRT2_PC
Pin_Input_BallTrigger__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Input_BallTrigger__PORT EQU 2
Pin_Input_BallTrigger__PS EQU CYREG_GPIO_PRT2_PS
Pin_Input_BallTrigger__SHIFT EQU 4

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1A1711AA
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 21
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 2
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
