
ubuntu-preinstalled/sg_seek:     file format elf32-littlearm


Disassembly of section .init:

000007ac <.init>:
 7ac:	push	{r3, lr}
 7b0:	bl	f64 <__snprintf_chk@plt+0x698>
 7b4:	pop	{r3, pc}

Disassembly of section .plt:

000007b8 <raise@plt-0x14>:
 7b8:	push	{lr}		; (str lr, [sp, #-4]!)
 7bc:	ldr	lr, [pc, #4]	; 7c8 <raise@plt-0x4>
 7c0:	add	lr, pc, lr
 7c4:	ldr	pc, [lr, #8]!
 7c8:	andeq	r1, r1, ip, lsr #15

000007cc <raise@plt>:
 7cc:	add	ip, pc, #0, 12
 7d0:	add	ip, ip, #69632	; 0x11000
 7d4:	ldr	pc, [ip, #1964]!	; 0x7ac

000007d8 <__cxa_finalize@plt>:
 7d8:	add	ip, pc, #0, 12
 7dc:	add	ip, ip, #69632	; 0x11000
 7e0:	ldr	pc, [ip, #1956]!	; 0x7a4

000007e4 <clock_gettime@plt>:
 7e4:	add	ip, pc, #0, 12
 7e8:	add	ip, ip, #69632	; 0x11000
 7ec:	ldr	pc, [ip, #1948]!	; 0x79c

000007f0 <sg_cmds_close_device@plt>:
 7f0:	add	ip, pc, #0, 12
 7f4:	add	ip, ip, #69632	; 0x11000
 7f8:	ldr	pc, [ip, #1940]!	; 0x794

000007fc <sg_ll_pre_fetch_x@plt>:
 7fc:	add	ip, pc, #0, 12
 800:	add	ip, ip, #69632	; 0x11000
 804:	ldr	pc, [ip, #1932]!	; 0x78c

00000808 <__stack_chk_fail@plt>:
 808:	add	ip, pc, #0, 12
 80c:	add	ip, ip, #69632	; 0x11000
 810:	ldr	pc, [ip, #1924]!	; 0x784

00000814 <pr2serr@plt>:
 814:			; <UNDEFINED> instruction: 0xe7fd4778
 818:	add	ip, pc, #0, 12
 81c:	add	ip, ip, #69632	; 0x11000
 820:	ldr	pc, [ip, #1912]!	; 0x778

00000824 <perror@plt>:
 824:	add	ip, pc, #0, 12
 828:	add	ip, ip, #69632	; 0x11000
 82c:	ldr	pc, [ip, #1904]!	; 0x770

00000830 <__libc_start_main@plt>:
 830:	add	ip, pc, #0, 12
 834:	add	ip, ip, #69632	; 0x11000
 838:	ldr	pc, [ip, #1896]!	; 0x768

0000083c <__gmon_start__@plt>:
 83c:	add	ip, pc, #0, 12
 840:	add	ip, ip, #69632	; 0x11000
 844:	ldr	pc, [ip, #1888]!	; 0x760

00000848 <getopt_long@plt>:
 848:	add	ip, pc, #0, 12
 84c:	add	ip, ip, #69632	; 0x11000
 850:	ldr	pc, [ip, #1880]!	; 0x758

00000854 <sg_if_can2stderr@plt>:
 854:	add	ip, pc, #0, 12
 858:	add	ip, ip, #69632	; 0x11000
 85c:	ldr	pc, [ip, #1872]!	; 0x750

00000860 <__errno_location@plt>:
 860:	add	ip, pc, #0, 12
 864:	add	ip, ip, #69632	; 0x11000
 868:	ldr	pc, [ip, #1864]!	; 0x748

0000086c <__printf_chk@plt>:
 86c:	add	ip, pc, #0, 12
 870:	add	ip, ip, #69632	; 0x11000
 874:	ldr	pc, [ip, #1856]!	; 0x740

00000878 <sg_get_llnum@plt>:
 878:	add	ip, pc, #0, 12
 87c:	add	ip, ip, #69632	; 0x11000
 880:	ldr	pc, [ip, #1848]!	; 0x738

00000884 <sg_convert_errno@plt>:
 884:	add	ip, pc, #0, 12
 888:	add	ip, ip, #69632	; 0x11000
 88c:	ldr	pc, [ip, #1840]!	; 0x730

00000890 <safe_strerror@plt>:
 890:	add	ip, pc, #0, 12
 894:	add	ip, ip, #69632	; 0x11000
 898:	ldr	pc, [ip, #1832]!	; 0x728

0000089c <sg_get_num@plt>:
 89c:	add	ip, pc, #0, 12
 8a0:	add	ip, ip, #69632	; 0x11000
 8a4:	ldr	pc, [ip, #1824]!	; 0x720

000008a8 <sg_cmds_open_device@plt>:
 8a8:	add	ip, pc, #0, 12
 8ac:	add	ip, ip, #69632	; 0x11000
 8b0:	ldr	pc, [ip, #1816]!	; 0x718

000008b4 <sg_if_can2stdout@plt>:
 8b4:	add	ip, pc, #0, 12
 8b8:	add	ip, ip, #69632	; 0x11000
 8bc:	ldr	pc, [ip, #1808]!	; 0x710

000008c0 <abort@plt>:
 8c0:	add	ip, pc, #0, 12
 8c4:	add	ip, ip, #69632	; 0x11000
 8c8:	ldr	pc, [ip, #1800]!	; 0x708

000008cc <__snprintf_chk@plt>:
 8cc:	add	ip, pc, #0, 12
 8d0:	add	ip, ip, #69632	; 0x11000
 8d4:	ldr	pc, [ip, #1792]!	; 0x700

Disassembly of section .text:

000008d8 <.text>:
     8d8:	svcmi	0x00f0e92d
     8dc:	bge	8ecbc0 <__snprintf_chk@plt+0x8ec2f4>
     8e0:	andls	r2, r9, #67108864	; 0x4000000
     8e4:			; <UNDEFINED> instruction: 0xf8df2400
     8e8:	strcs	r2, [r0, #-1428]	; 0xfffffa6c
     8ec:			; <UNDEFINED> instruction: 0x26009310
     8f0:	ldrbtmi	r9, [sl], #-783	; 0xfffffcf1
     8f4:	strtmi	r9, [r0], sp, lsl #6
     8f8:	strcc	pc, [r4, #2271]	; 0x8df
     8fc:			; <UNDEFINED> instruction: 0xf8df4627
     900:			; <UNDEFINED> instruction: 0xf8df9584
     904:	stmib	sp, {r2, r7, r8, sl, sp, pc}^
     908:	ldrbtmi	r5, [r9], #1546	; 0x60a
     90c:	ldrbtmi	r9, [sl], #1038	; 0x40e
     910:	strmi	r9, [r5], -ip, lsl #8
     914:			; <UNDEFINED> instruction: 0x460e9413
     918:	ldrls	r9, [r6], #-1041	; 0xfffffbef
     91c:	ldrls	r9, [r7], #-1044	; 0xfffffbec
     920:			; <UNDEFINED> instruction: 0xf8df9415
     924:	ldmpl	r3, {r3, r5, r6, r8, sl, ip, sp, pc}^
     928:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
     92c:			; <UNDEFINED> instruction: 0xf04f9335
     930:	ldrls	r0, [r2], #-768	; 0xfffffd00
     934:	ldrbmi	r9, [r2], -r9, lsl #22
     938:			; <UNDEFINED> instruction: 0x46284631
     93c:	strtls	r2, [r3], #-1024	; 0xfffffc00
     940:	strbmi	r9, [fp], -r0, lsl #6
     944:	svc	0x0080f7ff
     948:			; <UNDEFINED> instruction: 0xf0001c43
     94c:			; <UNDEFINED> instruction: 0xf1a080aa
     950:	ldmdbcs	r8!, {r0, r1, r2, r3, r4, r5, r8}
     954:	addshi	pc, r8, r0, lsl #4
     958:			; <UNDEFINED> instruction: 0xf001e8df
     95c:	ldrls	r9, [r6], r4, lsl #13
     960:			; <UNDEFINED> instruction: 0x96969696
     964:			; <UNDEFINED> instruction: 0x96969696
     968:			; <UNDEFINED> instruction: 0x96969696
     96c:			; <UNDEFINED> instruction: 0x96969696
     970:	mrcvc	1, 4, r8, cr6, cr6, {4}
     974:			; <UNDEFINED> instruction: 0x96969696
     978:			; <UNDEFINED> instruction: 0x96969696
     97c:			; <UNDEFINED> instruction: 0x96969696
     980:			; <UNDEFINED> instruction: 0x96969670
     984:	ssatls	r8, #1, pc, asr #8	; <UNPREDICTABLE>
     988:	orrsmi	r4, r6, #600	; 0x258
     98c:	ldcne	0, cr2, [r6, #600]	; 0x258
     990:	mrccs	4, 4, r3, cr6, cr7, {1}
     994:			; <UNDEFINED> instruction: 0xf04f0022
     998:	strb	r0, [fp, r1, lsl #16]
     99c:	strb	r2, [r9, r1, lsl #14]
     9a0:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
     9a4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     9a8:			; <UNDEFINED> instruction: 0xf7ff6818
     9ac:	mcrrne	15, 7, lr, r3, cr8
     9b0:	eorhi	pc, r5, #0
     9b4:			; <UNDEFINED> instruction: 0xe7bd9012
     9b8:	movwcc	r9, #6924	; 0x1b0c
     9bc:	movwcs	r9, #4876	; 0x130c
     9c0:			; <UNDEFINED> instruction: 0xe7b79311
     9c4:	tstls	r4, #67108864	; 0x4000000
     9c8:			; <UNDEFINED> instruction: 0xf8dfe7b4
     9cc:			; <UNDEFINED> instruction: 0xf85b34c4
     9d0:	ldmdavs	r8, {r0, r1, ip, sp}
     9d4:	svc	0x0062f7ff
     9d8:			; <UNDEFINED> instruction: 0xf0001c42
     9dc:			; <UNDEFINED> instruction: 0x901081fe
     9e0:			; <UNDEFINED> instruction: 0xf8dfe7a8
     9e4:			; <UNDEFINED> instruction: 0xf85b34ac
     9e8:	ldmdavs	r8, {r0, r1, ip, sp}
     9ec:	svc	0x0056f7ff
     9f0:			; <UNDEFINED> instruction: 0xf0001c41
     9f4:	strdls	r8, [pc], -r8	; <UNPREDICTABLE>
     9f8:			; <UNDEFINED> instruction: 0xf8dfe79c
     9fc:			; <UNDEFINED> instruction: 0xf85b3494
     a00:	ldmdavs	r8, {r0, r1, ip, sp}
     a04:	svc	0x0038f7ff
     a08:	svclt	0x00081c4c
     a0c:	svccc	0x00fff1b0
     a10:	bicshi	pc, sp, r0
     a14:	smlabteq	sl, sp, r9, lr
     a18:			; <UNDEFINED> instruction: 0xf8dfe78c
     a1c:			; <UNDEFINED> instruction: 0xf85b3474
     a20:	ldmdavs	r8, {r0, r1, ip, sp}
     a24:	svc	0x003af7ff
     a28:	andls	r2, lr, pc, lsr r8
     a2c:			; <UNDEFINED> instruction: 0xf8dfd982
     a30:	strcs	r0, [r1, #-1124]	; 0xfffffb9c
     a34:			; <UNDEFINED> instruction: 0xf7ff4478
     a38:			; <UNDEFINED> instruction: 0xe016eef0
     a3c:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     a40:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     a44:			; <UNDEFINED> instruction: 0xf7ff6818
     a48:	stmdacs	r0, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
     a4c:	bicshi	pc, r1, r0, asr #5
     a50:	andls	r2, sp, r1, lsl #6
     a54:			; <UNDEFINED> instruction: 0xe76d9317
     a58:	tstls	r3, #67108864	; 0x4000000
     a5c:	movwcs	lr, #5994	; 0x176a
     a60:			; <UNDEFINED> instruction: 0xe7679315
     a64:	blx	ff8bca6c <__snprintf_chk@plt+0xff8bc1a0>
     a68:			; <UNDEFINED> instruction: 0xf8df2500
     a6c:			; <UNDEFINED> instruction: 0xf8df242c
     a70:	ldrbtmi	r3, [sl], #-1040	; 0xfffffbf0
     a74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     a78:	subsmi	r9, sl, r5, lsr fp
     a7c:	mvnshi	pc, r0, asr #32
     a80:	eorslt	r4, r7, r8, lsr #12
     a84:	svchi	0x00f0e8bd
     a88:			; <UNDEFINED> instruction: 0xf8df4601
     a8c:	strcs	r0, [r1, #-1040]	; 0xfffffbf0
     a90:			; <UNDEFINED> instruction: 0xf7ff4478
     a94:			; <UNDEFINED> instruction: 0xf000eec2
     a98:	strb	pc, [r6, r9, asr #21]!	; <UNPREDICTABLE>
     a9c:	tstls	r6, #67108864	; 0x4000000
     aa0:	blmi	ffffa7c8 <__snprintf_chk@plt+0xffff9efc>
     aa4:			; <UNDEFINED> instruction: 0xf85b9c12
     aa8:			; <UNDEFINED> instruction: 0xf8dbb003
     aac:	adcmi	r2, sl, #0
     ab0:			; <UNDEFINED> instruction: 0xf04fdb7e
     ab4:	blls	4432bc <__snprintf_chk@plt+0x4429f0>
     ab8:			; <UNDEFINED> instruction: 0xf0002b00
     abc:	blls	4e0f30 <__snprintf_chk@plt+0x4e0664>
     ac0:			; <UNDEFINED> instruction: 0xf0402b00
     ac4:			; <UNDEFINED> instruction: 0xf1ba8096
     ac8:			; <UNDEFINED> instruction: 0xf0000f00
     acc:	svccs	0x00008178
     ad0:	addhi	pc, r8, r0, asr #32
     ad4:	ldrbtmi	r4, [sp], #-3571	; 0xfffff20d
     ad8:	strbmi	r9, [r1], -ip, lsl #20
     adc:			; <UNDEFINED> instruction: 0xf7ff4650
     ae0:	cdpne	14, 0, cr14, cr6, cr4, {7}
     ae4:	tsthi	r7, r0, asr #5	; <UNPREDICTABLE>
     ae8:	blcs	27740 <__snprintf_chk@plt+0x26e74>
     aec:	tsthi	pc, r0, asr #32	; <UNPREDICTABLE>
     af0:	bls	5496f8 <__snprintf_chk@plt+0x548e2c>
     af4:	ldrmi	r4, [r8], r0, lsr #12
     af8:	tstls	fp, #0, 2
     afc:			; <UNDEFINED> instruction: 0x4635931a
     b00:			; <UNDEFINED> instruction: 0xf0829315
     b04:	stmib	sp, {r0, r9}^
     b08:			; <UNDEFINED> instruction: 0x4626331e
     b0c:	tsteq	ip, sp, asr #19
     b10:	blls	312378 <__snprintf_chk@plt+0x311aac>
     b14:	blge	2bb290 <__snprintf_chk@plt+0x2ba9c4>
     b18:	ldrsbls	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
     b1c:	ands	r9, r0, r3, lsl r3
     b20:	rsbsle	r2, r2, r0, lsl #16
     b24:	movwcc	r9, #6938	; 0x1b1a
     b28:	blls	7a5798 <__snprintf_chk@plt+0x7a4ecc>
     b2c:	cmnle	r0, r0, lsl #22
     b30:	andseq	lr, lr, sp, asr #19
     b34:			; <UNDEFINED> instruction: 0xf1089b10
     b38:	bl	682b44 <__snprintf_chk@plt+0x682278>
     b3c:			; <UNDEFINED> instruction: 0xf14b0a03
     b40:	blls	343748 <__snprintf_chk@plt+0x342e7c>
     b44:	rsble	r4, r6, r3, asr #10
     b48:	ldmib	sp, {r1, r2, r3, r5, r7, r8, ip, sp, pc}^
     b4c:	ldrbmi	r0, [r9, #-266]	; 0xfffffef6
     b50:	ldrbmi	fp, [r0, #-3848]	; 0xfffff0f8
     b54:	bl	feeb5398 <__snprintf_chk@plt+0xfeeb4acc>
     b58:	tstls	r8, #0, 6
     b5c:	movweq	lr, #7019	; 0x1b6b
     b60:	ldmib	sp, {r0, r3, r4, r8, r9, ip, pc}^
     b64:	ldmib	sp, {r2, r3, r4, r8}^
     b68:	adcmi	r3, r1, #24, 8	; 0x18000000
     b6c:	addsmi	fp, r8, #8, 30
     b70:	ldmib	sp, {r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}^
     b74:	blls	4eb7a4 <__snprintf_chk@plt+0x4eaed8>
     b78:	stmib	sp, {sp}^
     b7c:	blcs	2b784 <__snprintf_chk@plt+0x2aeb8>
     b80:	movwls	r9, #24580	; 0x6004
     b84:	blls	39242c <__snprintf_chk@plt+0x391b60>
     b88:	ldrdcs	fp, [r0, -r4]
     b8c:	tstls	r5, r1, lsl #2
     b90:	smlabbeq	r1, r7, r0, pc	; <UNPREDICTABLE>
     b94:	movwls	r9, #12818	; 0x3212
     b98:	movwls	r9, #11023	; 0x2b0f
     b9c:			; <UNDEFINED> instruction: 0xf7ff464b
     ba0:	bls	4bc460 <__snprintf_chk@plt+0x4bbb94>
     ba4:			; <UNDEFINED> instruction: 0xd1bb2819
     ba8:	movwcc	r9, #6933	; 0x1b15
     bac:	bfi	r9, r5, (invalid: 6:1)
     bb0:			; <UNDEFINED> instruction: 0xf8561c53
     bb4:	adcmi	sl, fp, #34	; 0x22
     bb8:	andcc	pc, r0, fp, asr #17
     bbc:	svcge	0x007bf6bf
     bc0:	ldrbtmi	r4, [ip], #-3257	; 0xfffff347
     bc4:	eorne	pc, r3, r6, asr r8	; <UNPREDICTABLE>
     bc8:			; <UNDEFINED> instruction: 0xf7ff4620
     bcc:			; <UNDEFINED> instruction: 0xf8dbee26
     bd0:	movwcc	r3, #4096	; 0x1000
     bd4:	andcc	pc, r0, fp, asr #17
     bd8:	blle	ffcd168c <__snprintf_chk@plt+0xffcd0dc0>
     bdc:	blx	9bcbe4 <__snprintf_chk@plt+0x9bc318>
     be0:	strb	r2, [r2, -r1, lsl #10]
     be4:	blcs	27840 <__snprintf_chk@plt+0x26f74>
     be8:	addshi	pc, lr, r0, asr #32
     bec:	ldrbtmi	r4, [sp], #-3503	; 0xfffff251
     bf0:	stmiami	pc!, {r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
     bf4:			; <UNDEFINED> instruction: 0xf7ff4478
     bf8:	stmibmi	lr!, {r4, r9, sl, fp, sp, lr, pc}
     bfc:	stmiami	lr!, {r8, sl, sp}
     c00:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
     c04:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     c08:	blls	6fa8cc <__snprintf_chk@plt+0x6fa000>
     c0c:	tstls	fp, #67108864	; 0x4000000
     c10:	mulsls	pc, r0, r7	; <UNPREDICTABLE>
     c14:	strtmi	lr, [lr], -lr, lsl #15
     c18:	blcs	12434 <__snprintf_chk@plt+0x11b68>
     c1c:	blls	534d60 <__snprintf_chk@plt+0x534494>
     c20:	suble	r2, ip, r0, lsl #22
     c24:			; <UNDEFINED> instruction: 0x2321e9dd
     c28:	suble	r4, r8, r3, lsl r3
     c2c:	andcs	r9, r1, r9, lsl #18
     c30:	ldcl	7, cr15, [r8, #1020]	; 0x3fc
     c34:	vmlal.s8	q9, d0, d0
     c38:	stcls	0, cr8, [r4], #-1000	; 0xfffffc18
     c3c:	sbcspl	pc, r3, #68, 12	; 0x4400000
     c40:	vqdmlsl.s<illegal width 8>	<illegal reg q12.5>, d1, d18
     c44:	stmdbls	r3!, {r1, r5, r6, r9}
     c48:	subcs	pc, r0, r4, asr #4
     c4c:	stmdaeq	r3, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
     c50:	vmull.s8	<illegal reg q12.5>, d0, d17
     c54:	blx	fe200c9a <__snprintf_chk@plt+0xfe2003ce>
     c58:	blne	249868 <__snprintf_chk@plt+0x248f9c>
     c5c:	stmiavc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
     c60:			; <UNDEFINED> instruction: 0xf001fb00
     c64:	stmiane	r3!, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
     c68:	stmibvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
     c6c:	stmdaeq	r0, {r3, r4, r8, r9, fp, sp, lr, pc}
     c70:	stmibvc	r0!, {r0, r3, r6, r8, r9, fp, sp, lr, pc}^
     c74:	svceq	0x0001f1b8
     c78:	movweq	pc, #377	; 0x179	; <UNPREDICTABLE>
     c7c:	vpadd.i8	d29, d4, d15
     c80:	vmlal.s<illegal width 8>	q9, d0, d0[0]
     c84:	strbmi	r0, [r2, #-527]	; 0xfffffdf1
     c88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     c8c:	movweq	lr, #39795	; 0x9b73
     c90:	sbcshi	pc, ip, r0, asr #5
     c94:	movwcs	sl, #3877	; 0xf25
     c98:	addscc	pc, r4, sp, lsl #17
     c9c:	movwcs	r9, #2573	; 0xa0d
     ca0:	strbmi	r4, [r9], -r0, asr #12
     ca4:			; <UNDEFINED> instruction: 0xf9d8f000
     ca8:	strbmi	r4, [r2], -r4, lsl #25
     cac:	ldrbtmi	r4, [ip], #-1611	; 0xfffff9b5
     cb0:	stmib	sp, {r8, r9, sl, ip, pc}^
     cb4:	strtmi	r0, [r1], -r2, lsl #2
     cb8:			; <UNDEFINED> instruction: 0xf7ff2001
     cbc:	blls	5fc424 <__snprintf_chk@plt+0x5fbb58>
     cc0:	blls	46d214 <__snprintf_chk@plt+0x46c948>
     cc4:	blls	6ed1d8 <__snprintf_chk@plt+0x6ec90c>
     cc8:	ldmdbmi	sp!, {r0, sp}^
     ccc:	movwls	r9, #2573	; 0xa0d
     cd0:	blls	551ebc <__snprintf_chk@plt+0x5515f0>
     cd4:	stcl	7, cr15, [sl, #1020]	; 0x3fc
     cd8:	blcs	27958 <__snprintf_chk@plt+0x2708c>
     cdc:			; <UNDEFINED> instruction: 0x4630d137
     ce0:	stc	7, cr15, [r6, #1020]	; 0x3fc
     ce4:	blle	168acec <__snprintf_chk@plt+0x168a420>
     ce8:	cmplt	r3, ip, lsl #22
     cec:	svclt	0x00b82d00
     cf0:	ldrt	r2, [sl], r3, ror #10
     cf4:	blcs	27948 <__snprintf_chk@plt+0x2707c>
     cf8:	mcrge	4, 7, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
     cfc:	ldmdami	r1!, {r0, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
     d00:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
     d04:	stc	7, cr15, [r6, #1020]!	; 0x3fc
     d08:	mvnle	r2, r0, lsl #16
     d0c:	ldrbtmi	r4, [r8], #-2158	; 0xfffff792
     d10:	stc	7, cr15, [r2, #1020]	; 0x3fc
     d14:	blls	33acc4 <__snprintf_chk@plt+0x33a3f8>
     d18:	blcs	116f8 <__snprintf_chk@plt+0x10e2c>
     d1c:			; <UNDEFINED> instruction: 0x4630d17c
     d20:	ldc	7, cr15, [r0, #1020]!	; 0x3fc
     d24:	ldrb	r4, [pc, r5, lsl #12]
     d28:	ldrbtmi	r4, [sp], #-3432	; 0xfffff298
     d2c:	stmdbge	r1!, {r2, r4, r6, r7, r9, sl, sp, lr, pc}
     d30:	strcs	r2, [r0, #-1]
     d34:	strpl	lr, [r1, #-2509]!	; 0xfffff633
     d38:	ldcl	7, cr15, [r4, #-1020]	; 0xfffffc04
     d3c:			; <UNDEFINED> instruction: 0xf43f2800
     d40:	stmdami	r3!, {r0, r1, r2, r4, r6, r7, r9, sl, fp, sp, pc}^
     d44:	ldrbtmi	r9, [r8], #-1300	; 0xfffffaec
     d48:	stcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
     d4c:	stmdbmi	r1!, {r4, r6, r7, r9, sl, sp, lr, pc}^
     d50:	bls	688d5c <__snprintf_chk@plt+0x688490>
     d54:			; <UNDEFINED> instruction: 0xf7ff4479
     d58:	ldmdbmi	pc, {r1, r3, r7, r8, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
     d5c:	ldrbtmi	r2, [r9], #-1
     d60:	stc	7, cr15, [r4, #1020]	; 0x3fc
     d64:	ldmdbls	lr, {r0, r2, r3, r4, r6, fp, lr}
     d68:			; <UNDEFINED> instruction: 0xf7ff4478
     d6c:	stmdacs	r0, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
     d70:	blls	6b4ea4 <__snprintf_chk@plt+0x6b45d8>
     d74:	ldmible	r2!, {r0, r8, r9, fp, sp}
     d78:	andcs	r4, r1, r9, asr r9
     d7c:			; <UNDEFINED> instruction: 0xf7ff4479
     d80:	ldmdami	r8, {r1, r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
     d84:	ldrbtmi	r9, [r8], #-2335	; 0xfffff6e1
     d88:	ldc	7, cr15, [r4, #1020]	; 0x3fc
     d8c:			; <UNDEFINED> instruction: 0xd1a62800
     d90:	andcs	r4, r1, r5, asr r9
     d94:	ldrbtmi	r9, [r9], #-2591	; 0xfffff5e1
     d98:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
     d9c:	submi	lr, r4, #41680896	; 0x27c0000
     da0:			; <UNDEFINED> instruction: 0xf7ff4620
     da4:			; <UNDEFINED> instruction: 0x4601ed76
     da8:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
     dac:	ldc	7, cr15, [r4, #-1020]!	; 0xfffffc04
     db0:	orrsle	r2, r9, r0, lsl #26
     db4:			; <UNDEFINED> instruction: 0xf7ff4620
     db8:	strmi	lr, [r5], -r6, ror #26
     dbc:	stmdami	ip, {r2, r4, r7, r8, r9, sl, sp, lr, pc}^
     dc0:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     dc4:	stc	7, cr15, [r8, #-1020]!	; 0xfffffc04
     dc8:			; <UNDEFINED> instruction: 0xf930f000
     dcc:	stmdami	r9, {r0, r2, r3, r6, r9, sl, sp, lr, pc}^
     dd0:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     dd4:	stc	7, cr15, [r0, #-1020]!	; 0xfffffc04
     dd8:	stmdami	r7, {r0, r1, r2, r6, r9, sl, sp, lr, pc}^
     ddc:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     de0:	ldc	7, cr15, [sl, #-1020]	; 0xfffffc04
     de4:	stmdami	r5, {r0, r6, r9, sl, sp, lr, pc}^
     de8:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     dec:	ldc	7, cr15, [r4, #-1020]	; 0xfffffc04
     df0:	stmdami	r3, {r0, r1, r3, r4, r5, r9, sl, sp, lr, pc}^
     df4:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     df8:	stc	7, cr15, [lr, #-1020]	; 0xfffffc04
     dfc:	stmdami	r1, {r0, r2, r4, r5, r9, sl, sp, lr, pc}^
     e00:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     e04:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
     e08:	ldmdbmi	pc!, {r0, r1, r2, r3, r5, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
     e0c:	bls	788e18 <__snprintf_chk@plt+0x78854c>
     e10:			; <UNDEFINED> instruction: 0xf7ff4479
     e14:	str	lr, [ip, ip, lsr #26]!
     e18:			; <UNDEFINED> instruction: 0xf7ff4630
     e1c:			; <UNDEFINED> instruction: 0x462aed3a
     e20:			; <UNDEFINED> instruction: 0x46034651
     e24:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
     e28:	ldcl	7, cr15, [r6], #1020	; 0x3fc
     e2c:			; <UNDEFINED> instruction: 0xf7ffe777
     e30:	stmdavs	r4, {r3, r4, r8, sl, fp, sp, lr, pc}
     e34:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
     e38:	ldcl	7, cr15, [r4], #1020	; 0x3fc
     e3c:			; <UNDEFINED> instruction: 0xf47f2c16
     e40:	ldmdami	r4!, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}
     e44:			; <UNDEFINED> instruction: 0xf7ff4478
     e48:	ldrbt	lr, [r6], r8, ror #25
     e4c:	bvs	fe0fe788 <__snprintf_chk@plt+0xfe0fdebc>
     e50:	bcc	6fd968 <__snprintf_chk@plt+0x6fd09c>
     e54:	ldmdbmi	r0!, {r0, r2, r5, r8, r9, sl, fp, sp, pc}
     e58:	blge	2bfc80 <__snprintf_chk@plt+0x2bf3b4>
     e5c:	rscvc	lr, r8, #323584	; 0x4f000
     e60:	ldrbtmi	r2, [r9], #-832	; 0xfffffcc0
     e64:	tstls	r0, r8, lsr r6
     e68:	bl	ff0926d4 <__snprintf_chk@plt+0xff091e08>
     e6c:	andls	r4, r1, #-1342177270	; 0xb000000a
     e70:			; <UNDEFINED> instruction: 0xf7ff2201
     e74:	ldr	lr, [r1, -ip, lsr #26]
     e78:	stcl	7, cr15, [r6], {255}	; 0xff
     e7c:	andeq	r1, r1, lr, ror r6
     e80:	andeq	r0, r0, r0, ror r0
     e84:	strdeq	r1, [r1], -sl
     e88:	andeq	r1, r0, r6, lsl #1
     e8c:	andeq	r1, r1, r8, asr #12
     e90:	andeq	r0, r0, r8, lsl #1
     e94:			; <UNDEFINED> instruction: 0x00000fb0
     e98:	strdeq	r1, [r1], -lr
     e9c:	andeq	r1, r0, r8, lsl r0
     ea0:	andeq	r0, r0, r4, ror r0
     ea4:	muleq	r0, r2, lr
     ea8:	andeq	r0, r0, sl, lsl #30
     eac:	muleq	r0, r6, sp
     eb0:	strdeq	r0, [r0], -r8
     eb4:	andeq	r0, r0, r0, lsr #30
     eb8:	andeq	r0, r0, lr, lsr #30
     ebc:	andeq	r0, r0, r6, lsr pc
     ec0:	andeq	r0, r0, r0, asr pc
     ec4:			; <UNDEFINED> instruction: 0x00000fbe
     ec8:	andeq	r0, r0, r6, asr #31
     ecc:	andeq	r0, r0, sl, asr #24
     ed0:	andeq	r0, r0, sl, lsr #28
     ed4:	andeq	r0, r0, r0, lsl pc
     ed8:	andeq	r0, r0, lr, lsl pc
     edc:	andeq	r0, r0, r4, lsr #30
     ee0:	andeq	r0, r0, r0, lsr #30
     ee4:	andeq	r0, r0, r6, lsl #30
     ee8:	strdeq	r0, [r0], -sl
     eec:	andeq	r0, r0, r2, lsl #30
     ef0:	andeq	r0, r0, lr, ror sp
     ef4:	andeq	r0, r0, lr, lsr ip
     ef8:	andeq	r0, r0, sl, ror ip
     efc:	andeq	r0, r0, sl, asr #24
     f00:			; <UNDEFINED> instruction: 0x00000bb6
     f04:	andeq	r0, r0, sl, ror ip
     f08:	andeq	r0, r0, r0, lsl #29
     f0c:	andeq	r0, r0, r2, lsr sp
     f10:	andeq	r0, r0, sl, asr sp
     f14:	andeq	r0, r0, ip, asr sp
     f18:	andeq	r0, r0, lr, ror #26
     f1c:	bleq	3d060 <__snprintf_chk@plt+0x3c794>
     f20:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     f24:	strbtmi	fp, [sl], -r2, lsl #24
     f28:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     f2c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     f30:	ldrmi	sl, [sl], #776	; 0x308
     f34:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     f38:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     f3c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     f40:			; <UNDEFINED> instruction: 0xf85a4b06
     f44:	stmdami	r6, {r0, r1, ip, sp}
     f48:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     f4c:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
     f50:	ldc	7, cr15, [r6], #1020	; 0x3fc
     f54:	andeq	r1, r1, r0, lsr #32
     f58:	andeq	r0, r0, r4, rrx
     f5c:	andeq	r0, r0, ip, ror r0
     f60:	andeq	r0, r0, r0, lsl #1
     f64:	ldr	r3, [pc, #20]	; f80 <__snprintf_chk@plt+0x6b4>
     f68:	ldr	r2, [pc, #20]	; f84 <__snprintf_chk@plt+0x6b8>
     f6c:	add	r3, pc, r3
     f70:	ldr	r2, [r3, r2]
     f74:	cmp	r2, #0
     f78:	bxeq	lr
     f7c:	b	83c <__gmon_start__@plt>
     f80:	andeq	r1, r1, r0
     f84:	andeq	r0, r0, r8, ror r0
     f88:	blmi	1d2fa8 <__snprintf_chk@plt+0x1d26dc>
     f8c:	bmi	1d2174 <__snprintf_chk@plt+0x1d18a8>
     f90:	addmi	r4, r3, #2063597568	; 0x7b000000
     f94:	andle	r4, r3, sl, ror r4
     f98:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     f9c:	ldrmi	fp, [r8, -r3, lsl #2]
     fa0:	svclt	0x00004770
     fa4:	muleq	r1, r8, r1
     fa8:	muleq	r1, r4, r1
     fac:	ldrdeq	r0, [r1], -ip
     fb0:	andeq	r0, r0, ip, rrx
     fb4:	stmdbmi	r9, {r3, fp, lr}
     fb8:	bmi	2521a0 <__snprintf_chk@plt+0x2518d4>
     fbc:	bne	2521a8 <__snprintf_chk@plt+0x2518dc>
     fc0:	svceq	0x00cb447a
     fc4:			; <UNDEFINED> instruction: 0x01a1eb03
     fc8:	andle	r1, r3, r9, asr #32
     fcc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     fd0:	ldrmi	fp, [r8, -r3, lsl #2]
     fd4:	svclt	0x00004770
     fd8:	andeq	r1, r1, ip, ror #2
     fdc:	andeq	r1, r1, r8, ror #2
     fe0:			; <UNDEFINED> instruction: 0x00010fb0
     fe4:	andeq	r0, r0, r4, lsl #1
     fe8:	blmi	2ae410 <__snprintf_chk@plt+0x2adb44>
     fec:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     ff0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     ff4:	blmi	26f5a8 <__snprintf_chk@plt+0x26ecdc>
     ff8:	ldrdlt	r5, [r3, -r3]!
     ffc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1000:			; <UNDEFINED> instruction: 0xf7ff6818
    1004:			; <UNDEFINED> instruction: 0xf7ffebea
    1008:	blmi	1c0f0c <__snprintf_chk@plt+0x1c0640>
    100c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1010:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1014:	andeq	r1, r1, r6, lsr r1
    1018:	andeq	r0, r1, r0, lsl #31
    101c:	andeq	r0, r0, r8, rrx
    1020:	andeq	r1, r1, r2
    1024:	andeq	r1, r1, r6, lsl r1
    1028:	svclt	0x0000e7c4
    102c:	strlt	r4, [r8, #-2055]	; 0xfffff7f9
    1030:			; <UNDEFINED> instruction: 0xf7ff4478
    1034:	stmdami	r6, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1038:			; <UNDEFINED> instruction: 0xf7ff4478
    103c:	stmdami	r5, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1040:			; <UNDEFINED> instruction: 0x4008e8bd
    1044:			; <UNDEFINED> instruction: 0xf7ff4478
    1048:	svclt	0x0000bbe5
    104c:	andeq	r0, r0, ip, lsr r2
    1050:	andeq	r0, r0, ip, lsr #6
    1054:	muleq	r0, ip, r5
    1058:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    105c:	svclt	0x00be2900
    1060:			; <UNDEFINED> instruction: 0xf04f2000
    1064:	and	r4, r6, r0, lsl #2
    1068:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    106c:			; <UNDEFINED> instruction: 0xf06fbf1c
    1070:			; <UNDEFINED> instruction: 0xf04f4100
    1074:			; <UNDEFINED> instruction: 0xf00030ff
    1078:			; <UNDEFINED> instruction: 0xf1adb83f
    107c:	stmdb	sp!, {r3, sl, fp}^
    1080:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    1084:	blcs	37cb0 <__snprintf_chk@plt+0x373e4>
    1088:			; <UNDEFINED> instruction: 0xf000db1a
    108c:			; <UNDEFINED> instruction: 0xf8ddf83b
    1090:	ldmib	sp, {r2, sp, lr, pc}^
    1094:	andlt	r2, r4, r2, lsl #6
    1098:	submi	r4, r0, #112, 14	; 0x1c00000
    109c:	cmpeq	r1, r1, ror #22
    10a0:	blle	6cbca8 <__snprintf_chk@plt+0x6cb3dc>
    10a4:			; <UNDEFINED> instruction: 0xf82ef000
    10a8:	ldrd	pc, [r4], -sp
    10ac:	movwcs	lr, #10717	; 0x29dd
    10b0:	submi	fp, r0, #4
    10b4:	cmpeq	r1, r1, ror #22
    10b8:	bl	18d1a08 <__snprintf_chk@plt+0x18d113c>
    10bc:	ldrbmi	r0, [r0, -r3, asr #6]!
    10c0:	bl	18d1a10 <__snprintf_chk@plt+0x18d1144>
    10c4:			; <UNDEFINED> instruction: 0xf0000343
    10c8:			; <UNDEFINED> instruction: 0xf8ddf81d
    10cc:	ldmib	sp, {r2, sp, lr, pc}^
    10d0:	andlt	r2, r4, r2, lsl #6
    10d4:	bl	18519dc <__snprintf_chk@plt+0x1851110>
    10d8:	ldrbmi	r0, [r0, -r1, asr #2]!
    10dc:	bl	18d1a2c <__snprintf_chk@plt+0x18d1160>
    10e0:			; <UNDEFINED> instruction: 0xf0000343
    10e4:			; <UNDEFINED> instruction: 0xf8ddf80f
    10e8:	ldmib	sp, {r2, sp, lr, pc}^
    10ec:	andlt	r2, r4, r2, lsl #6
    10f0:	bl	18d1a40 <__snprintf_chk@plt+0x18d1174>
    10f4:	ldrbmi	r0, [r0, -r3, asr #6]!
    10f8:			; <UNDEFINED> instruction: 0xf04fb502
    10fc:			; <UNDEFINED> instruction: 0xf7ff0008
    1100:	vstrlt	d14, [r2, #-408]	; 0xfffffe68
    1104:	svclt	0x00084299
    1108:	push	{r4, r7, r9, lr}
    110c:			; <UNDEFINED> instruction: 0x46044ff0
    1110:	andcs	fp, r0, r8, lsr pc
    1114:			; <UNDEFINED> instruction: 0xf8dd460d
    1118:	svclt	0x0038c024
    111c:	cmnle	fp, #1048576	; 0x100000
    1120:			; <UNDEFINED> instruction: 0x46994690
    1124:			; <UNDEFINED> instruction: 0xf283fab3
    1128:	rsbsle	r2, r0, r0, lsl #22
    112c:			; <UNDEFINED> instruction: 0xf385fab5
    1130:	rsble	r2, r8, r0, lsl #26
    1134:			; <UNDEFINED> instruction: 0xf1a21ad2
    1138:	blx	2449c0 <__snprintf_chk@plt+0x2440f4>
    113c:	blx	23fd4c <__snprintf_chk@plt+0x23f480>
    1140:			; <UNDEFINED> instruction: 0xf1c2f30e
    1144:	b	12c2dcc <__snprintf_chk@plt+0x12c2500>
    1148:	blx	a03d5c <__snprintf_chk@plt+0xa03490>
    114c:	b	12fdd70 <__snprintf_chk@plt+0x12fd4a4>
    1150:	blx	203d64 <__snprintf_chk@plt+0x203498>
    1154:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    1158:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    115c:	andcs	fp, r0, ip, lsr pc
    1160:	movwle	r4, #42497	; 0xa601
    1164:	bl	fed09170 <__snprintf_chk@plt+0xfed088a4>
    1168:	blx	2198 <__snprintf_chk@plt+0x18cc>
    116c:	blx	83d5ac <__snprintf_chk@plt+0x83cce0>
    1170:	bl	197dd94 <__snprintf_chk@plt+0x197d4c8>
    1174:	tstmi	r9, #46137344	; 0x2c00000
    1178:	bcs	113c0 <__snprintf_chk@plt+0x10af4>
    117c:	b	13f5274 <__snprintf_chk@plt+0x13f49a8>
    1180:	b	13c32f0 <__snprintf_chk@plt+0x13c2a24>
    1184:	b	12036f8 <__snprintf_chk@plt+0x1202e2c>
    1188:	ldrmi	r7, [r6], -fp, asr #17
    118c:	bl	fed391c0 <__snprintf_chk@plt+0xfed388f4>
    1190:	bl	1941db8 <__snprintf_chk@plt+0x19414ec>
    1194:	ldmne	fp, {r0, r3, r9, fp}^
    1198:	beq	2bbec8 <__snprintf_chk@plt+0x2bb5fc>
    119c:			; <UNDEFINED> instruction: 0xf14a1c5c
    11a0:	cfsh32cc	mvfx0, mvfx1, #0
    11a4:	strbmi	sp, [sp, #-7]
    11a8:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    11ac:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    11b0:	adfccsz	f4, f1, #5.0
    11b4:	blx	175998 <__snprintf_chk@plt+0x1750cc>
    11b8:	blx	93eddc <__snprintf_chk@plt+0x93e510>
    11bc:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    11c0:	vseleq.f32	s30, s28, s11
    11c4:	blx	9475cc <__snprintf_chk@plt+0x946d00>
    11c8:	b	10ff1d8 <__snprintf_chk@plt+0x10fe90c>
    11cc:			; <UNDEFINED> instruction: 0xf1a2040e
    11d0:			; <UNDEFINED> instruction: 0xf1c20720
    11d4:	blx	202a5c <__snprintf_chk@plt+0x202190>
    11d8:	blx	13dde8 <__snprintf_chk@plt+0x13d51c>
    11dc:	blx	13ee00 <__snprintf_chk@plt+0x13e534>
    11e0:	b	10fd9f0 <__snprintf_chk@plt+0x10fd124>
    11e4:	blx	901e08 <__snprintf_chk@plt+0x90153c>
    11e8:	bl	117ea08 <__snprintf_chk@plt+0x117e13c>
    11ec:	teqmi	r3, #1073741824	; 0x40000000
    11f0:	strbmi	r1, [r5], -r0, lsl #21
    11f4:	tsteq	r3, r1, ror #22
    11f8:	svceq	0x0000f1bc
    11fc:	stmib	ip, {r0, ip, lr, pc}^
    1200:	pop	{r8, sl, lr}
    1204:	blx	fed251cc <__snprintf_chk@plt+0xfed24900>
    1208:	msrcc	CPSR_, #132, 6	; 0x10000002
    120c:	blx	fee3b05c <__snprintf_chk@plt+0xfee3a790>
    1210:	blx	fed7dc38 <__snprintf_chk@plt+0xfed7d36c>
    1214:	eorcc	pc, r0, #335544322	; 0x14000002
    1218:	orrle	r2, fp, r0, lsl #26
    121c:	svclt	0x0000e7f3
    1220:	mvnsmi	lr, #737280	; 0xb4000
    1224:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1228:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    122c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1230:	b	fef3f234 <__snprintf_chk@plt+0xfef3e968>
    1234:	blne	1d92430 <__snprintf_chk@plt+0x1d91b64>
    1238:	strhle	r1, [sl], -r6
    123c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1240:	svccc	0x0004f855
    1244:	strbmi	r3, [sl], -r1, lsl #8
    1248:	ldrtmi	r4, [r8], -r1, asr #12
    124c:	adcmi	r4, r6, #152, 14	; 0x2600000
    1250:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1254:	svclt	0x000083f8
    1258:	andeq	r0, r1, r6, lsr ip
    125c:	andeq	r0, r1, ip, lsr #24
    1260:	svclt	0x00004770

Disassembly of section .fini:

00001264 <.fini>:
    1264:	push	{r3, lr}
    1268:	pop	{r3, pc}
