// Seed: 795709184
module module_0;
  wire id_1;
  ;
  wire id_2;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout uwire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  module_0 modCall_1 ();
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_14 = 1'b0 - id_7;
  assign id_4  = id_15;
endmodule
