Binding for MTK SPI Slave controller

Required properties:
- compatible: should be one of the following.
    - mediatek,mt2712-spi: for mt2712 platforms

- reg: Address and length of the register set for the device

- interrupts: Should contain spi interrupt

- clocks: phandles to input clocks.
  The first should be one of the following. It's PLL.
   -  <&topckgen CLK_TOP_UNIVPLL1_D2>: specify parent clock 312MHZ.
				      It's the default one.
   -  <&topckgen CLK_TOP_UNIVPLL1_D4>: specify parent clock 156MHZ.
   -  <&topckgen CLK_TOP_UNIVPLL2_D4>: specify parent clock 104MHZ.
   -  <&topckgen CLK_TOP_UNIVPLL1_D8>: specify parent clock 78MHZ.
  The second should be <&topckgen CLK_TOP_SPISLV_SEL>. It's clock mux.
  The third is <&infracfg CLK_INFRA_AO_SPI1>. It's clock gate.

- clock-names: shall be "parent-clk" for the parent clock, "sel-clk" for the
  muxes clock, and "spi-clk" for the clock gate.

- spi-slave: Empty property indicating the SPI controller is used in slave mode.

Example:

- SoC Specific Portion:
spis: spi@10013000 {
	compatible = "mediatek,mt2712-spi-slave";
	reg = <0 0x10013000 0 0x100>;
	interrupts = <GIC_SPI 283 IRQ_TYPE_LEVEL_LOW>;
	clocks = <&topckgen CLK_TOP_UNIVPLL1_D2>,
		<&topckgen CLK_TOP_SPISLV_SEL>,
		<&infracfg CLK_INFRA_AO_SPI1>;
	clock-names = "parent-clk", "sel-clk", "spi-clk";
	spi-slave;
	status = "disabled";
};
