Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:39:43 2015
| Host              : xsjrdevl19 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Design            : mkSMAdapter4B
| Device            : 7vx330t-ffg1157
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.032ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 2.015ns (41.598%)  route 2.829ns (58.402%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 8.024 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, estimated)       0.376     8.257    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.300    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, estimated)       0.266     8.566    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.609    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X10Y161        net (fo=26, estimated)       0.580     9.189    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X10Y161        net (fo=864, estimated)      1.225     8.024    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.316     8.341    
                         clock uncertainty           -0.035     8.305    
    SLICE_X10Y161        FDRE (Setup_fdre_C_CE)      -0.148     8.157    wmi_mFlagF_q_1_reg[24]
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                 -1.032    

Slack (VIOLATED) :        -1.032ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 2.015ns (41.598%)  route 2.829ns (58.402%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 8.024 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, estimated)       0.376     8.257    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.300    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, estimated)       0.266     8.566    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.609    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X10Y161        net (fo=26, estimated)       0.580     9.189    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X10Y161        net (fo=864, estimated)      1.225     8.024    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.316     8.341    
                         clock uncertainty           -0.035     8.305    
    SLICE_X10Y161        FDRE (Setup_fdre_C_CE)      -0.148     8.157    wmi_mFlagF_q_1_reg[30]
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                 -1.032    

Slack (VIOLATED) :        -1.000ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 2.015ns (41.606%)  route 2.828ns (58.394%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.055ns = ( 8.055 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, estimated)       0.376     8.257    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.300    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, estimated)       0.266     8.566    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.609    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X7Y165         net (fo=26, estimated)       0.579     9.188    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X7Y165         net (fo=864, estimated)      1.256     8.055    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.316     8.372    
                         clock uncertainty           -0.035     8.336    
    SLICE_X7Y165         FDRE (Setup_fdre_C_CE)      -0.148     8.188    wmi_mFlagF_q_1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.188    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                 -1.000    

Slack (VIOLATED) :        -1.000ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 2.015ns (41.606%)  route 2.828ns (58.394%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.055ns = ( 8.055 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, estimated)       0.376     8.257    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.300    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, estimated)       0.266     8.566    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.609    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X7Y165         net (fo=26, estimated)       0.579     9.188    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X7Y165         net (fo=864, estimated)      1.256     8.055    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.316     8.372    
                         clock uncertainty           -0.035     8.336    
    SLICE_X7Y165         FDRE (Setup_fdre_C_CE)      -0.148     8.188    wmi_mFlagF_q_1_reg[9]
  -------------------------------------------------------------------
                         required time                          8.188    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                 -1.000    

Slack (VIOLATED) :        -0.983ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 2.015ns (41.988%)  route 2.784ns (58.012%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 8.003 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, estimated)       0.376     8.257    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.300    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, estimated)       0.266     8.566    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.609    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X9Y163         net (fo=26, estimated)       0.535     9.144    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X9Y163         net (fo=864, estimated)      1.204     8.003    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.341     8.345    
                         clock uncertainty           -0.035     8.309    
    SLICE_X9Y163         FDRE (Setup_fdre_C_CE)      -0.148     8.161    wmi_mFlagF_q_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.161    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                 -0.983    

Slack (VIOLATED) :        -0.983ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 2.015ns (41.988%)  route 2.784ns (58.012%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 8.003 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, estimated)       0.376     8.257    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.300    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, estimated)       0.266     8.566    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.609    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X9Y163         net (fo=26, estimated)       0.535     9.144    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X9Y163         net (fo=864, estimated)      1.204     8.003    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.341     8.345    
                         clock uncertainty           -0.035     8.309    
    SLICE_X9Y163         FDRE (Setup_fdre_C_CE)      -0.148     8.161    wmi_mFlagF_q_1_reg[27]
  -------------------------------------------------------------------
                         required time                          8.161    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                 -0.983    

Slack (VIOLATED) :        -0.983ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 2.015ns (41.988%)  route 2.784ns (58.012%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 8.003 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, estimated)       0.376     8.257    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.300    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, estimated)       0.266     8.566    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.609    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X9Y163         net (fo=26, estimated)       0.535     9.144    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X9Y163         net (fo=864, estimated)      1.204     8.003    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.341     8.345    
                         clock uncertainty           -0.035     8.309    
    SLICE_X9Y163         FDRE (Setup_fdre_C_CE)      -0.148     8.161    wmi_mFlagF_q_1_reg[29]
  -------------------------------------------------------------------
                         required time                          8.161    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                 -0.983    

Slack (VIOLATED) :        -0.983ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 2.015ns (41.988%)  route 2.784ns (58.012%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 8.003 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, estimated)       0.376     8.257    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.300    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, estimated)       0.266     8.566    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.609    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X9Y163         net (fo=26, estimated)       0.535     9.144    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X9Y163         net (fo=864, estimated)      1.204     8.003    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.341     8.345    
                         clock uncertainty           -0.035     8.309    
    SLICE_X9Y163         FDRE (Setup_fdre_C_CE)      -0.148     8.161    wmi_mFlagF_q_1_reg[8]
  -------------------------------------------------------------------
                         required time                          8.161    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                 -0.983    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 2.015ns (42.609%)  route 2.714ns (57.391%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 8.001 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, estimated)       0.376     8.257    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.300    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, estimated)       0.266     8.566    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.609    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X11Y165        net (fo=26, estimated)       0.465     9.074    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X11Y165        net (fo=864, estimated)      1.202     8.001    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.316     8.318    
                         clock uncertainty           -0.035     8.282    
    SLICE_X11Y165        FDRE (Setup_fdre_C_CE)      -0.148     8.134    wmi_mFlagF_q_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.134    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 2.015ns (42.609%)  route 2.714ns (57.391%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 8.001 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, estimated)       0.376     8.257    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.300    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, estimated)       0.266     8.566    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.609    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X11Y165        net (fo=26, estimated)       0.465     9.074    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X11Y165        net (fo=864, estimated)      1.202     8.001    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.316     8.318    
                         clock uncertainty           -0.035     8.282    
    SLICE_X11Y165        FDRE (Setup_fdre_C_CE)      -0.148     8.134    wmi_mFlagF_q_1_reg[13]
  -------------------------------------------------------------------
                         required time                          8.134    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 2.015ns (42.609%)  route 2.714ns (57.391%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 8.001 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, estimated)       0.376     8.257    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.300    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, estimated)       0.266     8.566    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.609    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X11Y165        net (fo=26, estimated)       0.465     9.074    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X11Y165        net (fo=864, estimated)      1.202     8.001    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.316     8.318    
                         clock uncertainty           -0.035     8.282    
    SLICE_X11Y165        FDRE (Setup_fdre_C_CE)      -0.148     8.134    wmi_mFlagF_q_1_reg[15]
  -------------------------------------------------------------------
                         required time                          8.134    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 2.015ns (42.609%)  route 2.714ns (57.391%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 8.001 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, estimated)       0.376     8.257    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.300    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, estimated)       0.266     8.566    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.609    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X11Y165        net (fo=26, estimated)       0.465     9.074    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X11Y165        net (fo=864, estimated)      1.202     8.001    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.316     8.318    
                         clock uncertainty           -0.035     8.282    
    SLICE_X11Y165        FDRE (Setup_fdre_C_CE)      -0.148     8.134    wmi_mFlagF_q_1_reg[23]
  -------------------------------------------------------------------
                         required time                          8.134    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 2.015ns (42.609%)  route 2.714ns (57.391%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 8.001 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, estimated)       0.376     8.257    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.300    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, estimated)       0.266     8.566    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.609    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X11Y165        net (fo=26, estimated)       0.465     9.074    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X11Y165        net (fo=864, estimated)      1.202     8.001    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.316     8.318    
                         clock uncertainty           -0.035     8.282    
    SLICE_X11Y165        FDRE (Setup_fdre_C_CE)      -0.148     8.134    wmi_mFlagF_q_1_reg[26]
  -------------------------------------------------------------------
                         required time                          8.134    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 2.015ns (42.609%)  route 2.714ns (57.391%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 8.001 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, estimated)       0.376     8.257    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.300    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, estimated)       0.266     8.566    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.609    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X11Y165        net (fo=26, estimated)       0.465     9.074    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X11Y165        net (fo=864, estimated)      1.202     8.001    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.316     8.318    
                         clock uncertainty           -0.035     8.282    
    SLICE_X11Y165        FDRE (Setup_fdre_C_CE)      -0.148     8.134    wmi_mFlagF_q_1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.134    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.921ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 2.015ns (42.555%)  route 2.720ns (57.445%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 8.001 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, estimated)       0.376     8.257    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.300    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, estimated)       0.266     8.566    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.609    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X9Y165         net (fo=26, estimated)       0.471     9.080    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X9Y165         net (fo=864, estimated)      1.202     8.001    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.341     8.343    
                         clock uncertainty           -0.035     8.307    
    SLICE_X9Y165         FDRE (Setup_fdre_C_CE)      -0.148     8.159    wmi_mFlagF_q_1_reg[17]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                 -0.921    

Slack (VIOLATED) :        -0.921ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 2.015ns (42.555%)  route 2.720ns (57.445%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 8.001 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, estimated)       0.376     8.257    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.300    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, estimated)       0.266     8.566    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.609    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X9Y165         net (fo=26, estimated)       0.471     9.080    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X9Y165         net (fo=864, estimated)      1.202     8.001    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.341     8.343    
                         clock uncertainty           -0.035     8.307    
    SLICE_X9Y165         FDRE (Setup_fdre_C_CE)      -0.148     8.159    wmi_mFlagF_q_1_reg[19]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                 -0.921    

Slack (VIOLATED) :        -0.921ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 2.015ns (42.555%)  route 2.720ns (57.445%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 8.001 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, estimated)       0.376     8.257    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.300    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, estimated)       0.266     8.566    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.609    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X9Y165         net (fo=26, estimated)       0.471     9.080    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X9Y165         net (fo=864, estimated)      1.202     8.001    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.341     8.343    
                         clock uncertainty           -0.035     8.307    
    SLICE_X9Y165         FDRE (Setup_fdre_C_CE)      -0.148     8.159    wmi_mFlagF_q_1_reg[21]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                 -0.921    

Slack (VIOLATED) :        -0.921ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 2.015ns (42.555%)  route 2.720ns (57.445%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 8.001 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, estimated)       0.376     8.257    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.300    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, estimated)       0.266     8.566    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.609    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X9Y165         net (fo=26, estimated)       0.471     9.080    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X9Y165         net (fo=864, estimated)      1.202     8.001    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.341     8.343    
                         clock uncertainty           -0.035     8.307    
    SLICE_X9Y165         FDRE (Setup_fdre_C_CE)      -0.148     8.159    wmi_mFlagF_q_1_reg[25]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                 -0.921    

Slack (VIOLATED) :        -0.921ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 2.015ns (42.555%)  route 2.720ns (57.445%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 8.001 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, estimated)       0.376     8.257    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.300    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, estimated)       0.266     8.566    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.609    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X9Y165         net (fo=26, estimated)       0.471     9.080    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X9Y165         net (fo=864, estimated)      1.202     8.001    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.341     8.343    
                         clock uncertainty           -0.035     8.307    
    SLICE_X9Y165         FDRE (Setup_fdre_C_CE)      -0.148     8.159    wmi_mFlagF_q_1_reg[28]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                 -0.921    

Slack (VIOLATED) :        -0.921ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 2.015ns (42.555%)  route 2.720ns (57.445%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 8.001 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, estimated)       0.376     8.257    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.300    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, estimated)       0.266     8.566    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.609    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X9Y165         net (fo=26, estimated)       0.471     9.080    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X9Y165         net (fo=864, estimated)      1.202     8.001    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.341     8.343    
                         clock uncertainty           -0.035     8.307    
    SLICE_X9Y165         FDRE (Setup_fdre_C_CE)      -0.148     8.159    wmi_mFlagF_q_1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                 -0.921    

Slack (VIOLATED) :        -0.921ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 2.015ns (42.555%)  route 2.720ns (57.445%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 8.001 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, estimated)       0.376     8.257    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.300    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, estimated)       0.266     8.566    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.609    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X9Y165         net (fo=26, estimated)       0.471     9.080    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X9Y165         net (fo=864, estimated)      1.202     8.001    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.341     8.343    
                         clock uncertainty           -0.035     8.307    
    SLICE_X9Y165         FDRE (Setup_fdre_C_CE)      -0.148     8.159    wmi_mFlagF_q_1_reg[31]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                 -0.921    

Slack (VIOLATED) :        -0.921ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 2.015ns (42.555%)  route 2.720ns (57.445%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 8.001 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X9Y166         net (fo=58, estimated)       0.376     8.257    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X9Y166         LUT6 (Prop_lut6_I5_O)        0.043     8.300    wmi_mFlagF_q_1[31]_i_3/O
    SLICE_X10Y165        net (fo=22, estimated)       0.266     8.566    wmi_mFlagF_q_1[31]_i_3_n_0
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.609    wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X9Y165         net (fo=26, estimated)       0.471     9.080    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X9Y165         net (fo=864, estimated)      1.202     8.001    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.341     8.343    
                         clock uncertainty           -0.035     8.307    
    SLICE_X9Y165         FDRE (Setup_fdre_C_CE)      -0.148     8.159    wmi_mFlagF_q_1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                 -0.921    

Slack (VIOLATED) :        -0.900ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 2.015ns (42.493%)  route 2.727ns (57.507%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 8.054 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, estimated)       0.415     8.296    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.339    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, estimated)       0.261     8.600    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.643    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X4Y166         net (fo=26, estimated)       0.444     9.087    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X4Y166         net (fo=864, estimated)      1.255     8.054    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.316     8.371    
                         clock uncertainty           -0.035     8.335    
    SLICE_X4Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.187    wmi_mFlagF_q_0_reg[13]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                 -0.900    

Slack (VIOLATED) :        -0.900ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 2.015ns (42.493%)  route 2.727ns (57.507%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 8.054 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, estimated)       0.415     8.296    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.339    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, estimated)       0.261     8.600    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.643    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X4Y166         net (fo=26, estimated)       0.444     9.087    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X4Y166         net (fo=864, estimated)      1.255     8.054    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.316     8.371    
                         clock uncertainty           -0.035     8.335    
    SLICE_X4Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.187    wmi_mFlagF_q_0_reg[19]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                 -0.900    

Slack (VIOLATED) :        -0.900ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 2.015ns (42.493%)  route 2.727ns (57.507%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 8.054 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, estimated)       0.415     8.296    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.339    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, estimated)       0.261     8.600    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.643    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X4Y166         net (fo=26, estimated)       0.444     9.087    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X4Y166         net (fo=864, estimated)      1.255     8.054    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.316     8.371    
                         clock uncertainty           -0.035     8.335    
    SLICE_X4Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.187    wmi_mFlagF_q_0_reg[21]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                 -0.900    

Slack (VIOLATED) :        -0.900ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 2.015ns (42.493%)  route 2.727ns (57.507%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 8.054 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, estimated)       0.415     8.296    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.339    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, estimated)       0.261     8.600    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.643    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X4Y166         net (fo=26, estimated)       0.444     9.087    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X4Y166         net (fo=864, estimated)      1.255     8.054    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.316     8.371    
                         clock uncertainty           -0.035     8.335    
    SLICE_X4Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.187    wmi_mFlagF_q_0_reg[23]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                 -0.900    

Slack (VIOLATED) :        -0.900ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 2.015ns (42.493%)  route 2.727ns (57.507%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 8.054 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, estimated)       0.415     8.296    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.339    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, estimated)       0.261     8.600    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.643    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X5Y166         net (fo=26, estimated)       0.444     9.087    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X5Y166         net (fo=864, estimated)      1.255     8.054    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.316     8.371    
                         clock uncertainty           -0.035     8.335    
    SLICE_X5Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.187    wmi_mFlagF_q_0_reg[25]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                 -0.900    

Slack (VIOLATED) :        -0.900ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 2.015ns (42.493%)  route 2.727ns (57.507%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 8.054 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, estimated)       0.415     8.296    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.339    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, estimated)       0.261     8.600    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.643    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X5Y166         net (fo=26, estimated)       0.444     9.087    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X5Y166         net (fo=864, estimated)      1.255     8.054    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.316     8.371    
                         clock uncertainty           -0.035     8.335    
    SLICE_X5Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.187    wmi_mFlagF_q_0_reg[28]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                 -0.900    

Slack (VIOLATED) :        -0.900ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 2.015ns (42.493%)  route 2.727ns (57.507%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 8.054 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, estimated)       0.415     8.296    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.339    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, estimated)       0.261     8.600    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.643    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X5Y166         net (fo=26, estimated)       0.444     9.087    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X5Y166         net (fo=864, estimated)      1.255     8.054    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.316     8.371    
                         clock uncertainty           -0.035     8.335    
    SLICE_X5Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.187    wmi_mFlagF_q_0_reg[8]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                 -0.900    

Slack (VIOLATED) :        -0.900ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 2.015ns (42.493%)  route 2.727ns (57.507%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 8.054 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.637     0.637    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.301     2.938    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.031    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=864, estimated)      1.315     4.345    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y33         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[47])
                                                      1.800     6.145    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[47]
    SLICE_X8Y166         net (fo=10, estimated)       0.681     6.826    wsiS_reqFifo__D_OUT[47]
    SLICE_X8Y166         LUT4 (Prop_lut4_I1_O)        0.043     6.869    size_fifoc_i_11/O
    SLICE_X8Y166         net (fo=1, estimated)        0.353     7.222    size_fifoc_i_11_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I2_O)        0.043     7.265    size_fifoc_i_4/O
    SLICE_X8Y166         net (fo=122, estimated)      0.573     7.838    size_fifoc_i_4_n_0
    SLICE_X8Y166         LUT5 (Prop_lut5_I1_O)        0.043     7.881    wmi_reqF_q_1[27]_i_5/O
    SLICE_X6Y167         net (fo=58, estimated)       0.415     8.296    wmi_reqF_q_1[27]_i_5_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I2_O)        0.043     8.339    wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y167         net (fo=27, estimated)       0.261     8.600    wmi_mFlagF_q_0[31]_i_3_n_0
    SLICE_X3Y167         LUT5 (Prop_lut5_I0_O)        0.043     8.643    wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X5Y166         net (fo=26, estimated)       0.444     9.087    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000    
    AL31                                              0.000     4.000    wciS0_Clk
    AL31                 net (fo=0)                   0.000     4.000    wciS0_Clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.530     4.530    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.186     6.716    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.799    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X5Y166         net (fo=864, estimated)      1.255     8.054    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.316     8.371    
                         clock uncertainty           -0.035     8.335    
    SLICE_X5Y166         FDRE (Setup_fdre_C_CE)      -0.148     8.187    wmi_mFlagF_q_0_reg[9]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                 -0.900    




