;redcode
;assert 1
	SPL 0, -815
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, @159
	SUB <12, @215
	ADD 210, 30
	JMP -0, @-20
	JMP -0, @-20
	SUB @121, 103
	SPL 0, 10
	CMP 70, 60
	CMP 70, 60
	JMN 0, 40
	SUB 0, 9
	SUB @124, 150
	JMP @42, #200
	SUB @124, 150
	DJN -1, @-20
	CMP @0, @2
	ADD @120, 103
	SUB @121, 106
	SLT 0, 90
	JMP @12, #211
	DJN -0, @-20
	SUB @121, 103
	SUB @121, 106
	JMP @100, 9
	CMP @124, 150
	SUB #-4, <-20
	MOV -1, <-21
	SPL 0, -815
	CMP @0, @2
	SLT 210, 60
	SLT 210, 60
	JMP 0, 1
	MOV -1, <-21
	JMP -1, @-21
	CMP -207, <-120
	SPL 0, 10
	CMP 0, 400
	CMP 0, 400
	SPL 0, 10
	ADD 210, 60
	SPL 0, -815
	SPL 0, -815
	SPL 0, -815
	SPL 0, -815
	JMP -0, @-20
	JMP -0, @-20
