00:21:38 DEBUG : Logs will be stored at 'C:/Users/user/Desktop/FPGA_DMA2/FPGA_AI_v2/ws/IDE.log'.
00:21:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\user\Desktop\FPGA_DMA2\FPGA_AI_v2\ws\temp_xsdb_launch_script.tcl
00:21:42 INFO  : Registering command handlers for Vitis TCF services
00:21:43 INFO  : Platform repository initialization has completed.
00:21:46 INFO  : XSCT server has started successfully.
00:21:46 INFO  : plnx-install-location is set to ''
00:21:50 INFO  : Successfully done setting XSCT server connection channel  
00:21:50 INFO  : Successfully done query RDI_DATADIR 
00:21:50 INFO  : Successfully done setting workspace for the tool. 
00:24:23 INFO  : The hardware specification used by project 'xaxidma_example_sg_poll_1' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
00:24:24 INFO  : The file 'C:\Users\user\Desktop\FPGA_DMA2\FPGA_AI_v2\ws\xaxidma_example_sg_poll_1\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
00:24:25 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\user\Desktop\FPGA_DMA2\FPGA_AI_v2\ws\xaxidma_example_sg_poll_1\_ide\bitstream' in project 'xaxidma_example_sg_poll_1'.
00:24:25 INFO  : The file 'C:\Users\user\Desktop\FPGA_DMA2\FPGA_AI_v2\ws\xaxidma_example_sg_poll_1\_ide\psinit\ps7_init.tcl' stored in project is removed.
00:24:28 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\user\Desktop\FPGA_DMA2\FPGA_AI_v2\ws\xaxidma_example_sg_poll_1\_ide\psinit' in project 'xaxidma_example_sg_poll_1'.
00:24:48 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
00:25:22 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_sg_poll_1'...
00:27:14 INFO  : Hardware specification for platform project 'DMA' is updated.
00:27:45 INFO  : Result from executing command 'getProjects': DMA
00:27:45 INFO  : Result from executing command 'getPlatforms': DMA|C:/Users/user/Desktop/TesstDMA_testagian_fuck/ws/DMA/export/DMA/DMA.xpfm;xilinx_vck190_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
00:30:20 INFO  : Result from executing command 'getProjects': DMA
00:30:20 INFO  : Result from executing command 'getPlatforms': DMA|C:/Users/user/Desktop/TesstDMA_testagian_fuck/ws/DMA/export/DMA/DMA.xpfm;xilinx_vck190_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
00:30:49 INFO  : Result from executing command 'getProjects': DMA
00:30:49 INFO  : Result from executing command 'getPlatforms': DMA|C:/Users/user/Desktop/FPGA_DMA2/FPGA_AI_v2/ws/DMA/export/DMA/DMA.xpfm;DMA|C:/Users/user/Desktop/TesstDMA_testagian_fuck/ws/DMA/export/DMA/DMA.xpfm;xilinx_vck190_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
00:31:17 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_sg_poll_1'...
00:31:43 INFO  : The hardware specification used by project 'xaxidma_example_sg_poll_1' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
00:31:48 INFO  : The file 'C:\Users\user\Desktop\FPGA_DMA2\FPGA_AI_v2\ws\xaxidma_example_sg_poll_1\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
00:31:48 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\user\Desktop\FPGA_DMA2\FPGA_AI_v2\ws\xaxidma_example_sg_poll_1\_ide\bitstream' in project 'xaxidma_example_sg_poll_1'.
00:31:48 INFO  : The file 'C:\Users\user\Desktop\FPGA_DMA2\FPGA_AI_v2\ws\xaxidma_example_sg_poll_1\_ide\psinit\ps7_init.tcl' stored in project is removed.
00:31:52 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\user\Desktop\FPGA_DMA2\FPGA_AI_v2\ws\xaxidma_example_sg_poll_1\_ide\psinit' in project 'xaxidma_example_sg_poll_1'.
00:31:58 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_sg_poll_1'...
00:48:20 DEBUG : Logs will be stored at 'C:/Users/user/Desktop/FPGA_DMA2/FPGA_AI_v2/ws/IDE.log'.
00:48:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\user\Desktop\FPGA_DMA2\FPGA_AI_v2\ws\temp_xsdb_launch_script.tcl
00:48:23 INFO  : XSCT server has started successfully.
00:48:23 INFO  : plnx-install-location is set to ''
00:48:23 INFO  : Successfully done setting XSCT server connection channel  
00:48:23 INFO  : Successfully done setting workspace for the tool. 
00:48:23 INFO  : Registering command handlers for Vitis TCF services
00:48:23 INFO  : Successfully done query RDI_DATADIR 
00:48:24 INFO  : Platform repository initialization has completed.
00:52:53 DEBUG : Logs will be stored at 'C:/Users/user/Desktop/FPGA_DMA2/FPGA_AI_v2/ws/IDE.log'.
00:52:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\user\Desktop\FPGA_DMA2\FPGA_AI_v2\ws\temp_xsdb_launch_script.tcl
00:52:56 INFO  : XSCT server has started successfully.
00:52:56 INFO  : plnx-install-location is set to ''
00:52:56 INFO  : Successfully done setting XSCT server connection channel  
00:52:56 INFO  : Successfully done setting workspace for the tool. 
00:52:57 INFO  : Successfully done query RDI_DATADIR 
00:52:57 INFO  : Registering command handlers for Vitis TCF services
00:52:58 INFO  : Platform repository initialization has completed.
