// SPDX-License-Identifier: GPL-2.0
/* Copyright(c) 2021 Huawei Technologies Co., Ltd */

#include <linux/kernel.h>
#include <linux/pci.h>
#include <linux/msi.h>
#include <linux/types.h>
#include <linux/delay.h>
#include <linux/module.h>
#include <linux/semaphore.h>
#include <linux/interrupt.h>

#include "ossl_knl.h"
#include "hinic3_crm.h"
#include "hinic3_hw.h"
#include "hinic3_common.h"
#include "hinic3_csr.h"
#include "hinic3_hwdev.h"
#include "hinic3_hwif.h"
#include "hinic3_mgmt.h"
#include "hinic3_hw_cfg.h"
#include "hinic3_cmdq.h"
#include "mpu_inband_cmd_defs.h"
#include "hinic3_hw_comm.h"

#define	HINIC3_MSIX_CNT_LLI_TIMER_SHIFT			0
#define	HINIC3_MSIX_CNT_LLI_CREDIT_SHIFT		8
#define	HINIC3_MSIX_CNT_COALESC_TIMER_SHIFT		8
#define	HINIC3_MSIX_CNT_PENDING_SHIFT			8
#define	HINIC3_MSIX_CNT_RESEND_TIMER_SHIFT		29

#define	HINIC3_MSIX_CNT_LLI_TIMER_MASK			0xFFU
#define	HINIC3_MSIX_CNT_LLI_CREDIT_MASK			0xFFU
#define	HINIC3_MSIX_CNT_COALESC_TIMER_MASK		0xFFU
#define	HINIC3_MSIX_CNT_PENDING_MASK			0x1FU
#define	HINIC3_MSIX_CNT_RESEND_TIMER_MASK		0x7U

#define HINIC3_MSIX_CNT_SET(val, member)		\
		(((val) & HINIC3_MSIX_CNT_##member##_MASK) << \
		HINIC3_MSIX_CNT_##member##_SHIFT)

#define DEFAULT_RX_BUF_SIZE	((u16)0xB)

enum hinic3_rx_buf_size {
	HINIC3_RX_BUF_SIZE_32B = 0x20,
	HINIC3_RX_BUF_SIZE_64B = 0x40,
	HINIC3_RX_BUF_SIZE_96B = 0x60,
	HINIC3_RX_BUF_SIZE_128B = 0x80,
	HINIC3_RX_BUF_SIZE_192B = 0xC0,
	HINIC3_RX_BUF_SIZE_256B = 0x100,
	HINIC3_RX_BUF_SIZE_384B = 0x180,
	HINIC3_RX_BUF_SIZE_512B = 0x200,
	HINIC3_RX_BUF_SIZE_768B = 0x300,
	HINIC3_RX_BUF_SIZE_1K = 0x400,
	HINIC3_RX_BUF_SIZE_1_5K = 0x600,
	HINIC3_RX_BUF_SIZE_2K = 0x800,
	HINIC3_RX_BUF_SIZE_3K = 0xC00,
	HINIC3_RX_BUF_SIZE_4K = 0x1000,
	HINIC3_RX_BUF_SIZE_8K = 0x2000,
	HINIC3_RX_BUF_SIZE_16K = 0x4000,
};

const int hinic3_hw_rx_buf_size[] = {
	HINIC3_RX_BUF_SIZE_32B,
	HINIC3_RX_BUF_SIZE_64B,
	HINIC3_RX_BUF_SIZE_96B,
	HINIC3_RX_BUF_SIZE_128B,
	HINIC3_RX_BUF_SIZE_192B,
	HINIC3_RX_BUF_SIZE_256B,
	HINIC3_RX_BUF_SIZE_384B,
	HINIC3_RX_BUF_SIZE_512B,
	HINIC3_RX_BUF_SIZE_768B,
	HINIC3_RX_BUF_SIZE_1K,
	HINIC3_RX_BUF_SIZE_1_5K,
	HINIC3_RX_BUF_SIZE_2K,
	HINIC3_RX_BUF_SIZE_3K,
	HINIC3_RX_BUF_SIZE_4K,
	HINIC3_RX_BUF_SIZE_8K,
	HINIC3_RX_BUF_SIZE_16K,
};

static inline int comm_msg_to_mgmt_sync(struct hinic3_hwdev *hwdev, u16 cmd, void *buf_in,
					u16 in_size, void *buf_out, u16 *out_size)
{
	return hinic3_msg_to_mgmt_sync(hwdev, HINIC3_MOD_COMM, cmd, buf_in,
				       in_size, buf_out, out_size, 0,
				       HINIC3_CHANNEL_COMM);
}

static inline int comm_msg_to_mgmt_sync_ch(struct hinic3_hwdev *hwdev, u16 cmd, void *buf_in,
					   u16 in_size, void *buf_out, u16 *out_size, u16 channel)
{
	return hinic3_msg_to_mgmt_sync(hwdev, HINIC3_MOD_COMM, cmd, buf_in,
				       in_size, buf_out, out_size, 0, channel);
}

int hinic3_get_interrupt_cfg(void *dev, struct interrupt_info *info,
			     u16 channel)
{
	struct hinic3_hwdev *hwdev = dev;
	struct comm_cmd_msix_config msix_cfg;
	u16 out_size = sizeof(msix_cfg);
	int err;

	if (!hwdev || !info)
		return -EINVAL;

	memset(&msix_cfg, 0, sizeof(msix_cfg));
	msix_cfg.func_id = hinic3_global_func_id(hwdev);
	msix_cfg.msix_index = info->msix_index;
	msix_cfg.opcode = MGMT_MSG_CMD_OP_GET;

	err = comm_msg_to_mgmt_sync_ch(hwdev, COMM_MGMT_CMD_CFG_MSIX_CTRL_REG,
				       &msix_cfg, sizeof(msix_cfg), &msix_cfg,
				       &out_size, channel);
	if (err || !out_size || msix_cfg.head.status) {
		sdk_err(hwdev->dev_hdl, "Failed to get interrupt config, err: %d, status: 0x%x, out size: 0x%x, channel: 0x%x\n",
			err, msix_cfg.head.status, out_size, channel);
		return -EINVAL;
	}

	info->lli_credit_limit = msix_cfg.lli_credit_cnt;
	info->lli_timer_cfg = msix_cfg.lli_timer_cnt;
	info->pending_limt = msix_cfg.pending_cnt;
	info->coalesc_timer_cfg = msix_cfg.coalesce_timer_cnt;
	info->resend_timer_cfg = msix_cfg.resend_timer_cnt;

	return 0;
}

int hinic3_set_interrupt_cfg_direct(void *hwdev, struct interrupt_info *info,
				    u16 channel)
{
	struct comm_cmd_msix_config msix_cfg;
	u16 out_size = sizeof(msix_cfg);
	int err;

	if (!hwdev)
		return -EINVAL;

	memset(&msix_cfg, 0, sizeof(msix_cfg));
	msix_cfg.func_id = hinic3_global_func_id(hwdev);
	msix_cfg.msix_index = (u16)info->msix_index;
	msix_cfg.opcode = MGMT_MSG_CMD_OP_SET;

	msix_cfg.lli_credit_cnt = info->lli_credit_limit;
	msix_cfg.lli_timer_cnt = info->lli_timer_cfg;
	msix_cfg.pending_cnt = info->pending_limt;
	msix_cfg.coalesce_timer_cnt = info->coalesc_timer_cfg;
	msix_cfg.resend_timer_cnt = info->resend_timer_cfg;

	err = comm_msg_to_mgmt_sync_ch(hwdev, COMM_MGMT_CMD_CFG_MSIX_CTRL_REG,
				       &msix_cfg, sizeof(msix_cfg), &msix_cfg,
				       &out_size, channel);
	if (err || !out_size || msix_cfg.head.status) {
		sdk_err(((struct hinic3_hwdev *)hwdev)->dev_hdl,
			"Failed to set interrupt config, err: %d, status: 0x%x, out size: 0x%x, channel: 0x%x\n",
			err, msix_cfg.head.status, out_size, channel);
		return -EINVAL;
	}

	return 0;
}

int hinic3_set_interrupt_cfg(void *dev, struct interrupt_info info, u16 channel)
{
	struct interrupt_info temp_info;
	struct hinic3_hwdev *hwdev = dev;
	int err;

	if (!hwdev)
		return -EINVAL;

	temp_info.msix_index = info.msix_index;

	err = hinic3_get_interrupt_cfg(hwdev, &temp_info, channel);
	if (err != 0)
		return -EINVAL;

	if (!info.lli_set) {
		info.lli_credit_limit = temp_info.lli_credit_limit;
		info.lli_timer_cfg = temp_info.lli_timer_cfg;
	}

	if (!info.interrupt_coalesc_set) {
		info.pending_limt = temp_info.pending_limt;
		info.coalesc_timer_cfg = temp_info.coalesc_timer_cfg;
		info.resend_timer_cfg = temp_info.resend_timer_cfg;
	}

	return hinic3_set_interrupt_cfg_direct(hwdev, &info, channel);
}
EXPORT_SYMBOL(hinic3_set_interrupt_cfg);

void hinic3_misx_intr_clear_resend_bit(void *hwdev, u16 msix_idx,
				       u8 clear_resend_en)
{
	struct hinic3_hwif *hwif = NULL;
	u32 msix_ctrl = 0, addr;

	if (!hwdev)
		return;

	hwif = ((struct hinic3_hwdev *)hwdev)->hwif;

	msix_ctrl = HINIC3_MSI_CLR_INDIR_SET(msix_idx, SIMPLE_INDIR_IDX) |
		    HINIC3_MSI_CLR_INDIR_SET(clear_resend_en, RESEND_TIMER_CLR);

	addr = HINIC3_CSR_FUNC_MSI_CLR_WR_ADDR;
	hinic3_hwif_write_reg(hwif, addr, msix_ctrl);
}
EXPORT_SYMBOL(hinic3_misx_intr_clear_resend_bit);

int hinic3_set_wq_page_size(void *hwdev, u16 func_idx, u32 page_size,
			    u16 channel)
{
	struct comm_cmd_wq_page_size page_size_info;
	u16 out_size = sizeof(page_size_info);
	int err;

	memset(&page_size_info, 0, sizeof(page_size_info));
	page_size_info.func_id = func_idx;
	page_size_info.page_size = HINIC3_PAGE_SIZE_HW(page_size);
	page_size_info.opcode = MGMT_MSG_CMD_OP_SET;

	err = comm_msg_to_mgmt_sync_ch(hwdev, COMM_MGMT_CMD_CFG_PAGESIZE,
				       &page_size_info, sizeof(page_size_info),
				       &page_size_info, &out_size, channel);
	if (err || !out_size || page_size_info.head.status) {
		sdk_err(((struct hinic3_hwdev *)hwdev)->dev_hdl,
			"Failed to set wq page size, err: %d, status: 0x%x, out_size: 0x%x, channel: 0x%x\n",
			err, page_size_info.head.status, out_size, channel);
		return -EFAULT;
	}

	return 0;
}

int hinic3_func_reset(void *dev, u16 func_id, u64 reset_flag, u16 channel)
{
	struct comm_cmd_func_reset func_reset;
	struct hinic3_hwdev *hwdev = dev;
	u16 out_size = sizeof(func_reset);
	int err = 0;

	if (!dev) {
		pr_err("Invalid para: dev is null.\n");
		return -EINVAL;
	}

	sdk_info(hwdev->dev_hdl, "Function is reset, flag: 0x%llx, channel:0x%x\n",
		 reset_flag, channel);

	memset(&func_reset, 0, sizeof(func_reset));
	func_reset.func_id = func_id;
	func_reset.reset_flag = reset_flag;
	err = comm_msg_to_mgmt_sync_ch(hwdev, COMM_MGMT_CMD_FUNC_RESET,
				       &func_reset, sizeof(func_reset),
				       &func_reset, &out_size, channel);
	if (err || !out_size || func_reset.head.status) {
		sdk_err(hwdev->dev_hdl, "Failed to reset func resources, reset_flag 0x%llx, err: %d, status: 0x%x, out_size: 0x%x\n",
			reset_flag, err, func_reset.head.status, out_size);
		return -EIO;
	}

	return 0;
}
EXPORT_SYMBOL(hinic3_func_reset);

static u16 get_hw_rx_buf_size(int rx_buf_sz)
{
	u16 num_hw_types =
		sizeof(hinic3_hw_rx_buf_size) /
		sizeof(hinic3_hw_rx_buf_size[0]);
	u16 i;

	for (i = 0; i < num_hw_types; i++) {
		if (hinic3_hw_rx_buf_size[i] == rx_buf_sz)
			return i;
	}

	pr_err("Chip can't support rx buf size of %d\n", rx_buf_sz);

	return DEFAULT_RX_BUF_SIZE; /* default 2K */
}

int hinic3_set_root_ctxt(void *hwdev, u32 rq_depth, u32 sq_depth, int rx_buf_sz,
			 u16 channel)
{
	struct comm_cmd_root_ctxt root_ctxt;
	u16 out_size = sizeof(root_ctxt);
	int err;

	if (!hwdev)
		return -EINVAL;

	memset(&root_ctxt, 0, sizeof(root_ctxt));
	root_ctxt.func_id = hinic3_global_func_id(hwdev);

	root_ctxt.set_cmdq_depth = 0;
	root_ctxt.cmdq_depth = 0;

	root_ctxt.lro_en = 1;

	root_ctxt.rq_depth  = (u16)ilog2(rq_depth);
	root_ctxt.rx_buf_sz = get_hw_rx_buf_size(rx_buf_sz);
	root_ctxt.sq_depth  = (u16)ilog2(sq_depth);

	err = comm_msg_to_mgmt_sync_ch(hwdev, COMM_MGMT_CMD_SET_VAT,
				       &root_ctxt, sizeof(root_ctxt),
				       &root_ctxt, &out_size, channel);
	if (err || !out_size || root_ctxt.head.status) {
		sdk_err(((struct hinic3_hwdev *)hwdev)->dev_hdl,
			"Failed to set root context, err: %d, status: 0x%x, out_size: 0x%x, channel: 0x%x\n",
			err, root_ctxt.head.status, out_size, channel);
		return -EFAULT;
	}

	return 0;
}
EXPORT_SYMBOL(hinic3_set_root_ctxt);

int hinic3_clean_root_ctxt(void *hwdev, u16 channel)
{
	struct comm_cmd_root_ctxt root_ctxt;
	u16 out_size = sizeof(root_ctxt);
	int err;

	if (!hwdev)
		return -EINVAL;

	memset(&root_ctxt, 0, sizeof(root_ctxt));
	root_ctxt.func_id = hinic3_global_func_id(hwdev);

	err = comm_msg_to_mgmt_sync_ch(hwdev, COMM_MGMT_CMD_SET_VAT,
				       &root_ctxt, sizeof(root_ctxt),
				       &root_ctxt, &out_size, channel);
	if (err || !out_size || root_ctxt.head.status) {
		sdk_err(((struct hinic3_hwdev *)hwdev)->dev_hdl,
			"Failed to set root context, err: %d, status: 0x%x, out_size: 0x%x, channel: 0x%x\n",
			err, root_ctxt.head.status, out_size, channel);
		return -EFAULT;
	}

	return 0;
}
EXPORT_SYMBOL(hinic3_clean_root_ctxt);

int hinic3_set_cmdq_depth(void *hwdev, u16 cmdq_depth)
{
	struct comm_cmd_root_ctxt root_ctxt;
	u16 out_size = sizeof(root_ctxt);
	int err;

	memset(&root_ctxt, 0, sizeof(root_ctxt));
	root_ctxt.func_id = hinic3_global_func_id(hwdev);

	root_ctxt.set_cmdq_depth = 1;
	root_ctxt.cmdq_depth = (u8)ilog2(cmdq_depth);

	err = comm_msg_to_mgmt_sync(hwdev, COMM_MGMT_CMD_SET_VAT, &root_ctxt,
				    sizeof(root_ctxt), &root_ctxt, &out_size);
	if (err || !out_size || root_ctxt.head.status) {
		sdk_err(((struct hinic3_hwdev *)hwdev)->dev_hdl,
			"Failed to set cmdq depth, err: %d, status: 0x%x, out_size: 0x%x\n",
			err, root_ctxt.head.status, out_size);
		return -EFAULT;
	}

	return 0;
}

int hinic3_set_cmdq_ctxt(struct hinic3_hwdev *hwdev, u8 cmdq_id,
			 struct cmdq_ctxt_info *ctxt)
{
	struct comm_cmd_cmdq_ctxt cmdq_ctxt;
	u16 out_size = sizeof(cmdq_ctxt);
	int err;

	memset(&cmdq_ctxt, 0, sizeof(cmdq_ctxt));
	memcpy(&cmdq_ctxt.ctxt, ctxt, sizeof(struct cmdq_ctxt_info));
	cmdq_ctxt.func_id = hinic3_global_func_id(hwdev);
	cmdq_ctxt.cmdq_id = cmdq_id;

	err = comm_msg_to_mgmt_sync(hwdev, COMM_MGMT_CMD_SET_CMDQ_CTXT,
				    &cmdq_ctxt, sizeof(cmdq_ctxt),
				    &cmdq_ctxt, &out_size);
	if (err || !out_size || cmdq_ctxt.head.status) {
		sdk_err(hwdev->dev_hdl, "Failed to set cmdq ctxt, err: %d, status: 0x%x, out_size: 0x%x\n",
			err, cmdq_ctxt.head.status, out_size);
		return -EFAULT;
	}

	return 0;
}

int hinic3_set_ceq_ctrl_reg(struct hinic3_hwdev *hwdev, u16 q_id,
			    u32 ctrl0, u32 ctrl1)
{
	struct comm_cmd_ceq_ctrl_reg ceq_ctrl;
	u16 out_size = sizeof(ceq_ctrl);
	int err;

	memset(&ceq_ctrl, 0, sizeof(ceq_ctrl));
	ceq_ctrl.func_id = hinic3_global_func_id(hwdev);
	ceq_ctrl.q_id = q_id;
	ceq_ctrl.ctrl0 = ctrl0;
	ceq_ctrl.ctrl1 = ctrl1;

	err = comm_msg_to_mgmt_sync(hwdev, COMM_MGMT_CMD_SET_CEQ_CTRL_REG,
				    &ceq_ctrl, sizeof(ceq_ctrl),
				    &ceq_ctrl, &out_size);
	if (err || !out_size || ceq_ctrl.head.status) {
		sdk_err(hwdev->dev_hdl, "Failed to set ceq %u ctrl reg, err: %d status: 0x%x, out_size: 0x%x\n",
			q_id, err, ceq_ctrl.head.status, out_size);
		return -EFAULT;
	}

	return 0;
}

int hinic3_set_dma_attr_tbl(struct hinic3_hwdev *hwdev, u8 entry_idx, u8 st, u8 at, u8 ph,
			    u8 no_snooping, u8 tph_en)
{
	struct comm_cmd_dma_attr_config dma_attr;
	u16 out_size = sizeof(dma_attr);
	int err;

	memset(&dma_attr, 0, sizeof(dma_attr));
	dma_attr.func_id = hinic3_global_func_id(hwdev);
	dma_attr.entry_idx = entry_idx;
	dma_attr.st = st;
	dma_attr.at = at;
	dma_attr.ph = ph;
	dma_attr.no_snooping = no_snooping;
	dma_attr.tph_en = tph_en;

	err = comm_msg_to_mgmt_sync(hwdev, COMM_MGMT_CMD_SET_DMA_ATTR, &dma_attr, sizeof(dma_attr),
				    &dma_attr, &out_size);
	if (err || !out_size || dma_attr.head.status) {
		sdk_err(hwdev->dev_hdl, "Failed to set dma attr, err: %d, status: 0x%x, out_size: 0x%x\n",
			err, dma_attr.head.status, out_size);
		return -EIO;
	}

	return 0;
}

int hinic3_set_bdf_ctxt(void *hwdev, u8 bus, u8 device, u8 function)
{
	struct comm_cmd_bdf_info bdf_info;
	u16 out_size = sizeof(bdf_info);
	int err;

	if (!hwdev)
		return -EINVAL;

	memset(&bdf_info, 0, sizeof(bdf_info));
	bdf_info.function_idx = hinic3_global_func_id(hwdev);
	bdf_info.bus = bus;
	bdf_info.device = device;
	bdf_info.function = function;

	err = comm_msg_to_mgmt_sync(hwdev, COMM_MGMT_CMD_SEND_BDF_INFO,
				    &bdf_info, sizeof(bdf_info),
				    &bdf_info, &out_size);
	if (err || !out_size || bdf_info.head.status) {
		sdk_err(((struct hinic3_hwdev *)hwdev)->dev_hdl,
			"Failed to set bdf info to MPU, err: %d, status: 0x%x, out_size: 0x%x\n",
			err, bdf_info.head.status, out_size);
		return -EIO;
	}

	return 0;
}

int hinic3_sync_time(void *hwdev, u64 time)
{
	struct comm_cmd_sync_time time_info;
	u16 out_size = sizeof(time_info);
	int err;

	memset(&time_info, 0, sizeof(time_info));
	time_info.mstime = time;
	err = comm_msg_to_mgmt_sync(hwdev, COMM_MGMT_CMD_SYNC_TIME, &time_info,
				    sizeof(time_info), &time_info, &out_size);
	if (err || time_info.head.status || !out_size) {
		sdk_err(((struct hinic3_hwdev *)hwdev)->dev_hdl,
			"Failed to sync time to mgmt, err: %d, status: 0x%x, out size: 0x%x\n",
			err, time_info.head.status, out_size);
		return -EIO;
	}

	return 0;
}

int hinic3_set_ppf_flr_type(void *hwdev, enum hinic3_ppf_flr_type flr_type)
{
	struct comm_cmd_ppf_flr_type_set flr_type_set;
	u16 out_size = sizeof(struct comm_cmd_ppf_flr_type_set);
	struct hinic3_hwdev *dev = hwdev;
	int err;

	if (!hwdev)
		return -EINVAL;

	memset(&flr_type_set, 0, sizeof(flr_type_set));
	flr_type_set.func_id = hinic3_global_func_id(hwdev);
	flr_type_set.ppf_flr_type = flr_type;

	err = comm_msg_to_mgmt_sync(hwdev, COMM_MGMT_CMD_SET_PPF_FLR_TYPE,
				    &flr_type_set, sizeof(flr_type_set),
				    &flr_type_set, &out_size);
	if (err || !out_size || flr_type_set.head.status) {
		sdk_err(dev->dev_hdl, "Failed to set ppf flr type, err: %d, status: 0x%x, out size: 0x%x\n",
			err, flr_type_set.head.status, out_size);
		return -EIO;
	}

	return 0;
}
EXPORT_SYMBOL(hinic3_set_ppf_flr_type);

int hinic3_set_ppf_tbl_hotreplace_flag(void *hwdev, u8 flag)
{
	struct comm_cmd_ppf_tbl_htrp_config htr_info = {0};
	u16 out_size = sizeof(struct comm_cmd_ppf_tbl_htrp_config);
	struct hinic3_hwdev *dev = hwdev;
	int ret;

	if (!hwdev) {
		sdk_err(dev->dev_hdl, "Sdk set ppf table hotreplace flag para is null");
		return -EINVAL;
	}

	htr_info.hotreplace_flag = flag;
	ret = comm_msg_to_mgmt_sync(hwdev, COMM_MGMT_CMD_SET_PPF_TBL_HTR_FLG,
				    &htr_info, sizeof(htr_info), &htr_info, &out_size);
	if (ret != 0 || htr_info.head.status != 0) {
		sdk_err(dev->dev_hdl, "Send mbox to mpu failed in sdk, ret:%d, status:%u",
			ret, htr_info.head.status);
		return -EIO;
	}

	return 0;
}
EXPORT_SYMBOL(hinic3_set_ppf_tbl_hotreplace_flag);

static int hinic3_get_fw_ver(struct hinic3_hwdev *hwdev, enum hinic3_fw_ver_type type,
			     u8 *mgmt_ver, u8 version_size, u16 channel)
{
	struct comm_cmd_get_fw_version fw_ver;
	u16 out_size = sizeof(fw_ver);
	int err;

	if (!hwdev || !mgmt_ver)
		return -EINVAL;

	memset(&fw_ver, 0, sizeof(fw_ver));
	fw_ver.fw_type = type;
	err = comm_msg_to_mgmt_sync_ch(hwdev, COMM_MGMT_CMD_GET_FW_VERSION,
				       &fw_ver, sizeof(fw_ver), &fw_ver,
				       &out_size, channel);
	if (err || !out_size || fw_ver.head.status) {
		sdk_err(hwdev->dev_hdl,
			"Failed to get fw version, err: %d, status: 0x%x, out size: 0x%x, channel: 0x%x\n",
			err, fw_ver.head.status, out_size, channel);
		return -EIO;
	}

	memcpy(mgmt_ver, fw_ver.ver, version_size);

	return 0;
}

int hinic3_get_mgmt_version(void *hwdev, u8 *mgmt_ver, u8 version_size,
			    u16 channel)
{
	return hinic3_get_fw_ver(hwdev, HINIC3_FW_VER_TYPE_MPU, mgmt_ver,
				 version_size, channel);
}
EXPORT_SYMBOL(hinic3_get_mgmt_version);

int hinic3_get_fw_version(void *hwdev, struct hinic3_fw_version *fw_ver,
			  u16 channel)
{
	int err;

	if (!hwdev || !fw_ver)
		return -EINVAL;

	err = hinic3_get_fw_ver(hwdev, HINIC3_FW_VER_TYPE_MPU,
				fw_ver->mgmt_ver, sizeof(fw_ver->mgmt_ver),
				channel);
	if (err != 0)
		return err;

	err = hinic3_get_fw_ver(hwdev, HINIC3_FW_VER_TYPE_NPU,
				fw_ver->microcode_ver,
				sizeof(fw_ver->microcode_ver), channel);
	if (err != 0)
		return err;

	return hinic3_get_fw_ver(hwdev, HINIC3_FW_VER_TYPE_BOOT,
				 fw_ver->boot_ver, sizeof(fw_ver->boot_ver),
				 channel);
}
EXPORT_SYMBOL(hinic3_get_fw_version);

static int hinic3_comm_features_nego(void *hwdev, u8 opcode, u64 *s_feature,
				     u16 size)
{
	struct comm_cmd_feature_nego feature_nego;
	u16 out_size = sizeof(feature_nego);
	struct hinic3_hwdev *dev = hwdev;
	int err;

	if (!hwdev || !s_feature || size > COMM_MAX_FEATURE_QWORD)
		return -EINVAL;

	memset(&feature_nego, 0, sizeof(feature_nego));
	feature_nego.func_id = hinic3_global_func_id(hwdev);
	feature_nego.opcode = opcode;
	if (opcode == MGMT_MSG_CMD_OP_SET) {
		memcpy(feature_nego.s_feature, s_feature, (size * sizeof(u64)));
	}

	err = comm_msg_to_mgmt_sync(hwdev, COMM_MGMT_CMD_FEATURE_NEGO,
				    &feature_nego, sizeof(feature_nego),
				    &feature_nego, &out_size);
	if (err || !out_size || feature_nego.head.status) {
		sdk_err(dev->dev_hdl, "Failed to negotiate feature, err: %d, status: 0x%x, out size: 0x%x\n",
			err, feature_nego.head.status, out_size);
		return -EINVAL;
	}

	if (opcode == MGMT_MSG_CMD_OP_GET)
		memcpy(s_feature, feature_nego.s_feature, (COMM_MAX_FEATURE_QWORD * sizeof(u64)));

	return 0;
}

int hinic3_get_comm_features(void *hwdev, u64 *s_feature, u16 size)
{
	return hinic3_comm_features_nego(hwdev, MGMT_MSG_CMD_OP_GET, s_feature,
					 size);
}

int hinic3_set_comm_features(void *hwdev, u64 *s_feature, u16 size)
{
	return hinic3_comm_features_nego(hwdev, MGMT_MSG_CMD_OP_SET, s_feature,
					 size);
}

int hinic3_comm_channel_detect(struct hinic3_hwdev *hwdev)
{
	struct comm_cmd_channel_detect channel_detect_info;
	u16 out_size = sizeof(channel_detect_info);
	int err;

	if (!hwdev)
		return -EINVAL;

	memset(&channel_detect_info, 0, sizeof(channel_detect_info));
	channel_detect_info.func_id = hinic3_global_func_id(hwdev);

	err = comm_msg_to_mgmt_sync(hwdev, COMM_MGMT_CMD_CHANNEL_DETECT,
				    &channel_detect_info, sizeof(channel_detect_info),
				    &channel_detect_info, &out_size);
	if ((channel_detect_info.head.status != HINIC3_MGMT_CMD_UNSUPPORTED &&
	     channel_detect_info.head.status) || err || !out_size) {
		sdk_err(hwdev->dev_hdl, "Failed to send channel detect, err: %d, status: 0x%x, out size: 0x%x\n",
			err, channel_detect_info.head.status, out_size);
		return -EINVAL;
	}

	return 0;
}

int hinic3_func_tmr_bitmap_set(void *hwdev, u16 func_id, bool en)
{
	struct comm_cmd_func_tmr_bitmap_op bitmap_op;
	u16 out_size = sizeof(bitmap_op);
	int err;

	if (!hwdev)
		return -EINVAL;

	memset(&bitmap_op, 0, sizeof(bitmap_op));
	bitmap_op.func_id = func_id;
	bitmap_op.opcode = en ? FUNC_TMR_BITMAP_ENABLE : FUNC_TMR_BITMAP_DISABLE;

	err = comm_msg_to_mgmt_sync(hwdev, COMM_MGMT_CMD_SET_FUNC_TMR_BITMAT,
				    &bitmap_op, sizeof(bitmap_op),
				    &bitmap_op, &out_size);
	if (err || !out_size || bitmap_op.head.status) {
		sdk_err(((struct hinic3_hwdev *)hwdev)->dev_hdl,
			"Failed to set timer bitmap, err: %d, status: 0x%x, out_size: 0x%x\n",
			err, bitmap_op.head.status, out_size);
		return -EFAULT;
	}

	return 0;
}

static int ppf_ht_gpa_malloc(struct hinic3_hwdev *hwdev, struct hinic3_page_addr *pg0,
			     struct hinic3_page_addr *pg1)
{
	pg0->virt_addr = dma_zalloc_coherent(hwdev->dev_hdl,
					     HINIC3_HT_GPA_PAGE_SIZE,
					     &pg0->phys_addr, GFP_KERNEL);
	if (!pg0->virt_addr) {
		sdk_err(hwdev->dev_hdl, "Alloc pg0 page addr failed\n");
		return -EFAULT;
	}

	pg1->virt_addr = dma_zalloc_coherent(hwdev->dev_hdl,
					     HINIC3_HT_GPA_PAGE_SIZE,
					     &pg1->phys_addr, GFP_KERNEL);
	if (!pg1->virt_addr) {
		sdk_err(hwdev->dev_hdl, "Alloc pg1 page addr failed\n");
		return -EFAULT;
	}

	return 0;
}

static void ppf_ht_gpa_free(struct hinic3_hwdev *hwdev, struct hinic3_page_addr *pg0,
			    struct hinic3_page_addr *pg1)
{
	if (pg0->virt_addr) {
		dma_free_coherent(hwdev->dev_hdl, HINIC3_HT_GPA_PAGE_SIZE, pg0->virt_addr,
				  (dma_addr_t)(pg0->phys_addr));
		pg0->virt_addr = NULL;
	}
	if (pg1->virt_addr) {
		dma_free_coherent(hwdev->dev_hdl, HINIC3_HT_GPA_PAGE_SIZE, pg1->virt_addr,
				  (dma_addr_t)(pg1->phys_addr));
		pg1->virt_addr = NULL;
	}
}

static int ppf_ht_gpa_set(struct hinic3_hwdev *hwdev, struct hinic3_page_addr *pg0,
			  struct hinic3_page_addr *pg1)
{
	struct comm_cmd_ht_gpa ht_gpa_set;
	u16 out_size = sizeof(ht_gpa_set);
	int ret;

	memset(&ht_gpa_set, 0, sizeof(ht_gpa_set));

	ret = ppf_ht_gpa_malloc(hwdev, pg0, pg1);
	if (ret)
		return ret;

	ht_gpa_set.host_id = hinic3_host_id(hwdev);
	ht_gpa_set.page_pa0 = pg0->phys_addr;
	ht_gpa_set.page_pa1 = pg1->phys_addr;
	sdk_info(hwdev->dev_hdl, "PPF ht gpa set: page_addr0.pa=0x%llx, page_addr1.pa=0x%llx\n",
		 pg0->phys_addr, pg1->phys_addr);
	ret = comm_msg_to_mgmt_sync(hwdev, COMM_MGMT_CMD_SET_PPF_HT_GPA,
				    &ht_gpa_set, sizeof(ht_gpa_set),
				    &ht_gpa_set, &out_size);
	if (ret || !out_size || ht_gpa_set.head.status) {
		sdk_warn(hwdev->dev_hdl, "PPF ht gpa set failed, ret: %d, status: 0x%x, out_size: 0x%x\n",
			 ret, ht_gpa_set.head.status, out_size);
		return -EFAULT;
	}

	hwdev->page_pa0.phys_addr = pg0->phys_addr;
	hwdev->page_pa0.virt_addr = pg0->virt_addr;

	hwdev->page_pa1.phys_addr = pg1->phys_addr;
	hwdev->page_pa1.virt_addr = pg1->virt_addr;

	return 0;
}

int hinic3_ppf_ht_gpa_init(void *dev)
{
	struct hinic3_page_addr page_addr0[HINIC3_PPF_HT_GPA_SET_RETRY_TIMES];
	struct hinic3_page_addr page_addr1[HINIC3_PPF_HT_GPA_SET_RETRY_TIMES];
	struct hinic3_hwdev *hwdev = dev;
	int ret;
	int i;
	int j;
	size_t size;

	if (!dev) {
		pr_err("Invalid para: dev is null.\n");
		return -EINVAL;
	}

	size = HINIC3_PPF_HT_GPA_SET_RETRY_TIMES * sizeof(page_addr0[0]);
	memset(page_addr0, 0, size);
	memset(page_addr1, 0, size);

	for (i = 0; i < HINIC3_PPF_HT_GPA_SET_RETRY_TIMES; i++) {
		ret = ppf_ht_gpa_set(hwdev, &page_addr0[i], &page_addr1[i]);
		if (ret == 0)
			break;
	}

	for (j = 0; j < i; j++)
		ppf_ht_gpa_free(hwdev, &page_addr0[j], &page_addr1[j]);

	if (i >= HINIC3_PPF_HT_GPA_SET_RETRY_TIMES) {
		sdk_err(hwdev->dev_hdl, "PPF ht gpa init failed, retry times: %d\n",
			i);
		return -EFAULT;
	}

	return 0;
}

void hinic3_ppf_ht_gpa_deinit(void *dev)
{
	struct hinic3_hwdev *hwdev = dev;

	if (!dev) {
		pr_err("Invalid para: dev is null.\n");
		return;
	}

	if (hwdev->page_pa0.virt_addr) {
		dma_free_coherent(hwdev->dev_hdl, HINIC3_HT_GPA_PAGE_SIZE,
				  hwdev->page_pa0.virt_addr,
				  (dma_addr_t)(hwdev->page_pa0.phys_addr));
		hwdev->page_pa0.virt_addr = NULL;
	}

	if (hwdev->page_pa1.virt_addr) {
		dma_free_coherent(hwdev->dev_hdl, HINIC3_HT_GPA_PAGE_SIZE,
				  hwdev->page_pa1.virt_addr,
				  (dma_addr_t)hwdev->page_pa1.phys_addr);
		hwdev->page_pa1.virt_addr = NULL;
	}
}

static int set_ppf_tmr_status(struct hinic3_hwdev *hwdev,
			      enum ppf_tmr_status status)
{
	struct comm_cmd_ppf_tmr_op op;
	u16 out_size = sizeof(op);
	int err = 0;

	if (!hwdev)
		return -EINVAL;

	memset(&op, 0, sizeof(op));

	if (hinic3_func_type(hwdev) != TYPE_PPF)
		return -EFAULT;

	op.opcode = status;
	op.ppf_id = hinic3_ppf_idx(hwdev);

	err = comm_msg_to_mgmt_sync(hwdev, COMM_MGMT_CMD_SET_PPF_TMR, &op,
				    sizeof(op), &op, &out_size);
	if (err || !out_size || op.head.status) {
		sdk_err(hwdev->dev_hdl, "Failed to set ppf timer, err: %d, status: 0x%x, out_size: 0x%x\n",
			err, op.head.status, out_size);
		return -EFAULT;
	}

	return 0;
}

int hinic3_ppf_tmr_start(void *hwdev)
{
	if (!hwdev) {
		pr_err("Hwdev pointer is NULL for starting ppf timer\n");
		return -EINVAL;
	}

	return set_ppf_tmr_status(hwdev, HINIC_PPF_TMR_FLAG_START);
}
EXPORT_SYMBOL(hinic3_ppf_tmr_start);

int hinic3_ppf_tmr_stop(void *hwdev)
{
	if (!hwdev) {
		pr_err("Hwdev pointer is NULL for stop ppf timer\n");
		return -EINVAL;
	}

	return set_ppf_tmr_status(hwdev, HINIC_PPF_TMR_FLAG_STOP);
}
EXPORT_SYMBOL(hinic3_ppf_tmr_stop);

static int mqm_eqm_try_alloc_mem(struct hinic3_hwdev *hwdev, u32 page_size,
				 u32 page_num)
{
	struct hinic3_dma_addr_align *page_addr = hwdev->mqm_att.brm_srch_page_addr;
	u32 valid_num = 0;
	u32 flag = 1;
	u32 i = 0;
	int err;

	for (i = 0; i < page_num; i++) {
		err = hinic3_dma_zalloc_coherent_align(hwdev->dev_hdl, page_size,
						       page_size, GFP_KERNEL, page_addr);
		if (err) {
			flag = 0;
			break;
		}
		valid_num++;
		page_addr++;
	}

	if (flag == 1) {
		hwdev->mqm_att.page_size = page_size;
		hwdev->mqm_att.page_num = page_num;
	} else {
		page_addr = hwdev->mqm_att.brm_srch_page_addr;
		for (i = 0; i < valid_num; i++) {
			hinic3_dma_free_coherent_align(hwdev->dev_hdl, page_addr);
			page_addr++;
		}
		return -EFAULT;
	}

	return 0;
}

static int mqm_eqm_alloc_page_mem(struct hinic3_hwdev *hwdev)
{
	int ret = 0;
	u32 page_num;

	/* apply for 2M page, page number is chunk_num/1024 */
	page_num = (hwdev->mqm_att.chunk_num + 0x3ff) >> 0xa;
	ret = mqm_eqm_try_alloc_mem(hwdev, 0x2 * 0x400 * 0x400, page_num);
	if (ret == 0) {
		sdk_info(hwdev->dev_hdl, "[mqm_eqm_init] Alloc page_size 2M OK\n");
		return 0;
	}

	/* apply for 64KB page, page number is chunk_num/32 */
	page_num = (hwdev->mqm_att.chunk_num + 0x1f) >> 0x5;
	ret = mqm_eqm_try_alloc_mem(hwdev, 0x40 * 0x400, page_num);
	if (ret == 0) {
		sdk_info(hwdev->dev_hdl, "[mqm_eqm_init] Alloc page_size 64K OK\n");
		return 0;
	}

	/* apply for 4KB page, page number is chunk_num/2 */
	page_num = (hwdev->mqm_att.chunk_num + 1) >> 1;
	ret = mqm_eqm_try_alloc_mem(hwdev, 0x4 * 0x400, page_num);
	if (ret == 0) {
		sdk_info(hwdev->dev_hdl, "[mqm_eqm_init] Alloc page_size 4K OK\n");
		return 0;
	}

	return ret;
}

static void mqm_eqm_free_page_mem(struct hinic3_hwdev *hwdev)
{
	u32 i;
	struct hinic3_dma_addr_align *page_addr;

	page_addr = hwdev->mqm_att.brm_srch_page_addr;

	for (i = 0; i < hwdev->mqm_att.page_num; i++) {
		hinic3_dma_free_coherent_align(hwdev->dev_hdl, page_addr);
		page_addr++;
	}
}

static int mqm_eqm_set_cfg_2_hw(struct hinic3_hwdev *hwdev, u8 valid)
{
	struct comm_cmd_eqm_cfg info_eqm_cfg;
	u16 out_size = sizeof(info_eqm_cfg);
	int err;

	memset(&info_eqm_cfg, 0, sizeof(info_eqm_cfg));

	info_eqm_cfg.host_id = hinic3_host_id(hwdev);
	info_eqm_cfg.page_size = hwdev->mqm_att.page_size;
	info_eqm_cfg.valid = valid;
	err = comm_msg_to_mgmt_sync(hwdev, COMM_MGMT_CMD_SET_MQM_CFG_INFO,
				    &info_eqm_cfg, sizeof(info_eqm_cfg),
				    &info_eqm_cfg, &out_size);
	if (err || !out_size || info_eqm_cfg.head.status) {
		sdk_err(hwdev->dev_hdl, "Failed to init func table, err: %d, status: 0x%x, out_size: 0x%x\n",
			err, info_eqm_cfg.head.status, out_size);
		return -EFAULT;
	}

	return 0;
}

#define EQM_DATA_BUF_SIZE	1024

static int mqm_eqm_set_page_2_hw(struct hinic3_hwdev *hwdev)
{
	struct comm_cmd_eqm_search_gpa *info = NULL;
	struct hinic3_dma_addr_align *page_addr = NULL;
	void *send_buf = NULL;
	u16 send_buf_size;
	u32 i;
	u64 *gpa_hi52 = NULL;
	u64 gpa;
	u32 num;
	u32 start_idx;
	int err = 0;
	u16 out_size;
	u8  cmd;

	send_buf_size = sizeof(struct comm_cmd_eqm_search_gpa) +
			EQM_DATA_BUF_SIZE;
	send_buf = kzalloc(send_buf_size, GFP_KERNEL);
	if (!send_buf) {
		sdk_err(hwdev->dev_hdl, "Alloc virtual mem failed\r\n");
		return -EFAULT;
	}

	page_addr = hwdev->mqm_att.brm_srch_page_addr;
	info = (struct comm_cmd_eqm_search_gpa *)send_buf;

	gpa_hi52 = info->gpa_hi52;
	num = 0;
	start_idx = 0;
	cmd = COMM_MGMT_CMD_SET_MQM_SRCH_GPA;
	for (i = 0; i < hwdev->mqm_att.page_num; i++) {
		/* gpa align to 4K, save gpa[31:12] */
		gpa = page_addr->align_paddr >> 12;
		gpa_hi52[num] = gpa;
		num++;
		if (num == MQM_ATT_PAGE_NUM) {
			info->num = num;
			info->start_idx = start_idx;
			info->host_id = hinic3_host_id(hwdev);
			out_size = send_buf_size;
			err = comm_msg_to_mgmt_sync(hwdev, cmd, info,
						    (u16)send_buf_size,
						    info, &out_size);
			if (MSG_TO_MGMT_SYNC_RETURN_ERR(err, out_size,
							info->head.status)) {
				sdk_err(hwdev->dev_hdl, "Set mqm srch gpa fail, err: %d, status: 0x%x, out_size: 0x%x\n",
					err, info->head.status, out_size);
				err = -EFAULT;
				goto set_page_2_hw_end;
			}

			gpa_hi52 = info->gpa_hi52;
			num = 0;
			start_idx = i + 1;
		}
		page_addr++;
	}

	if (num != 0) {
		info->num = num;
		info->start_idx = start_idx;
		info->host_id = hinic3_host_id(hwdev);
		out_size = send_buf_size;
		err = comm_msg_to_mgmt_sync(hwdev, cmd, info,
					    (u16)send_buf_size, info,
					    &out_size);
		if (MSG_TO_MGMT_SYNC_RETURN_ERR(err, out_size,
						info->head.status)) {
			sdk_err(hwdev->dev_hdl, "Set mqm srch gpa fail, err: %d, status: 0x%x, out_size: 0x%x\n",
				err, info->head.status, out_size);
			err = -EFAULT;
			goto set_page_2_hw_end;
		}
	}

set_page_2_hw_end:
	kfree(send_buf);
	return err;
}

static int get_eqm_num(struct hinic3_hwdev *hwdev, struct comm_cmd_get_eqm_num *info_eqm_fix)
{
	int ret;
	u16 len = sizeof(*info_eqm_fix);

	memset(info_eqm_fix, 0, sizeof(*info_eqm_fix));

	ret = comm_msg_to_mgmt_sync(hwdev, COMM_MGMT_CMD_GET_MQM_FIX_INFO,
				    info_eqm_fix, sizeof(*info_eqm_fix), info_eqm_fix, &len);
	if (ret || !len || info_eqm_fix->head.status) {
		sdk_err(hwdev->dev_hdl, "Get mqm fix info fail,err: %d, status: 0x%x, out_size: 0x%x\n",
			ret, info_eqm_fix->head.status, len);
		return -EFAULT;
	}

	sdk_info(hwdev->dev_hdl, "get chunk_num: 0x%x, search_gpa_num: 0x%08x\n",
		 info_eqm_fix->chunk_num, info_eqm_fix->search_gpa_num);

	return 0;
}

static int mqm_eqm_init(struct hinic3_hwdev *hwdev)
{
	struct comm_cmd_get_eqm_num info_eqm_fix;
	int ret;

	if (hwdev->hwif->attr.func_type != TYPE_PPF)
		return 0;

	ret = get_eqm_num(hwdev, &info_eqm_fix);
	if (ret)
		return ret;

	if (!(info_eqm_fix.chunk_num))
		return 0;

	hwdev->mqm_att.chunk_num = info_eqm_fix.chunk_num;
	hwdev->mqm_att.search_gpa_num = info_eqm_fix.search_gpa_num;
	hwdev->mqm_att.page_size = 0;
	hwdev->mqm_att.page_num  = 0;

	hwdev->mqm_att.brm_srch_page_addr =
		kcalloc(hwdev->mqm_att.chunk_num, sizeof(struct hinic3_dma_addr_align), GFP_KERNEL);
	if (!(hwdev->mqm_att.brm_srch_page_addr)) {
		sdk_err(hwdev->dev_hdl, "Alloc virtual mem failed\r\n");
		return -EFAULT;
	}

	ret = mqm_eqm_alloc_page_mem(hwdev);
	if (ret) {
		sdk_err(hwdev->dev_hdl, "Alloc eqm page mem failed\r\n");
		goto err_page;
	}

	ret = mqm_eqm_set_page_2_hw(hwdev);
	if (ret) {
		sdk_err(hwdev->dev_hdl, "Set page to hw failed\r\n");
		goto err_ecmd;
	}

	ret = mqm_eqm_set_cfg_2_hw(hwdev, 1);
	if (ret) {
		sdk_err(hwdev->dev_hdl, "Set page to hw failed\r\n");
		goto err_ecmd;
	}

	sdk_info(hwdev->dev_hdl, "ppf_ext_db_init ok\r\n");

	return 0;

err_ecmd:
	mqm_eqm_free_page_mem(hwdev);

err_page:
	kfree(hwdev->mqm_att.brm_srch_page_addr);

	return ret;
}

static void mqm_eqm_deinit(struct hinic3_hwdev *hwdev)
{
	int ret;

	if (hwdev->hwif->attr.func_type != TYPE_PPF)
		return;

	if (!(hwdev->mqm_att.chunk_num))
		return;

	mqm_eqm_free_page_mem(hwdev);
	kfree(hwdev->mqm_att.brm_srch_page_addr);

	ret = mqm_eqm_set_cfg_2_hw(hwdev, 0);
	if (ret) {
		sdk_err(hwdev->dev_hdl, "Set mqm eqm cfg to chip fail! err: %d\n",
			ret);
		return;
	}

	hwdev->mqm_att.chunk_num = 0;
	hwdev->mqm_att.search_gpa_num = 0;
	hwdev->mqm_att.page_num = 0;
	hwdev->mqm_att.page_size = 0;
}

int hinic3_ppf_ext_db_init(struct hinic3_hwdev *hwdev)
{
	int ret;

	ret = mqm_eqm_init(hwdev);
	if (ret) {
		sdk_err(hwdev->dev_hdl, "MQM eqm init fail!\n");
		return -EFAULT;
	}

	return 0;
}

int hinic3_ppf_ext_db_deinit(struct hinic3_hwdev *hwdev)
{
	if (!hwdev)
		return -EINVAL;

	if (hwdev->hwif->attr.func_type != TYPE_PPF)
		return 0;

	mqm_eqm_deinit(hwdev);

	return 0;
}

#define HINIC3_FLR_TIMEOUT		1000

static enum hinic3_wait_return check_flr_finish_handler(void *priv_data)
{
	struct hinic3_hwif *hwif = priv_data;
	enum hinic3_pf_status status;

	status = hinic3_get_pf_status(hwif);
	if (status == HINIC3_PF_STATUS_FLR_FINISH_FLAG) {
		hinic3_set_pf_status(hwif, HINIC3_PF_STATUS_ACTIVE_FLAG);
		return WAIT_PROCESS_CPL;
	}

	return WAIT_PROCESS_WAITING;
}

static int wait_for_flr_finish(struct hinic3_hwif *hwif)
{
	return hinic3_wait_for_timeout(hwif, check_flr_finish_handler,
				       HINIC3_FLR_TIMEOUT, 0xa * USEC_PER_MSEC);
}

#define HINIC3_WAIT_CMDQ_IDLE_TIMEOUT		5000

static enum hinic3_wait_return check_cmdq_stop_handler(void *priv_data)
{
	struct hinic3_hwdev *hwdev = priv_data;
	struct hinic3_cmdqs *cmdqs = hwdev->cmdqs;
	enum hinic3_cmdq_type cmdq_type;

	/* Stop waiting when card unpresent */
	if (!hwdev->chip_present_flag)
		return WAIT_PROCESS_CPL;

	cmdq_type = HINIC3_CMDQ_SYNC;
	for (; cmdq_type < cmdqs->cmdq_num; cmdq_type++) {
		if (!hinic3_cmdq_idle(&cmdqs->cmdq[cmdq_type]))
			return WAIT_PROCESS_WAITING;
	}

	return WAIT_PROCESS_CPL;
}

static int wait_cmdq_stop(struct hinic3_hwdev *hwdev)
{
	enum hinic3_cmdq_type cmdq_type;
	struct hinic3_cmdqs *cmdqs = hwdev->cmdqs;
	int err;

	if (!(cmdqs->status & HINIC3_CMDQ_ENABLE))
		return 0;

	cmdqs->status &= ~HINIC3_CMDQ_ENABLE;

	err = hinic3_wait_for_timeout(hwdev, check_cmdq_stop_handler,
				      HINIC3_WAIT_CMDQ_IDLE_TIMEOUT,
				      USEC_PER_MSEC);
	if (err == 0)
		return 0;

	cmdq_type = HINIC3_CMDQ_SYNC;
	for (; cmdq_type < cmdqs->cmdq_num; cmdq_type++) {
		if (!hinic3_cmdq_idle(&cmdqs->cmdq[cmdq_type]))
			sdk_err(hwdev->dev_hdl, "Cmdq %d is busy\n", cmdq_type);
	}

	cmdqs->status |= HINIC3_CMDQ_ENABLE;

	return err;
}

static int hinic3_rx_tx_flush(struct hinic3_hwdev *hwdev, u16 channel, bool wait_io)
{
	struct hinic3_hwif *hwif = hwdev->hwif;
	struct comm_cmd_clear_doorbell clear_db;
	struct comm_cmd_clear_resource clr_res;
	u16 out_size;
	int err;
	int ret = 0;

	if ((HINIC3_FUNC_TYPE(hwdev) != TYPE_VF) && wait_io)
		msleep(100); /* wait ucode 100 ms stop I/O */

	err = wait_cmdq_stop(hwdev);
	if (err != 0) {
		sdk_warn(hwdev->dev_hdl, "CMDQ is still working, please check CMDQ timeout value is reasonable\n");
		ret = err;
	}

	hinic3_disable_doorbell(hwif);

	out_size = sizeof(clear_db);
	memset(&clear_db, 0, sizeof(clear_db));
	clear_db.func_id = HINIC3_HWIF_GLOBAL_IDX(hwif);

	err = comm_msg_to_mgmt_sync_ch(hwdev,  COMM_MGMT_CMD_FLUSH_DOORBELL,
				       &clear_db, sizeof(clear_db),
				       &clear_db, &out_size, channel);
	if (err != 0 || !out_size || clear_db.head.status) {
		sdk_warn(hwdev->dev_hdl, "Failed to flush doorbell, err: %d, status: 0x%x, out_size: 0x%x, channel: 0x%x\n",
			 err, clear_db.head.status, out_size, channel);
		if (err != 0)
			ret = err;
		else
			ret = -EFAULT;
	}

	if (HINIC3_FUNC_TYPE(hwdev) != TYPE_VF)
		hinic3_set_pf_status(hwif, HINIC3_PF_STATUS_FLR_START_FLAG);
	else
		msleep(100); /* wait ucode 100 ms stop I/O */

	memset(&clr_res, 0, sizeof(clr_res));
	clr_res.func_id = HINIC3_HWIF_GLOBAL_IDX(hwif);

	err = hinic3_msg_to_mgmt_no_ack(hwdev, HINIC3_MOD_COMM,
					COMM_MGMT_CMD_START_FLUSH, &clr_res,
					sizeof(clr_res), channel);
	if (err != 0) {
		sdk_warn(hwdev->dev_hdl, "Failed to notice flush message, err: %d, channel: 0x%x\n",
			 err, channel);
		ret = err;
	}

	if (HINIC3_FUNC_TYPE(hwdev) != TYPE_VF) {
		err = wait_for_flr_finish(hwif);
		if (err != 0) {
			sdk_warn(hwdev->dev_hdl, "Wait firmware FLR timeout\n");
			ret = err;
		}
	}

	hinic3_enable_doorbell(hwif);

	err = hinic3_reinit_cmdq_ctxts(hwdev);
	if (err != 0) {
		sdk_warn(hwdev->dev_hdl, "Failed to reinit cmdq\n");
		ret = err;
	}

	return ret;
}

int hinic3_func_rx_tx_flush(void *hwdev, u16 channel, bool wait_io)
{
	struct hinic3_hwdev *dev = hwdev;

	if (!hwdev)
		return -EINVAL;

	if (dev->chip_present_flag == 0)
		return 0;

	return hinic3_rx_tx_flush(dev, channel, wait_io);
}
EXPORT_SYMBOL(hinic3_func_rx_tx_flush);

int hinic3_get_board_info(void *hwdev, struct hinic3_board_info *info,
			  u16 channel)
{
	struct comm_cmd_board_info board_info;
	u16 out_size = sizeof(board_info);
	int err;

	if (!hwdev || !info)
		return -EINVAL;

	memset(&board_info, 0, sizeof(board_info));
	err = comm_msg_to_mgmt_sync_ch(hwdev, COMM_MGMT_CMD_GET_BOARD_INFO,
				       &board_info, sizeof(board_info),
				       &board_info, &out_size, channel);
	if (err || board_info.head.status || !out_size) {
		sdk_err(((struct hinic3_hwdev *)hwdev)->dev_hdl,
			"Failed to get board info, err: %d, status: 0x%x, out size: 0x%x, channel: 0x%x\n",
			err, board_info.head.status, out_size, channel);
		return -EIO;
	}

	memcpy(info, &board_info.info, sizeof(*info));

	return 0;
}
EXPORT_SYMBOL(hinic3_get_board_info);

int hinic3_get_hw_pf_infos(void *hwdev, struct hinic3_hw_pf_infos *infos,
			   u16 channel)
{
	struct comm_cmd_hw_pf_infos *pf_infos = NULL;
	u16 out_size = sizeof(*pf_infos);
	int err = 0;

	if (!hwdev || !infos)
		return -EINVAL;

	pf_infos = kzalloc(sizeof(*pf_infos), GFP_KERNEL);
	if (!pf_infos)
		return -ENOMEM;

	err = comm_msg_to_mgmt_sync_ch(hwdev, COMM_MGMT_CMD_GET_HW_PF_INFOS,
				       pf_infos, sizeof(*pf_infos),
				       pf_infos, &out_size, channel);
	if (pf_infos->head.status || err || !out_size) {
		sdk_err(((struct hinic3_hwdev *)hwdev)->dev_hdl,
			"Failed to get hw pf information, err: %d, status: 0x%x, out size: 0x%x, channel: 0x%x\n",
			err, pf_infos->head.status, out_size, channel);
		err = -EIO;
		goto free_buf;
	}

	memcpy(infos, &pf_infos->infos, sizeof(struct hinic3_hw_pf_infos));

free_buf:
	kfree(pf_infos);
	return err;
}
EXPORT_SYMBOL(hinic3_get_hw_pf_infos);

int hinic3_get_global_attr(void *hwdev, struct comm_global_attr *attr)
{
	struct comm_cmd_get_glb_attr get_attr;
	u16 out_size = sizeof(get_attr);
	int err = 0;

	err = comm_msg_to_mgmt_sync(hwdev, COMM_MGMT_CMD_GET_GLOBAL_ATTR,
				    &get_attr, sizeof(get_attr), &get_attr,
				    &out_size);
	if (err || !out_size || get_attr.head.status) {
		sdk_err(((struct hinic3_hwdev *)hwdev)->dev_hdl,
			"Failed to get global attribute, err: %d, status: 0x%x, out size: 0x%x\n",
			err, get_attr.head.status, out_size);
		return -EIO;
	}

	memcpy(attr, &get_attr.attr, sizeof(struct comm_global_attr));

	return 0;
}

int hinic3_set_func_svc_used_state(void *hwdev, u16 svc_type, u8 state,
				   u16 channel)
{
	struct comm_cmd_func_svc_used_state used_state;
	u16 out_size = sizeof(used_state);
	int err;

	if (!hwdev)
		return -EINVAL;

	memset(&used_state, 0, sizeof(used_state));
	used_state.func_id = hinic3_global_func_id(hwdev);
	used_state.svc_type = svc_type;
	used_state.used_state = state;

	err = comm_msg_to_mgmt_sync_ch(hwdev,
				       COMM_MGMT_CMD_SET_FUNC_SVC_USED_STATE,
				       &used_state, sizeof(used_state),
				       &used_state, &out_size, channel);
	if (err || !out_size || used_state.head.status) {
		sdk_err(((struct hinic3_hwdev *)hwdev)->dev_hdl,
			"Failed to set func service used state, err: %d, status: 0x%x, out size: 0x%x, channel: 0x%x\n\n",
			err, used_state.head.status, out_size, channel);
		return -EIO;
	}

	return 0;
}
EXPORT_SYMBOL(hinic3_set_func_svc_used_state);

int hinic3_get_sml_table_info(void *hwdev, u32 tbl_id, u8 *node_id, u8 *instance_id)
{
	struct sml_table_id_info sml_table[TABLE_INDEX_MAX];
	struct comm_cmd_get_sml_tbl_data sml_tbl;
	u16 out_size = sizeof(sml_tbl);
	int err;

	if (!hwdev)
		return -EINVAL;

	if (tbl_id >= TABLE_INDEX_MAX) {
		sdk_err(((struct hinic3_hwdev *)hwdev)->dev_hdl, "sml table index out of range [0, %u]",
			TABLE_INDEX_MAX - 1);
		return -EINVAL;
	}

	err = comm_msg_to_mgmt_sync(hwdev, COMM_MGMT_CMD_GET_SML_TABLE_INFO,
				    &sml_tbl, sizeof(sml_tbl), &sml_tbl, &out_size);
	if (err || !out_size || sml_tbl.head.status) {
		sdk_err(((struct hinic3_hwdev *)hwdev)->dev_hdl,
			"Failed to get sml table information, err: %d, status: 0x%x, out size: 0x%x\n",
			err, sml_tbl.head.status, out_size);
		return -EIO;
	}

	memcpy(sml_table, sml_tbl.tbl_data, sizeof(sml_table));

	*node_id = sml_table[tbl_id].node_id;
	*instance_id = sml_table[tbl_id].instance_id;

	return 0;
}

int hinic3_activate_firmware(void *hwdev, u8 cfg_index)
{
	struct cmd_active_firmware activate_msg;
	u16 out_size = sizeof(activate_msg);
	int err;

	if (!hwdev)
		return -EINVAL;

	if (hinic3_func_type(hwdev) != TYPE_PF)
		return -EOPNOTSUPP;

	if (!COMM_SUPPORT_API_CHAIN((struct hinic3_hwdev *)hwdev))
		return -EPERM;

	memset(&activate_msg, 0, sizeof(activate_msg));
	activate_msg.index = cfg_index;

	err = hinic3_pf_to_mgmt_sync(hwdev, HINIC3_MOD_COMM, COMM_MGMT_CMD_ACTIVE_FW,
				     &activate_msg, sizeof(activate_msg),
				     &activate_msg, &out_size, FW_UPDATE_MGMT_TIMEOUT);
	if (err || !out_size || activate_msg.msg_head.status) {
		sdk_err(((struct hinic3_hwdev *)hwdev)->dev_hdl,
			"Failed to activate firmware, err: %d, status: 0x%x, out size: 0x%x\n",
			err, activate_msg.msg_head.status, out_size);
		err = activate_msg.msg_head.status ? activate_msg.msg_head.status : -EIO;
		return err;
	}

	return 0;
}

int hinic3_switch_config(void *hwdev, u8 cfg_index)
{
	struct cmd_switch_cfg switch_cfg;
	u16 out_size = sizeof(switch_cfg);
	int err;

	if (!hwdev)
		return -EINVAL;

	if (hinic3_func_type(hwdev) != TYPE_PF)
		return -EOPNOTSUPP;

	if (!COMM_SUPPORT_API_CHAIN((struct hinic3_hwdev *)hwdev))
		return -EPERM;

	memset(&switch_cfg, 0, sizeof(switch_cfg));
	switch_cfg.index = cfg_index;

	err = hinic3_pf_to_mgmt_sync(hwdev, HINIC3_MOD_COMM, COMM_MGMT_CMD_SWITCH_CFG,
				     &switch_cfg, sizeof(switch_cfg),
				     &switch_cfg, &out_size, FW_UPDATE_MGMT_TIMEOUT);
	if (err || !out_size || switch_cfg.msg_head.status) {
		sdk_err(((struct hinic3_hwdev *)hwdev)->dev_hdl,
			"Failed to switch cfg, err: %d, status: 0x%x, out size: 0x%x\n",
			err, switch_cfg.msg_head.status, out_size);
		err = switch_cfg.msg_head.status ? switch_cfg.msg_head.status : -EIO;
		return err;
	}

	return 0;
}
