
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/wangc/lab4/lab4.srcs/utils_1/imports/synth_1/DBU.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/wangc/lab4/lab4.srcs/utils_1/imports/synth_1/DBU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18208
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1131.055 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'pdu_1cycle' [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/PDU.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/PDU.v:172]
INFO: [Synth 8-6155] done synthesizing module 'pdu_1cycle' (1#1) [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/PDU.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/wangc/lab4/lab4.runs/synth_1/.Xil/Vivado-21100-LAPTOP-HYJWPK/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [C:/Users/wangc/lab4/lab4.runs/synth_1/.Xil/Vivado-21100-LAPTOP-HYJWPK/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'reset' of module 'clk_wiz_0' is unconnected for instance 'clk_wiz_0' [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/TOP.v:72]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0' is unconnected for instance 'clk_wiz_0' [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/TOP.v:72]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'clk_wiz_0' has 4 connections declared, but only 2 given [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/TOP.v:72]
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/PC.v:38]
INFO: [Synth 8-6155] done synthesizing module 'PC' (3#1) [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/PC.v:38]
INFO: [Synth 8-6157] synthesizing module 'PC_Mux' [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/PC.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PC_Mux' (4#1) [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/PC.v:22]
INFO: [Synth 8-6157] synthesizing module 'Instr_memory' [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/Instr_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [C:/Users/wangc/lab4/lab4.runs/synth_1/.Xil/Vivado-21100-LAPTOP-HYJWPK/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (5#1) [C:/Users/wangc/lab4/lab4.runs/synth_1/.Xil/Vivado-21100-LAPTOP-HYJWPK/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Instr_memory' (6#1) [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/Instr_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decode' [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (7#1) [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'Imm' [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/Imm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Imm' (8#1) [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/Imm.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (9#1) [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'Registers' [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/Registers.v:52]
INFO: [Synth 8-6155] done synthesizing module 'Registers' (10#1) [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/Registers.v:52]
INFO: [Synth 8-6157] synthesizing module 'Reg_Mux' [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/Registers.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Reg_Mux' (11#1) [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/Registers.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (12#1) [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Branch' [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/Branch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Branch' (13#1) [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/Branch.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Memory' [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/Data_Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_1' [C:/Users/wangc/lab4/lab4.runs/synth_1/.Xil/Vivado-21100-LAPTOP-HYJWPK/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_1' (14#1) [C:/Users/wangc/lab4/lab4.runs/synth_1/.Xil/Vivado-21100-LAPTOP-HYJWPK/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Data_Memory' (15#1) [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/Data_Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (16#1) [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (17#1) [C:/Users/wangc/lab4/lab4.srcs/sources_1/new/TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1131.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1131.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1131.055 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1131.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/wangc/lab4/lab4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Finished Parsing XDC File [c:/Users/wangc/lab4/lab4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Parsing XDC File [c:/Users/wangc/lab4/lab4.gen/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'CPU/Instr_memory/dist_mem_gen_0'
Finished Parsing XDC File [c:/Users/wangc/lab4/lab4.gen/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'CPU/Instr_memory/dist_mem_gen_0'
Parsing XDC File [c:/Users/wangc/lab4/lab4.gen/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'CPU/Data_Memory/dist_mem_gen_1'
Finished Parsing XDC File [c:/Users/wangc/lab4/lab4.gen/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'CPU/Data_Memory/dist_mem_gen_1'
Parsing XDC File [C:/Users/wangc/lab4/lab4.srcs/constrs_1/new/fpgaol1.xdc]
Finished Parsing XDC File [C:/Users/wangc/lab4/lab4.srcs/constrs_1/new/fpgaol1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/wangc/lab4/lab4.srcs/constrs_1/new/fpgaol1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1136.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1136.238 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1136.238 ; gain = 5.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1136.238 ; gain = 5.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/wangc/lab4/lab4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/wangc/lab4/lab4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU/Instr_memory/dist_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU/Data_Memory/dist_mem_gen_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1136.238 ; gain = 5.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1136.238 ; gain = 5.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 9     
	   7 Input   32 Bit        Muxes := 2     
	   3 Input    6 Bit        Muxes := 3     
	   9 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 2     
	   9 Input    5 Bit        Muxes := 3     
	  11 Input    5 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   9 Input    2 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 15    
	   4 Input    1 Bit        Muxes := 4     
	  11 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1136.238 ; gain = 5.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------------------+-----------+----------------------+--------------+
|TOP         | CPU/Registers/regfile_reg | Implied   | 32 x 32              | RAM32M x 18  | 
+------------+---------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1136.238 ; gain = 5.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1142.391 ; gain = 11.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+---------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------------------+-----------+----------------------+--------------+
|TOP         | CPU/Registers/regfile_reg | Implied   | 32 x 32              | RAM32M x 18  | 
+------------+---------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1143.430 ; gain = 12.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module clk_wiz_0 has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1144.230 ; gain = 13.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1144.230 ; gain = 13.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1144.230 ; gain = 13.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1144.230 ; gain = 13.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1144.230 ; gain = 13.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1144.230 ; gain = 13.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |dist_mem_gen_1 |         1|
|3     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |clk_wiz      |     1|
|2     |dist_mem_gen |     2|
|4     |BUFG         |     1|
|5     |CARRY4       |    36|
|6     |LUT1         |     4|
|7     |LUT2         |   102|
|8     |LUT3         |    47|
|9     |LUT4         |   128|
|10    |LUT5         |    24|
|11    |LUT6         |   120|
|12    |MUXF7        |    16|
|13    |RAM32M       |    15|
|14    |RAM32X1D     |     6|
|15    |FDCE         |    42|
|16    |FDPE         |    19|
|17    |FDRE         |    47|
|18    |IBUF         |     9|
|19    |OBUF         |    15|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1144.230 ; gain = 13.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1144.230 ; gain = 7.992
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1144.230 ; gain = 13.176
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1156.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 21 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 15 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 6 instances

Synth Design complete, checksum: bcb4dbc8
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1159.953 ; gain = 28.898
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/wangc/lab4/lab4.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  6 21:16:07 2022...
