Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Sep  5 14:37:22 2020
| Host         : hp running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file axis_dma_design_wrapper_timing_summary_routed.rpt -pb axis_dma_design_wrapper_timing_summary_routed.pb -rpx axis_dma_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : axis_dma_design_wrapper
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.445        0.000                      0                28760        0.009        0.000                      0                28760        2.917        0.000                       0                 10952  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                              ------------         ----------      --------------
axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
sys_clock                                                          {0.000 41.666}       83.333          12.000          
  clk_out1_axis_dma_design_clk_wiz_0_0                             {0.000 4.167}        8.333           120.000         
  clkfbout_axis_dma_design_clk_wiz_0_0                             {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         12.923        0.000                      0                  238        0.073        0.000                      0                  238       15.686        0.000                       0                   242  
axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.135        0.000                      0                   47        0.264        0.000                      0                   47       16.166        0.000                       0                    41  
sys_clock                                                                                                                                                                                                           16.667        0.000                       0                     1  
  clk_out1_axis_dma_design_clk_wiz_0_0                                   0.445        0.000                      0                27939        0.009        0.000                      0                27939        2.917        0.000                       0                 10665  
  clkfbout_axis_dma_design_clk_wiz_0_0                                                                                                                                                                              16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            ----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                     clk_out1_axis_dma_design_clk_wiz_0_0  clk_out1_axis_dma_design_clk_wiz_0_0        1.671        0.000                      0                  536        1.696        0.000                      0                  536  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.923ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.704ns (20.482%)  route 2.733ns (79.518%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 19.567 - 16.667 ) 
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.608     1.608    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.704 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         1.618     3.322    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X5Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.456     3.778 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          1.543     5.321    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X13Y99         LUT6 (Prop_lut6_I4_O)        0.124     5.445 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.433     5.878    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X13Y99         LUT5 (Prop_lut5_I0_O)        0.124     6.002 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.757     6.759    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X8Y97          FDRE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    18.043    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.134 f  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         1.433    19.567    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y97          FDRE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.314    19.881    
                         clock uncertainty           -0.035    19.846    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.164    19.682    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.682    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                 12.923    

Slack (MET) :             13.823ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.815ns  (logic 0.772ns (27.423%)  route 2.043ns (72.577%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 36.234 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.608    18.274    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.370 f  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         1.550    19.920    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y97          FDRE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.524    20.444 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.835    21.279    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124    21.403 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.208    22.612    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X9Y97          LUT2 (Prop_lut2_I0_O)        0.124    22.736 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.736    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X9Y97          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.801 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         1.433    36.234    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y97          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.331    36.565    
                         clock uncertainty           -0.035    36.530    
    SLICE_X9Y97          FDCE (Setup_fdce_C_D)        0.029    36.559    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.559    
                         arrival time                         -22.736    
  -------------------------------------------------------------------
                         slack                                 13.823    

Slack (MET) :             13.841ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.843ns  (logic 0.800ns (28.138%)  route 2.043ns (71.862%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 36.234 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.608    18.274    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.370 f  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         1.550    19.920    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y97          FDRE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.524    20.444 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.835    21.279    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124    21.403 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.208    22.612    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X9Y97          LUT3 (Prop_lut3_I0_O)        0.152    22.764 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.764    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X9Y97          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.801 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         1.433    36.234    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y97          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.331    36.565    
                         clock uncertainty           -0.035    36.530    
    SLICE_X9Y97          FDCE (Setup_fdce_C_D)        0.075    36.605    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.605    
                         arrival time                         -22.764    
  -------------------------------------------------------------------
                         slack                                 13.841    

Slack (MET) :             14.050ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.590ns  (logic 0.772ns (29.805%)  route 1.818ns (70.195%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 36.234 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.608    18.274    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.370 f  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         1.550    19.920    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y97          FDRE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.524    20.444 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.835    21.279    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124    21.403 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.983    22.387    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X9Y97          LUT4 (Prop_lut4_I3_O)        0.124    22.511 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.511    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X9Y97          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.801 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         1.433    36.234    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y97          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.331    36.565    
                         clock uncertainty           -0.035    36.530    
    SLICE_X9Y97          FDCE (Setup_fdce_C_D)        0.031    36.561    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.561    
                         arrival time                         -22.511    
  -------------------------------------------------------------------
                         slack                                 14.050    

Slack (MET) :             14.068ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.616ns  (logic 0.798ns (30.503%)  route 1.818ns (69.497%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 36.234 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.608    18.274    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.370 f  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         1.550    19.920    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y97          FDRE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.524    20.444 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.835    21.279    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124    21.403 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.983    22.387    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X9Y97          LUT5 (Prop_lut5_I0_O)        0.150    22.537 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.537    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X9Y97          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.801 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         1.433    36.234    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y97          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.331    36.565    
                         clock uncertainty           -0.035    36.530    
    SLICE_X9Y97          FDCE (Setup_fdce_C_D)        0.075    36.605    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.605    
                         arrival time                         -22.537    
  -------------------------------------------------------------------
                         slack                                 14.068    

Slack (MET) :             14.260ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.491ns  (logic 0.798ns (32.037%)  route 1.693ns (67.963%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 36.301 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.608    18.274    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.370 f  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         1.550    19.920    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y97          FDRE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.524    20.444 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.835    21.279    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124    21.403 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.858    22.261    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X6Y96          LUT3 (Prop_lut3_I2_O)        0.150    22.411 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.411    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X6Y96          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.801 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         1.500    36.301    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X6Y96          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.314    36.615    
                         clock uncertainty           -0.035    36.580    
    SLICE_X6Y96          FDCE (Setup_fdce_C_D)        0.092    36.672    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.672    
                         arrival time                         -22.411    
  -------------------------------------------------------------------
                         slack                                 14.260    

Slack (MET) :             14.285ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.455ns  (logic 0.772ns (31.448%)  route 1.683ns (68.552%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 36.301 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.608    18.274    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.370 f  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         1.550    19.920    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y97          FDRE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.524    20.444 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.835    21.279    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124    21.403 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.848    22.251    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X6Y96          LUT4 (Prop_lut4_I0_O)        0.124    22.375 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.375    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X6Y96          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.801 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         1.500    36.301    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X6Y96          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.314    36.615    
                         clock uncertainty           -0.035    36.580    
    SLICE_X6Y96          FDCE (Setup_fdce_C_D)        0.081    36.661    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.661    
                         arrival time                         -22.375    
  -------------------------------------------------------------------
                         slack                                 14.285    

Slack (MET) :             14.294ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.483ns  (logic 0.800ns (32.221%)  route 1.683ns (67.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 36.301 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.608    18.274    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.370 f  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         1.550    19.920    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y97          FDRE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.524    20.444 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.835    21.279    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124    21.403 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.848    22.251    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X6Y96          LUT5 (Prop_lut5_I0_O)        0.152    22.403 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.403    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X6Y96          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.801 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         1.500    36.301    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X6Y96          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.314    36.615    
                         clock uncertainty           -0.035    36.580    
    SLICE_X6Y96          FDCE (Setup_fdce_C_D)        0.118    36.698    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.698    
                         arrival time                         -22.403    
  -------------------------------------------------------------------
                         slack                                 14.294    

Slack (MET) :             14.671ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.067ns  (logic 0.772ns (37.351%)  route 1.295ns (62.649%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 36.301 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.608    18.274    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.370 f  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         1.550    19.920    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y97          FDRE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.524    20.444 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.835    21.279    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124    21.403 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.460    21.863    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.124    21.987 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    21.987    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X6Y96          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.801 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         1.500    36.301    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X6Y96          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.314    36.615    
                         clock uncertainty           -0.035    36.580    
    SLICE_X6Y96          FDCE (Setup_fdce_C_D)        0.079    36.659    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.659    
                         arrival time                         -21.987    
  -------------------------------------------------------------------
                         slack                                 14.671    

Slack (MET) :             14.849ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.842ns  (logic 0.648ns (35.178%)  route 1.194ns (64.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.969ns = ( 36.302 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.608    18.274    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.370 f  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         1.550    19.920    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X8Y97          FDRE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.524    20.444 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.194    21.639    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X4Y97          LUT6 (Prop_lut6_I2_O)        0.124    21.763 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[0]_i_1/O
                         net (fo=1, routed)           0.000    21.763    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[0]_i_1_n_0
    SLICE_X4Y97          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.801 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         1.501    36.302    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X4Y97          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]/C
                         clock pessimism              0.314    36.616    
                         clock uncertainty           -0.035    36.581    
    SLICE_X4Y97          FDCE (Setup_fdce_C_D)        0.031    36.612    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.612    
                         arrival time                         -21.762    
  -------------------------------------------------------------------
                         slack                                 14.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.538%)  route 0.251ns (60.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.598     0.598    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.624 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         0.559     1.183    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X18Y98         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDCE (Prop_fdce_C_Q)         0.164     1.347 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.251     1.597    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sleep_synced
    SLICE_X15Y96         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.699     0.699    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.728 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         0.829     1.557    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y96         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/C
                         clock pessimism             -0.109     1.448    
    SLICE_X15Y96         FDCE (Hold_fdce_C_D)         0.076     1.524    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.337%)  route 0.264ns (61.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.598     0.598    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.624 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         0.562     1.186    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y98         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDCE (Prop_fdce_C_Q)         0.164     1.350 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.264     1.613    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X17Y97         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.699     0.699    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.728 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         0.827     1.555    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y97         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                         clock pessimism             -0.109     1.446    
    SLICE_X17Y97         FDCE (Hold_fdce_C_D)         0.070     1.516    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.598     0.598    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.624 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         0.589     1.213    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X3Y95          FDPE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDPE (Prop_fdpe_C_Q)         0.141     1.354 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.110     1.464    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X2Y94          SRL16E                                       r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.699     0.699    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.728 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         0.859     1.587    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X2Y94          SRL16E                                       r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.359     1.229    
    SLICE_X2Y94          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.346    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.598     0.598    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.624 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         0.589     1.213    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X3Y95          FDPE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDPE (Prop_fdpe_C_Q)         0.141     1.354 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.110     1.464    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X2Y94          SRL16E                                       r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.699     0.699    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.728 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         0.859     1.587    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X2Y94          SRL16E                                       r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.359     1.229    
    SLICE_X2Y94          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.344    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.598     0.598    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.624 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         0.589     1.213    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X0Y95          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141     1.354 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.065     1.419    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X0Y95          FDPE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.699     0.699    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.728 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         0.859     1.587    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X0Y95          FDPE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.375     1.213    
    SLICE_X0Y95          FDPE (Hold_fdpe_C_D)         0.075     1.288    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.598     0.598    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.624 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         0.561     1.185    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y93         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141     1.326 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.068     1.394    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X31Y93         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.699     0.699    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.728 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         0.831     1.558    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y93         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                         clock pessimism             -0.374     1.185    
    SLICE_X31Y93         FDCE (Hold_fdce_C_D)         0.075     1.260    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.624%)  route 0.204ns (55.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.598     0.598    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.624 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         0.562     1.186    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y98         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDCE (Prop_fdce_C_Q)         0.164     1.350 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.204     1.553    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X16Y97         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.699     0.699    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.728 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         0.827     1.555    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y97         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                         clock pessimism             -0.109     1.446    
    SLICE_X16Y97         FDCE (Hold_fdce_C_CE)       -0.039     1.407    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.624%)  route 0.204ns (55.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.598     0.598    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.624 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         0.562     1.186    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y98         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDCE (Prop_fdce_C_Q)         0.164     1.350 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.204     1.553    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X16Y97         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.699     0.699    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.728 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         0.827     1.555    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y97         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                         clock pessimism             -0.109     1.446    
    SLICE_X16Y97         FDCE (Hold_fdce_C_CE)       -0.039     1.407    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.624%)  route 0.204ns (55.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.598     0.598    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.624 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         0.562     1.186    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y98         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDCE (Prop_fdce_C_Q)         0.164     1.350 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.204     1.553    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X16Y97         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.699     0.699    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.728 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         0.827     1.555    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y97         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -0.109     1.446    
    SLICE_X16Y97         FDCE (Hold_fdce_C_CE)       -0.039     1.407    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.624%)  route 0.204ns (55.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.598     0.598    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.624 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         0.562     1.186    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y98         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDCE (Prop_fdce_C_Q)         0.164     1.350 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.204     1.553    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X16Y97         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.699     0.699    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.728 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, routed)         0.827     1.555    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y97         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
                         clock pessimism             -0.109     1.446    
    SLICE_X16Y97         FDCE (Hold_fdce_C_CE)       -0.039     1.407    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X14Y98   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X17Y97   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X14Y98   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X30Y93   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X28Y94   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X28Y93   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X28Y95   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X25Y95   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X23Y95   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y76    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y76    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y76    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y76    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X10Y76   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X10Y76   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y76    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y76    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y76    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y76    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X8Y76    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X8Y76    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X8Y76    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X8Y76    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X10Y76   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X10Y76   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X10Y76   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X10Y76   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X8Y76    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X8Y76    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.135ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.181ns  (logic 1.360ns (22.004%)  route 4.821ns (77.996%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 36.131 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.477    18.144    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.240 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.550    19.790    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X8Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.524    20.314 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.162    21.476    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.148    21.624 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.148    22.772    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X15Y97         LUT4 (Prop_lut4_I0_O)        0.356    23.128 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.912    24.040    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X17Y98         LUT5 (Prop_lut5_I0_O)        0.332    24.372 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.598    25.970    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y95         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.274    34.607    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.698 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.433    36.131    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y95         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.215    36.346    
                         clock uncertainty           -0.035    36.310    
    SLICE_X24Y95         FDCE (Setup_fdce_C_CE)      -0.205    36.105    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.105    
                         arrival time                         -25.970    
  -------------------------------------------------------------------
                         slack                                 10.135    

Slack (MET) :             10.135ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.181ns  (logic 1.360ns (22.004%)  route 4.821ns (77.996%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 36.131 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.477    18.144    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.240 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.550    19.790    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X8Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.524    20.314 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.162    21.476    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.148    21.624 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.148    22.772    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X15Y97         LUT4 (Prop_lut4_I0_O)        0.356    23.128 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.912    24.040    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X17Y98         LUT5 (Prop_lut5_I0_O)        0.332    24.372 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.598    25.970    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y95         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.274    34.607    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.698 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.433    36.131    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y95         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.215    36.346    
                         clock uncertainty           -0.035    36.310    
    SLICE_X24Y95         FDCE (Setup_fdce_C_CE)      -0.205    36.105    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.105    
                         arrival time                         -25.970    
  -------------------------------------------------------------------
                         slack                                 10.135    

Slack (MET) :             10.135ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.181ns  (logic 1.360ns (22.004%)  route 4.821ns (77.996%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 36.131 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.477    18.144    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.240 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.550    19.790    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X8Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.524    20.314 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.162    21.476    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.148    21.624 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.148    22.772    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X15Y97         LUT4 (Prop_lut4_I0_O)        0.356    23.128 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.912    24.040    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X17Y98         LUT5 (Prop_lut5_I0_O)        0.332    24.372 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.598    25.970    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y95         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.274    34.607    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.698 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.433    36.131    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y95         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.215    36.346    
                         clock uncertainty           -0.035    36.310    
    SLICE_X24Y95         FDCE (Setup_fdce_C_CE)      -0.205    36.105    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.105    
                         arrival time                         -25.970    
  -------------------------------------------------------------------
                         slack                                 10.135    

Slack (MET) :             10.368ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.947ns  (logic 1.360ns (22.868%)  route 4.587ns (77.132%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 36.130 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.477    18.144    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.240 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.550    19.790    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X8Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.524    20.314 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.162    21.476    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.148    21.624 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.148    22.772    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X15Y97         LUT4 (Prop_lut4_I0_O)        0.356    23.128 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.912    24.040    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X17Y98         LUT5 (Prop_lut5_I0_O)        0.332    24.372 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.365    25.737    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X20Y95         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.274    34.607    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.698 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.432    36.130    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X20Y95         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.215    36.345    
                         clock uncertainty           -0.035    36.309    
    SLICE_X20Y95         FDCE (Setup_fdce_C_CE)      -0.205    36.104    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.104    
                         arrival time                         -25.737    
  -------------------------------------------------------------------
                         slack                                 10.368    

Slack (MET) :             10.368ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.947ns  (logic 1.360ns (22.868%)  route 4.587ns (77.132%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 36.130 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.477    18.144    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.240 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.550    19.790    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X8Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.524    20.314 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.162    21.476    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.148    21.624 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.148    22.772    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X15Y97         LUT4 (Prop_lut4_I0_O)        0.356    23.128 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.912    24.040    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X17Y98         LUT5 (Prop_lut5_I0_O)        0.332    24.372 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.365    25.737    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X20Y95         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.274    34.607    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.698 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.432    36.130    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X20Y95         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.215    36.345    
                         clock uncertainty           -0.035    36.309    
    SLICE_X20Y95         FDCE (Setup_fdce_C_CE)      -0.205    36.104    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.104    
                         arrival time                         -25.737    
  -------------------------------------------------------------------
                         slack                                 10.368    

Slack (MET) :             10.509ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.806ns  (logic 1.360ns (23.423%)  route 4.446ns (76.577%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 36.130 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.477    18.144    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.240 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.550    19.790    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X8Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.524    20.314 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.162    21.476    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.148    21.624 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.148    22.772    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X15Y97         LUT4 (Prop_lut4_I0_O)        0.356    23.128 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.912    24.040    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X17Y98         LUT5 (Prop_lut5_I0_O)        0.332    24.372 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.224    25.596    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X23Y96         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.274    34.607    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.698 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.432    36.130    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X23Y96         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.215    36.345    
                         clock uncertainty           -0.035    36.309    
    SLICE_X23Y96         FDCE (Setup_fdce_C_CE)      -0.205    36.104    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.104    
                         arrival time                         -25.596    
  -------------------------------------------------------------------
                         slack                                 10.509    

Slack (MET) :             10.669ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.647ns  (logic 1.360ns (24.083%)  route 4.287ns (75.917%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 36.131 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.477    18.144    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.240 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.550    19.790    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X8Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.524    20.314 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.162    21.476    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.148    21.624 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.148    22.772    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X15Y97         LUT4 (Prop_lut4_I0_O)        0.356    23.128 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.912    24.040    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X17Y98         LUT5 (Prop_lut5_I0_O)        0.332    24.372 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.065    25.437    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X20Y98         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.274    34.607    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.698 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.433    36.131    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X20Y98         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.215    36.346    
                         clock uncertainty           -0.035    36.310    
    SLICE_X20Y98         FDCE (Setup_fdce_C_CE)      -0.205    36.105    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.105    
                         arrival time                         -25.437    
  -------------------------------------------------------------------
                         slack                                 10.669    

Slack (MET) :             10.742ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.408ns  (logic 1.386ns (25.628%)  route 4.022ns (74.372%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 36.131 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.477    18.144    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.240 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.550    19.790    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X8Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.524    20.314 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.162    21.476    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.148    21.624 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.148    22.772    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X15Y97         LUT4 (Prop_lut4_I0_O)        0.356    23.128 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.052    24.180    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X17Y97         LUT5 (Prop_lut5_I4_O)        0.358    24.538 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.660    25.198    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X22Y97         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.274    34.607    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.698 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.433    36.131    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y97         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.215    36.346    
                         clock uncertainty           -0.035    36.310    
    SLICE_X22Y97         FDCE (Setup_fdce_C_CE)      -0.371    35.939    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.939    
                         arrival time                         -25.198    
  -------------------------------------------------------------------
                         slack                                 10.742    

Slack (MET) :             10.742ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.408ns  (logic 1.386ns (25.628%)  route 4.022ns (74.372%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 36.131 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.477    18.144    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.240 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.550    19.790    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X8Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.524    20.314 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.162    21.476    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.148    21.624 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.148    22.772    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X15Y97         LUT4 (Prop_lut4_I0_O)        0.356    23.128 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.052    24.180    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X17Y97         LUT5 (Prop_lut5_I4_O)        0.358    24.538 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.660    25.198    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X22Y97         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.274    34.607    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.698 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.433    36.131    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y97         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.215    36.346    
                         clock uncertainty           -0.035    36.310    
    SLICE_X22Y97         FDCE (Setup_fdce_C_CE)      -0.371    35.939    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.939    
                         arrival time                         -25.198    
  -------------------------------------------------------------------
                         slack                                 10.742    

Slack (MET) :             10.817ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.498ns  (logic 1.360ns (24.734%)  route 4.138ns (75.266%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 36.131 - 33.333 ) 
    Source Clock Delay      (SCD):    3.123ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.477    18.144    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.240 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.550    19.790    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X8Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.524    20.314 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.162    21.476    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.148    21.624 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.148    22.772    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X15Y97         LUT4 (Prop_lut4_I0_O)        0.356    23.128 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.912    24.040    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X17Y98         LUT5 (Prop_lut5_I0_O)        0.332    24.372 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.916    25.288    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X21Y98         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.274    34.607    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.698 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.433    36.131    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X21Y98         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.215    36.346    
                         clock uncertainty           -0.035    36.310    
    SLICE_X21Y98         FDCE (Setup_fdce_C_CE)      -0.205    36.105    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.105    
                         arrival time                         -25.288    
  -------------------------------------------------------------------
                         slack                                 10.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.569     0.569    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.595 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.184    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDCE (Prop_fdce_C_Q)         0.164     1.348 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.175     1.523    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X6Y98          LUT3 (Prop_lut3_I2_O)        0.045     1.568 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.568    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X6Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.655     0.655    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.684 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.859     1.543    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.359     1.184    
    SLICE_X6Y98          FDCE (Hold_fdce_C_D)         0.120     1.304    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.399ns  (logic 0.212ns (53.083%)  route 0.187ns (46.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 18.181 - 16.667 ) 
    Source Clock Delay      (SCD):    1.157ns = ( 17.823 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.569    17.236    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.262 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.823    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X8Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.167    17.990 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.187    18.178    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X8Y98          LUT1 (Prop_lut1_I0_O)        0.045    18.223 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.000    18.223    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X8Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.655    17.322    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.351 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.830    18.181    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X8Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.358    17.823    
    SLICE_X8Y98          FDCE (Hold_fdce_C_D)         0.124    17.947    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.947    
                         arrival time                          18.223    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.569     0.569    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.595 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.184    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDCE (Prop_fdce_C_Q)         0.164     1.348 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.233     1.581    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X6Y98          LUT3 (Prop_lut3_I2_O)        0.045     1.626 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.626    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X6Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.655     0.655    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.684 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.859     1.543    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.359     1.184    
    SLICE_X6Y98          FDCE (Hold_fdce_C_D)         0.121     1.305    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.247ns (50.316%)  route 0.244ns (49.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.569     0.569    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.595 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.184    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDCE (Prop_fdce_C_Q)         0.148     1.332 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.244     1.576    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X6Y98          LUT3 (Prop_lut3_I2_O)        0.099     1.675 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.675    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X6Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.655     0.655    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.684 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.859     1.543    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.359     1.184    
    SLICE_X6Y98          FDCE (Hold_fdce_C_D)         0.131     1.315    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.496ns  (logic 0.191ns (38.498%)  route 0.305ns (61.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 18.181 - 16.667 ) 
    Source Clock Delay      (SCD):    1.156ns = ( 17.822 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.569    17.236    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.262 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.561    17.822    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X9Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDCE (Prop_fdce_C_Q)         0.146    17.968 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.168    18.137    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.045    18.182 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.137    18.318    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X11Y98         FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.655    17.322    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.351 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.830    18.181    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X11Y98         FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.323    17.858    
    SLICE_X11Y98         FDCE (Hold_fdce_C_CE)       -0.032    17.826    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.826    
                         arrival time                          18.318    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.621ns  (logic 0.191ns (30.769%)  route 0.430ns (69.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 18.181 - 16.667 ) 
    Source Clock Delay      (SCD):    1.156ns = ( 17.822 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.569    17.236    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.262 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.561    17.822    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X9Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDCE (Prop_fdce_C_Q)         0.146    17.968 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.168    18.137    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.045    18.182 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.261    18.443    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X12Y98         FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.655    17.322    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.351 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.830    18.181    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y98         FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.323    17.858    
    SLICE_X12Y98         FDCE (Hold_fdce_C_CE)       -0.012    17.846    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.846    
                         arrival time                          18.443    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.621ns  (logic 0.191ns (30.769%)  route 0.430ns (69.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 18.181 - 16.667 ) 
    Source Clock Delay      (SCD):    1.156ns = ( 17.822 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.569    17.236    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.262 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.561    17.822    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X9Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDCE (Prop_fdce_C_Q)         0.146    17.968 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.168    18.137    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.045    18.182 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.261    18.443    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X12Y98         FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.655    17.322    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.351 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.830    18.181    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y98         FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.323    17.858    
    SLICE_X12Y98         FDCE (Hold_fdce_C_CE)       -0.012    17.846    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.846    
                         arrival time                          18.443    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.621ns  (logic 0.191ns (30.769%)  route 0.430ns (69.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 18.181 - 16.667 ) 
    Source Clock Delay      (SCD):    1.156ns = ( 17.822 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.569    17.236    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.262 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.561    17.822    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X9Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDCE (Prop_fdce_C_Q)         0.146    17.968 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.168    18.137    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.045    18.182 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.261    18.443    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X12Y98         FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.655    17.322    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.351 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.830    18.181    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y98         FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.323    17.858    
    SLICE_X12Y98         FDCE (Hold_fdce_C_CE)       -0.012    17.846    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.846    
                         arrival time                          18.443    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.621ns  (logic 0.191ns (30.769%)  route 0.430ns (69.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 18.181 - 16.667 ) 
    Source Clock Delay      (SCD):    1.156ns = ( 17.822 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.569    17.236    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.262 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.561    17.822    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X9Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDCE (Prop_fdce_C_Q)         0.146    17.968 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.168    18.137    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.045    18.182 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.261    18.443    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X12Y98         FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.655    17.322    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.351 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.830    18.181    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y98         FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.323    17.858    
    SLICE_X12Y98         FDCE (Hold_fdce_C_CE)       -0.012    17.846    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.846    
                         arrival time                          18.443    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.621ns  (logic 0.191ns (30.769%)  route 0.430ns (69.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 18.181 - 16.667 ) 
    Source Clock Delay      (SCD):    1.156ns = ( 17.822 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.569    17.236    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.262 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.561    17.822    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X9Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDCE (Prop_fdce_C_Q)         0.146    17.968 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.168    18.137    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.045    18.182 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.261    18.443    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X12Y98         FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.655    17.322    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.351 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.830    18.181    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y98         FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.323    17.858    
    SLICE_X12Y98         FDCE (Hold_fdce_C_CE)       -0.012    17.846    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.846    
                         arrival time                          18.443    
  -------------------------------------------------------------------
                         slack                                  0.597    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X22Y97   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X22Y97   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X17Y98   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X20Y95   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X24Y95   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X24Y95   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X24Y95   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X20Y95   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X21Y98   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X20Y95   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X20Y95   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X23Y96   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y98    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y98    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X8Y98    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X15Y99   axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X15Y99   axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y98   axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y98   axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X22Y97   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X22Y97   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X17Y98   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X20Y95   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X24Y95   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X24Y95   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X24Y95   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X20Y95   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X21Y98   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X23Y96   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_axis_dma_design_clk_wiz_0_0
  To Clock:  clk_out1_axis_dma_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/keep_jump_taken_with_ds_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.355ns  (logic 2.971ns (40.392%)  route 4.384ns (59.608%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 6.928 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.542    -0.799    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X13Y84         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[26]/Q
                         net (fo=58, routed)          1.759     1.416    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Q[26]
    SLICE_X24Y82         LUT6 (Prop_lut6_I1_O)        0.124     1.540 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Using_FPGA.Native_i_1__115/O
                         net (fo=1, routed)           0.000     1.540    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op2_Conflict_Stall/M3_Advanced_Carry.OF_M3_Use1/carry_and_i1/MUXCY_I/lopt_3
    SLICE_X24Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.090 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op2_Conflict_Stall/M3_Advanced_Carry.OF_M3_Use1/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.090    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op2_Conflict_Stall/OF_M3_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/carry_chain_1
    SLICE_X24Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.318 f  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op2_Conflict_Stall/OF_M3_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=1, routed)           1.014     3.332    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op2_Conflict_Stall/OF_M2_Mask_Stall/carry_and_i1/MUXCY_I/of_m3_stall_conflict
    SLICE_X12Y83         LUT6 (Prop_lut6_I2_O)        0.313     3.645 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op2_Conflict_Stall/OF_M2_Mask_Stall/carry_and_i1/MUXCY_I/Using_FPGA.Native_i_1__250/O
                         net (fo=1, routed)           0.000     3.645    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/lopt_3
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.178 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.178    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/of_piperun_masked_no6
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.295 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.295    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/of_piperun_masked_no10
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.549 f  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=386, routed)         1.131     5.680    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.bt_ex_mispredict_taken_hold_DFF/in0
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.396     6.076 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.bt_ex_mispredict_taken_hold_DFF/keep_jump_taken_with_ds_i_1/O
                         net (fo=1, routed)           0.481     6.556    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1_n_129
    SLICE_X9Y88          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/keep_jump_taken_with_ds_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.429     6.928    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Clk
    SLICE_X9Y88          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/keep_jump_taken_with_ds_reg/C
                         clock pessimism              0.571     7.499    
                         clock uncertainty           -0.233     7.266    
    SLICE_X9Y88          FDRE (Setup_fdre_C_D)       -0.265     7.001    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/keep_jump_taken_with_ds_reg
  -------------------------------------------------------------------
                         required time                          7.001    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 0.419ns (6.162%)  route 6.381ns (93.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 6.974 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.542    -0.799    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X15Y84         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.419    -0.380 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[27]/Q
                         net (fo=33, routed)          6.381     6.001    axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y3          RAMB36E1                                     r  axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.475     6.974    axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.493     7.467    
                         clock uncertainty           -0.233     7.234    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.739     6.495    axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          6.495    
                         arrival time                          -6.001    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 0.419ns (6.162%)  route 6.381ns (93.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 6.983 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.542    -0.799    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X15Y84         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.419    -0.380 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[27]/Q
                         net (fo=33, routed)          6.381     6.001    axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y1          RAMB36E1                                     r  axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.484     6.983    axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.493     7.476    
                         clock uncertainty           -0.233     7.243    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.739     6.504    axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          6.504    
                         arrival time                          -6.001    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/PC_BUFFER_I1/cur_data_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_jump_nodelay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.093ns  (logic 2.206ns (31.102%)  route 4.887ns (68.898%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 6.930 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.615    -0.726    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/PC_BUFFER_I1/Clk
    SLICE_X5Y90          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/PC_BUFFER_I1/cur_data_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.270 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/PC_BUFFER_I1/cur_data_i_reg[6]/Q
                         net (fo=6, routed)           1.501     1.231    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/PC_BUFFER_I1/cur_data_i_reg[31]_0[6]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124     1.355 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/PC_BUFFER_I1/bt_ex_mispredict_addr3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.355    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/PC_BUFFER_I1_n_34
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.905 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/bt_ex_mispredict_addr3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.905    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/bt_ex_mispredict_addr3_carry_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.019 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/bt_ex_mispredict_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.019    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/bt_ex_mispredict_addr3_carry__0_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.176 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/bt_ex_mispredict_addr3_carry__1/CO[1]
                         net (fo=1, routed)           0.811     2.987    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.bt_ex_mispredict_addr_hold_DFF/CO[0]
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.329     3.316 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.bt_ex_mispredict_addr_hold_DFF/Using_FPGA.Native_i_2__6/O
                         net (fo=35, routed)          0.730     4.046    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.bt_ex_mispredict_taken_hold_DFF/Use_BTC.if0_bt_use_mispredict_reg
    SLICE_X4Y90          LUT5 (Prop_lut5_I2_O)        0.120     4.166 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.bt_ex_mispredict_taken_hold_DFF/Using_FPGA.Native_i_2__5/O
                         net (fo=10, routed)          1.321     5.486    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.bt_ex_mispredict_taken_hold_DFF/Use_BTC.bt_ex_mispredict_handled_reg
    SLICE_X12Y92         LUT4 (Prop_lut4_I0_O)        0.356     5.842 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.bt_ex_mispredict_taken_hold_DFF/ex_jump_nodelay_i_1/O
                         net (fo=1, routed)           0.524     6.367    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_jump_nodelay0
    SLICE_X9Y92          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_jump_nodelay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.431     6.930    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Clk
    SLICE_X9Y92          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_jump_nodelay_reg/C
                         clock pessimism              0.571     7.501    
                         clock uncertainty           -0.233     7.268    
    SLICE_X9Y92          FDRE (Setup_fdre_C_D)       -0.274     6.994    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_jump_nodelay_reg
  -------------------------------------------------------------------
                         required time                          6.994    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.step_continue_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.291ns  (logic 2.942ns (40.354%)  route 4.349ns (59.646%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 6.929 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.542    -0.799    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X13Y84         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[26]/Q
                         net (fo=58, routed)          1.759     1.416    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Q[26]
    SLICE_X24Y82         LUT6 (Prop_lut6_I1_O)        0.124     1.540 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Using_FPGA.Native_i_1__115/O
                         net (fo=1, routed)           0.000     1.540    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op2_Conflict_Stall/M3_Advanced_Carry.OF_M3_Use1/carry_and_i1/MUXCY_I/lopt_3
    SLICE_X24Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.090 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op2_Conflict_Stall/M3_Advanced_Carry.OF_M3_Use1/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.090    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op2_Conflict_Stall/OF_M3_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/carry_chain_1
    SLICE_X24Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.318 f  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op2_Conflict_Stall/OF_M3_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=1, routed)           1.014     3.332    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op2_Conflict_Stall/OF_M2_Mask_Stall/carry_and_i1/MUXCY_I/of_m3_stall_conflict
    SLICE_X12Y83         LUT6 (Prop_lut6_I2_O)        0.313     3.645 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op2_Conflict_Stall/OF_M2_Mask_Stall/carry_and_i1/MUXCY_I/Using_FPGA.Native_i_1__250/O
                         net (fo=1, routed)           0.000     3.645    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/lopt_3
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.178 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.178    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/of_piperun_masked_no6
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.295 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.295    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/of_piperun_masked_no10
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.549 f  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=386, routed)         1.235     5.784    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/of_piperun_for_ce
    SLICE_X17Y92         LUT4 (Prop_lut4_I0_O)        0.367     6.151 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.step_continue_hold_i_1/O
                         net (fo=1, routed)           0.340     6.491    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.step_continue_hold_i_1_n_0
    SLICE_X17Y92         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.step_continue_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.430     6.929    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X17Y92         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.step_continue_hold_reg/C
                         clock pessimism              0.500     7.429    
                         clock uncertainty           -0.233     7.196    
    SLICE_X17Y92         FDRE (Setup_fdre_C_D)       -0.047     7.149    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.step_continue_hold_reg
  -------------------------------------------------------------------
                         required time                          7.149    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 0.419ns (6.302%)  route 6.230ns (93.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 6.983 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.532    -0.809    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X11Y73         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.390 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[23]/Q
                         net (fo=33, routed)          6.230     5.840    axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y1          RAMB36E1                                     r  axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.484     6.983    axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.493     7.476    
                         clock uncertainty           -0.233     7.243    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.741     6.502    axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          6.502    
                         arrival time                          -5.840    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DLMB_Interface_I1/Use_DLMB.m2_dready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 1.324ns (18.623%)  route 5.786ns (81.377%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 6.925 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.544    -0.797    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DLMB_Interface_I1/Clk
    SLICE_X16Y62         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DLMB_Interface_I1/Use_DLMB.m2_dready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.341 f  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DLMB_Interface_I1/Use_DLMB.m2_dready_hold_reg/Q
                         net (fo=7, routed)           1.853     1.512    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DLMB_Interface_I1/Use_DLMB.m2_dready_hold_reg_n_0
    SLICE_X17Y32         LUT4 (Prop_lut4_I2_O)        0.124     1.636 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DLMB_Interface_I1/M_AXI_DP_WVALID_INST_0/O
                         net (fo=7, routed)           0.609     2.244    axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.124     2.368 r  axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[4]_INST_0_i_3/O
                         net (fo=6, routed)           0.620     2.988    axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[4]_1
    SLICE_X15Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.112 r  axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[4]_INST_0/O
                         net (fo=2, routed)           0.725     3.838    axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.124     3.962 r  axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_2__8/O
                         net (fo=9, routed)           0.498     4.459    axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[4]
    SLICE_X13Y25         LUT5 (Prop_lut5_I0_O)        0.124     4.583 r  axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[1]_i_2__3/O
                         net (fo=2, routed)           0.415     4.998    axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_valid_i_reg_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I4_O)        0.124     5.122 r  axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/FSM_onehot_state[3]_i_3__2/O
                         net (fo=2, routed)           0.442     5.565    axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/FSM_onehot_state[3]_i_3__2_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.689 r  axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/FSM_onehot_state[3]_i_1__6/O
                         net (fo=4, routed)           0.624     6.312    axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/E[0]
    SLICE_X13Y25         FDRE                                         r  axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.425     6.925    axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X13Y25         FDRE                                         r  axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                         clock pessimism              0.493     7.418    
                         clock uncertainty           -0.233     7.184    
    SLICE_X13Y25         FDRE (Setup_fdre_C_CE)      -0.205     6.979    axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                          6.979    
                         arrival time                          -6.312    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 0.419ns (6.330%)  route 6.200ns (93.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 6.974 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.532    -0.809    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X11Y73         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.390 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[25]/Q
                         net (fo=33, routed)          6.200     5.810    axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y3          RAMB36E1                                     r  axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.475     6.974    axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.493     7.467    
                         clock uncertainty           -0.233     7.234    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.739     6.495    axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          6.495    
                         arrival time                          -5.810    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 0.456ns (6.711%)  route 6.339ns (93.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 6.983 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.531    -0.810    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X9Y73          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[17]/Q
                         net (fo=33, routed)          6.339     5.984    axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X0Y1          RAMB36E1                                     r  axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.484     6.983    axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.493     7.476    
                         clock uncertainty           -0.233     7.243    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.677    axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          6.677    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 0.419ns (6.330%)  route 6.200ns (93.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 6.983 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.532    -0.809    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X11Y73         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.390 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[25]/Q
                         net (fo=33, routed)          6.200     5.810    axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y1          RAMB36E1                                     r  axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.484     6.983    axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.493     7.476    
                         clock uncertainty           -0.233     7.243    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.739     6.504    axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          6.504    
                         arrival time                          -5.810    
  -------------------------------------------------------------------
                         slack                                  0.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.812%)  route 0.204ns (59.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.562    -0.528    axis_dma_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X13Y52         FDRE                                         r  axis_dma_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  axis_dma_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[19]/Q
                         net (fo=2, routed)           0.204    -0.182    axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[19]
    SLICE_X13Y49         FDRE                                         r  axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.833    -0.760    axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X13Y49         FDRE                                         r  axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[19]/C
                         clock pessimism              0.503    -0.257    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.066    -0.191    axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m1_PC_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m2_PC_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.459%)  route 0.216ns (60.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.546    -0.544    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Clk
    SLICE_X16Y76         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m1_PC_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m1_PC_i_reg[20]/Q
                         net (fo=1, routed)           0.216    -0.186    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m1_PC_i[20]
    SLICE_X14Y75         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m2_PC_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.813    -0.779    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Clk
    SLICE_X14Y75         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m2_PC_i_reg[20]/C
                         clock pessimism              0.498    -0.281    
    SLICE_X14Y75         FDRE (Hold_fdre_C_D)         0.064    -0.217    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m2_PC_i_reg[20]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m3_databus_addr_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/WB_DataBus_Addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.246%)  route 0.218ns (60.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.548    -0.542    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X16Y71         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m3_databus_addr_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m3_databus_addr_i_reg[28]/Q
                         net (fo=1, routed)           0.218    -0.182    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m3_databus_addr_i[28]
    SLICE_X14Y71         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/WB_DataBus_Addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.817    -0.775    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X14Y71         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/WB_DataBus_Addr_reg[28]/C
                         clock pessimism              0.498    -0.277    
    SLICE_X14Y71         FDRE (Hold_fdre_C_D)         0.053    -0.224    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/WB_DataBus_Addr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 axis_dma_design_i/dshot_axi_0/inst/axil_read_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.559    -0.531    axis_dma_design_i/dshot_axi_0/inst/S_AXI_ACLK
    SLICE_X20Y37         FDRE                                         r  axis_dma_design_i/dshot_axi_0/inst/axil_read_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  axis_dma_design_i/dshot_axi_0/inst/axil_read_data_reg[31]/Q
                         net (fo=1, routed)           0.118    -0.272    axis_dma_design_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X18Y36         SRLC32E                                      r  axis_dma_design_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.826    -0.767    axis_dma_design_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X18Y36         SRLC32E                                      r  axis_dma_design_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism              0.269    -0.498    
    SLICE_X18Y36         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.315    axis_dma_design_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m1_PC_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m2_PC_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.367%)  route 0.208ns (59.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.552    -0.538    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Clk
    SLICE_X15Y79         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m1_PC_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m1_PC_i_reg[16]/Q
                         net (fo=1, routed)           0.208    -0.188    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m1_PC_i[16]
    SLICE_X17Y77         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m2_PC_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.813    -0.779    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Clk
    SLICE_X17Y77         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m2_PC_i_reg[16]/C
                         clock pessimism              0.498    -0.281    
    SLICE_X17Y77         FDRE (Hold_fdre_C_D)         0.047    -0.234    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m2_PC_i_reg[16]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.587    -0.503    axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X39Y32         FDRE                                         r  axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/Q
                         net (fo=1, routed)           0.101    -0.261    axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[16]
    SLICE_X40Y31         SRL16E                                       r  axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.855    -0.738    axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X40Y31         SRL16E                                       r  axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/CLK
                         clock pessimism              0.248    -0.490    
    SLICE_X40Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.307    axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.587    -0.503    axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X39Y32         FDRE                                         r  axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/Q
                         net (fo=1, routed)           0.102    -0.260    axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[24]
    SLICE_X40Y32         SRL16E                                       r  axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.856    -0.737    axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X40Y32         SRL16E                                       r  axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/CLK
                         clock pessimism              0.248    -0.489    
    SLICE_X40Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.306    axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.590    -0.500    axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X37Y11         FDRE                                         r  axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.292    axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIA0
    SLICE_X36Y11         RAMD32                                       r  axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.861    -0.732    axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X36Y11         RAMD32                                       r  axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.245    -0.487    
    SLICE_X36Y11         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.340    axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DLMB_Interface_I1/Use_DLMB.m1_dready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DLMB_Interface_I1/Use_DLMB.m3_use_bubble_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.254%)  route 0.244ns (56.746%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.555    -0.535    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DLMB_Interface_I1/Clk
    SLICE_X16Y62         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DLMB_Interface_I1/Use_DLMB.m1_dready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DLMB_Interface_I1/Use_DLMB.m1_dready_hold_reg/Q
                         net (fo=3, routed)           0.244    -0.150    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DLMB_Interface_I1/m1_dready_hold
    SLICE_X14Y67         LUT4 (Prop_lut4_I2_O)        0.045    -0.105 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DLMB_Interface_I1/Use_DLMB.m3_use_bubble_i_1/O
                         net (fo=1, routed)           0.000    -0.105    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DLMB_Interface_I1/m3_use_bubble0
    SLICE_X14Y67         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DLMB_Interface_I1/Use_DLMB.m3_use_bubble_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.821    -0.771    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DLMB_Interface_I1/Clk
    SLICE_X14Y67         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DLMB_Interface_I1/Use_DLMB.m3_use_bubble_reg/C
                         clock pessimism              0.498    -0.273    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)         0.120    -0.153    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DLMB_Interface_I1/Use_DLMB.m3_use_bubble_reg
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.226ns (50.771%)  route 0.219ns (49.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.562    -0.528    axis_dma_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X13Y52         FDRE                                         r  axis_dma_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.400 r  axis_dma_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[20]/Q
                         net (fo=2, routed)           0.219    -0.180    axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[20]
    SLICE_X12Y49         LUT3 (Prop_lut3_I0_O)        0.098    -0.082 r  axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i[20]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.082    axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer[20]
    SLICE_X12Y49         FDRE                                         r  axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.833    -0.760    axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X12Y49         FDRE                                         r  axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[20]/C
                         clock pessimism              0.503    -0.257    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.121    -0.136    axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_axis_dma_design_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.333       5.389      RAMB18_X2Y2      axis_dma_design_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.333       5.389      RAMB36_X0Y15     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.333       5.389      RAMB36_X0Y15     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.333       5.389      RAMB36_X0Y14     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.333       5.389      RAMB36_X0Y14     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X1Y15     axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.333       5.757      RAMB36_X1Y15     axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X2Y2      axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.333       5.757      RAMB36_X2Y2      axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X0Y11     axis_dma_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X10Y48     axis_dma_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_28_28/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X10Y48     axis_dma_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_28_28/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X10Y48     axis_dma_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X10Y48     axis_dma_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_29_29/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X10Y48     axis_dma_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_2_2/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X10Y48     axis_dma_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X10Y48     axis_dma_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_30_30/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X10Y48     axis_dma_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_30_30/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X6Y69      axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X6Y69      axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X22Y85     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X22Y85     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X22Y85     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X22Y85     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X22Y85     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X22Y85     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X22Y85     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X22Y85     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X22Y85     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X22Y85     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_axis_dma_design_clk_wiz_0_0
  To Clock:  clkfbout_axis_dma_design_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_axis_dma_design_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y3    axis_dma_design_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_axis_dma_design_clk_wiz_0_0
  To Clock:  clk_out1_axis_dma_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.696ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 0.580ns (9.683%)  route 5.410ns (90.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 7.014 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.549    -0.792    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X17Y50         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         3.178     2.842    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X19Y4          LUT1 (Prop_lut1_I0_O)        0.124     2.966 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         2.231     5.197    axis_dma_design_i/dshot_axi_0/inst/dshot_0/AR[0]
    SLICE_X41Y9          FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.514     7.014    axis_dma_design_i/dshot_axi_0/inst/dshot_0/S_AXI_ACLK
    SLICE_X41Y9          FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[10]/C
                         clock pessimism              0.493     7.507    
                         clock uncertainty           -0.233     7.273    
    SLICE_X41Y9          FDCE (Recov_fdce_C_CLR)     -0.405     6.868    axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[10]
  -------------------------------------------------------------------
                         required time                          6.868    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 0.580ns (9.683%)  route 5.410ns (90.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 7.014 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.549    -0.792    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X17Y50         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         3.178     2.842    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X19Y4          LUT1 (Prop_lut1_I0_O)        0.124     2.966 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         2.231     5.197    axis_dma_design_i/dshot_axi_0/inst/dshot_0/AR[0]
    SLICE_X41Y9          FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.514     7.014    axis_dma_design_i/dshot_axi_0/inst/dshot_0/S_AXI_ACLK
    SLICE_X41Y9          FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[11]/C
                         clock pessimism              0.493     7.507    
                         clock uncertainty           -0.233     7.273    
    SLICE_X41Y9          FDCE (Recov_fdce_C_CLR)     -0.405     6.868    axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[11]
  -------------------------------------------------------------------
                         required time                          6.868    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 0.580ns (9.683%)  route 5.410ns (90.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 7.014 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.549    -0.792    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X17Y50         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         3.178     2.842    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X19Y4          LUT1 (Prop_lut1_I0_O)        0.124     2.966 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         2.231     5.197    axis_dma_design_i/dshot_axi_0/inst/dshot_0/AR[0]
    SLICE_X41Y9          FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.514     7.014    axis_dma_design_i/dshot_axi_0/inst/dshot_0/S_AXI_ACLK
    SLICE_X41Y9          FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[12]/C
                         clock pessimism              0.493     7.507    
                         clock uncertainty           -0.233     7.273    
    SLICE_X41Y9          FDCE (Recov_fdce_C_CLR)     -0.405     6.868    axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[12]
  -------------------------------------------------------------------
                         required time                          6.868    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.687%)  route 5.407ns (90.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 7.015 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.549    -0.792    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X17Y50         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         3.178     2.842    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X19Y4          LUT1 (Prop_lut1_I0_O)        0.124     2.966 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         2.229     5.195    axis_dma_design_i/dshot_axi_0/inst/dshot_0/AR[0]
    SLICE_X41Y8          FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.515     7.015    axis_dma_design_i/dshot_axi_0/inst/dshot_0/S_AXI_ACLK
    SLICE_X41Y8          FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[8]/C
                         clock pessimism              0.493     7.508    
                         clock uncertainty           -0.233     7.274    
    SLICE_X41Y8          FDCE (Recov_fdce_C_CLR)     -0.405     6.869    axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[8]
  -------------------------------------------------------------------
                         required time                          6.869    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.687%)  route 5.407ns (90.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 7.015 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.549    -0.792    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X17Y50         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         3.178     2.842    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X19Y4          LUT1 (Prop_lut1_I0_O)        0.124     2.966 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         2.229     5.195    axis_dma_design_i/dshot_axi_0/inst/dshot_0/AR[0]
    SLICE_X41Y8          FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.515     7.015    axis_dma_design_i/dshot_axi_0/inst/dshot_0/S_AXI_ACLK
    SLICE_X41Y8          FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[9]/C
                         clock pessimism              0.493     7.508    
                         clock uncertainty           -0.233     7.274    
    SLICE_X41Y8          FDCE (Recov_fdce_C_CLR)     -0.405     6.869    axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[9]
  -------------------------------------------------------------------
                         required time                          6.869    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.765ns  (required time - arrival time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.896ns  (logic 0.580ns (9.838%)  route 5.316ns (90.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 7.014 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.549    -0.792    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X17Y50         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         3.178     2.842    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X19Y4          LUT1 (Prop_lut1_I0_O)        0.124     2.966 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         2.138     5.104    axis_dma_design_i/dshot_axi_0/inst/dshot_0/AR[0]
    SLICE_X41Y10         FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.514     7.014    axis_dma_design_i/dshot_axi_0/inst/dshot_0/S_AXI_ACLK
    SLICE_X41Y10         FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[13]/C
                         clock pessimism              0.493     7.507    
                         clock uncertainty           -0.233     7.273    
    SLICE_X41Y10         FDCE (Recov_fdce_C_CLR)     -0.405     6.868    axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[13]
  -------------------------------------------------------------------
                         required time                          6.868    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.765ns  (required time - arrival time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.896ns  (logic 0.580ns (9.838%)  route 5.316ns (90.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 7.014 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.549    -0.792    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X17Y50         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         3.178     2.842    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X19Y4          LUT1 (Prop_lut1_I0_O)        0.124     2.966 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         2.138     5.104    axis_dma_design_i/dshot_axi_0/inst/dshot_0/AR[0]
    SLICE_X41Y10         FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.514     7.014    axis_dma_design_i/dshot_axi_0/inst/dshot_0/S_AXI_ACLK
    SLICE_X41Y10         FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[14]/C
                         clock pessimism              0.493     7.507    
                         clock uncertainty           -0.233     7.273    
    SLICE_X41Y10         FDCE (Recov_fdce_C_CLR)     -0.405     6.868    axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[14]
  -------------------------------------------------------------------
                         required time                          6.868    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.765ns  (required time - arrival time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.896ns  (logic 0.580ns (9.838%)  route 5.316ns (90.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 7.014 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.549    -0.792    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X17Y50         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         3.178     2.842    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X19Y4          LUT1 (Prop_lut1_I0_O)        0.124     2.966 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         2.138     5.104    axis_dma_design_i/dshot_axi_0/inst/dshot_0/AR[0]
    SLICE_X41Y10         FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.514     7.014    axis_dma_design_i/dshot_axi_0/inst/dshot_0/S_AXI_ACLK
    SLICE_X41Y10         FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[15]/C
                         clock pessimism              0.493     7.507    
                         clock uncertainty           -0.233     7.273    
    SLICE_X41Y10         FDCE (Recov_fdce_C_CLR)     -0.405     6.868    axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[15]
  -------------------------------------------------------------------
                         required time                          6.868    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_2/dshot_command_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 0.580ns (10.266%)  route 5.070ns (89.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 6.938 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.549    -0.792    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X17Y50         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         3.178     2.842    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X19Y4          LUT1 (Prop_lut1_I0_O)        0.124     2.966 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         1.892     4.858    axis_dma_design_i/dshot_axi_0/inst/dshot_2/AR[0]
    SLICE_X27Y18         FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_2/dshot_command_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.438     6.938    axis_dma_design_i/dshot_axi_0/inst/dshot_2/S_AXI_ACLK
    SLICE_X27Y18         FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_2/dshot_command_reg[10]/C
                         clock pessimism              0.493     7.431    
                         clock uncertainty           -0.233     7.197    
    SLICE_X27Y18         FDCE (Recov_fdce_C_CLR)     -0.405     6.792    axis_dma_design_i/dshot_axi_0/inst/dshot_2/dshot_command_reg[10]
  -------------------------------------------------------------------
                         required time                          6.792    
                         arrival time                          -4.858    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_2/dshot_command_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 0.580ns (10.266%)  route 5.070ns (89.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 6.938 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.549    -0.792    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X17Y50         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.336 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         3.178     2.842    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X19Y4          LUT1 (Prop_lut1_I0_O)        0.124     2.966 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         1.892     4.858    axis_dma_design_i/dshot_axi_0/inst/dshot_2/AR[0]
    SLICE_X27Y18         FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_2/dshot_command_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       1.438     6.938    axis_dma_design_i/dshot_axi_0/inst/dshot_2/S_AXI_ACLK
    SLICE_X27Y18         FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_2/dshot_command_reg[11]/C
                         clock pessimism              0.493     7.431    
                         clock uncertainty           -0.233     7.197    
    SLICE_X27Y18         FDCE (Recov_fdce_C_CLR)     -0.405     6.792    axis_dma_design_i/dshot_axi_0/inst/dshot_2/dshot_command_reg[11]
  -------------------------------------------------------------------
                         required time                          6.792    
                         arrival time                          -4.858    
  -------------------------------------------------------------------
                         slack                                  1.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.696ns  (arrival time - required time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_3/guard_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.186ns (9.787%)  route 1.714ns (90.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.559    -0.531    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X17Y50         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         1.439     1.050    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X19Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.095 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         0.275     1.370    axis_dma_design_i/dshot_axi_0/inst/dshot_3/AR[0]
    SLICE_X18Y6          FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/guard_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.831    -0.762    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ACLK
    SLICE_X18Y6          FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_3/guard_count_reg[0]/C
                         clock pessimism              0.503    -0.259    
    SLICE_X18Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.326    axis_dma_design_i/dshot_axi_0/inst/dshot_3/guard_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.696ns  (arrival time - required time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_3/guard_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.186ns (9.787%)  route 1.714ns (90.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.559    -0.531    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X17Y50         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         1.439     1.050    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X19Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.095 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         0.275     1.370    axis_dma_design_i/dshot_axi_0/inst/dshot_3/AR[0]
    SLICE_X18Y6          FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/guard_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.831    -0.762    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ACLK
    SLICE_X18Y6          FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_3/guard_count_reg[1]/C
                         clock pessimism              0.503    -0.259    
    SLICE_X18Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.326    axis_dma_design_i/dshot_axi_0/inst/dshot_3/guard_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.696ns  (arrival time - required time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_3/guard_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.186ns (9.787%)  route 1.714ns (90.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.559    -0.531    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X17Y50         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         1.439     1.050    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X19Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.095 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         0.275     1.370    axis_dma_design_i/dshot_axi_0/inst/dshot_3/AR[0]
    SLICE_X18Y6          FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/guard_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.831    -0.762    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ACLK
    SLICE_X18Y6          FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_3/guard_count_reg[3]/C
                         clock pessimism              0.503    -0.259    
    SLICE_X18Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.326    axis_dma_design_i/dshot_axi_0/inst/dshot_3/guard_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.700ns  (arrival time - required time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_3/guard_count_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.186ns (9.787%)  route 1.714ns (90.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.559    -0.531    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X17Y50         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         1.439     1.050    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X19Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.095 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         0.275     1.370    axis_dma_design_i/dshot_axi_0/inst/dshot_3/AR[0]
    SLICE_X18Y6          FDPE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/guard_count_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.831    -0.762    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ACLK
    SLICE_X18Y6          FDPE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_3/guard_count_reg[2]/C
                         clock pessimism              0.503    -0.259    
    SLICE_X18Y6          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.330    axis_dma_design_i/dshot_axi_0/inst/dshot_3/guard_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.706ns  (arrival time - required time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.186ns (9.862%)  route 1.700ns (90.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.559    -0.531    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X17Y50         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         1.439     1.050    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X19Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.095 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         0.261     1.355    axis_dma_design_i/dshot_axi_0/inst/dshot_3/AR[0]
    SLICE_X21Y8          FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.831    -0.762    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ACLK
    SLICE_X21Y8          FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[10]/C
                         clock pessimism              0.503    -0.259    
    SLICE_X21Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.351    axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[10]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.706ns  (arrival time - required time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.186ns (9.862%)  route 1.700ns (90.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.559    -0.531    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X17Y50         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         1.439     1.050    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X19Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.095 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         0.261     1.355    axis_dma_design_i/dshot_axi_0/inst/dshot_3/AR[0]
    SLICE_X21Y8          FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.831    -0.762    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ACLK
    SLICE_X21Y8          FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[11]/C
                         clock pessimism              0.503    -0.259    
    SLICE_X21Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.351    axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[11]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.706ns  (arrival time - required time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.186ns (9.862%)  route 1.700ns (90.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.559    -0.531    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X17Y50         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         1.439     1.050    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X19Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.095 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         0.261     1.355    axis_dma_design_i/dshot_axi_0/inst/dshot_3/AR[0]
    SLICE_X21Y8          FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.831    -0.762    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ACLK
    SLICE_X21Y8          FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[12]/C
                         clock pessimism              0.503    -0.259    
    SLICE_X21Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.351    axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[12]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.706ns  (arrival time - required time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.186ns (9.862%)  route 1.700ns (90.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.559    -0.531    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X17Y50         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         1.439     1.050    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X19Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.095 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         0.261     1.355    axis_dma_design_i/dshot_axi_0/inst/dshot_3/AR[0]
    SLICE_X21Y8          FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.831    -0.762    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ACLK
    SLICE_X21Y8          FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[13]/C
                         clock pessimism              0.503    -0.259    
    SLICE_X21Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.351    axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[13]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.706ns  (arrival time - required time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.186ns (9.862%)  route 1.700ns (90.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.559    -0.531    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X17Y50         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         1.439     1.050    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X19Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.095 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         0.261     1.355    axis_dma_design_i/dshot_axi_0/inst/dshot_3/AR[0]
    SLICE_X21Y8          FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.831    -0.762    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ACLK
    SLICE_X21Y8          FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[14]/C
                         clock pessimism              0.503    -0.259    
    SLICE_X21Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.351    axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[14]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.706ns  (arrival time - required time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.186ns (9.862%)  route 1.700ns (90.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.559    -0.531    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X17Y50         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=148, routed)         1.439     1.050    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X19Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.095 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         0.261     1.355    axis_dma_design_i/dshot_axi_0/inst/dshot_3/AR[0]
    SLICE_X21Y8          FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10663, routed)       0.831    -0.762    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ACLK
    SLICE_X21Y8          FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[15]/C
                         clock pessimism              0.503    -0.259    
    SLICE_X21Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.351    axis_dma_design_i/dshot_axi_0/inst/dshot_3/counter_low_reg[15]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  1.706    





