--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml motorpackage.twx motorpackage.ncd -o motorpackage.twr
motorpackage.pcf -ucf UCF_Single.ucf

Design file:              motorpackage.ncd
Physical constraint file: motorpackage.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock inc
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
en          |    7.803(R)|      SLOW  |   -1.910(R)|      SLOW  |inc_BUFGP         |   0.000|
rxin        |    0.736(R)|      FAST  |    0.211(R)|      SLOW  |inc_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock inc to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a1<0>       |        12.281(R)|      SLOW  |         6.820(R)|      FAST  |inc_BUFGP         |   0.000|
a1<1>       |         9.213(R)|      SLOW  |         4.977(R)|      FAST  |inc_BUFGP         |   0.000|
a2<0>       |        10.489(R)|      SLOW  |         5.755(R)|      FAST  |inc_BUFGP         |   0.000|
a2<1>       |         8.793(R)|      SLOW  |         4.751(R)|      FAST  |inc_BUFGP         |   0.000|
a3<0>       |        10.526(R)|      SLOW  |         5.763(R)|      FAST  |inc_BUFGP         |   0.000|
a3<1>       |        11.126(R)|      SLOW  |         6.144(R)|      FAST  |inc_BUFGP         |   0.000|
a4<0>       |         9.170(R)|      SLOW  |         4.943(R)|      FAST  |inc_BUFGP         |   0.000|
a4<1>       |         8.632(R)|      SLOW  |         4.603(R)|      FAST  |inc_BUFGP         |   0.000|
b1<0>       |         9.264(R)|      SLOW  |         5.077(R)|      FAST  |inc_BUFGP         |   0.000|
b1<1>       |         9.915(R)|      SLOW  |         5.565(R)|      FAST  |inc_BUFGP         |   0.000|
b2<0>       |         9.298(R)|      SLOW  |         4.954(R)|      FAST  |inc_BUFGP         |   0.000|
b2<1>       |         8.862(R)|      SLOW  |         4.663(R)|      FAST  |inc_BUFGP         |   0.000|
b3<0>       |        10.021(R)|      SLOW  |         5.430(R)|      FAST  |inc_BUFGP         |   0.000|
b3<1>       |        10.728(R)|      SLOW  |         5.934(R)|      FAST  |inc_BUFGP         |   0.000|
b4<0>       |         8.708(R)|      SLOW  |         4.662(R)|      FAST  |inc_BUFGP         |   0.000|
b4<1>       |         9.223(R)|      SLOW  |         4.975(R)|      FAST  |inc_BUFGP         |   0.000|
c1<0>       |         9.272(R)|      SLOW  |         5.161(R)|      FAST  |inc_BUFGP         |   0.000|
c1<1>       |         9.449(R)|      SLOW  |         5.390(R)|      FAST  |inc_BUFGP         |   0.000|
c2<0>       |        10.301(R)|      SLOW  |         5.699(R)|      FAST  |inc_BUFGP         |   0.000|
c2<1>       |        10.075(R)|      SLOW  |         5.619(R)|      FAST  |inc_BUFGP         |   0.000|
c3<0>       |         8.714(R)|      SLOW  |         4.555(R)|      FAST  |inc_BUFGP         |   0.000|
c3<1>       |         8.982(R)|      SLOW  |         4.745(R)|      FAST  |inc_BUFGP         |   0.000|
c4<0>       |         8.850(R)|      SLOW  |         4.749(R)|      FAST  |inc_BUFGP         |   0.000|
c4<1>       |         8.917(R)|      SLOW  |         4.816(R)|      FAST  |inc_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock inc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
inc            |    7.661|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
hall1<0>       |a1<0>          |   10.095|
hall1<0>       |a1<1>          |    7.027|
hall1<0>       |c1<0>          |    6.769|
hall1<0>       |c1<1>          |    6.946|
hall1<1>       |a1<0>          |    9.311|
hall1<1>       |a1<1>          |    6.243|
hall1<1>       |b1<0>          |    6.250|
hall1<1>       |b1<1>          |    6.901|
hall1<2>       |b1<0>          |    6.674|
hall1<2>       |b1<1>          |    7.325|
hall1<2>       |c1<0>          |    7.509|
hall1<2>       |c1<1>          |    7.686|
hall2<0>       |a2<0>          |    9.331|
hall2<0>       |a2<1>          |    7.635|
hall2<0>       |c2<0>          |    9.115|
hall2<0>       |c2<1>          |    8.889|
hall2<1>       |a2<0>          |   10.792|
hall2<1>       |a2<1>          |    9.096|
hall2<1>       |b2<0>          |    7.763|
hall2<1>       |b2<1>          |    7.327|
hall2<2>       |b2<0>          |    7.516|
hall2<2>       |b2<1>          |    7.080|
hall2<2>       |c2<0>          |    9.989|
hall2<2>       |c2<1>          |    9.763|
hall3<0>       |a3<0>          |    9.068|
hall3<0>       |a3<1>          |    9.668|
hall3<0>       |c3<0>          |    7.381|
hall3<0>       |c3<1>          |    7.649|
hall3<1>       |a3<0>          |    9.183|
hall3<1>       |a3<1>          |    9.783|
hall3<1>       |b3<0>          |    8.385|
hall3<1>       |b3<1>          |    9.092|
hall3<2>       |b3<0>          |    8.507|
hall3<2>       |b3<1>          |    9.214|
hall3<2>       |c3<0>          |    7.507|
hall3<2>       |c3<1>          |    7.775|
hall4<0>       |a4<0>          |    7.369|
hall4<0>       |a4<1>          |    6.831|
hall4<0>       |c4<0>          |    6.991|
hall4<0>       |c4<1>          |    7.058|
hall4<1>       |a4<0>          |    7.819|
hall4<1>       |a4<1>          |    7.281|
hall4<1>       |b4<0>          |    7.516|
hall4<1>       |b4<1>          |    8.031|
hall4<2>       |b4<0>          |    8.007|
hall4<2>       |b4<1>          |    8.522|
hall4<2>       |c4<0>          |    7.338|
hall4<2>       |c4<1>          |    7.405|
hall5<0>       |a5<0>          |    7.499|
hall5<0>       |a5<1>          |    7.320|
hall5<0>       |c5<0>          |    7.622|
hall5<0>       |c5<1>          |    7.493|
hall5<1>       |a5<0>          |    7.427|
hall5<1>       |a5<1>          |    7.248|
hall5<1>       |b5<0>          |    7.654|
hall5<1>       |b5<1>          |    8.426|
hall5<2>       |b5<0>          |    7.809|
hall5<2>       |b5<1>          |    8.581|
hall5<2>       |c5<0>          |    7.617|
hall5<2>       |c5<1>          |    7.488|
---------------+---------------+---------+


Analysis completed Sat Jan 26 23:21:02 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



