{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1634590364021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1634590364021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 18 17:52:43 2021 " "Processing started: Mon Oct 18 17:52:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1634590364021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1634590364021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath " "Command: quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1634590364021 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1634590364416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-comportamento " "Found design unit 1: DataPath-comportamento" {  } { { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634590364995 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634590364995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634590364995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_subtrator_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_subtrator_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_subtrator_nbits-comportamento " "Found design unit 1: somador_subtrator_nbits-comportamento" {  } { { "somador_subtrator_nbits.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/somador_subtrator_nbits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634590365002 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_subtrator_nbits " "Found entity 1: somador_subtrator_nbits" {  } { { "somador_subtrator_nbits.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/somador_subtrator_nbits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634590365002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634590365002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/somador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634590365008 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634590365008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634590365008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2pra1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2pra1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2pra1-comportamento " "Found design unit 1: mux2pra1-comportamento" {  } { { "mux2pra1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/mux2pra1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634590365012 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2pra1 " "Found entity 1: mux2pra1" {  } { { "mux2pra1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/mux2pra1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634590365012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634590365012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8pra1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8pra1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8pra1-comportamento " "Found design unit 1: mux8pra1-comportamento" {  } { { "mux8pra1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/mux8pra1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634590365015 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8pra1 " "Found entity 1: mux8pra1" {  } { { "mux8pra1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/mux8pra1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634590365015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634590365015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA2-comportamento " "Found design unit 1: ULA2-comportamento" {  } { { "ULA2.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/ULA2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634590365018 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA2 " "Found entity 1: ULA2" {  } { { "ULA2.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/ULA2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634590365018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634590365018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1-comportamento " "Found design unit 1: ULA1-comportamento" {  } { { "ULA1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/ULA1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634590365021 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA1 " "Found entity 1: ULA1" {  } { { "ULA1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/ULA1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634590365021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634590365021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registernbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registernbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerNbits-description " "Found design unit 1: registerNbits-description" {  } { { "registerNbits.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/registerNbits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634590365024 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerNbits " "Found entity 1: registerNbits" {  } { { "registerNbits.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/registerNbits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634590365024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634590365024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb-comportament " "Found design unit 1: tb-comportament" {  } { { "tb.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/tb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634590365027 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/tb.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634590365027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634590365027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1634590365445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2pra1 mux2pra1:\\G1_LINHA:0:Muxes2pra1 " "Elaborating entity \"mux2pra1\" for hierarchy \"mux2pra1:\\G1_LINHA:0:Muxes2pra1\"" {  } { { "DataPath.vhd" "\\G1_LINHA:0:Muxes2pra1" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634590365654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerNbits registerNbits:\\G2:0:Registradores " "Elaborating entity \"registerNbits\" for hierarchy \"registerNbits:\\G2:0:Registradores\"" {  } { { "DataPath.vhd" "\\G2:0:Registradores" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634590365729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8pra1 mux8pra1:Muxes8pra1_UM " "Elaborating entity \"mux8pra1\" for hierarchy \"mux8pra1:Muxes8pra1_UM\"" {  } { { "DataPath.vhd" "Muxes8pra1_UM" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634590365756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA1 ULA1:PRIMEIRA_ULA " "Elaborating entity \"ULA1\" for hierarchy \"ULA1:PRIMEIRA_ULA\"" {  } { { "DataPath.vhd" "PRIMEIRA_ULA" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634590365807 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado_soma ULA1.vhd(54) " "VHDL Process Statement warning at ULA1.vhd(54): signal \"resultado_soma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/ULA1.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634590365829 "|DataPath|ULA1:PRIMEIRA_ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_add ULA1.vhd(55) " "VHDL Process Statement warning at ULA1.vhd(55): signal \"cout_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/ULA1.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634590365829 "|DataPath|ULA1:PRIMEIRA_ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ov_soma ULA1.vhd(56) " "VHDL Process Statement warning at ULA1.vhd(56): signal \"ov_soma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/ULA1.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634590365829 "|DataPath|ULA1:PRIMEIRA_ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado_sub ULA1.vhd(57) " "VHDL Process Statement warning at ULA1.vhd(57): signal \"resultado_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/ULA1.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634590365829 "|DataPath|ULA1:PRIMEIRA_ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_soma ULA1.vhd(58) " "VHDL Process Statement warning at ULA1.vhd(58): signal \"cout_soma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/ULA1.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634590365829 "|DataPath|ULA1:PRIMEIRA_ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ov_sub ULA1.vhd(59) " "VHDL Process Statement warning at ULA1.vhd(59): signal \"ov_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/ULA1.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634590365829 "|DataPath|ULA1:PRIMEIRA_ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cout ULA1.vhd(47) " "VHDL Process Statement warning at ULA1.vhd(47): inferring latch(es) for signal or variable \"cout\", which holds its previous value in one or more paths through the process" {  } { { "ULA1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/ULA1.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1634590365829 "|DataPath|ULA1:PRIMEIRA_ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ov ULA1.vhd(47) " "VHDL Process Statement warning at ULA1.vhd(47): inferring latch(es) for signal or variable \"ov\", which holds its previous value in one or more paths through the process" {  } { { "ULA1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/ULA1.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1634590365829 "|DataPath|ULA1:PRIMEIRA_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov ULA1.vhd(47) " "Inferred latch for \"ov\" at ULA1.vhd(47)" {  } { { "ULA1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/ULA1.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1634590365829 "|DataPath|ULA1:PRIMEIRA_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout ULA1.vhd(47) " "Inferred latch for \"cout\" at ULA1.vhd(47)" {  } { { "ULA1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/ULA1.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1634590365829 "|DataPath|ULA1:PRIMEIRA_ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_subtrator_nbits ULA1:PRIMEIRA_ULA\|somador_subtrator_nbits:SOMADOR " "Elaborating entity \"somador_subtrator_nbits\" for hierarchy \"ULA1:PRIMEIRA_ULA\|somador_subtrator_nbits:SOMADOR\"" {  } { { "ULA1.vhd" "SOMADOR" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/ULA1.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634590365841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador ULA1:PRIMEIRA_ULA\|somador_subtrator_nbits:SOMADOR\|somador:\\G1:0:SCs " "Elaborating entity \"somador\" for hierarchy \"ULA1:PRIMEIRA_ULA\|somador_subtrator_nbits:SOMADOR\|somador:\\G1:0:SCs\"" {  } { { "somador_subtrator_nbits.vhd" "\\G1:0:SCs" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/somador_subtrator_nbits.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634590365873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA2 ULA2:SEGUNDA_ULA " "Elaborating entity \"ULA2\" for hierarchy \"ULA2:SEGUNDA_ULA\"" {  } { { "DataPath.vhd" "SEGUNDA_ULA" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634590365971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA1:PRIMEIRA_ULA\|cout " "Latch ULA1:PRIMEIRA_ULA\|cout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c\[26\] " "Ports D and ENA on the latch are fed by the same signal c\[26\]" {  } { { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1634590370862 ""}  } { { "ULA1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/ULA1.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1634590370862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA1:PRIMEIRA_ULA\|ov " "Latch ULA1:PRIMEIRA_ULA\|ov has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c\[26\] " "Ports D and ENA on the latch are fed by the same signal c\[26\]" {  } { { "DataPath.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/DataPath.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1634590370862 ""}  } { { "ULA1.vhd" "" { Text "C:/Users/heito/Documents/UFPel/Sistemas Digitais Avançados/Projetos VHDL/TestBenches/Sistemas-Digitais-Avancados/DataPath/ULA1.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1634590370862 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1634590371671 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1634590375980 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634590375980 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1404 " "Implemented 1404 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "63 " "Implemented 63 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1634590377731 ""} { "Info" "ICUT_CUT_TM_OPINS" "292 " "Implemented 292 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1634590377731 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1049 " "Implemented 1049 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1634590377731 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1634590377731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634590377772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 18 17:52:57 2021 " "Processing ended: Mon Oct 18 17:52:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634590377772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634590377772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634590377772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634590377772 ""}
