-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             jd4691@newnano.poly.edu                             
-- Generated date:           Mon Sep 06 21:30:04 EDT 2021                        

Solution Settings: inPlaceNTT_DIF.v2
  Current state: schedule
  Project: Catapult_3
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/math/mgc_ac_math.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/math/mgc_ac_trig.h
            $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
            $MGC_HOME/shared/include/math/mgc_sc_x2_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_ac_hcordic.h
            $MGC_HOME/shared/include/math/mgc_ac_hcordic.tab
            $MGC_HOME/shared/include/math/mgc_ac_hcordic_inv_ln2.tab
      $PROJECT_HOME/include/utils.h
    $PROJECT_HOME/src/utils.cpp
      $PROJECT_HOME/include/utils.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF/core                      50  184518     184522            0  0        ? 
    Design Total:                             50  184518     184522            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising  5.000             20.00    0.000000 /inPlaceNTT_DIF/core     
    
  I/O Data Ranges
    Port                        Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    --------------------------- ---- -------- --------- --------- ------- -------- --------
    clk                         IN   Unsigned         1                                     
    rst                         IN   Unsigned         1                                     
    vec:rsc.s_tdone             IN   Unsigned         1                                     
    vec:rsc.tr_write_done       IN   Unsigned         1                                     
    vec:rsc.RREADY              IN   Unsigned         1                                     
    vec:rsc.ARVALID             IN   Unsigned         1                                     
    vec:rsc.ARUSER              IN   Unsigned         1                                     
    vec:rsc.ARREGION            IN   Unsigned         4                                     
    vec:rsc.ARQOS               IN   Unsigned         4                                     
    vec:rsc.ARPROT              IN   Unsigned         3                                     
    vec:rsc.ARCACHE             IN   Unsigned         4                                     
    vec:rsc.ARLOCK              IN   Unsigned         1                                     
    vec:rsc.ARBURST             IN   Unsigned         2                                     
    vec:rsc.ARSIZE              IN   Unsigned         3                                     
    vec:rsc.ARLEN               IN   Unsigned         8                                     
    vec:rsc.ARADDR              IN   Unsigned        12                                     
    vec:rsc.ARID                IN   Unsigned         1                                     
    vec:rsc.BREADY              IN   Unsigned         1                                     
    vec:rsc.WVALID              IN   Unsigned         1                                     
    vec:rsc.WUSER               IN   Unsigned         1                                     
    vec:rsc.WLAST               IN   Unsigned         1                                     
    vec:rsc.WSTRB               IN   Unsigned         4                                     
    vec:rsc.WDATA               IN   Unsigned        32                                     
    vec:rsc.AWVALID             IN   Unsigned         1                                     
    vec:rsc.AWUSER              IN   Unsigned         1                                     
    vec:rsc.AWREGION            IN   Unsigned         4                                     
    vec:rsc.AWQOS               IN   Unsigned         4                                     
    vec:rsc.AWPROT              IN   Unsigned         3                                     
    vec:rsc.AWCACHE             IN   Unsigned         4                                     
    vec:rsc.AWLOCK              IN   Unsigned         1                                     
    vec:rsc.AWBURST             IN   Unsigned         2                                     
    vec:rsc.AWSIZE              IN   Unsigned         3                                     
    vec:rsc.AWLEN               IN   Unsigned         8                                     
    vec:rsc.AWADDR              IN   Unsigned        12                                     
    vec:rsc.AWID                IN   Unsigned         1                                     
    p:rsc.dat                   IN   Unsigned        32                                     
    r:rsc.dat                   IN   Unsigned        32                                     
    twiddle:rsc.s_tdone         IN   Unsigned         1                                     
    twiddle:rsc.tr_write_done   IN   Unsigned         1                                     
    twiddle:rsc.RREADY          IN   Unsigned         1                                     
    twiddle:rsc.ARVALID         IN   Unsigned         1                                     
    twiddle:rsc.ARUSER          IN   Unsigned         1                                     
    twiddle:rsc.ARREGION        IN   Unsigned         4                                     
    twiddle:rsc.ARQOS           IN   Unsigned         4                                     
    twiddle:rsc.ARPROT          IN   Unsigned         3                                     
    twiddle:rsc.ARCACHE         IN   Unsigned         4                                     
    twiddle:rsc.ARLOCK          IN   Unsigned         1                                     
    twiddle:rsc.ARBURST         IN   Unsigned         2                                     
    twiddle:rsc.ARSIZE          IN   Unsigned         3                                     
    twiddle:rsc.ARLEN           IN   Unsigned         8                                     
    twiddle:rsc.ARADDR          IN   Unsigned        12                                     
    twiddle:rsc.ARID            IN   Unsigned         1                                     
    twiddle:rsc.BREADY          IN   Unsigned         1                                     
    twiddle:rsc.WVALID          IN   Unsigned         1                                     
    twiddle:rsc.WUSER           IN   Unsigned         1                                     
    twiddle:rsc.WLAST           IN   Unsigned         1                                     
    twiddle:rsc.WSTRB           IN   Unsigned         4                                     
    twiddle:rsc.WDATA           IN   Unsigned        32                                     
    twiddle:rsc.AWVALID         IN   Unsigned         1                                     
    twiddle:rsc.AWUSER          IN   Unsigned         1                                     
    twiddle:rsc.AWREGION        IN   Unsigned         4                                     
    twiddle:rsc.AWQOS           IN   Unsigned         4                                     
    twiddle:rsc.AWPROT          IN   Unsigned         3                                     
    twiddle:rsc.AWCACHE         IN   Unsigned         4                                     
    twiddle:rsc.AWLOCK          IN   Unsigned         1                                     
    twiddle:rsc.AWBURST         IN   Unsigned         2                                     
    twiddle:rsc.AWSIZE          IN   Unsigned         3                                     
    twiddle:rsc.AWLEN           IN   Unsigned         8                                     
    twiddle:rsc.AWADDR          IN   Unsigned        12                                     
    twiddle:rsc.AWID            IN   Unsigned         1                                     
    twiddle_h:rsc.s_tdone       IN   Unsigned         1                                     
    twiddle_h:rsc.tr_write_done IN   Unsigned         1                                     
    twiddle_h:rsc.RREADY        IN   Unsigned         1                                     
    twiddle_h:rsc.ARVALID       IN   Unsigned         1                                     
    twiddle_h:rsc.ARUSER        IN   Unsigned         1                                     
    twiddle_h:rsc.ARREGION      IN   Unsigned         4                                     
    twiddle_h:rsc.ARQOS         IN   Unsigned         4                                     
    twiddle_h:rsc.ARPROT        IN   Unsigned         3                                     
    twiddle_h:rsc.ARCACHE       IN   Unsigned         4                                     
    twiddle_h:rsc.ARLOCK        IN   Unsigned         1                                     
    twiddle_h:rsc.ARBURST       IN   Unsigned         2                                     
    twiddle_h:rsc.ARSIZE        IN   Unsigned         3                                     
    twiddle_h:rsc.ARLEN         IN   Unsigned         8                                     
    twiddle_h:rsc.ARADDR        IN   Unsigned        12                                     
    twiddle_h:rsc.ARID          IN   Unsigned         1                                     
    twiddle_h:rsc.BREADY        IN   Unsigned         1                                     
    twiddle_h:rsc.WVALID        IN   Unsigned         1                                     
    twiddle_h:rsc.WUSER         IN   Unsigned         1                                     
    twiddle_h:rsc.WLAST         IN   Unsigned         1                                     
    twiddle_h:rsc.WSTRB         IN   Unsigned         4                                     
    twiddle_h:rsc.WDATA         IN   Unsigned        32                                     
    twiddle_h:rsc.AWVALID       IN   Unsigned         1                                     
    twiddle_h:rsc.AWUSER        IN   Unsigned         1                                     
    twiddle_h:rsc.AWREGION      IN   Unsigned         4                                     
    twiddle_h:rsc.AWQOS         IN   Unsigned         4                                     
    twiddle_h:rsc.AWPROT        IN   Unsigned         3                                     
    twiddle_h:rsc.AWCACHE       IN   Unsigned         4                                     
    twiddle_h:rsc.AWLOCK        IN   Unsigned         1                                     
    twiddle_h:rsc.AWBURST       IN   Unsigned         2                                     
    twiddle_h:rsc.AWSIZE        IN   Unsigned         3                                     
    twiddle_h:rsc.AWLEN         IN   Unsigned         8                                     
    twiddle_h:rsc.AWADDR        IN   Unsigned        12                                     
    twiddle_h:rsc.AWID          IN   Unsigned         1                                     
    vec:rsc.RVALID              OUT  Unsigned         1                                     
    vec:rsc.RUSER               OUT  Unsigned         1                                     
    vec:rsc.RLAST               OUT  Unsigned         1                                     
    vec:rsc.RRESP               OUT  Unsigned         2                                     
    vec:rsc.RDATA               OUT  Unsigned        32                                     
    vec:rsc.RID                 OUT  Unsigned         1                                     
    vec:rsc.ARREADY             OUT  Unsigned         1                                     
    vec:rsc.BVALID              OUT  Unsigned         1                                     
    vec:rsc.BUSER               OUT  Unsigned         1                                     
    vec:rsc.BRESP               OUT  Unsigned         2                                     
    vec:rsc.BID                 OUT  Unsigned         1                                     
    vec:rsc.WREADY              OUT  Unsigned         1                                     
    vec:rsc.AWREADY             OUT  Unsigned         1                                     
    vec:rsc.triosy.lz           OUT  Unsigned         1                                     
    p:rsc.triosy.lz             OUT  Unsigned         1                                     
    r:rsc.triosy.lz             OUT  Unsigned         1                                     
    twiddle:rsc.RVALID          OUT  Unsigned         1                                     
    twiddle:rsc.RUSER           OUT  Unsigned         1                                     
    twiddle:rsc.RLAST           OUT  Unsigned         1                                     
    twiddle:rsc.RRESP           OUT  Unsigned         2                                     
    twiddle:rsc.RDATA           OUT  Unsigned        32                                     
    twiddle:rsc.RID             OUT  Unsigned         1                                     
    twiddle:rsc.ARREADY         OUT  Unsigned         1                                     
    twiddle:rsc.BVALID          OUT  Unsigned         1                                     
    twiddle:rsc.BUSER           OUT  Unsigned         1                                     
    twiddle:rsc.BRESP           OUT  Unsigned         2                                     
    twiddle:rsc.BID             OUT  Unsigned         1                                     
    twiddle:rsc.WREADY          OUT  Unsigned         1                                     
    twiddle:rsc.AWREADY         OUT  Unsigned         1                                     
    twiddle:rsc.triosy.lz       OUT  Unsigned         1                                     
    twiddle_h:rsc.RVALID        OUT  Unsigned         1                                     
    twiddle_h:rsc.RUSER         OUT  Unsigned         1                                     
    twiddle_h:rsc.RLAST         OUT  Unsigned         1                                     
    twiddle_h:rsc.RRESP         OUT  Unsigned         2                                     
    twiddle_h:rsc.RDATA         OUT  Unsigned        32                                     
    twiddle_h:rsc.RID           OUT  Unsigned         1                                     
    twiddle_h:rsc.ARREADY       OUT  Unsigned         1                                     
    twiddle_h:rsc.BVALID        OUT  Unsigned         1                                     
    twiddle_h:rsc.BUSER         OUT  Unsigned         1                                     
    twiddle_h:rsc.BRESP         OUT  Unsigned         2                                     
    twiddle_h:rsc.BID           OUT  Unsigned         1                                     
    twiddle_h:rsc.WREADY        OUT  Unsigned         1                                     
    twiddle_h:rsc.AWREADY       OUT  Unsigned         1                                     
    twiddle_h:rsc.triosy.lz     OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /inPlaceNTT_DIF/vec:rsc
      Memory Component: ccs_axi4_slave_mem           Size:         1024 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable            Indices Phys Memory Address        
      ------------------- ------- --------------------------
      /inPlaceNTT_DIF/vec    0:31 000003ff-00000000 (1023-0) 
      
    Resource Name: /inPlaceNTT_DIF/p:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /inPlaceNTT_DIF/p    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/r:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /inPlaceNTT_DIF/r    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/twiddle:rsc
      Memory Component: ccs_axi4_slave_mem           Size:         1024 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                Indices Phys Memory Address        
      ----------------------- ------- --------------------------
      /inPlaceNTT_DIF/twiddle    0:31 000003ff-00000000 (1023-0) 
      
    Resource Name: /inPlaceNTT_DIF/twiddle_h:rsc
      Memory Component: ccs_axi4_slave_mem           Size:         1024 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                  Indices Phys Memory Address        
      ------------------------- ------- --------------------------
      /inPlaceNTT_DIF/twiddle_h    0:31 000003ff-00000000 (1023-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process              Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    -------------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /inPlaceNTT_DIF/core core:rlp           Infinite       0     184522 ?  922.61 us                       
    /inPlaceNTT_DIF/core  main              Infinite       2     184522 ?  922.61 us                       
    /inPlaceNTT_DIF/core   STAGE_LOOP             10       2     184520 ?  922.60 us                       
    /inPlaceNTT_DIF/core    COMP_LOOP           1025       5      18450 ?   92.25 us                       
    /inPlaceNTT_DIF/core     VEC_LOOP              ?      13         13 ?   65.00 ns                       
    
  Loop Execution Profile
    Process              Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------------- ---------------- ------------ -------------------------- ----------------- --------
    /inPlaceNTT_DIF/core core:rlp                 0 ?                        0.00         184522 ?           
    /inPlaceNTT_DIF/core  main                    2 ?                        0.00         184522 ?           
    /inPlaceNTT_DIF/core   STAGE_LOOP            20 ?                        0.01         184520 ?           
    /inPlaceNTT_DIF/core    COMP_LOOP         51250 ?                       27.77         184500 ?           
    /inPlaceNTT_DIF/core     VEC_LOOP        133250 ?                       72.21         133250 ?           
    
  End of Report
