{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704537040279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704537040279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 06 13:30:40 2024 " "Processing started: Sat Jan 06 13:30:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704537040279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704537040279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off main_module -c main_module " "Command: quartus_eda --read_settings_files=off --write_settings_files=off main_module -c main_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704537040279 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_module_6_1200mv_85c_slow.svo E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/ simulation " "Generated file main_module_6_1200mv_85c_slow.svo in folder \"E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704537040855 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_module_6_1200mv_0c_slow.svo E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/ simulation " "Generated file main_module_6_1200mv_0c_slow.svo in folder \"E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704537041090 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_module_min_1200mv_0c_fast.svo E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/ simulation " "Generated file main_module_min_1200mv_0c_fast.svo in folder \"E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704537041324 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_module.svo E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/ simulation " "Generated file main_module.svo in folder \"E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704537041560 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_module_6_1200mv_85c_v_slow.sdo E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/ simulation " "Generated file main_module_6_1200mv_85c_v_slow.sdo in folder \"E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704537041762 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_module_6_1200mv_0c_v_slow.sdo E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/ simulation " "Generated file main_module_6_1200mv_0c_v_slow.sdo in folder \"E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704537041962 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_module_min_1200mv_0c_v_fast.sdo E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/ simulation " "Generated file main_module_min_1200mv_0c_v_fast.sdo in folder \"E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704537042163 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_module_v.sdo E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/ simulation " "Generated file main_module_v.sdo in folder \"E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704537042366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704537042414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 06 13:30:42 2024 " "Processing ended: Sat Jan 06 13:30:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704537042414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704537042414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704537042414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704537042414 ""}
