module mips(input logic clk, reset, output logic [31:0] pc,
            input logic [31:0] instr,
            output logic memwrite,
            output logic [31:0] aluout, writedata,
            input logic [31:0] readdata);
            
  logic memtoreg, alusrca, regdst, regwrite, jump, pcsrc, zero;
  logic [1:0] alusrcb;
  logic irwrite; 
  logic [2:0] alucontrol;
  logic IorD;
  logic pcwrite;
  logic branch;
  
  
  controller c(clk, instr[31:26], instr[5:0], zero, memtoreg, memwrite,
    pcsrc, alusrca, alusrcb, regdst, regwrite, jump, alucontrol, pcwrite, branch
    IorD, irwrite);
  
  datapath dp(clk, reset, memtoreg, pcsrc, alusrca, alusrcb, regdst, regwrite,
    jump, alucontrol, zero, pc, instr, aluout, writedata, readdata, irwrite);

endmodule
