
centos-preinstalled/sg_verify:     file format elf32-littlearm


Disassembly of section .init:

000108e4 <_init@@Base>:
   108e4:	push	{r3, lr}
   108e8:	bl	11824 <__snprintf_chk@plt+0xe24>
   108ec:	pop	{r3, pc}

Disassembly of section .plt:

000108f0 <sg_set_binary_mode@plt-0x14>:
   108f0:	push	{lr}		; (str lr, [sp, #-4]!)
   108f4:	ldr	lr, [pc, #4]	; 10900 <_init@@Base+0x1c>
   108f8:	add	lr, pc, lr
   108fc:	ldr	pc, [lr, #8]!
   10900:	andeq	r2, r1, r0, lsl #14

00010904 <sg_set_binary_mode@plt>:
   10904:	add	ip, pc, #0, 12
   10908:	add	ip, ip, #73728	; 0x12000
   1090c:	ldr	pc, [ip, #1792]!	; 0x700

00010910 <read@plt>:
   10910:	add	ip, pc, #0, 12
   10914:	add	ip, ip, #73728	; 0x12000
   10918:	ldr	pc, [ip, #1784]!	; 0x6f8

0001091c <free@plt>:
   1091c:	add	ip, pc, #0, 12
   10920:	add	ip, ip, #73728	; 0x12000
   10924:	ldr	pc, [ip, #1776]!	; 0x6f0

00010928 <sg_cmds_close_device@plt>:
   10928:	add	ip, pc, #0, 12
   1092c:	add	ip, ip, #73728	; 0x12000
   10930:	ldr	pc, [ip, #1768]!	; 0x6e8

00010934 <__stack_chk_fail@plt>:
   10934:	add	ip, pc, #0, 12
   10938:	add	ip, ip, #73728	; 0x12000
   1093c:	ldr	pc, [ip, #1760]!	; 0x6e0

00010940 <perror@plt>:
   10940:	add	ip, pc, #0, 12
   10944:	add	ip, ip, #73728	; 0x12000
   10948:	ldr	pc, [ip, #1752]!	; 0x6d8

0001094c <fwrite@plt>:
   1094c:	add	ip, pc, #0, 12
   10950:	add	ip, ip, #73728	; 0x12000
   10954:	ldr	pc, [ip, #1744]!	; 0x6d0

00010958 <open64@plt>:
   10958:	add	ip, pc, #0, 12
   1095c:	add	ip, ip, #73728	; 0x12000
   10960:	ldr	pc, [ip, #1736]!	; 0x6c8

00010964 <malloc@plt>:
   10964:	add	ip, pc, #0, 12
   10968:	add	ip, ip, #73728	; 0x12000
   1096c:	ldr	pc, [ip, #1728]!	; 0x6c0

00010970 <__libc_start_main@plt>:
   10970:	add	ip, pc, #0, 12
   10974:	add	ip, ip, #73728	; 0x12000
   10978:	ldr	pc, [ip, #1720]!	; 0x6b8

0001097c <__gmon_start__@plt>:
   1097c:	add	ip, pc, #0, 12
   10980:	add	ip, ip, #73728	; 0x12000
   10984:	ldr	pc, [ip, #1712]!	; 0x6b0

00010988 <getopt_long@plt>:
   10988:	add	ip, pc, #0, 12
   1098c:	add	ip, ip, #73728	; 0x12000
   10990:	ldr	pc, [ip, #1704]!	; 0x6a8

00010994 <sg_get_llnum@plt>:
   10994:	add	ip, pc, #0, 12
   10998:	add	ip, ip, #73728	; 0x12000
   1099c:	ldr	pc, [ip, #1696]!	; 0x6a0

000109a0 <sg_ll_verify10@plt>:
   109a0:	add	ip, pc, #0, 12
   109a4:	add	ip, ip, #73728	; 0x12000
   109a8:	ldr	pc, [ip, #1688]!	; 0x698

000109ac <__fprintf_chk@plt>:
   109ac:	add	ip, pc, #0, 12
   109b0:	add	ip, ip, #73728	; 0x12000
   109b4:	ldr	pc, [ip, #1680]!	; 0x690

000109b8 <sg_ll_verify16@plt>:
   109b8:	add	ip, pc, #0, 12
   109bc:	add	ip, ip, #73728	; 0x12000
   109c0:	ldr	pc, [ip, #1672]!	; 0x688

000109c4 <safe_strerror@plt>:
   109c4:	add	ip, pc, #0, 12
   109c8:	add	ip, ip, #73728	; 0x12000
   109cc:	ldr	pc, [ip, #1664]!	; 0x680

000109d0 <sg_get_num@plt>:
   109d0:	add	ip, pc, #0, 12
   109d4:	add	ip, ip, #73728	; 0x12000
   109d8:	ldr	pc, [ip, #1656]!	; 0x678

000109dc <sg_cmds_open_device@plt>:
   109dc:	add	ip, pc, #0, 12
   109e0:	add	ip, ip, #73728	; 0x12000
   109e4:	ldr	pc, [ip, #1648]!	; 0x670

000109e8 <abort@plt>:
   109e8:	add	ip, pc, #0, 12
   109ec:	add	ip, ip, #73728	; 0x12000
   109f0:	ldr	pc, [ip, #1640]!	; 0x668

000109f4 <close@plt>:
   109f4:	add	ip, pc, #0, 12
   109f8:	add	ip, ip, #73728	; 0x12000
   109fc:	ldr	pc, [ip, #1632]!	; 0x660

00010a00 <__snprintf_chk@plt>:
   10a00:	add	ip, pc, #0, 12
   10a04:	add	ip, ip, #73728	; 0x12000
   10a08:	ldr	pc, [ip, #1624]!	; 0x658

Disassembly of section .text:

00010a0c <.text>:
   10a0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10a10:	sub	sp, sp, #404	; 0x194
   10a14:	add	r2, sp, #400	; 0x190
   10a18:	movw	r3, #65264	; 0xfef0
   10a1c:	movt	r3, #65535	; 0xffff
   10a20:	movw	sl, #12672	; 0x3180
   10a24:	add	r7, r2, r3
   10a28:	movt	sl, #2
   10a2c:	mov	ip, #4
   10a30:	add	r7, r7, ip
   10a34:	str	r7, [sp, #56]	; 0x38
   10a38:	mov	r6, #1
   10a3c:	ldr	fp, [sl]
   10a40:	mov	r7, #0
   10a44:	strd	r6, [sp, #72]	; 0x48
   10a48:	mov	r2, #0
   10a4c:	ldr	r7, [sp, #56]	; 0x38
   10a50:	movw	r9, #12688	; 0x3190
   10a54:	add	lr, sp, #400	; 0x190
   10a58:	movt	r9, #2
   10a5c:	add	r8, sp, #124	; 0x7c
   10a60:	str	fp, [sp, #396]	; 0x18c
   10a64:	str	r2, [r7]
   10a68:	mov	r4, r2
   10a6c:	mov	r5, r0
   10a70:	mov	r6, r1
   10a74:	mov	r7, r2
   10a78:	mov	fp, #128	; 0x80
   10a7c:	str	r2, [sp, #40]	; 0x28
   10a80:	str	r2, [sp, #44]	; 0x2c
   10a84:	str	r2, [sp, #60]	; 0x3c
   10a88:	str	r2, [sp, #68]	; 0x44
   10a8c:	str	r2, [sp, #92]	; 0x5c
   10a90:	str	r2, [sp, #80]	; 0x50
   10a94:	str	r2, [sp, #88]	; 0x58
   10a98:	str	r2, [sp, #64]	; 0x40
   10a9c:	str	r2, [sp, #52]	; 0x34
   10aa0:	str	r2, [sp, #84]	; 0x54
   10aa4:	str	r2, [sp, #56]	; 0x38
   10aa8:	str	r2, [lr, r3]
   10aac:	str	r2, [sp, #104]	; 0x68
   10ab0:	str	r2, [sp, #120]	; 0x78
   10ab4:	str	r8, [sp]
   10ab8:	movw	r2, #6592	; 0x19c0
   10abc:	movw	r3, #12396	; 0x306c
   10ac0:	movt	r2, #1
   10ac4:	movt	r3, #2
   10ac8:	mov	r0, r5
   10acc:	mov	r1, r6
   10ad0:	str	r7, [sp, #124]	; 0x7c
   10ad4:	bl	10988 <getopt_long@plt>
   10ad8:	cmn	r0, #1
   10adc:	beq	10e50 <__snprintf_chk@plt+0x450>
   10ae0:	sub	r3, r0, #63	; 0x3f
   10ae4:	cmp	r3, #55	; 0x37
   10ae8:	ldrls	pc, [pc, r3, lsl #2]
   10aec:	b	10e10 <__snprintf_chk@plt+0x410>
   10af0:	andeq	r0, r1, r0, asr sp
   10af4:	andeq	r0, r1, r0, lsl lr
   10af8:	andeq	r0, r1, r0, lsl lr
   10afc:	andeq	r0, r1, r4, lsl sp
   10b00:	andeq	r0, r1, r0, lsl lr
   10b04:	andeq	r0, r1, r0, lsl lr
   10b08:	ldrdeq	r0, [r1], -r4
   10b0c:	andeq	r0, r1, r0, lsl lr
   10b10:	andeq	r0, r1, r0, lsl lr
   10b14:	andeq	r0, r1, r0, lsl lr
   10b18:	andeq	r0, r1, r0, lsl lr
   10b1c:	andeq	r0, r1, r0, lsl lr
   10b20:	andeq	r0, r1, r0, lsl lr
   10b24:	andeq	r0, r1, r0, lsl lr
   10b28:	andeq	r0, r1, r0, lsl lr
   10b2c:	andeq	r0, r1, r0, lsl lr
   10b30:	andeq	r0, r1, r0, lsl lr
   10b34:	andeq	r0, r1, ip, lsl #25
   10b38:	andeq	r0, r1, r0, lsl lr
   10b3c:	andeq	r0, r1, r0, lsl lr
   10b40:	andeq	r0, r1, ip, ror ip
   10b44:	andeq	r0, r1, r0, lsl lr
   10b48:	andeq	r0, r1, r0, lsl lr
   10b4c:	andeq	r0, r1, ip, lsr ip
   10b50:	andeq	r0, r1, r0, lsl lr
   10b54:	andeq	r0, r1, r0, lsl lr
   10b58:	andeq	r0, r1, r0, lsl lr
   10b5c:	andeq	r0, r1, r0, lsl lr
   10b60:	andeq	r0, r1, r0, lsl lr
   10b64:	andeq	r0, r1, r0, lsl lr
   10b68:	andeq	r0, r1, r0, lsl lr
   10b6c:	andeq	r0, r1, r0, lsl lr
   10b70:	andeq	r0, r1, r0, lsl lr
   10b74:	andeq	r0, r1, r0, lsl lr
   10b78:	andeq	r0, r1, r0, lsl lr
   10b7c:	andeq	r0, r1, ip, lsl ip
   10b80:	ldrdeq	r0, [r1], -ip
   10b84:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10b88:	andeq	r0, r1, r0, lsl lr
   10b8c:	andeq	r0, r1, r0, lsl lr
   10b90:	ldrdeq	r0, [r1], -r4
   10b94:	andeq	r0, r1, r0, asr sp
   10b98:	andeq	r0, r1, ip, asr #27
   10b9c:	andeq	r0, r1, r0, lsl lr
   10ba0:	andeq	r0, r1, r0, lsl lr
   10ba4:	andeq	r0, r1, r8, lsr #27
   10ba8:	andeq	r0, r1, r0, lsl lr
   10bac:	andeq	r0, r1, r4, lsl sp
   10bb0:	andeq	r0, r1, r0, lsl lr
   10bb4:	andeq	r0, r1, r0, lsl lr
   10bb8:	muleq	r1, r8, sp
   10bbc:	andeq	r0, r1, r8, lsl #27
   10bc0:	andeq	r0, r1, r0, lsl lr
   10bc4:	andeq	r0, r1, r0, lsl lr
   10bc8:	andeq	r0, r1, r0, lsl lr
   10bcc:	andeq	r0, r1, r8, ror sp
   10bd0:	mov	ip, #1
   10bd4:	str	ip, [sp, #104]	; 0x68
   10bd8:	b	10ab4 <__snprintf_chk@plt+0xb4>
   10bdc:	ldr	r0, [r9]
   10be0:	bl	10994 <sg_get_llnum@plt>
   10be4:	cmp	r0, #0
   10be8:	sbcs	lr, r1, #0
   10bec:	strd	r0, [sp, #72]	; 0x48
   10bf0:	bge	10ab4 <__snprintf_chk@plt+0xb4>
   10bf4:	movw	r3, #12684	; 0x318c
   10bf8:	movt	r3, #2
   10bfc:	movw	r0, #6648	; 0x19f8
   10c00:	mov	r1, #1
   10c04:	ldr	r3, [r3]
   10c08:	movt	r0, #1
   10c0c:	mov	r2, #26
   10c10:	bl	1094c <fwrite@plt>
   10c14:	mov	r0, #1
   10c18:	b	10c64 <__snprintf_chk@plt+0x264>
   10c1c:	ldr	r0, [r9]
   10c20:	bl	109d0 <sg_get_num@plt>
   10c24:	subs	fp, r0, #0
   10c28:	ble	11640 <__snprintf_chk@plt+0xc40>
   10c2c:	ldr	ip, [sp, #64]	; 0x40
   10c30:	add	ip, ip, #1
   10c34:	str	ip, [sp, #64]	; 0x40
   10c38:	b	10ab4 <__snprintf_chk@plt+0xb4>
   10c3c:	movw	r1, #12684	; 0x318c
   10c40:	movt	r1, #2
   10c44:	movw	r2, #8812	; 0x226c
   10c48:	movw	r3, #8836	; 0x2284
   10c4c:	ldr	r0, [r1]
   10c50:	movt	r2, #1
   10c54:	movt	r3, #1
   10c58:	mov	r1, #1
   10c5c:	bl	109ac <__fprintf_chk@plt>
   10c60:	mov	r0, #0
   10c64:	ldr	r2, [sp, #396]	; 0x18c
   10c68:	ldr	r3, [sl]
   10c6c:	cmp	r2, r3
   10c70:	bne	117a8 <__snprintf_chk@plt+0xda8>
   10c74:	add	sp, sp, #404	; 0x194
   10c78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10c7c:	ldr	ip, [sp, #60]	; 0x3c
   10c80:	add	ip, ip, #1
   10c84:	str	ip, [sp, #60]	; 0x3c
   10c88:	b	10ab4 <__snprintf_chk@plt+0xb4>
   10c8c:	ldr	r0, [r9]
   10c90:	bl	109d0 <sg_get_num@plt>
   10c94:	cmn	r0, #1
   10c98:	str	r0, [sp, #52]	; 0x34
   10c9c:	beq	11668 <__snprintf_chk@plt+0xc68>
   10ca0:	ldr	ip, [sp, #52]	; 0x34
   10ca4:	cmp	ip, #7
   10ca8:	bls	10ab4 <__snprintf_chk@plt+0xb4>
   10cac:	movw	r3, #12684	; 0x318c
   10cb0:	movt	r3, #2
   10cb4:	movw	r0, #8756	; 0x2234
   10cb8:	mov	r1, #1
   10cbc:	ldr	r3, [r3]
   10cc0:	movt	r0, #1
   10cc4:	mov	r2, #55	; 0x37
   10cc8:	bl	1094c <fwrite@plt>
   10ccc:	mov	r0, #1
   10cd0:	b	10c64 <__snprintf_chk@plt+0x264>
   10cd4:	ldr	r0, [r9]
   10cd8:	bl	109d0 <sg_get_num@plt>
   10cdc:	sub	r3, r0, #1
   10ce0:	str	r0, [sp, #56]	; 0x38
   10ce4:	cmp	r3, #2
   10ce8:	bls	10ab4 <__snprintf_chk@plt+0xb4>
   10cec:	movw	r3, #12684	; 0x318c
   10cf0:	movt	r3, #2
   10cf4:	movw	r0, #6676	; 0x1a14
   10cf8:	mov	r1, #1
   10cfc:	ldr	r3, [r3]
   10d00:	movt	r0, #1
   10d04:	mov	r2, #28
   10d08:	bl	1094c <fwrite@plt>
   10d0c:	mov	r0, #1
   10d10:	b	10c64 <__snprintf_chk@plt+0x264>
   10d14:	ldr	r0, [r9]
   10d18:	bl	109d0 <sg_get_num@plt>
   10d1c:	cmp	r0, #0
   10d20:	str	r0, [sp, #84]	; 0x54
   10d24:	bgt	10ab4 <__snprintf_chk@plt+0xb4>
   10d28:	movw	r3, #12684	; 0x318c
   10d2c:	movt	r3, #2
   10d30:	movw	r0, #8696	; 0x21f8
   10d34:	mov	r1, #1
   10d38:	ldr	r3, [r3]
   10d3c:	movt	r0, #1
   10d40:	mov	r2, #24
   10d44:	bl	1094c <fwrite@plt>
   10d48:	mov	r0, #1
   10d4c:	b	10c64 <__snprintf_chk@plt+0x264>
   10d50:	movw	r3, #12684	; 0x318c
   10d54:	movt	r3, #2
   10d58:	movw	r0, #6736	; 0x1a50
   10d5c:	mov	r1, #1
   10d60:	ldr	r3, [r3]
   10d64:	movt	r0, #1
   10d68:	movw	r2, #1929	; 0x789
   10d6c:	bl	1094c <fwrite@plt>
   10d70:	mov	r0, #0
   10d74:	b	10c64 <__snprintf_chk@plt+0x264>
   10d78:	ldr	ip, [sp, #68]	; 0x44
   10d7c:	add	ip, ip, #1
   10d80:	str	ip, [sp, #68]	; 0x44
   10d84:	b	10ab4 <__snprintf_chk@plt+0xb4>
   10d88:	ldr	ip, [sp, #92]	; 0x5c
   10d8c:	add	ip, ip, #1
   10d90:	str	ip, [sp, #92]	; 0x5c
   10d94:	b	10ab4 <__snprintf_chk@plt+0xb4>
   10d98:	ldr	ip, [sp, #80]	; 0x50
   10d9c:	add	ip, ip, #1
   10da0:	str	ip, [sp, #80]	; 0x50
   10da4:	b	10ab4 <__snprintf_chk@plt+0xb4>
   10da8:	ldr	r0, [r9]
   10dac:	bl	10994 <sg_get_llnum@plt>
   10db0:	mvn	r2, #0
   10db4:	mvn	r3, #0
   10db8:	cmp	r1, r3
   10dbc:	cmpeq	r0, r2
   10dc0:	beq	11618 <__snprintf_chk@plt+0xc18>
   10dc4:	strd	r0, [sp, #40]	; 0x28
   10dc8:	b	10ab4 <__snprintf_chk@plt+0xb4>
   10dcc:	ldr	r4, [r9]
   10dd0:	b	10ab4 <__snprintf_chk@plt+0xb4>
   10dd4:	ldr	r0, [r9]
   10dd8:	bl	109d0 <sg_get_num@plt>
   10ddc:	cmp	r0, #31
   10de0:	str	r0, [sp, #88]	; 0x58
   10de4:	bls	10ab4 <__snprintf_chk@plt+0xb4>
   10de8:	movw	r3, #12684	; 0x318c
   10dec:	movt	r3, #2
   10df0:	movw	r0, #6708	; 0x1a34
   10df4:	mov	r1, #1
   10df8:	ldr	r3, [r3]
   10dfc:	movt	r0, #1
   10e00:	mov	r2, #26
   10e04:	bl	1094c <fwrite@plt>
   10e08:	mov	r0, #1
   10e0c:	b	10c64 <__snprintf_chk@plt+0x264>
   10e10:	movw	r4, #12684	; 0x318c
   10e14:	movt	r4, #2
   10e18:	mov	r3, r0
   10e1c:	movw	r2, #8852	; 0x2294
   10e20:	ldr	r0, [r4]
   10e24:	movt	r2, #1
   10e28:	mov	r1, #1
   10e2c:	bl	109ac <__fprintf_chk@plt>
   10e30:	ldr	r3, [r4]
   10e34:	movw	r0, #6736	; 0x1a50
   10e38:	mov	r1, #1
   10e3c:	movt	r0, #1
   10e40:	movw	r2, #1929	; 0x789
   10e44:	bl	1094c <fwrite@plt>
   10e48:	mov	r0, #1
   10e4c:	b	10c64 <__snprintf_chk@plt+0x264>
   10e50:	ldr	r8, [sp, #40]	; 0x28
   10e54:	movw	r7, #12680	; 0x3188
   10e58:	ldr	r9, [sp, #44]	; 0x2c
   10e5c:	movt	r7, #2
   10e60:	ldr	r2, [r7]
   10e64:	str	r8, [sp, #108]	; 0x6c
   10e68:	str	r9, [sp, #112]	; 0x70
   10e6c:	cmp	r5, r2
   10e70:	ldrd	r8, [sp, #72]	; 0x48
   10e74:	strd	r8, [sp, #96]	; 0x60
   10e78:	movle	r9, #0
   10e7c:	ble	10ed4 <__snprintf_chk@plt+0x4d4>
   10e80:	add	r3, r2, #1
   10e84:	ldr	r9, [r6, r2, lsl #2]
   10e88:	cmp	r5, r3
   10e8c:	str	r3, [r7]
   10e90:	ble	10ed4 <__snprintf_chk@plt+0x4d4>
   10e94:	movw	r8, #12684	; 0x318c
   10e98:	movt	r8, #2
   10e9c:	ldr	r3, [r6, r3, lsl #2]
   10ea0:	movw	r2, #8888	; 0x22b8
   10ea4:	ldr	r0, [r8]
   10ea8:	movt	r2, #1
   10eac:	mov	r1, #1
   10eb0:	movw	r4, #12684	; 0x318c
   10eb4:	bl	109ac <__fprintf_chk@plt>
   10eb8:	ldr	r3, [r7]
   10ebc:	movt	r4, #2
   10ec0:	add	r3, r3, #1
   10ec4:	str	r3, [r7]
   10ec8:	cmp	r5, r3
   10ecc:	bgt	10e9c <__snprintf_chk@plt+0x49c>
   10ed0:	b	10e30 <__snprintf_chk@plt+0x430>
   10ed4:	ldr	ip, [sp, #84]	; 0x54
   10ed8:	cmp	ip, #0
   10edc:	beq	11258 <__snprintf_chk@plt+0x858>
   10ee0:	ldr	r6, [sp, #56]	; 0x38
   10ee4:	ldr	r8, [sp, #64]	; 0x40
   10ee8:	cmp	r6, #0
   10eec:	moveq	r6, #1
   10ef0:	cmp	r8, #0
   10ef4:	str	r6, [sp, #56]	; 0x38
   10ef8:	bne	110f4 <__snprintf_chk@plt+0x6f4>
   10efc:	ldrd	r6, [sp, #72]	; 0x48
   10f00:	cmp	r6, #-2147483648	; 0x80000000
   10f04:	sbcs	r7, r7, #0
   10f08:	bge	11518 <__snprintf_chk@plt+0xb18>
   10f0c:	ldrd	r6, [sp, #72]	; 0x48
   10f10:	cmp	r7, #0
   10f14:	cmpeq	r6, #1
   10f18:	ldr	r7, [sp, #56]	; 0x38
   10f1c:	moveq	r3, #0
   10f20:	movne	r3, #1
   10f24:	cmp	r7, #3
   10f28:	movne	r3, #0
   10f2c:	andeq	r3, r3, #1
   10f30:	cmp	r3, #0
   10f34:	ldreq	fp, [sp, #72]	; 0x48
   10f38:	bne	115f0 <__snprintf_chk@plt+0xbf0>
   10f3c:	ldr	ip, [sp, #60]	; 0x3c
   10f40:	rsbs	r1, ip, #1
   10f44:	movcc	r1, #0
   10f48:	cmp	fp, #65536	; 0x10000
   10f4c:	movlt	ip, #0
   10f50:	andge	ip, r1, #1
   10f54:	cmp	ip, #0
   10f58:	beq	11130 <__snprintf_chk@plt+0x730>
   10f5c:	ldr	r6, [sp, #84]	; 0x54
   10f60:	movw	r1, #12684	; 0x318c
   10f64:	movw	r2, #6556	; 0x199c
   10f68:	movt	r1, #2
   10f6c:	movt	r2, #1
   10f70:	cmp	r6, #0
   10f74:	movw	r3, #6548	; 0x1994
   10f78:	ldr	r0, [r1]
   10f7c:	movt	r3, #1
   10f80:	mov	r1, #1
   10f84:	moveq	r3, r2
   10f88:	movw	r2, #9116	; 0x239c
   10f8c:	movt	r2, #1
   10f90:	str	r1, [sp, #60]	; 0x3c
   10f94:	bl	109ac <__fprintf_chk@plt>
   10f98:	ldr	ip, [sp, #84]	; 0x54
   10f9c:	cmp	ip, #0
   10fa0:	bne	1119c <__snprintf_chk@plt+0x79c>
   10fa4:	ldr	r6, [sp, #84]	; 0x54
   10fa8:	cmp	r9, #0
   10fac:	beq	11690 <__snprintf_chk@plt+0xc90>
   10fb0:	ldr	r1, [sp, #92]	; 0x5c
   10fb4:	mov	r0, r9
   10fb8:	ldr	r2, [sp, #68]	; 0x44
   10fbc:	bl	109dc <sg_cmds_open_device@plt>
   10fc0:	subs	r4, r0, #0
   10fc4:	blt	116d0 <__snprintf_chk@plt+0xcd0>
   10fc8:	ldr	r8, [sp, #60]	; 0x3c
   10fcc:	movw	r3, #6568	; 0x19a8
   10fd0:	movt	r3, #1
   10fd4:	add	r7, sp, #120	; 0x78
   10fd8:	cmp	r8, #0
   10fdc:	movw	r2, #6580	; 0x19b4
   10fe0:	mov	r8, fp
   10fe4:	movt	r2, #1
   10fe8:	asr	r9, fp, #31
   10fec:	movne	r2, r3
   10ff0:	str	r6, [sp, #64]	; 0x40
   10ff4:	ldr	r5, [sp, #52]	; 0x34
   10ff8:	str	sl, [sp, #116]	; 0x74
   10ffc:	str	r7, [sp, #52]	; 0x34
   11000:	str	r2, [sp, #92]	; 0x5c
   11004:	ldrd	sl, [sp, #72]	; 0x48
   11008:	ldrd	r6, [sp, #40]	; 0x28
   1100c:	b	1107c <__snprintf_chk@plt+0x67c>
   11010:	ldr	lr, [sp, #80]	; 0x50
   11014:	add	r3, sp, #128	; 0x80
   11018:	ldr	r0, [sp, #88]	; 0x58
   1101c:	rsbs	ip, lr, #1
   11020:	ldr	r1, [sp, #64]	; 0x40
   11024:	str	r2, [sp, #8]
   11028:	ldr	lr, [sp, #68]	; 0x44
   1102c:	movcc	ip, #0
   11030:	ldr	r2, [sp, #84]	; 0x54
   11034:	str	r0, [sp, #12]
   11038:	mov	r0, r4
   1103c:	str	r1, [sp, #16]
   11040:	mov	r1, r5
   11044:	str	r2, [sp, #20]
   11048:	str	r3, [sp, #24]
   1104c:	strd	r6, [sp]
   11050:	ldr	r2, [sp, #104]	; 0x68
   11054:	str	lr, [sp, #32]
   11058:	ldr	r3, [sp, #56]	; 0x38
   1105c:	str	ip, [sp, #28]
   11060:	bl	109b8 <sg_ll_verify16@plt>
   11064:	cmp	r0, #0
   11068:	bne	112e8 <__snprintf_chk@plt+0x8e8>
   1106c:	subs	sl, sl, r8
   11070:	sbc	fp, fp, r9
   11074:	adds	r6, r6, r8
   11078:	adc	r7, r7, r9
   1107c:	cmp	sl, #1
   11080:	sbcs	ip, fp, #0
   11084:	blt	11540 <__snprintf_chk@plt+0xb40>
   11088:	cmp	r8, sl
   1108c:	sbcs	ip, r9, fp
   11090:	ldr	ip, [sp, #60]	; 0x3c
   11094:	mov	r2, sl
   11098:	movlt	r2, r8
   1109c:	cmp	ip, #0
   110a0:	bne	11010 <__snprintf_chk@plt+0x610>
   110a4:	ldr	r0, [sp, #80]	; 0x50
   110a8:	ldr	r1, [sp, #64]	; 0x40
   110ac:	ldr	r3, [sp, #52]	; 0x34
   110b0:	rsbs	ip, r0, #1
   110b4:	str	r2, [sp, #4]
   110b8:	mov	r0, r4
   110bc:	ldr	r2, [sp, #84]	; 0x54
   110c0:	movcc	ip, #0
   110c4:	ldr	lr, [sp, #68]	; 0x44
   110c8:	str	r1, [sp, #8]
   110cc:	mov	r1, r5
   110d0:	str	r2, [sp, #12]
   110d4:	str	r3, [sp, #16]
   110d8:	str	r6, [sp]
   110dc:	ldr	r2, [sp, #104]	; 0x68
   110e0:	ldr	r3, [sp, #56]	; 0x38
   110e4:	str	lr, [sp, #24]
   110e8:	str	ip, [sp, #20]
   110ec:	bl	109a0 <sg_ll_verify10@plt>
   110f0:	b	11064 <__snprintf_chk@plt+0x664>
   110f4:	ldrd	r6, [sp, #72]	; 0x48
   110f8:	asr	r3, fp, #31
   110fc:	mov	r2, fp
   11100:	cmp	r7, r3
   11104:	cmpeq	r6, r2
   11108:	beq	10f0c <__snprintf_chk@plt+0x50c>
   1110c:	movw	r3, #12684	; 0x318c
   11110:	movt	r3, #2
   11114:	strd	r6, [sp]
   11118:	movw	r2, #8920	; 0x22d8
   1111c:	ldr	r0, [r3]
   11120:	movt	r2, #1
   11124:	mov	r1, #1
   11128:	bl	109ac <__fprintf_chk@plt>
   1112c:	b	10efc <__snprintf_chk@plt+0x4fc>
   11130:	ldrd	r2, [sp, #40]	; 0x28
   11134:	ldrd	r6, [sp, #72]	; 0x48
   11138:	subs	r2, r2, #1
   1113c:	sbc	r3, r3, #0
   11140:	adds	r2, r2, r6
   11144:	adc	r3, r3, r7
   11148:	mvn	r6, #0
   1114c:	mov	r7, #0
   11150:	cmp	r3, r7
   11154:	cmpeq	r2, r6
   11158:	bhi	11228 <__snprintf_chk@plt+0x828>
   1115c:	ldr	r8, [sp, #88]	; 0x58
   11160:	cmp	r8, #0
   11164:	movle	r1, #0
   11168:	andgt	r1, r1, #1
   1116c:	cmp	r1, #0
   11170:	beq	10f98 <__snprintf_chk@plt+0x598>
   11174:	movw	r3, #12684	; 0x318c
   11178:	movt	r3, #2
   1117c:	movw	r0, #9200	; 0x23f0
   11180:	mov	r1, #1
   11184:	ldr	r3, [r3]
   11188:	mov	r2, #66	; 0x42
   1118c:	movt	r0, #1
   11190:	str	ip, [sp, #60]	; 0x3c
   11194:	bl	1094c <fwrite@plt>
   11198:	b	10f98 <__snprintf_chk@plt+0x598>
   1119c:	mov	r0, ip
   111a0:	bl	10964 <malloc@plt>
   111a4:	subs	r6, r0, #0
   111a8:	beq	11708 <__snprintf_chk@plt+0xd08>
   111ac:	cmp	r4, #0
   111b0:	beq	11298 <__snprintf_chk@plt+0x898>
   111b4:	ldrb	r3, [r4]
   111b8:	cmp	r3, #45	; 0x2d
   111bc:	beq	1128c <__snprintf_chk@plt+0x88c>
   111c0:	mov	r0, r4
   111c4:	mov	r1, #0
   111c8:	bl	10958 <open64@plt>
   111cc:	subs	r5, r0, #0
   111d0:	blt	11778 <__snprintf_chk@plt+0xd78>
   111d4:	bl	10904 <sg_set_binary_mode@plt>
   111d8:	cmp	r0, #0
   111dc:	blt	117d8 <__snprintf_chk@plt+0xdd8>
   111e0:	mov	r8, #0
   111e4:	str	r4, [sp, #64]	; 0x40
   111e8:	mov	r7, #0
   111ec:	ldr	r4, [sp, #84]	; 0x54
   111f0:	mov	r0, r5
   111f4:	add	r1, r6, r7
   111f8:	rsb	r2, r7, r4
   111fc:	bl	10910 <read@plt>
   11200:	cmp	r0, #0
   11204:	ble	115b4 <__snprintf_chk@plt+0xbb4>
   11208:	add	r7, r7, r0
   1120c:	cmp	r4, r7
   11210:	bgt	111f0 <__snprintf_chk@plt+0x7f0>
   11214:	cmp	r8, #0
   11218:	bne	10fa8 <__snprintf_chk@plt+0x5a8>
   1121c:	mov	r0, r5
   11220:	bl	109f4 <close@plt>
   11224:	b	10fa8 <__snprintf_chk@plt+0x5a8>
   11228:	cmp	r1, #0
   1122c:	beq	10f98 <__snprintf_chk@plt+0x598>
   11230:	movw	r3, #12684	; 0x318c
   11234:	movt	r3, #2
   11238:	mov	r1, #1
   1123c:	movw	r0, #9156	; 0x23c4
   11240:	ldr	r3, [r3]
   11244:	mov	r2, #40	; 0x28
   11248:	movt	r0, #1
   1124c:	str	r1, [sp, #60]	; 0x3c
   11250:	bl	1094c <fwrite@plt>
   11254:	b	10f98 <__snprintf_chk@plt+0x598>
   11258:	ldr	r8, [sp, #56]	; 0x38
   1125c:	cmp	r8, #0
   11260:	beq	10f3c <__snprintf_chk@plt+0x53c>
   11264:	movw	r3, #12684	; 0x318c
   11268:	movt	r3, #2
   1126c:	movw	r0, #9036	; 0x234c
   11270:	mov	r1, #1
   11274:	ldr	r3, [r3]
   11278:	movt	r0, #1
   1127c:	mov	r2, #79	; 0x4f
   11280:	bl	1094c <fwrite@plt>
   11284:	mov	r0, #1
   11288:	b	10c64 <__snprintf_chk@plt+0x264>
   1128c:	ldrb	r3, [r4, #1]
   11290:	cmp	r3, #0
   11294:	bne	111c0 <__snprintf_chk@plt+0x7c0>
   11298:	mov	r0, #0
   1129c:	bl	10904 <sg_set_binary_mode@plt>
   112a0:	cmp	r0, #0
   112a4:	blt	11768 <__snprintf_chk@plt+0xd68>
   112a8:	ldr	r7, [sp, #68]	; 0x44
   112ac:	cmp	r7, #0
   112b0:	moveq	r8, #1
   112b4:	ldreq	r5, [sp, #68]	; 0x44
   112b8:	beq	111e4 <__snprintf_chk@plt+0x7e4>
   112bc:	movw	r3, #12684	; 0x318c
   112c0:	movt	r3, #2
   112c4:	mov	r1, #1
   112c8:	movw	r0, #9368	; 0x2498
   112cc:	ldr	r3, [r3]
   112d0:	movt	r0, #1
   112d4:	mov	r2, #23
   112d8:	mov	r8, r1
   112dc:	mov	r5, #0
   112e0:	bl	1094c <fwrite@plt>
   112e4:	b	111e4 <__snprintf_chk@plt+0x7e4>
   112e8:	sub	r3, r0, #2
   112ec:	strd	r6, [sp, #40]	; 0x28
   112f0:	mov	r5, r0
   112f4:	ldr	r6, [sp, #64]	; 0x40
   112f8:	ldr	sl, [sp, #116]	; 0x74
   112fc:	cmp	r3, #16
   11300:	ldrls	pc, [pc, r3, lsl #2]
   11304:	b	114e8 <__snprintf_chk@plt+0xae8>
   11308:	andeq	r1, r1, r4, asr #9
   1130c:	muleq	r1, r8, r4
   11310:	andeq	r1, r1, r8, ror #9
   11314:	andeq	r1, r1, ip, ror #8
   11318:	andeq	r1, r1, r8, asr #8
   1131c:	andeq	r1, r1, r8, ror #9
   11320:	andeq	r1, r1, r8, ror #9
   11324:	andeq	r1, r1, r4, lsr #8
   11328:	andeq	r1, r1, r8, ror #9
   1132c:	andeq	r1, r1, r0, lsl #8
   11330:	andeq	r1, r1, r8, ror #9
   11334:	andeq	r1, r1, r8, ror #9
   11338:			; <UNDEFINED> instruction: 0x000113bc
   1133c:	andeq	r1, r1, r8, ror #9
   11340:	andeq	r1, r1, r8, ror #9
   11344:	andeq	r1, r1, r8, ror #9
   11348:	andeq	r1, r1, ip, asr #6
   1134c:	ldr	r9, [sp, #60]	; 0x3c
   11350:	cmp	r9, #0
   11354:	beq	117ac <__snprintf_chk@plt+0xdac>
   11358:	movw	r3, #65264	; 0xfef0
   1135c:	add	ip, sp, #400	; 0x190
   11360:	movt	r3, #65535	; 0xffff
   11364:	movw	r2, #12684	; 0x318c
   11368:	movt	r2, #2
   1136c:	mov	r1, #1
   11370:	ldrd	r8, [ip, r3]
   11374:	ldr	r0, [r2]
   11378:	movw	r2, #9684	; 0x25d4
   1137c:	ldr	r3, [sp, #92]	; 0x5c
   11380:	movt	r2, #1
   11384:	strd	r8, [sp]
   11388:	bl	109ac <__fprintf_chk@plt>
   1138c:	mov	r0, r4
   11390:	bl	10928 <sg_cmds_close_device@plt>
   11394:	cmp	r0, #0
   11398:	blt	11730 <__snprintf_chk@plt+0xd30>
   1139c:	cmp	r6, #0
   113a0:	beq	113ac <__snprintf_chk@plt+0x9ac>
   113a4:	mov	r0, r6
   113a8:	bl	1091c <free@plt>
   113ac:	cmp	r5, #0
   113b0:	movge	r0, r5
   113b4:	movlt	r0, #99	; 0x63
   113b8:	b	10c64 <__snprintf_chk@plt+0x264>
   113bc:	ldr	r7, [sp, #80]	; 0x50
   113c0:	ldr	r8, [sp, #68]	; 0x44
   113c4:	rsbs	r3, r7, #1
   113c8:	movcc	r3, #0
   113cc:	cmp	r8, #0
   113d0:	orrne	r3, r3, #1
   113d4:	cmp	r3, #0
   113d8:	beq	1138c <__snprintf_chk@plt+0x98c>
   113dc:	movw	r1, #12684	; 0x318c
   113e0:	movt	r1, #2
   113e4:	ldr	r3, [sp, #92]	; 0x5c
   113e8:	movw	r2, #9784	; 0x2638
   113ec:	ldr	r0, [r1]
   113f0:	movt	r2, #1
   113f4:	mov	r1, #1
   113f8:	bl	109ac <__fprintf_chk@plt>
   113fc:	b	1138c <__snprintf_chk@plt+0x98c>
   11400:	movw	r1, #12684	; 0x318c
   11404:	movt	r1, #2
   11408:	ldr	r3, [sp, #92]	; 0x5c
   1140c:	movw	r2, #9544	; 0x2548
   11410:	ldr	r0, [r1]
   11414:	movt	r2, #1
   11418:	mov	r1, #1
   1141c:	bl	109ac <__fprintf_chk@plt>
   11420:	b	1138c <__snprintf_chk@plt+0x98c>
   11424:	movw	r1, #12684	; 0x318c
   11428:	movt	r1, #2
   1142c:	ldr	r3, [sp, #92]	; 0x5c
   11430:	movw	r2, #9568	; 0x2560
   11434:	ldr	r0, [r1]
   11438:	movt	r2, #1
   1143c:	mov	r1, #1
   11440:	bl	109ac <__fprintf_chk@plt>
   11444:	b	1138c <__snprintf_chk@plt+0x98c>
   11448:	movw	r1, #12684	; 0x318c
   1144c:	movt	r1, #2
   11450:	ldr	r3, [sp, #92]	; 0x5c
   11454:	movw	r2, #9524	; 0x2534
   11458:	ldr	r0, [r1]
   1145c:	movt	r2, #1
   11460:	mov	r1, #1
   11464:	bl	109ac <__fprintf_chk@plt>
   11468:	b	1138c <__snprintf_chk@plt+0x98c>
   1146c:	ldrd	r8, [sp, #40]	; 0x28
   11470:	movw	r2, #12684	; 0x318c
   11474:	movt	r2, #2
   11478:	ldr	r3, [sp, #92]	; 0x5c
   1147c:	mov	r1, #1
   11480:	strd	r8, [sp]
   11484:	ldr	r0, [r2]
   11488:	movw	r2, #9596	; 0x257c
   1148c:	movt	r2, #1
   11490:	bl	109ac <__fprintf_chk@plt>
   11494:	b	1138c <__snprintf_chk@plt+0x98c>
   11498:	ldrd	r8, [sp, #40]	; 0x28
   1149c:	movw	r2, #12684	; 0x318c
   114a0:	movt	r2, #2
   114a4:	ldr	r3, [sp, #92]	; 0x5c
   114a8:	mov	r1, #1
   114ac:	strd	r8, [sp]
   114b0:	ldr	r0, [r2]
   114b4:	movw	r2, #9636	; 0x25a4
   114b8:	movt	r2, #1
   114bc:	bl	109ac <__fprintf_chk@plt>
   114c0:	b	1138c <__snprintf_chk@plt+0x98c>
   114c4:	movw	r1, #12684	; 0x318c
   114c8:	movt	r1, #2
   114cc:	ldr	r3, [sp, #92]	; 0x5c
   114d0:	movw	r2, #9492	; 0x2514
   114d4:	ldr	r0, [r1]
   114d8:	movt	r2, #1
   114dc:	mov	r1, #1
   114e0:	bl	109ac <__fprintf_chk@plt>
   114e4:	b	1138c <__snprintf_chk@plt+0x98c>
   114e8:	ldrd	r8, [sp, #40]	; 0x28
   114ec:	movw	r1, #12684	; 0x318c
   114f0:	movt	r1, #2
   114f4:	ldr	r3, [sp, #92]	; 0x5c
   114f8:	movw	r2, #9808	; 0x2650
   114fc:	movt	r2, #1
   11500:	strd	r8, [sp]
   11504:	strd	r8, [sp, #8]
   11508:	ldr	r0, [r1]
   1150c:	mov	r1, #1
   11510:	bl	109ac <__fprintf_chk@plt>
   11514:	b	1138c <__snprintf_chk@plt+0x98c>
   11518:	movw	r3, #12684	; 0x318c
   1151c:	movt	r3, #2
   11520:	movw	r0, #8964	; 0x2304
   11524:	mov	r1, #1
   11528:	ldr	r3, [r3]
   1152c:	movt	r0, #1
   11530:	mov	r2, #36	; 0x24
   11534:	bl	1094c <fwrite@plt>
   11538:	mov	r0, #1
   1153c:	b	10c64 <__snprintf_chk@plt+0x264>
   11540:	ldr	r7, [sp, #68]	; 0x44
   11544:	ldr	r6, [sp, #64]	; 0x40
   11548:	cmp	r7, #0
   1154c:	ldr	sl, [sp, #116]	; 0x74
   11550:	ldreq	r5, [sp, #68]	; 0x44
   11554:	beq	1138c <__snprintf_chk@plt+0x98c>
   11558:	ldrd	r8, [sp, #96]	; 0x60
   1155c:	cmp	r8, #2
   11560:	sbcs	r9, r9, #0
   11564:	movlt	r5, #0
   11568:	blt	1138c <__snprintf_chk@plt+0x98c>
   1156c:	ldrd	r8, [sp, #96]	; 0x60
   11570:	movw	r3, #12684	; 0x318c
   11574:	ldr	ip, [sp, #112]	; 0x70
   11578:	movt	r3, #2
   1157c:	movw	r2, #9844	; 0x2674
   11580:	mov	r1, #1
   11584:	strd	r8, [sp]
   11588:	movt	r2, #1
   1158c:	strd	r8, [sp, #8]
   11590:	mov	r5, #0
   11594:	ldr	r9, [sp, #108]	; 0x6c
   11598:	str	ip, [sp, #20]
   1159c:	str	ip, [sp, #28]
   115a0:	str	r9, [sp, #16]
   115a4:	str	r9, [sp, #24]
   115a8:	ldr	r0, [r3]
   115ac:	bl	109ac <__fprintf_chk@plt>
   115b0:	b	1138c <__snprintf_chk@plt+0x98c>
   115b4:	ldr	r4, [sp, #64]	; 0x40
   115b8:	movw	r2, #12684	; 0x318c
   115bc:	cmp	r8, #0
   115c0:	movt	r2, #2
   115c4:	movw	r3, #6560	; 0x19a0
   115c8:	mov	r1, #1
   115cc:	ldr	r0, [r2]
   115d0:	movt	r3, #1
   115d4:	movw	r2, #9392	; 0x24b0
   115d8:	moveq	r3, r4
   115dc:	str	r7, [sp]
   115e0:	movt	r2, #1
   115e4:	bl	109ac <__fprintf_chk@plt>
   115e8:	mov	r5, #15
   115ec:	b	113a4 <__snprintf_chk@plt+0x9a4>
   115f0:	movw	r3, #12684	; 0x318c
   115f4:	movt	r3, #2
   115f8:	movw	r0, #9004	; 0x232c
   115fc:	mov	r1, #1
   11600:	ldr	r3, [r3]
   11604:	movt	r0, #1
   11608:	mov	r2, #30
   1160c:	bl	1094c <fwrite@plt>
   11610:	mov	r0, #1
   11614:	b	10c64 <__snprintf_chk@plt+0x264>
   11618:	movw	r3, #12684	; 0x318c
   1161c:	movt	r3, #2
   11620:	movw	r0, #8668	; 0x21dc
   11624:	mov	r1, #1
   11628:	ldr	r3, [r3]
   1162c:	movt	r0, #1
   11630:	mov	r2, #24
   11634:	bl	1094c <fwrite@plt>
   11638:	mov	r0, #1
   1163c:	b	10c64 <__snprintf_chk@plt+0x264>
   11640:	movw	r3, #12684	; 0x318c
   11644:	movt	r3, #2
   11648:	movw	r0, #6620	; 0x19dc
   1164c:	mov	r1, #1
   11650:	ldr	r3, [r3]
   11654:	movt	r0, #1
   11658:	mov	r2, #24
   1165c:	bl	1094c <fwrite@plt>
   11660:	mov	r0, #1
   11664:	b	10c64 <__snprintf_chk@plt+0x264>
   11668:	movw	r3, #12684	; 0x318c
   1166c:	movt	r3, #2
   11670:	movw	r0, #8724	; 0x2214
   11674:	mov	r1, #1
   11678:	ldr	r3, [r3]
   1167c:	movt	r0, #1
   11680:	mov	r2, #30
   11684:	bl	1094c <fwrite@plt>
   11688:	mov	r0, #1
   1168c:	b	10c64 <__snprintf_chk@plt+0x264>
   11690:	movw	r4, #12684	; 0x318c
   11694:	movt	r4, #2
   11698:	mov	r1, #1
   1169c:	mov	r2, #21
   116a0:	ldr	r3, [r4]
   116a4:	mov	r5, r1
   116a8:	movw	r0, #9436	; 0x24dc
   116ac:	movt	r0, #1
   116b0:	bl	1094c <fwrite@plt>
   116b4:	ldr	r3, [r4]
   116b8:	movw	r0, #6736	; 0x1a50
   116bc:	mov	r1, r5
   116c0:	movw	r2, #1929	; 0x789
   116c4:	movt	r0, #1
   116c8:	bl	1094c <fwrite@plt>
   116cc:	b	1139c <__snprintf_chk@plt+0x99c>
   116d0:	movw	r3, #12684	; 0x318c
   116d4:	movt	r3, #2
   116d8:	rsb	r0, r4, #0
   116dc:	mov	r5, #15
   116e0:	ldr	r4, [r3]
   116e4:	bl	109c4 <safe_strerror@plt>
   116e8:	mov	r3, r9
   116ec:	movw	r2, #9460	; 0x24f4
   116f0:	mov	r1, #1
   116f4:	movt	r2, #1
   116f8:	str	r0, [sp]
   116fc:	mov	r0, r4
   11700:	bl	109ac <__fprintf_chk@plt>
   11704:	b	1139c <__snprintf_chk@plt+0x99c>
   11708:	movw	r1, #12684	; 0x318c
   1170c:	movt	r1, #2
   11710:	ldr	r3, [sp, #84]	; 0x54
   11714:	movw	r2, #9268	; 0x2434
   11718:	ldr	r0, [r1]
   1171c:	movt	r2, #1
   11720:	mov	r1, #1
   11724:	bl	109ac <__fprintf_chk@plt>
   11728:	mov	r0, #15
   1172c:	b	10c64 <__snprintf_chk@plt+0x264>
   11730:	cmp	r5, #0
   11734:	movw	r3, #12684	; 0x318c
   11738:	movt	r3, #2
   1173c:	rsb	r0, r0, #0
   11740:	moveq	r5, #15
   11744:	ldr	r4, [r3]
   11748:	bl	109c4 <safe_strerror@plt>
   1174c:	movw	r2, #9916	; 0x26bc
   11750:	mov	r1, #1
   11754:	movt	r2, #1
   11758:	mov	r3, r0
   1175c:	mov	r0, r4
   11760:	bl	109ac <__fprintf_chk@plt>
   11764:	b	1139c <__snprintf_chk@plt+0x99c>
   11768:	movw	r0, #9304	; 0x2458
   1176c:	movt	r0, #1
   11770:	bl	10940 <perror@plt>
   11774:	b	112a8 <__snprintf_chk@plt+0x8a8>
   11778:	mov	r1, #256	; 0x100
   1177c:	str	r4, [sp, #4]
   11780:	add	r0, sp, #140	; 0x8c
   11784:	mov	r3, r1
   11788:	movw	r2, #9324	; 0x246c
   1178c:	movt	r2, #1
   11790:	str	r2, [sp]
   11794:	mov	r2, #1
   11798:	bl	10a00 <__snprintf_chk@plt>
   1179c:	add	r0, sp, #140	; 0x8c
   117a0:	bl	10940 <perror@plt>
   117a4:	b	115e8 <__snprintf_chk@plt+0xbe8>
   117a8:	bl	10934 <__stack_chk_fail@plt>
   117ac:	ldr	ip, [sp, #120]	; 0x78
   117b0:	movw	r0, #12684	; 0x318c
   117b4:	movt	r0, #2
   117b8:	ldr	r3, [sp, #92]	; 0x5c
   117bc:	movw	r2, #9736	; 0x2608
   117c0:	mov	r1, #1
   117c4:	ldr	r0, [r0]
   117c8:	movt	r2, #1
   117cc:	str	ip, [sp]
   117d0:	bl	109ac <__fprintf_chk@plt>
   117d4:	b	1138c <__snprintf_chk@plt+0x98c>
   117d8:	movw	r0, #9304	; 0x2458
   117dc:	movt	r0, #1
   117e0:	bl	10940 <perror@plt>
   117e4:	b	111e0 <__snprintf_chk@plt+0x7e0>
   117e8:	mov	fp, #0
   117ec:	mov	lr, #0
   117f0:	pop	{r1}		; (ldr r1, [sp], #4)
   117f4:	mov	r2, sp
   117f8:	push	{r2}		; (str r2, [sp, #-4]!)
   117fc:	push	{r0}		; (str r0, [sp, #-4]!)
   11800:	ldr	ip, [pc, #16]	; 11818 <__snprintf_chk@plt+0xe18>
   11804:	push	{ip}		; (str ip, [sp, #-4]!)
   11808:	ldr	r0, [pc, #12]	; 1181c <__snprintf_chk@plt+0xe1c>
   1180c:	ldr	r3, [pc, #12]	; 11820 <__snprintf_chk@plt+0xe20>
   11810:	bl	10970 <__libc_start_main@plt>
   11814:	bl	109e8 <abort@plt>
   11818:	andeq	r1, r1, r0, lsl #19
   1181c:	andeq	r0, r1, ip, lsl #20
   11820:	andeq	r1, r1, ip, lsl r9
   11824:	ldr	r3, [pc, #20]	; 11840 <__snprintf_chk@plt+0xe40>
   11828:	ldr	r2, [pc, #20]	; 11844 <__snprintf_chk@plt+0xe44>
   1182c:	add	r3, pc, r3
   11830:	ldr	r2, [r3, r2]
   11834:	cmp	r2, #0
   11838:	bxeq	lr
   1183c:	b	1097c <__gmon_start__@plt>
   11840:	andeq	r1, r1, ip, asr #15
   11844:	andeq	r0, r0, r4, rrx
   11848:	push	{r3, lr}
   1184c:	movw	r0, #12668	; 0x317c
   11850:	ldr	r3, [pc, #36]	; 1187c <__snprintf_chk@plt+0xe7c>
   11854:	movt	r0, #2
   11858:	rsb	r3, r0, r3
   1185c:	cmp	r3, #6
   11860:	popls	{r3, pc}
   11864:	movw	r3, #0
   11868:	movt	r3, #0
   1186c:	cmp	r3, #0
   11870:	popeq	{r3, pc}
   11874:	blx	r3
   11878:	pop	{r3, pc}
   1187c:	andeq	r3, r2, pc, ror r1
   11880:	push	{r3, lr}
   11884:	movw	r0, #12668	; 0x317c
   11888:	movw	r3, #12668	; 0x317c
   1188c:	movt	r0, #2
   11890:	movt	r3, #2
   11894:	rsb	r3, r0, r3
   11898:	asr	r3, r3, #2
   1189c:	add	r3, r3, r3, lsr #31
   118a0:	asrs	r1, r3, #1
   118a4:	popeq	{r3, pc}
   118a8:	movw	r2, #0
   118ac:	movt	r2, #0
   118b0:	cmp	r2, #0
   118b4:	popeq	{r3, pc}
   118b8:	blx	r2
   118bc:	pop	{r3, pc}
   118c0:	push	{r4, lr}
   118c4:	movw	r4, #12692	; 0x3194
   118c8:	movt	r4, #2
   118cc:	ldrb	r3, [r4]
   118d0:	cmp	r3, #0
   118d4:	popne	{r4, pc}
   118d8:	bl	11848 <__snprintf_chk@plt+0xe48>
   118dc:	mov	r3, #1
   118e0:	strb	r3, [r4]
   118e4:	pop	{r4, pc}
   118e8:	movw	r0, #12028	; 0x2efc
   118ec:	movt	r0, #2
   118f0:	push	{r3, lr}
   118f4:	ldr	r3, [r0]
   118f8:	cmp	r3, #0
   118fc:	beq	11914 <__snprintf_chk@plt+0xf14>
   11900:	movw	r3, #0
   11904:	movt	r3, #0
   11908:	cmp	r3, #0
   1190c:	beq	11914 <__snprintf_chk@plt+0xf14>
   11910:	blx	r3
   11914:	pop	{r3, lr}
   11918:	b	11880 <__snprintf_chk@plt+0xe80>
   1191c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   11920:	mov	r7, r0
   11924:	ldr	r6, [pc, #76]	; 11978 <__snprintf_chk@plt+0xf78>
   11928:	mov	r8, r1
   1192c:	ldr	r5, [pc, #72]	; 1197c <__snprintf_chk@plt+0xf7c>
   11930:	mov	r9, r2
   11934:	add	r6, pc, r6
   11938:	bl	108e4 <_init@@Base>
   1193c:	add	r5, pc, r5
   11940:	rsb	r6, r5, r6
   11944:	asrs	r6, r6, #2
   11948:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   1194c:	sub	r5, r5, #4
   11950:	mov	r4, #0
   11954:	add	r4, r4, #1
   11958:	ldr	r3, [r5, #4]!
   1195c:	mov	r0, r7
   11960:	mov	r1, r8
   11964:	mov	r2, r9
   11968:	blx	r3
   1196c:	cmp	r4, r6
   11970:	bne	11954 <__snprintf_chk@plt+0xf54>
   11974:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   11978:			; <UNDEFINED> instruction: 0x000115bc
   1197c:			; <UNDEFINED> instruction: 0x000115b0
   11980:	bx	lr

Disassembly of section .fini:

00011984 <_fini@@Base>:
   11984:	push	{r3, lr}
   11988:	pop	{r3, pc}
