#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May 23 11:48:01 2024
# Process ID: 14464
# Current directory: D:/B.Tech/RTL resources/verilog FPGA course Projects/seq_components
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8140 D:\B.Tech\RTL resources\verilog FPGA course Projects\seq_components\seq_components.xpr
# Log file: D:/B.Tech/RTL resources/verilog FPGA course Projects/seq_components/vivado.log
# Journal file: D:/B.Tech/RTL resources/verilog FPGA course Projects/seq_components\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/B.Tech/RTL resources/verilog FPGA course Projects/seq_components/seq_components.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 750.723 ; gain = 93.906
update_compile_order -fileset sources_1
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/B.Tech/RTL resources/verilog FPGA course Projects/seq_components/seq_components.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/B.Tech/RTL resources/verilog FPGA course Projects/seq_components/seq_components.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_components_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/B.Tech/RTL resources/verilog FPGA course Projects/seq_components/seq_components.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj seq_components_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/B.Tech/RTL resources/verilog FPGA course Projects/seq_components/seq_components.sim/sim_1/behav/xsim'
"xelab -wto 1ad531f3a9fa4de29410a67d10381ebb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_components_tb_behav xil_defaultlib.seq_components_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1ad531f3a9fa4de29410a67d10381ebb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_components_tb_behav xil_defaultlib.seq_components_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/B.Tech/RTL resources/verilog FPGA course Projects/seq_components/seq_components.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seq_components_tb_behav -key {Behavioral:sim_1:Functional:seq_components_tb} -tclbatch {seq_components_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/B.Tech/RTL' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/B.Tech/RTL resources/verilog FPGA course Projects/seq_components/seq_components.srcs/sim_1/new/mod_counter_tb.v} w ]
add_files -fileset sim_1 {{D:/B.Tech/RTL resources/verilog FPGA course Projects/seq_components/seq_components.srcs/sim_1/new/mod_counter_tb.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/B.Tech/RTL resources/verilog FPGA course Projects/seq_components/seq_components.sim/sim_1/behav/xsim/simulate.log"
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 23 12:00:45 2024...
