{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1357797523299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1357797523299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 09 23:58:43 2013 " "Processing started: Wed Jan 09 23:58:43 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1357797523299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1357797523299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1357797523299 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1357797523682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/colors.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/colors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colors-RTL " "Found design unit 1: colors-RTL" {  } { { "VGA/colors.vhd" "" { Text "D:/GitHub/School/VGA/VGA/colors.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357797524235 ""} { "Info" "ISGN_ENTITY_NAME" "1 colors " "Found entity 1: colors" {  } { { "VGA/colors.vhd" "" { Text "D:/GitHub/School/VGA/VGA/colors.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357797524235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357797524235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-RTL " "Found design unit 1: VGA-RTL" {  } { { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357797524237 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357797524237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357797524237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_sync_generator_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_sync_generator_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_sync_generator_tb-de0_vga_sync_generator_tb_arch " "Found design unit 1: de0_vga_sync_generator_tb-de0_vga_sync_generator_tb_arch" {  } { { "VGA/de0_vga_sync_generator_tb.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sync_generator_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357797524239 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_sync_generator_tb " "Found entity 1: de0_vga_sync_generator_tb" {  } { { "VGA/de0_vga_sync_generator_tb.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sync_generator_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357797524239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357797524239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_display_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_display_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_display_tb-RTL " "Found design unit 1: de0_vga_display_tb-RTL" {  } { { "VGA/de0_vga_display_tb.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357797524242 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_display_tb " "Found entity 1: de0_vga_display_tb" {  } { { "VGA/de0_vga_display_tb.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357797524242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357797524242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_sprite_control_pb_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_sprite_control_pb_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_sprite_control_pb_tb-RTL " "Found design unit 1: de0_vga_sprite_control_pb_tb-RTL" {  } { { "VGA/de0_vga_sprite_control_pb_tb.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357797524244 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_sprite_control_pb_tb " "Found entity 1: de0_vga_sprite_control_pb_tb" {  } { { "VGA/de0_vga_sprite_control_pb_tb.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357797524244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357797524244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_sprite_control_pb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_sprite_control_pb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_sprite_control_pb-RTL " "Found design unit 1: de0_vga_sprite_control_pb-RTL" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357797524246 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_sprite_control_pb " "Found entity 1: de0_vga_sprite_control_pb" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357797524246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357797524246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_sync_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_sync_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_sync_generator-rtl " "Found design unit 1: de0_vga_sync_generator-rtl" {  } { { "VGA/de0_vga_sync_generator.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sync_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357797524248 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_sync_generator " "Found entity 1: de0_vga_sync_generator" {  } { { "VGA/de0_vga_sync_generator.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sync_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357797524248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357797524248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_debouncer-RTL " "Found design unit 1: de0_debouncer-RTL" {  } { { "VGA/de0_Debouncer.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_Debouncer.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357797524250 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_Debouncer " "Found entity 1: de0_Debouncer" {  } { { "VGA/de0_Debouncer.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_Debouncer.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357797524250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357797524250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/buttondebounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/buttondebounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttonDebounce-RTL " "Found design unit 1: buttonDebounce-RTL" {  } { { "VGA/buttonDebounce.vhd" "" { Text "D:/GitHub/School/VGA/VGA/buttonDebounce.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357797524252 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttonDebounce " "Found entity 1: buttonDebounce" {  } { { "VGA/buttonDebounce.vhd" "" { Text "D:/GitHub/School/VGA/VGA/buttonDebounce.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357797524252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357797524252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_display-rtl " "Found design unit 1: de0_vga_display-rtl" {  } { { "VGA/de0_vga_display.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357797524254 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_display " "Found entity 1: de0_vga_display" {  } { { "VGA/de0_vga_display.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357797524254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357797524254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-SYN " "Found design unit 1: clkdiv-SYN" {  } { { "clkdiv.vhd" "" { Text "D:/GitHub/School/VGA/clkdiv.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357797524257 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "D:/GitHub/School/VGA/clkdiv.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357797524257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357797524257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sprite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sprite-SYN " "Found design unit 1: sprite-SYN" {  } { { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357797524259 ""} { "Info" "ISGN_ENTITY_NAME" "1 sprite " "Found entity 1: sprite" {  } { { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357797524259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357797524259 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1357797524315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_vga_display de0_vga_display:display " "Elaborating entity \"de0_vga_display\" for hierarchy \"de0_vga_display:display\"" {  } { { "VGA/VGA.vhd" "display" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357797524348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite de0_vga_display:display\|sprite:spriterom " "Elaborating entity \"sprite\" for hierarchy \"de0_vga_display:display\|sprite:spriterom\"" {  } { { "VGA/de0_vga_display.vhd" "spriterom" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357797524364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\"" {  } { { "sprite.vhd" "altsyncram_component" { Text "D:/GitHub/School/VGA/sprite.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357797524409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\"" {  } { { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1357797524411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component " "Instantiated megafunction \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file VGA.mif " "Parameter \"init_file\" = \"VGA.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524412 ""}  } { { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1357797524412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vi91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vi91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vi91 " "Found entity 1: altsyncram_vi91" {  } { { "db/altsyncram_vi91.tdf" "" { Text "D:/GitHub/School/VGA/db/altsyncram_vi91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357797524507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357797524507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vi91 de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated " "Elaborating entity \"altsyncram_vi91\" for hierarchy \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357797524508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv de0_vga_display:display\|clkdiv:clockDiv " "Elaborating entity \"clkdiv\" for hierarchy \"de0_vga_display:display\|clkdiv:clockDiv\"" {  } { { "VGA/de0_vga_display.vhd" "clockDiv" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357797524511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll de0_vga_display:display\|clkdiv:clockDiv\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"de0_vga_display:display\|clkdiv:clockDiv\|altpll:altpll_component\"" {  } { { "clkdiv.vhd" "altpll_component" { Text "D:/GitHub/School/VGA/clkdiv.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357797524562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de0_vga_display:display\|clkdiv:clockDiv\|altpll:altpll_component " "Elaborated megafunction instantiation \"de0_vga_display:display\|clkdiv:clockDiv\|altpll:altpll_component\"" {  } { { "clkdiv.vhd" "" { Text "D:/GitHub/School/VGA/clkdiv.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1357797524568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de0_vga_display:display\|clkdiv:clockDiv\|altpll:altpll_component " "Instantiated megafunction \"de0_vga_display:display\|clkdiv:clockDiv\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clkdiv " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clkdiv\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357797524569 ""}  } { { "clkdiv.vhd" "" { Text "D:/GitHub/School/VGA/clkdiv.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1357797524569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clkdiv_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clkdiv_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv_altpll " "Found entity 1: clkdiv_altpll" {  } { { "db/clkdiv_altpll.v" "" { Text "D:/GitHub/School/VGA/db/clkdiv_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357797524651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357797524651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv_altpll de0_vga_display:display\|clkdiv:clockDiv\|altpll:altpll_component\|clkdiv_altpll:auto_generated " "Elaborating entity \"clkdiv_altpll\" for hierarchy \"de0_vga_display:display\|clkdiv:clockDiv\|altpll:altpll_component\|clkdiv_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357797524652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_vga_sync_generator de0_vga_sync_generator:generator " "Elaborating entity \"de0_vga_sync_generator\" for hierarchy \"de0_vga_sync_generator:generator\"" {  } { { "VGA/VGA.vhd" "generator" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357797524655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_vga_sprite_control_pb de0_vga_sprite_control_pb:sprite " "Elaborating entity \"de0_vga_sprite_control_pb\" for hierarchy \"de0_vga_sprite_control_pb:sprite\"" {  } { { "VGA/VGA.vhd" "sprite" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357797524683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonDebounce buttonDebounce:debounce2 " "Elaborating entity \"buttonDebounce\" for hierarchy \"buttonDebounce:debounce2\"" {  } { { "VGA/VGA.vhd" "debounce2" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357797524685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colors colors:color " "Elaborating entity \"colors\" for hierarchy \"colors:color\"" {  } { { "VGA/VGA.vhd" "color" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357797524687 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de0_vga_display:display\|clkdiv:clockDiv\|altpll:altpll_component\|clkdiv_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"de0_vga_display:display\|clkdiv:clockDiv\|altpll:altpll_component\|clkdiv_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/clkdiv_altpll.v" "" { Text "D:/GitHub/School/VGA/db/clkdiv_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "clkdiv.vhd" "" { Text "D:/GitHub/School/VGA/clkdiv.vhd" 133 0 0 } } { "VGA/de0_vga_display.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 52 0 0 } } { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1357797525081 "|VGA|de0_vga_display:display|clkdiv:clockDiv|altpll:altpll_component|clkdiv_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1357797525081 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1357797525081 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[15\] " "Synthesized away node \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_vi91.tdf" "" { Text "D:/GitHub/School/VGA/db/altsyncram_vi91.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 85 0 0 } } { "VGA/de0_vga_display.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 45 0 0 } } { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1357797525081 "|VGA|de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[14\] " "Synthesized away node \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_vi91.tdf" "" { Text "D:/GitHub/School/VGA/db/altsyncram_vi91.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 85 0 0 } } { "VGA/de0_vga_display.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 45 0 0 } } { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1357797525081 "|VGA|de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[13\] " "Synthesized away node \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_vi91.tdf" "" { Text "D:/GitHub/School/VGA/db/altsyncram_vi91.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 85 0 0 } } { "VGA/de0_vga_display.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 45 0 0 } } { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1357797525081 "|VGA|de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[12\] " "Synthesized away node \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_vi91.tdf" "" { Text "D:/GitHub/School/VGA/db/altsyncram_vi91.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 85 0 0 } } { "VGA/de0_vga_display.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 45 0 0 } } { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1357797525081 "|VGA|de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[11\] " "Synthesized away node \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_vi91.tdf" "" { Text "D:/GitHub/School/VGA/db/altsyncram_vi91.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 85 0 0 } } { "VGA/de0_vga_display.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 45 0 0 } } { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1357797525081 "|VGA|de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[10\] " "Synthesized away node \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_vi91.tdf" "" { Text "D:/GitHub/School/VGA/db/altsyncram_vi91.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 85 0 0 } } { "VGA/de0_vga_display.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 45 0 0 } } { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1357797525081 "|VGA|de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[9\] " "Synthesized away node \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_vi91.tdf" "" { Text "D:/GitHub/School/VGA/db/altsyncram_vi91.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 85 0 0 } } { "VGA/de0_vga_display.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 45 0 0 } } { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1357797525081 "|VGA|de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[8\] " "Synthesized away node \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_vi91.tdf" "" { Text "D:/GitHub/School/VGA/db/altsyncram_vi91.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 85 0 0 } } { "VGA/de0_vga_display.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 45 0 0 } } { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1357797525081 "|VGA|de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[7\] " "Synthesized away node \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_vi91.tdf" "" { Text "D:/GitHub/School/VGA/db/altsyncram_vi91.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 85 0 0 } } { "VGA/de0_vga_display.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 45 0 0 } } { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1357797525081 "|VGA|de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[6\] " "Synthesized away node \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_vi91.tdf" "" { Text "D:/GitHub/School/VGA/db/altsyncram_vi91.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 85 0 0 } } { "VGA/de0_vga_display.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 45 0 0 } } { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1357797525081 "|VGA|de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[5\] " "Synthesized away node \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_vi91.tdf" "" { Text "D:/GitHub/School/VGA/db/altsyncram_vi91.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 85 0 0 } } { "VGA/de0_vga_display.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 45 0 0 } } { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1357797525081 "|VGA|de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[4\] " "Synthesized away node \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_vi91.tdf" "" { Text "D:/GitHub/School/VGA/db/altsyncram_vi91.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 85 0 0 } } { "VGA/de0_vga_display.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 45 0 0 } } { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1357797525081 "|VGA|de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[3\] " "Synthesized away node \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_vi91.tdf" "" { Text "D:/GitHub/School/VGA/db/altsyncram_vi91.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 85 0 0 } } { "VGA/de0_vga_display.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 45 0 0 } } { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1357797525081 "|VGA|de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[2\] " "Synthesized away node \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_vi91.tdf" "" { Text "D:/GitHub/School/VGA/db/altsyncram_vi91.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 85 0 0 } } { "VGA/de0_vga_display.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 45 0 0 } } { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1357797525081 "|VGA|de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[1\] " "Synthesized away node \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_vi91.tdf" "" { Text "D:/GitHub/School/VGA/db/altsyncram_vi91.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 85 0 0 } } { "VGA/de0_vga_display.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 45 0 0 } } { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1357797525081 "|VGA|de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[0\] " "Synthesized away node \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_vi91.tdf" "" { Text "D:/GitHub/School/VGA/db/altsyncram_vi91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 85 0 0 } } { "VGA/de0_vga_display.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 45 0 0 } } { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1357797525081 "|VGA|de0_vga_display:display|sprite:spriterom|altsyncram:altsyncram_component|altsyncram_vi91:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1357797525081 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1357797525081 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1357797525505 "|VGA|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1357797525505 "|VGA|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1357797525505 "|VGA|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1357797525505 "|VGA|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1357797525505 "|VGA|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1357797525505 "|VGA|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1357797525505 "|VGA|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1357797525505 "|VGA|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1357797525505 "|VGA|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1357797525505 "|VGA|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1357797525505 "|VGA|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1357797525505 "|VGA|VGA_G[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1357797525505 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1357797525630 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "47 " "47 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1357797525768 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1357797526160 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1357797526160 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1357797526651 "|VGA|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1357797526651 "|VGA|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1357797526651 "|VGA|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1357797526651 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1357797526653 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1357797526653 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1357797526653 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1357797526653 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1357797526653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1357797526696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 09 23:58:46 2013 " "Processing ended: Wed Jan 09 23:58:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1357797526696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1357797526696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1357797526696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1357797526696 ""}
