# do binary_counter4_pulse_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# 
# vcom -93 -work work {/home/aluno/ELD_IFSC/Encontro12_/binary_counter4_pulse.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:03:55 on Oct 24,2024
# vcom -reportprogress 300 -93 -work work /home/aluno/ELD_IFSC/Encontro12_/binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 17:03:56 on Oct 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.binary_counter4_pulse(two_seg_arch)
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 17:04:08 on Oct 24,2024
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 6.1.0-23-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
add wave -position end  sim:/binary_counter4_pulse/clk
add wave -position end  sim:/binary_counter4_pulse/reset
add wave -position end  sim:/binary_counter4_pulse/dir
dp tb_bidir_count.do
# invalid command name "dp"
do tb_bidir_count.do
# End time: 17:05:19 on Oct 24,2024, Elapsed time: 0:01:11
# Errors: 0, Warnings: 0
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 17:05:19 on Oct 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
add wave -position end  sim:/binary_counter4_pulse/q
add wave -position end  sim:/binary_counter4_pulse/r_reg
add wave -position end  sim:/binary_counter4_pulse/r_next
force -freeze sim:/binary_counter4_pulse/reset 1 0
force -freeze sim:/binary_counter4_pulse/dir 1 0
force -freeze sim:/binary_counter4_pulse/clk 1 0, 0 {50 ps} -r 100
runb
# invalid command name "runb"
run
do tb_bidir_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:11:21 on Oct 24,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 17:11:21 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:11:21 on Oct 24,2024, Elapsed time: 0:06:02
# Errors: 0, Warnings: 0
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 17:11:21 on Oct 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/aluno/ELD_IFSC/Encontro12_/simulation/modelsim/wave.do
do tb_bidir_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:11:52 on Oct 24,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 17:11:52 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:11:53 on Oct 24,2024, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 17:11:53 on Oct 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
do tb_bidir_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:01 on Oct 24,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 17:12:01 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:12:02 on Oct 24,2024, Elapsed time: 0:00:09
# Errors: 0, Warnings: 0
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 17:12:02 on Oct 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
add wave -position end  sim:/binary_counter4_pulse/clk
add wave -position end  sim:/binary_counter4_pulse/reset
add wave -position end  sim:/binary_counter4_pulse/dir
add wave -position end  sim:/binary_counter4_pulse/q
add wave -position end  sim:/binary_counter4_pulse/r_reg
add wave -position end  sim:/binary_counter4_pulse/r_next
do tb_bidir_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:55 on Oct 24,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 17:12:55 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:12:56 on Oct 24,2024, Elapsed time: 0:00:54
# Errors: 0, Warnings: 0
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 17:12:56 on Oct 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
do tb_bidir_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:17 on Oct 24,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 17:13:17 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:13:17 on Oct 24,2024, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 17:13:17 on Oct 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/aluno/ELD_IFSC/Encontro12_/simulation/modelsim/wave.do
do tb_bidir_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:49 on Oct 24,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 17:15:49 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:15:49 on Oct 24,2024, Elapsed time: 0:02:32
# Errors: 0, Warnings: 0
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 17:15:49 on Oct 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
do tb_bidir_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:05 on Oct 24,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 17:16:05 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:16:06 on Oct 24,2024, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 17:16:06 on Oct 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
add wave -position end  sim:/binary_counter4_pulse/clk
run
do tb_bidir_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:03 on Oct 24,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 17:18:03 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:18:03 on Oct 24,2024, Elapsed time: 0:01:57
# Errors: 0, Warnings: 0
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 17:18:03 on Oct 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/aluno/ELD_IFSC/Encontro12_/simulation/modelsim/wave.do
do tb_bidir_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:37 on Oct 24,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 17:18:37 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:18:38 on Oct 24,2024, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 17:18:38 on Oct 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
do tb_bidir_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:21:00 on Oct 24,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 17:21:01 on Oct 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:21:01 on Oct 24,2024, Elapsed time: 0:02:23
# Errors: 0, Warnings: 0
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 17:21:01 on Oct 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
do tb_bidir_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:21:26 on Oct 24,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 17:21:26 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:21:27 on Oct 24,2024, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 17:21:27 on Oct 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
do tb_bidir_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:21:51 on Oct 24,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 17:21:51 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:21:52 on Oct 24,2024, Elapsed time: 0:00:25
# Errors: 0, Warnings: 0
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 17:21:52 on Oct 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
do tb_bidir_count.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:15 on Oct 24,2024
# vcom -reportprogress 300 -93 -work work ../../binary_counter4_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_counter4_pulse
# -- Compiling architecture two_seg_arch of binary_counter4_pulse
# End time: 17:22:15 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:22:15 on Oct 24,2024, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
# vsim work.binary_counter4_pulse(two_seg_arch) 
# Start time: 17:22:15 on Oct 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binary_counter4_pulse(two_seg_arch)
run 1000
# Break in Process line__16 at ../../binary_counter4_pulse.vhd line 16
step
step
step
step
# Next activity is in 50 ps.
step
step
step
step
step
step
step
