// Seed: 3769965620
module module_0;
  assign id_1 = 1;
  wire id_2;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8, id_9;
  logic [7:0][-1 'b0] id_10;
  tri1 id_11 = -1;
  assign id_2 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_2 = -1;
endmodule
module module_2;
  wire id_1;
  wire id_2;
endmodule
